
---------- Begin Simulation Statistics ----------
final_tick                               807364632584500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  26253                       # Simulator instruction rate (inst/s)
host_mem_usage                               17082548                       # Number of bytes of host memory used
host_op_rate                                    43671                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3809.06                       # Real time elapsed on the host
host_tick_rate                               25197126                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     166344222                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.095977                       # Number of seconds simulated
sim_ticks                                 95977365250                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.dcache.DataMeta::0                       0                       # Distribution of access
system.cpu.dcache.DataMeta::1                       0                       # Distribution of access
system.cpu.dcache.DataMeta::2                       0                       # Distribution of access
system.cpu.dcache.DataMeta::3                       0                       # Distribution of access
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 71377.890582                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 71377.890582                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher 221765253050                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total 221765253050                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher      3106918                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total      3106918                       # number of HardPFReq MSHR misses
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     13505381                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     13505381                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 49257.359825                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 49257.359825                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 25071.321572                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 25071.321572                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     11220680                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        11220680                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 112538339250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 112538339250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.169170                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.169170                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      2284701                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2284701                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      2108131                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2108131                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   4426843250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   4426843250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.013074                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.013074                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       176570                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       176570                       # number of ReadReq MSHR misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data           52                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           52                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 76315.476190                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 76315.476190                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data           10                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            10                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.807692                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.807692                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data           42                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           42                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data      3205250                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      3205250                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.807692                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.807692                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data           42                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           42                       # number of SoftPFReq MSHR misses
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     37963443                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     37963443                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 43583.818861                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 43583.818861                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 14132.213346                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 14132.213346                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     36699527                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       36699527                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  55086286000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  55086286000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.033293                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.033293                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data      1263916                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1263916                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data       495410                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       495410                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  10860690750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  10860690750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.020243                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.020243                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       768506                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       768506                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.switch_cpus.data           96                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           96                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.avg_blocked_cycles::no_mshrs   151.520000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   345.250000                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs                25                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               4                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs         3788                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1381                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.switch_cpus.data     51468824                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     51468824                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 47236.606613                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 47236.606613                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 16175.983730                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 16175.983730                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.switch_cpus.data     47920207                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         47920207                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 167624625250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 167624625250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.068947                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.068947                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.switch_cpus.data      3548617                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3548617                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      2603541                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2603541                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  15287534000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  15287534000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.018362                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.018362                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       945076                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       945076                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.switch_cpus.data     51468876                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     51468876                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 47236.047546                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 47236.047546                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 71377.890582                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 16178.656263                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 58502.933414                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.switch_cpus.data     47920217                       # number of overall hits
system.cpu.dcache.overall_hits::total        47920217                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 167624625250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 167624625250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.068948                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.068948                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.switch_cpus.data      3548659                       # number of overall misses
system.cpu.dcache.overall_misses::total       3548659                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      2603541                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2603541                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher 221765253050                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  15290739250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 237055992300                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.018363                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.078728                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher      3106918                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       945118                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      4052036                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.switch_cpus.data           96                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total           96                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetcher.num_hwpf_issued      6398105                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit       322576                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified      6886417                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage        210817                       # number of prefetches that crossed the page
system.cpu.dcache.replacements                4049914                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1022::0          226                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          456                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1025::0          110                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1025::1          230                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1025::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs             12.380213                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses        415801946                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   774.957561                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   248.928148                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.756794                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.243094                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999888                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          682                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1025          342                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.666016                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1025     0.333984                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.sampled_refs           4049914                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses         415801946                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse          1023.885710                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            50138798                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      807268655811000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tlbTagged.rdAccesses              0                       # TLB accesses on read requests
system.cpu.dcache.tlbTagged.rdMisses                0                       # TLB misses on read requests
system.cpu.dcache.tlbTagged.wrAccesses              0                       # TLB accesses on write requests
system.cpu.dcache.tlbTagged.wrMisses                0                       # TLB misses on write requests
system.cpu.dcache.unused_prefetches            121835                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks      3218732                       # number of writebacks
system.cpu.dcache.writebacks::total           3218732                       # number of writebacks
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.dtb_walker_cache.DataMeta::0             0                       # Distribution of access
system.cpu.dtb_walker_cache.DataMeta::1             0                       # Distribution of access
system.cpu.dtb_walker_cache.DataMeta::2             0                       # Distribution of access
system.cpu.dtb_walker_cache.DataMeta::3             0                       # Distribution of access
system.cpu.dtb_walker_cache.ReadReq_accesses::.switch_cpus.dtb.walker        23844                       # number of ReadReq accesses(hits+misses)
system.cpu.dtb_walker_cache.ReadReq_accesses::total        23844                       # number of ReadReq accesses(hits+misses)
system.cpu.dtb_walker_cache.ReadReq_avg_miss_latency::.switch_cpus.dtb.walker 19517.958893                       # average ReadReq miss latency
system.cpu.dtb_walker_cache.ReadReq_avg_miss_latency::total 19517.958893                       # average ReadReq miss latency
system.cpu.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::.switch_cpus.dtb.walker 19017.958893                       # average ReadReq mshr miss latency
system.cpu.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 19017.958893                       # average ReadReq mshr miss latency
system.cpu.dtb_walker_cache.ReadReq_hits::.switch_cpus.dtb.walker        18930                       # number of ReadReq hits
system.cpu.dtb_walker_cache.ReadReq_hits::total        18930                       # number of ReadReq hits
system.cpu.dtb_walker_cache.ReadReq_miss_latency::.switch_cpus.dtb.walker     95911250                       # number of ReadReq miss cycles
system.cpu.dtb_walker_cache.ReadReq_miss_latency::total     95911250                       # number of ReadReq miss cycles
system.cpu.dtb_walker_cache.ReadReq_miss_rate::.switch_cpus.dtb.walker     0.206090                       # miss rate for ReadReq accesses
system.cpu.dtb_walker_cache.ReadReq_miss_rate::total     0.206090                       # miss rate for ReadReq accesses
system.cpu.dtb_walker_cache.ReadReq_misses::.switch_cpus.dtb.walker         4914                       # number of ReadReq misses
system.cpu.dtb_walker_cache.ReadReq_misses::total         4914                       # number of ReadReq misses
system.cpu.dtb_walker_cache.ReadReq_mshr_miss_latency::.switch_cpus.dtb.walker     93454250                       # number of ReadReq MSHR miss cycles
system.cpu.dtb_walker_cache.ReadReq_mshr_miss_latency::total     93454250                       # number of ReadReq MSHR miss cycles
system.cpu.dtb_walker_cache.ReadReq_mshr_miss_rate::.switch_cpus.dtb.walker     0.206090                       # mshr miss rate for ReadReq accesses
system.cpu.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.206090                       # mshr miss rate for ReadReq accesses
system.cpu.dtb_walker_cache.ReadReq_mshr_misses::.switch_cpus.dtb.walker         4914                       # number of ReadReq MSHR misses
system.cpu.dtb_walker_cache.ReadReq_mshr_misses::total         4914                       # number of ReadReq MSHR misses
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.demand_accesses::.switch_cpus.dtb.walker        23844                       # number of demand (read+write) accesses
system.cpu.dtb_walker_cache.demand_accesses::total        23844                       # number of demand (read+write) accesses
system.cpu.dtb_walker_cache.demand_avg_miss_latency::.switch_cpus.dtb.walker 19517.958893                       # average overall miss latency
system.cpu.dtb_walker_cache.demand_avg_miss_latency::total 19517.958893                       # average overall miss latency
system.cpu.dtb_walker_cache.demand_avg_mshr_miss_latency::.switch_cpus.dtb.walker 19017.958893                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.demand_avg_mshr_miss_latency::total 19017.958893                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.demand_hits::.switch_cpus.dtb.walker        18930                       # number of demand (read+write) hits
system.cpu.dtb_walker_cache.demand_hits::total        18930                       # number of demand (read+write) hits
system.cpu.dtb_walker_cache.demand_miss_latency::.switch_cpus.dtb.walker     95911250                       # number of demand (read+write) miss cycles
system.cpu.dtb_walker_cache.demand_miss_latency::total     95911250                       # number of demand (read+write) miss cycles
system.cpu.dtb_walker_cache.demand_miss_rate::.switch_cpus.dtb.walker     0.206090                       # miss rate for demand accesses
system.cpu.dtb_walker_cache.demand_miss_rate::total     0.206090                       # miss rate for demand accesses
system.cpu.dtb_walker_cache.demand_misses::.switch_cpus.dtb.walker         4914                       # number of demand (read+write) misses
system.cpu.dtb_walker_cache.demand_misses::total         4914                       # number of demand (read+write) misses
system.cpu.dtb_walker_cache.demand_mshr_miss_latency::.switch_cpus.dtb.walker     93454250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dtb_walker_cache.demand_mshr_miss_latency::total     93454250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dtb_walker_cache.demand_mshr_miss_rate::.switch_cpus.dtb.walker     0.206090                       # mshr miss rate for demand accesses
system.cpu.dtb_walker_cache.demand_mshr_miss_rate::total     0.206090                       # mshr miss rate for demand accesses
system.cpu.dtb_walker_cache.demand_mshr_misses::.switch_cpus.dtb.walker         4914                       # number of demand (read+write) MSHR misses
system.cpu.dtb_walker_cache.demand_mshr_misses::total         4914                       # number of demand (read+write) MSHR misses
system.cpu.dtb_walker_cache.overall_accesses::.switch_cpus.dtb.walker        23844                       # number of overall (read+write) accesses
system.cpu.dtb_walker_cache.overall_accesses::total        23844                       # number of overall (read+write) accesses
system.cpu.dtb_walker_cache.overall_avg_miss_latency::.switch_cpus.dtb.walker 19517.958893                       # average overall miss latency
system.cpu.dtb_walker_cache.overall_avg_miss_latency::total 19517.958893                       # average overall miss latency
system.cpu.dtb_walker_cache.overall_avg_mshr_miss_latency::.switch_cpus.dtb.walker 19017.958893                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.overall_avg_mshr_miss_latency::total 19017.958893                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.overall_hits::.switch_cpus.dtb.walker        18930                       # number of overall hits
system.cpu.dtb_walker_cache.overall_hits::total        18930                       # number of overall hits
system.cpu.dtb_walker_cache.overall_miss_latency::.switch_cpus.dtb.walker     95911250                       # number of overall miss cycles
system.cpu.dtb_walker_cache.overall_miss_latency::total     95911250                       # number of overall miss cycles
system.cpu.dtb_walker_cache.overall_miss_rate::.switch_cpus.dtb.walker     0.206090                       # miss rate for overall accesses
system.cpu.dtb_walker_cache.overall_miss_rate::total     0.206090                       # miss rate for overall accesses
system.cpu.dtb_walker_cache.overall_misses::.switch_cpus.dtb.walker         4914                       # number of overall misses
system.cpu.dtb_walker_cache.overall_misses::total         4914                       # number of overall misses
system.cpu.dtb_walker_cache.overall_mshr_miss_latency::.switch_cpus.dtb.walker     93454250                       # number of overall MSHR miss cycles
system.cpu.dtb_walker_cache.overall_mshr_miss_latency::total     93454250                       # number of overall MSHR miss cycles
system.cpu.dtb_walker_cache.overall_mshr_miss_rate::.switch_cpus.dtb.walker     0.206090                       # mshr miss rate for overall accesses
system.cpu.dtb_walker_cache.overall_mshr_miss_rate::total     0.206090                       # mshr miss rate for overall accesses
system.cpu.dtb_walker_cache.overall_mshr_misses::.switch_cpus.dtb.walker         4914                       # number of overall MSHR misses
system.cpu.dtb_walker_cache.overall_mshr_misses::total         4914                       # number of overall MSHR misses
system.cpu.dtb_walker_cache.replacements         4857                       # number of replacements
system.cpu.dtb_walker_cache.tags.age_task_id_blocks_1025::2            2                       # Occupied blocks per task id
system.cpu.dtb_walker_cache.tags.age_task_id_blocks_1025::3            6                       # Occupied blocks per task id
system.cpu.dtb_walker_cache.tags.age_task_id_blocks_1025::4            8                       # Occupied blocks per task id
system.cpu.dtb_walker_cache.tags.avg_refs     4.622703                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.data_accesses        52602                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.occ_blocks::.switch_cpus.dtb.walker    15.811213                       # Average occupied blocks per requestor
system.cpu.dtb_walker_cache.tags.occ_percent::.switch_cpus.dtb.walker     0.988201                       # Average percentage of cache occupancy
system.cpu.dtb_walker_cache.tags.occ_percent::total     0.988201                       # Average percentage of cache occupancy
system.cpu.dtb_walker_cache.tags.occ_task_id_blocks::1025           16                       # Occupied blocks per task id
system.cpu.dtb_walker_cache.tags.occ_task_id_percent::1025            1                       # Percentage of cache occupancy per task id
system.cpu.dtb_walker_cache.tags.sampled_refs         4898                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.tag_accesses        52602                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.tagsinuse    15.811213                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs        22642                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle 807268655653000                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tlbTagged.rdAccesses            0                       # TLB accesses on read requests
system.cpu.dtb_walker_cache.tlbTagged.rdMisses            0                       # TLB misses on read requests
system.cpu.dtb_walker_cache.tlbTagged.wrAccesses            0                       # TLB accesses on write requests
system.cpu.dtb_walker_cache.tlbTagged.wrMisses            0                       # TLB misses on write requests
system.cpu.icache.DataMeta::0                       0                       # Distribution of access
system.cpu.icache.DataMeta::1                       0                       # Distribution of access
system.cpu.icache.DataMeta::2                       0                       # Distribution of access
system.cpu.icache.DataMeta::3                       0                       # Distribution of access
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      8712770                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      8712770                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 48195.580781                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 48195.580781                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 47590.799893                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 47590.799893                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      8698763                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         8698763                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    675075500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    675075500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.001608                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001608                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst        14007                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         14007                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst         2768                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         2768                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    534873000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    534873000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.001290                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001290                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst        11239                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        11239                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.switch_cpus.inst      8712770                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      8712770                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 48195.580781                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 48195.580781                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 47590.799893                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 47590.799893                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.switch_cpus.inst      8698763                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          8698763                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    675075500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    675075500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.001608                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001608                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.switch_cpus.inst        14007                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          14007                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst         2768                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         2768                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    534873000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    534873000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.001290                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001290                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst        11239                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        11239                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.switch_cpus.inst      8712770                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      8712770                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 48195.580781                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 48195.580781                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 47590.799893                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 47590.799893                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.switch_cpus.inst      8698763                       # number of overall hits
system.cpu.icache.overall_hits::total         8698763                       # number of overall hits
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    675075500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    675075500                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.001608                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001608                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.switch_cpus.inst        14007                       # number of overall misses
system.cpu.icache.overall_misses::total         14007                       # number of overall misses
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst         2768                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         2768                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    534873000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    534873000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.001290                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001290                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst        11239                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        11239                       # number of overall MSHR misses
system.cpu.icache.replacements                  10727                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1025::2           13                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1025::3          150                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1025::4          349                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs            216.247693                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses         34862319                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst   485.901037                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.949025                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.949025                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1025          512                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1025            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.sampled_refs             10727                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses          34862319                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse           485.901037                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2319689                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      807268655647000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tlbTagged.rdAccesses              0                       # TLB accesses on read requests
system.cpu.icache.tlbTagged.rdMisses                0                       # TLB misses on read requests
system.cpu.icache.tlbTagged.wrAccesses              0                       # TLB accesses on write requests
system.cpu.icache.tlbTagged.wrMisses                0                       # TLB misses on write requests
system.cpu.icache.writebacks::.writebacks        10727                       # number of writebacks
system.cpu.icache.writebacks::total             10727                       # number of writebacks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.itb_walker_cache.DataMeta::0             0                       # Distribution of access
system.cpu.itb_walker_cache.DataMeta::1             0                       # Distribution of access
system.cpu.itb_walker_cache.DataMeta::2             0                       # Distribution of access
system.cpu.itb_walker_cache.DataMeta::3             0                       # Distribution of access
system.cpu.itb_walker_cache.ReadReq_accesses::.switch_cpus.itb.walker          335                       # number of ReadReq accesses(hits+misses)
system.cpu.itb_walker_cache.ReadReq_accesses::total          335                       # number of ReadReq accesses(hits+misses)
system.cpu.itb_walker_cache.ReadReq_avg_miss_latency::.switch_cpus.itb.walker 44759.868421                       # average ReadReq miss latency
system.cpu.itb_walker_cache.ReadReq_avg_miss_latency::total 44759.868421                       # average ReadReq miss latency
system.cpu.itb_walker_cache.ReadReq_avg_mshr_miss_latency::.switch_cpus.itb.walker 44259.868421                       # average ReadReq mshr miss latency
system.cpu.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 44259.868421                       # average ReadReq mshr miss latency
system.cpu.itb_walker_cache.ReadReq_hits::.switch_cpus.itb.walker          259                       # number of ReadReq hits
system.cpu.itb_walker_cache.ReadReq_hits::total          259                       # number of ReadReq hits
system.cpu.itb_walker_cache.ReadReq_miss_latency::.switch_cpus.itb.walker      3401750                       # number of ReadReq miss cycles
system.cpu.itb_walker_cache.ReadReq_miss_latency::total      3401750                       # number of ReadReq miss cycles
system.cpu.itb_walker_cache.ReadReq_miss_rate::.switch_cpus.itb.walker     0.226866                       # miss rate for ReadReq accesses
system.cpu.itb_walker_cache.ReadReq_miss_rate::total     0.226866                       # miss rate for ReadReq accesses
system.cpu.itb_walker_cache.ReadReq_misses::.switch_cpus.itb.walker           76                       # number of ReadReq misses
system.cpu.itb_walker_cache.ReadReq_misses::total           76                       # number of ReadReq misses
system.cpu.itb_walker_cache.ReadReq_mshr_miss_latency::.switch_cpus.itb.walker      3363750                       # number of ReadReq MSHR miss cycles
system.cpu.itb_walker_cache.ReadReq_mshr_miss_latency::total      3363750                       # number of ReadReq MSHR miss cycles
system.cpu.itb_walker_cache.ReadReq_mshr_miss_rate::.switch_cpus.itb.walker     0.226866                       # mshr miss rate for ReadReq accesses
system.cpu.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.226866                       # mshr miss rate for ReadReq accesses
system.cpu.itb_walker_cache.ReadReq_mshr_misses::.switch_cpus.itb.walker           76                       # number of ReadReq MSHR misses
system.cpu.itb_walker_cache.ReadReq_mshr_misses::total           76                       # number of ReadReq MSHR misses
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.demand_accesses::.switch_cpus.itb.walker          335                       # number of demand (read+write) accesses
system.cpu.itb_walker_cache.demand_accesses::total          335                       # number of demand (read+write) accesses
system.cpu.itb_walker_cache.demand_avg_miss_latency::.switch_cpus.itb.walker 44759.868421                       # average overall miss latency
system.cpu.itb_walker_cache.demand_avg_miss_latency::total 44759.868421                       # average overall miss latency
system.cpu.itb_walker_cache.demand_avg_mshr_miss_latency::.switch_cpus.itb.walker 44259.868421                       # average overall mshr miss latency
system.cpu.itb_walker_cache.demand_avg_mshr_miss_latency::total 44259.868421                       # average overall mshr miss latency
system.cpu.itb_walker_cache.demand_hits::.switch_cpus.itb.walker          259                       # number of demand (read+write) hits
system.cpu.itb_walker_cache.demand_hits::total          259                       # number of demand (read+write) hits
system.cpu.itb_walker_cache.demand_miss_latency::.switch_cpus.itb.walker      3401750                       # number of demand (read+write) miss cycles
system.cpu.itb_walker_cache.demand_miss_latency::total      3401750                       # number of demand (read+write) miss cycles
system.cpu.itb_walker_cache.demand_miss_rate::.switch_cpus.itb.walker     0.226866                       # miss rate for demand accesses
system.cpu.itb_walker_cache.demand_miss_rate::total     0.226866                       # miss rate for demand accesses
system.cpu.itb_walker_cache.demand_misses::.switch_cpus.itb.walker           76                       # number of demand (read+write) misses
system.cpu.itb_walker_cache.demand_misses::total           76                       # number of demand (read+write) misses
system.cpu.itb_walker_cache.demand_mshr_miss_latency::.switch_cpus.itb.walker      3363750                       # number of demand (read+write) MSHR miss cycles
system.cpu.itb_walker_cache.demand_mshr_miss_latency::total      3363750                       # number of demand (read+write) MSHR miss cycles
system.cpu.itb_walker_cache.demand_mshr_miss_rate::.switch_cpus.itb.walker     0.226866                       # mshr miss rate for demand accesses
system.cpu.itb_walker_cache.demand_mshr_miss_rate::total     0.226866                       # mshr miss rate for demand accesses
system.cpu.itb_walker_cache.demand_mshr_misses::.switch_cpus.itb.walker           76                       # number of demand (read+write) MSHR misses
system.cpu.itb_walker_cache.demand_mshr_misses::total           76                       # number of demand (read+write) MSHR misses
system.cpu.itb_walker_cache.overall_accesses::.switch_cpus.itb.walker          335                       # number of overall (read+write) accesses
system.cpu.itb_walker_cache.overall_accesses::total          335                       # number of overall (read+write) accesses
system.cpu.itb_walker_cache.overall_avg_miss_latency::.switch_cpus.itb.walker 44759.868421                       # average overall miss latency
system.cpu.itb_walker_cache.overall_avg_miss_latency::total 44759.868421                       # average overall miss latency
system.cpu.itb_walker_cache.overall_avg_mshr_miss_latency::.switch_cpus.itb.walker 44259.868421                       # average overall mshr miss latency
system.cpu.itb_walker_cache.overall_avg_mshr_miss_latency::total 44259.868421                       # average overall mshr miss latency
system.cpu.itb_walker_cache.overall_hits::.switch_cpus.itb.walker          259                       # number of overall hits
system.cpu.itb_walker_cache.overall_hits::total          259                       # number of overall hits
system.cpu.itb_walker_cache.overall_miss_latency::.switch_cpus.itb.walker      3401750                       # number of overall miss cycles
system.cpu.itb_walker_cache.overall_miss_latency::total      3401750                       # number of overall miss cycles
system.cpu.itb_walker_cache.overall_miss_rate::.switch_cpus.itb.walker     0.226866                       # miss rate for overall accesses
system.cpu.itb_walker_cache.overall_miss_rate::total     0.226866                       # miss rate for overall accesses
system.cpu.itb_walker_cache.overall_misses::.switch_cpus.itb.walker           76                       # number of overall misses
system.cpu.itb_walker_cache.overall_misses::total           76                       # number of overall misses
system.cpu.itb_walker_cache.overall_mshr_miss_latency::.switch_cpus.itb.walker      3363750                       # number of overall MSHR miss cycles
system.cpu.itb_walker_cache.overall_mshr_miss_latency::total      3363750                       # number of overall MSHR miss cycles
system.cpu.itb_walker_cache.overall_mshr_miss_rate::.switch_cpus.itb.walker     0.226866                       # mshr miss rate for overall accesses
system.cpu.itb_walker_cache.overall_mshr_miss_rate::total     0.226866                       # mshr miss rate for overall accesses
system.cpu.itb_walker_cache.overall_mshr_misses::.switch_cpus.itb.walker           76                       # number of overall MSHR misses
system.cpu.itb_walker_cache.overall_mshr_misses::total           76                       # number of overall MSHR misses
system.cpu.itb_walker_cache.replacements           60                       # number of replacements
system.cpu.itb_walker_cache.tags.age_task_id_blocks_1025::4           16                       # Occupied blocks per task id
system.cpu.itb_walker_cache.tags.avg_refs     4.850000                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.data_accesses          746                       # Number of data accesses
system.cpu.itb_walker_cache.tags.occ_blocks::.switch_cpus.itb.walker    13.699053                       # Average occupied blocks per requestor
system.cpu.itb_walker_cache.tags.occ_percent::.switch_cpus.itb.walker     0.856191                       # Average percentage of cache occupancy
system.cpu.itb_walker_cache.tags.occ_percent::total     0.856191                       # Average percentage of cache occupancy
system.cpu.itb_walker_cache.tags.occ_task_id_blocks::1025           16                       # Occupied blocks per task id
system.cpu.itb_walker_cache.tags.occ_task_id_percent::1025            1                       # Percentage of cache occupancy per task id
system.cpu.itb_walker_cache.tags.sampled_refs           60                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.tag_accesses          746                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.tagsinuse    13.699053                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs          291                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle 807268655317000                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tlbTagged.rdAccesses            0                       # TLB accesses on read requests
system.cpu.itb_walker_cache.tlbTagged.rdMisses            0                       # TLB misses on read requests
system.cpu.itb_walker_cache.tlbTagged.wrAccesses            0                       # TLB accesses on write requests
system.cpu.itb_walker_cache.tlbTagged.wrMisses            0                       # TLB misses on write requests
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu.l2cache.CleanEvict_mshr_misses::.writebacks         1157                       # number of CleanEvict MSHR misses
system.cpu.l2cache.CleanEvict_mshr_misses::total         1157                       # number of CleanEvict MSHR misses
system.cpu.l2cache.DataMeta::0                      0                       # Distribution of access
system.cpu.l2cache.DataMeta::1                      0                       # Distribution of access
system.cpu.l2cache.DataMeta::2                      0                       # Distribution of access
system.cpu.l2cache.DataMeta::3                      0                       # Distribution of access
system.cpu.l2cache.HardPFReq_avg_mshr_miss_latency::.cpu.l2cache.prefetcher 104747.734361                       # average HardPFReq mshr miss latency
system.cpu.l2cache.HardPFReq_avg_mshr_miss_latency::total 104747.734361                       # average HardPFReq mshr miss latency
system.cpu.l2cache.HardPFReq_mshr_miss_latency::.cpu.l2cache.prefetcher 317344050263                       # number of HardPFReq MSHR miss cycles
system.cpu.l2cache.HardPFReq_mshr_miss_latency::total 317344050263                       # number of HardPFReq MSHR miss cycles
system.cpu.l2cache.HardPFReq_mshr_miss_rate::.cpu.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.l2cache.HardPFReq_mshr_misses::.cpu.l2cache.prefetcher      3029603                       # number of HardPFReq MSHR misses
system.cpu.l2cache.HardPFReq_mshr_misses::total      3029603                       # number of HardPFReq MSHR misses
system.cpu.l2cache.ReadCleanReq_accesses::.switch_cpus.inst        11239                       # number of ReadCleanReq accesses(hits+misses)
system.cpu.l2cache.ReadCleanReq_accesses::total        11239                       # number of ReadCleanReq accesses(hits+misses)
system.cpu.l2cache.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 106484.645838                       # average ReadCleanReq miss latency
system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 106484.645838                       # average ReadCleanReq miss latency
system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 107895.837885                       # average ReadCleanReq mshr miss latency
system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 107895.837885                       # average ReadCleanReq mshr miss latency
system.cpu.l2cache.ReadCleanReq_hits::.switch_cpus.inst         6566                       # number of ReadCleanReq hits
system.cpu.l2cache.ReadCleanReq_hits::total         6566                       # number of ReadCleanReq hits
system.cpu.l2cache.ReadCleanReq_miss_latency::.switch_cpus.inst    497602750                       # number of ReadCleanReq miss cycles
system.cpu.l2cache.ReadCleanReq_miss_latency::total    497602750                       # number of ReadCleanReq miss cycles
system.cpu.l2cache.ReadCleanReq_miss_rate::.switch_cpus.inst     0.415784                       # miss rate for ReadCleanReq accesses
system.cpu.l2cache.ReadCleanReq_miss_rate::total     0.415784                       # miss rate for ReadCleanReq accesses
system.cpu.l2cache.ReadCleanReq_misses::.switch_cpus.inst         4673                       # number of ReadCleanReq misses
system.cpu.l2cache.ReadCleanReq_misses::total         4673                       # number of ReadCleanReq misses
system.cpu.l2cache.ReadCleanReq_mshr_hits::.switch_cpus.inst           96                       # number of ReadCleanReq MSHR hits
system.cpu.l2cache.ReadCleanReq_mshr_hits::total           96                       # number of ReadCleanReq MSHR hits
system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    493839250                       # number of ReadCleanReq MSHR miss cycles
system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total    493839250                       # number of ReadCleanReq MSHR miss cycles
system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.407243                       # mshr miss rate for ReadCleanReq accesses
system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total     0.407243                       # mshr miss rate for ReadCleanReq accesses
system.cpu.l2cache.ReadCleanReq_mshr_misses::.switch_cpus.inst         4577                       # number of ReadCleanReq MSHR misses
system.cpu.l2cache.ReadCleanReq_mshr_misses::total         4577                       # number of ReadCleanReq MSHR misses
system.cpu.l2cache.ReadExReq_accesses::.switch_cpus.data       767413                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total       767413                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_avg_miss_latency::.switch_cpus.data 100381.651771                       # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::total 100381.651771                       # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 122378.155709                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 122378.155709                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_hits::.switch_cpus.data       691888                       # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_hits::total       691888                       # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_miss_latency::.switch_cpus.data   7581324250                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::total   7581324250                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_rate::.switch_cpus.data     0.098415                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::total     0.098415                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_misses::.switch_cpus.data        75525                       # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::total        75525                       # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_mshr_hits::.switch_cpus.data        20268                       # number of ReadExReq MSHR hits
system.cpu.l2cache.ReadExReq_mshr_hits::total        20268                       # number of ReadExReq MSHR hits
system.cpu.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus.data   6762249750                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total   6762249750                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.072004                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::total     0.072004                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_misses::.switch_cpus.data        55257                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::total        55257                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher      3106918                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::.switch_cpus.dtb.walker         4867                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::.switch_cpus.itb.walker           76                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::.switch_cpus.data       176607                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::total      3288468                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 93178.928595                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus.dtb.walker 77357.178969                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus.itb.walker 81217.948718                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus.data 61440.950266                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 92349.255673                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 119122.394307                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.dtb.walker 77357.178969                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.itb.walker 81217.948718                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 119971.324206                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 119101.492431                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher       773175                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::.switch_cpus.dtb.walker         3878                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::.switch_cpus.itb.walker           37                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::.switch_cpus.data       114456                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::total       891546                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher 217455672357                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::.switch_cpus.dtb.walker     76506250                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::.switch_cpus.itb.walker      3167500                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::.switch_cpus.data   3818616500                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::total 221353962607                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.751144                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::.switch_cpus.dtb.walker     0.203205                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::.switch_cpus.itb.walker     0.513158                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::.switch_cpus.data     0.351917                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::total     0.728887                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher      2333743                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::.switch_cpus.dtb.walker          989                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::.switch_cpus.itb.walker           39                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::.switch_cpus.data        62151                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::total      2396922                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher      1373023                       # number of ReadSharedReq MSHR hits
system.cpu.l2cache.ReadSharedReq_mshr_hits::.switch_cpus.data        36075                       # number of ReadSharedReq MSHR hits
system.cpu.l2cache.ReadSharedReq_mshr_hits::total      1409098                       # number of ReadSharedReq MSHR hits
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher 114443266659                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus.dtb.walker     76506250                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus.itb.walker      3167500                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   3128372250                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 117651312659                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.309220                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus.dtb.walker     0.203205                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus.itb.walker     0.513158                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.147650                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total     0.300390                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher       960720                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::.switch_cpus.dtb.walker          989                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::.switch_cpus.itb.walker           39                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::.switch_cpus.data        26076                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::total       987824                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.UpgradeReq_accesses::.switch_cpus.data         1131                       # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_accesses::total         1131                       # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus.data 13709.090909                       # average UpgradeReq miss latency
system.cpu.l2cache.UpgradeReq_avg_miss_latency::total 13709.090909                       # average UpgradeReq miss latency
system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus.data 15745.454545                       # average UpgradeReq mshr miss latency
system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 15745.454545                       # average UpgradeReq mshr miss latency
system.cpu.l2cache.UpgradeReq_hits::.switch_cpus.data         1076                       # number of UpgradeReq hits
system.cpu.l2cache.UpgradeReq_hits::total         1076                       # number of UpgradeReq hits
system.cpu.l2cache.UpgradeReq_miss_latency::.switch_cpus.data       754000                       # number of UpgradeReq miss cycles
system.cpu.l2cache.UpgradeReq_miss_latency::total       754000                       # number of UpgradeReq miss cycles
system.cpu.l2cache.UpgradeReq_miss_rate::.switch_cpus.data     0.048630                       # miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_miss_rate::total     0.048630                       # miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_misses::.switch_cpus.data           55                       # number of UpgradeReq misses
system.cpu.l2cache.UpgradeReq_misses::total           55                       # number of UpgradeReq misses
system.cpu.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus.data       866000                       # number of UpgradeReq MSHR miss cycles
system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total       866000                       # number of UpgradeReq MSHR miss cycles
system.cpu.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus.data     0.048630                       # mshr miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total     0.048630                       # mshr miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_mshr_misses::.switch_cpus.data           55                       # number of UpgradeReq MSHR misses
system.cpu.l2cache.UpgradeReq_mshr_misses::total           55                       # number of UpgradeReq MSHR misses
system.cpu.l2cache.WriteReq_mshr_uncacheable::.switch_cpus.data           96                       # number of WriteReq MSHR uncacheable
system.cpu.l2cache.WriteReq_mshr_uncacheable::total           96                       # number of WriteReq MSHR uncacheable
system.cpu.l2cache.WritebackClean_accesses::.writebacks        10727                       # number of WritebackClean accesses(hits+misses)
system.cpu.l2cache.WritebackClean_accesses::total        10727                       # number of WritebackClean accesses(hits+misses)
system.cpu.l2cache.WritebackClean_hits::.writebacks        10727                       # number of WritebackClean hits
system.cpu.l2cache.WritebackClean_hits::total        10727                       # number of WritebackClean hits
system.cpu.l2cache.WritebackDirty_accesses::.writebacks      3218732                       # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.WritebackDirty_accesses::total      3218732                       # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.WritebackDirty_hits::.writebacks      3218732                       # number of WritebackDirty hits
system.cpu.l2cache.WritebackDirty_hits::total      3218732                       # number of WritebackDirty hits
system.cpu.l2cache.avg_blocked_cycles::no_mshrs    55.300000                       # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.blocked::no_mshrs               10                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_mshrs          553                       # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.l2cache.demand_accesses::.cpu.dcache.prefetcher      3106918                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::.switch_cpus.dtb.walker         4867                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::.switch_cpus.itb.walker           76                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::.switch_cpus.inst        11239                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::.switch_cpus.data       944020                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::total      4067120                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 93178.928595                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::.switch_cpus.dtb.walker 77357.178969                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::.switch_cpus.itb.walker 81217.948718                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::.switch_cpus.inst 106484.645838                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::.switch_cpus.data 82802.672579                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::total 92620.821602                       # average overall miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 119122.394307                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::.switch_cpus.dtb.walker 77357.178969                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::.switch_cpus.itb.walker 81217.948718                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::.switch_cpus.inst 107895.837885                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::.switch_cpus.data 121606.506584                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::total 119225.359477                       # average overall mshr miss latency
system.cpu.l2cache.demand_hits::.cpu.dcache.prefetcher       773175                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::.switch_cpus.dtb.walker         3878                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::.switch_cpus.itb.walker           37                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::.switch_cpus.inst         6566                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::.switch_cpus.data       806344                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::total         1590000                       # number of demand (read+write) hits
system.cpu.l2cache.demand_miss_latency::.cpu.dcache.prefetcher 217455672357                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::.switch_cpus.dtb.walker     76506250                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::.switch_cpus.itb.walker      3167500                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::.switch_cpus.inst    497602750                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::.switch_cpus.data  11399940750                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::total 229432889607                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.751144                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::.switch_cpus.dtb.walker     0.203205                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::.switch_cpus.itb.walker     0.513158                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::.switch_cpus.inst     0.415784                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::.switch_cpus.data     0.145840                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::total     0.609060                       # miss rate for demand accesses
system.cpu.l2cache.demand_misses::.cpu.dcache.prefetcher      2333743                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::.switch_cpus.dtb.walker          989                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::.switch_cpus.itb.walker           39                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::.switch_cpus.inst         4673                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::.switch_cpus.data       137676                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::total       2477120                       # number of demand (read+write) misses
system.cpu.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher      1373023                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::.switch_cpus.inst           96                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::.switch_cpus.data        56343                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::total      1429462                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher 114443266659                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::.switch_cpus.dtb.walker     76506250                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::.switch_cpus.itb.walker      3167500                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::.switch_cpus.inst    493839250                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::.switch_cpus.data   9890622000                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::total 124907401659                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.309220                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::.switch_cpus.dtb.walker     0.203205                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::.switch_cpus.itb.walker     0.513158                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::.switch_cpus.inst     0.407243                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::.switch_cpus.data     0.086156                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::total     0.257592                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher       960720                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::.switch_cpus.dtb.walker          989                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::.switch_cpus.itb.walker           39                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::.switch_cpus.inst         4577                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::.switch_cpus.data        81333                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::total      1047658                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_accesses::.cpu.dcache.prefetcher      3106918                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::.switch_cpus.dtb.walker         4867                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::.switch_cpus.itb.walker           76                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::.switch_cpus.inst        11239                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::.switch_cpus.data       944020                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::total      4067120                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 93178.928595                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::.switch_cpus.dtb.walker 77357.178969                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::.switch_cpus.itb.walker 81217.948718                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::.switch_cpus.inst 106484.645838                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::.switch_cpus.data 82802.672579                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::total 92620.821602                       # average overall miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 119122.394307                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.cpu.l2cache.prefetcher 104747.734361                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.switch_cpus.dtb.walker 77357.178969                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.switch_cpus.itb.walker 81217.948718                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.switch_cpus.inst 107895.837885                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.switch_cpus.data 121606.506584                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 108467.780680                       # average overall mshr miss latency
system.cpu.l2cache.overall_hits::.cpu.dcache.prefetcher       773175                       # number of overall hits
system.cpu.l2cache.overall_hits::.switch_cpus.dtb.walker         3878                       # number of overall hits
system.cpu.l2cache.overall_hits::.switch_cpus.itb.walker           37                       # number of overall hits
system.cpu.l2cache.overall_hits::.switch_cpus.inst         6566                       # number of overall hits
system.cpu.l2cache.overall_hits::.switch_cpus.data       806344                       # number of overall hits
system.cpu.l2cache.overall_hits::total        1590000                       # number of overall hits
system.cpu.l2cache.overall_miss_latency::.cpu.dcache.prefetcher 217455672357                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::.switch_cpus.dtb.walker     76506250                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::.switch_cpus.itb.walker      3167500                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::.switch_cpus.inst    497602750                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::.switch_cpus.data  11399940750                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::total 229432889607                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.751144                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::.switch_cpus.dtb.walker     0.203205                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::.switch_cpus.itb.walker     0.513158                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::.switch_cpus.inst     0.415784                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::.switch_cpus.data     0.145840                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::total     0.609060                       # miss rate for overall accesses
system.cpu.l2cache.overall_misses::.cpu.dcache.prefetcher      2333743                       # number of overall misses
system.cpu.l2cache.overall_misses::.switch_cpus.dtb.walker          989                       # number of overall misses
system.cpu.l2cache.overall_misses::.switch_cpus.itb.walker           39                       # number of overall misses
system.cpu.l2cache.overall_misses::.switch_cpus.inst         4673                       # number of overall misses
system.cpu.l2cache.overall_misses::.switch_cpus.data       137676                       # number of overall misses
system.cpu.l2cache.overall_misses::total      2477120                       # number of overall misses
system.cpu.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher      1373023                       # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::.switch_cpus.inst           96                       # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::.switch_cpus.data        56343                       # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::total      1429462                       # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher 114443266659                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.cpu.l2cache.prefetcher 317344050263                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.switch_cpus.dtb.walker     76506250                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.switch_cpus.itb.walker      3167500                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.switch_cpus.inst    493839250                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.switch_cpus.data   9890622000                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::total 442251451922                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.309220                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::.cpu.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::.switch_cpus.dtb.walker     0.203205                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::.switch_cpus.itb.walker     0.513158                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::.switch_cpus.inst     0.407243                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::.switch_cpus.data     0.086156                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::total     1.002493                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher       960720                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::.cpu.l2cache.prefetcher      3029603                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::.switch_cpus.dtb.walker          989                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::.switch_cpus.itb.walker           39                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::.switch_cpus.inst         4577                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::.switch_cpus.data        81333                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::total      4077261                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_uncacheable_misses::.switch_cpus.data           96                       # number of overall MSHR uncacheable misses
system.cpu.l2cache.overall_mshr_uncacheable_misses::total           96                       # number of overall MSHR uncacheable misses
system.cpu.l2cache.prefetcher.num_hwpf_issued      3690011                       # number of hwpf issued
system.cpu.l2cache.prefetcher.pfBufferHit        34853                       # number of redundant prefetches already in prefetch queue
system.cpu.l2cache.prefetcher.pfIdentified      4869590                       # number of prefetch candidates identified
system.cpu.l2cache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.l2cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.l2cache.prefetcher.pfSpanPage        84650                       # number of prefetches that crossed the page
system.cpu.l2cache.replacements               4081321                       # number of replacements
system.cpu.l2cache.tags.age_task_id_blocks_1022::0          337                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1022::1         3027                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1022::2          657                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1025::0            4                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1025::1           54                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1025::2           17                       # Occupied blocks per task id
system.cpu.l2cache.tags.avg_refs             2.381653                       # Average number of references to valid blocks.
system.cpu.l2cache.tags.data_accesses        69150049                       # Number of data accesses
system.cpu.l2cache.tags.occ_blocks::.writebacks     7.027061                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   995.754173                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.cpu.l2cache.prefetcher  3005.956587                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.switch_cpus.dtb.walker     0.748726                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.switch_cpus.itb.walker     0.027375                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.switch_cpus.inst     3.039435                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.switch_cpus.data    81.821556                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_percent::.writebacks     0.001716                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.243104                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.cpu.l2cache.prefetcher     0.733876                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.switch_cpus.dtb.walker     0.000183                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.switch_cpus.itb.walker     0.000007                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.switch_cpus.inst     0.000742                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.switch_cpus.data     0.019976                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::total     0.999603                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_task_id_blocks::1022         4021                       # Occupied blocks per task id
system.cpu.l2cache.tags.occ_task_id_blocks::1025           75                       # Occupied blocks per task id
system.cpu.l2cache.tags.occ_task_id_percent::1022     0.981689                       # Percentage of cache occupancy per task id
system.cpu.l2cache.tags.occ_task_id_percent::1025     0.018311                       # Percentage of cache occupancy per task id
system.cpu.l2cache.tags.sampled_refs          4081321                       # Sample count of references to valid blocks.
system.cpu.l2cache.tags.tag_accesses         69150049                       # Number of tag accesses
system.cpu.l2cache.tags.tagsinuse         4094.374913                       # Cycle average of tags in use
system.cpu.l2cache.tags.total_refs            9720289                       # Total number of references to valid blocks.
system.cpu.l2cache.tags.warmup_cycle     807268655306500                       # Cycle when the warmup percentage was hit.
system.cpu.l2cache.tlbTagged.rdAccesses             0                       # TLB accesses on read requests
system.cpu.l2cache.tlbTagged.rdMisses               0                       # TLB misses on read requests
system.cpu.l2cache.tlbTagged.wrAccesses             0                       # TLB accesses on write requests
system.cpu.l2cache.tlbTagged.wrMisses               0                       # TLB misses on write requests
system.cpu.l2cache.unused_prefetches            21699                       # number of HardPF blocks evicted w/o reference
system.cpu.l2cache.writebacks::.writebacks      3218525                       # number of writebacks
system.cpu.l2cache.writebacks::total          3218525                       # number of writebacks
system.cpu.numCoalescedMMIO                         0                       # number of coalesced memory mapped IO requests
system.cpu.numCycles                           145458                       # number of cpu cycles simulated
system.cpu.numExitSignal                            1                       # exits due to signal delivery
system.cpu.numHalt                                  0                       # number of VM exits due to wait for interrupt instructions
system.cpu.numHypercalls                            0                       # number of hypercalls
system.cpu.numIO                                    0                       # number of VM exits due to legacy IO
system.cpu.numInterrupts                            0                       # number of interrupts delivered
system.cpu.numMMIO                                  0                       # number of VM exits due to memory mapped IO
system.cpu.numVMExits                               1                       # total number of KVM exits
system.cpu.numVMHalfEntries                         0                       # number of KVM entries to finalize pending operations
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side        33205                       # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side     12154244                       # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count_system.cpu.itb_walker_cache.mem_side::system.cpu.l2cache.cpu_side          212                       # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count_system.cpu.dtb_walker_cache.mem_side::system.cpu.l2cache.cpu_side        14638                       # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count::total          12202299                       # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side      1405824                       # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side    465259264                       # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size_system.cpu.itb_walker_cache.mem_side::system.cpu.l2cache.cpu_side         4864                       # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size_system.cpu.dtb_walker_cache.mem_side::system.cpu.l2cache.cpu_side       311488                       # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size::total          466981440                       # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.reqLayer0.occupancy     3733285880                       # Layer occupancy (ticks)
system.cpu.toL2Bus.reqLayer0.utilization          3.9                       # Layer utilization (%)
system.cpu.toL2Bus.respLayer0.occupancy       9600297                       # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu.toL2Bus.respLayer1.occupancy    3647880231                       # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer1.utilization          3.8                       # Layer utilization (%)
system.cpu.toL2Bus.respLayer2.occupancy         66711                       # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer2.utilization          0.0                       # Layer utilization (%)
system.cpu.toL2Bus.respLayer3.occupancy       3938982                       # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer3.utilization          0.0                       # Layer utilization (%)
system.cpu.toL2Bus.snoopTraffic             205991168                       # Total snoop traffic (bytes)
system.cpu.toL2Bus.snoop_fanout::samples     12564021                       # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::mean        0.001706                       # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::stdev       0.041866                       # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::0           12542890     99.83%     99.83% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::1              20822      0.17%    100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::2                309      0.00%    100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::3                  0      0.00%    100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::4                  0      0.00%    100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::total       12564021                       # Request fanout histogram
system.cpu.toL2Bus.snoop_filter.hit_multi_requests          903                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu.toL2Bus.snoop_filter.hit_multi_snoops          260                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu.toL2Bus.snoop_filter.hit_single_requests      4066601                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu.toL2Bus.snoop_filter.hit_single_snoops        20015                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu.toL2Bus.snoop_filter.tot_requests      8133857                       # Total number of requests made to the snoop filter.
system.cpu.toL2Bus.snoop_filter.tot_snoops        20275                       # Total number of snoops made to the snoop filter.
system.cpu.toL2Bus.snoops                     8495673                       # Total snoops (count)
system.cpu.toL2Bus.trans_dist::ReadResp       3299754                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::WriteReq            96                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::WriteResp           96                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::WritebackDirty      6437297                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::WritebackClean        10727                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::CleanEvict      1704794                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::HardPFReq      4408366                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::UpgradeReq         1131                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::UpgradeResp         1131                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExReq       767413                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExResp       767413                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadCleanReq        11239                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadSharedReq      3288515                       # Transaction distribution
system.iocache.DataMeta::0                          0                       # Distribution of access
system.iocache.DataMeta::1                          0                       # Distribution of access
system.iocache.DataMeta::2                          0                       # Distribution of access
system.iocache.DataMeta::3                          0                       # Distribution of access
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tlbTagged.rdAccesses                 0                       # TLB accesses on read requests
system.iocache.tlbTagged.rdMisses                   0                       # TLB misses on read requests
system.iocache.tlbTagged.wrAccesses                 0                       # TLB accesses on write requests
system.iocache.tlbTagged.wrMisses                   0                       # TLB misses on write requests
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_misses::.writebacks         5073                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total          5073                       # number of CleanEvict MSHR misses
system.l3.DataMeta::0                          973358                       # Distribution of access
system.l3.DataMeta::1                            5559                       # Distribution of access
system.l3.DataMeta::2                           62907                       # Distribution of access
system.l3.DataMeta::3                            5076                       # Distribution of access
system.l3.MetaReq_accesses::.cpu.dcache.prefetcher       961023                       # number of MetaReq accesses(hits+misses)
system.l3.MetaReq_accesses::.switch_cpus.inst         4577                       # number of MetaReq accesses(hits+misses)
system.l3.MetaReq_accesses::.switch_cpus.data        81300                       # number of MetaReq accesses(hits+misses)
system.l3.MetaReq_accesses::total             1046900                       # number of MetaReq accesses(hits+misses)
system.l3.MetaReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 106875.586781                       # average MetaReq mshr miss latency
system.l3.MetaReq_avg_mshr_miss_latency::.switch_cpus.inst 99702.038888                       # average MetaReq mshr miss latency
system.l3.MetaReq_avg_mshr_miss_latency::.switch_cpus.data 112175.855826                       # average MetaReq mshr miss latency
system.l3.MetaReq_avg_mshr_miss_latency::total 106858.397737                       # average MetaReq mshr miss latency
system.l3.MetaReq_hits::.cpu.dcache.prefetcher        62923                       # number of MetaReq hits
system.l3.MetaReq_hits::.switch_cpus.inst          322                       # number of MetaReq hits
system.l3.MetaReq_hits::.switch_cpus.data         4738                       # number of MetaReq hits
system.l3.MetaReq_hits::total                   67983                       # number of MetaReq hits
system.l3.MetaReq_miss_rate::.cpu.dcache.prefetcher     0.934525                       # miss rate for MetaReq accesses
system.l3.MetaReq_miss_rate::.switch_cpus.inst     0.929648                       # miss rate for MetaReq accesses
system.l3.MetaReq_miss_rate::.switch_cpus.data     0.941722                       # miss rate for MetaReq accesses
system.l3.MetaReq_miss_rate::total           0.935063                       # miss rate for MetaReq accesses
system.l3.MetaReq_misses::.cpu.dcache.prefetcher       898100                       # number of MetaReq misses
system.l3.MetaReq_misses::.switch_cpus.inst         4255                       # number of MetaReq misses
system.l3.MetaReq_misses::.switch_cpus.data        76562                       # number of MetaReq misses
system.l3.MetaReq_misses::total                978917                       # number of MetaReq misses
system.l3.MetaReq_mshr_hits::.cpu.dcache.prefetcher        71411                       # number of MetaReq MSHR hits
system.l3.MetaReq_mshr_hits::.switch_cpus.inst           12                       # number of MetaReq MSHR hits
system.l3.MetaReq_mshr_hits::.switch_cpus.data        73524                       # number of MetaReq MSHR hits
system.l3.MetaReq_mshr_hits::total             144947                       # number of MetaReq MSHR hits
system.l3.MetaReq_mshr_miss_latency::.cpu.dcache.prefetcher  88352871960                       # number of MetaReq MSHR miss cycles
system.l3.MetaReq_mshr_miss_latency::.switch_cpus.inst    423035751                       # number of MetaReq MSHR miss cycles
system.l3.MetaReq_mshr_miss_latency::.switch_cpus.data    340790250                       # number of MetaReq MSHR miss cycles
system.l3.MetaReq_mshr_miss_latency::total  89116697961                       # number of MetaReq MSHR miss cycles
system.l3.MetaReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.860218                       # mshr miss rate for MetaReq accesses
system.l3.MetaReq_mshr_miss_rate::.switch_cpus.inst     0.927026                       # mshr miss rate for MetaReq accesses
system.l3.MetaReq_mshr_miss_rate::.switch_cpus.data     0.037368                       # mshr miss rate for MetaReq accesses
system.l3.MetaReq_mshr_miss_rate::total      0.796609                       # mshr miss rate for MetaReq accesses
system.l3.MetaReq_mshr_misses::.cpu.dcache.prefetcher       826689                       # number of MetaReq MSHR misses
system.l3.MetaReq_mshr_misses::.switch_cpus.inst         4243                       # number of MetaReq MSHR misses
system.l3.MetaReq_mshr_misses::.switch_cpus.data         3038                       # number of MetaReq MSHR misses
system.l3.MetaReq_mshr_misses::total           833970                       # number of MetaReq MSHR misses
system.l3.ReadExReq_accesses::.switch_cpus.data        55257                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             55257                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_avg_miss_latency::.switch_cpus.data 118541.309881                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 118541.309881                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 118541.309881                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 118541.309881                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_hits::.switch_cpus.data          252                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                   252                       # number of ReadExReq hits
system.l3.ReadExReq_miss_latency::.switch_cpus.data   6520364750                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total    6520364750                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_rate::.switch_cpus.data     0.995439                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.995439                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_misses::.switch_cpus.data        55005                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               55005                       # number of ReadExReq misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus.data   6520364750                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total   6520364750                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.995439                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.995439                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_misses::.switch_cpus.data        55005                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          55005                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_accesses::.cpu.dcache.prefetcher       961023                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.cpu.l2cache.prefetcher      3027267                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus.dtb.walker          989                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus.itb.walker           39                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus.inst         4577                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus.data        26077                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total       4019972                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 113337.912612                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.cpu.l2cache.prefetcher 104710.600074                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus.dtb.walker 103277.213353                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus.itb.walker 87192.857143                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus.inst 94280.140618                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus.data 117162.029603                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 106832.177551                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 113337.911566                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.cpu.l2cache.prefetcher 104710.599248                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.dtb.walker 103276.851959                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.itb.walker 87192.857143                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.inst 94280.025818                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 117162.029603                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 106832.176491                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_hits::.cpu.dcache.prefetcher         8492                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::.cpu.l2cache.prefetcher        14597                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::.switch_cpus.dtb.walker          300                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::.switch_cpus.itb.walker            4                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::.switch_cpus.inst          239                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::.switch_cpus.data         1654                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total             25286                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher 107957875238                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.cpu.l2cache.prefetcher 315458483526                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus.dtb.walker     71158000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus.itb.walker      3051750                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus.inst    408987250                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus.data   2861448249                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total 426761004013                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.991164                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.cpu.l2cache.prefetcher     0.995178                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus.dtb.walker     0.696663                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus.itb.walker     0.897436                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus.inst     0.947782                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus.data     0.936572                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.993710                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_misses::.cpu.dcache.prefetcher       952531                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.cpu.l2cache.prefetcher      3012670                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus.dtb.walker          689                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus.itb.walker           35                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus.inst         4338                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus.data        24423                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total         3994686                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher 107957874242                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.cpu.l2cache.prefetcher 315458481036                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus.dtb.walker     71157751                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus.itb.walker      3051750                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus.inst    408986752                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   2861448249                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total 426760999780                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.991164                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.cpu.l2cache.prefetcher     0.995178                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus.dtb.walker     0.696663                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus.itb.walker     0.897436                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus.inst     0.947782                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.936572                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.993710                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher       952531                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.cpu.l2cache.prefetcher      3012670                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus.dtb.walker          689                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus.itb.walker           35                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus.inst         4338                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus.data        24423                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total      3994686                       # number of ReadSharedReq MSHR misses
system.l3.UpgradeReq_accesses::.switch_cpus.data           55                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total               55                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_avg_miss_latency::.switch_cpus.data 16152.439024                       # average UpgradeReq miss latency
system.l3.UpgradeReq_avg_miss_latency::total 16152.439024                       # average UpgradeReq miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::.switch_cpus.data 16152.439024                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::total 16152.439024                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_hits::.switch_cpus.data           14                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total                   14                       # number of UpgradeReq hits
system.l3.UpgradeReq_miss_latency::.switch_cpus.data       662250                       # number of UpgradeReq miss cycles
system.l3.UpgradeReq_miss_latency::total       662250                       # number of UpgradeReq miss cycles
system.l3.UpgradeReq_miss_rate::.switch_cpus.data     0.745455                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::total        0.745455                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_misses::.switch_cpus.data           41                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::total                 41                       # number of UpgradeReq misses
system.l3.UpgradeReq_mshr_miss_latency::.switch_cpus.data       662250                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::total       662250                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_rate::.switch_cpus.data     0.745455                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::total     0.745455                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_misses::.switch_cpus.data           41                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::total            41                       # number of UpgradeReq MSHR misses
system.l3.WriteReq_mshr_uncacheable::.switch_cpus.data           96                       # number of WriteReq MSHR uncacheable
system.l3.WriteReq_mshr_uncacheable::total           96                       # number of WriteReq MSHR uncacheable
system.l3.WritebackDirty_accesses::.writebacks      3218525                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total      3218525                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_hits::.writebacks      3218525                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total          3218525                       # number of WritebackDirty hits
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.demand_accesses::.cpu.dcache.prefetcher       961023                       # number of demand (read+write) accesses
system.l3.demand_accesses::.cpu.l2cache.prefetcher      3027267                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus.dtb.walker          989                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus.itb.walker           39                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus.inst         4577                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus.data        81334                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              4075229                       # number of demand (read+write) accesses
system.l3.demand_avg_miss_latency::.cpu.dcache.prefetcher 113337.912612                       # average overall miss latency
system.l3.demand_avg_miss_latency::.cpu.l2cache.prefetcher 104710.600074                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus.dtb.walker 103277.213353                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus.itb.walker 87192.857143                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus.inst 94280.140618                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus.data 118117.200471                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 106991.217049                       # average overall miss latency
system.l3.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 113337.911566                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.cpu.l2cache.prefetcher 104710.599248                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus.dtb.walker 103276.851959                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus.itb.walker 87192.857143                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus.inst 94280.025818                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus.data 118117.200471                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 106991.216004                       # average overall mshr miss latency
system.l3.demand_hits::.cpu.dcache.prefetcher         8492                       # number of demand (read+write) hits
system.l3.demand_hits::.cpu.l2cache.prefetcher        14597                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus.dtb.walker          300                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus.itb.walker            4                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus.inst          239                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus.data         1906                       # number of demand (read+write) hits
system.l3.demand_hits::total                    25538                       # number of demand (read+write) hits
system.l3.demand_miss_latency::.cpu.dcache.prefetcher 107957875238                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.cpu.l2cache.prefetcher 315458483526                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus.dtb.walker     71158000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus.itb.walker      3051750                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus.inst    408987250                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus.data   9381812999                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total     433281368763                       # number of demand (read+write) miss cycles
system.l3.demand_miss_rate::.cpu.dcache.prefetcher     0.991164                       # miss rate for demand accesses
system.l3.demand_miss_rate::.cpu.l2cache.prefetcher     0.995178                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus.dtb.walker     0.696663                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus.itb.walker     0.897436                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus.inst     0.947782                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus.data     0.976566                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.993733                       # miss rate for demand accesses
system.l3.demand_misses::.cpu.dcache.prefetcher       952531                       # number of demand (read+write) misses
system.l3.demand_misses::.cpu.l2cache.prefetcher      3012670                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus.dtb.walker          689                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus.itb.walker           35                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus.inst         4338                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus.data        79428                       # number of demand (read+write) misses
system.l3.demand_misses::total                4049691                       # number of demand (read+write) misses
system.l3.demand_mshr_miss_latency::.cpu.dcache.prefetcher 107957874242                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.cpu.l2cache.prefetcher 315458481036                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus.dtb.walker     71157751                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus.itb.walker      3051750                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus.inst    408986752                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus.data   9381812999                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total 433281364530                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.991164                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.cpu.l2cache.prefetcher     0.995178                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus.dtb.walker     0.696663                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus.itb.walker     0.897436                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus.inst     0.947782                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus.data     0.976566                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.993733                       # mshr miss rate for demand accesses
system.l3.demand_mshr_misses::.cpu.dcache.prefetcher       952531                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.cpu.l2cache.prefetcher      3012670                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus.dtb.walker          689                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus.itb.walker           35                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus.inst         4338                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus.data        79428                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total           4049691                       # number of demand (read+write) MSHR misses
system.l3.overall_accesses::.cpu.dcache.prefetcher       961023                       # number of overall (read+write) accesses
system.l3.overall_accesses::.cpu.l2cache.prefetcher      3027267                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus.dtb.walker          989                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus.itb.walker           39                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus.inst         4577                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus.data        81334                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             4075229                       # number of overall (read+write) accesses
system.l3.overall_avg_miss_latency::.cpu.dcache.prefetcher 113337.912612                       # average overall miss latency
system.l3.overall_avg_miss_latency::.cpu.l2cache.prefetcher 104710.600074                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus.dtb.walker 103277.213353                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus.itb.walker 87192.857143                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus.inst 94280.140618                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus.data 118117.200471                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 106991.217049                       # average overall miss latency
system.l3.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 113337.911566                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.cpu.l2cache.prefetcher 104710.599248                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus.dtb.walker 103276.851959                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus.itb.walker 87192.857143                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus.inst 94280.025818                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus.data 118117.200471                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 106991.216004                       # average overall mshr miss latency
system.l3.overall_hits::.cpu.dcache.prefetcher         8492                       # number of overall hits
system.l3.overall_hits::.cpu.l2cache.prefetcher        14597                       # number of overall hits
system.l3.overall_hits::.switch_cpus.dtb.walker          300                       # number of overall hits
system.l3.overall_hits::.switch_cpus.itb.walker            4                       # number of overall hits
system.l3.overall_hits::.switch_cpus.inst          239                       # number of overall hits
system.l3.overall_hits::.switch_cpus.data         1906                       # number of overall hits
system.l3.overall_hits::total                   25538                       # number of overall hits
system.l3.overall_miss_latency::.cpu.dcache.prefetcher 107957875238                       # number of overall miss cycles
system.l3.overall_miss_latency::.cpu.l2cache.prefetcher 315458483526                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus.dtb.walker     71158000                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus.itb.walker      3051750                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus.inst    408987250                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus.data   9381812999                       # number of overall miss cycles
system.l3.overall_miss_latency::total    433281368763                       # number of overall miss cycles
system.l3.overall_miss_rate::.cpu.dcache.prefetcher     0.991164                       # miss rate for overall accesses
system.l3.overall_miss_rate::.cpu.l2cache.prefetcher     0.995178                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus.dtb.walker     0.696663                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus.itb.walker     0.897436                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus.inst     0.947782                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus.data     0.976566                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.993733                       # miss rate for overall accesses
system.l3.overall_misses::.cpu.dcache.prefetcher       952531                       # number of overall misses
system.l3.overall_misses::.cpu.l2cache.prefetcher      3012670                       # number of overall misses
system.l3.overall_misses::.switch_cpus.dtb.walker          689                       # number of overall misses
system.l3.overall_misses::.switch_cpus.itb.walker           35                       # number of overall misses
system.l3.overall_misses::.switch_cpus.inst         4338                       # number of overall misses
system.l3.overall_misses::.switch_cpus.data        79428                       # number of overall misses
system.l3.overall_misses::total               4049691                       # number of overall misses
system.l3.overall_mshr_miss_latency::.cpu.dcache.prefetcher 107957874242                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.cpu.l2cache.prefetcher 315458481036                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus.dtb.walker     71157751                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus.itb.walker      3051750                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus.inst    408986752                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus.data   9381812999                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total 433281364530                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.991164                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.cpu.l2cache.prefetcher     0.995178                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus.dtb.walker     0.696663                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus.itb.walker     0.897436                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus.inst     0.947782                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus.data     0.976566                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.993733                       # mshr miss rate for overall accesses
system.l3.overall_mshr_misses::.cpu.dcache.prefetcher       952531                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.cpu.l2cache.prefetcher      3012670                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus.dtb.walker          689                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus.itb.walker           35                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus.inst         4338                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus.data        79428                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total          4049691                       # number of overall MSHR misses
system.l3.overall_mshr_uncacheable_misses::.switch_cpus.data           96                       # number of overall MSHR uncacheable misses
system.l3.overall_mshr_uncacheable_misses::total           96                       # number of overall MSHR uncacheable misses
system.l3.replacements                        4851006                       # number of replacements
system.l3.tags.age_task_id_blocks_1022::0          337                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1022::1         3027                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1022::2        23188                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           87                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1          758                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2         4753                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1025::0            4                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1025::1           54                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1025::2          560                       # Occupied blocks per task id
system.l3.tags.avg_refs                      1.852218                       # Average number of references to valid blocks.
system.l3.tags.data_accesses                151965102                       # Number of data accesses
system.l3.tags.occ_blocks::.writebacks       0.790486                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.dcache.prefetcher 11511.001796                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.l2cache.prefetcher 20559.256885                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.dtb.walker     5.140775                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.itb.walker     0.194112                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.inst    54.296024                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data   554.814013                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.000024                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.dcache.prefetcher     0.351288                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.l2cache.prefetcher     0.627419                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.dtb.walker     0.000157                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.itb.walker     0.000006                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.inst     0.001657                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.016932                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.997482                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1022         26552                       # Occupied blocks per task id
system.l3.tags.occ_task_id_blocks::1024          5598                       # Occupied blocks per task id
system.l3.tags.occ_task_id_blocks::1025           618                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1022     0.810303                       # Percentage of cache occupancy per task id
system.l3.tags.occ_task_id_percent::1024     0.170837                       # Percentage of cache occupancy per task id
system.l3.tags.occ_task_id_percent::1025     0.018860                       # Percentage of cache occupancy per task id
system.l3.tags.sampled_refs                   4851006                       # Sample count of references to valid blocks.
system.l3.tags.tag_accesses                 151965102                       # Number of tag accesses
system.l3.tags.tagsinuse                 32685.494090                       # Cycle average of tags in use
system.l3.tags.total_refs                     8985120                       # Total number of references to valid blocks.
system.l3.tags.warmup_cycle              807268655306000                       # Cycle when the warmup percentage was hit.
system.l3.tlbTagged.rdAccesses                      0                       # TLB accesses on read requests
system.l3.tlbTagged.rdMisses                        0                       # TLB misses on read requests
system.l3.tlbTagged.wrAccesses                      0                       # TLB accesses on write requests
system.l3.tlbTagged.wrMisses                        0                       # TLB misses on write requests
system.l3.writebacks::.writebacks             3175814                       # number of writebacks
system.l3.writebacks::total                   3175814                       # number of writebacks
system.mem_ctrls0.avgBusLat                   3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgGap                   2794885.34                       # Average gap between requests
system.mem_ctrls0.avgMemAccLat               44621.57                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgPriority_.writebacks::samples        53.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.cpu.dcache.prefetcher::samples      6602.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.cpu.l2cache.prefetcher::samples     13785.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.dtb.walker::samples       137.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.itb.walker::samples         1.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.inst::samples      4152.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples      3896.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgQLat                    27129.57                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgRdBW                       19.05                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                    21.06                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgRdQLen                      3.81                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     1.74                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.avgWrQLen                     42.74                       # Average write queue length when enqueuing
system.mem_ctrls0.busUtil                        0.10                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.10                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.bw_inst_read::.switch_cpus.inst      2768653                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total         2768653                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.cpu.dcache.prefetcher      5137211                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.cpu.l2cache.prefetcher      9647608                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.dtb.walker        91355                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.itb.walker          667                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.inst      2768653                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.data      3416806                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             21062299                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks       1743744                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.cpu.dcache.prefetcher      5137211                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.cpu.l2cache.prefetcher      9647608                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.dtb.walker        91355                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.itb.walker          667                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.inst      2768653                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data      3416806                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total            22806044                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks       1743744                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total             1743744                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bytesPerActivate::samples         6128                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   298.412533                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   233.605166                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   215.431994                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127          832     13.58%     13.58% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255         2071     33.80%     47.37% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383         1782     29.08%     76.45% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511          500      8.16%     84.61% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639          343      5.60%     90.21% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767          192      3.13%     93.34% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895          181      2.95%     96.30% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023          114      1.86%     98.16% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151          113      1.84%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total         6128                       # Bytes accessed per row activation
system.mem_ctrls0.bytesReadDRAM               1828672                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadSys                2021504                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesReadWrQ                 192832                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesWrittenSys              167360                       # Total written bytes from the system interface side
system.mem_ctrls0.bytes_inst_read::.switch_cpus.inst       265728                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total       265728                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_read::.cpu.dcache.prefetcher       493056                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.cpu.l2cache.prefetcher       925952                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.dtb.walker         8768                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.itb.walker           64                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.inst       265728                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.data       327936                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total           2021504                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks       167360                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total         167360                       # Number of bytes written to this memory
system.mem_ctrls0.masterReadAccesses::.cpu.dcache.prefetcher         7704                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.cpu.l2cache.prefetcher        14468                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.dtb.walker          137                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.itb.walker            1                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.inst         4152                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data         5124                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAvgLat::.cpu.dcache.prefetcher     40447.48                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.cpu.l2cache.prefetcher     38791.00                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.dtb.walker     45364.55                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.itb.walker     24742.00                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.inst     46256.58                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     39781.34                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadBytes::.cpu.dcache.prefetcher       422528                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.cpu.l2cache.prefetcher       882240                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.dtb.walker         8768                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.itb.walker           64                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.inst       265728                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.data       249344                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadRate::.cpu.dcache.prefetcher 4402371.318481259979                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.cpu.l2cache.prefetcher 9192167.316762220114                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.dtb.walker 91354.872861546901                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.itb.walker 666.823889500342                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.inst 2768652.789205421694                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.data 2597945.873493333813                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadTotalLat::.cpu.dcache.prefetcher    311607421                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.cpu.l2cache.prefetcher    561228149                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.dtb.walker      6214943                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.itb.walker        24742                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.inst    192057313                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data    203839601                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteAccesses::.writebacks         2615                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterWriteAvgLat::.writebacks         0.00                       # Per-master write average memory access latency
system.mem_ctrls0.mergedWrBursts                 2562                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numStayReadState              75596                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.num_reads::.cpu.dcache.prefetcher         7704                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.cpu.l2cache.prefetcher        14468                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.dtb.walker          137                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.itb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.inst         4152                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.data         5124                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total              31586                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks         2615                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total              2615                       # Number of write requests responded to by this memory
system.mem_ctrls0.pageHitRate                   78.41                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.peakBW                     19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.perBankRdBursts::0             1785                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1               29                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2             1198                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3              200                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4              549                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5             1470                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6              503                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7             1096                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8              516                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9             1531                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10             957                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11            1942                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12            1653                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13            1760                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14             575                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15            1365                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::16             511                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::17              15                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::18               8                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::19             388                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::20             731                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::21             720                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::22             241                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::23            1482                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::24             361                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::25             695                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::26            1872                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::27            1517                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::28             979                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::29             799                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::30             970                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::31             155                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::16               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::17               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::18               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::19               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::20               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::21               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::22               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::23               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::24               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::25               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::26               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::27               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::28               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::29               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::30               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::31               0                       # Per bank write bursts
system.mem_ctrls0.priorityMaxLatency     0.000000857608                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.priorityMinLatency     0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.rdQLenPdf::0                   5753                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                   5173                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                   4437                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                   3201                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                   2956                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                   1893                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                   1386                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                   1005                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                    710                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                    613                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                   381                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                   280                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                   211                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                   162                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                   117                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                   102                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                    57                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                    34                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                    32                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                    26                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                    21                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                    16                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     7                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.readBursts                    31586                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                31586                       # Read request sizes (log2)
system.mem_ctrls0.readReqs                      31586                       # Number of read requests accepted
system.mem_ctrls0.readRowHitRate                78.55                       # Row buffer hit rate for reads
system.mem_ctrls0.readRowHits                   22445                       # Number of row buffer hits during reads
system.mem_ctrls0.servicedByWrQ                  3013                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.totBusLat                  95205236                       # Total ticks spent in databus transfers
system.mem_ctrls0.totGap                  95587873500                       # Total gap between requests
system.mem_ctrls0.totMemAccLat             1274972169                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totQLat                   775173253                       # Total ticks spent queuing
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::64                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::65                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::66                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::67                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::68                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::69                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::70                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::71                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::72                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::73                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::74                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::75                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::76                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::77                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::78                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::79                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::80                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::81                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::82                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::83                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::84                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::85                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::86                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::87                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::88                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::89                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::90                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::91                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::92                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::93                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::94                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::95                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::96                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::97                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::98                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::99                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::100                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::101                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::102                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::103                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::104                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::105                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::106                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::107                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::108                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::109                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::110                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::111                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::112                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::113                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::114                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::115                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::116                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::117                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::118                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::119                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::120                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::121                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::122                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::123                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::124                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::125                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::126                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::127                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.writeBursts                    2615                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                2615                       # Write request sizes (log2)
system.mem_ctrls0.writeReqs                      2615                       # Number of write requests accepted
system.mem_ctrls0.writeRowHitRate                0.00                       # Row buffer hit rate for writes
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0_0.actBackEnergy        2843838691.327131                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.actEnergy            5244181.488000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.actPowerDownEnergy              0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_0.averagePower           422.993523                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE  89790159394                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF   4314450000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT   1872745856                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_0.preBackEnergy        29361208496.923775                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.preEnergy            9257997.319200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.prePowerDownEnergy              0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_0.readEnergy           46983175.209600                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy        8331271359.917316                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.selfRefreshEnergy               0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_0.totalEnergy          40597803902.184914                       # Total energy per rank (pJ)
system.mem_ctrls0_0.totalIdleTime                   0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy        2813863740.105541                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.actEnergy            4311674.640000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.actPowerDownEnergy              0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_1.averagePower           422.707480                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE  89853820700                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF   4314450000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT   1809084550                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_1.preBackEnergy        29381901864.264580                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.preEnergy            7611764.076000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.prePowerDownEnergy              0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_1.readEnergy           31389775.065600                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy        8331271359.917316                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.selfRefreshEnergy               0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_1.totalEnergy          40570350178.068901                       # Total energy per rank (pJ)
system.mem_ctrls0_1.totalIdleTime                   0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.avgBusLat                   3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgGap                     11959.38                       # Average gap between requests
system.mem_ctrls1.avgMemAccLat               66932.07                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgPriority_.writebacks::samples   3173199.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.cpu.dcache.prefetcher::samples   1771478.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.cpu.l2cache.prefetcher::samples   2998123.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.dtb.walker::samples       552.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.itb.walker::samples        34.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.inst::samples      4429.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples     77342.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgQLat                    49440.07                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgRdBW                     3235.40                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                  3235.48                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgRdQLen                      7.57                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrBW                     2115.92                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                  2115.96                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.avgWrQLen                     57.58                       # Average write queue length when enqueuing
system.mem_ctrls1.busUtil                       27.86                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                   16.84                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                  11.02                       # Data bus utilization in percentage for writes
system.mem_ctrls1.bw_inst_read::.switch_cpus.inst       124029                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total          124029                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.cpu.dcache.prefetcher   1181289189                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.cpu.l2cache.prefetcher   1999272719                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.dtb.walker       368087                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.itb.walker        22672                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.inst      2953363                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.data     51573493                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total           3235479524                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks    2115964899                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.cpu.dcache.prefetcher   1181289189                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.cpu.l2cache.prefetcher   1999272719                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.dtb.walker       368087                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.itb.walker        22672                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.inst      2953363                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data     51573493                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total          5351444423                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks    2115964899                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total          2115964899                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bytesPerActivate::samples      1525579                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   336.661960                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   209.343657                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   323.871775                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127       485207     31.80%     31.80% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255       331922     21.76%     53.56% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383       232289     15.23%     68.79% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511       109617      7.19%     75.97% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639        70999      4.65%     80.63% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767        49032      3.21%     83.84% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895        26708      1.75%     85.59% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023        44626      2.93%     88.52% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151       175179     11.48%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total      1525579                       # Bytes accessed per row activation
system.mem_ctrls1.bytesReadDRAM             310525312                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadSys              310532800                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesReadWrQ                   7488                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten              203080704                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesWrittenSys           203084736                       # Total written bytes from the system interface side
system.mem_ctrls1.bytes_inst_read::.switch_cpus.inst        11904                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total        11904                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_read::.cpu.dcache.prefetcher    113377024                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.cpu.l2cache.prefetcher    191884928                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.dtb.walker        35328                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.itb.walker         2176                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.inst       283456                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.data      4949888                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         310532800                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks    203084736                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total      203084736                       # Number of bytes written to this memory
system.mem_ctrls1.masterReadAccesses::.cpu.dcache.prefetcher      1771516                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.cpu.l2cache.prefetcher      2998202                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.dtb.walker          552                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.itb.walker           34                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.inst         4429                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data        77342                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAvgLat::.cpu.dcache.prefetcher     69323.01                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.cpu.l2cache.prefetcher     65308.47                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.dtb.walker     63624.18                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.itb.walker     47756.09                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.inst     52987.78                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     75836.45                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadBytes::.cpu.dcache.prefetcher    113374592                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.cpu.l2cache.prefetcher    191879872                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.dtb.walker        35328                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.itb.walker         2176                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.inst       283456                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.data      4949888                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadRate::.cpu.dcache.prefetcher 1181263850.124287366867                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.cpu.l2cache.prefetcher 1999220040.060435056686                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.dtb.walker 368086.787004188984                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.itb.walker 22672.012243011639                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.inst 2953363.006597016472                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.data 51573493.261735476553                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadTotalLat::.cpu.dcache.prefetcher 122806825018                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.cpu.l2cache.prefetcher 195807982677                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.dtb.walker     35120545                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.itb.walker      1623707                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.inst    234682895                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data   5865342854                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteAccesses::.writebacks      3173199                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterWriteAvgLat::.writebacks   1718874.98                       # Per-master write average memory access latency
system.mem_ctrls1.masterWriteBytes::.writebacks    203080704                       # Per-master bytes write to memory
system.mem_ctrls1.masterWriteRate::.writebacks 2115922889.433558464050                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteTotalLat::.writebacks 5454332378794                       # Per-master write total memory access latency
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numReadWriteTurnArounds       173878                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numStayReadState            9414737                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState           3012273                       # Number of times bus staying in WRITE state
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.numWriteReadTurnArounds       173878                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.num_reads::.cpu.dcache.prefetcher      1771516                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.cpu.l2cache.prefetcher      2998202                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.dtb.walker          552                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.itb.walker           34                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.inst         4429                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.data        77342                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            4852075                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks      3173199                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total           3173199                       # Number of write requests responded to by this memory
system.mem_ctrls1.pageHitRate                   80.99                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.peakBW                     19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.perBankRdBursts::0           151989                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1           152887                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2           154351                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           151061                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4           151312                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           152495                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6           153229                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7           152030                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8           152603                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9           153713                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10          154380                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11          152095                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12          150741                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13          151160                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          151707                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          151157                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::16          150905                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::17          151085                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::18          150792                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::19          152479                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::20          151314                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::21          151069                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::22          151502                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::23          150718                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::24          150972                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::25          151893                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::26          151037                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::27          152532                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::28          149648                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::29          149097                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::30          149465                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::31          150540                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            98726                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            99670                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            99210                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            99200                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4            99042                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            99081                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6            99133                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7            99174                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8            99547                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9            99872                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10          100476                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11           99015                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12           99059                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           98911                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           98581                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15           98760                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::16           99017                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::17           99095                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::18           99161                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::19          100097                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::20           99284                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::21           99434                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::22           99270                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::23           99117                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::24           99383                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::25           99282                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::26           98913                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::27           98863                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::28           98568                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::29           98671                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::30           98629                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::31           98895                       # Per bank write bursts
system.mem_ctrls1.priorityMaxLatency     0.000118299812                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.priorityMinLatency     0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.rdPerTurnAround::samples       173878                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     27.904289                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    77.546333                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::0-511       173877    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::31744-32255            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total       173878                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdQLenPdf::0                 595078                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                 610125                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                 622700                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                 820961                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                 574628                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                 377400                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                 273986                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                 301861                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                 224998                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                 175075                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                125168                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                110262                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                 25813                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                  6758                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                  4304                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                   525                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                   367                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                   315                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                   272                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                   255                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                   241                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                   205                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                   159                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                   122                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                   104                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                    75                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                    54                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                    38                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                    33                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                    22                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                    17                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     9                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::32                     8                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::33                     6                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::34                     6                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::35                     4                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::36                     2                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::37                     1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::38                     1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.readBursts                  4852075                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              4852075                       # Read request sizes (log2)
system.mem_ctrls1.readReqs                    4852075                       # Number of read requests accepted
system.mem_ctrls1.readRowHitRate                79.58                       # Row buffer hit rate for reads
system.mem_ctrls1.readRowHits                 3861175                       # Number of row buffer hits during reads
system.mem_ctrls1.servicedByWrQ                   117                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.totBusLat               16166724056                       # Total ticks spent in databus transfers
system.mem_ctrls1.totGap                  95977295250                       # Total gap between requests
system.mem_ctrls1.totMemAccLat           324751577696                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totQLat                239881128360                       # Total ticks spent queuing
system.mem_ctrls1.wrPerTurnAround::samples       173878                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     18.249209                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    18.039287                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     2.941590                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16           83220     47.86%     47.86% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17           11441      6.58%     54.44% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           16375      9.42%     63.86% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19           14813      8.52%     72.38% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20           12642      7.27%     79.65% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21            9544      5.49%     85.14% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22            8559      4.92%     90.06% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::23            5275      3.03%     93.09% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::24            4262      2.45%     95.54% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::25            2685      1.54%     97.09% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::26            2153      1.24%     98.33% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::27            1244      0.72%     99.04% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::28             777      0.45%     99.49% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::29             360      0.21%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::30             205      0.12%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::31              96      0.06%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::32              81      0.05%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::33              50      0.03%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::34              31      0.02%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::35              19      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::36              13      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::37               9      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::38               8      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::39               4      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::40               3      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::41               2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::42               2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::43               2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::44               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::46               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::50               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total       173878                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                 55147                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                 70297                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                103590                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                130889                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                154127                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                171679                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                185838                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                202754                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                204694                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                220808                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                237757                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                240810                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                223366                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                202154                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                190198                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                186830                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                182548                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::64                177741                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::65                 13215                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::66                  7785                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::67                  4408                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::68                  2352                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::69                  1471                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::70                   880                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::71                   632                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::72                   398                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::73                   258                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::74                   142                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::75                   101                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::76                    76                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::77                    56                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::78                    34                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::79                    24                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::80                    24                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::81                    14                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::82                    10                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::83                     7                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::84                     8                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::85                     6                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::86                     8                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::87                     8                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::88                     2                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::89                     2                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::90                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::91                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::92                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::93                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::94                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::95                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::96                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::97                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::98                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::99                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::100                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::101                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::102                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::103                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::104                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::105                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::106                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::107                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::108                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::109                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::110                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::111                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::112                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::113                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::114                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::115                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::116                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::117                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::118                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::119                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::120                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::121                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::122                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::123                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::124                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::125                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::126                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::127                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.writeBursts                 3173199                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6             3173199                       # Write request sizes (log2)
system.mem_ctrls1.writeReqs                   3173199                       # Number of write requests accepted
system.mem_ctrls1.writeRowHitRate               83.14                       # Row buffer hit rate for writes
system.mem_ctrls1.writeRowHits                2638333                       # Number of row buffer hits during writes
system.mem_ctrls1_0.actBackEnergy        44406446605.484032                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.actEnergy            1202319439.776004                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.actPowerDownEnergy              0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_0.averagePower           699.773737                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE   1428847955                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF   4314450000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT  90234057295                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_0.preBackEnergy        670750696.358434                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.preEnergy            2122545230.164839                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.prePowerDownEnergy              0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_0.readEnergy           6684206287.584126                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy        8331271359.917316                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.selfRefreshEnergy               0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_0.totalEnergy          67162439579.877388                       # Total energy per rank (pJ)
system.mem_ctrls1_0.totalIdleTime                   0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_0.writeEnergy          3744899960.592015                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy        44446007286.879303                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.actEnergy            1176642754.560001                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.actPowerDownEnergy              0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_1.averagePower           698.493388                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE   1333573363                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF   4314450000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT  90329331887                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_1.preBackEnergy        643468317.676833                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.preEnergy            2077218758.008834                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.prePowerDownEnergy              0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_1.readEnergy           6624240955.315230                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy        8331271359.917316                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.selfRefreshEnergy               0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_1.totalEnergy          67039554991.382553                       # Total energy per rank (pJ)
system.mem_ctrls1_1.totalIdleTime                   0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_1.writeEnergy          3740705559.024006                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l3.mem_side::system.cpu.interrupts.pio          192                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls0.port        94199                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls1.port     14523344                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total     14617735                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               14617735                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.cpu.interrupts.pio          384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls0.port      2188864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls1.port    513617536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total    515806784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               515806784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.reqLayer1.occupancy              245955                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy            98892414                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer4.occupancy         24685153324                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization              25.7                       # Layer utilization (%)
system.membus.respLayer3.occupancy        25033989014                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization             26.1                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4883798                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4883798    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4883798                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4850430                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       9733882                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp            4828656                       # Transaction distribution
system.membus.trans_dist::WriteReq                 96                       # Transaction distribution
system.membus.trans_dist::WriteResp                96                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3175814                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1674366                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               41                       # Transaction distribution
system.membus.trans_dist::ReadExReq             55005                       # Transaction distribution
system.membus.trans_dist::ReadExResp            55005                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       4828656                       # Transaction distribution
system.pc.south_bridge.ide.disks0.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks0.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.disks1.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks1.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_txs            0                       # Number of DMA write transactions.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups     15643370                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect          101                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        95651                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted     18781541                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      5036777                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups     15643370                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses     10606593                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups        19004026                       # Number of BP lookups
system.switch_cpus.branchPred.loop_predictor.loopPredictorCorrect      4770262                       # Number of times the loop predictor is the provider and the prediction is correct
system.switch_cpus.branchPred.loop_predictor.loopPredictorWrong     13764950                       # Number of times the loop predictor is the provider and the prediction is wrong
system.switch_cpus.branchPred.statistical_corrector.scPredictorCorrect      3265274                       # Number of time the SC predictor is the provider and the prediction is correct
system.switch_cpus.branchPred.statistical_corrector.scPredictorWrong     15269938                       # Number of time the SC predictor is the provider and the prediction is wrong
system.switch_cpus.branchPred.tage.bimodalAltMatchProviderCorrect          547                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.switch_cpus.branchPred.tage.bimodalAltMatchProviderWrong           56                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.switch_cpus.branchPred.tage.tageAltMatchProvider::0        98477                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::1            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::2       161291                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::3            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::4            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::5            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::6      1198773                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::7            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::8            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::9        13987                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::10       244780                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::11       169723                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::12          747                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::13         4086                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::14       413287                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::15        36351                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::16         4673                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::17         1911                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::18         6640                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::19         2633                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::20        10525                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::21          851                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::22         5384                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::23            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::24        10692                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::25            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::26        19713                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::27            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::28        13764                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::29            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::30            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::31            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::32        48719                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::33            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::34            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::35            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::36            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProviderCorrect        46975                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.switch_cpus.branchPred.tage.tageAltMatchProviderWouldHaveHit         2524                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.switch_cpus.branchPred.tage.tageAltMatchProviderWrong        45317                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.switch_cpus.branchPred.tage.tageBimodalProviderCorrect     16056580                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.switch_cpus.branchPred.tage.tageBimodalProviderWrong          713                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::0            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::1            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::2        89197                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::3            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::4            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::5            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::6       165227                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::7            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::8            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::9       514717                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::10       685135                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::11       104531                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::12         3719                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::13        24325                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::14       295356                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::15       410596                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::16         2359                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::17         3138                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::18        39821                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::19         2038                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::20         4000                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::21         3850                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::22         3800                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::23            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::24        11615                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::25            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::26        15372                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::27            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::28        12309                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::29            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::30            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::31            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::32        26814                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::33            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::34            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::35            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::36        49088                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProviderCorrect      2366935                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.switch_cpus.branchPred.tage.tageLongestMatchProviderWouldHaveHit        43492                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.switch_cpus.branchPred.tage.tageLongestMatchProviderWrong         7780                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.switch_cpus.branchPred.usedRAS          105698                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        35497                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          96641520                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         52810849                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        96037                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches           18665083                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1529600                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls         7756                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      1205949                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps      166344222                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    382653467                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.434712                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.198283                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    314052137     82.07%     82.07% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     34076071      8.91%     90.98% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      8701030      2.27%     93.25% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      5753621      1.50%     94.75% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      9426459      2.46%     97.22% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5      7787127      2.04%     99.25% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       564997      0.15%     99.40% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       762425      0.20%     99.60% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1529600      0.40%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    382653467                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                176                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        64934                       # Number of function calls committed.
system.switch_cpus.commit.int_insts         166261479                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              19730473                       # Number of loads committed
system.switch_cpus.commit.membars                1348                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        42590      0.03%      0.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    108565502     65.27%     65.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        36806      0.02%     65.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv         5201      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd           16      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt           32      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     19730409     11.86%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     37963538     22.82%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead           64      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite           64      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total    166344222                       # Class of committed instruction
system.switch_cpus.commit.refs               57694075                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts           100000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps             166344222                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       3.839094                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 3.839094                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     353452541                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts      168186337                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          7914422                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2101539                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         100379                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles      19319080                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            19870723                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  4095                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses            38012894                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  3908                       # TLB misses on write requests
system.switch_cpus.fetch.Branches            19004026                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           8712770                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             356054532                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         22773                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts              101775302                       # Number of instructions fetch has processed
system.switch_cpus.fetch.ItlbSquashes               7                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus.fetch.MiscStallCycles        44335                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles        45915                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          200758                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles               4623                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.branchRate          0.049501                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles     26638181                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      5142475                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.265102                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    382887965                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.444106                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.710273                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        353946431     92.44%     92.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          3214943      0.84%     93.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          1864622      0.49%     93.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          2094749      0.55%     94.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          1258700      0.33%     94.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          2439982      0.64%     95.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          1477190      0.39%     95.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          2014213      0.53%     96.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         14577135      3.81%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    382887965                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads               128                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes              136                       # number of floating regfile writes
system.switch_cpus.idleCycles                 1021456                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       106556                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches         18720351                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.435203                       # Inst execution rate
system.switch_cpus.iew.exec_refs             57876964                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores           38010303                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         5167984                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      19920414                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts        51551                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        58533                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts     38069622                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts    167551445                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      19866661                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        64202                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts     167078553                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          35663                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents     126535707                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         100379                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles     126665256                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked           25                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      6358819                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses         1522                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation         4658                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads         2212                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       189941                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       106018                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents         4658                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        53025                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        53531                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers         103648058                       # num instructions consuming a value
system.switch_cpus.iew.wb_count             166990312                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.766473                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          79443405                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.434973                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent              167037557                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads        248918181                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       110233037                       # number of integer regfile writes
system.switch_cpus.ipc                       0.260478                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.260478                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        51448      0.03%      0.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     109138803     65.29%     65.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        38965      0.02%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv          8001      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd           16      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt           32      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     19882171     11.89%     77.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     38031159     22.75%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead           64      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite           96      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      167150755                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses             251                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads          459                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses          208                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes          240                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              331661                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.001984                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          104139     31.40%     31.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     31.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     31.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     31.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     31.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     31.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     31.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     31.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     31.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     31.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     31.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     31.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     31.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     31.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     31.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     31.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     31.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     31.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     31.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     31.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     31.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     31.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     31.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     31.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     31.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     31.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     31.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     31.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     31.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     31.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     31.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     31.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     31.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     31.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     31.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     31.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     31.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     31.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     31.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     31.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     31.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     31.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     31.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     31.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     31.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     31.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          28268      8.52%     39.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        199211     60.06%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead           16      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite           27      0.01%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses      167430717                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    717525101                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    166990104                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes    168763041                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded          167496778                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued         167150755                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded        54667                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      1207209                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         4425                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        46911                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      1530382                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    382887965                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.436553                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.106440                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    311802928     81.43%     81.43% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     28389646      7.41%     88.85% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     14152271      3.70%     92.55% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3     13190147      3.44%     95.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      8323700      2.17%     98.16% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      5358240      1.40%     99.56% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      1217834      0.32%     99.88% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       132470      0.03%     99.92% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       320729      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    382887965                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.435391                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             8713476                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   113                       # TLB misses on write requests
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.memDep0.conflictingLoads       143606                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        21760                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     19920414                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     38069622                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        95370459                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes           6926                       # number of misc regfile writes
system.switch_cpus.numCycles                383909421                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       133282082                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps     162389313                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         926863                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles         14654126                       # Number of cycles rename is idle
system.switch_cpus.rename.ROBFullEvents         20893                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     443183272                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts      167818553                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands    164058223                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles          14652753                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents      211366085                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         100379                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles     216387738                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          1668893                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups          132                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups    250265578                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles      3810883                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts        50320                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts         117704221                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts        91429                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            548671755                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           335336242                       # The number of ROB writes
system.switch_cpus.timesIdled                    5627                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol3bus.pkt_count_system.cpu.l2cache.mem_side::system.l3.cpu_side     12221159                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu.l2cache.mem_side::system.l3.cpu_side    466800640                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.reqLayer0.occupancy         3741930629                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              3.9                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        3959404703                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             4.1                       # Layer utilization (%)
system.tol3bus.snoopTraffic                 203252096                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          8926386                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.000665                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.025785                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                8920447     99.93%     99.93% # Request fanout histogram
system.tol3bus.snoop_fanout::1                   5939      0.07%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            8926386                       # Request fanout histogram
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests      4070712                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops         5939                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests      8145683                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops           5939                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoops                         4851006                       # Total snoops (count)
system.tol3bus.trans_dist::ReadResp           4019972                       # Transaction distribution
system.tol3bus.trans_dist::WriteReq                96                       # Transaction distribution
system.tol3bus.trans_dist::WriteResp               96                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty      6394339                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict         2527066                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq              55                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp             55                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            55257                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           55257                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq      4019972                       # Transaction distribution
system.bridge.pwrStateResidencyTicks::UNDEFINED 807364632584500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.membus.pwrStateResidencyTicks::UNDEFINED 807364632584500                       # Cumulative time (in ticks) in various power states
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 807364632584500                       # Cumulative time (in ticks) in various power states
system.apicbridge.pwrStateResidencyTicks::UNDEFINED 807364632584500                       # Cumulative time (in ticks) in various power states
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 807364632584500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.pwrStateResidencyTicks::OFF  95977365250                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 807364632584500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 807364632584500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.pc.fake_com_4.pwrStateResidencyTicks::UNDEFINED 807364632584500                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.pwrStateResidencyTicks::UNDEFINED 807364632584500                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.pwrStateResidencyTicks::UNDEFINED 807364632584500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.pwrStateResidencyTicks::UNDEFINED 807364632584500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.pwrStateResidencyTicks::UNDEFINED 807364632584500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.pwrStateResidencyTicks::UNDEFINED 807364632584500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.pwrStateResidencyTicks::UNDEFINED 807364632584500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.pwrStateResidencyTicks::UNDEFINED 807364632584500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.pwrStateResidencyTicks::UNDEFINED 807364632584500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.pwrStateResidencyTicks::UNDEFINED 807364632584500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.pwrStateResidencyTicks::UNDEFINED 807364632584500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.pwrStateResidencyTicks::UNDEFINED 807364632584500                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.pwrStateResidencyTicks::UNDEFINED 807364632584500                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.pwrStateResidencyTicks::UNDEFINED 807364632584500                       # Cumulative time (in ticks) in various power states
system.pc.com_1.pwrStateResidencyTicks::UNDEFINED 807364632584500                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.pwrStateResidencyTicks::UNDEFINED 807364632584500                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.pwrStateResidencyTicks::UNDEFINED 807364632584500                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.pwrStateResidencyTicks::UNDEFINED 807364632584500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       250                       # Clock period in ticks
system.iocache.pwrStateResidencyTicks::UNDEFINED 807364632584500                       # Cumulative time (in ticks) in various power states
system.iocache.tlbTagged.walker.pwrStateResidencyTicks::UNDEFINED 807364632584500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 807364632584500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 807364632584500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 807364632584500                       # Cumulative time (in ticks) in various power states
system.l3.pwrStateResidencyTicks::UNDEFINED 807364632584500                       # Cumulative time (in ticks) in various power states
system.l3.tlbTagged.walker.pwrStateResidencyTicks::UNDEFINED 807364632584500                       # Cumulative time (in ticks) in various power states
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 807364632584500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.iobus.pwrStateResidencyTicks::UNDEFINED 807364632584500                       # Cumulative time (in ticks) in various power states
system.cpu.numPwrStateTransitions                   1                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    95977355250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 807364632584500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tlbTagged.walker.pwrStateResidencyTicks::UNDEFINED 807364632584500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 807364632584500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 807364632584500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 807364632584500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           4000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 807364632584500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tlbTagged.walker.pwrStateResidencyTicks::UNDEFINED 807364632584500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 807364632584500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 807364632584500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 807364632584500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tlbTagged.walker.pwrStateResidencyTicks::UNDEFINED 807364632584500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 807364632584500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 807364632584500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tlbTagged.walker.pwrStateResidencyTicks::UNDEFINED 807364632584500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED 807364632584500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 807364632584500                       # Cumulative time (in ticks) in various power states
system.cpu.l2cache.pwrStateResidencyTicks::UNDEFINED 807364632584500                       # Cumulative time (in ticks) in various power states
system.cpu.l2cache.tlbTagged.walker.pwrStateResidencyTicks::UNDEFINED 807364632584500                       # Cumulative time (in ticks) in various power states
system.cpu.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED 807364632584500                       # Cumulative time (in ticks) in various power states
system.cpu.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 807364632584500                       # Cumulative time (in ticks) in various power states
system.cpu.toL2Bus.pwrStateResidencyTicks::UNDEFINED 807364632584500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               807364655230250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                              133869824                       # Simulator instruction rate (inst/s)
host_mem_usage                               17083572                       # Number of bytes of host memory used
host_op_rate                                222665941                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.75                       # Real time elapsed on the host
host_tick_rate                               30292077                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100059741                       # Number of instructions simulated
sim_ops                                     166455740                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000023                       # Number of seconds simulated
sim_ticks                                    22645750                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.dcache.DataMeta::0                       0                       # Distribution of access
system.cpu.dcache.DataMeta::1                       0                       # Distribution of access
system.cpu.dcache.DataMeta::2                       0                       # Distribution of access
system.cpu.dcache.DataMeta::3                       0                       # Distribution of access
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 66395.833333                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 66395.833333                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher     33463500                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total     33463500                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher          504                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total          504                       # number of HardPFReq MSHR misses
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data         5974                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         5974                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_hits::.switch_cpus.data         5974                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            5974                       # number of ReadReq hits
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data        17922                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        17922                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 15794.061303                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 15794.061303                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 12633.130081                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 12633.130081                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data        17661                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          17661                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data      4122250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      4122250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014563                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014563                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data          261                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          261                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           15                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           15                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data      3107750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      3107750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.013726                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.013726                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data          246                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          246                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.switch_cpus.data        23896                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        23896                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 15794.061303                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 15794.061303                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 12633.130081                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 12633.130081                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.switch_cpus.data        23635                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            23635                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.switch_cpus.data      4122250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      4122250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.010922                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.010922                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.switch_cpus.data          261                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            261                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data           15                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data      3107750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      3107750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.010295                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.010295                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data          246                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          246                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.switch_cpus.data        23896                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        23896                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 15794.061303                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 15794.061303                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 66395.833333                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 12633.130081                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48761.666667                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.switch_cpus.data        23635                       # number of overall hits
system.cpu.dcache.overall_hits::total           23635                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.switch_cpus.data      4122250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      4122250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.010922                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.010922                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.switch_cpus.data          261                       # number of overall misses
system.cpu.dcache.overall_misses::total           261                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data           15                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher     33463500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data      3107750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     36571250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.010295                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.031386                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher          504                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data          246                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          750                       # number of overall MSHR misses
system.cpu.dcache.prefetcher.num_hwpf_issued          504                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          504                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            18                       # number of prefetches that crossed the page
system.cpu.dcache.replacements                    750                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1022::0          229                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          457                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1025::0          109                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1025::1          227                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1025::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs           1047.267193                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses           191918                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   683.536922                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   340.463078                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.667517                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.332483                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          686                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1025          338                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.669922                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1025     0.330078                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.sampled_refs              1774                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses            191918                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1857852                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tlbTagged.rdAccesses              0                       # TLB accesses on read requests
system.cpu.dcache.tlbTagged.rdMisses                0                       # TLB misses on read requests
system.cpu.dcache.tlbTagged.wrAccesses              0                       # TLB accesses on write requests
system.cpu.dcache.tlbTagged.wrMisses                0                       # TLB misses on write requests
system.cpu.dcache.writebacks::.writebacks          750                       # number of writebacks
system.cpu.dcache.writebacks::total               750                       # number of writebacks
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.dtb_walker_cache.DataMeta::0             0                       # Distribution of access
system.cpu.dtb_walker_cache.DataMeta::1             0                       # Distribution of access
system.cpu.dtb_walker_cache.DataMeta::2             0                       # Distribution of access
system.cpu.dtb_walker_cache.DataMeta::3             0                       # Distribution of access
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.age_task_id_blocks_1025::2            2                       # Occupied blocks per task id
system.cpu.dtb_walker_cache.tags.age_task_id_blocks_1025::3            6                       # Occupied blocks per task id
system.cpu.dtb_walker_cache.tags.age_task_id_blocks_1025::4            8                       # Occupied blocks per task id
system.cpu.dtb_walker_cache.tags.avg_refs    75.125000                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.occ_blocks::.switch_cpus.dtb.walker           16                       # Average occupied blocks per requestor
system.cpu.dtb_walker_cache.tags.occ_percent::.switch_cpus.dtb.walker            1                       # Average percentage of cache occupancy
system.cpu.dtb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dtb_walker_cache.tags.occ_task_id_blocks::1025           16                       # Occupied blocks per task id
system.cpu.dtb_walker_cache.tags.occ_task_id_percent::1025            1                       # Percentage of cache occupancy per task id
system.cpu.dtb_walker_cache.tags.sampled_refs           16                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs         1202                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tlbTagged.rdAccesses            0                       # TLB accesses on read requests
system.cpu.dtb_walker_cache.tlbTagged.rdMisses            0                       # TLB misses on read requests
system.cpu.dtb_walker_cache.tlbTagged.wrAccesses            0                       # TLB accesses on write requests
system.cpu.dtb_walker_cache.tlbTagged.wrMisses            0                       # TLB misses on write requests
system.cpu.icache.DataMeta::0                       0                       # Distribution of access
system.cpu.icache.DataMeta::1                       0                       # Distribution of access
system.cpu.icache.DataMeta::2                       0                       # Distribution of access
system.cpu.icache.DataMeta::3                       0                       # Distribution of access
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst         5975                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         5975                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_hits::.switch_cpus.inst         5975                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            5975                       # number of ReadReq hits
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.switch_cpus.inst         5975                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         5975                       # number of demand (read+write) accesses
system.cpu.icache.demand_hits::.switch_cpus.inst         5975                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             5975                       # number of demand (read+write) hits
system.cpu.icache.overall_accesses::.switch_cpus.inst         5975                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         5975                       # number of overall (read+write) accesses
system.cpu.icache.overall_hits::.switch_cpus.inst         5975                       # number of overall hits
system.cpu.icache.overall_hits::total            5975                       # number of overall hits
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1025::2           13                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1025::3          150                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1025::4          349                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs          12492.750000                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses            23900                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.switch_cpus.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1025          512                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1025            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.sampled_refs               512                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses             23900                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             6396288                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tlbTagged.rdAccesses              0                       # TLB accesses on read requests
system.cpu.icache.tlbTagged.rdMisses                0                       # TLB misses on read requests
system.cpu.icache.tlbTagged.wrAccesses              0                       # TLB accesses on write requests
system.cpu.icache.tlbTagged.wrMisses                0                       # TLB misses on write requests
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.itb_walker_cache.DataMeta::0             0                       # Distribution of access
system.cpu.itb_walker_cache.DataMeta::1             0                       # Distribution of access
system.cpu.itb_walker_cache.DataMeta::2             0                       # Distribution of access
system.cpu.itb_walker_cache.DataMeta::3             0                       # Distribution of access
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.age_task_id_blocks_1025::4           16                       # Occupied blocks per task id
system.cpu.itb_walker_cache.tags.avg_refs     2.750000                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.occ_blocks::.switch_cpus.itb.walker           16                       # Average occupied blocks per requestor
system.cpu.itb_walker_cache.tags.occ_percent::.switch_cpus.itb.walker            1                       # Average percentage of cache occupancy
system.cpu.itb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.itb_walker_cache.tags.occ_task_id_blocks::1025           16                       # Occupied blocks per task id
system.cpu.itb_walker_cache.tags.occ_task_id_percent::1025            1                       # Percentage of cache occupancy per task id
system.cpu.itb_walker_cache.tags.sampled_refs           16                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs           44                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tlbTagged.rdAccesses            0                       # TLB accesses on read requests
system.cpu.itb_walker_cache.tlbTagged.rdMisses            0                       # TLB misses on read requests
system.cpu.itb_walker_cache.tlbTagged.wrAccesses            0                       # TLB accesses on write requests
system.cpu.itb_walker_cache.tlbTagged.wrMisses            0                       # TLB misses on write requests
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.l2cache.DataMeta::0                      0                       # Distribution of access
system.cpu.l2cache.DataMeta::1                      0                       # Distribution of access
system.cpu.l2cache.DataMeta::2                      0                       # Distribution of access
system.cpu.l2cache.DataMeta::3                      0                       # Distribution of access
system.cpu.l2cache.HardPFReq_avg_mshr_miss_latency::.cpu.l2cache.prefetcher 107666.400000                       # average HardPFReq mshr miss latency
system.cpu.l2cache.HardPFReq_avg_mshr_miss_latency::total 107666.400000                       # average HardPFReq mshr miss latency
system.cpu.l2cache.HardPFReq_mshr_miss_latency::.cpu.l2cache.prefetcher     51141540                       # number of HardPFReq MSHR miss cycles
system.cpu.l2cache.HardPFReq_mshr_miss_latency::total     51141540                       # number of HardPFReq MSHR miss cycles
system.cpu.l2cache.HardPFReq_mshr_miss_rate::.cpu.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.l2cache.HardPFReq_mshr_misses::.cpu.l2cache.prefetcher          475                       # number of HardPFReq MSHR misses
system.cpu.l2cache.HardPFReq_mshr_misses::total          475                       # number of HardPFReq MSHR misses
system.cpu.l2cache.ReadExReq_accesses::.switch_cpus.data          246                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total          246                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_avg_miss_latency::.switch_cpus.data 114041.666667                       # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::total 114041.666667                       # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 114041.666667                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 114041.666667                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_hits::.switch_cpus.data          228                       # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_hits::total          228                       # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_miss_latency::.switch_cpus.data      2052750                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::total      2052750                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_rate::.switch_cpus.data     0.073171                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::total     0.073171                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_misses::.switch_cpus.data           18                       # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::total           18                       # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus.data      2052750                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total      2052750                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.073171                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::total     0.073171                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_misses::.switch_cpus.data           18                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::total           18                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher          504                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::total          504                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 122358.490566                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 122358.490566                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 121764.822134                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 121764.822134                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          239                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::total          239                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher     32425000                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::total     32425000                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.525794                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::total     0.525794                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher          265                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::total          265                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           12                       # number of ReadSharedReq MSHR hits
system.cpu.l2cache.ReadSharedReq_mshr_hits::total           12                       # number of ReadSharedReq MSHR hits
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher     30806500                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total     30806500                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.501984                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total     0.501984                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher          253                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::total          253                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.WritebackDirty_accesses::.writebacks          750                       # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.WritebackDirty_accesses::total          750                       # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.WritebackDirty_hits::.writebacks          750                       # number of WritebackDirty hits
system.cpu.l2cache.WritebackDirty_hits::total          750                       # number of WritebackDirty hits
system.cpu.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.l2cache.demand_accesses::.cpu.dcache.prefetcher          504                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::.switch_cpus.data          246                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::total          750                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 122358.490566                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::.switch_cpus.data 114041.666667                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::total 121829.505300                       # average overall miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 121764.822134                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::.switch_cpus.data 114041.666667                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::total 121251.845018                       # average overall mshr miss latency
system.cpu.l2cache.demand_hits::.cpu.dcache.prefetcher          239                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::.switch_cpus.data          228                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::total             467                       # number of demand (read+write) hits
system.cpu.l2cache.demand_miss_latency::.cpu.dcache.prefetcher     32425000                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::.switch_cpus.data      2052750                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::total     34477750                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.525794                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::.switch_cpus.data     0.073171                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::total     0.377333                       # miss rate for demand accesses
system.cpu.l2cache.demand_misses::.cpu.dcache.prefetcher          265                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::.switch_cpus.data           18                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::total           283                       # number of demand (read+write) misses
system.cpu.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           12                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher     30806500                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::.switch_cpus.data      2052750                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::total     32859250                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.501984                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::.switch_cpus.data     0.073171                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::total     0.361333                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher          253                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::.switch_cpus.data           18                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::total          271                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_accesses::.cpu.dcache.prefetcher          504                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::.switch_cpus.data          246                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::total          750                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 122358.490566                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::.switch_cpus.data 114041.666667                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::total 121829.505300                       # average overall miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 121764.822134                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.cpu.l2cache.prefetcher 107666.400000                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.switch_cpus.data 114041.666667                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 112601.595174                       # average overall mshr miss latency
system.cpu.l2cache.overall_hits::.cpu.dcache.prefetcher          239                       # number of overall hits
system.cpu.l2cache.overall_hits::.switch_cpus.data          228                       # number of overall hits
system.cpu.l2cache.overall_hits::total            467                       # number of overall hits
system.cpu.l2cache.overall_miss_latency::.cpu.dcache.prefetcher     32425000                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::.switch_cpus.data      2052750                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::total     34477750                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.525794                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::.switch_cpus.data     0.073171                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::total     0.377333                       # miss rate for overall accesses
system.cpu.l2cache.overall_misses::.cpu.dcache.prefetcher          265                       # number of overall misses
system.cpu.l2cache.overall_misses::.switch_cpus.data           18                       # number of overall misses
system.cpu.l2cache.overall_misses::total          283                       # number of overall misses
system.cpu.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           12                       # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher     30806500                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.cpu.l2cache.prefetcher     51141540                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.switch_cpus.data      2052750                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::total     84000790                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.501984                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::.cpu.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::.switch_cpus.data     0.073171                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::total     0.994667                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher          253                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::.cpu.l2cache.prefetcher          475                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::.switch_cpus.data           18                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::total          746                       # number of overall MSHR misses
system.cpu.l2cache.prefetcher.num_hwpf_issued          511                       # number of hwpf issued
system.cpu.l2cache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.l2cache.prefetcher.pfIdentified          559                       # number of prefetch candidates identified
system.cpu.l2cache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.l2cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.l2cache.prefetcher.pfSpanPage            7                       # number of prefetches that crossed the page
system.cpu.l2cache.replacements                   746                       # number of replacements
system.cpu.l2cache.tags.age_task_id_blocks_1022::0          333                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1022::1         2997                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1022::2          688                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1025::0            5                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1025::1           57                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1025::2           16                       # Occupied blocks per task id
system.cpu.l2cache.tags.avg_refs             2.414498                       # Average number of references to valid blocks.
system.cpu.l2cache.tags.data_accesses           12746                       # Number of data accesses
system.cpu.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher  1378.833479                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.cpu.l2cache.prefetcher  2639.988684                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.switch_cpus.data    77.177837                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.336629                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.cpu.l2cache.prefetcher     0.644528                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.switch_cpus.data     0.018842                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_task_id_blocks::1022         4018                       # Occupied blocks per task id
system.cpu.l2cache.tags.occ_task_id_blocks::1025           78                       # Occupied blocks per task id
system.cpu.l2cache.tags.occ_task_id_percent::1022     0.980957                       # Percentage of cache occupancy per task id
system.cpu.l2cache.tags.occ_task_id_percent::1025     0.019043                       # Percentage of cache occupancy per task id
system.cpu.l2cache.tags.sampled_refs             4842                       # Sample count of references to valid blocks.
system.cpu.l2cache.tags.tag_accesses            12746                       # Number of tag accesses
system.cpu.l2cache.tags.tagsinuse                4096                       # Cycle average of tags in use
system.cpu.l2cache.tags.total_refs              11691                       # Total number of references to valid blocks.
system.cpu.l2cache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu.l2cache.tlbTagged.rdAccesses             0                       # TLB accesses on read requests
system.cpu.l2cache.tlbTagged.rdMisses               0                       # TLB misses on read requests
system.cpu.l2cache.tlbTagged.wrAccesses             0                       # TLB accesses on write requests
system.cpu.l2cache.tlbTagged.wrMisses               0                       # TLB misses on write requests
system.cpu.l2cache.writebacks::.writebacks          746                       # number of writebacks
system.cpu.l2cache.writebacks::total              746                       # number of writebacks
system.cpu.numCoalescedMMIO                         0                       # number of coalesced memory mapped IO requests
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numExitSignal                            0                       # exits due to signal delivery
system.cpu.numHalt                                  0                       # number of VM exits due to wait for interrupt instructions
system.cpu.numHypercalls                            0                       # number of hypercalls
system.cpu.numIO                                    0                       # number of VM exits due to legacy IO
system.cpu.numInterrupts                            0                       # number of interrupts delivered
system.cpu.numMMIO                                  0                       # number of VM exits due to memory mapped IO
system.cpu.numVMExits                               0                       # total number of KVM exits
system.cpu.numVMHalfEntries                         0                       # number of KVM entries to finalize pending operations
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side         2250                       # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count::total              2250                       # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side        96000                       # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size::total              96000                       # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.reqLayer0.occupancy         750000                       # Layer occupancy (ticks)
system.cpu.toL2Bus.reqLayer0.utilization          3.3                       # Layer utilization (%)
system.cpu.toL2Bus.respLayer1.occupancy        632220                       # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer1.utilization          2.8                       # Layer utilization (%)
system.cpu.toL2Bus.snoopTraffic                 47744                       # Total snoop traffic (bytes)
system.cpu.toL2Bus.snoop_fanout::samples         2207                       # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::mean               0                       # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::stdev              0                       # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::0               2207    100.00%    100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::1                  0      0.00%    100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::2                  0      0.00%    100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::3                  0      0.00%    100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::4                  0      0.00%    100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::total           2207                       # Request fanout histogram
system.cpu.toL2Bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu.toL2Bus.snoop_filter.hit_single_requests          750                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu.toL2Bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu.toL2Bus.snoop_filter.tot_requests         1500                       # Total number of requests made to the snoop filter.
system.cpu.toL2Bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu.toL2Bus.snoops                        1457                       # Total snoops (count)
system.cpu.toL2Bus.trans_dist::ReadResp           504                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::WritebackDirty         1496                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::HardPFReq          711                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExReq          246                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExResp          246                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadSharedReq          504                       # Transaction distribution
system.iocache.DataMeta::0                          0                       # Distribution of access
system.iocache.DataMeta::1                          0                       # Distribution of access
system.iocache.DataMeta::2                          0                       # Distribution of access
system.iocache.DataMeta::3                          0                       # Distribution of access
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tlbTagged.rdAccesses                 0                       # TLB accesses on read requests
system.iocache.tlbTagged.rdMisses                   0                       # TLB misses on read requests
system.iocache.tlbTagged.wrAccesses                 0                       # TLB accesses on write requests
system.iocache.tlbTagged.wrMisses                   0                       # TLB misses on write requests
system.l3.DataMeta::0                             221                       # Distribution of access
system.l3.DataMeta::1                               0                       # Distribution of access
system.l3.DataMeta::2                              50                       # Distribution of access
system.l3.DataMeta::3                               0                       # Distribution of access
system.l3.MetaReq_accesses::.cpu.dcache.prefetcher          253                       # number of MetaReq accesses(hits+misses)
system.l3.MetaReq_accesses::.switch_cpus.data           18                       # number of MetaReq accesses(hits+misses)
system.l3.MetaReq_accesses::total                 271                       # number of MetaReq accesses(hits+misses)
system.l3.MetaReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 114694.892473                       # average MetaReq mshr miss latency
system.l3.MetaReq_avg_mshr_miss_latency::total 114694.892473                       # average MetaReq mshr miss latency
system.l3.MetaReq_hits::.cpu.dcache.prefetcher           49                       # number of MetaReq hits
system.l3.MetaReq_hits::.switch_cpus.data            1                       # number of MetaReq hits
system.l3.MetaReq_hits::total                      50                       # number of MetaReq hits
system.l3.MetaReq_miss_rate::.cpu.dcache.prefetcher     0.806324                       # miss rate for MetaReq accesses
system.l3.MetaReq_miss_rate::.switch_cpus.data     0.944444                       # miss rate for MetaReq accesses
system.l3.MetaReq_miss_rate::total           0.815498                       # miss rate for MetaReq accesses
system.l3.MetaReq_misses::.cpu.dcache.prefetcher          204                       # number of MetaReq misses
system.l3.MetaReq_misses::.switch_cpus.data           17                       # number of MetaReq misses
system.l3.MetaReq_misses::total                   221                       # number of MetaReq misses
system.l3.MetaReq_mshr_hits::.cpu.dcache.prefetcher           18                       # number of MetaReq MSHR hits
system.l3.MetaReq_mshr_hits::.switch_cpus.data           17                       # number of MetaReq MSHR hits
system.l3.MetaReq_mshr_hits::total                 35                       # number of MetaReq MSHR hits
system.l3.MetaReq_mshr_miss_latency::.cpu.dcache.prefetcher     21333250                       # number of MetaReq MSHR miss cycles
system.l3.MetaReq_mshr_miss_latency::total     21333250                       # number of MetaReq MSHR miss cycles
system.l3.MetaReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.735178                       # mshr miss rate for MetaReq accesses
system.l3.MetaReq_mshr_miss_rate::total      0.686347                       # mshr miss rate for MetaReq accesses
system.l3.MetaReq_mshr_misses::.cpu.dcache.prefetcher          186                       # number of MetaReq MSHR misses
system.l3.MetaReq_mshr_misses::total              186                       # number of MetaReq MSHR misses
system.l3.ReadExReq_accesses::.switch_cpus.data           18                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total                18                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_avg_miss_latency::.switch_cpus.data 111319.444444                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 111319.444444                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 111319.444444                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 111319.444444                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_miss_latency::.switch_cpus.data      2003750                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total       2003750                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_misses::.switch_cpus.data           18                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total                  18                       # number of ReadExReq misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus.data      2003750                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total      2003750                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_misses::.switch_cpus.data           18                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total             18                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_accesses::.cpu.dcache.prefetcher          253                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.cpu.l2cache.prefetcher          475                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total           728                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 117074.110672                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.cpu.l2cache.prefetcher 107056.315789                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 110537.774725                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 117074.110672                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.cpu.l2cache.prefetcher 107056.315789                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 110537.774725                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher     29619750                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.cpu.l2cache.prefetcher     50851750                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total     80471500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.cpu.l2cache.prefetcher            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_misses::.cpu.dcache.prefetcher          253                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.cpu.l2cache.prefetcher          475                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total             728                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher     29619750                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.cpu.l2cache.prefetcher     50851750                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total     80471500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.cpu.l2cache.prefetcher            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher          253                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.cpu.l2cache.prefetcher          475                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total          728                       # number of ReadSharedReq MSHR misses
system.l3.WritebackDirty_accesses::.writebacks          746                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total          746                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_hits::.writebacks          746                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total              746                       # number of WritebackDirty hits
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.demand_accesses::.cpu.dcache.prefetcher          253                       # number of demand (read+write) accesses
system.l3.demand_accesses::.cpu.l2cache.prefetcher          475                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus.data           18                       # number of demand (read+write) accesses
system.l3.demand_accesses::total                  746                       # number of demand (read+write) accesses
system.l3.demand_avg_miss_latency::.cpu.dcache.prefetcher 117074.110672                       # average overall miss latency
system.l3.demand_avg_miss_latency::.cpu.l2cache.prefetcher 107056.315789                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus.data 111319.444444                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 110556.635389                       # average overall miss latency
system.l3.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 117074.110672                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.cpu.l2cache.prefetcher 107056.315789                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus.data 111319.444444                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 110556.635389                       # average overall mshr miss latency
system.l3.demand_miss_latency::.cpu.dcache.prefetcher     29619750                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.cpu.l2cache.prefetcher     50851750                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus.data      2003750                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total         82475250                       # number of demand (read+write) miss cycles
system.l3.demand_miss_rate::.cpu.dcache.prefetcher            1                       # miss rate for demand accesses
system.l3.demand_miss_rate::.cpu.l2cache.prefetcher            1                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus.data            1                       # miss rate for demand accesses
system.l3.demand_miss_rate::total                   1                       # miss rate for demand accesses
system.l3.demand_misses::.cpu.dcache.prefetcher          253                       # number of demand (read+write) misses
system.l3.demand_misses::.cpu.l2cache.prefetcher          475                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus.data           18                       # number of demand (read+write) misses
system.l3.demand_misses::total                    746                       # number of demand (read+write) misses
system.l3.demand_mshr_miss_latency::.cpu.dcache.prefetcher     29619750                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.cpu.l2cache.prefetcher     50851750                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus.data      2003750                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total     82475250                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_rate::.cpu.dcache.prefetcher            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.cpu.l2cache.prefetcher            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total              1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_misses::.cpu.dcache.prefetcher          253                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.cpu.l2cache.prefetcher          475                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus.data           18                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total               746                       # number of demand (read+write) MSHR misses
system.l3.overall_accesses::.cpu.dcache.prefetcher          253                       # number of overall (read+write) accesses
system.l3.overall_accesses::.cpu.l2cache.prefetcher          475                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus.data           18                       # number of overall (read+write) accesses
system.l3.overall_accesses::total                 746                       # number of overall (read+write) accesses
system.l3.overall_avg_miss_latency::.cpu.dcache.prefetcher 117074.110672                       # average overall miss latency
system.l3.overall_avg_miss_latency::.cpu.l2cache.prefetcher 107056.315789                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus.data 111319.444444                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 110556.635389                       # average overall miss latency
system.l3.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 117074.110672                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.cpu.l2cache.prefetcher 107056.315789                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus.data 111319.444444                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 110556.635389                       # average overall mshr miss latency
system.l3.overall_miss_latency::.cpu.dcache.prefetcher     29619750                       # number of overall miss cycles
system.l3.overall_miss_latency::.cpu.l2cache.prefetcher     50851750                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus.data      2003750                       # number of overall miss cycles
system.l3.overall_miss_latency::total        82475250                       # number of overall miss cycles
system.l3.overall_miss_rate::.cpu.dcache.prefetcher            1                       # miss rate for overall accesses
system.l3.overall_miss_rate::.cpu.l2cache.prefetcher            1                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus.data            1                       # miss rate for overall accesses
system.l3.overall_miss_rate::total                  1                       # miss rate for overall accesses
system.l3.overall_misses::.cpu.dcache.prefetcher          253                       # number of overall misses
system.l3.overall_misses::.cpu.l2cache.prefetcher          475                       # number of overall misses
system.l3.overall_misses::.switch_cpus.data           18                       # number of overall misses
system.l3.overall_misses::total                   746                       # number of overall misses
system.l3.overall_mshr_miss_latency::.cpu.dcache.prefetcher     29619750                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.cpu.l2cache.prefetcher     50851750                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus.data      2003750                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total     82475250                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_rate::.cpu.dcache.prefetcher            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.cpu.l2cache.prefetcher            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total             1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_misses::.cpu.dcache.prefetcher          253                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.cpu.l2cache.prefetcher          475                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus.data           18                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total              746                       # number of overall MSHR misses
system.l3.replacements                            932                       # number of replacements
system.l3.tags.age_task_id_blocks_1022::0          333                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1022::1         2997                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1022::2        23167                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           84                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1          759                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2         4828                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1025::0            5                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1025::1           57                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1025::2          538                       # Occupied blocks per task id
system.l3.tags.avg_refs                      1.755816                       # Average number of references to valid blocks.
system.l3.tags.data_accesses                    29140                       # Number of data accesses
system.l3.tags.occ_blocks::.cpu.dcache.prefetcher 14778.418954                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.l2cache.prefetcher 17378.987138                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data   610.593908                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.cpu.dcache.prefetcher     0.451002                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.l2cache.prefetcher     0.530365                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.018634                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1022         26497                       # Occupied blocks per task id
system.l3.tags.occ_task_id_blocks::1024          5671                       # Occupied blocks per task id
system.l3.tags.occ_task_id_blocks::1025           600                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1022     0.808624                       # Percentage of cache occupancy per task id
system.l3.tags.occ_task_id_percent::1024     0.173065                       # Percentage of cache occupancy per task id
system.l3.tags.occ_task_id_percent::1025     0.018311                       # Percentage of cache occupancy per task id
system.l3.tags.sampled_refs                     33700                       # Sample count of references to valid blocks.
system.l3.tags.tag_accesses                     29140                       # Number of tag accesses
system.l3.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l3.tags.total_refs                       59171                       # Total number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tlbTagged.rdAccesses                      0                       # TLB accesses on read requests
system.l3.tlbTagged.rdMisses                        0                       # TLB misses on read requests
system.l3.tlbTagged.wrAccesses                      0                       # TLB accesses on write requests
system.l3.tlbTagged.wrMisses                        0                       # TLB misses on write requests
system.l3.writebacks::.writebacks                 777                       # number of writebacks
system.l3.writebacks::total                       777                       # number of writebacks
system.mem_ctrls0.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgGap                          nan                       # Average gap between requests
system.mem_ctrls0.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgRdQLen                      5.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.avgWrQLen                     53.00                       # Average write queue length when enqueuing
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numStayReadState                  6                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.peakBW                     19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::16               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::17               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::18               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::19               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::20               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::21               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::22               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::23               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::24               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::25               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::26               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::27               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::28               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::29               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::30               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::31               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::16               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::17               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::18               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::19               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::20               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::21               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::22               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::23               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::24               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::25               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::26               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::27               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::28               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::29               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::30               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::31               0                       # Per bank write bursts
system.mem_ctrls0.priorityMaxLatency     0.000000000000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.priorityMinLatency     0.000000000000                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls0.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls0.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls0.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls0.totGap                            0                       # Total gap between requests
system.mem_ctrls0.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::64                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::65                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::66                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::67                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::68                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::69                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::70                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::71                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::72                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::73                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::74                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::75                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::76                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::77                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::78                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::79                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::80                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::81                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::82                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::83                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::84                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::85                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::86                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::87                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::88                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::89                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::90                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::91                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::92                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::93                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::94                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::95                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::96                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::97                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::98                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::99                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::100                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::101                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::102                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::103                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::104                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::105                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::106                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::107                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::108                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::109                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::110                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::111                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::112                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::113                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::114                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::115                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::116                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::117                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::118                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::119                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::120                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::121                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::122                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::123                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::124                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::125                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::126                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::127                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0_0.actBackEnergy        477336.988800                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.actPowerDownEnergy              0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_0.averagePower           422.451620                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE     21595750                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF      1050000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_0.preBackEnergy        7061830.137600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.prePowerDownEnergy              0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy        2027566.648800                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.selfRefreshEnergy               0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_0.totalEnergy          9566733.775200                       # Total energy per rank (pJ)
system.mem_ctrls0_0.totalIdleTime                   0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy        477336.988800                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.actPowerDownEnergy              0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_1.averagePower           422.451620                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE     21595750                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF      1050000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_1.preBackEnergy        7061830.137600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.prePowerDownEnergy              0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy        2027566.648800                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.selfRefreshEnergy               0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_1.totalEnergy          9566733.775200                       # Total energy per rank (pJ)
system.mem_ctrls0_1.totalIdleTime                   0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.avgBusLat                   3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgGap                     13226.01                       # Average gap between requests
system.mem_ctrls1.avgMemAccLat               70522.31                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgPriority_.writebacks::samples       777.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.cpu.dcache.prefetcher::samples       439.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.cpu.l2cache.prefetcher::samples       475.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples        18.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgQLat                    53030.31                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgRdBW                     2633.96                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                  2633.96                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgRdQLen                      8.14                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrBW                     2207.21                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                  2195.91                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.avgWrQLen                     57.47                       # Average write queue length when enqueuing
system.mem_ctrls1.busUtil                       25.21                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                   13.71                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                  11.49                       # Data bus utilization in percentage for writes
system.mem_ctrls1.bw_read::.cpu.dcache.prefetcher   1240674299                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.cpu.l2cache.prefetcher   1342415243                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.data     50870472                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total           2633960015                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks    2195908725                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.cpu.dcache.prefetcher   1240674299                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.cpu.l2cache.prefetcher   1342415243                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data     50870472                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total          4829868739                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks    2195908725                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total          2195908725                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bytesPerActivate::samples          329                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   335.367781                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   226.047135                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   298.183753                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127           80     24.32%     24.32% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255          101     30.70%     55.02% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383           27      8.21%     63.22% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511           48     14.59%     77.81% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639           21      6.38%     84.19% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767           10      3.04%     87.23% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895            5      1.52%     88.75% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023            2      0.61%     89.36% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151           35     10.64%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total          329                       # Bytes accessed per row activation
system.mem_ctrls1.bytesReadDRAM                 59648                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadSys                  59648                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                  49984                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesWrittenSys               49728                       # Total written bytes from the system interface side
system.mem_ctrls1.bytes_read::.cpu.dcache.prefetcher        28096                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.cpu.l2cache.prefetcher        30400                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.data         1152                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total             59648                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks        49728                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total          49728                       # Number of bytes written to this memory
system.mem_ctrls1.masterReadAccesses::.cpu.dcache.prefetcher          439                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.cpu.l2cache.prefetcher          475                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data           18                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAvgLat::.cpu.dcache.prefetcher     74010.24                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.cpu.l2cache.prefetcher     67331.10                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     69668.11                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadBytes::.cpu.dcache.prefetcher        28096                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.cpu.l2cache.prefetcher        30400                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.data         1152                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadRate::.cpu.dcache.prefetcher 1240674298.709470987320                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.cpu.l2cache.prefetcher 1342415243.478356838226                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.data 50870472.384442999959                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadTotalLat::.cpu.dcache.prefetcher     32490494                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.cpu.l2cache.prefetcher     31982272                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data      1254026                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteAccesses::.writebacks          777                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterWriteAvgLat::.writebacks   1659245.67                       # Per-master write average memory access latency
system.mem_ctrls1.masterWriteBytes::.writebacks        49984                       # Per-master bytes write to memory
system.mem_ctrls1.masterWriteRate::.writebacks 2207213274.013887882233                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteTotalLat::.writebacks   1289233888                       # Per-master write total memory access latency
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numReadWriteTurnArounds           39                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numStayReadState               1836                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState               742                       # Number of times bus staying in WRITE state
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.numWriteReadTurnArounds           39                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.num_reads::.cpu.dcache.prefetcher          439                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.cpu.l2cache.prefetcher          475                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.data           18                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total                932                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks          777                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total               777                       # Number of write requests responded to by this memory
system.mem_ctrls1.pageHitRate                   81.04                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.peakBW                     19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6              192                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7              248                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8               58                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11              64                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12             128                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13              56                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::16               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::17             110                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::18              30                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::19              46                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::20               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::21               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::22               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::23               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::24               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::25               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::26               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::27               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::28               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::29               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::30               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::31               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1               71                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                1                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5               42                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6              198                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7              210                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8               45                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::16               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::17               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::18               1                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::19               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::20               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::21               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::22               1                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::23               2                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::24               1                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::25               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::26               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::27              58                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::28             115                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::29              36                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::30               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::31               0                       # Per bank write bursts
system.mem_ctrls1.priorityMaxLatency     0.000008219318                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.priorityMinLatency     0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.rdPerTurnAround::samples           39                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     23.948718                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    23.594261                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev     4.236115                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::15               1      2.56%      2.56% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::17               1      2.56%      5.13% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::18               1      2.56%      7.69% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::21               9     23.08%     30.77% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::22               6     15.38%     46.15% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::23               2      5.13%     51.28% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24               7     17.95%     69.23% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::25               1      2.56%     71.79% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::26               3      7.69%     79.49% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::27               1      2.56%     82.05% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::29               1      2.56%     84.62% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::30               2      5.13%     89.74% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32               2      5.13%     94.87% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::33               2      5.13%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total           39                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdQLenPdf::0                    120                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                    123                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                    123                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                    127                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                     90                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                     88                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                     63                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                     61                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                     44                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                     32                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                    29                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                    26                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     3                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     3                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.readBursts                      932                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                  932                       # Read request sizes (log2)
system.mem_ctrls1.readReqs                        932                       # Number of read requests accepted
system.mem_ctrls1.readRowHitRate                75.00                       # Row buffer hit rate for reads
system.mem_ctrls1.readRowHits                     699                       # Number of row buffer hits during reads
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.totBusLat                   3105424                       # Total ticks spent in databus transfers
system.mem_ctrls1.totGap                     22603250                       # Total gap between requests
system.mem_ctrls1.totMemAccLat               65726792                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totQLat                    49424248                       # Total ticks spent queuing
system.mem_ctrls1.wrPerTurnAround::samples           39                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     20.025641                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    19.762359                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     3.367704                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16               9     23.08%     23.08% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18               4     10.26%     33.33% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19               8     20.51%     53.85% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20               3      7.69%     61.54% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21               3      7.69%     69.23% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22               4     10.26%     79.49% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::23               2      5.13%     84.62% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::24               1      2.56%     87.18% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::25               1      2.56%     89.74% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::26               2      5.13%     94.87% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::27               1      2.56%     97.44% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::28               1      2.56%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total           39                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                    27                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                    30                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                    34                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                    41                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                    43                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                    47                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                    48                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                    44                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                    46                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                    52                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                    49                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                    56                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                    50                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                    45                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                    45                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                    38                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                    39                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::64                    39                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::65                     3                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::66                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::67                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::68                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::69                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::70                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::71                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::72                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::73                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::74                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::75                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::76                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::77                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::78                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::79                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::80                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::81                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::82                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::83                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::84                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::85                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::86                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::87                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::88                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::89                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::90                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::91                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::92                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::93                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::94                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::95                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::96                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::97                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::98                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::99                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::100                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::101                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::102                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::103                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::104                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::105                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::106                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::107                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::108                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::109                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::110                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::111                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::112                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::113                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::114                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::115                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::116                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::117                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::118                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::119                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::120                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::121                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::122                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::123                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::124                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::125                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::126                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::127                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.writeBursts                     777                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                 777                       # Write request sizes (log2)
system.mem_ctrls1.writeReqs                       777                       # Number of write requests accepted
system.mem_ctrls1.writeRowHitRate               88.29                       # Row buffer hit rate for writes
system.mem_ctrls1.writeRowHits                    686                       # Number of row buffer hits during writes
system.mem_ctrls1_0.actBackEnergy        10651073.865600                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.actEnergy            332147.088000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.actPowerDownEnergy              0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_0.averagePower           751.665741                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE        35332                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF      1050000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT     21560418                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_0.preBackEnergy        38336.659200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.preEnergy            589120.257600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.prePowerDownEnergy              0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_0.readEnergy           2046205.190400                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy        2027566.648800                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.selfRefreshEnergy               0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_0.totalEnergy          17022034.461600                       # Total energy per rank (pJ)
system.mem_ctrls1_0.totalIdleTime                   0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_0.writeEnergy          1337584.752000                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy        10649498.496000                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.actEnergy            179328.240000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.actPowerDownEnergy              0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_1.averagePower           628.259994                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE        38320                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF      1050000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT     21557430                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_1.preBackEnergy        39424.224000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.preEnergy            316583.316000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.prePowerDownEnergy              0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_1.readEnergy           510179.846400                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy        2027566.648800                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.selfRefreshEnergy               0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_1.totalEnergy          14227418.755200                       # Total energy per rank (pJ)
system.mem_ctrls1_1.totalIdleTime                   0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_1.writeEnergy          504837.984000                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls0.port           29                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls1.port         2767                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total         2796                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2796                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls1.port       109376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total       109376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  109376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.reqLayer3.occupancy               50750                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer4.occupancy             5239000                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization              23.1                       # Layer utilization (%)
system.membus.respLayer3.occupancy            4737800                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization             20.9                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               932                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     932    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 932                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          932                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1864                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp                914                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          777                       # Transaction distribution
system.membus.trans_dist::CleanEvict              155                       # Transaction distribution
system.membus.trans_dist::ReadExReq                18                       # Transaction distribution
system.membus.trans_dist::ReadExResp               18                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           914                       # Transaction distribution
system.pc.south_bridge.ide.disks0.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks0.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.disks1.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks1.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_txs            0                       # Number of DMA write transactions.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups         9959                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect            0                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted        13941                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits         1992                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups         9959                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         7967                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups           13941                       # Number of BP lookups
system.switch_cpus.branchPred.loop_predictor.loopPredictorCorrect         3983                       # Number of times the loop predictor is the provider and the prediction is correct
system.switch_cpus.branchPred.loop_predictor.loopPredictorWrong         9956                       # Number of times the loop predictor is the provider and the prediction is wrong
system.switch_cpus.branchPred.statistical_corrector.scPredictorCorrect         3983                       # Number of time the SC predictor is the provider and the prediction is correct
system.switch_cpus.branchPred.statistical_corrector.scPredictorWrong         9956                       # Number of time the SC predictor is the provider and the prediction is wrong
system.switch_cpus.branchPred.tage.bimodalAltMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.switch_cpus.branchPred.tage.bimodalAltMatchProviderWrong            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.switch_cpus.branchPred.tage.tageAltMatchProvider::0            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::1            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::2            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::3            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::4            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::5            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::6         1991                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::7            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::8            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::9            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::10            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::11            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::12            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::13            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::14            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::15            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::16            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::17            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::18            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::19            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::20            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::21            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::22            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::23            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::24            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::25            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::26            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::27            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::28            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::29            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::30            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::31            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::32            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::33            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::34            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::35            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::36            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.switch_cpus.branchPred.tage.tageAltMatchProviderWouldHaveHit            0                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.switch_cpus.branchPred.tage.tageAltMatchProviderWrong            0                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.switch_cpus.branchPred.tage.tageBimodalProviderCorrect        11948                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.switch_cpus.branchPred.tage.tageBimodalProviderWrong            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::0            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::1            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::2            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::3            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::4            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::5            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::6            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::7            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::8            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::9         1327                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::10          664                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::11            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::12            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::13            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::14            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::15            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::16            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::17            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::18            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::19            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::20            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::21            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::22            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::23            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::24            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::25            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::26            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::27            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::28            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::29            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::30            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::31            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::32            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::33            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::34            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::35            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::36            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProviderCorrect         1991                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.switch_cpus.branchPred.tage.tageLongestMatchProviderWouldHaveHit            0                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.switch_cpus.branchPred.tage.tageLongestMatchProviderWrong            0                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.switch_cpus.branchPred.usedRAS               0                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads             75674                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes            39826                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branches              13939                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events             0                       # number cycles where commit BW limit reached
system.switch_cpus.commit.committedInsts        59741                       # Number of instructions committed
system.switch_cpus.commit.committedOps         111518                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples        90582                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.231128                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.754878                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0        49499     54.65%     54.65% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1        16796     18.54%     73.19% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2         4608      5.09%     78.27% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3         2336      2.58%     80.85% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4         8403      9.28%     90.13% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5         8754      9.66%     99.79% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6          186      0.21%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            6                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total        90582                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus.commit.int_insts            111518                       # Number of committed integer instructions.
system.switch_cpus.commit.loads                 11948                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu        81647     73.21%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead        11948     10.71%     83.93% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite        17923     16.07%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total       111518                       # Class of committed instruction
system.switch_cpus.commit.refs                  29871                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts               59741                       # Number of Instructions Simulated
system.switch_cpus.committedOps                111518                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.516245                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.516245                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles         71996                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts         111512                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles             4647                       # Number of cycles decode is idle
system.switch_cpus.decode.UnblockCycles         13939                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses               11948                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses               17922                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.fetch.Branches               13941                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines              5975                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles                 72660                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.Insts                  59742                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branchRate          0.153905                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles        17922                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches         1992                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.659535                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples        90582                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.231139                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.726691                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0            72659     80.21%     80.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1             1991      2.20%     82.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2              624      0.69%     83.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3             1368      1.51%     84.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4                0      0.00%     84.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5             1992      2.20%     86.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6                0      0.00%     86.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7             1368      1.51%     88.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8            10580     11.68%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total        90582                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.iew.branchMispredicts            0                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches            13940                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.231083                       # Inst execution rate
system.switch_cpus.iew.exec_refs                29870                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores              17922                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles               0                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts         11948                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts        17922                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts       111513                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts         11948                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts            0                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts        111514                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents              0                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents          6068                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles              0                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles          6210                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads         5974                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents            0                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect            0                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers             79211                       # num instructions consuming a value
system.switch_cpus.iew.wb_count                111514                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.764944                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers             60592                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.231083                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                 111514                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads           145368                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes           79652                       # number of integer regfile writes
system.switch_cpus.ipc                       0.659524                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.659524                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu         81643     73.21%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead        11948     10.71%     83.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite        17922     16.07%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total         111513                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt                   0                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate                  0                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu               0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0                       # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses         111513                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads       313609                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses       111514                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes       111513                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded             111513                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued            111513                       # Number of instructions issued
system.switch_cpus.iq.issued_per_cycle::samples        90582                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.231072                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.593802                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0        48616     53.67%     53.67% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1        11090     12.24%     65.91% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2         6684      7.38%     73.29% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3        14097     15.56%     88.86% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4         6561      7.24%     96.10% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5         2684      2.96%     99.06% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6          850      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            6                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total        90582                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.231072                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                5975                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.memDep0.conflictingLoads            0                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores            0                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads        11948                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores        17922                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads           57749                       # number of misc regfile reads
system.switch_cpus.numCycles                    90582                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles            6210                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps        119479                       # Number of HB maps that are committed
system.switch_cpus.rename.IdleCycles             9293                       # Number of cycles rename is idle
system.switch_cpus.rename.RenameLookups        278795                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts         111518                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands       119484                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles              9293                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents          61904                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.UnblockCycles         65786                       # Number of cycles rename is unblocking
system.switch_cpus.rename.int_rename_lookups       145375                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts             78325                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads               202100                       # The number of ROB reads
system.switch_cpus.rob.rob_writes              223031                       # The number of ROB writes
system.tol3bus.pkt_count_system.cpu.l2cache.mem_side::system.l3.cpu_side         2238                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu.l2cache.mem_side::system.l3.cpu_side        95488                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.reqLayer0.occupancy             746000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              3.3                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy            717707                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             3.2                       # Layer utilization (%)
system.tol3bus.snoopTraffic                     49728                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples             1678                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                   1678    100.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::total               1678                       # Request fanout histogram
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests          746                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests         1492                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoops                             932                       # Total snoops (count)
system.tol3bus.trans_dist::ReadResp               728                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty         1523                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict             155                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq               18                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp              18                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq          728                       # Transaction distribution
system.bridge.pwrStateResidencyTicks::UNDEFINED     22645750                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.membus.pwrStateResidencyTicks::UNDEFINED     22645750                       # Cumulative time (in ticks) in various power states
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED     22645750                       # Cumulative time (in ticks) in various power states
system.apicbridge.pwrStateResidencyTicks::UNDEFINED     22645750                       # Cumulative time (in ticks) in various power states
system.tol3bus.pwrStateResidencyTicks::UNDEFINED     22645750                       # Cumulative time (in ticks) in various power states
system.switch_cpus.pwrStateResidencyTicks::OFF     22645750                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED     22645750                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED     22645750                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.pc.fake_com_4.pwrStateResidencyTicks::UNDEFINED     22645750                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.pwrStateResidencyTicks::UNDEFINED     22645750                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.pwrStateResidencyTicks::UNDEFINED     22645750                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.pwrStateResidencyTicks::UNDEFINED     22645750                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.pwrStateResidencyTicks::UNDEFINED     22645750                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.pwrStateResidencyTicks::UNDEFINED     22645750                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.pwrStateResidencyTicks::UNDEFINED     22645750                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.pwrStateResidencyTicks::UNDEFINED     22645750                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.pwrStateResidencyTicks::UNDEFINED     22645750                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.pwrStateResidencyTicks::UNDEFINED     22645750                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.pwrStateResidencyTicks::UNDEFINED     22645750                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.pwrStateResidencyTicks::UNDEFINED     22645750                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.pwrStateResidencyTicks::UNDEFINED     22645750                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.pwrStateResidencyTicks::UNDEFINED     22645750                       # Cumulative time (in ticks) in various power states
system.pc.com_1.pwrStateResidencyTicks::UNDEFINED     22645750                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.pwrStateResidencyTicks::UNDEFINED     22645750                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.pwrStateResidencyTicks::UNDEFINED     22645750                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.pwrStateResidencyTicks::UNDEFINED     22645750                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       250                       # Clock period in ticks
system.iocache.pwrStateResidencyTicks::UNDEFINED     22645750                       # Cumulative time (in ticks) in various power states
system.iocache.tlbTagged.walker.pwrStateResidencyTicks::UNDEFINED     22645750                       # Cumulative time (in ticks) in various power states
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED     22645750                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED     22645750                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED     22645750                       # Cumulative time (in ticks) in various power states
system.l3.pwrStateResidencyTicks::UNDEFINED     22645750                       # Cumulative time (in ticks) in various power states
system.l3.tlbTagged.walker.pwrStateResidencyTicks::UNDEFINED     22645750                       # Cumulative time (in ticks) in various power states
system.l3.tags.pwrStateResidencyTicks::UNDEFINED     22645750                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.iobus.pwrStateResidencyTicks::UNDEFINED     22645750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF       22645750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     22645750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tlbTagged.walker.pwrStateResidencyTicks::UNDEFINED     22645750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     22645750                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     22645750                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED     22645750                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           4000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED     22645750                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tlbTagged.walker.pwrStateResidencyTicks::UNDEFINED     22645750                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED     22645750                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     22645750                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED     22645750                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tlbTagged.walker.pwrStateResidencyTicks::UNDEFINED     22645750                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED     22645750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     22645750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tlbTagged.walker.pwrStateResidencyTicks::UNDEFINED     22645750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     22645750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     22645750                       # Cumulative time (in ticks) in various power states
system.cpu.l2cache.pwrStateResidencyTicks::UNDEFINED     22645750                       # Cumulative time (in ticks) in various power states
system.cpu.l2cache.tlbTagged.walker.pwrStateResidencyTicks::UNDEFINED     22645750                       # Cumulative time (in ticks) in various power states
system.cpu.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     22645750                       # Cumulative time (in ticks) in various power states
system.cpu.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     22645750                       # Cumulative time (in ticks) in various power states
system.cpu.toL2Bus.pwrStateResidencyTicks::UNDEFINED     22645750                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
