// Seed: 2688918627
module module_0 (
    input tri0 id_0,
    input wand id_1,
    output tri0 id_2,
    output wire id_3,
    input tri id_4,
    input tri0 id_5,
    input uwire id_6,
    output tri0 id_7,
    input tri id_8,
    input tri1 id_9,
    output wand id_10,
    input tri0 id_11
    , id_21,
    input wire id_12,
    input wand id_13,
    input wire id_14,
    input tri0 id_15,
    input tri0 id_16,
    input supply0 id_17,
    output wire id_18,
    input uwire id_19
);
  assign id_18 = id_16;
endmodule
module module_1 (
    input wor id_0,
    output tri0 id_1,
    input wand id_2,
    input tri0 id_3,
    output uwire id_4,
    input tri id_5,
    input tri0 id_6,
    output wand id_7,
    input supply0 id_8,
    output wor id_9,
    output tri1 id_10,
    output uwire id_11,
    output wor id_12,
    input tri0 id_13,
    input wor id_14,
    input uwire id_15,
    output uwire id_16,
    output wire id_17,
    input wire id_18,
    input uwire id_19,
    output tri1 id_20
);
  assign id_7 = id_8 && id_0 && 1;
  module_0(
      id_0,
      id_15,
      id_7,
      id_9,
      id_3,
      id_3,
      id_14,
      id_12,
      id_14,
      id_2,
      id_12,
      id_15,
      id_13,
      id_13,
      id_0,
      id_2,
      id_13,
      id_5,
      id_1,
      id_8
  );
endmodule
