// Seed: 2843992050
module module_0;
  wire id_1;
endmodule
module module_1 #(
    parameter id_12 = 32'd7
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    _id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22
);
  output wire id_22;
  input wire id_21;
  input wire id_20;
  inout wire id_19;
  input wire id_18;
  input wire id_17;
  input wire id_16;
  output wire id_15;
  inout wire id_14;
  inout wire id_13;
  inout wire _id_12;
  module_0 modCall_1 ();
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  and primCall (
      id_1,
      id_10,
      id_13,
      id_14,
      id_16,
      id_17,
      id_18,
      id_19,
      id_2,
      id_20,
      id_21,
      id_3,
      id_5,
      id_6,
      id_9
  );
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire [-1 : 1  ==  (  id_12  ^  -1  )  -  1] id_23;
endmodule
