
---------- Begin Simulation Statistics ----------
final_tick                                  117620000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  45964                       # Simulator instruction rate (inst/s)
host_mem_usage                                 814052                       # Number of bytes of host memory used
host_op_rate                                    53465                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.20                       # Real time elapsed on the host
host_tick_rate                              576231374                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                        9372                       # Number of instructions simulated
sim_ops                                         10912                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000118                       # Number of seconds simulated
sim_ticks                                   117620000                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             30.129870                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                     812                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 2695                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               532                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              2403                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  2                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups              88                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses               86                       # Number of indirect misses.
system.cpu.branchPred.lookups                    3314                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     222                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           47                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                        9372                       # Number of instructions committed
system.cpu.committedOps                         10912                       # Number of ops (including micro ops) committed
system.cpu.cpi                              12.550149                       # CPI: cycles per instruction
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           17                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           17                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data       159000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       159000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data       157000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total       157000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           16                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           16                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       159000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       159000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.058824                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.058824                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       157000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       157000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.058824                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.058824                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.ReadReq_accesses::.cpu.data         1854                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         1854                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 149548.387097                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 149548.387097                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 148603.448276                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 148603.448276                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.cpu.data         1730                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            1730                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     18544000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     18544000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.066882                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.066882                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.cpu.data          124                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           124                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            8                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     17238000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     17238000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.062567                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.062567                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          116                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          116                       # number of ReadReq MSHR misses
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           17                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           17                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           17                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           17                       # number of StoreCondReq hits
system.cpu.dcache.WriteReq_accesses::.cpu.data         1854                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         1854                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 162535.714286                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 162535.714286                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 162658.914729                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 162658.914729                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         1630                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           1630                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     36408000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     36408000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.120820                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.120820                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.cpu.data          224                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          224                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           95                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           95                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     20983000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     20983000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.069579                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.069579                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          129                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          129                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.cpu.data         3708                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         3708                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 157908.045977                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 157908.045977                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 156004.081633                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 156004.081633                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.cpu.data         3360                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             3360                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.cpu.data     54952000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     54952000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.cpu.data     0.093851                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.093851                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.cpu.data          348                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            348                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.cpu.data          103                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          103                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     38221000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     38221000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.066073                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.066073                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.cpu.data          245                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          245                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.cpu.data         3708                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         3708                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 157908.045977                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 157908.045977                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 156004.081633                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 156004.081633                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.cpu.data         3360                       # number of overall hits
system.cpu.dcache.overall_hits::total            3360                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.cpu.data     54952000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     54952000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.cpu.data     0.093851                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.093851                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.cpu.data          348                       # number of overall misses
system.cpu.dcache.overall_misses::total           348                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.cpu.data          103                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          103                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     38221000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     38221000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.066073                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.066073                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.cpu.data          245                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          245                       # number of overall MSHR misses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    117620000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.replacements                     37                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          150                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           47                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs             14.792683                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses             3988                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.data   137.960858                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.269455                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.269455                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          209                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.408203                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    117620000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.sampled_refs               246                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses              3988                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse           137.960858                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                3639                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            326000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks::.writebacks           14                       # number of writebacks
system.cpu.dcache.writebacks::total                14                       # number of writebacks
system.cpu.discardedOps                          1605                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    117620000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    117620000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions               8304                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions              2156                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions             1462                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                415                       # Number of SIMD instructions successfully decoded
system.cpu.icache.ReadReq_accesses::.cpu.inst         4070                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         4070                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 144394.822006                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 144394.822006                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 142398.058252                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 142398.058252                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.cpu.inst         3452                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            3452                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     89236000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     89236000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.151843                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.151843                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.cpu.inst          618                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           618                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     88002000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     88002000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.151843                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.151843                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          618                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          618                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.cpu.inst         4070                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         4070                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 144394.822006                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 144394.822006                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 142398.058252                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 142398.058252                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.cpu.inst         3452                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             3452                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.cpu.inst     89236000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     89236000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.cpu.inst     0.151843                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.151843                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.cpu.inst          618                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            618                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     88002000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     88002000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.151843                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.151843                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.cpu.inst          618                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          618                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.cpu.inst         4070                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         4070                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 144394.822006                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 144394.822006                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 142398.058252                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 142398.058252                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.cpu.inst         3452                       # number of overall hits
system.cpu.icache.overall_hits::total            3452                       # number of overall hits
system.cpu.icache.overall_miss_latency::.cpu.inst     89236000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     89236000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.cpu.inst     0.151843                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.151843                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.cpu.inst          618                       # number of overall misses
system.cpu.icache.overall_misses::total           618                       # number of overall misses
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     88002000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     88002000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.151843                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.151843                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.cpu.inst          618                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          618                       # number of overall MSHR misses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    117620000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.replacements                    368                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          182                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs              6.594814                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses             8757                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.cpu.inst   173.981194                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.679614                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.679614                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          249                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.972656                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    117620000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.sampled_refs               617                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses              8757                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse           173.981194                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                4069                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            168000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks::.writebacks          368                       # number of writebacks
system.cpu.icache.writebacks::total               368                       # number of writebacks
system.cpu.idleCycles                           97282                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.079680                       # IPC: instructions per cycle
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    117620000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    117620000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                           117620                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   5      0.05%      0.05% # Class of committed instruction
system.cpu.op_class_0::IntAlu                    6979     63.96%     64.00% # Class of committed instruction
system.cpu.op_class_0::IntMult                     40      0.37%     64.37% # Class of committed instruction
system.cpu.op_class_0::IntDiv                      10      0.09%     64.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                   100      0.92%     65.38% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     2      0.02%     65.40% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                   100      0.92%     66.31% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     66.31% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc               100      0.92%     67.23% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.23% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    4      0.04%     67.27% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.27% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                     19      0.17%     67.44% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                     18      0.16%     67.60% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                     20      0.18%     67.79% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.79% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                    15      0.14%     67.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     67.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                   1628     14.92%     82.84% # Class of committed instruction
system.cpu.op_class_0::MemWrite                  1872     17.16%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                    10912                       # Class of committed instruction
system.cpu.pwrStateResidencyTicks::ON       117620000                       # Cumulative time (in ticks) in various power states
system.cpu.tickCycles                           20338                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1603                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          529                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    2132                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        63040                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        16640                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    79680                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pwrStateResidencyTicks::UNDEFINED    117620000                       # Cumulative time (in ticks) in various power states
system.l2bus.reqLayer0.occupancy              2033000                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             1851000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               1.6                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy              741996                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.6                       # Layer utilization (%)
system.l2bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                864                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.021991                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.146738                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      845     97.80%     97.80% # Request fanout histogram
system.l2bus.snoop_fanout::1                       19      2.20%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  864                       # Request fanout histogram
system.l2bus.snoop_filter.hit_multi_requests           12                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          412                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           1269                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoops                                 0                       # Total snoops (count)
system.l2bus.trans_dist::ReadResp                 734                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            14                       # Transaction distribution
system.l2bus.trans_dist::WritebackClean           368                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict                23                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                129                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp               129                       # Transaction distribution
system.l2bus.trans_dist::ReadCleanReq             618                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            117                       # Transaction distribution
system.l2cache.ReadCleanReq_accesses::.cpu.inst          618                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache.ReadCleanReq_accesses::total          618                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache.ReadCleanReq_avg_miss_latency::.cpu.inst 156712.430427                       # average ReadCleanReq miss latency
system.l2cache.ReadCleanReq_avg_miss_latency::total 156712.430427                       # average ReadCleanReq miss latency
system.l2cache.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 76860.853432                       # average ReadCleanReq mshr miss latency
system.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 76860.853432                       # average ReadCleanReq mshr miss latency
system.l2cache.ReadCleanReq_hits::.cpu.inst           79                       # number of ReadCleanReq hits
system.l2cache.ReadCleanReq_hits::total            79                       # number of ReadCleanReq hits
system.l2cache.ReadCleanReq_miss_latency::.cpu.inst     84468000                       # number of ReadCleanReq miss cycles
system.l2cache.ReadCleanReq_miss_latency::total     84468000                       # number of ReadCleanReq miss cycles
system.l2cache.ReadCleanReq_miss_rate::.cpu.inst     0.872168                       # miss rate for ReadCleanReq accesses
system.l2cache.ReadCleanReq_miss_rate::total     0.872168                       # miss rate for ReadCleanReq accesses
system.l2cache.ReadCleanReq_misses::.cpu.inst          539                       # number of ReadCleanReq misses
system.l2cache.ReadCleanReq_misses::total          539                       # number of ReadCleanReq misses
system.l2cache.ReadCleanReq_mshr_miss_latency::.cpu.inst     41428000                       # number of ReadCleanReq MSHR miss cycles
system.l2cache.ReadCleanReq_mshr_miss_latency::total     41428000                       # number of ReadCleanReq MSHR miss cycles
system.l2cache.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.872168                       # mshr miss rate for ReadCleanReq accesses
system.l2cache.ReadCleanReq_mshr_miss_rate::total     0.872168                       # mshr miss rate for ReadCleanReq accesses
system.l2cache.ReadCleanReq_mshr_misses::.cpu.inst          539                       # number of ReadCleanReq MSHR misses
system.l2cache.ReadCleanReq_mshr_misses::total          539                       # number of ReadCleanReq MSHR misses
system.l2cache.ReadExReq_accesses::.cpu.data          129                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total          129                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 160742.187500                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 160742.187500                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 80742.187500                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 80742.187500                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data            1                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                1                       # number of ReadExReq hits
system.l2cache.ReadExReq_miss_latency::.cpu.data     20575000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     20575000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.992248                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.992248                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_misses::.cpu.data          128                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            128                       # number of ReadExReq misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     10335000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     10335000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.992248                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.992248                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_misses::.cpu.data          128                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          128                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_accesses::.cpu.data          117                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          117                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 161076.923077                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 161076.923077                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 81574.257426                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 81574.257426                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.data           13                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           13                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     16752000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     16752000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.888889                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.888889                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_misses::.cpu.data          104                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          104                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            3                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      8239000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total      8239000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.863248                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.863248                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          101                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          101                       # number of ReadSharedReq MSHR misses
system.l2cache.WritebackClean_accesses::.writebacks          361                       # number of WritebackClean accesses(hits+misses)
system.l2cache.WritebackClean_accesses::total          361                       # number of WritebackClean accesses(hits+misses)
system.l2cache.WritebackClean_hits::.writebacks          361                       # number of WritebackClean hits
system.l2cache.WritebackClean_hits::total          361                       # number of WritebackClean hits
system.l2cache.WritebackDirty_accesses::.writebacks           14                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           14                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_hits::.writebacks           14                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           14                       # number of WritebackDirty hits
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.demand_accesses::.cpu.inst          618                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          246                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             864                       # number of demand (read+write) accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 156712.430427                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 160892.241379                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 157970.168612                       # average overall miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 76860.853432                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 81109.170306                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 78127.604167                       # average overall mshr miss latency
system.l2cache.demand_hits::.cpu.inst              79                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              14                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  93                       # number of demand (read+write) hits
system.l2cache.demand_miss_latency::.cpu.inst     84468000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     37327000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    121795000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_rate::.cpu.inst     0.872168                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.943089                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.892361                       # miss rate for demand accesses
system.l2cache.demand_misses::.cpu.inst           539                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           232                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               771                       # number of demand (read+write) misses
system.l2cache.demand_mshr_hits::.cpu.data            3                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total              3                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_miss_latency::.cpu.inst     41428000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     18574000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     60002000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.872168                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.930894                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.888889                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_misses::.cpu.inst          539                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          229                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          768                       # number of demand (read+write) MSHR misses
system.l2cache.overall_accesses::.cpu.inst          618                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          246                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            864                       # number of overall (read+write) accesses
system.l2cache.overall_avg_miss_latency::.cpu.inst 156712.430427                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 160892.241379                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 157970.168612                       # average overall miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 76860.853432                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 81109.170306                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 78127.604167                       # average overall mshr miss latency
system.l2cache.overall_hits::.cpu.inst             79                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             14                       # number of overall hits
system.l2cache.overall_hits::total                 93                       # number of overall hits
system.l2cache.overall_miss_latency::.cpu.inst     84468000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     37327000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    121795000                       # number of overall miss cycles
system.l2cache.overall_miss_rate::.cpu.inst     0.872168                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.943089                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.892361                       # miss rate for overall accesses
system.l2cache.overall_misses::.cpu.inst          539                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          232                       # number of overall misses
system.l2cache.overall_misses::total              771                       # number of overall misses
system.l2cache.overall_mshr_hits::.cpu.data            3                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total             3                       # number of overall MSHR hits
system.l2cache.overall_mshr_miss_latency::.cpu.inst     41428000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     18574000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     60002000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.872168                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.930894                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.888889                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_misses::.cpu.inst          539                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          229                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          768                       # number of overall MSHR misses
system.l2cache.pwrStateResidencyTicks::UNDEFINED    117620000                       # Cumulative time (in ticks) in various power states
system.l2cache.replacements                         0                       # number of replacements
system.l2cache.tags.age_task_id_blocks_1024::0           59                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          570                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          138                       # Occupied blocks per task id
system.l2cache.tags.avg_refs                 1.633638                       # Average number of references to valid blocks.
system.l2cache.tags.data_accesses               10823                       # Number of data accesses
system.l2cache.tags.occ_blocks::.cpu.inst   260.926971                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data   145.809786                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.cpu.inst     0.063703                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.035598                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.099301                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024          767                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.187256                       # Percentage of cache occupancy per task id
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    117620000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.sampled_refs                  767                       # Sample count of references to valid blocks.
system.l2cache.tags.tag_accesses                10823                       # Number of tag accesses
system.l2cache.tags.tagsinuse              406.736757                       # Cycle average of tags in use
system.l2cache.tags.total_refs                   1253                       # Total number of references to valid blocks.
system.l2cache.tags.warmup_cycle                87000                       # Cycle when the warmup percentage was hit.
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgGap                      153108.07                       # Average gap between requests
system.mem_ctrl.avgMemAccLat                 26889.97                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgPriority_.cpu.inst::samples       539.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples       229.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgQLat                       8139.97                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgRdBW                        417.89                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                     417.89                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgRdQLen                        1.16                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.busUtil                          3.26                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      3.26                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.bw_inst_read::.cpu.inst     292739330                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         292739330                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.inst          292739330                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          124604659                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              417343989                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         292739330                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         124604659                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             417343989                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bytesPerActivate::samples          167                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     292.790419                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    191.714532                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    281.558567                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127            51     30.54%     30.54% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255           46     27.54%     58.08% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           25     14.97%     73.05% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           13      7.78%     80.84% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639            8      4.79%     85.63% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767            4      2.40%     88.02% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895            7      4.19%     92.22% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            3      1.80%     94.01% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           10      5.99%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           167                       # Bytes accessed per row activation
system.mem_ctrl.bytesReadDRAM                   49152                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadSys                    49152                       # Total read bytes from the system interface side
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.bytes_inst_read::.cpu.inst        34432                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          34432                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.inst           34432                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           14656                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               49088                       # Number of bytes read from this memory
system.mem_ctrl.masterReadAccesses::.cpu.inst          539                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data          229                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAvgLat::.cpu.inst     25684.60                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     29727.07                       # Per-master read average memory access latency
system.mem_ctrl.masterReadBytes::.cpu.inst        34496                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data        14656                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 293283455.194694757462                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 124604659.071586459875                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadTotalLat::.cpu.inst     13844000                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data      6807500                       # Per-master read total memory access latency
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numStayReadState                 1563                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.num_reads::.cpu.inst              538                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              229                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  767                       # Number of read requests responded to by this memory
system.mem_ctrl.pageHitRate                     77.99                       # Row buffer hit rate, read and write combined
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.perBankRdBursts::0                 83                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                 63                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                 76                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                 43                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                 73                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                 93                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                 15                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                 53                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                 16                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                 28                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10                24                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11                10                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12                68                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13                 7                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14                21                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15                95                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.priorityMaxLatency       0.000000579000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED    117620000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.rdQLenPdf::0                      651                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      113                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        4                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.readBursts                        768                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                    768                       # Read request sizes (log2)
system.mem_ctrl.readReqs                          768                       # Number of read requests accepted
system.mem_ctrl.readRowHitRate                  77.99                       # Row buffer hit rate for reads
system.mem_ctrl.readRowHits                       599                       # Number of row buffer hits during reads
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.totBusLat                     3840000                       # Total ticks spent in databus transfers
system.mem_ctrl.totGap                      117587000                       # Total gap between requests
system.mem_ctrl.totMemAccLat                 20651500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totQLat                       6251500                       # Total ticks spent queuing
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl_0.actBackEnergy              49201260                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.actEnergy                    735420                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy                0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.averagePower             568.300162                       # Core power per rank (mW)
system.mem_ctrl_0.memoryStateTime::IDLE       9224750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF        3900000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF             0                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT      104495250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl_0.preBackEnergy               3733440                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.preEnergy                    390885                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy                0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.readEnergy                  3562860                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          9219600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy                 0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy                66843465                       # Total energy per rank (pJ)
system.mem_ctrl_0.totalIdleTime                     0                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy              44424090                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.actEnergy                    471240                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy                0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.averagePower             544.420932                       # Core power per rank (mW)
system.mem_ctrl_1.memoryStateTime::IDLE      19755750                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF        3900000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF             0                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       93964250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl_1.preBackEnergy               7756320                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.preEnergy                    242880                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy                0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.readEnergy                  1920660                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          9219600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy                 0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy                64034790                       # Total energy per rank (pJ)
system.mem_ctrl_1.totalIdleTime                     0                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         1535                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1535                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        49088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   49088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED    117620000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy              768000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer0.occupancy            4077250                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              3.5                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               768                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     768    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 768                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           768                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp                639                       # Transaction distribution
system.membus.trans_dist::ReadExReq               128                       # Transaction distribution
system.membus.trans_dist::ReadExResp              128                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           640                       # Transaction distribution

---------- End Simulation Statistics   ----------
