Partition Merge report for vga_top
Tue Jul 25 10:24:08 2017
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Partition Merge Summary
  3. Partition Merge Netlist Types Used
  4. Connections to In-System Debugging Instance "auto_signaltap_0"
  5. Partition Merge Partition Warnings
  6. Partition Merge Partition Statistics
  7. Partition Merge Partition Pin Processing
  8. Partition Merge Resource Usage Summary
  9. Partition Merge RAM Summary
 10. Partition Merge Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Partition Merge Summary                                                       ;
+---------------------------------+---------------------------------------------+
; Partition Merge Status          ; Successful - Tue Jul 25 10:24:08 2017       ;
; Quartus II 64-Bit Version       ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                   ; vga_top                                     ;
; Top-level Entity Name           ; vga_top                                     ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; 2,250 / 32,070 ( 7 % )                      ;
; Total registers                 ; 3678                                        ;
; Total pins                      ; 115 / 457 ( 25 % )                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 598,016 / 4,065,280 ( 15 % )                ;
; Total DSP Blocks                ; 0 / 87 ( 0 % )                              ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI TX Channels          ; 0                                           ;
; Total PLLs                      ; 0 / 6 ( 0 % )                               ;
; Total DLLs                      ; 0 / 4 ( 0 % )                               ;
+---------------------------------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Netlist Types Used                                                                                            ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Netlist Type Requested ; Partition Contents             ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; Source File            ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; Post-Synthesis         ; sld_hub:auto_hub               ;
; sld_signaltap:auto_signaltap_0 ; Auto-generated ; Post-Synthesis    ; Post-Synthesis         ; sld_signaltap:auto_signaltap_0 ;
; vga_drive:vga_drive            ; User-created   ; Post-Fit          ; Post-Fit               ; vga_drive:vga_drive            ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; Source File            ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                      ;
+---------------------------------+---------------+-----------+----------------+-------------------+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                            ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection               ; Details                                                                                                                                                        ;
+---------------------------------+---------------+-----------+----------------+-------------------+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clk                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; clk                             ; N/A                                                                                                                                                            ;
; vga_control:vga_control|add2[0] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|add2[0] ; N/A                                                                                                                                                            ;
; vga_control:vga_control|add2[0] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|add2[0] ; N/A                                                                                                                                                            ;
; vga_control:vga_control|add2[1] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|add2[1] ; N/A                                                                                                                                                            ;
; vga_control:vga_control|add2[1] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|add2[1] ; N/A                                                                                                                                                            ;
; vga_control:vga_control|add2[2] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|add2[2] ; N/A                                                                                                                                                            ;
; vga_control:vga_control|add2[2] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|add2[2] ; N/A                                                                                                                                                            ;
; vga_control:vga_control|add2[3] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|add2[3] ; N/A                                                                                                                                                            ;
; vga_control:vga_control|add2[3] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|add2[3] ; N/A                                                                                                                                                            ;
; vga_control:vga_control|add2[4] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|add2[4] ; N/A                                                                                                                                                            ;
; vga_control:vga_control|add2[4] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|add2[4] ; N/A                                                                                                                                                            ;
; vga_control:vga_control|add2[5] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|add2[5] ; N/A                                                                                                                                                            ;
; vga_control:vga_control|add2[5] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|add2[5] ; N/A                                                                                                                                                            ;
; vga_control:vga_control|add2[6] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|add2[6] ; N/A                                                                                                                                                            ;
; vga_control:vga_control|add2[6] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|add2[6] ; N/A                                                                                                                                                            ;
; vga_control:vga_control|add2[7] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|add2[7] ; N/A                                                                                                                                                            ;
; vga_control:vga_control|add2[7] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|add2[7] ; N/A                                                                                                                                                            ;
; vga_control:vga_control|add2[8] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|add2[8] ; N/A                                                                                                                                                            ;
; vga_control:vga_control|add2[8] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|add2[8] ; N/A                                                                                                                                                            ;
; vga_control:vga_control|add2[9] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|add2[9] ; N/A                                                                                                                                                            ;
; vga_control:vga_control|add2[9] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|add2[9] ; N/A                                                                                                                                                            ;
; vga_control:vga_control|q2[0]   ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[0]   ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[100] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[100] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[101] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[101] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[102] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[102] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[103] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[103] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[104] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[104] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[105] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[105] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[106] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[106] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[107] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[107] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[108] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[108] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[109] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[109] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[10]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[10]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[110] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[110] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[111] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[111] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[112] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[112] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[113] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[113] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[114] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[114] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[115] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[115] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[116] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[116] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[117] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[117] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[118] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[118] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[119] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[119] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[11]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[11]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[120] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[120] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[121] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[121] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[122] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[122] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[123] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[123] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[124] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[124] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[125] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[125] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[126] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[126] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[127] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[127] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[128] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[128] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[129] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[129] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[12]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[12]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[130] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[130] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[131] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[131] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[132] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[132] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[133] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[133] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[134] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[134] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[135] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[135] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[136] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[136] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[137] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[137] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[138] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[138] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[139] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[139] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[13]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[13]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[140] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[140] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[141] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[141] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[142] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[142] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[143] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[143] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[144] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[144] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[145] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[145] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[146] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[146] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[147] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[147] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[148] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[148] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[149] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[149] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[14]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[14]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[150] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[150] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[151] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[151] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[152] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[152] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[153] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[153] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[154] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[154] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[155] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[155] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[156] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[156] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[157] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[157] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[158] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[158] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[159] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[159] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[15]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[15]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[160] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[160] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[161] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[161] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[162] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[162] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[163] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[163] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[164] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[164] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[165] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[165] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[166] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[166] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[167] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[167] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[168] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[168] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[169] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[169] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[16]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[16]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[170] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[170] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[171] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[171] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[172] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[172] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[173] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[173] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[174] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[174] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[175] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[175] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[176] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[176] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[177] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[177] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[178] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[178] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[179] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[179] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[17]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[17]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[180] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[180] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[181] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[181] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[182] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[182] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[183] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[183] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[184] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[184] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[185] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[185] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[186] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[186] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[187] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[187] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[188] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[188] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[189] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[189] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[18]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[18]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[190] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[190] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[191] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[191] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[192] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[192] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[193] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[193] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[194] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[194] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[195] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[195] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[196] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[196] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[197] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[197] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[198] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[198] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[199] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[199] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[19]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[19]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[1]   ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[1]   ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[200] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[200] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[201] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[201] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[202] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[202] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[203] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[203] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[204] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[204] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[205] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[205] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[206] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[206] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[207] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[207] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[208] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[208] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[209] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[209] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[20]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[20]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[210] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[210] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[211] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[211] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[212] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[212] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[213] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[213] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[214] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[214] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[215] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[215] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[216] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[216] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[217] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[217] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[218] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[218] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[219] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[219] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[21]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[21]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[220] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[220] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[221] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[221] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[222] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[222] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[223] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[223] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[224] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[224] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[225] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[225] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[226] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[226] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[227] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[227] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[228] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[228] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[229] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[229] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[22]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[22]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[230] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[230] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[231] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[231] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[232] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[232] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[233] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[233] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[234] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[234] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[235] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[235] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[236] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[236] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[237] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[237] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[238] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[238] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[239] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[239] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[23]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[23]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[240] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[240] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[241] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[241] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[242] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[242] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[243] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[243] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[244] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[244] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[245] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[245] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[246] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[246] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[247] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[247] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[248] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[248] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[249] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[249] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[24]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[24]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[250] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[250] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[251] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[251] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[252] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[252] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[253] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[253] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[254] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[254] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[255] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[255] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[25]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[25]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[26]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[26]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[27]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[27]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[28]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[28]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[29]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[29]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[2]   ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[2]   ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[30]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[30]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[31]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[31]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[32]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[32]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[33]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[33]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[34]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[34]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[35]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[35]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[36]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[36]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[37]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[37]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[38]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[38]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[39]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[39]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[3]   ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[3]   ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[40]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[40]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[41]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[41]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[42]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[42]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[43]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[43]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[44]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[44]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[45]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[45]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[46]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[46]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[47]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[47]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[48]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[48]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[49]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[49]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[4]   ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[4]   ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[50]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[50]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[51]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[51]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[52]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[52]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[53]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[53]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[54]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[54]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[55]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[55]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[56]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[56]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[57]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[57]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[58]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[58]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[59]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[59]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[5]   ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[5]   ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[60]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[60]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[61]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[61]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[62]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[62]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[63]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[63]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[64]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[64]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[65]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[65]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[66]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[66]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[67]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[67]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[68]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[68]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[69]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[69]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[6]   ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[6]   ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[70]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[70]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[71]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[71]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[72]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[72]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[73]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[73]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[74]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[74]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[75]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[75]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[76]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[76]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[77]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[77]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[78]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[78]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[79]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[79]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[7]   ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[7]   ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[80]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[80]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[81]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[81]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[82]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[82]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[83]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[83]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[84]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[84]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[85]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[85]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[86]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[86]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[87]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[87]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[88]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[88]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[89]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[89]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[8]   ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[8]   ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[90]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[90]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[91]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[91]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[92]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[92]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[93]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[93]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[94]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[94]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[95]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[95]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[96]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[96]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[97]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[97]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[98]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[98]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[99]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[99]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[9]   ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vga_control:vga_control|q2[9]   ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
+---------------------------------+---------------+-----------+----------------+-------------------+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Partition Merge Partition Warnings                                          ;
+------------------------------+---------------------+------------------------+
; Port                         ; Partition           ; Info                   ;
+------------------------------+---------------------+------------------------+
; vga_drive:vga_drive|RGB[13]  ; vga_drive:vga_drive ; Driven by constant GND ;
; vga_drive:vga_drive|VGA_G[5] ; vga_drive:vga_drive ; Driven by constant GND ;
; vga_drive:vga_drive|RGB[8]   ; vga_drive:vga_drive ; Driven by constant GND ;
; vga_drive:vga_drive|VGA_G[0] ; vga_drive:vga_drive ; Driven by constant GND ;
; vga_drive:vga_drive|RGB[5]   ; vga_drive:vga_drive ; Driven by constant GND ;
; vga_drive:vga_drive|VGA_B[5] ; vga_drive:vga_drive ; Driven by constant GND ;
; vga_drive:vga_drive|RGB[0]   ; vga_drive:vga_drive ; Driven by constant GND ;
; vga_drive:vga_drive|VGA_B[0] ; vga_drive:vga_drive ; Driven by constant GND ;
; vga_drive:vga_drive|RGB[21]  ; vga_drive:vga_drive ; Driven by constant GND ;
; vga_drive:vga_drive|VGA_R[5] ; vga_drive:vga_drive ; Driven by constant GND ;
; vga_drive:vga_drive|RGB[16]  ; vga_drive:vga_drive ; Driven by constant GND ;
; vga_drive:vga_drive|VGA_R[0] ; vga_drive:vga_drive ; Driven by constant GND ;
+------------------------------+---------------------+------------------------+
Note: The Incremental Compilation Advisor can be used to get more detailed recommendations.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Statistics                                                                                                                                                  ;
+---------------------------------------------+-----------------------+-----------------------+--------------------------------+-----------------------+--------------------------------+
; Statistic                                   ; Top                   ; sld_hub:auto_hub      ; sld_signaltap:auto_signaltap_0 ; vga_drive:vga_drive   ; hard_block:auto_generated_inst ;
+---------------------------------------------+-----------------------+-----------------------+--------------------------------+-----------------------+--------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 295 / 32070 ( < 1 % ) ; 62 / 32070 ( < 1 % )  ; 1750 / 32070 ( 5 % )           ; 42 / 32070 ( < 1 % )  ; 0 / 32070 ( 0 % )              ;
;                                             ;                       ;                       ;                                ;                       ;                                ;
; Combinational ALUT usage for logic          ; 593                   ; 92                    ; 553                            ; 69                    ; 0                              ;
;     -- 7 input functions                    ; 4                     ; 1                     ; 0                              ; 1                     ; 0                              ;
;     -- 6 input functions                    ; 371                   ; 10                    ; 98                             ; 3                     ; 0                              ;
;     -- 5 input functions                    ; 13                    ; 24                    ; 299                            ; 6                     ; 0                              ;
;     -- 4 input functions                    ; 33                    ; 16                    ; 23                             ; 8                     ; 0                              ;
;     -- <=3 input functions                  ; 172                   ; 41                    ; 133                            ; 51                    ; 0                              ;
; Memory ALUT usage                           ; 0                     ; 0                     ; 0                              ; 0                     ; 0                              ;
;     -- 64-address deep                      ; 0                     ; 0                     ; 0                              ; 0                     ; 0                              ;
;     -- 32-address deep                      ; 0                     ; 0                     ; 0                              ; 0                     ; 0                              ;
;                                             ;                       ;                       ;                                ;                       ;                                ;
; Dedicated logic registers                   ; 18 / 128280 ( < 1 % ) ; 90 / 128280 ( < 1 % ) ; 3545 / 128280 ( 3 % )          ; 25 / 128280 ( < 1 % ) ; 0 / 128280 ( 0 % )             ;
;                                             ;                       ;                       ;                                ;                       ;                                ;
;                                             ;                       ;                       ;                                ;                       ;                                ;
; I/O pins                                    ; 115                   ; 0                     ; 0                              ; 0                     ; 0                              ;
; I/O registers                               ; 0                     ; 0                     ; 0                              ; 0                     ; 0                              ;
; Total block memory bits                     ; 53248                 ; 0                     ; 544768                         ; 0                     ; 0                              ;
; Total block memory implementation bits      ; 215040                ; 0                     ; 552960                         ; 0                     ; 0                              ;
; JTAG                                        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                ;
; M10K block                                  ; 21 / 397 ( 5 % )      ; 0 / 397 ( 0 % )       ; 54 / 397 ( 13 % )              ; 0 / 397 ( 0 % )       ; 0 / 397 ( 0 % )                ;
;                                             ;                       ;                       ;                                ;                       ;                                ;
; Connections                                 ;                       ;                       ;                                ;                       ;                                ;
;     -- Input Connections                    ; 833                   ; 134                   ; 5105                           ; 50                    ; 1                              ;
;     -- Registered Input Connections         ; 10                    ; 109                   ; 4104                           ; 50                    ; 0                              ;
;     -- Output Connections                   ; 3146                  ; 501                   ; 1                              ; 808                   ; 1667                           ;
;     -- Registered Output Connections        ; 38                    ; 500                   ; 0                              ; 0                     ; 0                              ;
;                                             ;                       ;                       ;                                ;                       ;                                ;
; Internal Connections                        ;                       ;                       ;                                ;                       ;                                ;
;     -- Total Connections                    ; 12028                 ; 1139                  ; 20126                          ; 1110                  ; 1676                           ;
;     -- Registered Connections               ; 5040                  ; 961                   ; 16619                          ; 182                   ; 0                              ;
;                                             ;                       ;                       ;                                ;                       ;                                ;
; External Connections                        ;                       ;                       ;                                ;                       ;                                ;
;     -- Top                                  ; 50                    ; 1                     ; 3070                           ; 858                   ; 0                              ;
;     -- sld_hub:auto_hub                     ; 1                     ; 20                    ; 491                            ; 0                     ; 123                            ;
;     -- sld_signaltap:auto_signaltap_0       ; 3070                  ; 491                   ; 0                              ; 0                     ; 1545                           ;
;     -- vga_drive:vga_drive                  ; 858                   ; 0                     ; 0                              ; 0                     ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                     ; 123                   ; 1545                           ; 0                     ; 0                              ;
;                                             ;                       ;                       ;                                ;                       ;                                ;
; Partition Interface                         ;                       ;                       ;                                ;                       ;                                ;
;     -- Input Ports                          ; 69                    ; 21                    ; 591                            ; 26                    ; 4                              ;
;     -- Output Ports                         ; 60                    ; 39                    ; 544                            ; 49                    ; 9                              ;
;     -- Bidir Ports                          ; 0                     ; 0                     ; 0                              ; 0                     ; 0                              ;
;                                             ;                       ;                       ;                                ;                       ;                                ;
; Registered Ports                            ;                       ;                       ;                                ;                       ;                                ;
;     -- Registered Input Ports               ; 0                     ; 13                    ; 537                            ; 2                     ; 0                              ;
;     -- Registered Output Ports              ; 0                     ; 28                    ; 533                            ; 0                     ; 0                              ;
;                                             ;                       ;                       ;                                ;                       ;                                ;
; Port Connectivity                           ;                       ;                       ;                                ;                       ;                                ;
;     -- Input Ports driven by GND            ; 0                     ; 1                     ; 512                            ; 6                     ; 0                              ;
;     -- Output Ports driven by GND           ; 0                     ; 1                     ; 0                              ; 0                     ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                     ; 0                     ; 0                              ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                     ; 0                     ; 0                              ; 0                     ; 0                              ;
;     -- Input Ports with no Source           ; 0                     ; 1                     ; 35                             ; 0                     ; 0                              ;
;     -- Output Ports with no Source          ; 0                     ; 0                     ; 0                              ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                     ; 2                     ; 40                             ; 0                     ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                     ; 15                    ; 533                            ; 0                     ; 0                              ;
+---------------------------------------------+-----------------------+-----------------------+--------------------------------+-----------------------+--------------------------------+
Note: Resource usage numbers presented for Partitions containing post-synthesis logic are estimates.  For Partitions containing post-fit logic, resource usage numbers are accurate based on previous placement information.  Actual Fitter results may vary depending on current Fitter Preservation Level assignments.


+-------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Pin Processing                                                              ;
+----------------------------------------+---------------------+---------------+----------+-------------+
; Name                                   ; Partition           ; Type          ; Location ; Status      ;
+----------------------------------------+---------------------+---------------+----------+-------------+
; VGA_BLANK_N                            ; Top                 ; Output Port   ; n/a      ;             ;
;     -- VGA_BLANK_N                     ; Top                 ; Output Pad    ; Unplaced ; Synthesized ;
;     -- VGA_BLANK_N~output              ; Top                 ; Output Buffer ; Unplaced ; Synthesized ;
;     -- vga_drive:vga_drive|VGA_BLANK_N ; vga_drive:vga_drive ; Output Port   ; n/a      ;             ;
;                                        ;                     ;               ;          ;             ;
; VGA_B[0]                               ; Top                 ; Output Port   ; n/a      ;             ;
;     -- VGA_B[0]                        ; Top                 ; Output Pad    ; Unplaced ; Synthesized ;
;     -- VGA_B[0]~output                 ; Top                 ; Output Buffer ; Unplaced ; Synthesized ;
;     -- vga_drive:vga_drive|VGA_B[0]    ; vga_drive:vga_drive ; Output Port   ; n/a      ;             ;
;                                        ;                     ;               ;          ;             ;
; VGA_B[1]                               ; Top                 ; Output Port   ; n/a      ;             ;
;     -- VGA_B[1]                        ; Top                 ; Output Pad    ; Unplaced ; Synthesized ;
;     -- VGA_B[1]~output                 ; Top                 ; Output Buffer ; Unplaced ; Synthesized ;
;     -- vga_drive:vga_drive|VGA_B[1]    ; vga_drive:vga_drive ; Output Port   ; n/a      ;             ;
;                                        ;                     ;               ;          ;             ;
; VGA_B[2]                               ; Top                 ; Output Port   ; n/a      ;             ;
;     -- VGA_B[2]                        ; Top                 ; Output Pad    ; Unplaced ; Synthesized ;
;     -- VGA_B[2]~output                 ; Top                 ; Output Buffer ; Unplaced ; Synthesized ;
;     -- vga_drive:vga_drive|VGA_B[2]    ; vga_drive:vga_drive ; Output Port   ; n/a      ;             ;
;                                        ;                     ;               ;          ;             ;
; VGA_B[3]                               ; Top                 ; Output Port   ; n/a      ;             ;
;     -- VGA_B[3]                        ; Top                 ; Output Pad    ; Unplaced ; Synthesized ;
;     -- VGA_B[3]~output                 ; Top                 ; Output Buffer ; Unplaced ; Synthesized ;
;     -- vga_drive:vga_drive|VGA_B[3]    ; vga_drive:vga_drive ; Output Port   ; n/a      ;             ;
;                                        ;                     ;               ;          ;             ;
; VGA_B[4]                               ; Top                 ; Output Port   ; n/a      ;             ;
;     -- VGA_B[4]                        ; Top                 ; Output Pad    ; Unplaced ; Synthesized ;
;     -- VGA_B[4]~output                 ; Top                 ; Output Buffer ; Unplaced ; Synthesized ;
;     -- vga_drive:vga_drive|VGA_B[4]    ; vga_drive:vga_drive ; Output Port   ; n/a      ;             ;
;                                        ;                     ;               ;          ;             ;
; VGA_B[5]                               ; Top                 ; Output Port   ; n/a      ;             ;
;     -- VGA_B[5]                        ; Top                 ; Output Pad    ; Unplaced ; Synthesized ;
;     -- VGA_B[5]~output                 ; Top                 ; Output Buffer ; Unplaced ; Synthesized ;
;     -- vga_drive:vga_drive|VGA_B[5]    ; vga_drive:vga_drive ; Output Port   ; n/a      ;             ;
;                                        ;                     ;               ;          ;             ;
; VGA_B[6]                               ; Top                 ; Output Port   ; n/a      ;             ;
;     -- VGA_B[6]                        ; Top                 ; Output Pad    ; Unplaced ; Synthesized ;
;     -- VGA_B[6]~output                 ; Top                 ; Output Buffer ; Unplaced ; Synthesized ;
;     -- vga_drive:vga_drive|VGA_B[6]    ; vga_drive:vga_drive ; Output Port   ; n/a      ;             ;
;                                        ;                     ;               ;          ;             ;
; VGA_B[7]                               ; Top                 ; Output Port   ; n/a      ;             ;
;     -- VGA_B[7]                        ; Top                 ; Output Pad    ; Unplaced ; Synthesized ;
;     -- VGA_B[7]~output                 ; Top                 ; Output Buffer ; Unplaced ; Synthesized ;
;     -- vga_drive:vga_drive|VGA_B[7]    ; vga_drive:vga_drive ; Output Port   ; n/a      ;             ;
;                                        ;                     ;               ;          ;             ;
; VGA_CLK                                ; Top                 ; Output Port   ; n/a      ;             ;
;     -- VGA_CLK                         ; Top                 ; Output Pad    ; Unplaced ; Synthesized ;
;     -- VGA_CLK~output                  ; Top                 ; Output Buffer ; Unplaced ; Synthesized ;
;     -- vga_drive:vga_drive|VGA_CLK     ; vga_drive:vga_drive ; Output Port   ; n/a      ;             ;
;                                        ;                     ;               ;          ;             ;
; VGA_G[0]                               ; Top                 ; Output Port   ; n/a      ;             ;
;     -- VGA_G[0]                        ; Top                 ; Output Pad    ; Unplaced ; Synthesized ;
;     -- VGA_G[0]~output                 ; Top                 ; Output Buffer ; Unplaced ; Synthesized ;
;     -- vga_drive:vga_drive|VGA_G[0]    ; vga_drive:vga_drive ; Output Port   ; n/a      ;             ;
;                                        ;                     ;               ;          ;             ;
; VGA_G[1]                               ; Top                 ; Output Port   ; n/a      ;             ;
;     -- VGA_G[1]                        ; Top                 ; Output Pad    ; Unplaced ; Synthesized ;
;     -- VGA_G[1]~output                 ; Top                 ; Output Buffer ; Unplaced ; Synthesized ;
;     -- vga_drive:vga_drive|VGA_G[1]    ; vga_drive:vga_drive ; Output Port   ; n/a      ;             ;
;                                        ;                     ;               ;          ;             ;
; VGA_G[2]                               ; Top                 ; Output Port   ; n/a      ;             ;
;     -- VGA_G[2]                        ; Top                 ; Output Pad    ; Unplaced ; Synthesized ;
;     -- VGA_G[2]~output                 ; Top                 ; Output Buffer ; Unplaced ; Synthesized ;
;     -- vga_drive:vga_drive|VGA_G[2]    ; vga_drive:vga_drive ; Output Port   ; n/a      ;             ;
;                                        ;                     ;               ;          ;             ;
; VGA_G[3]                               ; Top                 ; Output Port   ; n/a      ;             ;
;     -- VGA_G[3]                        ; Top                 ; Output Pad    ; Unplaced ; Synthesized ;
;     -- VGA_G[3]~output                 ; Top                 ; Output Buffer ; Unplaced ; Synthesized ;
;     -- vga_drive:vga_drive|VGA_G[3]    ; vga_drive:vga_drive ; Output Port   ; n/a      ;             ;
;                                        ;                     ;               ;          ;             ;
; VGA_G[4]                               ; Top                 ; Output Port   ; n/a      ;             ;
;     -- VGA_G[4]                        ; Top                 ; Output Pad    ; Unplaced ; Synthesized ;
;     -- VGA_G[4]~output                 ; Top                 ; Output Buffer ; Unplaced ; Synthesized ;
;     -- vga_drive:vga_drive|VGA_G[4]    ; vga_drive:vga_drive ; Output Port   ; n/a      ;             ;
;                                        ;                     ;               ;          ;             ;
; VGA_G[5]                               ; Top                 ; Output Port   ; n/a      ;             ;
;     -- VGA_G[5]                        ; Top                 ; Output Pad    ; Unplaced ; Synthesized ;
;     -- VGA_G[5]~output                 ; Top                 ; Output Buffer ; Unplaced ; Synthesized ;
;     -- vga_drive:vga_drive|VGA_G[5]    ; vga_drive:vga_drive ; Output Port   ; n/a      ;             ;
;                                        ;                     ;               ;          ;             ;
; VGA_G[6]                               ; Top                 ; Output Port   ; n/a      ;             ;
;     -- VGA_G[6]                        ; Top                 ; Output Pad    ; Unplaced ; Synthesized ;
;     -- VGA_G[6]~output                 ; Top                 ; Output Buffer ; Unplaced ; Synthesized ;
;     -- vga_drive:vga_drive|VGA_G[6]    ; vga_drive:vga_drive ; Output Port   ; n/a      ;             ;
;                                        ;                     ;               ;          ;             ;
; VGA_G[7]                               ; Top                 ; Output Port   ; n/a      ;             ;
;     -- VGA_G[7]                        ; Top                 ; Output Pad    ; Unplaced ; Synthesized ;
;     -- VGA_G[7]~output                 ; Top                 ; Output Buffer ; Unplaced ; Synthesized ;
;     -- vga_drive:vga_drive|VGA_G[7]    ; vga_drive:vga_drive ; Output Port   ; n/a      ;             ;
;                                        ;                     ;               ;          ;             ;
; VGA_HS                                 ; Top                 ; Output Port   ; n/a      ;             ;
;     -- VGA_HS                          ; Top                 ; Output Pad    ; Unplaced ; Synthesized ;
;     -- VGA_HS~output                   ; Top                 ; Output Buffer ; Unplaced ; Synthesized ;
;     -- vga_drive:vga_drive|VGA_HS      ; vga_drive:vga_drive ; Output Port   ; n/a      ;             ;
;                                        ;                     ;               ;          ;             ;
; VGA_R[0]                               ; Top                 ; Output Port   ; n/a      ;             ;
;     -- VGA_R[0]                        ; Top                 ; Output Pad    ; Unplaced ; Synthesized ;
;     -- VGA_R[0]~output                 ; Top                 ; Output Buffer ; Unplaced ; Synthesized ;
;     -- vga_drive:vga_drive|VGA_R[0]    ; vga_drive:vga_drive ; Output Port   ; n/a      ;             ;
;                                        ;                     ;               ;          ;             ;
; VGA_R[1]                               ; Top                 ; Output Port   ; n/a      ;             ;
;     -- VGA_R[1]                        ; Top                 ; Output Pad    ; Unplaced ; Synthesized ;
;     -- VGA_R[1]~output                 ; Top                 ; Output Buffer ; Unplaced ; Synthesized ;
;     -- vga_drive:vga_drive|VGA_R[1]    ; vga_drive:vga_drive ; Output Port   ; n/a      ;             ;
;                                        ;                     ;               ;          ;             ;
; VGA_R[2]                               ; Top                 ; Output Port   ; n/a      ;             ;
;     -- VGA_R[2]                        ; Top                 ; Output Pad    ; Unplaced ; Synthesized ;
;     -- VGA_R[2]~output                 ; Top                 ; Output Buffer ; Unplaced ; Synthesized ;
;     -- vga_drive:vga_drive|VGA_R[2]    ; vga_drive:vga_drive ; Output Port   ; n/a      ;             ;
;                                        ;                     ;               ;          ;             ;
; VGA_R[3]                               ; Top                 ; Output Port   ; n/a      ;             ;
;     -- VGA_R[3]                        ; Top                 ; Output Pad    ; Unplaced ; Synthesized ;
;     -- VGA_R[3]~output                 ; Top                 ; Output Buffer ; Unplaced ; Synthesized ;
;     -- vga_drive:vga_drive|VGA_R[3]    ; vga_drive:vga_drive ; Output Port   ; n/a      ;             ;
;                                        ;                     ;               ;          ;             ;
; VGA_R[4]                               ; Top                 ; Output Port   ; n/a      ;             ;
;     -- VGA_R[4]                        ; Top                 ; Output Pad    ; Unplaced ; Synthesized ;
;     -- VGA_R[4]~output                 ; Top                 ; Output Buffer ; Unplaced ; Synthesized ;
;     -- vga_drive:vga_drive|VGA_R[4]    ; vga_drive:vga_drive ; Output Port   ; n/a      ;             ;
;                                        ;                     ;               ;          ;             ;
; VGA_R[5]                               ; Top                 ; Output Port   ; n/a      ;             ;
;     -- VGA_R[5]                        ; Top                 ; Output Pad    ; Unplaced ; Synthesized ;
;     -- VGA_R[5]~output                 ; Top                 ; Output Buffer ; Unplaced ; Synthesized ;
;     -- vga_drive:vga_drive|VGA_R[5]    ; vga_drive:vga_drive ; Output Port   ; n/a      ;             ;
;                                        ;                     ;               ;          ;             ;
; VGA_R[6]                               ; Top                 ; Output Port   ; n/a      ;             ;
;     -- VGA_R[6]                        ; Top                 ; Output Pad    ; Unplaced ; Synthesized ;
;     -- VGA_R[6]~output                 ; Top                 ; Output Buffer ; Unplaced ; Synthesized ;
;     -- vga_drive:vga_drive|VGA_R[6]    ; vga_drive:vga_drive ; Output Port   ; n/a      ;             ;
;                                        ;                     ;               ;          ;             ;
; VGA_R[7]                               ; Top                 ; Output Port   ; n/a      ;             ;
;     -- VGA_R[7]                        ; Top                 ; Output Pad    ; Unplaced ; Synthesized ;
;     -- VGA_R[7]~output                 ; Top                 ; Output Buffer ; Unplaced ; Synthesized ;
;     -- vga_drive:vga_drive|VGA_R[7]    ; vga_drive:vga_drive ; Output Port   ; n/a      ;             ;
;                                        ;                     ;               ;          ;             ;
; VGA_SYNC_N                             ; Top                 ; Output Port   ; n/a      ;             ;
;     -- VGA_SYNC_N                      ; Top                 ; Output Pad    ; Unplaced ; Synthesized ;
;     -- VGA_SYNC_N~output               ; Top                 ; Output Buffer ; Unplaced ; Synthesized ;
;     -- vga_drive:vga_drive|VGA_SYNC_N  ; vga_drive:vga_drive ; Output Port   ; n/a      ;             ;
;                                        ;                     ;               ;          ;             ;
; VGA_VS                                 ; Top                 ; Output Port   ; n/a      ;             ;
;     -- VGA_VS                          ; Top                 ; Output Pad    ; Unplaced ; Synthesized ;
;     -- VGA_VS~output                   ; Top                 ; Output Buffer ; Unplaced ; Synthesized ;
;     -- vga_drive:vga_drive|VGA_VS      ; vga_drive:vga_drive ; Output Port   ; n/a      ;             ;
;                                        ;                     ;               ;          ;             ;
; ad_level[0]                            ; Top                 ; Input Port    ; n/a      ;             ;
;     -- ad_level[0]                     ; Top                 ; Input Pad     ; Unplaced ; Synthesized ;
;     -- ad_level[0]~input               ; Top                 ; Input Buffer  ; Unplaced ; Synthesized ;
;                                        ;                     ;               ;          ;             ;
; ad_level[1]                            ; Top                 ; Input Port    ; n/a      ;             ;
;     -- ad_level[1]                     ; Top                 ; Input Pad     ; Unplaced ; Synthesized ;
;     -- ad_level[1]~input               ; Top                 ; Input Buffer  ; Unplaced ; Synthesized ;
;                                        ;                     ;               ;          ;             ;
; ad_level[2]                            ; Top                 ; Input Port    ; n/a      ;             ;
;     -- ad_level[2]                     ; Top                 ; Input Pad     ; Unplaced ; Synthesized ;
;     -- ad_level[2]~input               ; Top                 ; Input Buffer  ; Unplaced ; Synthesized ;
;                                        ;                     ;               ;          ;             ;
; ad_level[3]                            ; Top                 ; Input Port    ; n/a      ;             ;
;     -- ad_level[3]                     ; Top                 ; Input Pad     ; Unplaced ; Synthesized ;
;     -- ad_level[3]~input               ; Top                 ; Input Buffer  ; Unplaced ; Synthesized ;
;                                        ;                     ;               ;          ;             ;
; ad_level[4]                            ; Top                 ; Input Port    ; n/a      ;             ;
;     -- ad_level[4]                     ; Top                 ; Input Pad     ; Unplaced ; Synthesized ;
;     -- ad_level[4]~input               ; Top                 ; Input Buffer  ; Unplaced ; Synthesized ;
;                                        ;                     ;               ;          ;             ;
; ad_level[5]                            ; Top                 ; Input Port    ; n/a      ;             ;
;     -- ad_level[5]                     ; Top                 ; Input Pad     ; Unplaced ; Synthesized ;
;     -- ad_level[5]~input               ; Top                 ; Input Buffer  ; Unplaced ; Synthesized ;
;                                        ;                     ;               ;          ;             ;
; ad_level[6]                            ; Top                 ; Input Port    ; n/a      ;             ;
;     -- ad_level[6]                     ; Top                 ; Input Pad     ; Unplaced ; Synthesized ;
;     -- ad_level[6]~input               ; Top                 ; Input Buffer  ; Unplaced ; Synthesized ;
;                                        ;                     ;               ;          ;             ;
; ad_level[7]                            ; Top                 ; Input Port    ; n/a      ;             ;
;     -- ad_level[7]                     ; Top                 ; Input Pad     ; Unplaced ; Synthesized ;
;     -- ad_level[7]~input               ; Top                 ; Input Buffer  ; Unplaced ; Synthesized ;
;                                        ;                     ;               ;          ;             ;
; ad_level[8]                            ; Top                 ; Input Port    ; n/a      ;             ;
;     -- ad_level[8]                     ; Top                 ; Input Pad     ; Unplaced ; Synthesized ;
;     -- ad_level[8]~input               ; Top                 ; Input Buffer  ; Unplaced ; Synthesized ;
;                                        ;                     ;               ;          ;             ;
; ad_level[9]                            ; Top                 ; Input Port    ; n/a      ;             ;
;     -- ad_level[9]                     ; Top                 ; Input Pad     ; Unplaced ; Synthesized ;
;     -- ad_level[9]~input               ; Top                 ; Input Buffer  ; Unplaced ; Synthesized ;
;                                        ;                     ;               ;          ;             ;
; altera_reserved_tck                    ; Top                 ; Input Port    ; n/a      ;             ;
;     -- altera_reserved_tck             ; Top                 ; Input Pad     ; Unplaced ; Synthesized ;
;     -- altera_reserved_tck~input       ; Top                 ; Input Buffer  ; Unplaced ; Synthesized ;
;                                        ;                     ;               ;          ;             ;
; altera_reserved_tdi                    ; Top                 ; Input Port    ; n/a      ;             ;
;     -- altera_reserved_tdi             ; Top                 ; Input Pad     ; Unplaced ; Synthesized ;
;     -- altera_reserved_tdi~input       ; Top                 ; Input Buffer  ; Unplaced ; Synthesized ;
;                                        ;                     ;               ;          ;             ;
; altera_reserved_tdo                    ; Top                 ; Output Port   ; n/a      ;             ;
;     -- altera_reserved_tdo             ; Top                 ; Output Pad    ; Unplaced ; Synthesized ;
;     -- altera_reserved_tdo~output      ; Top                 ; Output Buffer ; Unplaced ; Synthesized ;
;                                        ;                     ;               ;          ;             ;
; altera_reserved_tms                    ; Top                 ; Input Port    ; n/a      ;             ;
;     -- altera_reserved_tms             ; Top                 ; Input Pad     ; Unplaced ; Synthesized ;
;     -- altera_reserved_tms~input       ; Top                 ; Input Buffer  ; Unplaced ; Synthesized ;
;                                        ;                     ;               ;          ;             ;
; clk                                    ; Top                 ; Input Port    ; n/a      ;             ;
;     -- clk                             ; Top                 ; Input Pad     ; Unplaced ; Synthesized ;
;     -- clk~input                       ; Top                 ; Input Buffer  ; Unplaced ; Synthesized ;
;                                        ;                     ;               ;          ;             ;
; freq[0]                                ; Top                 ; Input Port    ; n/a      ;             ;
;     -- freq[0]                         ; Top                 ; Input Pad     ; Unplaced ; Synthesized ;
;     -- freq[0]~input                   ; Top                 ; Input Buffer  ; Unplaced ; Synthesized ;
;                                        ;                     ;               ;          ;             ;
; freq[10]                               ; Top                 ; Input Port    ; n/a      ;             ;
;     -- freq[10]                        ; Top                 ; Input Pad     ; Unplaced ; Synthesized ;
;     -- freq[10]~input                  ; Top                 ; Input Buffer  ; Unplaced ; Synthesized ;
;                                        ;                     ;               ;          ;             ;
; freq[11]                               ; Top                 ; Input Port    ; n/a      ;             ;
;     -- freq[11]                        ; Top                 ; Input Pad     ; Unplaced ; Synthesized ;
;     -- freq[11]~input                  ; Top                 ; Input Buffer  ; Unplaced ; Synthesized ;
;                                        ;                     ;               ;          ;             ;
; freq[12]                               ; Top                 ; Input Port    ; n/a      ;             ;
;     -- freq[12]                        ; Top                 ; Input Pad     ; Unplaced ; Synthesized ;
;     -- freq[12]~input                  ; Top                 ; Input Buffer  ; Unplaced ; Synthesized ;
;                                        ;                     ;               ;          ;             ;
; freq[13]                               ; Top                 ; Input Port    ; n/a      ;             ;
;     -- freq[13]                        ; Top                 ; Input Pad     ; Unplaced ; Synthesized ;
;     -- freq[13]~input                  ; Top                 ; Input Buffer  ; Unplaced ; Synthesized ;
;                                        ;                     ;               ;          ;             ;
; freq[14]                               ; Top                 ; Input Port    ; n/a      ;             ;
;     -- freq[14]                        ; Top                 ; Input Pad     ; Unplaced ; Synthesized ;
;     -- freq[14]~input                  ; Top                 ; Input Buffer  ; Unplaced ; Synthesized ;
;                                        ;                     ;               ;          ;             ;
; freq[15]                               ; Top                 ; Input Port    ; n/a      ;             ;
;     -- freq[15]                        ; Top                 ; Input Pad     ; Unplaced ; Synthesized ;
;     -- freq[15]~input                  ; Top                 ; Input Buffer  ; Unplaced ; Synthesized ;
;                                        ;                     ;               ;          ;             ;
; freq[16]                               ; Top                 ; Input Port    ; n/a      ;             ;
;     -- freq[16]                        ; Top                 ; Input Pad     ; Unplaced ; Synthesized ;
;     -- freq[16]~input                  ; Top                 ; Input Buffer  ; Unplaced ; Synthesized ;
;                                        ;                     ;               ;          ;             ;
; freq[17]                               ; Top                 ; Input Port    ; n/a      ;             ;
;     -- freq[17]                        ; Top                 ; Input Pad     ; Unplaced ; Synthesized ;
;     -- freq[17]~input                  ; Top                 ; Input Buffer  ; Unplaced ; Synthesized ;
;                                        ;                     ;               ;          ;             ;
; freq[18]                               ; Top                 ; Input Port    ; n/a      ;             ;
;     -- freq[18]                        ; Top                 ; Input Pad     ; Unplaced ; Synthesized ;
;     -- freq[18]~input                  ; Top                 ; Input Buffer  ; Unplaced ; Synthesized ;
;                                        ;                     ;               ;          ;             ;
; freq[19]                               ; Top                 ; Input Port    ; n/a      ;             ;
;     -- freq[19]                        ; Top                 ; Input Pad     ; Unplaced ; Synthesized ;
;     -- freq[19]~input                  ; Top                 ; Input Buffer  ; Unplaced ; Synthesized ;
;                                        ;                     ;               ;          ;             ;
; freq[1]                                ; Top                 ; Input Port    ; n/a      ;             ;
;     -- freq[1]                         ; Top                 ; Input Pad     ; Unplaced ; Synthesized ;
;     -- freq[1]~input                   ; Top                 ; Input Buffer  ; Unplaced ; Synthesized ;
;                                        ;                     ;               ;          ;             ;
; freq[20]                               ; Top                 ; Input Port    ; n/a      ;             ;
;     -- freq[20]                        ; Top                 ; Input Pad     ; Unplaced ; Synthesized ;
;     -- freq[20]~input                  ; Top                 ; Input Buffer  ; Unplaced ; Synthesized ;
;                                        ;                     ;               ;          ;             ;
; freq[21]                               ; Top                 ; Input Port    ; n/a      ;             ;
;     -- freq[21]                        ; Top                 ; Input Pad     ; Unplaced ; Synthesized ;
;     -- freq[21]~input                  ; Top                 ; Input Buffer  ; Unplaced ; Synthesized ;
;                                        ;                     ;               ;          ;             ;
; freq[22]                               ; Top                 ; Input Port    ; n/a      ;             ;
;     -- freq[22]                        ; Top                 ; Input Pad     ; Unplaced ; Synthesized ;
;     -- freq[22]~input                  ; Top                 ; Input Buffer  ; Unplaced ; Synthesized ;
;                                        ;                     ;               ;          ;             ;
; freq[23]                               ; Top                 ; Input Port    ; n/a      ;             ;
;     -- freq[23]                        ; Top                 ; Input Pad     ; Unplaced ; Synthesized ;
;     -- freq[23]~input                  ; Top                 ; Input Buffer  ; Unplaced ; Synthesized ;
;                                        ;                     ;               ;          ;             ;
; freq[24]                               ; Top                 ; Input Port    ; n/a      ;             ;
;     -- freq[24]                        ; Top                 ; Input Pad     ; Unplaced ; Synthesized ;
;     -- freq[24]~input                  ; Top                 ; Input Buffer  ; Unplaced ; Synthesized ;
;                                        ;                     ;               ;          ;             ;
; freq[25]                               ; Top                 ; Input Port    ; n/a      ;             ;
;     -- freq[25]                        ; Top                 ; Input Pad     ; Unplaced ; Synthesized ;
;     -- freq[25]~input                  ; Top                 ; Input Buffer  ; Unplaced ; Synthesized ;
;                                        ;                     ;               ;          ;             ;
; freq[26]                               ; Top                 ; Input Port    ; n/a      ;             ;
;     -- freq[26]                        ; Top                 ; Input Pad     ; Unplaced ; Synthesized ;
;     -- freq[26]~input                  ; Top                 ; Input Buffer  ; Unplaced ; Synthesized ;
;                                        ;                     ;               ;          ;             ;
; freq[27]                               ; Top                 ; Input Port    ; n/a      ;             ;
;     -- freq[27]                        ; Top                 ; Input Pad     ; Unplaced ; Synthesized ;
;     -- freq[27]~input                  ; Top                 ; Input Buffer  ; Unplaced ; Synthesized ;
;                                        ;                     ;               ;          ;             ;
; freq[28]                               ; Top                 ; Input Port    ; n/a      ;             ;
;     -- freq[28]                        ; Top                 ; Input Pad     ; Unplaced ; Synthesized ;
;     -- freq[28]~input                  ; Top                 ; Input Buffer  ; Unplaced ; Synthesized ;
;                                        ;                     ;               ;          ;             ;
; freq[29]                               ; Top                 ; Input Port    ; n/a      ;             ;
;     -- freq[29]                        ; Top                 ; Input Pad     ; Unplaced ; Synthesized ;
;     -- freq[29]~input                  ; Top                 ; Input Buffer  ; Unplaced ; Synthesized ;
;                                        ;                     ;               ;          ;             ;
; freq[2]                                ; Top                 ; Input Port    ; n/a      ;             ;
;     -- freq[2]                         ; Top                 ; Input Pad     ; Unplaced ; Synthesized ;
;     -- freq[2]~input                   ; Top                 ; Input Buffer  ; Unplaced ; Synthesized ;
;                                        ;                     ;               ;          ;             ;
; freq[30]                               ; Top                 ; Input Port    ; n/a      ;             ;
;     -- freq[30]                        ; Top                 ; Input Pad     ; Unplaced ; Synthesized ;
;     -- freq[30]~input                  ; Top                 ; Input Buffer  ; Unplaced ; Synthesized ;
;                                        ;                     ;               ;          ;             ;
; freq[31]                               ; Top                 ; Input Port    ; n/a      ;             ;
;     -- freq[31]                        ; Top                 ; Input Pad     ; Unplaced ; Synthesized ;
;     -- freq[31]~input                  ; Top                 ; Input Buffer  ; Unplaced ; Synthesized ;
;                                        ;                     ;               ;          ;             ;
; freq[3]                                ; Top                 ; Input Port    ; n/a      ;             ;
;     -- freq[3]                         ; Top                 ; Input Pad     ; Unplaced ; Synthesized ;
;     -- freq[3]~input                   ; Top                 ; Input Buffer  ; Unplaced ; Synthesized ;
;                                        ;                     ;               ;          ;             ;
; freq[4]                                ; Top                 ; Input Port    ; n/a      ;             ;
;     -- freq[4]                         ; Top                 ; Input Pad     ; Unplaced ; Synthesized ;
;     -- freq[4]~input                   ; Top                 ; Input Buffer  ; Unplaced ; Synthesized ;
;                                        ;                     ;               ;          ;             ;
; freq[5]                                ; Top                 ; Input Port    ; n/a      ;             ;
;     -- freq[5]                         ; Top                 ; Input Pad     ; Unplaced ; Synthesized ;
;     -- freq[5]~input                   ; Top                 ; Input Buffer  ; Unplaced ; Synthesized ;
;                                        ;                     ;               ;          ;             ;
; freq[6]                                ; Top                 ; Input Port    ; n/a      ;             ;
;     -- freq[6]                         ; Top                 ; Input Pad     ; Unplaced ; Synthesized ;
;     -- freq[6]~input                   ; Top                 ; Input Buffer  ; Unplaced ; Synthesized ;
;                                        ;                     ;               ;          ;             ;
; freq[7]                                ; Top                 ; Input Port    ; n/a      ;             ;
;     -- freq[7]                         ; Top                 ; Input Pad     ; Unplaced ; Synthesized ;
;     -- freq[7]~input                   ; Top                 ; Input Buffer  ; Unplaced ; Synthesized ;
;                                        ;                     ;               ;          ;             ;
; freq[8]                                ; Top                 ; Input Port    ; n/a      ;             ;
;     -- freq[8]                         ; Top                 ; Input Pad     ; Unplaced ; Synthesized ;
;     -- freq[8]~input                   ; Top                 ; Input Buffer  ; Unplaced ; Synthesized ;
;                                        ;                     ;               ;          ;             ;
; freq[9]                                ; Top                 ; Input Port    ; n/a      ;             ;
;     -- freq[9]                         ; Top                 ; Input Pad     ; Unplaced ; Synthesized ;
;     -- freq[9]~input                   ; Top                 ; Input Buffer  ; Unplaced ; Synthesized ;
;                                        ;                     ;               ;          ;             ;
; fuzhi[0]                               ; Top                 ; Input Port    ; n/a      ;             ;
;     -- fuzhi[0]                        ; Top                 ; Input Pad     ; Unplaced ; Synthesized ;
;     -- fuzhi[0]~input                  ; Top                 ; Input Buffer  ; Unplaced ; Synthesized ;
;                                        ;                     ;               ;          ;             ;
; fuzhi[1]                               ; Top                 ; Input Port    ; n/a      ;             ;
;     -- fuzhi[1]                        ; Top                 ; Input Pad     ; Unplaced ; Synthesized ;
;     -- fuzhi[1]~input                  ; Top                 ; Input Buffer  ; Unplaced ; Synthesized ;
;                                        ;                     ;               ;          ;             ;
; fuzhi[2]                               ; Top                 ; Input Port    ; n/a      ;             ;
;     -- fuzhi[2]                        ; Top                 ; Input Pad     ; Unplaced ; Synthesized ;
;     -- fuzhi[2]~input                  ; Top                 ; Input Buffer  ; Unplaced ; Synthesized ;
;                                        ;                     ;               ;          ;             ;
; fuzhi[3]                               ; Top                 ; Input Port    ; n/a      ;             ;
;     -- fuzhi[3]                        ; Top                 ; Input Pad     ; Unplaced ; Synthesized ;
;     -- fuzhi[3]~input                  ; Top                 ; Input Buffer  ; Unplaced ; Synthesized ;
;                                        ;                     ;               ;          ;             ;
; fuzhi[4]                               ; Top                 ; Input Port    ; n/a      ;             ;
;     -- fuzhi[4]                        ; Top                 ; Input Pad     ; Unplaced ; Synthesized ;
;     -- fuzhi[4]~input                  ; Top                 ; Input Buffer  ; Unplaced ; Synthesized ;
;                                        ;                     ;               ;          ;             ;
; fuzhi[5]                               ; Top                 ; Input Port    ; n/a      ;             ;
;     -- fuzhi[5]                        ; Top                 ; Input Pad     ; Unplaced ; Synthesized ;
;     -- fuzhi[5]~input                  ; Top                 ; Input Buffer  ; Unplaced ; Synthesized ;
;                                        ;                     ;               ;          ;             ;
; fuzhi[6]                               ; Top                 ; Input Port    ; n/a      ;             ;
;     -- fuzhi[6]                        ; Top                 ; Input Pad     ; Unplaced ; Synthesized ;
;     -- fuzhi[6]~input                  ; Top                 ; Input Buffer  ; Unplaced ; Synthesized ;
;                                        ;                     ;               ;          ;             ;
; fuzhi[7]                               ; Top                 ; Input Port    ; n/a      ;             ;
;     -- fuzhi[7]                        ; Top                 ; Input Pad     ; Unplaced ; Synthesized ;
;     -- fuzhi[7]~input                  ; Top                 ; Input Buffer  ; Unplaced ; Synthesized ;
;                                        ;                     ;               ;          ;             ;
; fuzhi[8]                               ; Top                 ; Input Port    ; n/a      ;             ;
;     -- fuzhi[8]                        ; Top                 ; Input Pad     ; Unplaced ; Synthesized ;
;     -- fuzhi[8]~input                  ; Top                 ; Input Buffer  ; Unplaced ; Synthesized ;
;                                        ;                     ;               ;          ;             ;
; fuzhi[9]                               ; Top                 ; Input Port    ; n/a      ;             ;
;     -- fuzhi[9]                        ; Top                 ; Input Pad     ; Unplaced ; Synthesized ;
;     -- fuzhi[9]~input                  ; Top                 ; Input Buffer  ; Unplaced ; Synthesized ;
;                                        ;                     ;               ;          ;             ;
; key_state1[0]                          ; Top                 ; Input Port    ; n/a      ;             ;
;     -- key_state1[0]                   ; Top                 ; Input Pad     ; Unplaced ; Synthesized ;
;     -- key_state1[0]~input             ; Top                 ; Input Buffer  ; Unplaced ; Synthesized ;
;                                        ;                     ;               ;          ;             ;
; key_state1[1]                          ; Top                 ; Input Port    ; n/a      ;             ;
;     -- key_state1[1]                   ; Top                 ; Input Pad     ; Unplaced ; Synthesized ;
;     -- key_state1[1]~input             ; Top                 ; Input Buffer  ; Unplaced ; Synthesized ;
;                                        ;                     ;               ;          ;             ;
; key_state2[0]                          ; Top                 ; Input Port    ; n/a      ;             ;
;     -- key_state2[0]                   ; Top                 ; Input Pad     ; Unplaced ; Synthesized ;
;     -- key_state2[0]~input             ; Top                 ; Input Buffer  ; Unplaced ; Synthesized ;
;                                        ;                     ;               ;          ;             ;
; key_state2[1]                          ; Top                 ; Input Port    ; n/a      ;             ;
;     -- key_state2[1]                   ; Top                 ; Input Pad     ; Unplaced ; Synthesized ;
;     -- key_state2[1]~input             ; Top                 ; Input Buffer  ; Unplaced ; Synthesized ;
;                                        ;                     ;               ;          ;             ;
; pre_syn.bp.vga_control_add2_0_         ; Top                 ; Output Port   ; n/a      ;             ;
;                                        ;                     ;               ;          ;             ;
; pre_syn.bp.vga_control_add2_1_         ; Top                 ; Output Port   ; n/a      ;             ;
;                                        ;                     ;               ;          ;             ;
; pre_syn.bp.vga_control_add2_2_         ; Top                 ; Output Port   ; n/a      ;             ;
;                                        ;                     ;               ;          ;             ;
; pre_syn.bp.vga_control_add2_3_         ; Top                 ; Output Port   ; n/a      ;             ;
;                                        ;                     ;               ;          ;             ;
; pre_syn.bp.vga_control_add2_4_         ; Top                 ; Output Port   ; n/a      ;             ;
;                                        ;                     ;               ;          ;             ;
; pre_syn.bp.vga_control_add2_5_         ; Top                 ; Output Port   ; n/a      ;             ;
;                                        ;                     ;               ;          ;             ;
; pre_syn.bp.vga_control_add2_6_         ; Top                 ; Output Port   ; n/a      ;             ;
;                                        ;                     ;               ;          ;             ;
; pre_syn.bp.vga_control_add2_7_         ; Top                 ; Output Port   ; n/a      ;             ;
;                                        ;                     ;               ;          ;             ;
; pre_syn.bp.vga_control_add2_8_         ; Top                 ; Output Port   ; n/a      ;             ;
;                                        ;                     ;               ;          ;             ;
; pre_syn.bp.vga_control_add2_9_         ; Top                 ; Output Port   ; n/a      ;             ;
;                                        ;                     ;               ;          ;             ;
; rst_n                                  ; Top                 ; Input Port    ; n/a      ;             ;
;     -- rst_n                           ; Top                 ; Input Pad     ; Unplaced ; Synthesized ;
;     -- rst_n~input                     ; Top                 ; Input Buffer  ; Unplaced ; Synthesized ;
;                                        ;                     ;               ;          ;             ;
; value_x[0]                             ; Top                 ; Output Port   ; n/a      ;             ;
;     -- value_x[0]                      ; Top                 ; Output Pad    ; Unplaced ; Synthesized ;
;     -- value_x[0]~output               ; Top                 ; Output Buffer ; Unplaced ; Synthesized ;
;                                        ;                     ;               ;          ;             ;
; value_x[1]                             ; Top                 ; Output Port   ; n/a      ;             ;
;     -- value_x[1]                      ; Top                 ; Output Pad    ; Unplaced ; Synthesized ;
;     -- value_x[1]~output               ; Top                 ; Output Buffer ; Unplaced ; Synthesized ;
;                                        ;                     ;               ;          ;             ;
; value_x[2]                             ; Top                 ; Output Port   ; n/a      ;             ;
;     -- value_x[2]                      ; Top                 ; Output Pad    ; Unplaced ; Synthesized ;
;     -- value_x[2]~output               ; Top                 ; Output Buffer ; Unplaced ; Synthesized ;
;                                        ;                     ;               ;          ;             ;
; value_x[3]                             ; Top                 ; Output Port   ; n/a      ;             ;
;     -- value_x[3]                      ; Top                 ; Output Pad    ; Unplaced ; Synthesized ;
;     -- value_x[3]~output               ; Top                 ; Output Buffer ; Unplaced ; Synthesized ;
;                                        ;                     ;               ;          ;             ;
; value_x[4]                             ; Top                 ; Output Port   ; n/a      ;             ;
;     -- value_x[4]                      ; Top                 ; Output Pad    ; Unplaced ; Synthesized ;
;     -- value_x[4]~output               ; Top                 ; Output Buffer ; Unplaced ; Synthesized ;
;                                        ;                     ;               ;          ;             ;
; value_x[5]                             ; Top                 ; Output Port   ; n/a      ;             ;
;     -- value_x[5]                      ; Top                 ; Output Pad    ; Unplaced ; Synthesized ;
;     -- value_x[5]~output               ; Top                 ; Output Buffer ; Unplaced ; Synthesized ;
;                                        ;                     ;               ;          ;             ;
; value_x[6]                             ; Top                 ; Output Port   ; n/a      ;             ;
;     -- value_x[6]                      ; Top                 ; Output Pad    ; Unplaced ; Synthesized ;
;     -- value_x[6]~output               ; Top                 ; Output Buffer ; Unplaced ; Synthesized ;
;                                        ;                     ;               ;          ;             ;
; value_x[7]                             ; Top                 ; Output Port   ; n/a      ;             ;
;     -- value_x[7]                      ; Top                 ; Output Pad    ; Unplaced ; Synthesized ;
;     -- value_x[7]~output               ; Top                 ; Output Buffer ; Unplaced ; Synthesized ;
;                                        ;                     ;               ;          ;             ;
; value_x[8]                             ; Top                 ; Output Port   ; n/a      ;             ;
;     -- value_x[8]                      ; Top                 ; Output Pad    ; Unplaced ; Synthesized ;
;     -- value_x[8]~output               ; Top                 ; Output Buffer ; Unplaced ; Synthesized ;
;                                        ;                     ;               ;          ;             ;
; value_x[9]                             ; Top                 ; Output Port   ; n/a      ;             ;
;     -- value_x[9]                      ; Top                 ; Output Pad    ; Unplaced ; Synthesized ;
;     -- value_x[9]~output               ; Top                 ; Output Buffer ; Unplaced ; Synthesized ;
;                                        ;                     ;               ;          ;             ;
; value_y[0]                             ; Top                 ; Output Port   ; n/a      ;             ;
;     -- value_y[0]                      ; Top                 ; Output Pad    ; Unplaced ; Synthesized ;
;     -- value_y[0]~output               ; Top                 ; Output Buffer ; Unplaced ; Synthesized ;
;                                        ;                     ;               ;          ;             ;
; value_y[1]                             ; Top                 ; Output Port   ; n/a      ;             ;
;     -- value_y[1]                      ; Top                 ; Output Pad    ; Unplaced ; Synthesized ;
;     -- value_y[1]~output               ; Top                 ; Output Buffer ; Unplaced ; Synthesized ;
;                                        ;                     ;               ;          ;             ;
; value_y[2]                             ; Top                 ; Output Port   ; n/a      ;             ;
;     -- value_y[2]                      ; Top                 ; Output Pad    ; Unplaced ; Synthesized ;
;     -- value_y[2]~output               ; Top                 ; Output Buffer ; Unplaced ; Synthesized ;
;                                        ;                     ;               ;          ;             ;
; value_y[3]                             ; Top                 ; Output Port   ; n/a      ;             ;
;     -- value_y[3]                      ; Top                 ; Output Pad    ; Unplaced ; Synthesized ;
;     -- value_y[3]~output               ; Top                 ; Output Buffer ; Unplaced ; Synthesized ;
;                                        ;                     ;               ;          ;             ;
; value_y[4]                             ; Top                 ; Output Port   ; n/a      ;             ;
;     -- value_y[4]                      ; Top                 ; Output Pad    ; Unplaced ; Synthesized ;
;     -- value_y[4]~output               ; Top                 ; Output Buffer ; Unplaced ; Synthesized ;
;                                        ;                     ;               ;          ;             ;
; value_y[5]                             ; Top                 ; Output Port   ; n/a      ;             ;
;     -- value_y[5]                      ; Top                 ; Output Pad    ; Unplaced ; Synthesized ;
;     -- value_y[5]~output               ; Top                 ; Output Buffer ; Unplaced ; Synthesized ;
;                                        ;                     ;               ;          ;             ;
; value_y[6]                             ; Top                 ; Output Port   ; n/a      ;             ;
;     -- value_y[6]                      ; Top                 ; Output Pad    ; Unplaced ; Synthesized ;
;     -- value_y[6]~output               ; Top                 ; Output Buffer ; Unplaced ; Synthesized ;
;                                        ;                     ;               ;          ;             ;
; value_y[7]                             ; Top                 ; Output Port   ; n/a      ;             ;
;     -- value_y[7]                      ; Top                 ; Output Pad    ; Unplaced ; Synthesized ;
;     -- value_y[7]~output               ; Top                 ; Output Buffer ; Unplaced ; Synthesized ;
;                                        ;                     ;               ;          ;             ;
; value_y[8]                             ; Top                 ; Output Port   ; n/a      ;             ;
;     -- value_y[8]                      ; Top                 ; Output Pad    ; Unplaced ; Synthesized ;
;     -- value_y[8]~output               ; Top                 ; Output Buffer ; Unplaced ; Synthesized ;
;                                        ;                     ;               ;          ;             ;
; value_y[9]                             ; Top                 ; Output Port   ; n/a      ;             ;
;     -- value_y[9]                      ; Top                 ; Output Pad    ; Unplaced ; Synthesized ;
;     -- value_y[9]~output               ; Top                 ; Output Buffer ; Unplaced ; Synthesized ;
;                                        ;                     ;               ;          ;             ;
; vga_data[0]                            ; Top                 ; Input Port    ; n/a      ;             ;
;     -- vga_data[0]                     ; Top                 ; Input Pad     ; Unplaced ; Synthesized ;
;     -- vga_data[0]~input               ; Top                 ; Input Buffer  ; Unplaced ; Synthesized ;
;                                        ;                     ;               ;          ;             ;
; vga_data[1]                            ; Top                 ; Input Port    ; n/a      ;             ;
;     -- vga_data[1]                     ; Top                 ; Input Pad     ; Unplaced ; Synthesized ;
;     -- vga_data[1]~input               ; Top                 ; Input Buffer  ; Unplaced ; Synthesized ;
;                                        ;                     ;               ;          ;             ;
; vga_data[2]                            ; Top                 ; Input Port    ; n/a      ;             ;
;     -- vga_data[2]                     ; Top                 ; Input Pad     ; Unplaced ; Synthesized ;
;     -- vga_data[2]~input               ; Top                 ; Input Buffer  ; Unplaced ; Synthesized ;
;                                        ;                     ;               ;          ;             ;
; vga_data[3]                            ; Top                 ; Input Port    ; n/a      ;             ;
;     -- vga_data[3]                     ; Top                 ; Input Pad     ; Unplaced ; Synthesized ;
;     -- vga_data[3]~input               ; Top                 ; Input Buffer  ; Unplaced ; Synthesized ;
;                                        ;                     ;               ;          ;             ;
; vga_data[4]                            ; Top                 ; Input Port    ; n/a      ;             ;
;     -- vga_data[4]                     ; Top                 ; Input Pad     ; Unplaced ; Synthesized ;
;     -- vga_data[4]~input               ; Top                 ; Input Buffer  ; Unplaced ; Synthesized ;
;                                        ;                     ;               ;          ;             ;
; vga_data[5]                            ; Top                 ; Input Port    ; n/a      ;             ;
;     -- vga_data[5]                     ; Top                 ; Input Pad     ; Unplaced ; Synthesized ;
;     -- vga_data[5]~input               ; Top                 ; Input Buffer  ; Unplaced ; Synthesized ;
;                                        ;                     ;               ;          ;             ;
; vga_data[6]                            ; Top                 ; Input Port    ; n/a      ;             ;
;     -- vga_data[6]                     ; Top                 ; Input Pad     ; Unplaced ; Synthesized ;
;     -- vga_data[6]~input               ; Top                 ; Input Buffer  ; Unplaced ; Synthesized ;
;                                        ;                     ;               ;          ;             ;
; vga_data[7]                            ; Top                 ; Input Port    ; n/a      ;             ;
;     -- vga_data[7]                     ; Top                 ; Input Pad     ; Unplaced ; Synthesized ;
;     -- vga_data[7]~input               ; Top                 ; Input Buffer  ; Unplaced ; Synthesized ;
;                                        ;                     ;               ;          ;             ;
+----------------------------------------+---------------------+---------------+----------+-------------+


+---------------------------------------------------------+
; Partition Merge Resource Usage Summary                  ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 2146      ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 1307      ;
;     -- 7 input functions                    ; 6         ;
;     -- 6 input functions                    ; 482       ;
;     -- 5 input functions                    ; 342       ;
;     -- 4 input functions                    ; 80        ;
;     -- <=3 input functions                  ; 397       ;
;                                             ;           ;
; Dedicated logic registers                   ; 3678      ;
;                                             ;           ;
; I/O pins                                    ; 115       ;
; Total MLAB memory bits                      ; 0         ;
; Total block memory bits                     ; 598016    ;
; Total DSP Blocks                            ; 0         ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 3414      ;
; Total fan-out                               ; 29708     ;
; Average fan-out                             ; 4.70      ;
+---------------------------------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge RAM Summary                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2b84:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2048         ; 266          ; 2048         ; 266          ; 544768 ; None       ;
; vga_control:vga_control|rom:U5|altsyncram:altsyncram_component|altsyncram_h5g1:auto_generated|ALTSYNCRAM                                                                                              ; AUTO ; ROM              ; 256          ; 576          ; --           ; --           ; 147456 ; title.mif  ;
; vga_control:vga_control|rom_title2:U6|altsyncram:altsyncram_component|altsyncram_95g1:auto_generated|ALTSYNCRAM                                                                                       ; AUTO ; ROM              ; 64           ; 256          ; --           ; --           ; 16384  ; title2.mif ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------+


+--------------------------+
; Partition Merge Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Partition Merge
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Tue Jul 25 10:24:04 2017
Info: Command: quartus_cdb --read_settings_files=off --write_settings_files=off vga_top -c vga_top --merge=on
Info (35007): Using synthesis netlist for partition "Top"
Info (35006): Using previously generated Fitter netlist for partition "vga_drive:vga_drive"
Info (35007): Using synthesis netlist for partition "sld_hub:auto_hub"
Info (35007): Using synthesis netlist for partition "sld_signaltap:auto_signaltap_0"
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 21 of its 533 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 512 missing sources or connections.
Info (35002): Resolved and merged 4 partition(s)
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (35048): Found 12 ports with constant drivers. For more information, refer to the Partition Merger report
Warning (21074): Design contains 64 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "vga_data[0]"
    Warning (15610): No output dependent on input pin "vga_data[1]"
    Warning (15610): No output dependent on input pin "vga_data[2]"
    Warning (15610): No output dependent on input pin "vga_data[3]"
    Warning (15610): No output dependent on input pin "vga_data[4]"
    Warning (15610): No output dependent on input pin "vga_data[5]"
    Warning (15610): No output dependent on input pin "vga_data[6]"
    Warning (15610): No output dependent on input pin "vga_data[7]"
    Warning (15610): No output dependent on input pin "key_state1[0]"
    Warning (15610): No output dependent on input pin "key_state1[1]"
    Warning (15610): No output dependent on input pin "key_state2[0]"
    Warning (15610): No output dependent on input pin "key_state2[1]"
    Warning (15610): No output dependent on input pin "freq[0]"
    Warning (15610): No output dependent on input pin "freq[1]"
    Warning (15610): No output dependent on input pin "freq[2]"
    Warning (15610): No output dependent on input pin "freq[3]"
    Warning (15610): No output dependent on input pin "freq[4]"
    Warning (15610): No output dependent on input pin "freq[5]"
    Warning (15610): No output dependent on input pin "freq[6]"
    Warning (15610): No output dependent on input pin "freq[7]"
    Warning (15610): No output dependent on input pin "freq[8]"
    Warning (15610): No output dependent on input pin "freq[9]"
    Warning (15610): No output dependent on input pin "freq[10]"
    Warning (15610): No output dependent on input pin "freq[11]"
    Warning (15610): No output dependent on input pin "freq[12]"
    Warning (15610): No output dependent on input pin "freq[13]"
    Warning (15610): No output dependent on input pin "freq[14]"
    Warning (15610): No output dependent on input pin "freq[15]"
    Warning (15610): No output dependent on input pin "freq[16]"
    Warning (15610): No output dependent on input pin "freq[17]"
    Warning (15610): No output dependent on input pin "freq[18]"
    Warning (15610): No output dependent on input pin "freq[19]"
    Warning (15610): No output dependent on input pin "freq[20]"
    Warning (15610): No output dependent on input pin "freq[21]"
    Warning (15610): No output dependent on input pin "freq[22]"
    Warning (15610): No output dependent on input pin "freq[23]"
    Warning (15610): No output dependent on input pin "freq[24]"
    Warning (15610): No output dependent on input pin "freq[25]"
    Warning (15610): No output dependent on input pin "freq[26]"
    Warning (15610): No output dependent on input pin "freq[27]"
    Warning (15610): No output dependent on input pin "freq[28]"
    Warning (15610): No output dependent on input pin "freq[29]"
    Warning (15610): No output dependent on input pin "freq[30]"
    Warning (15610): No output dependent on input pin "freq[31]"
    Warning (15610): No output dependent on input pin "ad_level[0]"
    Warning (15610): No output dependent on input pin "ad_level[1]"
    Warning (15610): No output dependent on input pin "ad_level[2]"
    Warning (15610): No output dependent on input pin "ad_level[3]"
    Warning (15610): No output dependent on input pin "ad_level[4]"
    Warning (15610): No output dependent on input pin "ad_level[5]"
    Warning (15610): No output dependent on input pin "ad_level[6]"
    Warning (15610): No output dependent on input pin "ad_level[7]"
    Warning (15610): No output dependent on input pin "ad_level[8]"
    Warning (15610): No output dependent on input pin "ad_level[9]"
    Warning (15610): No output dependent on input pin "fuzhi[0]"
    Warning (15610): No output dependent on input pin "fuzhi[1]"
    Warning (15610): No output dependent on input pin "fuzhi[2]"
    Warning (15610): No output dependent on input pin "fuzhi[3]"
    Warning (15610): No output dependent on input pin "fuzhi[4]"
    Warning (15610): No output dependent on input pin "fuzhi[5]"
    Warning (15610): No output dependent on input pin "fuzhi[6]"
    Warning (15610): No output dependent on input pin "fuzhi[7]"
    Warning (15610): No output dependent on input pin "fuzhi[8]"
    Warning (15610): No output dependent on input pin "fuzhi[9]"
Info (21057): Implemented 5746 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 69 input pins
    Info (21059): Implemented 50 output pins
    Info (21061): Implemented 4528 logic cells
    Info (21064): Implemented 1098 RAM segments
Info: Quartus II 64-Bit Partition Merge was successful. 0 errors, 66 warnings
    Info: Peak virtual memory: 660 megabytes
    Info: Processing ended: Tue Jul 25 10:24:08 2017
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


