PROJECT: sgmii_gbe_pcs32
          working_path: "/home/greg/projects/trbnet/gbe2_ecp2m/ipcores/sgmii_gbe_pcs32/syn_results"
          module: sgmii_gbe_pcs32

          verilog_file_list: "/opt/lattice/ispLEVER8.1/isptools/ispcpld/tcltk/lib/ipwidgets/ispipbuilder/../../../../../cae_library/synthesis/verilog/ecp2m.v" "/home/greg/projects/trbnet/gbe2_ecp2m/ipcores/sgmii_gbe_pcs32/sgmii_gbe_pcs32_wrapper.v" "/home/greg/sgmii_gbepcs_v3.4/lib/../sgmii_pcs_eval/username/src/ertl/ertl.v"

          suffix_name: edi
          output_file_name: sgmii_gbe_pcs32
          write_prf: false
          vlog_std_v2001: true
          disable_io_insertion: true
                        STYFILENAME: dummy.sty
          
force_gsr: false
