// Seed: 3706346645
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  always begin : LABEL_0
    disable id_5;
    $display(id_2, id_2);
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  tri1 id_14 = id_13 && 1 && 1'b0;
  module_0 modCall_1 (
      id_2,
      id_11,
      id_13,
      id_13
  );
  final id_11 = id_13;
  for (id_15 = id_14; id_12 <= id_15; id_2 = 1) begin : LABEL_0
    wire id_16;
  end
  always id_3 = id_6;
  assign id_9 = 1;
  assign id_3 = id_5;
  assign id_8 = 1;
endmodule
