// Seed: 2943428282
module module_0;
  wire id_1;
endmodule
module module_1 #(
    parameter id_0 = 32'd48
) (
    input tri _id_0,
    output tri0 id_1,
    input supply0 id_2,
    output supply1 id_3,
    output supply0 id_4,
    input supply1 id_5,
    output tri1 id_6,
    input supply1 id_7
);
  wire [id_0 : 1] id_9;
  logic \id_10 ;
  module_0 modCall_1 ();
  reg  id_11;
  wire id_12;
  or primCall (id_1, id_2, id_5, id_7, id_9);
  assign id_3 = ~\id_10 ? 1'b0 : id_9 / id_9 * id_7 * id_2 == -1;
  always @(negedge -1 or \id_10 ) begin : LABEL_0
    id_11 <= \id_10 [1];
  end
  wire id_13;
  ;
endmodule
