# FLAB

![img-20161225-wa0040](https://cloud.githubusercontent.com/assets/12400946/22162330/f17b7a40-df56-11e6-8fa3-2927815ce45e.jpg)



Hardware project that is implemented on SystemVerilog using Xilinx VivadoÂ® Design Suite. Extended and modified version of Flappy Bird with powerful random generators, artificial intelligence mode and several difficulty levels. Displayed on 8*8 Led Matrix Module.


MIT License
