Analysis & Synthesis report for riscv-test
Tue Feb  4 01:38:17 2020
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 11. State Machine - |riscv_test|platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state
 12. State Machine - |riscv_test|platform:u0|platform_riscv_sdram:riscv_sdram|i_state
 13. State Machine - |riscv_test|platform:u0|platform_riscv_sdram:riscv_sdram|i_next
 14. State Machine - |riscv_test|platform:u0|platform_riscv_sdram:riscv_sdram|m_state
 15. State Machine - |riscv_test|platform:u0|platform_riscv_sdram:riscv_sdram|m_next
 16. State Machine - |riscv_test|platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state
 17. State Machine - |riscv_test|platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state
 18. Registers Protected by Synthesis
 19. Registers Removed During Synthesis
 20. Removed Registers Triggering Further Register Optimizations
 21. General Register Statistics
 22. Inverted Register Statistics
 23. Registers Packed Into Inferred Megafunctions
 24. Registers Added for RAM Pass-Through Logic
 25. Multiplexer Restructuring Statistics (Restructuring Performed)
 26. Source assignments for platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer
 27. Source assignments for platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming
 28. Source assignments for platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer
 29. Source assignments for platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer
 30. Source assignments for platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer
 31. Source assignments for platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer
 32. Source assignments for platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer
 33. Source assignments for platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer
 34. Source assignments for platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser
 35. Source assignments for platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer
 36. Source assignments for platform:u0|platform_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 37. Source assignments for platform:u0|platform_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 38. Source assignments for platform:u0|platform_riscv_data:riscv_data|altsyncram:the_altsyncram|altsyncram_cum1:auto_generated
 39. Source assignments for platform:u0|platform_riscv_sdram:riscv_sdram
 40. Source assignments for platform:u0|platform_riscv_text:riscv_text|altsyncram:the_altsyncram|altsyncram_evm1:auto_generated
 41. Source assignments for platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_demux:cmd_demux
 42. Source assignments for platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 43. Source assignments for platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_demux_002:cmd_demux_002
 44. Source assignments for platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_demux:rsp_demux
 45. Source assignments for platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_demux_001:rsp_demux_001
 46. Source assignments for platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_demux_001:rsp_demux_002
 47. Source assignments for platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_demux_001:rsp_demux_003
 48. Source assignments for platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_demux_004:rsp_demux_004
 49. Source assignments for platform:u0|platform_mm_interconnect_1:mm_interconnect_1|platform_mm_interconnect_1_cmd_demux:cmd_demux
 50. Source assignments for platform:u0|platform_mm_interconnect_1:mm_interconnect_1|platform_mm_interconnect_1_cmd_demux:rsp_demux
 51. Source assignments for platform:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 52. Source assignments for platform:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 53. Source assignments for platform:u0|altera_reset_controller:rst_controller_001
 54. Source assignments for platform:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 55. Source assignments for platform:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 56. Source assignments for sld_signaltap:auto_signaltap_0
 57. Source assignments for platform:u0|instruction_cache:instruction_cache_0|altsyncram:MEM_T_rtl_0|altsyncram_nio1:auto_generated
 58. Source assignments for platform:u0|instruction_cache:instruction_cache_0|altsyncram:MEM_rtl_0|altsyncram_3po1:auto_generated
 59. Source assignments for platform:u0|instruction_cache:instruction_cache_0|altsyncram:LRU_rtl_0|altsyncram_dfo1:auto_generated
 60. Source assignments for platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated
 61. Source assignments for platform:u0|platform_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated
 62. Parameter Settings for User Entity Instance: platform:u0|instruction_cache:instruction_cache_0
 63. Parameter Settings for User Entity Instance: platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface
 64. Parameter Settings for User Entity Instance: platform:u0|instruction_cache:instruction_cache_0|get_position_for_new_lane:get_lane_to_replace
 65. Parameter Settings for User Entity Instance: platform:u0|instruction_cache:instruction_cache_0|update_LRU:get_new_LRU
 66. Parameter Settings for User Entity Instance: platform:u0|instruction_cache:instruction_cache_0|update_LRU:get_new_LRU|update_LRU:l
 67. Parameter Settings for User Entity Instance: platform:u0|instruction_cache:instruction_cache_0|update_LRU:get_new_LRU|update_LRU:r
 68. Parameter Settings for User Entity Instance: platform:u0|instruction_cache:instruction_cache_0|get_tag_index:get_lane_add_and_tag_hit
 69. Parameter Settings for User Entity Instance: platform:u0|instruction_cache:instruction_cache_0|get_data_from_lane:access_lane
 70. Parameter Settings for User Entity Instance: platform:u0|instruction_cache:instruction_cache_0|update_tag_lane:get_new_tag_lane
 71. Parameter Settings for User Entity Instance: platform:u0|instruction_cache:instruction_cache_0|update_data_lane:get_new_data_lane
 72. Parameter Settings for User Entity Instance: platform:u0|platform_jtag_master:jtag_master
 73. Parameter Settings for User Entity Instance: platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master
 74. Parameter Settings for User Entity Instance: platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node
 75. Parameter Settings for User Entity Instance: platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component
 76. Parameter Settings for User Entity Instance: platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming
 77. Parameter Settings for User Entity Instance: platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer
 78. Parameter Settings for User Entity Instance: platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming
 79. Parameter Settings for User Entity Instance: platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer
 80. Parameter Settings for User Entity Instance: platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer
 81. Parameter Settings for User Entity Instance: platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer
 82. Parameter Settings for User Entity Instance: platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer
 83. Parameter Settings for User Entity Instance: platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser
 84. Parameter Settings for User Entity Instance: platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer
 85. Parameter Settings for User Entity Instance: platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer
 86. Parameter Settings for User Entity Instance: platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage
 87. Parameter Settings for User Entity Instance: platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser
 88. Parameter Settings for User Entity Instance: platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser
 89. Parameter Settings for User Entity Instance: platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer
 90. Parameter Settings for User Entity Instance: platform:u0|platform_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo
 91. Parameter Settings for User Entity Instance: platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_bytes_to_packets:b2p
 92. Parameter Settings for User Entity Instance: platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b
 93. Parameter Settings for User Entity Instance: platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto
 94. Parameter Settings for User Entity Instance: platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m
 95. Parameter Settings for User Entity Instance: platform:u0|platform_jtag_master:jtag_master|altera_reset_controller:rst_controller
 96. Parameter Settings for User Entity Instance: platform:u0|platform_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 97. Parameter Settings for User Entity Instance: platform:u0|platform_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 98. Parameter Settings for User Entity Instance: platform:u0|platform_riscv_data:riscv_data
 99. Parameter Settings for User Entity Instance: platform:u0|platform_riscv_data:riscv_data|altsyncram:the_altsyncram
100. Parameter Settings for User Entity Instance: platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|adder:adder_pc_plus_4
101. Parameter Settings for User Entity Instance: platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|adder:adder_pc_plus_immediate
102. Parameter Settings for User Entity Instance: platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|multiplexer4:mux_next_pc_select
103. Parameter Settings for User Entity Instance: platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|multiplexer4:mux_next_pc_select|multiplexer:multiplexer
104. Parameter Settings for User Entity Instance: platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|multiplexer2:mux_operand_a
105. Parameter Settings for User Entity Instance: platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|multiplexer2:mux_operand_a|multiplexer:multiplexer
106. Parameter Settings for User Entity Instance: platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|multiplexer2:mux_operand_b
107. Parameter Settings for User Entity Instance: platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|multiplexer2:mux_operand_b|multiplexer:multiplexer
108. Parameter Settings for User Entity Instance: platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|multiplexer8:mux_reg_writeback
109. Parameter Settings for User Entity Instance: platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|multiplexer8:mux_reg_writeback|multiplexer:multiplexer
110. Parameter Settings for User Entity Instance: platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|register:program_counter
111. Parameter Settings for User Entity Instance: platform:u0|platform_riscv_text:riscv_text
112. Parameter Settings for User Entity Instance: platform:u0|platform_riscv_text:riscv_text|altsyncram:the_altsyncram
113. Parameter Settings for User Entity Instance: platform:u0|platform_sys_sdram_pll:sys_sdram_pll|platform_sys_sdram_pll_sys_pll:sys_pll|altera_pll:altera_pll_i
114. Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:riscv_simple_sv_0_data_master_translator
115. Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:jtag_master_master_translator
116. Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:instruction_cache_0_memory_translator
117. Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:riscv_sdram_s1_translator
118. Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledr_s1_translator
119. Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator
120. Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:riscv_text_s1_translator
121. Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:riscv_data_s1_translator
122. Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:riscv_simple_sv_0_data_master_agent
123. Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:jtag_master_master_agent
124. Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:instruction_cache_0_memory_agent
125. Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:riscv_sdram_s1_agent
126. Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:riscv_sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor
127. Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo
128. Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rdata_fifo
129. Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ledr_s1_agent
130. Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ledr_s1_agent|altera_merlin_burst_uncompressor:uncompressor
131. Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo
132. Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent
133. Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor
134. Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo
135. Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:riscv_text_s1_agent
136. Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:riscv_text_s1_agent|altera_merlin_burst_uncompressor:uncompressor
137. Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_text_s1_agent_rsp_fifo
138. Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:riscv_data_s1_agent
139. Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:riscv_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor
140. Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_data_s1_agent_rsp_fifo
141. Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router:router|platform_mm_interconnect_0_router_default_decode:the_default_decode
142. Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router_001:router_001|platform_mm_interconnect_0_router_001_default_decode:the_default_decode
143. Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router_002:router_002|platform_mm_interconnect_0_router_002_default_decode:the_default_decode
144. Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router_003:router_003|platform_mm_interconnect_0_router_003_default_decode:the_default_decode
145. Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router_004:router_004|platform_mm_interconnect_0_router_004_default_decode:the_default_decode
146. Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router_004:router_005|platform_mm_interconnect_0_router_004_default_decode:the_default_decode
147. Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router_006:router_006|platform_mm_interconnect_0_router_006_default_decode:the_default_decode
148. Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router_007:router_007|platform_mm_interconnect_0_router_007_default_decode:the_default_decode
149. Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:riscv_simple_sv_0_data_master_limiter
150. Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:jtag_master_master_limiter
151. Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_sdram_s1_burst_adapter
152. Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_sdram_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter
153. Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter
154. Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
155. Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
156. Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
157. Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
158. Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
159. Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
160. Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
161. Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
162. Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
163. Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
164. Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
165. Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
166. Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
167. Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
168. Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
169. Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
170. Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb
171. Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
172. Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb
173. Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
174. Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb
175. Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
176. Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb
177. Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
178. Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
179. Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
180. Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
181. Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
182. Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_simple_sv_0_data_master_to_riscv_sdram_s1_cmd_width_adapter
183. Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_to_riscv_sdram_s1_cmd_width_adapter
184. Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_cache_0_memory_to_riscv_text_s1_cmd_width_adapter
185. Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_sdram_s1_to_riscv_simple_sv_0_data_master_rsp_width_adapter
186. Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_sdram_s1_to_riscv_simple_sv_0_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
187. Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_sdram_s1_to_jtag_master_master_rsp_width_adapter
188. Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_sdram_s1_to_jtag_master_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
189. Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_text_s1_to_instruction_cache_0_memory_rsp_width_adapter
190. Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_text_s1_to_instruction_cache_0_memory_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
191. Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
192. Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001
193. Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_002
194. Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_003
195. Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_004
196. Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:riscv_simple_sv_0_text_master_translator
197. Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:instruction_cache_0_core_translator
198. Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:riscv_simple_sv_0_text_master_agent
199. Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:instruction_cache_0_core_agent
200. Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:instruction_cache_0_core_agent|altera_merlin_burst_uncompressor:uncompressor
201. Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:instruction_cache_0_core_agent_rsp_fifo
202. Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_1:mm_interconnect_1|platform_mm_interconnect_1_router:router|platform_mm_interconnect_1_router_default_decode:the_default_decode
203. Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_1:mm_interconnect_1|platform_mm_interconnect_1_router_001:router_001|platform_mm_interconnect_1_router_001_default_decode:the_default_decode
204. Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_1:mm_interconnect_1|platform_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter
205. Parameter Settings for User Entity Instance: platform:u0|altera_reset_controller:rst_controller
206. Parameter Settings for User Entity Instance: platform:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
207. Parameter Settings for User Entity Instance: platform:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
208. Parameter Settings for User Entity Instance: platform:u0|altera_reset_controller:rst_controller_001
209. Parameter Settings for User Entity Instance: platform:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
210. Parameter Settings for User Entity Instance: platform:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
211. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
212. Parameter Settings for Inferred Entity Instance: platform:u0|instruction_cache:instruction_cache_0|altsyncram:MEM_T_rtl_0
213. Parameter Settings for Inferred Entity Instance: platform:u0|instruction_cache:instruction_cache_0|altsyncram:MEM_rtl_0
214. Parameter Settings for Inferred Entity Instance: platform:u0|instruction_cache:instruction_cache_0|altsyncram:LRU_rtl_0
215. Parameter Settings for Inferred Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0
216. Parameter Settings for Inferred Entity Instance: platform:u0|platform_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0
217. altsyncram Parameter Settings by Entity Instance
218. Port Connectivity Checks: "platform:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1"
219. Port Connectivity Checks: "platform:u0|altera_reset_controller:rst_controller_001"
220. Port Connectivity Checks: "platform:u0|altera_reset_controller:rst_controller"
221. Port Connectivity Checks: "platform:u0|platform_mm_interconnect_1:mm_interconnect_1|platform_mm_interconnect_1_router_001:router_001|platform_mm_interconnect_1_router_001_default_decode:the_default_decode"
222. Port Connectivity Checks: "platform:u0|platform_mm_interconnect_1:mm_interconnect_1|platform_mm_interconnect_1_router:router|platform_mm_interconnect_1_router_default_decode:the_default_decode"
223. Port Connectivity Checks: "platform:u0|platform_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:instruction_cache_0_core_agent_rsp_fifo"
224. Port Connectivity Checks: "platform:u0|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:instruction_cache_0_core_agent"
225. Port Connectivity Checks: "platform:u0|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:riscv_simple_sv_0_text_master_agent"
226. Port Connectivity Checks: "platform:u0|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:instruction_cache_0_core_translator"
227. Port Connectivity Checks: "platform:u0|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:riscv_simple_sv_0_text_master_translator"
228. Port Connectivity Checks: "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_text_s1_to_instruction_cache_0_memory_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
229. Port Connectivity Checks: "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_text_s1_to_instruction_cache_0_memory_rsp_width_adapter"
230. Port Connectivity Checks: "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_sdram_s1_to_jtag_master_master_rsp_width_adapter"
231. Port Connectivity Checks: "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_sdram_s1_to_riscv_simple_sv_0_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
232. Port Connectivity Checks: "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_sdram_s1_to_riscv_simple_sv_0_data_master_rsp_width_adapter"
233. Port Connectivity Checks: "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_cache_0_memory_to_riscv_text_s1_cmd_width_adapter"
234. Port Connectivity Checks: "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_to_riscv_sdram_s1_cmd_width_adapter"
235. Port Connectivity Checks: "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_simple_sv_0_data_master_to_riscv_sdram_s1_cmd_width_adapter"
236. Port Connectivity Checks: "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
237. Port Connectivity Checks: "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
238. Port Connectivity Checks: "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
239. Port Connectivity Checks: "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub"
240. Port Connectivity Checks: "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub"
241. Port Connectivity Checks: "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub"
242. Port Connectivity Checks: "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub"
243. Port Connectivity Checks: "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub"
244. Port Connectivity Checks: "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract"
245. Port Connectivity Checks: "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub"
246. Port Connectivity Checks: "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min"
247. Port Connectivity Checks: "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size"
248. Port Connectivity Checks: "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router_007:router_007|platform_mm_interconnect_0_router_007_default_decode:the_default_decode"
249. Port Connectivity Checks: "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router_006:router_006|platform_mm_interconnect_0_router_006_default_decode:the_default_decode"
250. Port Connectivity Checks: "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router_004:router_004|platform_mm_interconnect_0_router_004_default_decode:the_default_decode"
251. Port Connectivity Checks: "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router_003:router_003|platform_mm_interconnect_0_router_003_default_decode:the_default_decode"
252. Port Connectivity Checks: "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router_002:router_002|platform_mm_interconnect_0_router_002_default_decode:the_default_decode"
253. Port Connectivity Checks: "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router_001:router_001|platform_mm_interconnect_0_router_001_default_decode:the_default_decode"
254. Port Connectivity Checks: "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router:router|platform_mm_interconnect_0_router_default_decode:the_default_decode"
255. Port Connectivity Checks: "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_data_s1_agent_rsp_fifo"
256. Port Connectivity Checks: "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:riscv_data_s1_agent"
257. Port Connectivity Checks: "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_text_s1_agent_rsp_fifo"
258. Port Connectivity Checks: "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:riscv_text_s1_agent"
259. Port Connectivity Checks: "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo"
260. Port Connectivity Checks: "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent"
261. Port Connectivity Checks: "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo"
262. Port Connectivity Checks: "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ledr_s1_agent"
263. Port Connectivity Checks: "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rdata_fifo"
264. Port Connectivity Checks: "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo"
265. Port Connectivity Checks: "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:riscv_sdram_s1_agent"
266. Port Connectivity Checks: "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:instruction_cache_0_memory_agent"
267. Port Connectivity Checks: "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:jtag_master_master_agent"
268. Port Connectivity Checks: "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:riscv_simple_sv_0_data_master_agent"
269. Port Connectivity Checks: "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:riscv_data_s1_translator"
270. Port Connectivity Checks: "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:riscv_text_s1_translator"
271. Port Connectivity Checks: "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator"
272. Port Connectivity Checks: "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledr_s1_translator"
273. Port Connectivity Checks: "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:riscv_sdram_s1_translator"
274. Port Connectivity Checks: "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:instruction_cache_0_memory_translator"
275. Port Connectivity Checks: "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:jtag_master_master_translator"
276. Port Connectivity Checks: "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:riscv_simple_sv_0_data_master_translator"
277. Port Connectivity Checks: "platform:u0|platform_sys_sdram_pll:sys_sdram_pll|platform_sys_sdram_pll_sys_pll:sys_pll|altera_pll:altera_pll_i"
278. Port Connectivity Checks: "platform:u0|platform_riscv_text:riscv_text"
279. Port Connectivity Checks: "platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|multiplexer8:mux_reg_writeback"
280. Port Connectivity Checks: "platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|multiplexer4:mux_next_pc_select"
281. Port Connectivity Checks: "platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|adder:adder_pc_plus_4"
282. Port Connectivity Checks: "platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module"
283. Port Connectivity Checks: "platform:u0|platform_riscv_data:riscv_data"
284. Port Connectivity Checks: "platform:u0|platform_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
285. Port Connectivity Checks: "platform:u0|platform_jtag_master:jtag_master|altera_reset_controller:rst_controller"
286. Port Connectivity Checks: "platform:u0|platform_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo"
287. Port Connectivity Checks: "platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser"
288. Port Connectivity Checks: "platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter"
289. Port Connectivity Checks: "platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover"
290. Port Connectivity Checks: "platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer"
291. Port Connectivity Checks: "platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer"
292. Port Connectivity Checks: "platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer"
293. Port Connectivity Checks: "platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer"
294. Port Connectivity Checks: "platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer"
295. Port Connectivity Checks: "platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component"
296. Port Connectivity Checks: "platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node"
297. Port Connectivity Checks: "platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master"
298. Port Connectivity Checks: "platform:u0|instruction_cache:instruction_cache_0"
299. Port Connectivity Checks: "platform:u0"
300. Signal Tap Logic Analyzer Settings
301. Post-Synthesis Netlist Statistics for Top Partition
302. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
303. Elapsed Time Per Partition
304. Connections to In-System Debugging Instance "auto_signaltap_0"
305. Analysis & Synthesis Messages
306. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Feb  4 01:38:17 2020       ;
; Quartus Prime Version           ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name                   ; riscv-test                                  ;
; Top-level Entity Name           ; riscv_test                                  ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 12075                                       ;
; Total pins                      ; 109                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 1,732,032                                   ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; riscv_test         ; riscv-test         ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; On                 ; Off                ;
; Optimization Technique                                                          ; Speed              ; Balanced           ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.75        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  26.0%      ;
;     Processor 3            ;  13.3%      ;
;     Processor 4            ;   6.0%      ;
;     Processor 5            ;   6.0%      ;
;     Processor 6            ;   5.4%      ;
;     Processor 7            ;   5.4%      ;
;     Processor 8            ;   5.3%      ;
;     Processor 9            ;   4.6%      ;
;     Processor 10           ;   2.5%      ;
;     Processor 11           ;   0.0%      ;
;     Processor 12           ;   0.0%      ;
;     Processor 13           ;   0.0%      ;
;     Processor 14           ;   0.0%      ;
;     Processor 15           ;   0.0%      ;
;     Processor 16           ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                                                                                    ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                        ; Library     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; riscv-test.v                                                                                                                                        ; yes             ; User Verilog HDL File                        ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/riscv-test.v                                                                                            ;             ;
; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/platform.v                                                                               ; yes             ; Auto-Found Verilog HDL File                  ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/platform.v                                                                               ; platform    ;
; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/adder.sv                                                                      ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/adder.sv                                                                      ; platform    ;
; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_avalon_packets_to_master.v                                             ; yes             ; Auto-Found Verilog HDL File                  ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_avalon_packets_to_master.v                                             ; platform    ;
; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_avalon_sc_fifo.v                                                       ; yes             ; Auto-Found Verilog HDL File                  ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_avalon_sc_fifo.v                                                       ; platform    ;
; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_avalon_st_bytes_to_packets.v                                           ; yes             ; Auto-Found Verilog HDL File                  ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_avalon_st_bytes_to_packets.v                                           ; platform    ;
; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_avalon_st_clock_crosser.v                                              ; yes             ; Auto-Found Verilog HDL File                  ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_avalon_st_clock_crosser.v                                              ; platform    ;
; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_avalon_st_idle_inserter.v                                              ; yes             ; Auto-Found Verilog HDL File                  ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_avalon_st_idle_inserter.v                                              ; platform    ;
; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_avalon_st_idle_remover.v                                               ; yes             ; Auto-Found Verilog HDL File                  ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_avalon_st_idle_remover.v                                               ; platform    ;
; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_avalon_st_jtag_interface.v                                             ; yes             ; Auto-Found Verilog HDL File                  ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_avalon_st_jtag_interface.v                                             ; platform    ;
; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_avalon_st_packets_to_bytes.v                                           ; yes             ; Auto-Found Verilog HDL File                  ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_avalon_st_packets_to_bytes.v                                           ; platform    ;
; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_avalon_st_pipeline_base.v                                              ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_avalon_st_pipeline_base.v                                              ; platform    ;
; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_jtag_dc_streaming.v                                                    ; yes             ; Auto-Found Verilog HDL File                  ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_jtag_dc_streaming.v                                                    ; platform    ;
; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_jtag_sld_node.v                                                        ; yes             ; Auto-Found Verilog HDL File                  ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_jtag_sld_node.v                                                        ; platform    ;
; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_jtag_streaming.v                                                       ; yes             ; Auto-Found Verilog HDL File                  ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_jtag_streaming.v                                                       ; platform    ;
; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_address_alignment.sv                                            ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_address_alignment.sv                                            ; platform    ;
; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_arbitrator.sv                                                   ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_arbitrator.sv                                                   ; platform    ;
; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_burst_adapter.sv                                                ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_burst_adapter.sv                                                ; platform    ;
; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_burst_adapter_13_1.sv                                           ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_burst_adapter_13_1.sv                                           ; platform    ;
; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_burst_adapter_uncmpr.sv                                         ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_burst_adapter_uncmpr.sv                                         ; platform    ;
; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_burst_uncompressor.sv                                           ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_burst_uncompressor.sv                                           ; platform    ;
; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_master_agent.sv                                                 ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_master_agent.sv                                                 ; platform    ;
; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_master_translator.sv                                            ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_master_translator.sv                                            ; platform    ;
; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_slave_agent.sv                                                  ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_slave_agent.sv                                                  ; platform    ;
; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_slave_translator.sv                                             ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_slave_translator.sv                                             ; platform    ;
; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_traffic_limiter.sv                                              ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_traffic_limiter.sv                                              ; platform    ;
; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_width_adapter.sv                                                ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_width_adapter.sv                                                ; platform    ;
; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_reset_controller.v                                                     ; yes             ; Auto-Found Verilog HDL File                  ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_reset_controller.v                                                     ; platform    ;
; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_reset_synchronizer.v                                                   ; yes             ; Auto-Found Verilog HDL File                  ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_reset_synchronizer.v                                                   ; platform    ;
; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_std_synchronizer_nocut.v                                               ; yes             ; Auto-Found Verilog HDL File                  ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_std_synchronizer_nocut.v                                               ; platform    ;
; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_up_avalon_reset_from_locked_signal.v                                   ; yes             ; Auto-Found Verilog HDL File                  ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_up_avalon_reset_from_locked_signal.v                                   ; platform    ;
; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/alu.sv                                                                        ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/alu.sv                                                                        ; platform    ;
; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/alu_control.sv                                                                ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/alu_control.sv                                                                ; platform    ;
; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/config.sv                                                                     ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/config.sv                                                                     ; platform    ;
; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/constants.sv                                                                  ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/constants.sv                                                                  ; platform    ;
; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/control_transfer.sv                                                           ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/control_transfer.sv                                                           ; platform    ;
; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/data_memory_interface.sv                                                      ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/data_memory_interface.sv                                                      ; platform    ;
; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/get_data_from_lane.v                                                          ; yes             ; Auto-Found Verilog HDL File                  ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/get_data_from_lane.v                                                          ; platform    ;
; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/get_position_for_new_lane.v                                                   ; yes             ; Auto-Found Verilog HDL File                  ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/get_position_for_new_lane.v                                                   ; platform    ;
; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/get_tag_index.v                                                               ; yes             ; Auto-Found Verilog HDL File                  ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/get_tag_index.v                                                               ; platform    ;
; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/immediate_generator.sv                                                        ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/immediate_generator.sv                                                        ; platform    ;
; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v                                                           ; yes             ; Auto-Found Verilog HDL File                  ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v                                                           ; platform    ;
; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache_memory.v                                                    ; yes             ; Auto-Found Verilog HDL File                  ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache_memory.v                                                    ; platform    ;
; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_decoder.sv                                                        ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_decoder.sv                                                        ; platform    ;
; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/multiplexer.sv                                                                ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/multiplexer.sv                                                                ; platform    ;
; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/multiplexer2.sv                                                               ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/multiplexer2.sv                                                               ; platform    ;
; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/multiplexer4.sv                                                               ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/multiplexer4.sv                                                               ; platform    ;
; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/multiplexer8.sv                                                               ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/multiplexer8.sv                                                               ; platform    ;
; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_jtag_master.v                                                        ; yes             ; Auto-Found Verilog HDL File                  ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_jtag_master.v                                                        ; platform    ;
; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_jtag_master_b2p_adapter.sv                                           ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_jtag_master_b2p_adapter.sv                                           ; platform    ;
; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_jtag_master_p2b_adapter.sv                                           ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_jtag_master_p2b_adapter.sv                                           ; platform    ;
; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_jtag_master_timing_adt.sv                                            ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_jtag_master_timing_adt.sv                                            ; platform    ;
; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_ledr.v                                                               ; yes             ; Auto-Found Verilog HDL File                  ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_ledr.v                                                               ; platform    ;
; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0.v                                                  ; yes             ; Auto-Found Verilog HDL File                  ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0.v                                                  ; platform    ;
; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_avalon_st_adapter.v                                ; yes             ; Auto-Found Verilog HDL File                  ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_avalon_st_adapter.v                                ; platform    ;
; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_avalon_st_adapter_001.v                            ; yes             ; Auto-Found Verilog HDL File                  ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_avalon_st_adapter_001.v                            ; platform    ;
; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv           ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv           ; platform    ;
; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv               ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv               ; platform    ;
; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_cmd_demux.sv                                       ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_cmd_demux.sv                                       ; platform    ;
; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_cmd_demux_001.sv                                   ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_cmd_demux_001.sv                                   ; platform    ;
; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_cmd_demux_002.sv                                   ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_cmd_demux_002.sv                                   ; platform    ;
; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_cmd_mux.sv                                         ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_cmd_mux.sv                                         ; platform    ;
; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_cmd_mux_001.sv                                     ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_cmd_mux_001.sv                                     ; platform    ;
; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_cmd_mux_004.sv                                     ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_cmd_mux_004.sv                                     ; platform    ;
; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_router.sv                                          ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_router.sv                                          ; platform    ;
; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_router_001.sv                                      ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_router_001.sv                                      ; platform    ;
; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_router_002.sv                                      ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_router_002.sv                                      ; platform    ;
; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_router_003.sv                                      ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_router_003.sv                                      ; platform    ;
; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_router_004.sv                                      ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_router_004.sv                                      ; platform    ;
; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_router_006.sv                                      ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_router_006.sv                                      ; platform    ;
; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_router_007.sv                                      ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_router_007.sv                                      ; platform    ;
; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_rsp_demux.sv                                       ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_rsp_demux.sv                                       ; platform    ;
; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_rsp_demux_001.sv                                   ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_rsp_demux_001.sv                                   ; platform    ;
; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_rsp_demux_004.sv                                   ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_rsp_demux_004.sv                                   ; platform    ;
; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_rsp_mux.sv                                         ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_rsp_mux.sv                                         ; platform    ;
; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_rsp_mux_001.sv                                     ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_rsp_mux_001.sv                                     ; platform    ;
; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_rsp_mux_002.sv                                     ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_rsp_mux_002.sv                                     ; platform    ;
; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_1.v                                                  ; yes             ; Auto-Found Verilog HDL File                  ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_1.v                                                  ; platform    ;
; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_1_cmd_demux.sv                                       ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_1_cmd_demux.sv                                       ; platform    ;
; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_1_cmd_mux.sv                                         ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_1_cmd_mux.sv                                         ; platform    ;
; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_1_router.sv                                          ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_1_router.sv                                          ; platform    ;
; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_1_router_001.sv                                      ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_1_router_001.sv                                      ; platform    ;
; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_1_rsp_mux.sv                                         ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_1_rsp_mux.sv                                         ; platform    ;
; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_riscv_data.hex                                                       ; yes             ; Auto-Found Hexadecimal (Intel-Format) File   ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_riscv_data.hex                                                       ; platform    ;
; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_riscv_data.v                                                         ; yes             ; Auto-Found Verilog HDL File                  ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_riscv_data.v                                                         ; platform    ;
; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_riscv_sdram.v                                                        ; yes             ; Auto-Found Verilog HDL File                  ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_riscv_sdram.v                                                        ; platform    ;
; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_riscv_text.hex                                                       ; yes             ; Auto-Found Hexadecimal (Intel-Format) File   ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_riscv_text.hex                                                       ; platform    ;
; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_riscv_text.v                                                         ; yes             ; Auto-Found Verilog HDL File                  ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_riscv_text.v                                                         ; platform    ;
; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_sw.v                                                                 ; yes             ; Auto-Found Verilog HDL File                  ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_sw.v                                                                 ; platform    ;
; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_sys_sdram_pll.v                                                      ; yes             ; Auto-Found Verilog HDL File                  ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_sys_sdram_pll.v                                                      ; platform    ;
; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_sys_sdram_pll_sys_pll.v                                              ; yes             ; Auto-Found Verilog HDL File                  ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_sys_sdram_pll_sys_pll.v                                              ; platform    ;
; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/regfile.sv                                                                    ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/regfile.sv                                                                    ; platform    ;
; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/register.sv                                                                   ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/register.sv                                                                   ; platform    ;
; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/riscv_core.sv                                                                 ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/riscv_core.sv                                                                 ; platform    ;
; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/singlecycle_control.sv                                                        ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/singlecycle_control.sv                                                        ; platform    ;
; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/singlecycle_ctlpath.sv                                                        ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/singlecycle_ctlpath.sv                                                        ; platform    ;
; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/singlecycle_datapath.sv                                                       ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/singlecycle_datapath.sv                                                       ; platform    ;
; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/text_memory_interface.sv                                                      ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/text_memory_interface.sv                                                      ; platform    ;
; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/update_LRU.v                                                                  ; yes             ; Auto-Found Verilog HDL File                  ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/update_LRU.v                                                                  ; platform    ;
; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/update_data_lane.v                                                            ; yes             ; Auto-Found Verilog HDL File                  ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/update_data_lane.v                                                            ; platform    ;
; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/update_tag_lane.v                                                             ; yes             ; Auto-Found Verilog HDL File                  ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/update_tag_lane.v                                                             ; platform    ;
; sld_virtual_jtag_basic.v                                                                                                                            ; yes             ; Megafunction                                 ; /home/maciej/intelFPGA_lite/19.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                           ;             ;
; sld_jtag_endpoint_adapter.vhd                                                                                                                       ; yes             ; Encrypted Megafunction                       ; /home/maciej/intelFPGA_lite/19.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                      ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                                                                                   ; yes             ; Encrypted Megafunction                       ; /home/maciej/intelFPGA_lite/19.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                  ;             ;
; altera_std_synchronizer.v                                                                                                                           ; yes             ; Megafunction                                 ; /home/maciej/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                          ;             ;
; altsyncram.tdf                                                                                                                                      ; yes             ; Megafunction                                 ; /home/maciej/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                     ;             ;
; stratix_ram_block.inc                                                                                                                               ; yes             ; Megafunction                                 ; /home/maciej/intelFPGA_lite/19.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                              ;             ;
; lpm_mux.inc                                                                                                                                         ; yes             ; Megafunction                                 ; /home/maciej/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                        ;             ;
; lpm_decode.inc                                                                                                                                      ; yes             ; Megafunction                                 ; /home/maciej/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                     ;             ;
; aglobal191.inc                                                                                                                                      ; yes             ; Megafunction                                 ; /home/maciej/intelFPGA_lite/19.1/quartus/libraries/megafunctions/aglobal191.inc                                                                     ;             ;
; a_rdenreg.inc                                                                                                                                       ; yes             ; Megafunction                                 ; /home/maciej/intelFPGA_lite/19.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                      ;             ;
; altrom.inc                                                                                                                                          ; yes             ; Megafunction                                 ; /home/maciej/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altrom.inc                                                                         ;             ;
; altram.inc                                                                                                                                          ; yes             ; Megafunction                                 ; /home/maciej/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altram.inc                                                                         ;             ;
; altdpram.inc                                                                                                                                        ; yes             ; Megafunction                                 ; /home/maciej/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altdpram.inc                                                                       ;             ;
; db/altsyncram_cum1.tdf                                                                                                                              ; yes             ; Auto-Generated Megafunction                  ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/altsyncram_cum1.tdf                                                                                  ;             ;
; db/decode_8la.tdf                                                                                                                                   ; yes             ; Auto-Generated Megafunction                  ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/decode_8la.tdf                                                                                       ;             ;
; db/mux_5hb.tdf                                                                                                                                      ; yes             ; Auto-Generated Megafunction                  ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/mux_5hb.tdf                                                                                          ;             ;
; db/altsyncram_evm1.tdf                                                                                                                              ; yes             ; Auto-Generated Megafunction                  ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/altsyncram_evm1.tdf                                                                                  ;             ;
; db/decode_5la.tdf                                                                                                                                   ; yes             ; Auto-Generated Megafunction                  ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/decode_5la.tdf                                                                                       ;             ;
; db/mux_2hb.tdf                                                                                                                                      ; yes             ; Auto-Generated Megafunction                  ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/mux_2hb.tdf                                                                                          ;             ;
; altera_pll.v                                                                                                                                        ; yes             ; Megafunction                                 ; /home/maciej/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altera_pll.v                                                                       ;             ;
; sld_signaltap.vhd                                                                                                                                   ; yes             ; Megafunction                                 ; /home/maciej/intelFPGA_lite/19.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                                                  ;             ;
; sld_signaltap_impl.vhd                                                                                                                              ; yes             ; Encrypted Megafunction                       ; /home/maciej/intelFPGA_lite/19.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                             ;             ;
; sld_ela_control.vhd                                                                                                                                 ; yes             ; Encrypted Megafunction                       ; /home/maciej/intelFPGA_lite/19.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                                                ;             ;
; lpm_shiftreg.tdf                                                                                                                                    ; yes             ; Megafunction                                 ; /home/maciej/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                   ;             ;
; lpm_constant.inc                                                                                                                                    ; yes             ; Megafunction                                 ; /home/maciej/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_constant.inc                                                                   ;             ;
; dffeea.inc                                                                                                                                          ; yes             ; Megafunction                                 ; /home/maciej/intelFPGA_lite/19.1/quartus/libraries/megafunctions/dffeea.inc                                                                         ;             ;
; sld_mbpmg.vhd                                                                                                                                       ; yes             ; Encrypted Megafunction                       ; /home/maciej/intelFPGA_lite/19.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                      ;             ;
; sld_ela_trigger_flow_mgr.vhd                                                                                                                        ; yes             ; Encrypted Megafunction                       ; /home/maciej/intelFPGA_lite/19.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                       ;             ;
; sld_buffer_manager.vhd                                                                                                                              ; yes             ; Encrypted Megafunction                       ; /home/maciej/intelFPGA_lite/19.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                             ;             ;
; db/altsyncram_se84.tdf                                                                                                                              ; yes             ; Auto-Generated Megafunction                  ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/altsyncram_se84.tdf                                                                                  ;             ;
; altdpram.tdf                                                                                                                                        ; yes             ; Megafunction                                 ; /home/maciej/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altdpram.tdf                                                                       ;             ;
; memmodes.inc                                                                                                                                        ; yes             ; Megafunction                                 ; /home/maciej/intelFPGA_lite/19.1/quartus/libraries/others/maxplus2/memmodes.inc                                                                     ;             ;
; a_hdffe.inc                                                                                                                                         ; yes             ; Megafunction                                 ; /home/maciej/intelFPGA_lite/19.1/quartus/libraries/megafunctions/a_hdffe.inc                                                                        ;             ;
; alt_le_rden_reg.inc                                                                                                                                 ; yes             ; Megafunction                                 ; /home/maciej/intelFPGA_lite/19.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                                ;             ;
; altsyncram.inc                                                                                                                                      ; yes             ; Megafunction                                 ; /home/maciej/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.inc                                                                     ;             ;
; lpm_mux.tdf                                                                                                                                         ; yes             ; Megafunction                                 ; /home/maciej/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                                        ;             ;
; muxlut.inc                                                                                                                                          ; yes             ; Megafunction                                 ; /home/maciej/intelFPGA_lite/19.1/quartus/libraries/megafunctions/muxlut.inc                                                                         ;             ;
; bypassff.inc                                                                                                                                        ; yes             ; Megafunction                                 ; /home/maciej/intelFPGA_lite/19.1/quartus/libraries/megafunctions/bypassff.inc                                                                       ;             ;
; altshift.inc                                                                                                                                        ; yes             ; Megafunction                                 ; /home/maciej/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altshift.inc                                                                       ;             ;
; db/mux_elc.tdf                                                                                                                                      ; yes             ; Auto-Generated Megafunction                  ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/mux_elc.tdf                                                                                          ;             ;
; lpm_decode.tdf                                                                                                                                      ; yes             ; Megafunction                                 ; /home/maciej/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                                     ;             ;
; declut.inc                                                                                                                                          ; yes             ; Megafunction                                 ; /home/maciej/intelFPGA_lite/19.1/quartus/libraries/megafunctions/declut.inc                                                                         ;             ;
; lpm_compare.inc                                                                                                                                     ; yes             ; Megafunction                                 ; /home/maciej/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_compare.inc                                                                    ;             ;
; db/decode_vnf.tdf                                                                                                                                   ; yes             ; Auto-Generated Megafunction                  ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/decode_vnf.tdf                                                                                       ;             ;
; lpm_counter.tdf                                                                                                                                     ; yes             ; Megafunction                                 ; /home/maciej/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                                    ;             ;
; lpm_add_sub.inc                                                                                                                                     ; yes             ; Megafunction                                 ; /home/maciej/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                    ;             ;
; cmpconst.inc                                                                                                                                        ; yes             ; Megafunction                                 ; /home/maciej/intelFPGA_lite/19.1/quartus/libraries/megafunctions/cmpconst.inc                                                                       ;             ;
; lpm_counter.inc                                                                                                                                     ; yes             ; Megafunction                                 ; /home/maciej/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_counter.inc                                                                    ;             ;
; alt_counter_stratix.inc                                                                                                                             ; yes             ; Megafunction                                 ; /home/maciej/intelFPGA_lite/19.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                            ;             ;
; db/cntr_pai.tdf                                                                                                                                     ; yes             ; Auto-Generated Megafunction                  ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/cntr_pai.tdf                                                                                         ;             ;
; db/cmpr_g9c.tdf                                                                                                                                     ; yes             ; Auto-Generated Megafunction                  ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/cmpr_g9c.tdf                                                                                         ;             ;
; db/cntr_4vi.tdf                                                                                                                                     ; yes             ; Auto-Generated Megafunction                  ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/cntr_4vi.tdf                                                                                         ;             ;
; db/cntr_09i.tdf                                                                                                                                     ; yes             ; Auto-Generated Megafunction                  ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/cntr_09i.tdf                                                                                         ;             ;
; db/cmpr_c9c.tdf                                                                                                                                     ; yes             ; Auto-Generated Megafunction                  ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/cmpr_c9c.tdf                                                                                         ;             ;
; db/cntr_kri.tdf                                                                                                                                     ; yes             ; Auto-Generated Megafunction                  ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/cntr_kri.tdf                                                                                         ;             ;
; db/cmpr_99c.tdf                                                                                                                                     ; yes             ; Auto-Generated Megafunction                  ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/cmpr_99c.tdf                                                                                         ;             ;
; sld_rom_sr.vhd                                                                                                                                      ; yes             ; Encrypted Megafunction                       ; /home/maciej/intelFPGA_lite/19.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                     ;             ;
; sld_hub.vhd                                                                                                                                         ; yes             ; Encrypted Megafunction                       ; /home/maciej/intelFPGA_lite/19.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                        ; altera_sld  ;
; db/ip/sld4d198435/alt_sld_fab.v                                                                                                                     ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/sld4d198435/alt_sld_fab.v                                                                         ; alt_sld_fab ;
; db/ip/sld4d198435/submodules/alt_sld_fab_alt_sld_fab.v                                                                                              ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/sld4d198435/submodules/alt_sld_fab_alt_sld_fab.v                                                  ; alt_sld_fab ;
; db/ip/sld4d198435/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                                                                       ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/sld4d198435/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                           ; alt_sld_fab ;
; db/ip/sld4d198435/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                                                                    ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/sld4d198435/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                        ; alt_sld_fab ;
; db/ip/sld4d198435/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                                                                  ; yes             ; Encrypted Auto-Found VHDL File               ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/sld4d198435/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                      ; alt_sld_fab ;
; db/ip/sld4d198435/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                                                                    ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/sld4d198435/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                        ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                                                                                    ; yes             ; Encrypted Megafunction                       ; /home/maciej/intelFPGA_lite/19.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                   ;             ;
; db/altsyncram_nio1.tdf                                                                                                                              ; yes             ; Auto-Generated Megafunction                  ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/altsyncram_nio1.tdf                                                                                  ;             ;
; db/altsyncram_3po1.tdf                                                                                                                              ; yes             ; Auto-Generated Megafunction                  ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/altsyncram_3po1.tdf                                                                                  ;             ;
; db/altsyncram_dfo1.tdf                                                                                                                              ; yes             ; Auto-Generated Megafunction                  ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/altsyncram_dfo1.tdf                                                                                  ;             ;
; db/altsyncram_40n1.tdf                                                                                                                              ; yes             ; Auto-Generated Megafunction                  ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/altsyncram_40n1.tdf                                                                                  ;             ;
; db/altsyncram_g0n1.tdf                                                                                                                              ; yes             ; Auto-Generated Megafunction                  ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/altsyncram_g0n1.tdf                                                                                  ;             ;
; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/platform.v                                                                     ; yes             ; Auto-Found Verilog HDL File                  ; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/platform.v                                                                     ; platform    ;
; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/adder.sv                                                            ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/adder.sv                                                            ; platform    ;
; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_avalon_packets_to_master.v                                   ; yes             ; Auto-Found Verilog HDL File                  ; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_avalon_packets_to_master.v                                   ; platform    ;
; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_avalon_sc_fifo.v                                             ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_avalon_sc_fifo.v                                             ; platform    ;
; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_avalon_st_bytes_to_packets.v                                 ; yes             ; Auto-Found Verilog HDL File                  ; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_avalon_st_bytes_to_packets.v                                 ; platform    ;
; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_avalon_st_clock_crosser.v                                    ; yes             ; Auto-Found Verilog HDL File                  ; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_avalon_st_clock_crosser.v                                    ; platform    ;
; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_avalon_st_idle_inserter.v                                    ; yes             ; Auto-Found Verilog HDL File                  ; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_avalon_st_idle_inserter.v                                    ; platform    ;
; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_avalon_st_idle_remover.v                                     ; yes             ; Auto-Found Verilog HDL File                  ; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_avalon_st_idle_remover.v                                     ; platform    ;
; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_avalon_st_jtag_interface.v                                   ; yes             ; Auto-Found Verilog HDL File                  ; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_avalon_st_jtag_interface.v                                   ; platform    ;
; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_avalon_st_packets_to_bytes.v                                 ; yes             ; Auto-Found Verilog HDL File                  ; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_avalon_st_packets_to_bytes.v                                 ; platform    ;
; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_avalon_st_pipeline_base.v                                    ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_avalon_st_pipeline_base.v                                    ; platform    ;
; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_jtag_dc_streaming.v                                          ; yes             ; Auto-Found Verilog HDL File                  ; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_jtag_dc_streaming.v                                          ; platform    ;
; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_jtag_sld_node.v                                              ; yes             ; Auto-Found Verilog HDL File                  ; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_jtag_sld_node.v                                              ; platform    ;
; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_jtag_streaming.v                                             ; yes             ; Auto-Found Verilog HDL File                  ; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_jtag_streaming.v                                             ; platform    ;
; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_merlin_arbitrator.sv                                         ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_merlin_arbitrator.sv                                         ; platform    ;
; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_merlin_burst_adapter.sv                                      ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_merlin_burst_adapter.sv                                      ; platform    ;
; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_merlin_burst_adapter_uncmpr.sv                               ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_merlin_burst_adapter_uncmpr.sv                               ; platform    ;
; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_merlin_burst_uncompressor.sv                                 ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_merlin_burst_uncompressor.sv                                 ; platform    ;
; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_merlin_master_agent.sv                                       ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_merlin_master_agent.sv                                       ; platform    ;
; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_merlin_master_translator.sv                                  ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_merlin_master_translator.sv                                  ; platform    ;
; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_merlin_slave_agent.sv                                        ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_merlin_slave_agent.sv                                        ; platform    ;
; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_merlin_slave_translator.sv                                   ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_merlin_slave_translator.sv                                   ; platform    ;
; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_merlin_traffic_limiter.sv                                    ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_merlin_traffic_limiter.sv                                    ; platform    ;
; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_merlin_width_adapter.sv                                      ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_merlin_width_adapter.sv                                      ; platform    ;
; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_reset_controller.v                                           ; yes             ; Auto-Found Verilog HDL File                  ; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_reset_controller.v                                           ; platform    ;
; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_reset_synchronizer.v                                         ; yes             ; Auto-Found Verilog HDL File                  ; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_reset_synchronizer.v                                         ; platform    ;
; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_std_synchronizer_nocut.v                                     ; yes             ; Auto-Found Verilog HDL File                  ; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_std_synchronizer_nocut.v                                     ; platform    ;
; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_up_avalon_reset_from_locked_signal.v                         ; yes             ; Auto-Found Verilog HDL File                  ; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_up_avalon_reset_from_locked_signal.v                         ; platform    ;
; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/alu.sv                                                              ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/alu.sv                                                              ; platform    ;
; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/alu_control.sv                                                      ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/alu_control.sv                                                      ; platform    ;
; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/config.sv                                                           ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/config.sv                                                           ; platform    ;
; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/constants.sv                                                        ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/constants.sv                                                        ; platform    ;
; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/control_transfer.sv                                                 ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/control_transfer.sv                                                 ; platform    ;
; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/data_memory_interface.sv                                            ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/data_memory_interface.sv                                            ; platform    ;
; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/immediate_generator.sv                                              ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/immediate_generator.sv                                              ; platform    ;
; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/instruction_decoder.sv                                              ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/instruction_decoder.sv                                              ; platform    ;
; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/multiplexer.sv                                                      ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/multiplexer.sv                                                      ; platform    ;
; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/multiplexer2.sv                                                     ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/multiplexer2.sv                                                     ; platform    ;
; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/multiplexer4.sv                                                     ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/multiplexer4.sv                                                     ; platform    ;
; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/multiplexer8.sv                                                     ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/multiplexer8.sv                                                     ; platform    ;
; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_jtag_master.v                                              ; yes             ; Auto-Found Verilog HDL File                  ; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_jtag_master.v                                              ; platform    ;
; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_jtag_master_b2p_adapter.sv                                 ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_jtag_master_b2p_adapter.sv                                 ; platform    ;
; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_jtag_master_p2b_adapter.sv                                 ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_jtag_master_p2b_adapter.sv                                 ; platform    ;
; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_jtag_master_timing_adt.sv                                  ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_jtag_master_timing_adt.sv                                  ; platform    ;
; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_ledr.v                                                     ; yes             ; Auto-Found Verilog HDL File                  ; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_ledr.v                                                     ; platform    ;
; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0.v                                        ; yes             ; Auto-Found Verilog HDL File                  ; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0.v                                        ; platform    ;
; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_avalon_st_adapter.v                      ; yes             ; Auto-Found Verilog HDL File                  ; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_avalon_st_adapter.v                      ; platform    ;
; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_avalon_st_adapter_001.v                  ; yes             ; Auto-Found Verilog HDL File                  ; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_avalon_st_adapter_001.v                  ; platform    ;
; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv ; platform    ;
; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; platform    ;
; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_cmd_demux.sv                             ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_cmd_demux.sv                             ; platform    ;
; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_cmd_demux_001.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_cmd_demux_001.sv                         ; platform    ;
; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_cmd_demux_002.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_cmd_demux_002.sv                         ; platform    ;
; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_cmd_mux.sv                               ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_cmd_mux.sv                               ; platform    ;
; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_router.sv                                ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_router.sv                                ; platform    ;
; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_router_001.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_router_001.sv                            ; platform    ;
; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_router_002.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_router_002.sv                            ; platform    ;
; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_router_003.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_router_003.sv                            ; platform    ;
; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_router_004.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_router_004.sv                            ; platform    ;
; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_router_007.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_router_007.sv                            ; platform    ;
; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_rsp_demux.sv                             ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_rsp_demux.sv                             ; platform    ;
; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_rsp_mux.sv                               ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_rsp_mux.sv                               ; platform    ;
; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_rsp_mux_001.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_rsp_mux_001.sv                           ; platform    ;
; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_rsp_mux_002.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_rsp_mux_002.sv                           ; platform    ;
; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_riscv_data.hex                                             ; yes             ; Auto-Found Hexadecimal (Intel-Format) File   ; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_riscv_data.hex                                             ; platform    ;
; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_riscv_data.v                                               ; yes             ; Auto-Found Verilog HDL File                  ; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_riscv_data.v                                               ; platform    ;
; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_riscv_sdram.v                                              ; yes             ; Auto-Found Verilog HDL File                  ; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_riscv_sdram.v                                              ; platform    ;
; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_riscv_text.hex                                             ; yes             ; Auto-Found Hexadecimal (Intel-Format) File   ; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_riscv_text.hex                                             ; platform    ;
; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_riscv_text.v                                               ; yes             ; Auto-Found Verilog HDL File                  ; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_riscv_text.v                                               ; platform    ;
; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_sw.v                                                       ; yes             ; Auto-Found Verilog HDL File                  ; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_sw.v                                                       ; platform    ;
; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_sys_sdram_pll.v                                            ; yes             ; Auto-Found Verilog HDL File                  ; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_sys_sdram_pll.v                                            ; platform    ;
; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_sys_sdram_pll_sys_pll.v                                    ; yes             ; Auto-Found Verilog HDL File                  ; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_sys_sdram_pll_sys_pll.v                                    ; platform    ;
; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/regfile.sv                                                          ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/regfile.sv                                                          ; platform    ;
; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/register.sv                                                         ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/register.sv                                                         ; platform    ;
; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/riscv_core.sv                                                       ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/riscv_core.sv                                                       ; platform    ;
; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/singlecycle_control.sv                                              ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/singlecycle_control.sv                                              ; platform    ;
; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/singlecycle_ctlpath.sv                                              ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/singlecycle_ctlpath.sv                                              ; platform    ;
; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/singlecycle_datapath.sv                                             ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/singlecycle_datapath.sv                                             ; platform    ;
; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/text_memory_interface.sv                                            ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/text_memory_interface.sv                                            ; platform    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                                                  ;
+---------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                                          ;
+---------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 8996                                                                                                                           ;
;                                             ;                                                                                                                                ;
; Combinational ALUT usage for logic          ; 12038                                                                                                                          ;
;     -- 7 input functions                    ; 475                                                                                                                            ;
;     -- 6 input functions                    ; 4148                                                                                                                           ;
;     -- 5 input functions                    ; 760                                                                                                                            ;
;     -- 4 input functions                    ; 1059                                                                                                                           ;
;     -- <=3 input functions                  ; 5596                                                                                                                           ;
;                                             ;                                                                                                                                ;
; Dedicated logic registers                   ; 12075                                                                                                                          ;
;                                             ;                                                                                                                                ;
; I/O pins                                    ; 109                                                                                                                            ;
; Total MLAB memory bits                      ; 0                                                                                                                              ;
; Total block memory bits                     ; 1732032                                                                                                                        ;
;                                             ;                                                                                                                                ;
; Total DSP Blocks                            ; 0                                                                                                                              ;
;                                             ;                                                                                                                                ;
; Total PLLs                                  ; 2                                                                                                                              ;
;     -- PLLs                                 ; 2                                                                                                                              ;
;                                             ;                                                                                                                                ;
; Maximum fan-out node                        ; platform:u0|platform_sys_sdram_pll:sys_sdram_pll|platform_sys_sdram_pll_sys_pll:sys_pll|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 13404                                                                                                                          ;
; Total fan-out                               ; 126108                                                                                                                         ;
; Average fan-out                             ; 4.69                                                                                                                           ;
+---------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                    ; Entity Name                              ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+--------------+
; |riscv_test                                                                                                                             ; 12038 (1)           ; 12075 (0)                 ; 1732032           ; 0          ; 109  ; 0            ; |riscv_test                                                                                                                                                                                                                                                                                                                                            ; riscv_test                               ; work         ;
;    |platform:u0|                                                                                                                        ; 11496 (0)           ; 9616 (0)                  ; 1709888           ; 0          ; 0    ; 0            ; |riscv_test|platform:u0                                                                                                                                                                                                                                                                                                                                ; platform                                 ; platform     ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 7 (6)               ; 16 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                     ; altera_reset_controller                  ; platform     ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                      ; altera_reset_synchronizer                ; platform     ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                          ; altera_reset_synchronizer                ; platform     ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                         ; altera_reset_controller                  ; platform     ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                              ; altera_reset_synchronizer                ; platform     ;
;       |instruction_cache:instruction_cache_0|                                                                                           ; 8342 (5668)         ; 7271 (6718)               ; 136384            ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|instruction_cache:instruction_cache_0                                                                                                                                                                                                                                                                                          ; instruction_cache                        ; platform     ;
;          |altsyncram:LRU_rtl_0|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 192               ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|instruction_cache:instruction_cache_0|altsyncram:LRU_rtl_0                                                                                                                                                                                                                                                                     ; altsyncram                               ; work         ;
;             |altsyncram_dfo1:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 192               ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|instruction_cache:instruction_cache_0|altsyncram:LRU_rtl_0|altsyncram_dfo1:auto_generated                                                                                                                                                                                                                                      ; altsyncram_dfo1                          ; work         ;
;          |altsyncram:MEM_T_rtl_0|                                                                                                       ; 0 (0)               ; 0 (0)                     ; 5120              ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|instruction_cache:instruction_cache_0|altsyncram:MEM_T_rtl_0                                                                                                                                                                                                                                                                   ; altsyncram                               ; work         ;
;             |altsyncram_nio1:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 5120              ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|instruction_cache:instruction_cache_0|altsyncram:MEM_T_rtl_0|altsyncram_nio1:auto_generated                                                                                                                                                                                                                                    ; altsyncram_nio1                          ; work         ;
;          |altsyncram:MEM_rtl_0|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|instruction_cache:instruction_cache_0|altsyncram:MEM_rtl_0                                                                                                                                                                                                                                                                     ; altsyncram                               ; work         ;
;             |altsyncram_3po1:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|instruction_cache:instruction_cache_0|altsyncram:MEM_rtl_0|altsyncram_3po1:auto_generated                                                                                                                                                                                                                                      ; altsyncram_3po1                          ; work         ;
;          |get_position_for_new_lane:get_lane_to_replace|                                                                                ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|instruction_cache:instruction_cache_0|get_position_for_new_lane:get_lane_to_replace                                                                                                                                                                                                                                            ; get_position_for_new_lane                ; platform     ;
;          |get_tag_index:get_lane_add_and_tag_hit|                                                                                       ; 39 (39)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|instruction_cache:instruction_cache_0|get_tag_index:get_lane_add_and_tag_hit                                                                                                                                                                                                                                                   ; get_tag_index                            ; platform     ;
;          |instruction_cache_memory:memory_interface|                                                                                    ; 504 (504)           ; 553 (553)                 ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface                                                                                                                                                                                                                                                ; instruction_cache_memory                 ; platform     ;
;          |update_data_lane:get_new_data_lane|                                                                                           ; 2048 (2048)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|instruction_cache:instruction_cache_0|update_data_lane:get_new_data_lane                                                                                                                                                                                                                                                       ; update_data_lane                         ; platform     ;
;          |update_tag_lane:get_new_tag_lane|                                                                                             ; 80 (80)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|instruction_cache:instruction_cache_0|update_tag_lane:get_new_tag_lane                                                                                                                                                                                                                                                         ; update_tag_lane                          ; platform     ;
;       |platform_jtag_master:jtag_master|                                                                                                ; 606 (0)             ; 470 (0)                   ; 512               ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_jtag_master:jtag_master                                                                                                                                                                                                                                                                                               ; platform_jtag_master                     ; platform     ;
;          |altera_avalon_packets_to_master:transacto|                                                                                    ; 263 (0)             ; 152 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto                                                                                                                                                                                                                                                     ; altera_avalon_packets_to_master          ; platform     ;
;             |packets_to_master:p2m|                                                                                                     ; 263 (263)           ; 152 (152)                 ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m                                                                                                                                                                                                                               ; packets_to_master                        ; platform     ;
;          |altera_avalon_sc_fifo:fifo|                                                                                                   ; 26 (26)             ; 24 (24)                   ; 512               ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                    ; platform     ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                               ; altsyncram                               ; work         ;
;                |altsyncram_g0n1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated                                                                                                                                                                                                                ; altsyncram_g0n1                          ; work         ;
;          |altera_avalon_st_bytes_to_packets:b2p|                                                                                        ; 13 (13)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                                                                                                                                         ; altera_avalon_st_bytes_to_packets        ; platform     ;
;          |altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|                                                             ; 280 (0)             ; 264 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                                                                                                                                              ; altera_avalon_st_jtag_interface          ; platform     ;
;             |altera_jtag_dc_streaming:normal.jtag_dc_streaming|                                                                         ; 277 (0)             ; 264 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming                                                                                                                                                                            ; altera_jtag_dc_streaming                 ; platform     ;
;                |altera_avalon_st_clock_crosser:sink_crosser|                                                                            ; 9 (4)               ; 47 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser                                                                                                                                ; altera_avalon_st_clock_crosser           ; platform     ;
;                   |altera_avalon_st_pipeline_base:output_stage|                                                                         ; 5 (5)               ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage                                                                                    ; altera_avalon_st_pipeline_base           ; platform     ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                           ; altera_std_synchronizer_nocut            ; platform     ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                           ; altera_std_synchronizer_nocut            ; platform     ;
;                |altera_jtag_src_crosser:source_crosser|                                                                                 ; 1 (0)               ; 27 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser                                                                                                                                     ; altera_jtag_src_crosser                  ; platform     ;
;                   |altera_jtag_control_signal_crosser:crosser|                                                                          ; 1 (1)               ; 9 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser                                                                                          ; altera_jtag_control_signal_crosser       ; platform     ;
;                      |altera_std_synchronizer:synchronizer|                                                                             ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer                                                     ; altera_std_synchronizer                  ; work         ;
;                |altera_jtag_streaming:jtag_streaming|                                                                                   ; 267 (261)           ; 187 (168)                 ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming                                                                                                                                       ; altera_jtag_streaming                    ; platform     ;
;                   |altera_avalon_st_idle_inserter:idle_inserter|                                                                        ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter                                                                                          ; altera_avalon_st_idle_inserter           ; platform     ;
;                   |altera_avalon_st_idle_remover:idle_remover|                                                                          ; 4 (4)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover                                                                                            ; altera_avalon_st_idle_remover            ; platform     ;
;                   |altera_std_synchronizer:clock_sense_reset_n_synchronizer|                                                            ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer                                                                              ; altera_std_synchronizer                  ; work         ;
;                   |altera_std_synchronizer:clock_sensor_synchronizer|                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer                                                                                     ; altera_std_synchronizer                  ; work         ;
;                   |altera_std_synchronizer:clock_to_sample_div2_synchronizer|                                                           ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer                                                                             ; altera_std_synchronizer                  ; work         ;
;                   |altera_std_synchronizer:reset_to_sample_synchronizer|                                                                ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer                                                                                  ; altera_std_synchronizer                  ; work         ;
;                |altera_std_synchronizer:synchronizer|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer                                                                                                                                       ; altera_std_synchronizer                  ; work         ;
;             |altera_jtag_sld_node:node|                                                                                                 ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node                                                                                                                                                                                                    ; altera_jtag_sld_node                     ; platform     ;
;                |sld_virtual_jtag_basic:sld_virtual_jtag_component|                                                                      ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component                                                                                                                                                  ; sld_virtual_jtag_basic                   ; work         ;
;          |altera_avalon_st_packets_to_bytes:p2b|                                                                                        ; 24 (24)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                                                                                                                                         ; altera_avalon_st_packets_to_bytes        ; platform     ;
;          |altera_reset_controller:rst_controller|                                                                                       ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_jtag_master:jtag_master|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                        ; altera_reset_controller                  ; platform     ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                             ; altera_reset_synchronizer                ; platform     ;
;       |platform_ledr:ledr|                                                                                                              ; 14 (14)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_ledr:ledr                                                                                                                                                                                                                                                                                                             ; platform_ledr                            ; platform     ;
;       |platform_mm_interconnect_0:mm_interconnect_0|                                                                                    ; 855 (0)             ; 528 (0)                   ; 128               ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                   ; platform_mm_interconnect_0               ; platform     ;
;          |altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|                                                                                 ; 9 (9)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                    ; platform     ;
;          |altera_avalon_sc_fifo:riscv_data_s1_agent_rsp_fifo|                                                                           ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_data_s1_agent_rsp_fifo                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                    ; platform     ;
;          |altera_avalon_sc_fifo:riscv_sdram_s1_agent_rdata_fifo|                                                                        ; 14 (14)             ; 26 (26)                   ; 128               ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rdata_fifo                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                    ; platform     ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 128               ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                        ; altsyncram                               ; work         ;
;                |altsyncram_40n1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 128               ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated                                                                                                                                                                         ; altsyncram_40n1                          ; work         ;
;          |altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|                                                                          ; 24 (24)             ; 56 (56)                   ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                    ; platform     ;
;          |altera_avalon_sc_fifo:riscv_text_s1_agent_rsp_fifo|                                                                           ; 20 (20)             ; 34 (34)                   ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_text_s1_agent_rsp_fifo                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                    ; platform     ;
;          |altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|                                                                                   ; 8 (8)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                    ; platform     ;
;          |altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|                                                                      ; 110 (0)             ; 99 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter                                                                                                                                                                                                                           ; altera_merlin_burst_adapter              ; platform     ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 110 (110)           ; 99 (99)                   ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                           ; altera_merlin_burst_adapter_13_1         ; platform     ;
;          |altera_merlin_master_agent:instruction_cache_0_memory_agent|                                                                  ; 4 (4)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:instruction_cache_0_memory_agent                                                                                                                                                                                                                       ; altera_merlin_master_agent               ; platform     ;
;          |altera_merlin_master_agent:jtag_master_master_agent|                                                                          ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:jtag_master_master_agent                                                                                                                                                                                                                               ; altera_merlin_master_agent               ; platform     ;
;          |altera_merlin_master_agent:riscv_simple_sv_0_data_master_agent|                                                               ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:riscv_simple_sv_0_data_master_agent                                                                                                                                                                                                                    ; altera_merlin_master_agent               ; platform     ;
;          |altera_merlin_master_translator:instruction_cache_0_memory_translator|                                                        ; 36 (36)             ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:instruction_cache_0_memory_translator                                                                                                                                                                                                             ; altera_merlin_master_translator          ; platform     ;
;          |altera_merlin_slave_agent:ledr_s1_agent|                                                                                      ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ledr_s1_agent                                                                                                                                                                                                                                           ; altera_merlin_slave_agent                ; platform     ;
;          |altera_merlin_slave_agent:riscv_data_s1_agent|                                                                                ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:riscv_data_s1_agent                                                                                                                                                                                                                                     ; altera_merlin_slave_agent                ; platform     ;
;          |altera_merlin_slave_agent:riscv_sdram_s1_agent|                                                                               ; 16 (13)             ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:riscv_sdram_s1_agent                                                                                                                                                                                                                                    ; altera_merlin_slave_agent                ; platform     ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:riscv_sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                      ; altera_merlin_burst_uncompressor         ; platform     ;
;          |altera_merlin_slave_agent:riscv_text_s1_agent|                                                                                ; 25 (4)              ; 11 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:riscv_text_s1_agent                                                                                                                                                                                                                                     ; altera_merlin_slave_agent                ; platform     ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 21 (21)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:riscv_text_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                       ; altera_merlin_burst_uncompressor         ; platform     ;
;          |altera_merlin_slave_agent:sw_s1_agent|                                                                                        ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent                                                                                                                                                                                                                                             ; altera_merlin_slave_agent                ; platform     ;
;          |altera_merlin_slave_translator:ledr_s1_translator|                                                                            ; 5 (5)               ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledr_s1_translator                                                                                                                                                                                                                                 ; altera_merlin_slave_translator           ; platform     ;
;          |altera_merlin_slave_translator:riscv_data_s1_translator|                                                                      ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:riscv_data_s1_translator                                                                                                                                                                                                                           ; altera_merlin_slave_translator           ; platform     ;
;          |altera_merlin_slave_translator:riscv_text_s1_translator|                                                                      ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:riscv_text_s1_translator                                                                                                                                                                                                                           ; altera_merlin_slave_translator           ; platform     ;
;          |altera_merlin_slave_translator:sw_s1_translator|                                                                              ; 3 (3)               ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator                                                                                                                                                                                                                                   ; altera_merlin_slave_translator           ; platform     ;
;          |altera_merlin_traffic_limiter:jtag_master_master_limiter|                                                                     ; 15 (15)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:jtag_master_master_limiter                                                                                                                                                                                                                          ; altera_merlin_traffic_limiter            ; platform     ;
;          |altera_merlin_traffic_limiter:riscv_simple_sv_0_data_master_limiter|                                                          ; 12 (12)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:riscv_simple_sv_0_data_master_limiter                                                                                                                                                                                                               ; altera_merlin_traffic_limiter            ; platform     ;
;          |altera_merlin_width_adapter:instruction_cache_0_memory_to_riscv_text_s1_cmd_width_adapter|                                    ; 13 (13)             ; 22 (22)                   ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_cache_0_memory_to_riscv_text_s1_cmd_width_adapter                                                                                                                                                                                         ; altera_merlin_width_adapter              ; platform     ;
;          |altera_merlin_width_adapter:jtag_master_master_to_riscv_sdram_s1_cmd_width_adapter|                                           ; 4 (4)               ; 46 (46)                   ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_to_riscv_sdram_s1_cmd_width_adapter                                                                                                                                                                                                ; altera_merlin_width_adapter              ; platform     ;
;          |altera_merlin_width_adapter:riscv_sdram_s1_to_jtag_master_master_rsp_width_adapter|                                           ; 18 (18)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_sdram_s1_to_jtag_master_master_rsp_width_adapter                                                                                                                                                                                                ; altera_merlin_width_adapter              ; platform     ;
;          |altera_merlin_width_adapter:riscv_sdram_s1_to_riscv_simple_sv_0_data_master_rsp_width_adapter|                                ; 17 (17)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_sdram_s1_to_riscv_simple_sv_0_data_master_rsp_width_adapter                                                                                                                                                                                     ; altera_merlin_width_adapter              ; platform     ;
;          |altera_merlin_width_adapter:riscv_simple_sv_0_data_master_to_riscv_sdram_s1_cmd_width_adapter|                                ; 4 (4)               ; 46 (46)                   ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_simple_sv_0_data_master_to_riscv_sdram_s1_cmd_width_adapter                                                                                                                                                                                     ; altera_merlin_width_adapter              ; platform     ;
;          |altera_merlin_width_adapter:riscv_text_s1_to_instruction_cache_0_memory_rsp_width_adapter|                                    ; 97 (97)             ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_text_s1_to_instruction_cache_0_memory_rsp_width_adapter                                                                                                                                                                                         ; altera_merlin_width_adapter              ; platform     ;
;          |platform_mm_interconnect_0_cmd_demux:cmd_demux|                                                                               ; 14 (14)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                    ; platform_mm_interconnect_0_cmd_demux     ; platform     ;
;          |platform_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                       ; 15 (15)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                            ; platform_mm_interconnect_0_cmd_demux_001 ; platform     ;
;          |platform_mm_interconnect_0_cmd_mux:cmd_mux|                                                                                   ; 94 (89)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                        ; platform_mm_interconnect_0_cmd_mux       ; platform     ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 5 (5)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                           ; altera_merlin_arbitrator                 ; platform     ;
;          |platform_mm_interconnect_0_cmd_mux_001:cmd_mux_001|                                                                           ; 23 (17)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                                                                                                ; platform_mm_interconnect_0_cmd_mux_001   ; platform     ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 6 (6)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                   ; altera_merlin_arbitrator                 ; platform     ;
;          |platform_mm_interconnect_0_cmd_mux_001:cmd_mux_002|                                                                           ; 13 (7)              ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux_001:cmd_mux_002                                                                                                                                                                                                                                ; platform_mm_interconnect_0_cmd_mux_001   ; platform     ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 6 (6)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                   ; altera_merlin_arbitrator                 ; platform     ;
;          |platform_mm_interconnect_0_cmd_mux_001:cmd_mux_003|                                                                           ; 49 (45)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux_001:cmd_mux_003                                                                                                                                                                                                                                ; platform_mm_interconnect_0_cmd_mux_001   ; platform     ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                   ; altera_merlin_arbitrator                 ; platform     ;
;          |platform_mm_interconnect_0_router:router|                                                                                     ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router:router                                                                                                                                                                                                                                          ; platform_mm_interconnect_0_router        ; platform     ;
;          |platform_mm_interconnect_0_router_001:router_001|                                                                             ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                  ; platform_mm_interconnect_0_router_001    ; platform     ;
;          |platform_mm_interconnect_0_rsp_demux:rsp_demux|                                                                               ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                    ; platform_mm_interconnect_0_rsp_demux     ; platform     ;
;          |platform_mm_interconnect_0_rsp_demux_001:rsp_demux_001|                                                                       ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                                                                                                                                                            ; platform_mm_interconnect_0_rsp_demux_001 ; platform     ;
;          |platform_mm_interconnect_0_rsp_demux_001:rsp_demux_002|                                                                       ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_demux_001:rsp_demux_002                                                                                                                                                                                                                            ; platform_mm_interconnect_0_rsp_demux_001 ; platform     ;
;          |platform_mm_interconnect_0_rsp_demux_001:rsp_demux_003|                                                                       ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_demux_001:rsp_demux_003                                                                                                                                                                                                                            ; platform_mm_interconnect_0_rsp_demux_001 ; platform     ;
;          |platform_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                   ; 43 (43)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                        ; platform_mm_interconnect_0_rsp_mux       ; platform     ;
;          |platform_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                           ; 54 (54)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                ; platform_mm_interconnect_0_rsp_mux_001   ; platform     ;
;       |platform_mm_interconnect_1:mm_interconnect_1|                                                                                    ; 7 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_mm_interconnect_1:mm_interconnect_1                                                                                                                                                                                                                                                                                   ; platform_mm_interconnect_1               ; platform     ;
;          |altera_avalon_sc_fifo:instruction_cache_0_core_agent_rsp_fifo|                                                                ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:instruction_cache_0_core_agent_rsp_fifo                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                    ; platform     ;
;          |altera_merlin_master_agent:riscv_simple_sv_0_text_master_agent|                                                               ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:riscv_simple_sv_0_text_master_agent                                                                                                                                                                                                                    ; altera_merlin_master_agent               ; platform     ;
;       |platform_riscv_data:riscv_data|                                                                                                  ; 36 (0)              ; 2 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_riscv_data:riscv_data                                                                                                                                                                                                                                                                                                 ; platform_riscv_data                      ; platform     ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 36 (0)              ; 2 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_riscv_data:riscv_data|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                       ; altsyncram                               ; work         ;
;             |altsyncram_cum1:auto_generated|                                                                                            ; 36 (0)              ; 2 (2)                     ; 1048576           ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_riscv_data:riscv_data|altsyncram:the_altsyncram|altsyncram_cum1:auto_generated                                                                                                                                                                                                                                        ; altsyncram_cum1                          ; work         ;
;                |decode_8la:decode3|                                                                                                     ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_riscv_data:riscv_data|altsyncram:the_altsyncram|altsyncram_cum1:auto_generated|decode_8la:decode3                                                                                                                                                                                                                     ; decode_8la                               ; work         ;
;                |mux_5hb:mux2|                                                                                                           ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_riscv_data:riscv_data|altsyncram:the_altsyncram|altsyncram_cum1:auto_generated|mux_5hb:mux2                                                                                                                                                                                                                           ; mux_5hb                                  ; work         ;
;       |platform_riscv_sdram:riscv_sdram|                                                                                                ; 201 (150)           ; 244 (154)                 ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_riscv_sdram:riscv_sdram                                                                                                                                                                                                                                                                                               ; platform_riscv_sdram                     ; platform     ;
;          |platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|                                          ; 51 (51)             ; 90 (90)                   ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module                                                                                                                                                                                                           ; platform_riscv_sdram_input_efifo_module  ; platform     ;
;       |platform_riscv_text:riscv_text|                                                                                                  ; 8 (0)               ; 1 (0)                     ; 524288            ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_riscv_text:riscv_text                                                                                                                                                                                                                                                                                                 ; platform_riscv_text                      ; platform     ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 8 (0)               ; 1 (0)                     ; 524288            ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_riscv_text:riscv_text|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                       ; altsyncram                               ; work         ;
;             |altsyncram_evm1:auto_generated|                                                                                            ; 8 (0)               ; 1 (1)                     ; 524288            ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_riscv_text:riscv_text|altsyncram:the_altsyncram|altsyncram_evm1:auto_generated                                                                                                                                                                                                                                        ; altsyncram_evm1                          ; work         ;
;                |decode_5la:decode3|                                                                                                     ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_riscv_text:riscv_text|altsyncram:the_altsyncram|altsyncram_evm1:auto_generated|decode_5la:decode3                                                                                                                                                                                                                     ; decode_5la                               ; work         ;
;                |mux_2hb:mux2|                                                                                                           ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_riscv_text:riscv_text|altsyncram:the_altsyncram|altsyncram_evm1:auto_generated|mux_2hb:mux2                                                                                                                                                                                                                           ; mux_2hb                                  ; work         ;
;       |platform_sw:sw|                                                                                                                  ; 11 (11)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_sw:sw                                                                                                                                                                                                                                                                                                                 ; platform_sw                              ; platform     ;
;       |platform_sys_sdram_pll:sys_sdram_pll|                                                                                            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_sys_sdram_pll:sys_sdram_pll                                                                                                                                                                                                                                                                                           ; platform_sys_sdram_pll                   ; platform     ;
;          |platform_sys_sdram_pll_sys_pll:sys_pll|                                                                                       ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_sys_sdram_pll:sys_sdram_pll|platform_sys_sdram_pll_sys_pll:sys_pll                                                                                                                                                                                                                                                    ; platform_sys_sdram_pll_sys_pll           ; platform     ;
;             |altera_pll:altera_pll_i|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_sys_sdram_pll:sys_sdram_pll|platform_sys_sdram_pll_sys_pll:sys_pll|altera_pll:altera_pll_i                                                                                                                                                                                                                            ; altera_pll                               ; work         ;
;       |riscv_core:riscv_simple_sv_0|                                                                                                    ; 1409 (0)            ; 1058 (0)                  ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|riscv_core:riscv_simple_sv_0                                                                                                                                                                                                                                                                                                   ; riscv_core                               ; platform     ;
;          |data_memory_interface:data_memory_interface|                                                                                  ; 43 (43)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|riscv_core:riscv_simple_sv_0|data_memory_interface:data_memory_interface                                                                                                                                                                                                                                                       ; data_memory_interface                    ; platform     ;
;          |singlecycle_ctlpath:singlecycle_ctlpath|                                                                                      ; 30 (3)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_ctlpath:singlecycle_ctlpath                                                                                                                                                                                                                                                           ; singlecycle_ctlpath                      ; platform     ;
;             |alu_control:alu_control|                                                                                                   ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_ctlpath:singlecycle_ctlpath|alu_control:alu_control                                                                                                                                                                                                                                   ; alu_control                              ; platform     ;
;             |control_transfer:control_transfer|                                                                                         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_ctlpath:singlecycle_ctlpath|control_transfer:control_transfer                                                                                                                                                                                                                         ; control_transfer                         ; platform     ;
;             |singlecycle_control:singlecycle_control|                                                                                   ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_ctlpath:singlecycle_ctlpath|singlecycle_control:singlecycle_control                                                                                                                                                                                                                   ; singlecycle_control                      ; platform     ;
;          |singlecycle_datapath:singlecycle_datapath|                                                                                    ; 1297 (0)            ; 1024 (0)                  ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath                                                                                                                                                                                                                                                         ; singlecycle_datapath                     ; platform     ;
;             |adder:adder_pc_plus_4|                                                                                                     ; 30 (30)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|adder:adder_pc_plus_4                                                                                                                                                                                                                                   ; adder                                    ; platform     ;
;             |adder:adder_pc_plus_immediate|                                                                                             ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|adder:adder_pc_plus_immediate                                                                                                                                                                                                                           ; adder                                    ; platform     ;
;             |alu:alu|                                                                                                                   ; 390 (390)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|alu:alu                                                                                                                                                                                                                                                 ; alu                                      ; platform     ;
;             |immediate_generator:immediate_generator|                                                                                   ; 42 (42)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|immediate_generator:immediate_generator                                                                                                                                                                                                                 ; immediate_generator                      ; platform     ;
;             |multiplexer2:mux_operand_a|                                                                                                ; 32 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|multiplexer2:mux_operand_a                                                                                                                                                                                                                              ; multiplexer2                             ; platform     ;
;                |multiplexer:multiplexer|                                                                                                ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|multiplexer2:mux_operand_a|multiplexer:multiplexer                                                                                                                                                                                                      ; multiplexer                              ; platform     ;
;             |multiplexer2:mux_operand_b|                                                                                                ; 32 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|multiplexer2:mux_operand_b                                                                                                                                                                                                                              ; multiplexer2                             ; platform     ;
;                |multiplexer:multiplexer|                                                                                                ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|multiplexer2:mux_operand_b|multiplexer:multiplexer                                                                                                                                                                                                      ; multiplexer                              ; platform     ;
;             |multiplexer4:mux_next_pc_select|                                                                                           ; 32 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|multiplexer4:mux_next_pc_select                                                                                                                                                                                                                         ; multiplexer4                             ; platform     ;
;                |multiplexer:multiplexer|                                                                                                ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|multiplexer4:mux_next_pc_select|multiplexer:multiplexer                                                                                                                                                                                                 ; multiplexer                              ; platform     ;
;             |multiplexer8:mux_reg_writeback|                                                                                            ; 82 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|multiplexer8:mux_reg_writeback                                                                                                                                                                                                                          ; multiplexer8                             ; platform     ;
;                |multiplexer:multiplexer|                                                                                                ; 82 (82)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|multiplexer8:mux_reg_writeback|multiplexer:multiplexer                                                                                                                                                                                                  ; multiplexer                              ; platform     ;
;             |regfile:regfile|                                                                                                           ; 620 (620)           ; 992 (992)                 ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile                                                                                                                                                                                                                                         ; regfile                                  ; platform     ;
;             |register:program_counter|                                                                                                  ; 5 (5)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|register:program_counter                                                                                                                                                                                                                                ; register                                 ; platform     ;
;          |text_memory_interface:text_memory_interface|                                                                                  ; 39 (39)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|riscv_core:riscv_simple_sv_0|text_memory_interface:text_memory_interface                                                                                                                                                                                                                                                       ; text_memory_interface                    ; platform     ;
;    |sld_hub:auto_hub|                                                                                                                   ; 119 (1)             ; 108 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                                  ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 118 (0)             ; 108 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input              ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 118 (0)             ; 108 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                              ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 118 (1)             ; 108 (6)                   ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab                  ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 117 (0)             ; 102 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric        ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 117 (80)            ; 102 (74)                  ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                             ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 17 (17)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                               ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 20 (20)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                           ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 422 (2)             ; 2351 (346)                ; 22144             ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                            ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 420 (0)             ; 2005 (0)                  ; 22144             ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                       ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 420 (67)            ; 2005 (766)                ; 22144             ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb                      ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 46 (46)                   ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                                 ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                               ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                   ; decode_vnf                               ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 22144             ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                               ; work         ;
;                |altsyncram_se84:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 22144             ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_se84:auto_generated                                                                                                                                                 ; altsyncram_se84                          ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                             ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                             ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                            ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 58 (58)             ; 44 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                       ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 212 (1)             ; 881 (1)                   ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                          ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                             ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 173 (0)             ; 865 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger        ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 519 (519)                 ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                             ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 173 (0)             ; 346 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1      ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1      ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1      ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1      ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1      ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1      ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1      ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1      ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1      ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1      ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1      ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1      ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1      ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1      ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1      ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1      ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1      ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1      ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1      ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1      ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1      ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1      ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1      ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1      ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1      ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1      ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1      ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1      ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1      ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1      ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1      ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1      ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1      ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1      ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1      ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1      ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1      ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1      ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1      ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1      ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1      ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1      ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1      ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1      ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1      ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1      ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1      ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1      ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1      ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1      ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1      ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1      ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1      ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1      ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1      ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1      ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1      ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1      ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1      ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1      ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1      ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1      ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1      ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1      ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1      ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1      ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1      ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1      ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1      ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1      ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1      ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1      ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1      ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                                ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 38 (38)             ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr                 ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                             ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 40 (12)             ; 223 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr                   ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 10 (0)              ; 8 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                              ; work         ;
;                   |cntr_pai:auto_generated|                                                                                             ; 10 (10)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_pai:auto_generated                                                             ; cntr_pai                                 ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 7 (0)               ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                              ; work         ;
;                   |cntr_4vi:auto_generated|                                                                                             ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated                                                                                      ; cntr_4vi                                 ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                              ; work         ;
;                   |cntr_09i:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated                                                                            ; cntr_09i                                 ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                              ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                               ; cntr_kri                                 ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                             ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 1 (1)               ; 173 (173)                 ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                             ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                             ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                               ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+---------+-------------------------+
; Name                                                                                                                                                                                                  ; Type       ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF                     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+---------+-------------------------+
; platform:u0|instruction_cache:instruction_cache_0|altsyncram:LRU_rtl_0|altsyncram_dfo1:auto_generated|ALTSYNCRAM                                                                                      ; AUTO       ; Simple Dual Port ; 64           ; 3            ; 64           ; 3            ; 192     ; None                    ;
; platform:u0|instruction_cache:instruction_cache_0|altsyncram:MEM_T_rtl_0|altsyncram_nio1:auto_generated|ALTSYNCRAM                                                                                    ; AUTO       ; Simple Dual Port ; 64           ; 80           ; 64           ; 80           ; 5120    ; None                    ;
; platform:u0|instruction_cache:instruction_cache_0|altsyncram:MEM_rtl_0|altsyncram_3po1:auto_generated|ALTSYNCRAM                                                                                      ; AUTO       ; Simple Dual Port ; 64           ; 2048         ; 64           ; 2048         ; 131072  ; None                    ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ALTSYNCRAM                                                                ; AUTO       ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None                    ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ALTSYNCRAM                         ; AUTO       ; Simple Dual Port ; 8            ; 16           ; 8            ; 16           ; 128     ; None                    ;
; platform:u0|platform_riscv_data:riscv_data|altsyncram:the_altsyncram|altsyncram_cum1:auto_generated|ALTSYNCRAM                                                                                        ; M10K block ; Single Port      ; 32768        ; 32           ; --           ; --           ; 1048576 ; platform_riscv_data.hex ;
; platform:u0|platform_riscv_text:riscv_text|altsyncram:the_altsyncram|altsyncram_evm1:auto_generated|ALTSYNCRAM                                                                                        ; M10K block ; Single Port      ; 16384        ; 32           ; --           ; --           ; 524288  ; platform_riscv_text.hex ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_se84:auto_generated|ALTSYNCRAM ; AUTO       ; Simple Dual Port ; 128          ; 173          ; 128          ; 173          ; 22144   ; None                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+---------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+------------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+
; Vendor ; IP Core Name                       ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                 ; IP Include File                                           ;
+--------+------------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |riscv_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                                                           ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |riscv_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                                                           ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |riscv_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                                                           ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |riscv_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                                                           ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |riscv_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                                                           ;
; N/A    ; Qsys                               ; 19.1    ; N/A          ; N/A          ; |riscv_test|platform:u0                                                                                                                                                                                                                                                         ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/platform.qsys ;
; Altera ; altera_jtag_avalon_master          ; 19.1    ; N/A          ; N/A          ; |riscv_test|platform:u0|platform_jtag_master:jtag_master                                                                                                                                                                                                                        ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/platform.qsys ;
; Altera ; altera_avalon_st_bytes_to_packets  ; 19.1    ; N/A          ; N/A          ; |riscv_test|platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                                                                  ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/platform.qsys ;
; Altera ; channel_adapter                    ; 19.1    ; N/A          ; N/A          ; |riscv_test|platform:u0|platform_jtag_master:jtag_master|platform_jtag_master_b2p_adapter:b2p_adapter                                                                                                                                                                           ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/platform.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 19.1    ; N/A          ; N/A          ; |riscv_test|platform:u0|platform_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo                                                                                                                                                                                             ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/platform.qsys ;
; Altera ; altera_jtag_dc_streaming           ; 19.1    ; N/A          ; N/A          ; |riscv_test|platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                                                                       ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/platform.qsys ;
; Altera ; altera_avalon_st_packets_to_bytes  ; 19.1    ; N/A          ; N/A          ; |riscv_test|platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                                                                  ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/platform.qsys ;
; Altera ; channel_adapter                    ; 19.1    ; N/A          ; N/A          ; |riscv_test|platform:u0|platform_jtag_master:jtag_master|platform_jtag_master_p2b_adapter:p2b_adapter                                                                                                                                                                           ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/platform.qsys ;
; Altera ; altera_reset_controller            ; 19.1    ; N/A          ; N/A          ; |riscv_test|platform:u0|platform_jtag_master:jtag_master|altera_reset_controller:rst_controller                                                                                                                                                                                 ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/platform.qsys ;
; Altera ; timing_adapter                     ; 19.1    ; N/A          ; N/A          ; |riscv_test|platform:u0|platform_jtag_master:jtag_master|platform_jtag_master_timing_adt:timing_adt                                                                                                                                                                             ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/platform.qsys ;
; Altera ; altera_avalon_packets_to_master    ; 19.1    ; N/A          ; N/A          ; |riscv_test|platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto                                                                                                                                                                              ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/platform.qsys ;
; Altera ; altera_avalon_pio                  ; 19.1    ; N/A          ; N/A          ; |riscv_test|platform:u0|platform_ledr:ledr                                                                                                                                                                                                                                      ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/platform.qsys ;
; Altera ; altera_mm_interconnect             ; 19.1    ; N/A          ; N/A          ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                            ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/platform.qsys ;
; Altera ; altera_avalon_st_adapter           ; 19.1    ; N/A          ; N/A          ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                             ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/platform.qsys ;
; Altera ; error_adapter                      ; 19.1    ; N/A          ; N/A          ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/platform.qsys ;
; Altera ; altera_avalon_st_adapter           ; 19.1    ; N/A          ; N/A          ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001                                                                                                                                     ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/platform.qsys ;
; Altera ; error_adapter                      ; 19.1    ; N/A          ; N/A          ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001|platform_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0                                                    ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/platform.qsys ;
; Altera ; altera_avalon_st_adapter           ; 19.1    ; N/A          ; N/A          ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_002                                                                                                                                     ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/platform.qsys ;
; Altera ; error_adapter                      ; 19.1    ; N/A          ; N/A          ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_002|platform_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0                                                    ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/platform.qsys ;
; Altera ; altera_avalon_st_adapter           ; 19.1    ; N/A          ; N/A          ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_003                                                                                                                                     ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/platform.qsys ;
; Altera ; error_adapter                      ; 19.1    ; N/A          ; N/A          ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_003|platform_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0                                                    ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/platform.qsys ;
; Altera ; altera_avalon_st_adapter           ; 19.1    ; N/A          ; N/A          ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_004                                                                                                                                     ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/platform.qsys ;
; Altera ; error_adapter                      ; 19.1    ; N/A          ; N/A          ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_004|platform_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0                                                    ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/platform.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 19.1    ; N/A          ; N/A          ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                             ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/platform.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 19.1    ; N/A          ; N/A          ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                     ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/platform.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 19.1    ; N/A          ; N/A          ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_demux_002:cmd_demux_002                                                                                                                                                     ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/platform.qsys ;
; Altera ; altera_merlin_multiplexer          ; 19.1    ; N/A          ; N/A          ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                 ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/platform.qsys ;
; Altera ; altera_merlin_multiplexer          ; 19.1    ; N/A          ; N/A          ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                         ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/platform.qsys ;
; Altera ; altera_merlin_multiplexer          ; 19.1    ; N/A          ; N/A          ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux_001:cmd_mux_002                                                                                                                                                         ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/platform.qsys ;
; Altera ; altera_merlin_multiplexer          ; 19.1    ; N/A          ; N/A          ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux_001:cmd_mux_003                                                                                                                                                         ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/platform.qsys ;
; Altera ; altera_merlin_multiplexer          ; 19.1    ; N/A          ; N/A          ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux_004:cmd_mux_004                                                                                                                                                         ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/platform.qsys ;
; Altera ; altera_merlin_master_agent         ; 19.1    ; N/A          ; N/A          ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:instruction_cache_0_memory_agent                                                                                                                                                ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/platform.qsys ;
; Altera ; altera_merlin_width_adapter        ; 19.1    ; N/A          ; N/A          ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_cache_0_memory_to_riscv_text_s1_cmd_width_adapter                                                                                                                  ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/platform.qsys ;
; Altera ; altera_merlin_master_translator    ; 19.1    ; N/A          ; N/A          ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:instruction_cache_0_memory_translator                                                                                                                                      ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/platform.qsys ;
; Altera ; altera_merlin_master_agent         ; 19.1    ; N/A          ; N/A          ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:jtag_master_master_agent                                                                                                                                                        ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/platform.qsys ;
; Altera ; altera_merlin_traffic_limiter      ; 19.1    ; N/A          ; N/A          ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:jtag_master_master_limiter                                                                                                                                                   ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/platform.qsys ;
; Altera ; altera_merlin_width_adapter        ; 19.1    ; N/A          ; N/A          ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_to_riscv_sdram_s1_cmd_width_adapter                                                                                                                         ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/platform.qsys ;
; Altera ; altera_merlin_master_translator    ; 19.1    ; N/A          ; N/A          ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:jtag_master_master_translator                                                                                                                                              ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/platform.qsys ;
; Altera ; altera_merlin_slave_agent          ; 19.1    ; N/A          ; N/A          ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ledr_s1_agent                                                                                                                                                                    ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/platform.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 19.1    ; N/A          ; N/A          ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo                                                                                                                                                               ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/platform.qsys ;
; Altera ; altera_merlin_slave_translator     ; 19.1    ; N/A          ; N/A          ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledr_s1_translator                                                                                                                                                          ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/platform.qsys ;
; Altera ; altera_merlin_slave_agent          ; 19.1    ; N/A          ; N/A          ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:riscv_data_s1_agent                                                                                                                                                              ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/platform.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 19.1    ; N/A          ; N/A          ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_data_s1_agent_rsp_fifo                                                                                                                                                         ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/platform.qsys ;
; Altera ; altera_merlin_slave_translator     ; 19.1    ; N/A          ; N/A          ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:riscv_data_s1_translator                                                                                                                                                    ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/platform.qsys ;
; Altera ; altera_merlin_slave_agent          ; 19.1    ; N/A          ; N/A          ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:riscv_sdram_s1_agent                                                                                                                                                             ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/platform.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 19.1    ; N/A          ; N/A          ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rdata_fifo                                                                                                                                                      ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/platform.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 19.1    ; N/A          ; N/A          ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo                                                                                                                                                        ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/platform.qsys ;
; Altera ; altera_merlin_burst_adapter        ; 19.1    ; N/A          ; N/A          ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_sdram_s1_burst_adapter                                                                                                                                                   ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/platform.qsys ;
; Altera ; altera_merlin_width_adapter        ; 19.1    ; N/A          ; N/A          ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_sdram_s1_to_jtag_master_master_rsp_width_adapter                                                                                                                         ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/platform.qsys ;
; Altera ; altera_merlin_width_adapter        ; 19.1    ; N/A          ; N/A          ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_sdram_s1_to_riscv_simple_sv_0_data_master_rsp_width_adapter                                                                                                              ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/platform.qsys ;
; Altera ; altera_merlin_slave_translator     ; 19.1    ; N/A          ; N/A          ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:riscv_sdram_s1_translator                                                                                                                                                   ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/platform.qsys ;
; Altera ; altera_merlin_master_agent         ; 19.1    ; N/A          ; N/A          ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:riscv_simple_sv_0_data_master_agent                                                                                                                                             ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/platform.qsys ;
; Altera ; altera_merlin_traffic_limiter      ; 19.1    ; N/A          ; N/A          ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:riscv_simple_sv_0_data_master_limiter                                                                                                                                        ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/platform.qsys ;
; Altera ; altera_merlin_width_adapter        ; 19.1    ; N/A          ; N/A          ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_simple_sv_0_data_master_to_riscv_sdram_s1_cmd_width_adapter                                                                                                              ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/platform.qsys ;
; Altera ; altera_merlin_master_translator    ; 19.1    ; N/A          ; N/A          ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:riscv_simple_sv_0_data_master_translator                                                                                                                                   ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/platform.qsys ;
; Altera ; altera_merlin_slave_agent          ; 19.1    ; N/A          ; N/A          ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:riscv_text_s1_agent                                                                                                                                                              ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/platform.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 19.1    ; N/A          ; N/A          ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_text_s1_agent_rsp_fifo                                                                                                                                                         ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/platform.qsys ;
; Altera ; altera_merlin_burst_adapter        ; 19.1    ; N/A          ; N/A          ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter                                                                                                                                                    ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/platform.qsys ;
; Altera ; altera_merlin_width_adapter        ; 19.1    ; N/A          ; N/A          ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_text_s1_to_instruction_cache_0_memory_rsp_width_adapter                                                                                                                  ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/platform.qsys ;
; Altera ; altera_merlin_slave_translator     ; 19.1    ; N/A          ; N/A          ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:riscv_text_s1_translator                                                                                                                                                    ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/platform.qsys ;
; Altera ; altera_merlin_router               ; 19.1    ; N/A          ; N/A          ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router:router                                                                                                                                                                   ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/platform.qsys ;
; Altera ; altera_merlin_router               ; 19.1    ; N/A          ; N/A          ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router_001:router_001                                                                                                                                                           ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/platform.qsys ;
; Altera ; altera_merlin_router               ; 19.1    ; N/A          ; N/A          ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router_002:router_002                                                                                                                                                           ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/platform.qsys ;
; Altera ; altera_merlin_router               ; 19.1    ; N/A          ; N/A          ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router_003:router_003                                                                                                                                                           ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/platform.qsys ;
; Altera ; altera_merlin_router               ; 19.1    ; N/A          ; N/A          ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router_004:router_004                                                                                                                                                           ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/platform.qsys ;
; Altera ; altera_merlin_router               ; 19.1    ; N/A          ; N/A          ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router_004:router_005                                                                                                                                                           ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/platform.qsys ;
; Altera ; altera_merlin_router               ; 19.1    ; N/A          ; N/A          ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router_006:router_006                                                                                                                                                           ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/platform.qsys ;
; Altera ; altera_merlin_router               ; 19.1    ; N/A          ; N/A          ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router_007:router_007                                                                                                                                                           ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/platform.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 19.1    ; N/A          ; N/A          ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                             ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/platform.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 19.1    ; N/A          ; N/A          ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                                                                                     ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/platform.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 19.1    ; N/A          ; N/A          ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_demux_001:rsp_demux_002                                                                                                                                                     ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/platform.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 19.1    ; N/A          ; N/A          ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_demux_001:rsp_demux_003                                                                                                                                                     ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/platform.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 19.1    ; N/A          ; N/A          ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_demux_004:rsp_demux_004                                                                                                                                                     ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/platform.qsys ;
; Altera ; altera_merlin_multiplexer          ; 19.1    ; N/A          ; N/A          ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                 ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/platform.qsys ;
; Altera ; altera_merlin_multiplexer          ; 19.1    ; N/A          ; N/A          ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                         ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/platform.qsys ;
; Altera ; altera_merlin_multiplexer          ; 19.1    ; N/A          ; N/A          ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_mux_002:rsp_mux_002                                                                                                                                                         ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/platform.qsys ;
; Altera ; altera_merlin_slave_agent          ; 19.1    ; N/A          ; N/A          ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent                                                                                                                                                                      ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/platform.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 19.1    ; N/A          ; N/A          ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo                                                                                                                                                                 ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/platform.qsys ;
; Altera ; altera_merlin_slave_translator     ; 19.1    ; N/A          ; N/A          ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator                                                                                                                                                            ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/platform.qsys ;
; Altera ; altera_mm_interconnect             ; 19.1    ; N/A          ; N/A          ; |riscv_test|platform:u0|platform_mm_interconnect_1:mm_interconnect_1                                                                                                                                                                                                            ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/platform.qsys ;
; Altera ; altera_avalon_st_adapter           ; 19.1    ; N/A          ; N/A          ; |riscv_test|platform:u0|platform_mm_interconnect_1:mm_interconnect_1|platform_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter                                                                                                                                         ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/platform.qsys ;
; Altera ; error_adapter                      ; 19.1    ; N/A          ; N/A          ; |riscv_test|platform:u0|platform_mm_interconnect_1:mm_interconnect_1|platform_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter|platform_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0                                                        ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/platform.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 19.1    ; N/A          ; N/A          ; |riscv_test|platform:u0|platform_mm_interconnect_1:mm_interconnect_1|platform_mm_interconnect_1_cmd_demux:cmd_demux                                                                                                                                                             ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/platform.qsys ;
; Altera ; altera_merlin_multiplexer          ; 19.1    ; N/A          ; N/A          ; |riscv_test|platform:u0|platform_mm_interconnect_1:mm_interconnect_1|platform_mm_interconnect_1_cmd_mux:cmd_mux                                                                                                                                                                 ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/platform.qsys ;
; Altera ; altera_merlin_slave_agent          ; 19.1    ; N/A          ; N/A          ; |riscv_test|platform:u0|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:instruction_cache_0_core_agent                                                                                                                                                   ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/platform.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 19.1    ; N/A          ; N/A          ; |riscv_test|platform:u0|platform_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:instruction_cache_0_core_agent_rsp_fifo                                                                                                                                              ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/platform.qsys ;
; Altera ; altera_merlin_slave_translator     ; 19.1    ; N/A          ; N/A          ; |riscv_test|platform:u0|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:instruction_cache_0_core_translator                                                                                                                                         ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/platform.qsys ;
; Altera ; altera_merlin_master_agent         ; 19.1    ; N/A          ; N/A          ; |riscv_test|platform:u0|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:riscv_simple_sv_0_text_master_agent                                                                                                                                             ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/platform.qsys ;
; Altera ; altera_merlin_master_translator    ; 19.1    ; N/A          ; N/A          ; |riscv_test|platform:u0|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:riscv_simple_sv_0_text_master_translator                                                                                                                                   ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/platform.qsys ;
; Altera ; altera_merlin_router               ; 19.1    ; N/A          ; N/A          ; |riscv_test|platform:u0|platform_mm_interconnect_1:mm_interconnect_1|platform_mm_interconnect_1_router:router                                                                                                                                                                   ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/platform.qsys ;
; Altera ; altera_merlin_router               ; 19.1    ; N/A          ; N/A          ; |riscv_test|platform:u0|platform_mm_interconnect_1:mm_interconnect_1|platform_mm_interconnect_1_router_001:router_001                                                                                                                                                           ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/platform.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 19.1    ; N/A          ; N/A          ; |riscv_test|platform:u0|platform_mm_interconnect_1:mm_interconnect_1|platform_mm_interconnect_1_cmd_demux:rsp_demux                                                                                                                                                             ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/platform.qsys ;
; Altera ; altera_merlin_multiplexer          ; 19.1    ; N/A          ; N/A          ; |riscv_test|platform:u0|platform_mm_interconnect_1:mm_interconnect_1|platform_mm_interconnect_1_rsp_mux:rsp_mux                                                                                                                                                                 ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/platform.qsys ;
; Altera ; altera_avalon_onchip_memory2       ; 19.1    ; N/A          ; N/A          ; |riscv_test|platform:u0|platform_riscv_data:riscv_data                                                                                                                                                                                                                          ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/platform.qsys ;
; Altera ; altera_avalon_new_sdram_controller ; 19.1    ; N/A          ; N/A          ; |riscv_test|platform:u0|platform_riscv_sdram:riscv_sdram                                                                                                                                                                                                                        ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/platform.qsys ;
; Altera ; altera_avalon_onchip_memory2       ; 19.1    ; N/A          ; N/A          ; |riscv_test|platform:u0|platform_riscv_text:riscv_text                                                                                                                                                                                                                          ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/platform.qsys ;
; Altera ; altera_reset_controller            ; 19.1    ; N/A          ; N/A          ; |riscv_test|platform:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                  ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/platform.qsys ;
; Altera ; altera_reset_controller            ; 19.1    ; N/A          ; N/A          ; |riscv_test|platform:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                              ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/platform.qsys ;
; Altera ; altera_avalon_pio                  ; 19.1    ; N/A          ; N/A          ; |riscv_test|platform:u0|platform_sw:sw                                                                                                                                                                                                                                          ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/platform.qsys ;
; Altera ; altera_pll                         ; 19.1    ; N/A          ; N/A          ; |riscv_test|platform:u0|platform_sys_sdram_pll:sys_sdram_pll|platform_sys_sdram_pll_sys_pll:sys_pll                                                                                                                                                                             ; /home/maciej/Pulpit/FPGA/Projekt/riscv-test/platform.qsys ;
+--------+------------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                            ;
+-----------------------------+---------------+-----------------------------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                              ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                              ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                              ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                              ;
+-----------------------------+---------------+-----------------------------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |riscv_test|platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state                                                                                                                                                                                                   ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+
; Name                  ; state.READ_SEND_WAIT ; state.READ_SEND_ISSUE ; state.READ_DATA_WAIT ; state.READ_CMD_WAIT ; state.READ_ASSERT ; state.RETURN_PACKET ; state.WRITE_WAIT ; state.GET_WRITE_DATA ; state.GET_ADDR4 ; state.GET_ADDR3 ; state.GET_ADDR2 ; state.GET_ADDR1 ; state.GET_SIZE2 ; state.GET_SIZE1 ; state.GET_EXTRA ; state.0000 ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+
; state.0000            ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0          ;
; state.GET_EXTRA       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 1          ;
; state.GET_SIZE1       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 1          ;
; state.GET_SIZE2       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 1          ;
; state.GET_ADDR1       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR2       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR3       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR4       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_WRITE_DATA  ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 1                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.WRITE_WAIT      ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 1                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.RETURN_PACKET   ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 1                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_ASSERT     ; 0                    ; 0                     ; 0                    ; 0                   ; 1                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_CMD_WAIT   ; 0                    ; 0                     ; 0                    ; 1                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_DATA_WAIT  ; 0                    ; 0                     ; 1                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_SEND_ISSUE ; 0                    ; 1                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_SEND_WAIT  ; 1                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |riscv_test|platform:u0|platform_riscv_sdram:riscv_sdram|i_state                ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------+
; State Machine - |riscv_test|platform:u0|platform_riscv_sdram:riscv_sdram|i_next ;
+------------+------------+------------+------------+-----------------------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000                  ;
+------------+------------+------------+------------+-----------------------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0                           ;
; i_next.010 ; 0          ; 0          ; 1          ; 1                           ;
; i_next.101 ; 0          ; 1          ; 0          ; 1                           ;
; i_next.111 ; 1          ; 0          ; 0          ; 1                           ;
+------------+------------+------------+------------+-----------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |riscv_test|platform:u0|platform_riscv_sdram:riscv_sdram|m_state                                                                                                                      ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |riscv_test|platform:u0|platform_riscv_sdram:riscv_sdram|m_next              ;
+------------------+------------------+------------------+------------------+------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001 ;
+------------------+------------------+------------------+------------------+------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |riscv_test|platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state ;
+-------------------------+----------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                    ; read_state.ST_HEADER ; read_state.ST_READ_DATA ; read_state.ST_PADDED                                                                                                                                             ;
+-------------------------+----------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; read_state.ST_HEADER    ; 0                    ; 0                       ; 0                                                                                                                                                                ;
; read_state.ST_PADDED    ; 1                    ; 0                       ; 1                                                                                                                                                                ;
; read_state.ST_READ_DATA ; 1                    ; 1                       ; 0                                                                                                                                                                ;
+-------------------------+----------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |riscv_test|platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state ;
+---------------------------+---------------------------+-------------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Name                      ; write_state.ST_WRITE_DATA ; write_state.ST_HEADER_2 ; write_state.ST_HEADER_1 ; write_state.ST_BYPASS                                                                                                            ;
+---------------------------+---------------------------+-------------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; write_state.ST_BYPASS     ; 0                         ; 0                       ; 0                       ; 0                                                                                                                                ;
; write_state.ST_HEADER_1   ; 0                         ; 0                       ; 1                       ; 1                                                                                                                                ;
; write_state.ST_HEADER_2   ; 0                         ; 1                       ; 0                       ; 1                                                                                                                                ;
; write_state.ST_WRITE_DATA ; 1                         ; 0                       ; 0                       ; 1                                                                                                                                ;
+---------------------------+---------------------------+-------------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                  ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; platform:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; platform:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; platform:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; platform:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[1]                       ; yes                                                              ; yes                                        ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                   ; yes                                                              ; yes                                        ;
; platform:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[6]                       ; yes                                                              ; yes                                        ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                       ; yes                                                              ; yes                                        ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[0]                                                                                   ; yes                                                              ; yes                                        ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[1]                              ; yes                                                              ; yes                                        ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[1]                                 ; yes                                                              ; yes                                        ;
; platform:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                           ; yes                                                              ; yes                                        ;
; platform:u0|platform_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                          ; yes                                                              ; yes                                        ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[5]                       ; yes                                                              ; yes                                        ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                        ; yes                                                              ; yes                                        ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|din_s1                                                                                    ; yes                                                              ; yes                                        ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[0]                              ; yes                                                              ; yes                                        ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[1]                         ; yes                                                              ; yes                                        ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[0]                                 ; yes                                                              ; yes                                        ;
; platform:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                       ; yes                                                              ; yes                                        ;
; platform:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                           ; yes                                                              ; yes                                        ;
; platform:u0|platform_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                          ; yes                                                              ; yes                                        ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[7]                                                                             ; yes                                                              ; yes                                        ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[6]                                                                             ; yes                                                              ; yes                                        ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[5]                                                                             ; yes                                                              ; yes                                        ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[4]                                                                             ; yes                                                              ; yes                                        ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[3]                                                                             ; yes                                                              ; yes                                        ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[2]                                                                             ; yes                                                              ; yes                                        ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[1]                                                                             ; yes                                                              ; yes                                        ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[0]                                                                             ; yes                                                              ; yes                                        ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[4]                       ; yes                                                              ; yes                                        ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|din_s1                               ; yes                                                              ; yes                                        ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[0]                         ; yes                                                              ; yes                                        ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|din_s1                                  ; yes                                                              ; yes                                        ;
; platform:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                       ; yes                                                              ; yes                                        ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[6] ; yes                                                              ; yes                                        ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[3]                       ; yes                                                              ; yes                                        ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|din_s1                          ; yes                                                              ; yes                                        ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[5] ; yes                                                              ; yes                                        ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[2]                       ; yes                                                              ; yes                                        ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6]                          ; yes                                                              ; yes                                        ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[4] ; yes                                                              ; yes                                        ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[1]                       ; yes                                                              ; yes                                        ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[5]                          ; yes                                                              ; yes                                        ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[3] ; yes                                                              ; yes                                        ;
; platform:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                   ; yes                                                              ; yes                                        ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                       ; yes                                                              ; yes                                        ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[4]                          ; yes                                                              ; yes                                        ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[2] ; yes                                                              ; yes                                        ;
; platform:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                   ; yes                                                              ; yes                                        ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                        ; yes                                                              ; yes                                        ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[3]                          ; yes                                                              ; yes                                        ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[1] ; yes                                                              ; yes                                        ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[2]                          ; yes                                                              ; yes                                        ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[1]                          ; yes                                                              ; yes                                        ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|din_s1  ; yes                                                              ; yes                                        ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[0]                          ; yes                                                              ; yes                                        ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|din_s1                           ; yes                                                              ; yes                                        ;
; Total number of protected registers is 60                                                                                                                                                                                                                                                      ;                                                                  ;                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                            ; Reason for Removal                                                                                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_text_s1_to_instruction_cache_0_memory_rsp_width_adapter|p0_use_reg                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_text_s1_to_instruction_cache_0_memory_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                   ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_text_s1_to_instruction_cache_0_memory_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..7]     ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_sdram_s1_to_jtag_master_master_rsp_width_adapter|p0_use_reg                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_sdram_s1_to_jtag_master_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_sdram_s1_to_jtag_master_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..7]            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_sdram_s1_to_riscv_simple_sv_0_data_master_rsp_width_adapter|p0_use_reg                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_sdram_s1_to_riscv_simple_sv_0_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_sdram_s1_to_riscv_simple_sv_0_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..7] ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux_001:cmd_mux_003|locked[0,1]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux_001:cmd_mux_002|locked[0,1]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux_001:cmd_mux_001|locked[0,1]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux:cmd_mux|locked[0,1]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[84,92,93,109]               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0,2]                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:riscv_data_s1_translator|av_chipselect_pre                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:riscv_text_s1_translator|av_chipselect_pre                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledr_s1_translator|av_readdata_pre[10..31]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledr_s1_translator|av_chipselect_pre                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:instruction_cache_0_memory_translator|end_beginbursttransfer                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; platform:u0|platform_sw:sw|readdata[10..31]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; platform:u0|platform_riscv_sdram:riscv_sdram|i_addr[4,5]                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                  ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[8]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_mgmt[0]                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; platform:u0|platform_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:instruction_cache_0_core_agent_rsp_fifo|mem[0][71]                                                                                                        ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:instruction_cache_0_core_agent_rsp_fifo|mem[0][89]                                                                                                        ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:riscv_simple_sv_0_data_master_limiter|last_dest_id[0]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_data_s1_agent_rsp_fifo|mem[0][91]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_data_s1_agent_rsp_fifo|mem[0][93]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_data_s1_agent_rsp_fifo|mem[0][92]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[10..31]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0,1,3..6]              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; platform:u0|platform_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:instruction_cache_0_core_agent_rsp_fifo|mem[1][89]                                                                                                        ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:instruction_cache_0_core_agent_rsp_fifo|mem[1][71]                                                                                                        ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_text_s1_to_instruction_cache_0_memory_rsp_width_adapter|p0_reg_endofpacket                                                                    ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_text_s1_to_instruction_cache_0_memory_rsp_width_adapter|p0_reg_data_field[0..31]                                                              ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_text_s1_to_instruction_cache_0_memory_rsp_width_adapter|p0_reg_address_field[2]                                                               ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_text_s1_to_instruction_cache_0_memory_rsp_width_adapter|p0_reg_byte_cnt_field[0..6]                                                           ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_text_s1_to_instruction_cache_0_memory_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                           ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_sdram_s1_to_jtag_master_master_rsp_width_adapter|p0_reg_endofpacket                                                                           ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_sdram_s1_to_jtag_master_master_rsp_width_adapter|p0_reg_data_field[0..15]                                                                     ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_sdram_s1_to_jtag_master_master_rsp_width_adapter|p0_reg_address_field[1]                                                                      ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_sdram_s1_to_jtag_master_master_rsp_width_adapter|p0_reg_byte_cnt_field[0..6]                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_sdram_s1_to_jtag_master_master_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_sdram_s1_to_riscv_simple_sv_0_data_master_rsp_width_adapter|p0_reg_endofpacket                                                                ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_sdram_s1_to_riscv_simple_sv_0_data_master_rsp_width_adapter|p0_reg_data_field[0..15]                                                          ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_sdram_s1_to_riscv_simple_sv_0_data_master_rsp_width_adapter|p0_reg_address_field[1]                                                           ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_sdram_s1_to_riscv_simple_sv_0_data_master_rsp_width_adapter|p0_reg_byte_cnt_field[0..6]                                                       ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_sdram_s1_to_riscv_simple_sv_0_data_master_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                       ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_data_s1_agent_rsp_fifo|mem[1][93]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_data_s1_agent_rsp_fifo|mem[1][92]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_data_s1_agent_rsp_fifo|mem[1][91]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_bytes_to_packets:b2p|received_varchannel                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[1]                                                                                                                                     ; Merged with platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[2]                                                                                                                        ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[2]                                                                                                                                     ; Merged with platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[3]                                                                                                                        ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[3]                                                                                                                                     ; Merged with platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[4]                                                                                                                        ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[4]                                                                                                                                     ; Merged with platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[5]                                                                                                                        ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[5]                                                                                                                                     ; Merged with platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[6]                                                                                                                        ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[6]                                                                                                                                     ; Merged with platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[7]                                                                                                                        ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[7]                                                                                                                                     ; Merged with platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[0]                                                                                                                        ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]                          ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]        ;
; platform:u0|platform_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:instruction_cache_0_core_agent_rsp_fifo|mem[1][74]                                                                                                        ; Merged with platform:u0|platform_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:instruction_cache_0_core_agent_rsp_fifo|mem[1][104]                                                                                          ;
; platform:u0|platform_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:instruction_cache_0_core_agent_rsp_fifo|mem[1][68]                                                                                                        ; Merged with platform:u0|platform_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:instruction_cache_0_core_agent_rsp_fifo|mem[1][104]                                                                                          ;
; platform:u0|platform_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:instruction_cache_0_core_agent_rsp_fifo|mem[1][75]                                                                                                        ; Merged with platform:u0|platform_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:instruction_cache_0_core_agent_rsp_fifo|mem[1][104]                                                                                          ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_cache_0_memory_to_riscv_text_s1_cmd_width_adapter|address_reg[0]                                                                        ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_cache_0_memory_to_riscv_text_s1_cmd_width_adapter|address_reg[1]                                                           ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_cache_0_memory_to_riscv_text_s1_cmd_width_adapter|data_reg[0..17]                                                                       ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_cache_0_memory_to_riscv_text_s1_cmd_width_adapter|data_reg[31]                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_cache_0_memory_to_riscv_text_s1_cmd_width_adapter|byteen_reg[4..7]                                                                      ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_cache_0_memory_to_riscv_text_s1_cmd_width_adapter|data_reg[31]                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_cache_0_memory_to_riscv_text_s1_cmd_width_adapter|data_reg[18..30]                                                                      ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_cache_0_memory_to_riscv_text_s1_cmd_width_adapter|data_reg[31]                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_to_riscv_sdram_s1_cmd_width_adapter|byteen_reg[2]                                                                                ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_to_riscv_sdram_s1_cmd_width_adapter|byteen_reg[3]                                                                   ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_simple_sv_0_data_master_to_riscv_sdram_s1_cmd_width_adapter|byteen_reg[2]                                                                     ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_simple_sv_0_data_master_to_riscv_sdram_s1_cmd_width_adapter|byteen_reg[3]                                                        ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[1]                      ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]    ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[0]                      ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]    ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_data_s1_agent_rsp_fifo|mem[1][76]                                                                                                                   ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_data_s1_agent_rsp_fifo|mem[1][111]                                                                                                     ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_data_s1_agent_rsp_fifo|mem[1][79]                                                                                                                   ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_data_s1_agent_rsp_fifo|mem[1][80]                                                                                                      ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_data_s1_agent_rsp_fifo|mem[1][78]                                                                                                                   ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_data_s1_agent_rsp_fifo|mem[1][80]                                                                                                      ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_data_s1_agent_rsp_fifo|mem[1][77]                                                                                                                   ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_data_s1_agent_rsp_fifo|mem[1][80]                                                                                                      ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_data_s1_agent_rsp_fifo|mem[1][75]                                                                                                                   ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_data_s1_agent_rsp_fifo|mem[1][80]                                                                                                      ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_data_s1_agent_rsp_fifo|mem[1][74]                                                                                                                   ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_data_s1_agent_rsp_fifo|mem[1][80]                                                                                                      ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_data_s1_agent_rsp_fifo|mem[1][68]                                                                                                                   ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_data_s1_agent_rsp_fifo|mem[1][80]                                                                                                      ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_text_s1_agent_rsp_fifo|mem[1][93]                                                                                                                   ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_text_s1_agent_rsp_fifo|mem[1][109]                                                                                                     ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_text_s1_agent_rsp_fifo|mem[1][92]                                                                                                                   ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_text_s1_agent_rsp_fifo|mem[1][109]                                                                                                     ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_text_s1_agent_rsp_fifo|mem[1][84]                                                                                                                   ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_text_s1_agent_rsp_fifo|mem[1][109]                                                                                                     ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][76]                                                                                                                           ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][111]                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][80]                                                                                                                           ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][93]                                                                                                              ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][79]                                                                                                                           ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][93]                                                                                                              ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][78]                                                                                                                           ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][93]                                                                                                              ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][77]                                                                                                                           ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][93]                                                                                                              ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][75]                                                                                                                           ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][93]                                                                                                              ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][74]                                                                                                                           ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][93]                                                                                                              ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][68]                                                                                                                           ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][93]                                                                                                              ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem[1][76]                                                                                                                         ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem[1][111]                                                                                                           ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem[1][80]                                                                                                                         ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem[1][93]                                                                                                            ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem[1][79]                                                                                                                         ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem[1][93]                                                                                                            ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem[1][78]                                                                                                                         ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem[1][93]                                                                                                            ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem[1][77]                                                                                                                         ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem[1][93]                                                                                                            ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem[1][75]                                                                                                                         ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem[1][93]                                                                                                            ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem[1][74]                                                                                                                         ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem[1][93]                                                                                                            ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem[1][68]                                                                                                                         ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem[1][93]                                                                                                            ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                                                  ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[7][91]                                                                                                     ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[7][75]                                                                                                                  ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[7][91]                                                                                                     ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[7][66]                                                                                                                  ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[7][91]                                                                                                     ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[7][62]                                                                                                                  ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[7][91]                                                                                                     ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[7][61]                                                                                                                  ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[7][91]                                                                                                     ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[7][60]                                                                                                                  ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[7][91]                                                                                                     ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[7][59]                                                                                                                  ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[7][91]                                                                                                     ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[7][58]                                                                                                                  ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[7][91]                                                                                                     ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[7][56]                                                                                                                  ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[7][91]                                                                                                     ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[7][50]                                                                                                                  ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[7][91]                                                                                                     ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[7][63]                                                                                                                  ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[7][90]                                                                                                     ;
; platform:u0|platform_riscv_sdram:riscv_sdram|i_addr[0..3,6..11]                                                                                                                                                                          ; Merged with platform:u0|platform_riscv_sdram:riscv_sdram|i_addr[12]                                                                                                                                                                     ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_cache_0_memory_to_riscv_text_s1_cmd_width_adapter|byteen_reg[0..2]                                                                      ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_cache_0_memory_to_riscv_text_s1_cmd_width_adapter|byteen_reg[3]                                                            ;
; platform:u0|platform_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:instruction_cache_0_core_agent_rsp_fifo|mem[0][68]                                                                                                        ; Merged with platform:u0|platform_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:instruction_cache_0_core_agent_rsp_fifo|mem[0][104]                                                                                          ;
; platform:u0|platform_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:instruction_cache_0_core_agent_rsp_fifo|mem[0][74]                                                                                                        ; Merged with platform:u0|platform_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:instruction_cache_0_core_agent_rsp_fifo|mem[0][104]                                                                                          ;
; platform:u0|platform_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:instruction_cache_0_core_agent_rsp_fifo|mem[0][75]                                                                                                        ; Merged with platform:u0|platform_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:instruction_cache_0_core_agent_rsp_fifo|mem[0][104]                                                                                          ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:riscv_simple_sv_0_data_master_limiter|last_dest_id[2]                                                                                             ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:riscv_simple_sv_0_data_master_limiter|last_channel[2]                                                                                ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:jtag_master_master_limiter|last_dest_id[2]                                                                                                        ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:jtag_master_master_limiter|last_channel[2]                                                                                           ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem[0][74]                                                                                                                         ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem[0][68]                                                                                                            ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem[0][75]                                                                                                                         ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem[0][68]                                                                                                            ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem[0][77]                                                                                                                         ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem[0][68]                                                                                                            ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem[0][78]                                                                                                                         ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem[0][68]                                                                                                            ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem[0][79]                                                                                                                         ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem[0][68]                                                                                                            ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem[0][80]                                                                                                                         ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem[0][68]                                                                                                            ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem[0][93]                                                                                                                         ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem[0][68]                                                                                                            ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][74]                                                                                                                           ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][68]                                                                                                              ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][75]                                                                                                                           ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][68]                                                                                                              ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][77]                                                                                                                           ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][68]                                                                                                              ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][78]                                                                                                                           ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][68]                                                                                                              ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][79]                                                                                                                           ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][68]                                                                                                              ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][80]                                                                                                                           ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][68]                                                                                                              ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][93]                                                                                                                           ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][68]                                                                                                              ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_text_s1_agent_rsp_fifo|mem[0][84]                                                                                                                   ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_text_s1_agent_rsp_fifo|mem[0][109]                                                                                                     ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_text_s1_agent_rsp_fifo|mem[0][92]                                                                                                                   ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_text_s1_agent_rsp_fifo|mem[0][109]                                                                                                     ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_text_s1_agent_rsp_fifo|mem[0][93]                                                                                                                   ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_text_s1_agent_rsp_fifo|mem[0][109]                                                                                                     ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[0][56]                                                                                                                  ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[0][50]                                                                                                     ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[0][58]                                                                                                                  ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[0][50]                                                                                                     ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[0][59]                                                                                                                  ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[0][50]                                                                                                     ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[0][60]                                                                                                                  ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[0][50]                                                                                                     ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[0][61]                                                                                                                  ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[0][50]                                                                                                     ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[0][62]                                                                                                                  ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[0][50]                                                                                                     ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[0][66]                                                                                                                  ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[0][50]                                                                                                     ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[0][75]                                                                                                                  ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[0][50]                                                                                                     ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[0][89]                                                                                                                  ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[0][50]                                                                                                     ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[0][91]                                                                                                                  ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[0][50]                                                                                                     ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[0][90]                                                                                                                  ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[0][63]                                                                                                     ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:riscv_simple_sv_0_data_master_limiter|last_dest_id[1]                                                                                             ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:riscv_simple_sv_0_data_master_limiter|last_channel[0]                                                                                ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem[0][76]                                                                                                                         ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem[0][111]                                                                                                           ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][76]                                                                                                                           ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][111]                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_data_s1_agent_rsp_fifo|mem[0][74]                                                                                                                   ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_data_s1_agent_rsp_fifo|mem[0][68]                                                                                                      ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_data_s1_agent_rsp_fifo|mem[0][75]                                                                                                                   ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_data_s1_agent_rsp_fifo|mem[0][68]                                                                                                      ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_data_s1_agent_rsp_fifo|mem[0][77]                                                                                                                   ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_data_s1_agent_rsp_fifo|mem[0][68]                                                                                                      ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_data_s1_agent_rsp_fifo|mem[0][78]                                                                                                                   ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_data_s1_agent_rsp_fifo|mem[0][68]                                                                                                      ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_data_s1_agent_rsp_fifo|mem[0][79]                                                                                                                   ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_data_s1_agent_rsp_fifo|mem[0][68]                                                                                                      ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_data_s1_agent_rsp_fifo|mem[0][80]                                                                                                                   ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_data_s1_agent_rsp_fifo|mem[0][68]                                                                                                      ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_data_s1_agent_rsp_fifo|mem[0][76]                                                                                                                   ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_data_s1_agent_rsp_fifo|mem[0][111]                                                                                                     ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[31]                        ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[31]   ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[30]                        ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[30]   ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[29]                        ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[29]   ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[28]                        ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[28]   ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[27]                        ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[27]   ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[26]                        ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[26]   ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[25]                        ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[25]   ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[24]                        ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[24]   ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[23]                        ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[23]   ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[22]                        ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[22]   ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[21]                        ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[21]   ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[20]                        ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20]   ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[19]                        ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19]   ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[18]                        ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18]   ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[17]                        ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17]   ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[16]                        ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16]   ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[15]                        ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15]   ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[14]                        ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14]   ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[13]                        ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13]   ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[12]                        ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12]   ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[11]                        ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11]   ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[10]                        ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10]   ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[9]                         ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9]    ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[8]                         ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8]    ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[7]                         ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7]    ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[6]                         ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6]    ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[5]                         ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5]    ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[4]                         ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4]    ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3]                         ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]    ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2]                         ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]    ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70]                         ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69]            ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_text_s1_agent_rsp_fifo|mem[0][83]                                                                                                                   ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_text_s1_agent_rsp_fifo|mem[0][108]                                                                                                     ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[1][56]                                                                                                                  ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[1][50]                                                                                                     ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[1][58]                                                                                                                  ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[1][50]                                                                                                     ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[1][59]                                                                                                                  ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[1][50]                                                                                                     ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[1][60]                                                                                                                  ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[1][50]                                                                                                     ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[1][61]                                                                                                                  ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[1][50]                                                                                                     ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[1][62]                                                                                                                  ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[1][50]                                                                                                     ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[1][66]                                                                                                                  ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[1][50]                                                                                                     ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[1][75]                                                                                                                  ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[1][50]                                                                                                     ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[1][89]                                                                                                                  ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[1][50]                                                                                                     ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[1][91]                                                                                                                  ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[1][50]                                                                                                     ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[1][90]                                                                                                                  ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[1][63]                                                                                                     ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_text_s1_agent_rsp_fifo|mem[1][83]                                                                                                                   ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_text_s1_agent_rsp_fifo|mem[1][108]                                                                                                     ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[83]                         ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108]           ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[2][56]                                                                                                                  ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[2][50]                                                                                                     ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[2][58]                                                                                                                  ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[2][50]                                                                                                     ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[2][59]                                                                                                                  ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[2][50]                                                                                                     ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[2][60]                                                                                                                  ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[2][50]                                                                                                     ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[2][61]                                                                                                                  ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[2][50]                                                                                                     ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[2][62]                                                                                                                  ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[2][50]                                                                                                     ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[2][66]                                                                                                                  ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[2][50]                                                                                                     ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[2][75]                                                                                                                  ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[2][50]                                                                                                     ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[2][89]                                                                                                                  ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[2][50]                                                                                                     ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[2][91]                                                                                                                  ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[2][50]                                                                                                     ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[2][90]                                                                                                                  ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[2][63]                                                                                                     ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[3][56]                                                                                                                  ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[3][50]                                                                                                     ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[3][58]                                                                                                                  ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[3][50]                                                                                                     ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[3][59]                                                                                                                  ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[3][50]                                                                                                     ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[3][60]                                                                                                                  ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[3][50]                                                                                                     ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[3][61]                                                                                                                  ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[3][50]                                                                                                     ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[3][62]                                                                                                                  ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[3][50]                                                                                                     ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[3][66]                                                                                                                  ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[3][50]                                                                                                     ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[3][75]                                                                                                                  ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[3][50]                                                                                                     ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[3][89]                                                                                                                  ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[3][50]                                                                                                     ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[3][91]                                                                                                                  ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[3][50]                                                                                                     ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[3][90]                                                                                                                  ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[3][63]                                                                                                     ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[4][56]                                                                                                                  ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[4][50]                                                                                                     ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[4][58]                                                                                                                  ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[4][50]                                                                                                     ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[4][59]                                                                                                                  ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[4][50]                                                                                                     ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[4][60]                                                                                                                  ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[4][50]                                                                                                     ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[4][61]                                                                                                                  ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[4][50]                                                                                                     ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[4][62]                                                                                                                  ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[4][50]                                                                                                     ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[4][66]                                                                                                                  ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[4][50]                                                                                                     ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[4][75]                                                                                                                  ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[4][50]                                                                                                     ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[4][89]                                                                                                                  ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[4][50]                                                                                                     ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[4][91]                                                                                                                  ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[4][50]                                                                                                     ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[4][90]                                                                                                                  ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[4][63]                                                                                                     ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[5][56]                                                                                                                  ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[5][50]                                                                                                     ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[5][58]                                                                                                                  ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[5][50]                                                                                                     ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[5][59]                                                                                                                  ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[5][50]                                                                                                     ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[5][60]                                                                                                                  ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[5][50]                                                                                                     ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[5][61]                                                                                                                  ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[5][50]                                                                                                     ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[5][62]                                                                                                                  ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[5][50]                                                                                                     ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[5][66]                                                                                                                  ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[5][50]                                                                                                     ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[5][75]                                                                                                                  ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[5][50]                                                                                                     ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[5][89]                                                                                                                  ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[5][50]                                                                                                     ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[5][91]                                                                                                                  ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[5][50]                                                                                                     ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[5][90]                                                                                                                  ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[5][63]                                                                                                     ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[6][56]                                                                                                                  ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[6][50]                                                                                                     ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[6][58]                                                                                                                  ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[6][50]                                                                                                     ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[6][59]                                                                                                                  ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[6][50]                                                                                                     ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[6][60]                                                                                                                  ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[6][50]                                                                                                     ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[6][61]                                                                                                                  ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[6][50]                                                                                                     ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[6][62]                                                                                                                  ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[6][50]                                                                                                     ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[6][66]                                                                                                                  ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[6][50]                                                                                                     ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[6][75]                                                                                                                  ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[6][50]                                                                                                     ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[6][89]                                                                                                                  ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[6][50]                                                                                                     ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[6][91]                                                                                                                  ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[6][50]                                                                                                     ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[6][90]                                                                                                                  ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[6][63]                                                                                                     ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[82]                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0]              ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1] ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_text_s1_agent_rsp_fifo|mem[1][82]                                                                                                                   ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_text_s1_agent_rsp_fifo|mem[1][109]                                                                                                     ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:instruction_cache_0_memory_translator|burstcount_register_lint[0,1]                                                                             ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:instruction_cache_0_memory_translator|burstcount_register_lint[2]                                                                  ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_cache_0_memory_to_riscv_text_s1_cmd_width_adapter|byte_cnt_reg[0]                                                                       ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_cache_0_memory_to_riscv_text_s1_cmd_width_adapter|byte_cnt_reg[1]                                                          ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_text_s1_agent_rsp_fifo|mem[1][74]                                                                                                                   ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_text_s1_agent_rsp_fifo|mem[1][75]                                                                                                      ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0]              ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1] ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_cache_0_memory_to_riscv_text_s1_cmd_width_adapter|address_reg[1]                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_cache_0_memory_to_riscv_text_s1_cmd_width_adapter|data_reg[31]                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_to_riscv_sdram_s1_cmd_width_adapter|address_reg[0]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_to_riscv_sdram_s1_cmd_width_adapter|byteen_reg[3]                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_simple_sv_0_data_master_to_riscv_sdram_s1_cmd_width_adapter|address_reg[0]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_simple_sv_0_data_master_to_riscv_sdram_s1_cmd_width_adapter|byteen_reg[3]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_data_s1_agent_rsp_fifo|mem[1][80]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_text_s1_agent_rsp_fifo|mem[1][109]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][93]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem[1][93]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:instruction_cache_0_memory_translator|burstcount_register_lint[2]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|channel_needs_esc                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_data_s1_agent_rsp_fifo|mem[0][68]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_text_s1_agent_rsp_fifo|mem[0][109]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_text_s1_agent_rsp_fifo|mem[0][82]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][68]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem[0][68]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_cache_0_memory_to_riscv_text_s1_cmd_width_adapter|byte_cnt_reg[1]                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_text_s1_agent_rsp_fifo|mem[1][75]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_text_s1_agent_rsp_fifo|mem[0][75]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_text_s1_agent_rsp_fifo|mem[0][74]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_cache_0_memory_to_riscv_text_s1_cmd_width_adapter|byte_cnt_reg[2]                                                                       ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_cache_0_memory_to_riscv_text_s1_cmd_width_adapter|address_reg[2]                                                           ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|channel_escaped                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1,3..6]         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux_001:cmd_mux_003|share_count_zero_flag                                                                                                        ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                  ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux_001:cmd_mux_002|share_count_zero_flag                                                                                                        ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                  ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count_zero_flag                                                                                                        ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                  ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                  ;
; platform:u0|riscv_core:riscv_simple_sv_0|text_memory_interface:text_memory_interface|has_request_sent                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux_001:cmd_mux_003|share_count[0]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux_001:cmd_mux_002|share_count[0]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count[0]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[1]                         ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]    ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[0]                         ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]    ;
; platform:u0|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:instruction_cache_0_core_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                         ; Merged with platform:u0|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:instruction_cache_0_core_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                            ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                            ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                               ;
; platform:u0|platform_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:instruction_cache_0_core_agent_rsp_fifo|mem[1][104]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; platform:u0|platform_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:instruction_cache_0_core_agent_rsp_fifo|mem[0][104]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; platform:u0|platform_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:instruction_cache_0_core_agent_rsp_fifo|mem[0][76]                                                                                                        ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:instruction_cache_0_core_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                      ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:instruction_cache_0_core_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                    ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:instruction_cache_0_core_agent_rsp_fifo|mem[1][76]                                                                                                        ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:riscv_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                    ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:riscv_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ledr_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                          ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ledr_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:riscv_sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2..31]                                             ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:riscv_text_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3..31]                                              ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[7][65]                                                                                                                  ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[7][91]                                                                                                     ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[7][64]                                                                                                                  ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[7][90]                                                                                                     ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[7][91]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[6][65]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[6][50]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[5][65]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[5][50]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[4][65]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[4][50]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[3][65]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[3][50]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[2][65]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[2][50]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[1][65]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[1][50]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[0][65]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[0][50]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[6][63]                                                                                                                  ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[6][64]                                                                                                     ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[5][63]                                                                                                                  ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[5][64]                                                                                                     ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[4][63]                                                                                                                  ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[4][64]                                                                                                     ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[3][63]                                                                                                                  ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[3][64]                                                                                                     ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[2][63]                                                                                                                  ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[2][64]                                                                                                     ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[1][63]                                                                                                                  ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[1][64]                                                                                                     ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[0][63]                                                                                                                  ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[0][64]                                                                                                     ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[9,10]                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7]                                                            ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                       ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..6]                                                         ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_text_s1_agent_rsp_fifo|mem[0][67]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_text_s1_agent_rsp_fifo|mem[0][66]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_text_s1_agent_rsp_fifo|mem[0][65]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_text_s1_agent_rsp_fifo|mem[0][64]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_text_s1_agent_rsp_fifo|mem[0][63]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_text_s1_agent_rsp_fifo|mem[0][62]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_text_s1_agent_rsp_fifo|mem[0][61]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_text_s1_agent_rsp_fifo|mem[0][60]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_text_s1_agent_rsp_fifo|mem[0][59]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_text_s1_agent_rsp_fifo|mem[0][58]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_text_s1_agent_rsp_fifo|mem[0][57]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_text_s1_agent_rsp_fifo|mem[0][56]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_text_s1_agent_rsp_fifo|mem[0][55]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_text_s1_agent_rsp_fifo|mem[0][54]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_text_s1_agent_rsp_fifo|mem[0][53]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_text_s1_agent_rsp_fifo|mem[0][52]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_text_s1_agent_rsp_fifo|mem[0][51]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_text_s1_agent_rsp_fifo|mem[0][50]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_text_s1_agent_rsp_fifo|mem[0][49]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_text_s1_agent_rsp_fifo|mem[0][48]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_text_s1_agent_rsp_fifo|mem[0][47]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_text_s1_agent_rsp_fifo|mem[0][46]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_text_s1_agent_rsp_fifo|mem[0][45]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_text_s1_agent_rsp_fifo|mem[0][44]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_text_s1_agent_rsp_fifo|mem[0][43]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_text_s1_agent_rsp_fifo|mem[0][42]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_text_s1_agent_rsp_fifo|mem[0][41]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_text_s1_agent_rsp_fifo|mem[0][40]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_text_s1_agent_rsp_fifo|mem[0][39]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[0][49]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[1][49]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[2][49]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[3][49]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[4][49]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[5][49]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[6][49]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[0][48]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[1][48]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[2][48]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[3][48]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[4][48]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[5][48]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[6][48]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[0][47]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[1][47]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[2][47]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[3][47]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[4][47]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[5][47]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[6][47]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[0][45]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[1][45]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[2][45]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[3][45]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[4][45]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[5][45]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[6][45]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[0][44]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[1][44]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[2][44]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[3][44]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[4][44]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[5][44]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[6][44]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[0][43]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[1][43]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[2][43]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[3][43]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[4][43]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[5][43]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[6][43]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[0][42]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[1][42]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[2][42]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[3][42]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[4][42]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[5][42]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[6][42]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[0][41]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[1][41]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[2][41]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[3][41]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[4][41]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[5][41]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[6][41]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[0][40]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[1][40]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[2][40]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[3][40]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[4][40]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[5][40]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[6][40]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[0][39]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[1][39]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[2][39]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[3][39]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[4][39]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[5][39]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[6][39]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[0][38]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[1][38]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[2][38]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[3][38]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[4][38]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[5][38]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[6][38]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[0][37]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[1][37]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[2][37]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[3][37]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[4][37]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[5][37]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[6][37]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[0][36]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[1][36]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[2][36]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[3][36]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[4][36]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[5][36]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[6][36]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[0][35]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[1][35]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[2][35]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[3][35]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[4][35]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[5][35]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[6][35]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[0][34]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[1][34]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[2][34]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[3][34]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[4][34]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[5][34]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[6][34]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[0][33]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[1][33]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[2][33]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[3][33]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[4][33]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[5][33]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[6][33]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[0][32]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[1][32]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[2][32]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[3][32]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[4][32]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[5][32]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[6][32]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[0][31]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[1][31]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[2][31]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[3][31]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[4][31]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[5][31]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[6][31]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[0][30]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[1][30]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[2][30]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[3][30]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[4][30]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[5][30]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[6][30]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[0][29]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[1][29]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[2][29]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[3][29]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[4][29]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[5][29]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[6][29]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[0][28]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[1][28]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[2][28]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[3][28]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[4][28]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[5][28]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[6][28]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[0][27]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[1][27]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[2][27]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[3][27]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[4][27]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[5][27]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[6][27]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[0][26]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[1][26]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[2][26]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[3][26]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[4][26]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[5][26]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[6][26]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[0][25]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[1][25]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[2][25]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[3][25]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[4][25]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[5][25]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[6][25]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[0][24]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[1][24]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[2][24]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[3][24]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[4][24]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[5][24]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[6][24]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[0][23]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[1][23]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[2][23]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[3][23]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[4][23]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[5][23]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[6][23]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[0][22]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[1][22]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[2][22]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[3][22]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[4][22]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[5][22]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[6][22]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[0][21]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[1][21]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[2][21]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[3][21]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[4][21]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[5][21]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[6][21]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[0][20]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[1][20]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[2][20]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[3][20]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[4][20]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[5][20]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[6][20]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:riscv_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7]                                                    ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:riscv_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                               ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:riscv_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..6]                                                 ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ledr_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7]                                                          ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ledr_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                     ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ledr_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..6]                                                       ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[0][57]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:riscv_sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..7]                                                ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:riscv_sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~20                                                                                                                    ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~21                                                                                                                    ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~22                                                                                                                    ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~23                                                                                                                    ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_riscv_sdram:riscv_sdram|i_state~14                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_riscv_sdram:riscv_sdram|i_state~15                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_riscv_sdram:riscv_sdram|i_state~16                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_riscv_sdram:riscv_sdram|i_next~4                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_riscv_sdram:riscv_sdram|i_next~5                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_riscv_sdram:riscv_sdram|i_next~6                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_riscv_sdram:riscv_sdram|m_next~9                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_riscv_sdram:riscv_sdram|m_next~10                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_riscv_sdram:riscv_sdram|m_next~13                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_riscv_sdram:riscv_sdram|m_next~14                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_riscv_sdram:riscv_sdram|m_next~16                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state~6                       ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state~7                       ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16..31]            ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[31]                    ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:instruction_cache_0_memory_translator|address_register[31]                                                                                      ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_cache_0_memory_to_riscv_text_s1_cmd_width_adapter|address_reg[31]                                                                       ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[30]                    ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:instruction_cache_0_memory_translator|address_register[30]                                                                                      ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_cache_0_memory_to_riscv_text_s1_cmd_width_adapter|address_reg[30]                                                                       ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[29]                    ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:instruction_cache_0_memory_translator|address_register[29]                                                                                      ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_cache_0_memory_to_riscv_text_s1_cmd_width_adapter|address_reg[29]                                                                       ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[28]                    ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:instruction_cache_0_memory_translator|address_register[28]                                                                                      ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_cache_0_memory_to_riscv_text_s1_cmd_width_adapter|address_reg[28]                                                                       ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[27]                    ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:instruction_cache_0_memory_translator|address_register[27]                                                                                      ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_cache_0_memory_to_riscv_text_s1_cmd_width_adapter|address_reg[27]                                                                       ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[26]                    ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:instruction_cache_0_memory_translator|address_register[26]                                                                                      ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_cache_0_memory_to_riscv_text_s1_cmd_width_adapter|address_reg[26]                                                                       ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[25]                    ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:instruction_cache_0_memory_translator|address_register[25]                                                                                      ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_cache_0_memory_to_riscv_text_s1_cmd_width_adapter|address_reg[25]                                                                       ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[24]                    ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:instruction_cache_0_memory_translator|address_register[24]                                                                                      ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_cache_0_memory_to_riscv_text_s1_cmd_width_adapter|address_reg[24]                                                                       ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[23]                    ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:instruction_cache_0_memory_translator|address_register[23]                                                                                      ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_cache_0_memory_to_riscv_text_s1_cmd_width_adapter|address_reg[23]                                                                       ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[22]                    ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:instruction_cache_0_memory_translator|address_register[22]                                                                                      ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_cache_0_memory_to_riscv_text_s1_cmd_width_adapter|address_reg[22]                                                                       ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[21]                    ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:instruction_cache_0_memory_translator|address_register[21]                                                                                      ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_cache_0_memory_to_riscv_text_s1_cmd_width_adapter|address_reg[21]                                                                       ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20]                    ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:instruction_cache_0_memory_translator|address_register[20]                                                                                      ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_cache_0_memory_to_riscv_text_s1_cmd_width_adapter|address_reg[20]                                                                       ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19]                    ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:instruction_cache_0_memory_translator|address_register[19]                                                                                      ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_cache_0_memory_to_riscv_text_s1_cmd_width_adapter|address_reg[19]                                                                       ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18]                    ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:instruction_cache_0_memory_translator|address_register[18]                                                                                      ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_cache_0_memory_to_riscv_text_s1_cmd_width_adapter|address_reg[18]                                                                       ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17]                    ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:instruction_cache_0_memory_translator|address_register[17]                                                                                      ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_cache_0_memory_to_riscv_text_s1_cmd_width_adapter|address_reg[17]                                                                       ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16]                    ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:instruction_cache_0_memory_translator|address_register[16]                                                                                      ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_cache_0_memory_to_riscv_text_s1_cmd_width_adapter|address_reg[16]                                                                       ; Lost fanout                                                                                                                                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[7][18]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[6][18]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[5][18]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[4][18]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[3][18]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[2][18]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[1][18]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[0][18]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:riscv_text_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                    ; Merged with platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:riscv_text_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:riscv_text_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; platform:u0|platform_riscv_sdram:riscv_sdram|m_count[2]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~4                                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                             ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~3                                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                             ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~21                                                                                                                           ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                             ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~23                                                                                                                           ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                             ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~22                                                                                                                           ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                             ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~24                                                                                                                           ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                             ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~1                                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                             ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~0                                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                             ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~2                                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                             ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~17                                                                                                                           ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                             ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~19                                                                                                                           ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                             ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~18                                                                                                                           ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                             ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~20                                                                                                                           ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                             ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~31                                                                                                                           ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                             ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~30                                                                                                                           ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                             ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~29                                                                                                                           ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                             ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~25                                                                                                                           ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                             ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~27                                                                                                                           ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                             ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~26                                                                                                                           ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                             ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~28                                                                                                                           ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                             ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~5                                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                             ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~7                                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                             ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~6                                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                             ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~8                                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                             ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~9                                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                             ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~11                                                                                                                           ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                             ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~10                                                                                                                           ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                             ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~12                                                                                                                           ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                             ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~13                                                                                                                           ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                             ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~15                                                                                                                           ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                             ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~14                                                                                                                           ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                             ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~16                                                                                                                           ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                             ;
; Total Number of Removed Registers = 1024                                                                                                                                                                                                 ;                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                              ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_text_s1_to_instruction_cache_0_memory_rsp_width_adapter|p0_use_reg                                                              ; Stuck at GND                   ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_text_s1_to_instruction_cache_0_memory_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],     ;
;                                                                                                                                                                                                                            ; due to stuck port data_in      ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_text_s1_to_instruction_cache_0_memory_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],     ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_text_s1_to_instruction_cache_0_memory_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],     ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_text_s1_to_instruction_cache_0_memory_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],     ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_text_s1_to_instruction_cache_0_memory_rsp_width_adapter|p0_reg_endofpacket,                                                                 ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_text_s1_to_instruction_cache_0_memory_rsp_width_adapter|p0_reg_data_field[31],                                                              ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_text_s1_to_instruction_cache_0_memory_rsp_width_adapter|p0_reg_data_field[29],                                                              ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_text_s1_to_instruction_cache_0_memory_rsp_width_adapter|p0_reg_data_field[28],                                                              ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_text_s1_to_instruction_cache_0_memory_rsp_width_adapter|p0_reg_data_field[27],                                                              ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_text_s1_to_instruction_cache_0_memory_rsp_width_adapter|p0_reg_data_field[26],                                                              ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_text_s1_to_instruction_cache_0_memory_rsp_width_adapter|p0_reg_data_field[25],                                                              ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_text_s1_to_instruction_cache_0_memory_rsp_width_adapter|p0_reg_data_field[24],                                                              ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_text_s1_to_instruction_cache_0_memory_rsp_width_adapter|p0_reg_data_field[23],                                                              ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_text_s1_to_instruction_cache_0_memory_rsp_width_adapter|p0_reg_data_field[22],                                                              ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_text_s1_to_instruction_cache_0_memory_rsp_width_adapter|p0_reg_data_field[21],                                                              ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_text_s1_to_instruction_cache_0_memory_rsp_width_adapter|p0_reg_data_field[20],                                                              ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_text_s1_to_instruction_cache_0_memory_rsp_width_adapter|p0_reg_data_field[19],                                                              ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_text_s1_to_instruction_cache_0_memory_rsp_width_adapter|p0_reg_data_field[18],                                                              ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_text_s1_to_instruction_cache_0_memory_rsp_width_adapter|p0_reg_data_field[17],                                                              ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_text_s1_to_instruction_cache_0_memory_rsp_width_adapter|p0_reg_data_field[16],                                                              ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_text_s1_to_instruction_cache_0_memory_rsp_width_adapter|p0_reg_data_field[15],                                                              ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_text_s1_to_instruction_cache_0_memory_rsp_width_adapter|p0_reg_data_field[14],                                                              ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_text_s1_to_instruction_cache_0_memory_rsp_width_adapter|p0_reg_data_field[13],                                                              ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_text_s1_to_instruction_cache_0_memory_rsp_width_adapter|p0_reg_data_field[12],                                                              ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_text_s1_to_instruction_cache_0_memory_rsp_width_adapter|p0_reg_data_field[11],                                                              ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_text_s1_to_instruction_cache_0_memory_rsp_width_adapter|p0_reg_data_field[10],                                                              ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_text_s1_to_instruction_cache_0_memory_rsp_width_adapter|p0_reg_data_field[9],                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_text_s1_to_instruction_cache_0_memory_rsp_width_adapter|p0_reg_data_field[8],                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_text_s1_to_instruction_cache_0_memory_rsp_width_adapter|p0_reg_data_field[7],                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_text_s1_to_instruction_cache_0_memory_rsp_width_adapter|p0_reg_data_field[6],                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_text_s1_to_instruction_cache_0_memory_rsp_width_adapter|p0_reg_data_field[5],                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_text_s1_to_instruction_cache_0_memory_rsp_width_adapter|p0_reg_data_field[4],                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_text_s1_to_instruction_cache_0_memory_rsp_width_adapter|p0_reg_data_field[3],                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_text_s1_to_instruction_cache_0_memory_rsp_width_adapter|p0_reg_data_field[2],                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_text_s1_to_instruction_cache_0_memory_rsp_width_adapter|p0_reg_data_field[1],                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_text_s1_to_instruction_cache_0_memory_rsp_width_adapter|p0_reg_data_field[0],                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_text_s1_to_instruction_cache_0_memory_rsp_width_adapter|p0_reg_byte_cnt_field[6],                                                           ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_text_s1_to_instruction_cache_0_memory_rsp_width_adapter|p0_reg_byte_cnt_field[3],                                                           ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_text_s1_to_instruction_cache_0_memory_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                           ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_text_s1_to_instruction_cache_0_memory_rsp_width_adapter|p0_reg_byte_cnt_field[1],                                                           ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_text_s1_to_instruction_cache_0_memory_rsp_width_adapter|p0_reg_byte_cnt_field[0],                                                           ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_text_s1_to_instruction_cache_0_memory_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                           ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_text_s1_to_instruction_cache_0_memory_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                           ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_text_s1_to_instruction_cache_0_memory_rsp_width_adapter|p0_reg_ori_burst_size[0],                                                           ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_text_s1_agent_rsp_fifo|mem[0][109],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_text_s1_agent_rsp_fifo|mem[0][82],                                                                                                                ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_text_s1_agent_rsp_fifo|mem[0][75],                                                                                                                ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_text_s1_agent_rsp_fifo|mem[0][74],                                                                                                                ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:riscv_text_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                  ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_sdram_s1_to_jtag_master_master_rsp_width_adapter|p0_use_reg                                                                     ; Stuck at GND                   ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_sdram_s1_to_jtag_master_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],            ;
;                                                                                                                                                                                                                            ; due to stuck port data_in      ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_sdram_s1_to_jtag_master_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],            ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_sdram_s1_to_jtag_master_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],            ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_sdram_s1_to_jtag_master_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],            ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_sdram_s1_to_jtag_master_master_rsp_width_adapter|p0_reg_endofpacket,                                                                        ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_sdram_s1_to_jtag_master_master_rsp_width_adapter|p0_reg_data_field[15],                                                                     ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_sdram_s1_to_jtag_master_master_rsp_width_adapter|p0_reg_data_field[12],                                                                     ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_sdram_s1_to_jtag_master_master_rsp_width_adapter|p0_reg_data_field[11],                                                                     ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_sdram_s1_to_jtag_master_master_rsp_width_adapter|p0_reg_data_field[10],                                                                     ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_sdram_s1_to_jtag_master_master_rsp_width_adapter|p0_reg_data_field[9],                                                                      ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_sdram_s1_to_jtag_master_master_rsp_width_adapter|p0_reg_data_field[8],                                                                      ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_sdram_s1_to_jtag_master_master_rsp_width_adapter|p0_reg_data_field[7],                                                                      ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_sdram_s1_to_jtag_master_master_rsp_width_adapter|p0_reg_data_field[6],                                                                      ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_sdram_s1_to_jtag_master_master_rsp_width_adapter|p0_reg_data_field[5],                                                                      ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_sdram_s1_to_jtag_master_master_rsp_width_adapter|p0_reg_data_field[4],                                                                      ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_sdram_s1_to_jtag_master_master_rsp_width_adapter|p0_reg_data_field[3],                                                                      ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_sdram_s1_to_jtag_master_master_rsp_width_adapter|p0_reg_data_field[2],                                                                      ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_sdram_s1_to_jtag_master_master_rsp_width_adapter|p0_reg_data_field[1],                                                                      ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_sdram_s1_to_jtag_master_master_rsp_width_adapter|p0_reg_data_field[0],                                                                      ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_sdram_s1_to_jtag_master_master_rsp_width_adapter|p0_reg_byte_cnt_field[6],                                                                  ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_sdram_s1_to_jtag_master_master_rsp_width_adapter|p0_reg_byte_cnt_field[3],                                                                  ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_sdram_s1_to_jtag_master_master_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                                  ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_sdram_s1_to_jtag_master_master_rsp_width_adapter|p0_reg_byte_cnt_field[1],                                                                  ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_sdram_s1_to_jtag_master_master_rsp_width_adapter|p0_reg_byte_cnt_field[0],                                                                  ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_sdram_s1_to_jtag_master_master_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                                  ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_sdram_s1_to_jtag_master_master_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                                  ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_sdram_s1_to_jtag_master_master_rsp_width_adapter|p0_reg_ori_burst_size[0],                                                                  ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[6][65],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[6][50],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[5][65],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[5][50],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[4][65],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[4][50],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[3][65],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[3][50],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[2][65],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[2][50],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[1][65],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[1][50],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[0][65],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[0][50],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:riscv_sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],                                                ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[6][18],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[5][18],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[4][18],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[3][18],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[2][18],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[1][18],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[0][18]                                                                                                                ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_sdram_s1_to_riscv_simple_sv_0_data_master_rsp_width_adapter|p0_use_reg                                                          ; Stuck at GND                   ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_sdram_s1_to_riscv_simple_sv_0_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4], ;
;                                                                                                                                                                                                                            ; due to stuck port data_in      ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_sdram_s1_to_riscv_simple_sv_0_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3], ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_sdram_s1_to_riscv_simple_sv_0_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2], ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_sdram_s1_to_riscv_simple_sv_0_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1], ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_sdram_s1_to_riscv_simple_sv_0_data_master_rsp_width_adapter|p0_reg_endofpacket,                                                             ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_sdram_s1_to_riscv_simple_sv_0_data_master_rsp_width_adapter|p0_reg_data_field[15],                                                          ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_sdram_s1_to_riscv_simple_sv_0_data_master_rsp_width_adapter|p0_reg_data_field[12],                                                          ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_sdram_s1_to_riscv_simple_sv_0_data_master_rsp_width_adapter|p0_reg_data_field[11],                                                          ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_sdram_s1_to_riscv_simple_sv_0_data_master_rsp_width_adapter|p0_reg_data_field[10],                                                          ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_sdram_s1_to_riscv_simple_sv_0_data_master_rsp_width_adapter|p0_reg_data_field[9],                                                           ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_sdram_s1_to_riscv_simple_sv_0_data_master_rsp_width_adapter|p0_reg_data_field[8],                                                           ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_sdram_s1_to_riscv_simple_sv_0_data_master_rsp_width_adapter|p0_reg_data_field[7],                                                           ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_sdram_s1_to_riscv_simple_sv_0_data_master_rsp_width_adapter|p0_reg_data_field[6],                                                           ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_sdram_s1_to_riscv_simple_sv_0_data_master_rsp_width_adapter|p0_reg_data_field[5],                                                           ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_sdram_s1_to_riscv_simple_sv_0_data_master_rsp_width_adapter|p0_reg_data_field[4],                                                           ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_sdram_s1_to_riscv_simple_sv_0_data_master_rsp_width_adapter|p0_reg_data_field[3],                                                           ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_sdram_s1_to_riscv_simple_sv_0_data_master_rsp_width_adapter|p0_reg_data_field[2],                                                           ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_sdram_s1_to_riscv_simple_sv_0_data_master_rsp_width_adapter|p0_reg_data_field[1],                                                           ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_sdram_s1_to_riscv_simple_sv_0_data_master_rsp_width_adapter|p0_reg_data_field[0],                                                           ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_sdram_s1_to_riscv_simple_sv_0_data_master_rsp_width_adapter|p0_reg_byte_cnt_field[6],                                                       ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_sdram_s1_to_riscv_simple_sv_0_data_master_rsp_width_adapter|p0_reg_byte_cnt_field[3],                                                       ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_sdram_s1_to_riscv_simple_sv_0_data_master_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                       ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_sdram_s1_to_riscv_simple_sv_0_data_master_rsp_width_adapter|p0_reg_byte_cnt_field[1],                                                       ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_sdram_s1_to_riscv_simple_sv_0_data_master_rsp_width_adapter|p0_reg_byte_cnt_field[0],                                                       ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_sdram_s1_to_riscv_simple_sv_0_data_master_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                       ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_sdram_s1_to_riscv_simple_sv_0_data_master_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                       ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_sdram_s1_to_riscv_simple_sv_0_data_master_rsp_width_adapter|p0_reg_ori_burst_size[0]                                                        ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:riscv_text_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[31]                                   ; Lost Fanouts                   ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:riscv_text_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[30],                                              ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:riscv_text_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[29],                                              ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:riscv_text_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[28],                                              ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:riscv_text_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[27],                                              ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:riscv_text_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26],                                              ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:riscv_text_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25],                                              ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:riscv_text_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24],                                              ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:riscv_text_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23],                                              ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:riscv_text_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22],                                              ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:riscv_text_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21],                                              ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:riscv_text_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20],                                              ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:riscv_text_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19],                                              ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:riscv_text_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18],                                              ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:riscv_text_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17],                                              ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:riscv_text_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16],                                              ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:riscv_text_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15],                                              ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:riscv_text_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14],                                              ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:riscv_text_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13],                                              ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:riscv_text_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12],                                              ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:riscv_text_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11],                                              ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:riscv_text_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10],                                              ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:riscv_text_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9],                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:riscv_text_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8]                                                ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:riscv_sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[31]                                  ; Lost Fanouts                   ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:riscv_sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[30],                                             ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:riscv_sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[29],                                             ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:riscv_sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[28],                                             ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:riscv_sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[27],                                             ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:riscv_sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26],                                             ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:riscv_sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25],                                             ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:riscv_sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24],                                             ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:riscv_sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23],                                             ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:riscv_sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22],                                             ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:riscv_sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21],                                             ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:riscv_sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20],                                             ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:riscv_sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19],                                             ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:riscv_sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18],                                             ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:riscv_sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17],                                             ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:riscv_sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16],                                             ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:riscv_sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15],                                             ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:riscv_sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14],                                             ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:riscv_sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13],                                             ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:riscv_sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12],                                             ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:riscv_sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11],                                             ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:riscv_sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10],                                             ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:riscv_sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9],                                              ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:riscv_sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8]                                               ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~2                                                                                                              ; Stuck at GND                   ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~17,                                                                                                                        ;
;                                                                                                                                                                                                                            ; due to stuck port clock_enable ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~19,                                                                                                                        ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~18,                                                                                                                        ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~20,                                                                                                                        ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~31,                                                                                                                        ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~30,                                                                                                                        ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~25,                                                                                                                        ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~27,                                                                                                                        ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~26,                                                                                                                        ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~28,                                                                                                                        ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~5,                                                                                                                         ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~7,                                                                                                                         ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~6,                                                                                                                         ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~8,                                                                                                                         ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~11,                                                                                                                        ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~10,                                                                                                                        ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~12,                                                                                                                        ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~13,                                                                                                                        ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~15,                                                                                                                        ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~14,                                                                                                                        ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~16                                                                                                                         ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]            ; Stuck at GND                   ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0],                  ;
;                                                                                                                                                                                                                            ; due to stuck port data_in      ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[6],           ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5],           ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4],           ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3],           ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1],           ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[26]                  ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[0][37]                                                                                                    ; Lost Fanouts                   ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[1][37],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[2][37],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[3][37],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[4][37],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[5][37],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[6][37]                                                                                                                ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[0][36]                                                                                                    ; Lost Fanouts                   ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[1][36],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[2][36],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[3][36],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[4][36],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[5][36],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[6][36]                                                                                                                ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[0][39]                                                                                                    ; Lost Fanouts                   ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[1][39],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[2][39],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[3][39],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[4][39],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[5][39],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[6][39]                                                                                                                ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[0][38]                                                                                                    ; Lost Fanouts                   ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[1][38],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[2][38],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[3][38],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[4][38],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[5][38],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[6][38]                                                                                                                ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[0][40]                                                                                                    ; Lost Fanouts                   ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[1][40],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[2][40],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[3][40],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[4][40],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[5][40],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[6][40]                                                                                                                ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[0][41]                                                                                                    ; Lost Fanouts                   ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[1][41],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[2][41],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[3][41],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[4][41],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[5][41],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[6][41]                                                                                                                ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[0][42]                                                                                                    ; Lost Fanouts                   ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[1][42],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[2][42],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[3][42],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[4][42],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[5][42],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[6][42]                                                                                                                ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[0][43]                                                                                                    ; Lost Fanouts                   ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[1][43],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[2][43],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[3][43],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[4][43],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[5][43],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[6][43]                                                                                                                ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[0][44]                                                                                                    ; Lost Fanouts                   ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[1][44],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[2][44],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[3][44],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[4][44],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[5][44],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[6][44]                                                                                                                ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[0][45]                                                                                                    ; Lost Fanouts                   ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[1][45],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[2][45],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[3][45],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[4][45],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[5][45],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[6][45]                                                                                                                ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                    ; Lost Fanouts                   ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[1][46],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[2][46],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[3][46],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[4][46],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[5][46],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[0][47]                                                                                                    ; Lost Fanouts                   ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[1][47],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[2][47],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[3][47],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[4][47],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[5][47],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[6][47]                                                                                                                ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[0][48]                                                                                                    ; Lost Fanouts                   ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[1][48],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[2][48],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[3][48],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[4][48],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[5][48],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[6][48]                                                                                                                ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[0][49]                                                                                                    ; Lost Fanouts                   ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[1][49],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[2][49],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[3][49],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[4][49],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[5][49],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[6][49]                                                                                                                ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[0][34]                                                                                                    ; Lost Fanouts                   ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[1][34],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[2][34],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[3][34],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[4][34],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[5][34],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[6][34]                                                                                                                ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[0][21]                                                                                                    ; Lost Fanouts                   ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[1][21],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[2][21],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[3][21],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[4][21],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[5][21],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[6][21]                                                                                                                ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[0][20]                                                                                                    ; Lost Fanouts                   ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[1][20],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[2][20],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[3][20],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[4][20],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[5][20],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[6][20]                                                                                                                ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[0][35]                                                                                                    ; Lost Fanouts                   ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[1][35],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[2][35],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[3][35],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[4][35],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[5][35],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[6][35]                                                                                                                ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[0][22]                                                                                                    ; Lost Fanouts                   ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[1][22],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[2][22],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[3][22],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[4][22],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[5][22],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[6][22]                                                                                                                ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[0][23]                                                                                                    ; Lost Fanouts                   ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[1][23],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[2][23],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[3][23],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[4][23],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[5][23],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[6][23]                                                                                                                ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[0][24]                                                                                                    ; Lost Fanouts                   ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[1][24],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[2][24],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[3][24],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[4][24],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[5][24],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[6][24]                                                                                                                ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[0][25]                                                                                                    ; Lost Fanouts                   ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[1][25],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[2][25],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[3][25],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[4][25],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[5][25],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[6][25]                                                                                                                ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[0][26]                                                                                                    ; Lost Fanouts                   ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[1][26],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[2][26],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[3][26],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[4][26],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[5][26],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[6][26]                                                                                                                ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[0][27]                                                                                                    ; Lost Fanouts                   ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[1][27],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[2][27],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[3][27],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[4][27],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[5][27],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[6][27]                                                                                                                ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[0][28]                                                                                                    ; Lost Fanouts                   ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[1][28],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[2][28],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[3][28],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[4][28],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[5][28],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[6][28]                                                                                                                ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[0][29]                                                                                                    ; Lost Fanouts                   ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[1][29],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[2][29],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[3][29],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[4][29],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[5][29],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[6][29]                                                                                                                ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[0][30]                                                                                                    ; Lost Fanouts                   ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[1][30],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[2][30],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[3][30],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[4][30],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[5][30],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[6][30]                                                                                                                ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[0][31]                                                                                                    ; Lost Fanouts                   ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[1][31],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[2][31],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[3][31],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[4][31],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[5][31],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[6][31]                                                                                                                ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[0][32]                                                                                                    ; Lost Fanouts                   ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[1][32],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[2][32],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[3][32],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[4][32],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[5][32],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[6][32]                                                                                                                ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[0][33]                                                                                                    ; Lost Fanouts                   ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[1][33],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[2][33],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[3][33],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[4][33],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[5][33],                                                                                                               ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[6][33]                                                                                                                ;
; platform:u0|platform_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:instruction_cache_0_core_agent_rsp_fifo|mem[1][104]                                                                                         ; Stuck at GND                   ; platform:u0|platform_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:instruction_cache_0_core_agent_rsp_fifo|mem[0][104],                                                                                                    ;
;                                                                                                                                                                                                                            ; due to stuck port data_in      ; platform:u0|platform_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:instruction_cache_0_core_agent_rsp_fifo|mem[0][76],                                                                                                     ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:instruction_cache_0_core_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                      ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:instruction_cache_0_core_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                 ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:instruction_cache_0_core_agent_rsp_fifo|mem[1][76]                                                                                                      ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_text_s1_agent_rsp_fifo|mem[0][64]                                                                                                     ; Lost Fanouts                   ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[28],             ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[28],                 ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:instruction_cache_0_memory_translator|address_register[28],                                                                                   ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_cache_0_memory_to_riscv_text_s1_cmd_width_adapter|address_reg[28]                                                                     ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_text_s1_agent_rsp_fifo|mem[0][61]                                                                                                     ; Lost Fanouts                   ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[25],             ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[25],                 ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:instruction_cache_0_memory_translator|address_register[25],                                                                                   ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_cache_0_memory_to_riscv_text_s1_cmd_width_adapter|address_reg[25]                                                                     ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_text_s1_agent_rsp_fifo|mem[0][60]                                                                                                     ; Lost Fanouts                   ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[24],             ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[24],                 ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:instruction_cache_0_memory_translator|address_register[24],                                                                                   ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_cache_0_memory_to_riscv_text_s1_cmd_width_adapter|address_reg[24]                                                                     ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_text_s1_agent_rsp_fifo|mem[0][63]                                                                                                     ; Lost Fanouts                   ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[27],             ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[27],                 ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:instruction_cache_0_memory_translator|address_register[27],                                                                                   ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_cache_0_memory_to_riscv_text_s1_cmd_width_adapter|address_reg[27]                                                                     ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_text_s1_agent_rsp_fifo|mem[0][59]                                                                                                     ; Lost Fanouts                   ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[23],             ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[23],                 ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:instruction_cache_0_memory_translator|address_register[23],                                                                                   ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_cache_0_memory_to_riscv_text_s1_cmd_width_adapter|address_reg[23]                                                                     ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_text_s1_agent_rsp_fifo|mem[0][58]                                                                                                     ; Lost Fanouts                   ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[22],             ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[22],                 ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:instruction_cache_0_memory_translator|address_register[22],                                                                                   ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_cache_0_memory_to_riscv_text_s1_cmd_width_adapter|address_reg[22]                                                                     ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_text_s1_agent_rsp_fifo|mem[0][57]                                                                                                     ; Lost Fanouts                   ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[21],             ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[21],                 ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:instruction_cache_0_memory_translator|address_register[21],                                                                                   ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_cache_0_memory_to_riscv_text_s1_cmd_width_adapter|address_reg[21]                                                                     ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_text_s1_agent_rsp_fifo|mem[0][56]                                                                                                     ; Lost Fanouts                   ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20],             ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20],                 ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:instruction_cache_0_memory_translator|address_register[20],                                                                                   ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_cache_0_memory_to_riscv_text_s1_cmd_width_adapter|address_reg[20]                                                                     ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_text_s1_agent_rsp_fifo|mem[0][55]                                                                                                     ; Lost Fanouts                   ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19],             ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19],                 ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:instruction_cache_0_memory_translator|address_register[19],                                                                                   ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_cache_0_memory_to_riscv_text_s1_cmd_width_adapter|address_reg[19]                                                                     ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_text_s1_agent_rsp_fifo|mem[0][54]                                                                                                     ; Lost Fanouts                   ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18],             ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18],                 ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:instruction_cache_0_memory_translator|address_register[18],                                                                                   ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_cache_0_memory_to_riscv_text_s1_cmd_width_adapter|address_reg[18]                                                                     ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_text_s1_agent_rsp_fifo|mem[0][53]                                                                                                     ; Lost Fanouts                   ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17],             ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17],                 ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:instruction_cache_0_memory_translator|address_register[17],                                                                                   ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_cache_0_memory_to_riscv_text_s1_cmd_width_adapter|address_reg[17]                                                                     ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_text_s1_agent_rsp_fifo|mem[0][52]                                                                                                     ; Lost Fanouts                   ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16],             ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16],                 ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:instruction_cache_0_memory_translator|address_register[16],                                                                                   ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_cache_0_memory_to_riscv_text_s1_cmd_width_adapter|address_reg[16]                                                                     ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_text_s1_to_instruction_cache_0_memory_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy     ; Stuck at GND                   ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_text_s1_to_instruction_cache_0_memory_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7],     ;
;                                                                                                                                                                                                                            ; due to stuck port clock_enable ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_text_s1_to_instruction_cache_0_memory_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],     ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_text_s1_to_instruction_cache_0_memory_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],     ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_text_s1_to_instruction_cache_0_memory_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]      ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_text_s1_agent_rsp_fifo|mem[0][66]                                                                                                     ; Lost Fanouts                   ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[30],             ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[30],                 ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:instruction_cache_0_memory_translator|address_register[30],                                                                                   ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_cache_0_memory_to_riscv_text_s1_cmd_width_adapter|address_reg[30]                                                                     ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_sdram_s1_to_jtag_master_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy            ; Stuck at GND                   ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_sdram_s1_to_jtag_master_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7],            ;
;                                                                                                                                                                                                                            ; due to stuck port clock_enable ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_sdram_s1_to_jtag_master_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],            ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_sdram_s1_to_jtag_master_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],            ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_sdram_s1_to_jtag_master_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_sdram_s1_to_riscv_simple_sv_0_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy ; Stuck at GND                   ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_sdram_s1_to_riscv_simple_sv_0_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7], ;
;                                                                                                                                                                                                                            ; due to stuck port clock_enable ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_sdram_s1_to_riscv_simple_sv_0_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6], ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_sdram_s1_to_riscv_simple_sv_0_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5], ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_sdram_s1_to_riscv_simple_sv_0_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]  ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_text_s1_agent_rsp_fifo|mem[0][65]                                                                                                     ; Lost Fanouts                   ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[29],             ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[29],                 ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:instruction_cache_0_memory_translator|address_register[29],                                                                                   ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_cache_0_memory_to_riscv_text_s1_cmd_width_adapter|address_reg[29]                                                                     ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_text_s1_agent_rsp_fifo|mem[0][67]                                                                                                     ; Lost Fanouts                   ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[31],             ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[31],                 ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:instruction_cache_0_memory_translator|address_register[31],                                                                                   ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_cache_0_memory_to_riscv_text_s1_cmd_width_adapter|address_reg[31]                                                                     ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_text_s1_agent_rsp_fifo|mem[0][62]                                                                                                     ; Lost Fanouts                   ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[26],             ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:instruction_cache_0_memory_translator|address_register[26],                                                                                   ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_cache_0_memory_to_riscv_text_s1_cmd_width_adapter|address_reg[26]                                                                     ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:instruction_cache_0_memory_translator|burstcount_register_lint[2]                                                                 ; Stuck at GND                   ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux_001:cmd_mux_003|share_count_zero_flag,                                                                                                     ;
;                                                                                                                                                                                                                            ; due to stuck port data_in      ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux_001:cmd_mux_003|share_count[0]                                                                                                             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_data_s1_agent_rsp_fifo|mem[0][91]                                                                                                     ; Lost Fanouts                   ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_data_s1_agent_rsp_fifo|mem[1][91],                                                                                                                ;
;                                                                                                                                                                                                                            ;                                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:riscv_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                             ;
; platform:u0|platform_sw:sw|readdata[24]                                                                                                                                                                                    ; Stuck at GND                   ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[24]                                                                                                           ;
;                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                        ;
; platform:u0|platform_sw:sw|readdata[17]                                                                                                                                                                                    ; Stuck at GND                   ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[17]                                                                                                           ;
;                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                        ;
; platform:u0|platform_sw:sw|readdata[14]                                                                                                                                                                                    ; Stuck at GND                   ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[14]                                                                                                           ;
;                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                        ;
; platform:u0|platform_sw:sw|readdata[18]                                                                                                                                                                                    ; Stuck at GND                   ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[18]                                                                                                           ;
;                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                        ;
; platform:u0|platform_sw:sw|readdata[19]                                                                                                                                                                                    ; Stuck at GND                   ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[19]                                                                                                           ;
;                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                        ;
; platform:u0|platform_sw:sw|readdata[20]                                                                                                                                                                                    ; Stuck at GND                   ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[20]                                                                                                           ;
;                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                        ;
; platform:u0|platform_sw:sw|readdata[21]                                                                                                                                                                                    ; Stuck at GND                   ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[21]                                                                                                           ;
;                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                        ;
; platform:u0|platform_sw:sw|readdata[22]                                                                                                                                                                                    ; Stuck at GND                   ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[22]                                                                                                           ;
;                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                        ;
; platform:u0|platform_sw:sw|readdata[23]                                                                                                                                                                                    ; Stuck at GND                   ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[23]                                                                                                           ;
;                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                        ;
; platform:u0|platform_sw:sw|readdata[25]                                                                                                                                                                                    ; Stuck at GND                   ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[25]                                                                                                           ;
;                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                        ;
; platform:u0|platform_sw:sw|readdata[26]                                                                                                                                                                                    ; Stuck at GND                   ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[26]                                                                                                           ;
;                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                        ;
; platform:u0|platform_sw:sw|readdata[27]                                                                                                                                                                                    ; Stuck at GND                   ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[27]                                                                                                           ;
;                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                        ;
; platform:u0|platform_sw:sw|readdata[28]                                                                                                                                                                                    ; Stuck at GND                   ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[28]                                                                                                           ;
;                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                        ;
; platform:u0|platform_sw:sw|readdata[29]                                                                                                                                                                                    ; Stuck at GND                   ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[29]                                                                                                           ;
;                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                        ;
; platform:u0|platform_sw:sw|readdata[30]                                                                                                                                                                                    ; Stuck at GND                   ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[30]                                                                                                           ;
;                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                        ;
; platform:u0|platform_sw:sw|readdata[31]                                                                                                                                                                                    ; Stuck at GND                   ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[31]                                                                                                           ;
;                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                        ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109]          ; Stuck at GND                   ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_text_s1_agent_rsp_fifo|mem[1][109]                                                                                                                ;
;                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                        ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_data_s1_agent_rsp_fifo|mem[0][92]                                                                                                     ; Lost Fanouts                   ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_data_s1_agent_rsp_fifo|mem[1][92]                                                                                                                 ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[10]           ; Stuck at GND                   ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[9]                        ;
;                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                        ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                  ; Stuck at VCC                   ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                     ;
;                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                        ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count_zero_flag                                                                                          ; Stuck at VCC                   ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count[0]                                                                                                             ;
;                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                        ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux_001:cmd_mux_002|share_count_zero_flag                                                                                          ; Stuck at VCC                   ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux_001:cmd_mux_002|share_count[0]                                                                                                             ;
;                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                        ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem[1][93]                                                                                                           ; Stuck at GND                   ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem[0][68]                                                                                                                       ;
;                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                        ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][93]                                                                                                             ; Stuck at GND                   ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][68]                                                                                                                         ;
;                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                        ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_data_s1_agent_rsp_fifo|mem[1][80]                                                                                                     ; Stuck at GND                   ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_data_s1_agent_rsp_fifo|mem[0][68]                                                                                                                 ;
;                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                        ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1]       ; Stuck at GND                   ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_text_s1_agent_rsp_fifo|mem[1][75]                                                                                                                 ;
;                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                        ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[6]       ; Stuck at GND                   ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]            ;
;                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                        ;
; platform:u0|platform_sw:sw|readdata[16]                                                                                                                                                                                    ; Stuck at GND                   ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[16]                                                                                                           ;
;                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                        ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_data_s1_agent_rsp_fifo|mem[0][93]                                                                                                     ; Lost Fanouts                   ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_data_s1_agent_rsp_fifo|mem[1][93]                                                                                                                 ;
; platform:u0|platform_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:instruction_cache_0_core_agent_rsp_fifo|mem[0][89]                                                                                          ; Lost Fanouts                   ; platform:u0|platform_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:instruction_cache_0_core_agent_rsp_fifo|mem[1][89]                                                                                                      ;
; platform:u0|platform_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:instruction_cache_0_core_agent_rsp_fifo|mem[0][71]                                                                                          ; Lost Fanouts                   ; platform:u0|platform_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:instruction_cache_0_core_agent_rsp_fifo|mem[1][71]                                                                                                      ;
; platform:u0|platform_sw:sw|readdata[10]                                                                                                                                                                                    ; Stuck at GND                   ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[10]                                                                                                           ;
;                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                        ;
; platform:u0|platform_sw:sw|readdata[11]                                                                                                                                                                                    ; Stuck at GND                   ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[11]                                                                                                           ;
;                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                        ;
; platform:u0|platform_sw:sw|readdata[12]                                                                                                                                                                                    ; Stuck at GND                   ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[12]                                                                                                           ;
;                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                        ;
; platform:u0|platform_sw:sw|readdata[13]                                                                                                                                                                                    ; Stuck at GND                   ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[13]                                                                                                           ;
;                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                        ;
; platform:u0|platform_sw:sw|readdata[15]                                                                                                                                                                                    ; Stuck at GND                   ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[15]                                                                                                           ;
;                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 12075 ;
; Number of registers using Synchronous Clear  ; 239   ;
; Number of registers using Synchronous Load   ; 455   ;
; Number of registers using Asynchronous Clear ; 2123  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 5334  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|register:program_counter|value[22]                                                                                                                                                                                                           ; 13      ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:riscv_simple_sv_0_data_master_agent|hold_waitrequest                                                                                                                                                                                        ; 2       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:jtag_master_master_agent|hold_waitrequest                                                                                                                                                                                                   ; 2       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|waitrequest_reset_override                                                                                                                                                                                             ; 9       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledr_s1_translator|waitrequest_reset_override                                                                                                                                                                                           ; 11      ;
; platform:u0|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:riscv_simple_sv_0_text_master_agent|hold_waitrequest                                                                                                                                                                                        ; 2       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|m_cmd[1]                                                                                                                                                                                                                                                                           ; 2       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|m_cmd[3]                                                                                                                                                                                                                                                                           ; 1       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|m_cmd[2]                                                                                                                                                                                                                                                                           ; 2       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|m_cmd[0]                                                                                                                                                                                                                                                                           ; 2       ;
; platform:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                           ; 433     ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:instruction_cache_0_memory_agent|hold_waitrequest                                                                                                                                                                                           ; 2       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:riscv_text_s1_translator|waitrequest_reset_override                                                                                                                                                                                     ; 3       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                    ; 2       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:riscv_data_s1_translator|waitrequest_reset_override                                                                                                                                                                                     ; 3       ;
; platform:u0|platform_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                          ; 242     ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[0]                                                                                                                                                                                                                            ; 1       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                    ; 2       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                            ; 2       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|i_addr[12]                                                                                                                                                                                                                                                                         ; 11      ;
; platform:u0|platform_riscv_sdram:riscv_sdram|i_cmd[1]                                                                                                                                                                                                                                                                           ; 2       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|i_cmd[3]                                                                                                                                                                                                                                                                           ; 2       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|i_cmd[2]                                                                                                                                                                                                                                                                           ; 2       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|i_cmd[0]                                                                                                                                                                                                                                                                           ; 2       ;
; platform:u0|altera_reset_controller:rst_controller_001|r_sync_rst_chain[1]                                                                                                                                                                                                                                                      ; 1       ;
; platform:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                            ; 1       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                    ; 2       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rdata_fifo|empty                                                                                                                                                                                                            ; 2       ;
; platform:u0|platform_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                           ; 1       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|refresh_counter[7]                                                                                                                                                                                                                                                                 ; 2       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|refresh_counter[12]                                                                                                                                                                                                                                                                ; 2       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|refresh_counter[9]                                                                                                                                                                                                                                                                 ; 2       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|refresh_counter[8]                                                                                                                                                                                                                                                                 ; 2       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|refresh_counter[3]                                                                                                                                                                                                                                                                 ; 2       ;
; platform:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                   ; 1       ;
; platform:u0|altera_reset_controller:rst_controller_001|r_sync_rst_chain[2]                                                                                                                                                                                                                                                      ; 2       ;
; platform:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                   ; 4       ;
; platform:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                            ; 1       ;
; platform:u0|platform_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                           ; 1       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|empty                                                                                                                                                                                                                                                   ; 2       ;
; platform:u0|altera_reset_controller:rst_controller_001|r_sync_rst_chain[3]                                                                                                                                                                                                                                                      ; 1       ;
; platform:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                   ; 1       ;
; platform:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                   ; 1       ;
; platform:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                       ; 1       ;
; platform:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                        ; 1       ;
; platform:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                        ; 1       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sense_reset_n                                                                                                        ; 8       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 57                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+------+
; Register Name                                                                                                                              ; Megafunction                                                                                                             ; Type ;
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+------+
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rdata_fifo|internal_out_payload[0..15] ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rdata_fifo|mem_rtl_0 ; RAM  ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|internal_out_payload[0..7]                                         ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|mem_rtl_0                                        ; RAM  ;
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                                                               ;
+--------------------------------------------------------------------------+---------------------------------------------------------------+
; Register Name                                                            ; RAM Name                                                      ;
+--------------------------------------------------------------------------+---------------------------------------------------------------+
; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0_bypass[0]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0 ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0_bypass[1]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0 ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0_bypass[2]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0 ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0_bypass[3]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0 ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0_bypass[4]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0 ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0_bypass[5]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0 ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0_bypass[6]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0 ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0_bypass[7]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0 ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0_bypass[8]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0 ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0_bypass[9]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0 ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0_bypass[10] ; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0 ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0_bypass[11] ; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0 ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0_bypass[12] ; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0 ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0_bypass[13] ; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0 ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0_bypass[14] ; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0 ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0_bypass[15] ; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0 ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0_bypass[16] ; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0 ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0_bypass[17] ; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0 ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0_bypass[18] ; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0 ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0_bypass[19] ; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0 ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0_bypass[20] ; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0 ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0_bypass[21] ; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0 ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0_bypass[22] ; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0 ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0_bypass[23] ; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0 ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0_bypass[24] ; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0 ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0_bypass[25] ; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0 ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0_bypass[26] ; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0 ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0_bypass[27] ; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0 ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0_bypass[28] ; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0 ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0_bypass[29] ; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0 ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0_bypass[30] ; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0 ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0_bypass[31] ; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0 ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0_bypass[32] ; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0 ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0_bypass[33] ; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0 ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0_bypass[34] ; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0 ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0_bypass[35] ; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0 ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0_bypass[36] ; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0 ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0_bypass[37] ; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0 ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0_bypass[38] ; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0 ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0_bypass[39] ; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0 ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0_bypass[40] ; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0 ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0_bypass[41] ; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0 ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0_bypass[42] ; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0 ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0_bypass[43] ; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0 ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0_bypass[44] ; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0 ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0_bypass[45] ; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0 ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0_bypass[46] ; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0 ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0_bypass[47] ; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0 ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0_bypass[48] ; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0 ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0_bypass[49] ; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0 ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0_bypass[50] ; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0 ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0_bypass[51] ; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0 ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0_bypass[52] ; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0 ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0_bypass[53] ; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0 ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0_bypass[54] ; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0 ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0_bypass[55] ; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0 ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0_bypass[56] ; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0 ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0_bypass[57] ; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0 ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0_bypass[58] ; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0 ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0_bypass[59] ; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0 ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0_bypass[60] ; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0 ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0_bypass[61] ; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0 ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0_bypass[62] ; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0 ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0_bypass[63] ; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0 ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0_bypass[64] ; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0 ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0_bypass[65] ; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0 ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0_bypass[66] ; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0 ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0_bypass[67] ; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0 ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0_bypass[68] ; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0 ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0_bypass[69] ; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0 ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0_bypass[70] ; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0 ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0_bypass[71] ; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0 ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0_bypass[72] ; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0 ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0_bypass[73] ; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0 ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0_bypass[74] ; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0 ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0_bypass[75] ; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0 ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0_bypass[76] ; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0 ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0_bypass[77] ; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0 ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0_bypass[78] ; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0 ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0_bypass[79] ; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0 ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0_bypass[80] ; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0 ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0_bypass[81] ; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0 ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0_bypass[82] ; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0 ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0_bypass[83] ; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0 ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0_bypass[84] ; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0 ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0_bypass[85] ; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0 ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0_bypass[86] ; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0 ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0_bypass[87] ; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0 ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0_bypass[88] ; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0 ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0_bypass[89] ; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0 ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0_bypass[90] ; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0 ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0_bypass[91] ; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0 ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0_bypass[92] ; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0 ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[0]    ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1]    ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[2]    ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[3]    ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[4]    ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[5]    ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[6]    ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[7]    ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[8]    ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[9]    ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[10]   ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[11]   ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[12]   ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[13]   ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[14]   ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[15]   ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[16]   ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[17]   ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[18]   ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[19]   ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[20]   ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[21]   ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[22]   ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[23]   ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[24]   ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[25]   ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[26]   ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[27]   ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[28]   ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[29]   ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[30]   ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[31]   ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[32]   ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[33]   ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[34]   ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[35]   ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[36]   ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[37]   ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[38]   ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[39]   ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[40]   ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[41]   ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[42]   ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[43]   ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[44]   ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[45]   ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[46]   ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[47]   ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[48]   ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[49]   ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[50]   ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[51]   ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[52]   ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[53]   ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[54]   ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[55]   ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[56]   ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[57]   ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[58]   ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[59]   ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[60]   ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[61]   ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[62]   ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[63]   ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[64]   ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[65]   ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[66]   ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[67]   ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[68]   ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[69]   ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[70]   ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[71]   ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[72]   ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[73]   ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[74]   ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[75]   ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[76]   ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[77]   ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[78]   ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[79]   ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[80]   ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[81]   ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[82]   ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[83]   ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[84]   ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[85]   ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[86]   ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[87]   ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[88]   ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[89]   ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[90]   ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[91]   ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[92]   ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[93]   ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[94]   ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[95]   ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[96]   ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[97]   ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[98]   ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[99]   ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[100]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[101]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[102]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[103]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[104]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[105]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[106]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[107]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[108]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[109]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[110]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[111]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[112]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[113]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[114]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[115]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[116]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[117]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[118]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[119]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[120]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[121]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[122]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[123]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[124]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[125]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[126]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[127]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[128]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[129]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[130]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[131]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[132]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[133]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[134]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[135]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[136]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[137]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[138]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[139]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[140]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[141]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[142]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[143]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[144]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[145]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[146]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[147]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[148]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[149]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[150]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[151]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[152]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[153]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[154]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[155]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[156]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[157]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[158]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[159]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[160]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[161]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[162]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[163]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[164]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[165]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[166]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[167]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[168]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[169]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[170]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[171]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[172]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[173]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[174]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[175]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[176]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[177]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[178]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[179]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[180]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[181]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[182]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[183]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[184]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[185]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[186]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[187]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[188]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[189]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[190]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[191]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[192]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[193]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[194]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[195]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[196]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[197]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[198]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[199]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[200]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[201]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[202]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[203]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[204]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[205]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[206]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[207]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[208]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[209]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[210]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[211]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[212]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[213]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[214]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[215]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[216]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[217]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[218]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[219]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[220]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[221]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[222]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[223]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[224]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[225]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[226]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[227]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[228]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[229]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[230]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[231]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[232]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[233]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[234]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[235]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[236]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[237]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[238]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[239]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[240]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[241]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[242]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[243]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[244]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[245]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[246]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[247]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[248]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[249]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[250]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[251]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[252]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[253]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[254]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[255]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[256]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[257]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[258]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[259]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[260]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[261]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[262]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[263]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[264]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[265]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[266]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[267]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[268]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[269]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[270]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[271]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[272]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[273]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[274]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[275]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[276]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[277]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[278]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[279]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[280]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[281]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[282]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[283]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[284]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[285]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[286]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[287]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[288]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[289]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[290]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[291]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[292]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[293]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[294]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[295]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[296]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[297]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[298]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[299]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[300]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[301]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[302]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[303]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[304]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[305]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[306]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[307]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[308]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[309]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[310]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[311]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[312]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[313]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[314]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[315]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[316]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[317]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[318]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[319]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[320]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[321]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[322]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[323]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[324]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[325]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[326]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[327]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[328]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[329]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[330]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[331]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[332]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[333]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[334]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[335]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[336]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[337]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[338]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[339]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[340]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[341]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[342]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[343]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[344]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[345]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[346]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[347]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[348]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[349]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[350]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[351]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[352]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[353]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[354]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[355]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[356]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[357]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[358]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[359]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[360]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[361]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[362]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[363]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[364]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[365]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[366]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[367]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[368]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[369]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[370]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[371]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[372]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[373]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[374]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[375]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[376]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[377]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[378]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[379]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[380]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[381]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[382]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[383]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[384]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[385]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[386]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[387]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[388]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[389]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[390]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[391]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[392]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[393]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[394]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[395]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[396]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[397]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[398]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[399]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[400]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[401]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[402]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[403]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[404]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[405]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[406]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[407]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[408]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[409]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[410]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[411]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[412]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[413]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[414]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[415]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[416]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[417]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[418]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[419]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[420]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[421]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[422]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[423]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[424]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[425]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[426]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[427]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[428]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[429]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[430]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[431]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[432]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[433]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[434]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[435]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[436]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[437]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[438]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[439]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[440]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[441]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[442]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[443]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[444]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[445]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[446]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[447]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[448]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[449]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[450]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[451]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[452]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[453]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[454]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[455]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[456]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[457]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[458]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[459]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[460]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[461]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[462]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[463]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[464]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[465]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[466]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[467]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[468]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[469]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[470]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[471]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[472]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[473]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[474]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[475]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[476]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[477]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[478]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[479]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[480]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[481]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[482]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[483]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[484]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[485]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[486]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[487]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[488]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[489]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[490]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[491]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[492]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[493]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[494]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[495]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[496]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[497]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[498]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[499]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[500]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[501]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[502]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[503]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[504]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[505]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[506]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[507]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[508]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[509]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[510]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[511]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[512]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[513]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[514]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[515]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[516]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[517]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[518]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[519]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[520]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[521]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[522]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[523]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[524]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[525]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[526]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[527]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[528]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[529]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[530]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[531]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[532]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[533]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[534]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[535]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[536]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[537]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[538]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[539]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[540]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[541]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[542]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[543]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[544]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[545]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[546]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[547]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[548]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[549]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[550]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[551]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[552]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[553]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[554]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[555]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[556]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[557]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[558]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[559]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[560]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[561]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[562]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[563]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[564]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[565]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[566]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[567]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[568]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[569]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[570]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[571]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[572]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[573]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[574]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[575]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[576]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[577]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[578]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[579]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[580]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[581]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[582]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[583]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[584]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[585]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[586]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[587]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[588]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[589]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[590]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[591]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[592]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[593]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[594]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[595]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[596]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[597]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[598]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[599]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[600]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[601]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[602]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[603]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[604]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[605]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[606]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[607]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[608]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[609]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[610]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[611]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[612]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[613]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[614]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[615]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[616]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[617]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[618]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[619]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[620]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[621]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[622]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[623]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[624]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[625]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[626]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[627]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[628]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[629]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[630]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[631]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[632]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[633]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[634]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[635]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[636]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[637]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[638]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[639]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[640]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[641]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[642]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[643]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[644]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[645]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[646]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[647]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[648]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[649]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[650]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[651]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[652]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[653]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[654]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[655]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[656]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[657]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[658]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[659]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[660]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[661]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[662]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[663]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[664]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[665]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[666]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[667]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[668]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[669]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[670]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[671]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[672]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[673]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[674]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[675]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[676]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[677]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[678]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[679]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[680]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[681]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[682]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[683]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[684]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[685]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[686]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[687]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[688]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[689]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[690]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[691]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[692]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[693]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[694]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[695]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[696]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[697]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[698]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[699]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[700]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[701]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[702]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[703]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[704]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[705]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[706]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[707]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[708]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[709]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[710]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[711]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[712]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[713]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[714]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[715]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[716]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[717]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[718]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[719]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[720]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[721]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[722]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[723]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[724]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[725]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[726]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[727]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[728]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[729]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[730]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[731]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[732]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[733]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[734]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[735]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[736]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[737]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[738]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[739]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[740]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[741]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[742]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[743]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[744]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[745]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[746]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[747]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[748]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[749]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[750]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[751]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[752]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[753]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[754]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[755]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[756]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[757]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[758]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[759]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[760]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[761]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[762]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[763]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[764]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[765]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[766]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[767]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[768]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[769]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[770]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[771]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[772]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[773]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[774]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[775]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[776]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[777]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[778]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[779]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[780]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[781]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[782]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[783]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[784]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[785]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[786]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[787]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[788]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[789]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[790]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[791]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[792]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[793]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[794]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[795]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[796]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[797]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[798]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[799]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[800]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[801]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[802]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[803]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[804]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[805]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[806]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[807]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[808]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[809]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[810]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[811]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[812]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[813]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[814]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[815]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[816]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[817]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[818]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[819]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[820]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[821]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[822]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[823]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[824]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[825]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[826]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[827]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[828]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[829]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[830]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[831]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[832]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[833]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[834]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[835]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[836]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[837]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[838]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[839]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[840]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[841]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[842]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[843]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[844]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[845]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[846]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[847]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[848]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[849]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[850]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[851]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[852]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[853]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[854]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[855]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[856]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[857]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[858]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[859]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[860]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[861]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[862]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[863]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[864]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[865]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[866]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[867]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[868]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[869]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[870]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[871]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[872]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[873]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[874]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[875]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[876]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[877]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[878]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[879]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[880]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[881]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[882]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[883]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[884]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[885]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[886]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[887]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[888]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[889]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[890]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[891]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[892]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[893]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[894]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[895]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[896]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[897]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[898]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[899]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[900]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[901]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[902]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[903]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[904]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[905]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[906]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[907]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[908]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[909]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[910]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[911]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[912]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[913]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[914]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[915]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[916]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[917]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[918]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[919]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[920]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[921]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[922]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[923]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[924]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[925]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[926]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[927]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[928]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[929]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[930]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[931]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[932]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[933]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[934]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[935]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[936]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[937]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[938]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[939]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[940]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[941]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[942]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[943]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[944]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[945]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[946]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[947]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[948]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[949]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[950]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[951]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[952]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[953]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[954]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[955]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[956]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[957]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[958]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[959]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[960]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[961]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[962]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[963]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[964]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[965]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[966]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[967]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[968]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[969]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[970]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[971]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[972]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[973]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[974]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[975]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[976]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[977]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[978]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[979]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[980]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[981]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[982]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[983]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[984]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[985]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[986]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[987]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[988]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[989]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[990]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[991]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[992]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[993]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[994]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[995]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[996]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[997]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[998]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[999]  ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1000] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1001] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1002] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1003] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1004] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1005] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1006] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1007] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1008] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1009] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1010] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1011] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1012] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1013] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1014] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1015] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1016] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1017] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1018] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1019] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1020] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1021] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1022] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1023] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1024] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1025] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1026] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1027] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1028] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1029] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1030] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1031] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1032] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1033] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1034] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1035] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1036] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1037] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1038] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1039] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1040] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1041] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1042] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1043] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1044] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1045] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1046] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1047] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1048] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1049] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1050] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1051] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1052] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1053] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1054] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1055] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1056] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1057] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1058] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1059] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1060] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1061] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1062] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1063] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1064] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1065] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1066] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1067] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1068] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1069] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1070] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1071] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1072] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1073] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1074] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1075] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1076] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1077] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1078] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1079] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1080] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1081] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1082] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1083] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1084] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1085] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1086] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1087] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1088] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1089] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1090] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1091] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1092] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1093] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1094] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1095] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1096] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1097] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1098] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1099] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1100] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1101] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1102] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1103] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1104] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1105] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1106] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1107] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1108] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1109] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1110] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1111] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1112] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1113] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1114] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1115] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1116] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1117] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1118] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1119] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1120] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1121] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1122] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1123] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1124] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1125] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1126] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1127] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1128] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1129] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1130] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1131] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1132] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1133] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1134] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1135] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1136] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1137] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1138] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1139] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1140] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1141] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1142] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1143] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1144] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1145] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1146] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1147] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1148] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1149] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1150] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1151] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1152] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1153] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1154] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1155] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1156] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1157] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1158] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1159] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1160] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1161] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1162] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1163] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1164] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1165] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1166] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1167] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1168] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1169] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1170] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1171] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1172] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1173] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1174] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1175] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1176] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1177] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1178] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1179] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1180] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1181] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1182] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1183] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1184] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1185] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1186] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1187] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1188] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1189] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1190] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1191] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1192] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1193] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1194] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1195] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1196] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1197] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1198] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1199] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1200] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1201] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1202] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1203] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1204] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1205] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1206] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1207] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1208] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1209] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1210] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1211] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1212] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1213] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1214] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1215] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1216] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1217] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1218] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1219] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1220] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1221] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1222] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1223] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1224] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1225] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1226] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1227] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1228] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1229] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1230] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1231] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1232] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1233] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1234] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1235] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1236] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1237] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1238] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1239] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1240] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1241] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1242] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1243] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1244] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1245] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1246] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1247] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1248] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1249] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1250] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1251] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1252] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1253] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1254] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1255] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1256] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1257] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1258] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1259] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1260] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1261] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1262] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1263] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1264] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1265] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1266] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1267] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1268] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1269] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1270] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1271] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1272] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1273] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1274] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1275] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1276] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1277] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1278] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1279] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1280] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1281] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1282] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1283] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1284] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1285] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1286] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1287] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1288] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1289] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1290] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1291] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1292] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1293] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1294] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1295] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1296] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1297] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1298] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1299] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1300] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1301] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1302] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1303] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1304] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1305] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1306] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1307] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1308] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1309] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1310] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1311] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1312] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1313] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1314] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1315] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1316] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1317] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1318] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1319] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1320] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1321] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1322] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1323] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1324] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1325] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1326] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1327] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1328] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1329] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1330] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1331] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1332] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1333] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1334] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1335] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1336] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1337] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1338] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1339] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1340] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1341] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1342] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1343] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1344] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1345] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1346] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1347] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1348] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1349] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1350] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1351] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1352] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1353] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1354] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1355] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1356] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1357] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1358] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1359] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1360] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1361] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1362] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1363] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1364] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1365] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1366] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1367] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1368] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1369] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1370] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1371] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1372] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1373] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1374] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1375] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1376] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1377] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1378] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1379] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1380] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1381] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1382] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1383] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1384] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1385] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1386] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1387] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1388] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1389] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1390] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1391] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1392] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1393] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1394] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1395] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1396] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1397] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1398] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1399] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1400] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1401] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1402] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1403] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1404] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1405] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1406] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1407] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1408] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1409] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1410] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1411] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1412] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1413] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1414] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1415] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1416] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1417] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1418] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1419] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1420] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1421] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1422] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1423] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1424] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1425] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1426] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1427] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1428] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1429] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1430] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1431] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1432] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1433] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1434] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1435] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1436] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1437] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1438] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1439] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1440] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1441] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1442] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1443] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1444] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1445] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1446] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1447] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1448] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1449] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1450] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1451] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1452] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1453] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1454] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1455] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1456] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1457] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1458] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1459] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1460] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1461] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1462] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1463] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1464] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1465] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1466] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1467] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1468] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1469] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1470] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1471] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1472] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1473] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1474] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1475] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1476] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1477] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1478] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1479] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1480] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1481] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1482] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1483] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1484] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1485] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1486] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1487] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1488] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1489] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1490] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1491] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1492] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1493] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1494] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1495] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1496] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1497] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1498] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1499] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1500] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1501] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1502] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1503] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1504] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1505] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1506] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1507] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1508] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1509] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1510] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1511] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1512] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1513] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1514] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1515] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1516] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1517] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1518] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1519] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1520] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1521] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1522] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1523] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1524] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1525] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1526] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1527] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1528] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1529] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1530] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1531] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1532] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1533] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1534] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1535] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1536] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1537] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1538] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1539] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1540] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1541] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1542] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1543] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1544] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1545] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1546] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1547] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1548] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1549] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1550] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1551] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1552] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1553] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1554] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1555] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1556] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1557] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1558] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1559] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1560] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1561] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1562] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1563] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1564] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1565] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1566] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1567] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1568] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1569] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1570] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1571] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1572] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1573] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1574] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1575] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1576] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1577] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1578] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1579] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1580] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1581] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1582] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1583] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1584] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1585] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1586] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1587] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1588] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1589] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1590] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1591] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1592] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1593] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1594] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1595] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1596] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1597] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1598] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1599] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1600] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1601] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1602] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1603] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1604] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1605] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1606] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1607] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1608] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1609] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1610] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1611] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1612] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1613] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1614] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1615] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1616] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1617] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1618] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1619] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1620] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1621] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1622] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1623] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1624] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1625] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1626] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1627] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1628] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1629] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1630] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1631] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1632] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1633] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1634] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1635] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1636] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1637] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1638] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1639] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1640] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1641] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1642] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1643] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1644] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1645] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1646] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1647] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1648] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1649] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1650] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1651] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1652] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1653] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1654] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1655] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1656] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1657] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1658] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1659] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1660] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1661] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1662] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1663] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1664] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1665] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1666] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1667] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1668] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1669] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1670] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1671] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1672] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1673] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1674] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1675] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1676] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1677] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1678] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1679] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1680] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1681] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1682] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1683] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1684] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1685] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1686] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1687] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1688] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1689] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1690] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1691] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1692] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1693] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1694] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1695] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1696] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1697] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1698] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1699] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1700] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1701] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1702] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1703] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1704] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1705] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1706] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1707] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1708] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1709] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1710] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1711] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1712] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1713] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1714] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1715] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1716] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1717] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1718] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1719] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1720] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1721] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1722] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1723] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1724] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1725] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1726] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1727] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1728] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1729] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1730] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1731] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1732] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1733] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1734] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1735] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1736] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1737] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1738] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1739] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1740] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1741] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1742] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1743] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1744] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1745] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1746] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1747] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1748] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1749] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1750] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1751] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1752] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1753] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1754] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1755] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1756] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1757] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1758] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1759] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1760] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1761] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1762] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1763] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1764] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1765] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1766] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1767] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1768] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1769] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1770] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1771] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1772] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1773] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1774] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1775] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1776] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1777] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1778] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1779] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1780] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1781] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1782] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1783] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1784] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1785] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1786] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1787] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1788] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1789] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1790] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1791] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1792] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1793] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1794] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1795] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1796] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1797] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1798] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1799] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1800] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1801] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1802] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1803] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1804] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1805] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1806] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1807] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1808] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1809] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1810] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1811] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1812] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1813] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1814] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1815] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1816] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1817] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1818] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1819] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1820] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1821] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1822] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1823] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1824] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1825] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1826] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1827] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1828] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1829] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1830] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1831] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1832] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1833] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1834] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1835] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1836] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1837] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1838] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1839] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1840] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1841] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1842] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1843] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1844] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1845] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1846] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1847] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1848] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1849] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1850] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1851] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1852] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1853] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1854] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1855] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1856] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1857] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1858] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1859] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1860] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1861] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1862] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1863] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1864] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1865] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1866] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1867] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1868] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1869] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1870] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1871] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1872] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1873] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1874] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1875] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1876] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1877] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1878] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1879] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1880] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1881] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1882] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1883] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1884] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1885] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1886] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1887] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1888] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1889] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1890] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1891] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1892] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1893] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1894] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1895] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1896] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1897] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1898] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1899] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1900] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1901] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1902] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1903] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1904] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1905] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1906] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1907] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1908] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1909] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1910] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1911] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1912] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1913] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1914] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1915] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1916] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1917] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1918] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1919] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1920] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1921] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1922] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1923] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1924] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1925] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1926] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1927] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1928] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1929] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1930] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1931] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1932] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1933] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1934] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1935] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1936] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1937] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1938] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1939] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1940] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1941] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1942] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1943] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1944] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1945] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1946] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1947] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1948] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1949] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1950] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1951] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1952] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1953] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1954] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1955] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1956] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1957] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1958] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1959] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1960] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1961] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1962] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1963] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1964] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1965] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1966] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1967] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1968] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1969] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1970] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1971] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1972] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1973] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1974] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1975] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1976] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1977] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1978] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1979] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1980] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1981] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1982] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1983] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1984] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1985] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1986] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1987] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1988] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1989] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1990] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1991] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1992] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1993] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1994] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1995] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1996] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1997] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1998] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[1999] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[2000] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[2001] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[2002] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[2003] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[2004] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[2005] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[2006] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[2007] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[2008] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[2009] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[2010] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[2011] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[2012] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[2013] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[2014] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[2015] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[2016] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[2017] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[2018] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[2019] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[2020] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[2021] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[2022] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[2023] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[2024] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[2025] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[2026] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[2027] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[2028] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[2029] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[2030] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[2031] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[2032] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[2033] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[2034] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[2035] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[2036] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[2037] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[2038] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[2039] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[2040] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[2041] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[2042] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[2043] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[2044] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[2045] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[2046] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[2047] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[2048] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[2049] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[2050] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[2051] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[2052] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[2053] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[2054] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[2055] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[2056] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[2057] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[2058] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[2059] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[2060] ; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|LRU_rtl_0_bypass[0]    ; platform:u0|instruction_cache:instruction_cache_0|LRU_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|LRU_rtl_0_bypass[1]    ; platform:u0|instruction_cache:instruction_cache_0|LRU_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|LRU_rtl_0_bypass[2]    ; platform:u0|instruction_cache:instruction_cache_0|LRU_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|LRU_rtl_0_bypass[3]    ; platform:u0|instruction_cache:instruction_cache_0|LRU_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|LRU_rtl_0_bypass[4]    ; platform:u0|instruction_cache:instruction_cache_0|LRU_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|LRU_rtl_0_bypass[5]    ; platform:u0|instruction_cache:instruction_cache_0|LRU_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|LRU_rtl_0_bypass[6]    ; platform:u0|instruction_cache:instruction_cache_0|LRU_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|LRU_rtl_0_bypass[7]    ; platform:u0|instruction_cache:instruction_cache_0|LRU_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|LRU_rtl_0_bypass[8]    ; platform:u0|instruction_cache:instruction_cache_0|LRU_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|LRU_rtl_0_bypass[9]    ; platform:u0|instruction_cache:instruction_cache_0|LRU_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|LRU_rtl_0_bypass[10]   ; platform:u0|instruction_cache:instruction_cache_0|LRU_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|LRU_rtl_0_bypass[11]   ; platform:u0|instruction_cache:instruction_cache_0|LRU_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|LRU_rtl_0_bypass[12]   ; platform:u0|instruction_cache:instruction_cache_0|LRU_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|LRU_rtl_0_bypass[13]   ; platform:u0|instruction_cache:instruction_cache_0|LRU_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|LRU_rtl_0_bypass[14]   ; platform:u0|instruction_cache:instruction_cache_0|LRU_rtl_0   ;
; platform:u0|instruction_cache:instruction_cache_0|LRU_rtl_0_bypass[15]   ; platform:u0|instruction_cache:instruction_cache_0|LRU_rtl_0   ;
+--------------------------------------------------------------------------+---------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_simple_sv_0_data_master_to_riscv_sdram_s1_cmd_width_adapter|data_reg[15]                                                                                                                                                                                      ;
; 4:1                ; 23 bits   ; 46 LEs        ; 46 LEs               ; 0 LEs                  ; Yes        ; |riscv_test|platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|register:program_counter|value[19]                                                                                                                                                                                                                                    ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_to_riscv_sdram_s1_cmd_width_adapter|data_reg[6]                                                                                                                                                                                                  ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem_used[3]                                                                                                                                                                                                                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:instruction_cache_0_memory_translator|burstcount_register_lint[4]                                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledr_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |riscv_test|platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|burst_count[0]                                                                                                                                                                                                                                               ;
; 4:1                ; 29 bits   ; 58 LEs        ; 0 LEs                ; 58 LEs                 ; Yes        ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:instruction_cache_0_memory_translator|address_register[28]                                                                                                                                                                                                      ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |riscv_test|platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|unshifted_byteenable[3]                                                                                                                                                                                                                     ;
; 5:1                ; 80 bits   ; 240 LEs       ; 160 LEs              ; 80 LEs                 ; Yes        ; |riscv_test|platform:u0|instruction_cache:instruction_cache_0|active_lane_tags[65]                                                                                                                                                                                                                                                                                   ;
; 5:1                ; 2048 bits ; 6144 LEs      ; 4096 LEs             ; 2048 LEs               ; Yes        ; |riscv_test|platform:u0|instruction_cache:instruction_cache_0|active_lane[157]                                                                                                                                                                                                                                                                                       ;
; 7:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |riscv_test|platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|out_data[0]                                                                                                                                                                                                                                                           ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |riscv_test|platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[31]                                                                                                                                                                                                                                 ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |riscv_test|platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[23]                                                                                                                                                                                                                                 ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |riscv_test|platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[15]                                                                                                                                                                                                                                 ;
; 6:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |riscv_test|platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]                                                                                                                                                                                                                                  ;
; 9:1                ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |riscv_test|platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[1]                                                                                                                                                                                                                             ;
; 15:1               ; 7 bits    ; 70 LEs        ; 35 LEs               ; 35 LEs                 ; Yes        ; |riscv_test|platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[1]                                                                                                                                                                                                                                 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |riscv_test|platform:u0|riscv_core:riscv_simple_sv_0|data_memory_interface:data_memory_interface|ShiftLeft0                                                                                                                                                                                                                                                          ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |riscv_test|platform:u0|riscv_core:riscv_simple_sv_0|data_memory_interface:data_memory_interface|ShiftLeft0                                                                                                                                                                                                                                                          ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |riscv_test|platform:u0|riscv_core:riscv_simple_sv_0|data_memory_interface:data_memory_interface|ShiftLeft0                                                                                                                                                                                                                                                          ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |riscv_test|platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|multiplexer4:mux_next_pc_select|multiplexer:multiplexer|Mux25                                                                                                                                                                                                         ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]                                                                                                                         ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |riscv_test|platform:u0|platform_riscv_data:riscv_data|altsyncram:the_altsyncram|altsyncram_cum1:auto_generated|mux_5hb:mux2|l2_w5_n0_mux_dataout                                                                                                                                                                                                                    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_text_s1_agent_rsp_fifo|mem                                                                                                                                                                                                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router_001:router_001|src_data[95]                                                                                                                                                                                                                                   ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router_001:router_001|src_channel[3]                                                                                                                                                                                                                                 ;
; 7:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |riscv_test|platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|multiplexer8:mux_reg_writeback|multiplexer:multiplexer|Mux26                                                                                                                                                                                                          ;
; 7:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |riscv_test|platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|multiplexer8:mux_reg_writeback|multiplexer:multiplexer|Mux7                                                                                                                                                                                                           ;
; 64:1               ; 4 bits    ; 168 LEs       ; 168 LEs              ; 0 LEs                  ; No         ; |riscv_test|platform:u0|instruction_cache:instruction_cache_0|Mux6                                                                                                                                                                                                                                                                                                   ;
; 8:1                ; 7 bits    ; 35 LEs        ; 35 LEs               ; 0 LEs                  ; No         ; |riscv_test|platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|multiplexer8:mux_reg_writeback|multiplexer:multiplexer|Mux23                                                                                                                                                                                                          ;
; 9:1                ; 8 bits    ; 48 LEs        ; 40 LEs               ; 8 LEs                  ; No         ; |riscv_test|platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|multiplexer8:mux_reg_writeback|multiplexer:multiplexer|Mux11                                                                                                                                                                                                          ;
; 128:1              ; 4 bits    ; 340 LEs       ; 72 LEs               ; 268 LEs                ; No         ; |riscv_test|platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|immediate_generator:immediate_generator|Selector20                                                                                                                                                                                                                    ;
; 19:1               ; 2 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; No         ; |riscv_test|platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state                                                                                                                                                                                                                                       ;
; 20:1               ; 2 bits    ; 26 LEs        ; 8 LEs                ; 18 LEs                 ; No         ; |riscv_test|platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state                                                                                                                                                                                                                                       ;
; 80:1               ; 32 bits   ; 1696 LEs      ; 1696 LEs             ; 0 LEs                  ; No         ; |riscv_test|platform:u0|instruction_cache:instruction_cache_0|core_instruction[4]                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7]                                                                                                                                                                            ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |riscv_test|platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[0]                                                                                                                                                                                                                                  ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |riscv_test|platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[10]                                                                                                                                                                                                                                 ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:riscv_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:riscv_text_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                    ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:riscv_text_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                                                                                                                                                    ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ledr_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                          ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:riscv_sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7]                                                                                                                                                                   ;
; 64:1               ; 4 bits    ; 168 LEs       ; 168 LEs              ; 0 LEs                  ; No         ; |riscv_test|platform:u0|instruction_cache:instruction_cache_0|Mux0                                                                                                                                                                                                                                                                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |riscv_test|platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|alu:alu|ShiftLeft0                                                                                                                                                                                                                                                    ;
; 4:1                ; 49 bits   ; 98 LEs        ; 98 LEs               ; 0 LEs                  ; No         ; |riscv_test|platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|alu:alu|ShiftRight1                                                                                                                                                                                                                                                   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |riscv_test|platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|alu:alu|ShiftRight0                                                                                                                                                                                                                                                   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |riscv_test|platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|alu:alu|ShiftRight1                                                                                                                                                                                                                                                   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |riscv_test|platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|alu:alu|ShiftLeft0                                                                                                                                                                                                                                                    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |riscv_test|platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|alu:alu|ShiftLeft0                                                                                                                                                                                                                                                    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |riscv_test|platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|alu:alu|ShiftLeft0                                                                                                                                                                                                                                                    ;
; 12:1               ; 2 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |riscv_test|platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_ctlpath:singlecycle_ctlpath|alu_control:alu_control|Mux3                                                                                                                                                                                                                                            ;
; 22:1               ; 8 bits    ; 112 LEs       ; 88 LEs               ; 24 LEs                 ; No         ; |riscv_test|platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|alu:alu|Mux14                                                                                                                                                                                                                                                         ;
; 21:1               ; 5 bits    ; 70 LEs        ; 50 LEs               ; 20 LEs                 ; No         ; |riscv_test|platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|alu:alu|Mux24                                                                                                                                                                                                                                                         ;
; 21:1               ; 3 bits    ; 42 LEs        ; 30 LEs               ; 12 LEs                 ; No         ; |riscv_test|platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|alu:alu|Mux17                                                                                                                                                                                                                                                         ;
; 23:1               ; 2 bits    ; 30 LEs        ; 22 LEs               ; 8 LEs                  ; No         ; |riscv_test|platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|alu:alu|Mux22                                                                                                                                                                                                                                                         ;
; 25:1               ; 3 bits    ; 48 LEs        ; 39 LEs               ; 9 LEs                  ; No         ; |riscv_test|platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|alu:alu|Mux3                                                                                                                                                                                                                                                          ;
; 24:1               ; 2 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; No         ; |riscv_test|platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|alu:alu|Mux5                                                                                                                                                                                                                                                          ;
; 24:1               ; 3 bits    ; 48 LEs        ; 36 LEs               ; 12 LEs                 ; No         ; |riscv_test|platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|alu:alu|Mux28                                                                                                                                                                                                                                                         ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |riscv_test|platform:u0|platform_riscv_sdram:riscv_sdram|m_data[14]                                                                                                                                                                                                                                                                                                  ;
; 6:1                ; 2 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |riscv_test|platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entries[0]                                                                                                                                                                                                              ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |riscv_test|platform:u0|platform_riscv_sdram:riscv_sdram|i_count[1]                                                                                                                                                                                                                                                                                                  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |riscv_test|platform:u0|platform_riscv_sdram:riscv_sdram|m_dqm[0]                                                                                                                                                                                                                                                                                                    ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |riscv_test|platform:u0|platform_riscv_sdram:riscv_sdram|m_addr[12]                                                                                                                                                                                                                                                                                                  ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |riscv_test|platform:u0|platform_riscv_sdram:riscv_sdram|m_addr[4]                                                                                                                                                                                                                                                                                                   ;
; 7:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |riscv_test|platform:u0|platform_riscv_sdram:riscv_sdram|m_addr[8]                                                                                                                                                                                                                                                                                                   ;
; 7:1                ; 43 bits   ; 172 LEs       ; 0 LEs                ; 172 LEs                ; Yes        ; |riscv_test|platform:u0|platform_riscv_sdram:riscv_sdram|active_addr[4]                                                                                                                                                                                                                                                                                              ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |riscv_test|platform:u0|platform_riscv_sdram:riscv_sdram|Selector35                                                                                                                                                                                                                                                                                                  ;
; 12:1               ; 2 bits    ; 16 LEs        ; 10 LEs               ; 6 LEs                  ; No         ; |riscv_test|platform:u0|platform_riscv_sdram:riscv_sdram|Selector31                                                                                                                                                                                                                                                                                                  ;
; 16:1               ; 2 bits    ; 20 LEs        ; 14 LEs               ; 6 LEs                  ; No         ; |riscv_test|platform:u0|platform_riscv_sdram:riscv_sdram|Selector28                                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |riscv_test|platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_loopback                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |riscv_test|platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]                                                                                                                                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |riscv_test|platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[2]                                                                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |riscv_test|platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[4]                                                                                                                               ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |riscv_test|platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]                                                                                                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |riscv_test|platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[2]                                                                                                                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |riscv_test|platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[3]                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |riscv_test|platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]                                                                                                                        ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |riscv_test|platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[11]                                                                                                                        ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |riscv_test|platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]                                                                                                             ;
; 4:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |riscv_test|platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[9]                                                                                                             ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |riscv_test|platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                                                                         ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |riscv_test|platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[2]                                                                                                                               ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |riscv_test|platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[3]                                                                                                                               ;
; 12:1               ; 5 bits    ; 40 LEs        ; 25 LEs               ; 15 LEs                 ; Yes        ; |riscv_test|platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[2]                                                                                                                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |riscv_test|platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_read_data_length[14]                                                                                                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |riscv_test|platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_read_data_length[7]                                                                                                                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |riscv_test|platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_write_data_length[11]                                                                                                                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |riscv_test|platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_write_data_length[9]                                                                                                                        ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |riscv_test|platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state                                                                                                                                          ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |riscv_test|platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state                                                                                                                                         ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |riscv_test|platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state                                                                                                                                         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |riscv_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]                    ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |riscv_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][8]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |riscv_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |riscv_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |riscv_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                           ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |riscv_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                           ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |riscv_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |riscv_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 6:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |riscv_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                             ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |riscv_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                             ;
; 34:1               ; 4 bits    ; 88 LEs        ; 60 LEs               ; 28 LEs                 ; Yes        ; |riscv_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                      ;
; 28:1               ; 4 bits    ; 72 LEs        ; 56 LEs               ; 16 LEs                 ; Yes        ; |riscv_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                       ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming ;
+---------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment    ; Value ; From ; To                                                                                                                                                                                           ;
+---------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL ; OFF   ; -    ; clock_sense_reset_n                                                                                                                                                                          ;
+---------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                              ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                         ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[6]                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[6]                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[5]                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[5]                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[4]                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[4]                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[3]                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[3]                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[2]                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[2]                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                                                   ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[1]                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[1]                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[1]                                                                                                                                                                                                                              ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                                                   ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[6]                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[6]                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[6]                                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[5]                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[5]                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[5]                                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[4]                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[4]                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[4]                                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[3]                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[3]                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[3]                                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[2]                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[2]                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[2]                                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[1]                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[1]                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[1]                                                                                                                                                                                                                              ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                         ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; src_data[7]                                                                                                                                                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[6]                                                                                                                                                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[5]                                                                                                                                                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[4]                                                                                                                                                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[3]                                                                                                                                                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[2]                                                                                                                                                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[1]                                                                                                                                                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[0]                                                                                                                                                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[0]~reg0                                                                                                                                                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[7]~reg0                                                                                                                                                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[6]~reg0                                                                                                                                                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[5]~reg0                                                                                                                                                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[4]~reg0                                                                                                                                                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[3]~reg0                                                                                                                                                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[2]~reg0                                                                                                                                                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[1]~reg0                                                                                                                                                                           ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                              ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[6]                                                                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[6]                                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[5]                                                                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[5]                                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[4]                                                                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[4]                                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[3]                                                                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[3]                                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[2]                                                                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[2]                                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                         ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for platform:u0|platform_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                             ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for platform:u0|platform_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                     ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                 ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for platform:u0|platform_riscv_data:riscv_data|altsyncram:the_altsyncram|altsyncram_cum1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+---------------------------------------------------------------------+
; Source assignments for platform:u0|platform_riscv_sdram:riscv_sdram ;
+-----------------------------+-------+------+------------------------+
; Assignment                  ; Value ; From ; To                     ;
+-----------------------------+-------+------+------------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[12]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0        ;
+-----------------------------+-------+------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for platform:u0|platform_riscv_text:riscv_text|altsyncram:the_altsyncram|altsyncram_evm1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                            ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                         ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                    ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_demux_002:cmd_demux_002 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                    ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                            ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                         ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_demux_001:rsp_demux_001 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                    ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_demux_001:rsp_demux_002 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                    ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_demux_001:rsp_demux_003 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                    ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_demux_004:rsp_demux_004 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                    ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for platform:u0|platform_mm_interconnect_1:mm_interconnect_1|platform_mm_interconnect_1_cmd_demux:cmd_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                            ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                         ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for platform:u0|platform_mm_interconnect_1:mm_interconnect_1|platform_mm_interconnect_1_cmd_demux:rsp_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                            ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                         ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for platform:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                            ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                            ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for platform:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for platform:u0|altera_reset_controller:rst_controller_001 ;
+-------------------+-------+------+--------------------------------------------+
; Assignment        ; Value ; From ; To                                         ;
+-------------------+-------+------+--------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]     ;
+-------------------+-------+------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for platform:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for platform:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                        ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                    ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for platform:u0|instruction_cache:instruction_cache_0|altsyncram:MEM_T_rtl_0|altsyncram_nio1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for platform:u0|instruction_cache:instruction_cache_0|altsyncram:MEM_rtl_0|altsyncram_3po1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for platform:u0|instruction_cache:instruction_cache_0|altsyncram:LRU_rtl_0|altsyncram_dfo1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for platform:u0|platform_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:u0|instruction_cache:instruction_cache_0 ;
+-----------------------+-------+----------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                           ;
+-----------------------+-------+----------------------------------------------------------------+
; number_of_sets        ; 4     ; Signed Integer                                                 ;
; bits_for_index        ; 6     ; Signed Integer                                                 ;
; bits_for_offset       ; 6     ; Signed Integer                                                 ;
; log_of_number_of_sets ; 2     ; Signed Integer                                                 ;
+-----------------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                          ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------+
; number_of_sets   ; 4     ; Signed Integer                                                                                                ;
; bits_for_index   ; 6     ; Signed Integer                                                                                                ;
; bits_for_offset  ; 6     ; Signed Integer                                                                                                ;
; bits_for_tag     ; 20    ; Signed Integer                                                                                                ;
; single_lane_size ; 512   ; Signed Integer                                                                                                ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:u0|instruction_cache:instruction_cache_0|get_position_for_new_lane:get_lane_to_replace ;
+-----------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                         ;
+-----------------------+-------+--------------------------------------------------------------------------------------------------------------+
; number_of_sets        ; 4     ; Signed Integer                                                                                               ;
; log_of_number_of_sets ; 2     ; Signed Integer                                                                                               ;
+-----------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:u0|instruction_cache:instruction_cache_0|update_LRU:get_new_LRU ;
+-----------------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                  ;
+-----------------------+-------+---------------------------------------------------------------------------------------+
; number_of_sets        ; 4     ; Signed Integer                                                                        ;
; log_of_number_of_sets ; 2     ; Signed Integer                                                                        ;
+-----------------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:u0|instruction_cache:instruction_cache_0|update_LRU:get_new_LRU|update_LRU:l ;
+-----------------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                               ;
+-----------------------+-------+----------------------------------------------------------------------------------------------------+
; number_of_sets        ; 2     ; Signed Integer                                                                                     ;
; log_of_number_of_sets ; 1     ; Signed Integer                                                                                     ;
+-----------------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:u0|instruction_cache:instruction_cache_0|update_LRU:get_new_LRU|update_LRU:r ;
+-----------------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                               ;
+-----------------------+-------+----------------------------------------------------------------------------------------------------+
; number_of_sets        ; 2     ; Signed Integer                                                                                     ;
; log_of_number_of_sets ; 1     ; Signed Integer                                                                                     ;
+-----------------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:u0|instruction_cache:instruction_cache_0|get_tag_index:get_lane_add_and_tag_hit ;
+-----------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                  ;
+-----------------------+-------+-------------------------------------------------------------------------------------------------------+
; bits_for_tag          ; 20    ; Signed Integer                                                                                        ;
; number_of_sets        ; 4     ; Signed Integer                                                                                        ;
; log_of_number_of_sets ; 2     ; Signed Integer                                                                                        ;
+-----------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:u0|instruction_cache:instruction_cache_0|get_data_from_lane:access_lane ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                          ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------+
; log_of_number_of_sets ; 2     ; Signed Integer                                                                                ;
; bits_for_offset       ; 6     ; Signed Integer                                                                                ;
; cache_lane_size       ; 2048  ; Signed Integer                                                                                ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:u0|instruction_cache:instruction_cache_0|update_tag_lane:get_new_tag_lane ;
+-----------------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                            ;
+-----------------------+-------+-------------------------------------------------------------------------------------------------+
; number_of_sets        ; 4     ; Signed Integer                                                                                  ;
; bits_for_tag          ; 20    ; Signed Integer                                                                                  ;
; log_of_number_of_sets ; 2     ; Signed Integer                                                                                  ;
+-----------------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:u0|instruction_cache:instruction_cache_0|update_data_lane:get_new_data_lane ;
+-----------------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                              ;
+-----------------------+-------+---------------------------------------------------------------------------------------------------+
; number_of_sets        ; 4     ; Signed Integer                                                                                    ;
; bits_for_offset       ; 6     ; Signed Integer                                                                                    ;
; log_of_number_of_sets ; 2     ; Signed Integer                                                                                    ;
; single_lane_size      ; 512   ; Signed Integer                                                                                    ;
; cache_lane_size       ; 2048  ; Signed Integer                                                                                    ;
+-----------------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:u0|platform_jtag_master:jtag_master ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; USE_PLI        ; 0     ; Signed Integer                                                   ;
; PLI_PORT       ; 50000 ; Signed Integer                                                   ;
; FIFO_DEPTHS    ; 2     ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                        ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; PURPOSE              ; 1     ; Signed Integer                                                                                                              ;
; UPSTREAM_FIFO_SIZE   ; 0     ; Signed Integer                                                                                                              ;
; DOWNSTREAM_FIFO_SIZE ; 64    ; Signed Integer                                                                                                              ;
; MGMT_CHANNEL_WIDTH   ; -1    ; Signed Integer                                                                                                              ;
; EXPORT_JTAG          ; 0     ; Signed Integer                                                                                                              ;
; USE_PLI              ; 0     ; Signed Integer                                                                                                              ;
; PLI_PORT             ; 50000 ; Signed Integer                                                                                                              ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TCK_FREQ_MHZ   ; 20    ; Signed Integer                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 110                    ; Signed Integer                                                                                                                                                                      ;
; sld_type_id             ; 132                    ; Signed Integer                                                                                                                                                                      ;
; sld_version             ; 1                      ; Signed Integer                                                                                                                                                                      ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                      ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                              ;
; sld_ir_width            ; 3                      ; Signed Integer                                                                                                                                                                      ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                      ;
; sld_sim_action          ;                        ; String                                                                                                                                                                              ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                      ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                              ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                              ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PURPOSE              ; 1     ; Signed Integer                                                                                                                                                                ;
; UPSTREAM_FIFO_SIZE   ; 0     ; Signed Integer                                                                                                                                                                ;
; DOWNSTREAM_FIFO_SIZE ; 64    ; Signed Integer                                                                                                                                                                ;
; MGMT_CHANNEL_WIDTH   ; -1    ; Signed Integer                                                                                                                                                                ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                               ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PURPOSE              ; 1     ; Signed Integer                                                                                                                                                                                                     ;
; UPSTREAM_FIFO_SIZE   ; 0     ; Signed Integer                                                                                                                                                                                                     ;
; DOWNSTREAM_FIFO_SIZE ; 64    ; Signed Integer                                                                                                                                                                                                     ;
; MGMT_CHANNEL_WIDTH   ; -1    ; Signed Integer                                                                                                                                                                                                     ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                                                             ;
; BITS_PER_SYMBOL     ; 8     ; Signed Integer                                                                                                                                                                                                             ;
; FORWARD_SYNC_DEPTH  ; 3     ; Signed Integer                                                                                                                                                                                                             ;
; BACKWARD_SYNC_DEPTH ; 8     ; Signed Integer                                                                                                                                                                                                             ;
; USE_OUTPUT_PIPELINE ; 1     ; Signed Integer                                                                                                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                       ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                       ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                                                                                                                                      ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT ; 1     ; Signed Integer                                                                                                                                                                                                                                                            ;
; BITS_PER_SYMBOL  ; 8     ; Signed Integer                                                                                                                                                                                                                                                            ;
; PIPELINE_READY   ; 1     ; Signed Integer                                                                                                                                                                                                                                                            ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                             ;
; SYNC_DEPTH     ; 8     ; Signed Integer                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNC_DEPTH     ; 8     ; Signed Integer                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:u0|platform_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                         ;
; BITS_PER_SYMBOL     ; 8     ; Signed Integer                                                                         ;
; FIFO_DEPTH          ; 64    ; Signed Integer                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                         ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                         ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                         ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                         ;
; DATA_WIDTH          ; 8     ; Signed Integer                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_bytes_to_packets:b2p ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; CHANNEL_WIDTH  ; 8     ; Signed Integer                                                                                         ;
; ENCODING       ; 0     ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; CHANNEL_WIDTH  ; 8     ; Signed Integer                                                                                         ;
; ENCODING       ; 0     ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------------+
; EXPORT_MASTER_SIGNALS ; 0     ; Signed Integer                                                                                      ;
; FIFO_DEPTHS           ; 2     ; Signed Integer                                                                                      ;
; FIFO_WIDTHU           ; 1     ; Signed Integer                                                                                      ;
; FAST_VER              ; 0     ; Signed Integer                                                                                      ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m ;
+-----------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                      ;
+-----------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; EXPORT_MASTER_SIGNALS ; 0     ; Signed Integer                                                                                                            ;
+-----------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:u0|platform_jtag_master:jtag_master|altera_reset_controller:rst_controller ;
+---------------------------+----------+-------------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                      ;
+---------------------------+----------+-------------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                                            ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                            ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                            ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                            ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                            ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                            ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                            ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                            ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                            ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                            ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                            ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                            ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                            ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                            ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                            ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                            ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                            ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                                    ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                            ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                                            ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                            ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                            ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                            ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                            ;
+---------------------------+----------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:u0|platform_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                                    ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:u0|platform_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                                         ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:u0|platform_riscv_data:riscv_data ;
+----------------+-------------------------+----------------------------------------------+
; Parameter Name ; Value                   ; Type                                         ;
+----------------+-------------------------+----------------------------------------------+
; INIT_FILE      ; platform_riscv_data.hex ; String                                       ;
+----------------+-------------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:u0|platform_riscv_data:riscv_data|altsyncram:the_altsyncram ;
+------------------------------------+-------------------------+----------------------------------------------------+
; Parameter Name                     ; Value                   ; Type                                               ;
+------------------------------------+-------------------------+----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                       ; Untyped                                            ;
; AUTO_CARRY_CHAINS                  ; ON                      ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                     ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS                ; ON                      ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                     ; IGNORE_CASCADE                                     ;
; WIDTH_BYTEENA                      ; 1                       ; Untyped                                            ;
; OPERATION_MODE                     ; SINGLE_PORT             ; Untyped                                            ;
; WIDTH_A                            ; 32                      ; Signed Integer                                     ;
; WIDTHAD_A                          ; 15                      ; Signed Integer                                     ;
; NUMWORDS_A                         ; 32768                   ; Signed Integer                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED            ; Untyped                                            ;
; ADDRESS_ACLR_A                     ; NONE                    ; Untyped                                            ;
; OUTDATA_ACLR_A                     ; NONE                    ; Untyped                                            ;
; WRCONTROL_ACLR_A                   ; NONE                    ; Untyped                                            ;
; INDATA_ACLR_A                      ; NONE                    ; Untyped                                            ;
; BYTEENA_ACLR_A                     ; NONE                    ; Untyped                                            ;
; WIDTH_B                            ; 1                       ; Untyped                                            ;
; WIDTHAD_B                          ; 1                       ; Untyped                                            ;
; NUMWORDS_B                         ; 1                       ; Untyped                                            ;
; INDATA_REG_B                       ; CLOCK1                  ; Untyped                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                  ; Untyped                                            ;
; RDCONTROL_REG_B                    ; CLOCK1                  ; Untyped                                            ;
; ADDRESS_REG_B                      ; CLOCK1                  ; Untyped                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED            ; Untyped                                            ;
; BYTEENA_REG_B                      ; CLOCK1                  ; Untyped                                            ;
; INDATA_ACLR_B                      ; NONE                    ; Untyped                                            ;
; WRCONTROL_ACLR_B                   ; NONE                    ; Untyped                                            ;
; ADDRESS_ACLR_B                     ; NONE                    ; Untyped                                            ;
; OUTDATA_ACLR_B                     ; NONE                    ; Untyped                                            ;
; RDCONTROL_ACLR_B                   ; NONE                    ; Untyped                                            ;
; BYTEENA_ACLR_B                     ; NONE                    ; Untyped                                            ;
; WIDTH_BYTEENA_A                    ; 4                       ; Signed Integer                                     ;
; WIDTH_BYTEENA_B                    ; 1                       ; Untyped                                            ;
; RAM_BLOCK_TYPE                     ; M10K                    ; Untyped                                            ;
; BYTE_SIZE                          ; 8                       ; Signed Integer                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE               ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE               ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ    ; Untyped                                            ;
; INIT_FILE                          ; platform_riscv_data.hex ; Untyped                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A                  ; Untyped                                            ;
; MAXIMUM_DEPTH                      ; 32768                   ; Signed Integer                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                  ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                  ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                  ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                  ; Untyped                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN         ; Untyped                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN         ; Untyped                                            ;
; ENABLE_ECC                         ; FALSE                   ; Untyped                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                   ; Untyped                                            ;
; WIDTH_ECCSTATUS                    ; 3                       ; Untyped                                            ;
; DEVICE_FAMILY                      ; Cyclone V               ; Untyped                                            ;
; CBXI_PARAMETER                     ; altsyncram_cum1         ; Untyped                                            ;
+------------------------------------+-------------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|adder:adder_pc_plus_4 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|adder:adder_pc_plus_immediate ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|multiplexer4:mux_next_pc_select ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|multiplexer4:mux_next_pc_select|multiplexer:multiplexer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                                                                                                 ;
; CHANNELS       ; 4     ; Signed Integer                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|multiplexer2:mux_operand_a ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|multiplexer2:mux_operand_a|multiplexer:multiplexer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                                                                                            ;
; CHANNELS       ; 2     ; Signed Integer                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|multiplexer2:mux_operand_b ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|multiplexer2:mux_operand_b|multiplexer:multiplexer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                                                                                            ;
; CHANNELS       ; 2     ; Signed Integer                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|multiplexer8:mux_reg_writeback ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|multiplexer8:mux_reg_writeback|multiplexer:multiplexer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                                                                                                ;
; CHANNELS       ; 8     ; Signed Integer                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|register:program_counter ;
+----------------+----------------------------------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                 ;
+----------------+----------------------------------+------------------------------------------------------------------------------------------------------+
; WIDTH          ; 32                               ; Signed Integer                                                                                       ;
; INITIAL        ; 00000000010000000000000000000000 ; Unsigned Binary                                                                                      ;
+----------------+----------------------------------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:u0|platform_riscv_text:riscv_text ;
+----------------+-------------------------+----------------------------------------------+
; Parameter Name ; Value                   ; Type                                         ;
+----------------+-------------------------+----------------------------------------------+
; INIT_FILE      ; platform_riscv_text.hex ; String                                       ;
+----------------+-------------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:u0|platform_riscv_text:riscv_text|altsyncram:the_altsyncram ;
+------------------------------------+-------------------------+----------------------------------------------------+
; Parameter Name                     ; Value                   ; Type                                               ;
+------------------------------------+-------------------------+----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                       ; Untyped                                            ;
; AUTO_CARRY_CHAINS                  ; ON                      ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                     ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS                ; ON                      ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                     ; IGNORE_CASCADE                                     ;
; WIDTH_BYTEENA                      ; 1                       ; Untyped                                            ;
; OPERATION_MODE                     ; SINGLE_PORT             ; Untyped                                            ;
; WIDTH_A                            ; 32                      ; Signed Integer                                     ;
; WIDTHAD_A                          ; 14                      ; Signed Integer                                     ;
; NUMWORDS_A                         ; 16384                   ; Signed Integer                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED            ; Untyped                                            ;
; ADDRESS_ACLR_A                     ; NONE                    ; Untyped                                            ;
; OUTDATA_ACLR_A                     ; NONE                    ; Untyped                                            ;
; WRCONTROL_ACLR_A                   ; NONE                    ; Untyped                                            ;
; INDATA_ACLR_A                      ; NONE                    ; Untyped                                            ;
; BYTEENA_ACLR_A                     ; NONE                    ; Untyped                                            ;
; WIDTH_B                            ; 1                       ; Untyped                                            ;
; WIDTHAD_B                          ; 1                       ; Untyped                                            ;
; NUMWORDS_B                         ; 1                       ; Untyped                                            ;
; INDATA_REG_B                       ; CLOCK1                  ; Untyped                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                  ; Untyped                                            ;
; RDCONTROL_REG_B                    ; CLOCK1                  ; Untyped                                            ;
; ADDRESS_REG_B                      ; CLOCK1                  ; Untyped                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED            ; Untyped                                            ;
; BYTEENA_REG_B                      ; CLOCK1                  ; Untyped                                            ;
; INDATA_ACLR_B                      ; NONE                    ; Untyped                                            ;
; WRCONTROL_ACLR_B                   ; NONE                    ; Untyped                                            ;
; ADDRESS_ACLR_B                     ; NONE                    ; Untyped                                            ;
; OUTDATA_ACLR_B                     ; NONE                    ; Untyped                                            ;
; RDCONTROL_ACLR_B                   ; NONE                    ; Untyped                                            ;
; BYTEENA_ACLR_B                     ; NONE                    ; Untyped                                            ;
; WIDTH_BYTEENA_A                    ; 4                       ; Signed Integer                                     ;
; WIDTH_BYTEENA_B                    ; 1                       ; Untyped                                            ;
; RAM_BLOCK_TYPE                     ; M10K                    ; Untyped                                            ;
; BYTE_SIZE                          ; 8                       ; Signed Integer                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE               ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE               ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ    ; Untyped                                            ;
; INIT_FILE                          ; platform_riscv_text.hex ; Untyped                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A                  ; Untyped                                            ;
; MAXIMUM_DEPTH                      ; 16384                   ; Signed Integer                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                  ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                  ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                  ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                  ; Untyped                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN         ; Untyped                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN         ; Untyped                                            ;
; ENABLE_ECC                         ; FALSE                   ; Untyped                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                   ; Untyped                                            ;
; WIDTH_ECCSTATUS                    ; 3                       ; Untyped                                            ;
; DEVICE_FAMILY                      ; Cyclone V               ; Untyped                                            ;
; CBXI_PARAMETER                     ; altsyncram_evm1         ; Untyped                                            ;
+------------------------------------+-------------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:u0|platform_sys_sdram_pll:sys_sdram_pll|platform_sys_sdram_pll_sys_pll:sys_pll|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+----------------------------------------------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                                                         ;
+--------------------------------------+------------------------+----------------------------------------------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                                                                       ;
; fractional_vco_multiplier            ; false                  ; String                                                                                       ;
; pll_type                             ; General                ; String                                                                                       ;
; pll_subtype                          ; General                ; String                                                                                       ;
; number_of_clocks                     ; 2                      ; Signed Integer                                                                               ;
; operation_mode                       ; direct                 ; String                                                                                       ;
; deserialization_factor               ; 4                      ; Signed Integer                                                                               ;
; data_rate                            ; 0                      ; Signed Integer                                                                               ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                                                               ;
; output_clock_frequency0              ; 50.000000 MHz          ; String                                                                                       ;
; phase_shift0                         ; 0 ps                   ; String                                                                                       ;
; duty_cycle0                          ; 50                     ; Signed Integer                                                                               ;
; output_clock_frequency1              ; 50.000000 MHz          ; String                                                                                       ;
; phase_shift1                         ; -3000 ps               ; String                                                                                       ;
; duty_cycle1                          ; 50                     ; Signed Integer                                                                               ;
; output_clock_frequency2              ; 0 MHz                  ; String                                                                                       ;
; phase_shift2                         ; 0 ps                   ; String                                                                                       ;
; duty_cycle2                          ; 50                     ; Signed Integer                                                                               ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                                                       ;
; phase_shift3                         ; 0 ps                   ; String                                                                                       ;
; duty_cycle3                          ; 50                     ; Signed Integer                                                                               ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                                                       ;
; phase_shift4                         ; 0 ps                   ; String                                                                                       ;
; duty_cycle4                          ; 50                     ; Signed Integer                                                                               ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                                                       ;
; phase_shift5                         ; 0 ps                   ; String                                                                                       ;
; duty_cycle5                          ; 50                     ; Signed Integer                                                                               ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                                                       ;
; phase_shift6                         ; 0 ps                   ; String                                                                                       ;
; duty_cycle6                          ; 50                     ; Signed Integer                                                                               ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                                                       ;
; phase_shift7                         ; 0 ps                   ; String                                                                                       ;
; duty_cycle7                          ; 50                     ; Signed Integer                                                                               ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                                                       ;
; phase_shift8                         ; 0 ps                   ; String                                                                                       ;
; duty_cycle8                          ; 50                     ; Signed Integer                                                                               ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                                                       ;
; phase_shift9                         ; 0 ps                   ; String                                                                                       ;
; duty_cycle9                          ; 50                     ; Signed Integer                                                                               ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                                                       ;
; phase_shift10                        ; 0 ps                   ; String                                                                                       ;
; duty_cycle10                         ; 50                     ; Signed Integer                                                                               ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                                                       ;
; phase_shift11                        ; 0 ps                   ; String                                                                                       ;
; duty_cycle11                         ; 50                     ; Signed Integer                                                                               ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                                                       ;
; phase_shift12                        ; 0 ps                   ; String                                                                                       ;
; duty_cycle12                         ; 50                     ; Signed Integer                                                                               ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                                                       ;
; phase_shift13                        ; 0 ps                   ; String                                                                                       ;
; duty_cycle13                         ; 50                     ; Signed Integer                                                                               ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                                                       ;
; phase_shift14                        ; 0 ps                   ; String                                                                                       ;
; duty_cycle14                         ; 50                     ; Signed Integer                                                                               ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                                                       ;
; phase_shift15                        ; 0 ps                   ; String                                                                                       ;
; duty_cycle15                         ; 50                     ; Signed Integer                                                                               ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                                                       ;
; phase_shift16                        ; 0 ps                   ; String                                                                                       ;
; duty_cycle16                         ; 50                     ; Signed Integer                                                                               ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                                                       ;
; phase_shift17                        ; 0 ps                   ; String                                                                                       ;
; duty_cycle17                         ; 50                     ; Signed Integer                                                                               ;
; clock_name_0                         ;                        ; String                                                                                       ;
; clock_name_1                         ;                        ; String                                                                                       ;
; clock_name_2                         ;                        ; String                                                                                       ;
; clock_name_3                         ;                        ; String                                                                                       ;
; clock_name_4                         ;                        ; String                                                                                       ;
; clock_name_5                         ;                        ; String                                                                                       ;
; clock_name_6                         ;                        ; String                                                                                       ;
; clock_name_7                         ;                        ; String                                                                                       ;
; clock_name_8                         ;                        ; String                                                                                       ;
; clock_name_global_0                  ; false                  ; String                                                                                       ;
; clock_name_global_1                  ; false                  ; String                                                                                       ;
; clock_name_global_2                  ; false                  ; String                                                                                       ;
; clock_name_global_3                  ; false                  ; String                                                                                       ;
; clock_name_global_4                  ; false                  ; String                                                                                       ;
; clock_name_global_5                  ; false                  ; String                                                                                       ;
; clock_name_global_6                  ; false                  ; String                                                                                       ;
; clock_name_global_7                  ; false                  ; String                                                                                       ;
; clock_name_global_8                  ; false                  ; String                                                                                       ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                                                               ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                                                               ;
; m_cnt_bypass_en                      ; false                  ; String                                                                                       ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                                                       ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                                                               ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                                                               ;
; n_cnt_bypass_en                      ; false                  ; String                                                                                       ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                                                       ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                                                               ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                                                               ;
; c_cnt_bypass_en0                     ; false                  ; String                                                                                       ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                                                       ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                                                       ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                                                               ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                                                               ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                                                               ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                                                               ;
; c_cnt_bypass_en1                     ; false                  ; String                                                                                       ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                                                       ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                                                       ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                                                               ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                                                               ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                                                               ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                                                               ;
; c_cnt_bypass_en2                     ; false                  ; String                                                                                       ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                                                       ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                                                       ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                                                               ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                                                               ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                                                               ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                                                               ;
; c_cnt_bypass_en3                     ; false                  ; String                                                                                       ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                                                       ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                                                       ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                                                               ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                                                               ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                                                               ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                                                               ;
; c_cnt_bypass_en4                     ; false                  ; String                                                                                       ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                                                       ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                                                       ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                                                               ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                                                               ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                                                               ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                                                               ;
; c_cnt_bypass_en5                     ; false                  ; String                                                                                       ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                                                       ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                                                       ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                                                               ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                                                               ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                                                               ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                                                               ;
; c_cnt_bypass_en6                     ; false                  ; String                                                                                       ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                                                       ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                                                       ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                                                               ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                                                               ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                                                               ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                                                               ;
; c_cnt_bypass_en7                     ; false                  ; String                                                                                       ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                                                       ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                                                       ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                                                               ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                                                               ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                                                               ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                                                               ;
; c_cnt_bypass_en8                     ; false                  ; String                                                                                       ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                                                       ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                                                       ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                                                               ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                                                               ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                                                               ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                                                               ;
; c_cnt_bypass_en9                     ; false                  ; String                                                                                       ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                                                       ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                                                       ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                                                               ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                                                               ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                                                               ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                                                               ;
; c_cnt_bypass_en10                    ; false                  ; String                                                                                       ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                                                       ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                                                       ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                                                               ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                                                               ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                                                               ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                                                               ;
; c_cnt_bypass_en11                    ; false                  ; String                                                                                       ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                                                       ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                                                       ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                                                               ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                                                               ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                                                               ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                                                               ;
; c_cnt_bypass_en12                    ; false                  ; String                                                                                       ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                                                       ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                                                       ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                                                               ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                                                               ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                                                               ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                                                               ;
; c_cnt_bypass_en13                    ; false                  ; String                                                                                       ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                                                       ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                                                       ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                                                               ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                                                               ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                                                               ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                                                               ;
; c_cnt_bypass_en14                    ; false                  ; String                                                                                       ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                                                       ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                                                       ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                                                               ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                                                               ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                                                               ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                                                               ;
; c_cnt_bypass_en15                    ; false                  ; String                                                                                       ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                                                       ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                                                       ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                                                               ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                                                               ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                                                               ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                                                               ;
; c_cnt_bypass_en16                    ; false                  ; String                                                                                       ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                                                       ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                                                       ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                                                               ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                                                               ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                                                               ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                                                               ;
; c_cnt_bypass_en17                    ; false                  ; String                                                                                       ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                                                       ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                                                       ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                                                               ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                                                               ;
; pll_vco_div                          ; 1                      ; Signed Integer                                                                               ;
; pll_slf_rst                          ; false                  ; String                                                                                       ;
; pll_bw_sel                           ; low                    ; String                                                                                       ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                                                       ;
; pll_cp_current                       ; 0                      ; Signed Integer                                                                               ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                                                               ;
; pll_fractional_division              ; 1                      ; Signed Integer                                                                               ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                                                               ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                                                       ;
; mimic_fbclk_type                     ; gclk                   ; String                                                                                       ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                                                       ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                                                       ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                                                       ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                                                               ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                                                       ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                                                       ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                                                       ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                                                       ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                                                       ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                                                       ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                                                               ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                                       ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                                       ;
+--------------------------------------+------------------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:riscv_simple_sv_0_data_master_translator ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                     ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                                           ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                           ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                           ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                           ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                           ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                           ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                           ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                           ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                           ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                           ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                           ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                           ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                           ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                           ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                           ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                           ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                           ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                           ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                           ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                           ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:jtag_master_master_translator ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                          ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                                ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:instruction_cache_0_memory_translator ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                  ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                                        ;
; AV_DATA_W                   ; 64    ; Signed Integer                                                                                                                        ;
; AV_BURSTCOUNT_W             ; 4     ; Signed Integer                                                                                                                        ;
; AV_BYTEENABLE_W             ; 8     ; Signed Integer                                                                                                                        ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                        ;
; UAV_BURSTCOUNT_W            ; 7     ; Signed Integer                                                                                                                        ;
; USE_BURSTCOUNT              ; 1     ; Signed Integer                                                                                                                        ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                        ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                        ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                        ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                        ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                        ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                        ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                        ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                        ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                        ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                        ;
; AV_SYMBOLS_PER_WORD         ; 8     ; Signed Integer                                                                                                                        ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 1     ; Signed Integer                                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                        ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                        ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:riscv_sdram_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 25    ; Signed Integer                                                                                                        ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                        ;
; AV_BYTEENABLE_W                ; 2     ; Signed Integer                                                                                                        ;
; UAV_BYTEENABLE_W               ; 2     ; Signed Integer                                                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                        ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                        ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 2     ; Signed Integer                                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                        ;
; BITS_PER_WORD                  ; 1     ; Signed Integer                                                                                                        ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                        ;
; UAV_BURSTCOUNT_W               ; 2     ; Signed Integer                                                                                                        ;
; UAV_DATA_W                     ; 16    ; Signed Integer                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledr_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                           ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                 ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                 ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                 ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                 ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                 ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                 ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                         ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                               ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                               ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                               ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                               ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                               ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                               ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                               ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                               ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                               ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                               ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                               ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                               ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                               ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                               ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                               ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                               ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                               ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                               ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                               ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                               ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                               ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                               ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                               ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:riscv_text_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                 ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 14    ; Signed Integer                                                                                                       ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                       ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                       ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                       ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                       ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:riscv_data_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                 ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 15    ; Signed Integer                                                                                                       ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                       ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                       ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                       ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                       ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:riscv_simple_sv_0_data_master_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 90    ; Signed Integer                                                                                                                   ;
; PKT_QOS_L                 ; 90    ; Signed Integer                                                                                                                   ;
; PKT_DATA_SIDEBAND_H       ; 88    ; Signed Integer                                                                                                                   ;
; PKT_DATA_SIDEBAND_L       ; 88    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_SIDEBAND_H       ; 87    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_SIDEBAND_L       ; 87    ; Signed Integer                                                                                                                   ;
; PKT_CACHE_H               ; 104   ; Signed Integer                                                                                                                   ;
; PKT_CACHE_L               ; 101   ; Signed Integer                                                                                                                   ;
; PKT_THREAD_ID_H           ; 97    ; Signed Integer                                                                                                                   ;
; PKT_THREAD_ID_L           ; 97    ; Signed Integer                                                                                                                   ;
; PKT_BEGIN_BURST           ; 89    ; Signed Integer                                                                                                                   ;
; PKT_PROTECTION_H          ; 100   ; Signed Integer                                                                                                                   ;
; PKT_PROTECTION_L          ; 98    ; Signed Integer                                                                                                                   ;
; PKT_BURSTWRAP_H           ; 81    ; Signed Integer                                                                                                                   ;
; PKT_BURSTWRAP_L           ; 81    ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_H            ; 80    ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                   ;
; PKT_BURST_SIZE_H          ; 84    ; Signed Integer                                                                                                                   ;
; PKT_BURST_SIZE_L          ; 82    ; Signed Integer                                                                                                                   ;
; PKT_BURST_TYPE_H          ; 86    ; Signed Integer                                                                                                                   ;
; PKT_BURST_TYPE_L          ; 85    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_H              ; 93    ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_L              ; 91    ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_H             ; 96    ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_L             ; 94    ; Signed Integer                                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 105   ; Signed Integer                                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 106   ; Signed Integer                                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 107   ; Signed Integer                                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 109   ; Signed Integer                                                                                                                   ;
; ST_DATA_W                 ; 110   ; Signed Integer                                                                                                                   ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                   ;
; ID                        ; 2     ; Signed Integer                                                                                                                   ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                   ;
; BURSTWRAP_VALUE           ; 1     ; Signed Integer                                                                                                                   ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                   ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                   ;
; PKT_BURSTWRAP_W           ; 1     ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_W            ; 7     ; Signed Integer                                                                                                                   ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                   ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                                   ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                                   ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:jtag_master_master_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 90    ; Signed Integer                                                                                                        ;
; PKT_QOS_L                 ; 90    ; Signed Integer                                                                                                        ;
; PKT_DATA_SIDEBAND_H       ; 88    ; Signed Integer                                                                                                        ;
; PKT_DATA_SIDEBAND_L       ; 88    ; Signed Integer                                                                                                        ;
; PKT_ADDR_SIDEBAND_H       ; 87    ; Signed Integer                                                                                                        ;
; PKT_ADDR_SIDEBAND_L       ; 87    ; Signed Integer                                                                                                        ;
; PKT_CACHE_H               ; 104   ; Signed Integer                                                                                                        ;
; PKT_CACHE_L               ; 101   ; Signed Integer                                                                                                        ;
; PKT_THREAD_ID_H           ; 97    ; Signed Integer                                                                                                        ;
; PKT_THREAD_ID_L           ; 97    ; Signed Integer                                                                                                        ;
; PKT_BEGIN_BURST           ; 89    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_H          ; 100   ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_L          ; 98    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_H           ; 81    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_L           ; 81    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_H            ; 80    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                        ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_H          ; 84    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_L          ; 82    ; Signed Integer                                                                                                        ;
; PKT_BURST_TYPE_H          ; 86    ; Signed Integer                                                                                                        ;
; PKT_BURST_TYPE_L          ; 85    ; Signed Integer                                                                                                        ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                        ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                        ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                        ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                        ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_H              ; 93    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_L              ; 91    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_H             ; 96    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_L             ; 94    ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 105   ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 106   ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 107   ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 109   ; Signed Integer                                                                                                        ;
; ST_DATA_W                 ; 110   ; Signed Integer                                                                                                        ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                        ;
; ID                        ; 1     ; Signed Integer                                                                                                        ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                        ;
; BURSTWRAP_VALUE           ; 1     ; Signed Integer                                                                                                        ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                        ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_W           ; 1     ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_W            ; 7     ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                        ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                        ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:instruction_cache_0_memory_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 126   ; Signed Integer                                                                                                                ;
; PKT_QOS_L                 ; 126   ; Signed Integer                                                                                                                ;
; PKT_DATA_SIDEBAND_H       ; 124   ; Signed Integer                                                                                                                ;
; PKT_DATA_SIDEBAND_L       ; 124   ; Signed Integer                                                                                                                ;
; PKT_ADDR_SIDEBAND_H       ; 123   ; Signed Integer                                                                                                                ;
; PKT_ADDR_SIDEBAND_L       ; 123   ; Signed Integer                                                                                                                ;
; PKT_CACHE_H               ; 140   ; Signed Integer                                                                                                                ;
; PKT_CACHE_L               ; 137   ; Signed Integer                                                                                                                ;
; PKT_THREAD_ID_H           ; 133   ; Signed Integer                                                                                                                ;
; PKT_THREAD_ID_L           ; 133   ; Signed Integer                                                                                                                ;
; PKT_BEGIN_BURST           ; 125   ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_H          ; 136   ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_L          ; 134   ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_H           ; 117   ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_L           ; 117   ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_H            ; 116   ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_L            ; 110   ; Signed Integer                                                                                                                ;
; PKT_ADDR_H                ; 103   ; Signed Integer                                                                                                                ;
; PKT_ADDR_L                ; 72    ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_H          ; 120   ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_L          ; 118   ; Signed Integer                                                                                                                ;
; PKT_BURST_TYPE_H          ; 122   ; Signed Integer                                                                                                                ;
; PKT_BURST_TYPE_L          ; 121   ; Signed Integer                                                                                                                ;
; PKT_TRANS_EXCLUSIVE       ; 109   ; Signed Integer                                                                                                                ;
; PKT_TRANS_LOCK            ; 108   ; Signed Integer                                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 104   ; Signed Integer                                                                                                                ;
; PKT_TRANS_POSTED          ; 105   ; Signed Integer                                                                                                                ;
; PKT_TRANS_WRITE           ; 106   ; Signed Integer                                                                                                                ;
; PKT_TRANS_READ            ; 107   ; Signed Integer                                                                                                                ;
; PKT_DATA_H                ; 63    ; Signed Integer                                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_H              ; 71    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_L              ; 64    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_H              ; 129   ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_L              ; 127   ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_H             ; 132   ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_L             ; 130   ; Signed Integer                                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 141   ; Signed Integer                                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 142   ; Signed Integer                                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 143   ; Signed Integer                                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 145   ; Signed Integer                                                                                                                ;
; ST_DATA_W                 ; 146   ; Signed Integer                                                                                                                ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_W           ; 7     ; Signed Integer                                                                                                                ;
; ID                        ; 0     ; Signed Integer                                                                                                                ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                ;
; BURSTWRAP_VALUE           ; 1     ; Signed Integer                                                                                                                ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_W           ; 1     ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_W            ; 7     ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                                ;
; PKT_DATA_W                ; 64    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_W              ; 8     ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:riscv_sdram_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 71    ; Signed Integer                                                                                                   ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                   ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                   ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                   ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                   ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                                   ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                   ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_H              ; 75    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_L              ; 73    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_H             ; 78    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_L             ; 76    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_H           ; 63    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_H          ; 82    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_L          ; 80    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 88    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 87    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_H          ; 66    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_L          ; 64    ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 89    ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 91    ; Signed Integer                                                                                                   ;
; ST_DATA_W                 ; 92    ; Signed Integer                                                                                                   ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                   ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                   ;
; AVS_DATA_W                ; 16    ; Signed Integer                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 2     ; Signed Integer                                                                                                   ;
; PKT_SYMBOLS               ; 2     ; Signed Integer                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                   ;
; AVS_BE_W                  ; 2     ; Signed Integer                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                   ;
; FIFO_DATA_W               ; 93    ; Signed Integer                                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:riscv_sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                            ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                            ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                            ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                              ;
; BITS_PER_SYMBOL     ; 93    ; Signed Integer                                                                                                              ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                              ;
; DATA_WIDTH          ; 93    ; Signed Integer                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rdata_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                ;
; BITS_PER_SYMBOL     ; 18    ; Signed Integer                                                                                                                ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                                                                ;
; DATA_WIDTH          ; 18    ; Signed Integer                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ledr_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                      ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 89    ; Signed Integer                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                            ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                            ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                            ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                            ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                            ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                            ;
; PKT_SRC_ID_H              ; 93    ; Signed Integer                                                                                            ;
; PKT_SRC_ID_L              ; 91    ; Signed Integer                                                                                            ;
; PKT_DEST_ID_H             ; 96    ; Signed Integer                                                                                            ;
; PKT_DEST_ID_L             ; 94    ; Signed Integer                                                                                            ;
; PKT_BURSTWRAP_H           ; 81    ; Signed Integer                                                                                            ;
; PKT_BURSTWRAP_L           ; 81    ; Signed Integer                                                                                            ;
; PKT_BYTE_CNT_H            ; 80    ; Signed Integer                                                                                            ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                            ;
; PKT_PROTECTION_H          ; 100   ; Signed Integer                                                                                            ;
; PKT_PROTECTION_L          ; 98    ; Signed Integer                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 106   ; Signed Integer                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 105   ; Signed Integer                                                                                            ;
; PKT_BURST_SIZE_H          ; 84    ; Signed Integer                                                                                            ;
; PKT_BURST_SIZE_L          ; 82    ; Signed Integer                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 107   ; Signed Integer                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 109   ; Signed Integer                                                                                            ;
; ST_DATA_W                 ; 110   ; Signed Integer                                                                                            ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                            ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                            ;
; FIFO_DATA_W               ; 111   ; Signed Integer                                                                                            ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ledr_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                     ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                     ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                       ;
; BITS_PER_SYMBOL     ; 111   ; Signed Integer                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                       ;
; DATA_WIDTH          ; 111   ; Signed Integer                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                    ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 89    ; Signed Integer                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                          ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                          ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                          ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                          ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                          ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                          ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                          ;
; PKT_SRC_ID_H              ; 93    ; Signed Integer                                                                                          ;
; PKT_SRC_ID_L              ; 91    ; Signed Integer                                                                                          ;
; PKT_DEST_ID_H             ; 96    ; Signed Integer                                                                                          ;
; PKT_DEST_ID_L             ; 94    ; Signed Integer                                                                                          ;
; PKT_BURSTWRAP_H           ; 81    ; Signed Integer                                                                                          ;
; PKT_BURSTWRAP_L           ; 81    ; Signed Integer                                                                                          ;
; PKT_BYTE_CNT_H            ; 80    ; Signed Integer                                                                                          ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                          ;
; PKT_PROTECTION_H          ; 100   ; Signed Integer                                                                                          ;
; PKT_PROTECTION_L          ; 98    ; Signed Integer                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 106   ; Signed Integer                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 105   ; Signed Integer                                                                                          ;
; PKT_BURST_SIZE_H          ; 84    ; Signed Integer                                                                                          ;
; PKT_BURST_SIZE_L          ; 82    ; Signed Integer                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 107   ; Signed Integer                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 109   ; Signed Integer                                                                                          ;
; ST_DATA_W                 ; 110   ; Signed Integer                                                                                          ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                          ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                          ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                          ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                          ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                          ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                          ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                          ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                          ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                          ;
; FIFO_DATA_W               ; 111   ; Signed Integer                                                                                          ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                   ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                   ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                   ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                   ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                     ;
; BITS_PER_SYMBOL     ; 111   ; Signed Integer                                                                                                     ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                     ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                     ;
; DATA_WIDTH          ; 111   ; Signed Integer                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:riscv_text_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 89    ; Signed Integer                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                  ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                  ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                  ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                  ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                  ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_H              ; 93    ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_L              ; 91    ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_H             ; 96    ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_L             ; 94    ; Signed Integer                                                                                                  ;
; PKT_BURSTWRAP_H           ; 81    ; Signed Integer                                                                                                  ;
; PKT_BURSTWRAP_L           ; 81    ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_H            ; 80    ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                  ;
; PKT_PROTECTION_H          ; 100   ; Signed Integer                                                                                                  ;
; PKT_PROTECTION_L          ; 98    ; Signed Integer                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 106   ; Signed Integer                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 105   ; Signed Integer                                                                                                  ;
; PKT_BURST_SIZE_H          ; 84    ; Signed Integer                                                                                                  ;
; PKT_BURST_SIZE_L          ; 82    ; Signed Integer                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 107   ; Signed Integer                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 109   ; Signed Integer                                                                                                  ;
; ST_DATA_W                 ; 110   ; Signed Integer                                                                                                  ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                  ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                  ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                  ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                  ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                  ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                  ;
; FIFO_DATA_W               ; 111   ; Signed Integer                                                                                                  ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:riscv_text_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                           ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                           ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_text_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                             ;
; BITS_PER_SYMBOL     ; 111   ; Signed Integer                                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                             ;
; DATA_WIDTH          ; 111   ; Signed Integer                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:riscv_data_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 89    ; Signed Integer                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                  ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                  ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                  ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                  ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                  ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_H              ; 93    ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_L              ; 91    ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_H             ; 96    ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_L             ; 94    ; Signed Integer                                                                                                  ;
; PKT_BURSTWRAP_H           ; 81    ; Signed Integer                                                                                                  ;
; PKT_BURSTWRAP_L           ; 81    ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_H            ; 80    ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                  ;
; PKT_PROTECTION_H          ; 100   ; Signed Integer                                                                                                  ;
; PKT_PROTECTION_L          ; 98    ; Signed Integer                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 106   ; Signed Integer                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 105   ; Signed Integer                                                                                                  ;
; PKT_BURST_SIZE_H          ; 84    ; Signed Integer                                                                                                  ;
; PKT_BURST_SIZE_L          ; 82    ; Signed Integer                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 107   ; Signed Integer                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 109   ; Signed Integer                                                                                                  ;
; ST_DATA_W                 ; 110   ; Signed Integer                                                                                                  ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                  ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                  ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                  ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                  ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                  ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                  ;
; FIFO_DATA_W               ; 111   ; Signed Integer                                                                                                  ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:riscv_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                           ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                           ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_data_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                             ;
; BITS_PER_SYMBOL     ; 111   ; Signed Integer                                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                             ;
; DATA_WIDTH          ; 111   ; Signed Integer                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router:router|platform_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                        ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router_001:router_001|platform_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router_002:router_002|platform_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 3     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router_003:router_003|platform_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router_004:router_004|platform_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router_004:router_005|platform_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router_006:router_006|platform_mm_interconnect_0_router_006_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router_007:router_007|platform_mm_interconnect_0_router_007_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:riscv_simple_sv_0_data_master_limiter ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                        ;
; PKT_DEST_ID_H             ; 96    ; Signed Integer                                                                                                                        ;
; PKT_DEST_ID_L             ; 94    ; Signed Integer                                                                                                                        ;
; PKT_SRC_ID_H              ; 93    ; Signed Integer                                                                                                                        ;
; PKT_SRC_ID_L              ; 91    ; Signed Integer                                                                                                                        ;
; PKT_BYTE_CNT_H            ; 80    ; Signed Integer                                                                                                                        ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                        ;
; ST_DATA_W                 ; 110   ; Signed Integer                                                                                                                        ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                        ;
; MAX_OUTSTANDING_RESPONSES ; 9     ; Signed Integer                                                                                                                        ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                        ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                        ;
; VALID_WIDTH               ; 5     ; Signed Integer                                                                                                                        ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                        ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                        ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                        ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                        ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:jtag_master_master_limiter ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_H             ; 96    ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_L             ; 94    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_H              ; 93    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_L              ; 91    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_H            ; 80    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                             ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                             ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                             ;
; ST_DATA_W                 ; 110   ; Signed Integer                                                                                                             ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                             ;
; MAX_OUTSTANDING_RESPONSES ; 9     ; Signed Integer                                                                                                             ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                             ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                             ;
; VALID_WIDTH               ; 5     ; Signed Integer                                                                                                             ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                             ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                             ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                             ;
; REORDER                   ; 0     ; Signed Integer                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_sdram_s1_burst_adapter ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                     ;
; COMPRESSED_READ_SUPPORT   ; 0     ; Signed Integer                                                                                                             ;
; PKT_BEGIN_BURST           ; 71    ; Signed Integer                                                                                                             ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                             ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_H           ; 63    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                             ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                             ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                             ;
; PKT_BURST_TYPE_H          ; 68    ; Signed Integer                                                                                                             ;
; PKT_BURST_TYPE_L          ; 67    ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_H          ; 66    ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_L          ; 64    ; Signed Integer                                                                                                             ;
; ST_DATA_W                 ; 92    ; Signed Integer                                                                                                             ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                             ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                             ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                             ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                             ;
; BURSTWRAP_CONST_MASK      ; 1     ; Signed Integer                                                                                                             ;
; BURSTWRAP_CONST_VALUE     ; 1     ; Signed Integer                                                                                                             ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                             ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                             ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                             ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                             ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                             ;
; OUT_BYTE_CNT_H            ; 57    ; Signed Integer                                                                                                             ;
; OUT_BURSTWRAP_H           ; 63    ; Signed Integer                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_sdram_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_H ; 62    ; Signed Integer                                                                                                                                                                                                                                  ;
; PKT_BYTE_CNT_L ; 56    ; Signed Integer                                                                                                                                                                                                                                  ;
; PKT_BYTEEN_H   ; 17    ; Signed Integer                                                                                                                                                                                                                                  ;
; PKT_BYTEEN_L   ; 16    ; Signed Integer                                                                                                                                                                                                                                  ;
; ST_DATA_W      ; 92    ; Signed Integer                                                                                                                                                                                                                                  ;
; ST_CHANNEL_W   ; 5     ; Signed Integer                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                    ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                            ;
; PKT_BEGIN_BURST           ; 89    ; Signed Integer                                                                                                            ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_H            ; 80    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_H           ; 81    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_L           ; 81    ; Signed Integer                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                            ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                            ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                            ;
; PKT_BURST_TYPE_H          ; 86    ; Signed Integer                                                                                                            ;
; PKT_BURST_TYPE_L          ; 85    ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_H          ; 84    ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_L          ; 82    ; Signed Integer                                                                                                            ;
; ST_DATA_W                 ; 110   ; Signed Integer                                                                                                            ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                            ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                            ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                            ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                            ;
; BURSTWRAP_CONST_MASK      ; 1     ; Signed Integer                                                                                                            ;
; BURSTWRAP_CONST_VALUE     ; 1     ; Signed Integer                                                                                                            ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                            ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                            ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                            ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                            ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                            ;
; OUT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                            ;
; OUT_BURSTWRAP_H           ; 81    ; Signed Integer                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                      ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 89    ; Signed Integer                                                                                                                                                                                            ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                            ;
; PKT_BYTE_CNT_H            ; 80    ; Signed Integer                                                                                                                                                                                            ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                                                                            ;
; PKT_BURSTWRAP_H           ; 81    ; Signed Integer                                                                                                                                                                                            ;
; PKT_BURSTWRAP_L           ; 81    ; Signed Integer                                                                                                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                                                                            ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                                                                            ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                            ;
; PKT_BURST_TYPE_H          ; 86    ; Signed Integer                                                                                                                                                                                            ;
; PKT_BURST_TYPE_L          ; 85    ; Signed Integer                                                                                                                                                                                            ;
; PKT_BURST_SIZE_H          ; 84    ; Signed Integer                                                                                                                                                                                            ;
; PKT_BURST_SIZE_L          ; 82    ; Signed Integer                                                                                                                                                                                            ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                                                                                            ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                            ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                            ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                            ;
; ST_DATA_W                 ; 110   ; Signed Integer                                                                                                                                                                                            ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                                                                                            ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                            ;
; BURSTWRAP_CONST_MASK      ; 1     ; Signed Integer                                                                                                                                                                                            ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                            ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                            ;
; BURSTWRAP_CONST_VALUE     ; 1     ; Signed Integer                                                                                                                                                                                            ;
; OUT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                                                                            ;
; OUT_BURSTWRAP_H           ; 81    ; Signed Integer                                                                                                                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                    ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 32    ; Signed Integer                                                                                                                                                                                                                                                          ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                                          ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                                          ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                                          ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                          ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                                                          ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                                                          ;
; IN_DATA_W         ; 35    ; Signed Integer                                                                                                                                                                                                                                                          ;
; OUT_DATA_W        ; 34    ; Signed Integer                                                                                                                                                                                                                                                          ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                      ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 7     ; Signed Integer                                                                                                                                                                                                                                            ;
; PKT_BURSTWRAP_W   ; 1     ; Signed Integer                                                                                                                                                                                                                                            ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                            ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                           ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                 ;
; SCHEME         ; round-robin ; String                                                                                                                                         ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                 ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                   ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                         ;
; SCHEME         ; round-robin ; String                                                                                                                                                 ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                         ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                   ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                         ;
; SCHEME         ; round-robin ; String                                                                                                                                                 ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                         ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                   ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                         ;
; SCHEME         ; round-robin ; String                                                                                                                                                 ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                         ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3      ; Signed Integer                                                                                                                                      ;
; SCHEME         ; no-arb ; String                                                                                                                                              ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                      ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                        ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 5      ; Signed Integer                                                                                                                                              ;
; SCHEME         ; no-arb ; String                                                                                                                                                      ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                              ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_simple_sv_0_data_master_to_riscv_sdram_s1_cmd_width_adapter ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                                        ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                                                              ;
; IN_PKT_ADDR_H                 ; 67    ; Signed Integer                                                                                                                                              ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                                              ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                                                              ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                                                              ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                                                              ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 68    ; Signed Integer                                                                                                                                              ;
; IN_PKT_BYTE_CNT_L             ; 74    ; Signed Integer                                                                                                                                              ;
; IN_PKT_BYTE_CNT_H             ; 80    ; Signed Integer                                                                                                                                              ;
; IN_PKT_BURSTWRAP_L            ; 81    ; Signed Integer                                                                                                                                              ;
; IN_PKT_BURSTWRAP_H            ; 81    ; Signed Integer                                                                                                                                              ;
; IN_PKT_BURST_SIZE_L           ; 82    ; Signed Integer                                                                                                                                              ;
; IN_PKT_BURST_SIZE_H           ; 84    ; Signed Integer                                                                                                                                              ;
; IN_PKT_RESPONSE_STATUS_L      ; 105   ; Signed Integer                                                                                                                                              ;
; IN_PKT_RESPONSE_STATUS_H      ; 106   ; Signed Integer                                                                                                                                              ;
; IN_PKT_TRANS_EXCLUSIVE        ; 73    ; Signed Integer                                                                                                                                              ;
; IN_PKT_BURST_TYPE_L           ; 85    ; Signed Integer                                                                                                                                              ;
; IN_PKT_BURST_TYPE_H           ; 86    ; Signed Integer                                                                                                                                              ;
; IN_PKT_ORI_BURST_SIZE_L       ; 107   ; Signed Integer                                                                                                                                              ;
; IN_PKT_ORI_BURST_SIZE_H       ; 109   ; Signed Integer                                                                                                                                              ;
; IN_PKT_TRANS_WRITE            ; 70    ; Signed Integer                                                                                                                                              ;
; IN_ST_DATA_W                  ; 110   ; Signed Integer                                                                                                                                              ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                                              ;
; OUT_PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                                                              ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                              ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                                                                                                                              ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                                              ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                                              ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                                                              ;
; OUT_PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                                                              ;
; OUT_PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                                                                              ;
; OUT_PKT_BURST_SIZE_L          ; 64    ; Signed Integer                                                                                                                                              ;
; OUT_PKT_BURST_SIZE_H          ; 66    ; Signed Integer                                                                                                                                              ;
; OUT_PKT_RESPONSE_STATUS_L     ; 87    ; Signed Integer                                                                                                                                              ;
; OUT_PKT_RESPONSE_STATUS_H     ; 88    ; Signed Integer                                                                                                                                              ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 55    ; Signed Integer                                                                                                                                              ;
; OUT_PKT_BURST_TYPE_L          ; 67    ; Signed Integer                                                                                                                                              ;
; OUT_PKT_BURST_TYPE_H          ; 68    ; Signed Integer                                                                                                                                              ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 89    ; Signed Integer                                                                                                                                              ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 91    ; Signed Integer                                                                                                                                              ;
; OUT_ST_DATA_W                 ; 92    ; Signed Integer                                                                                                                                              ;
; ST_CHANNEL_W                  ; 5     ; Signed Integer                                                                                                                                              ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                                              ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                                              ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                                              ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                                                              ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                                              ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_to_riscv_sdram_s1_cmd_width_adapter ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                             ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                                                   ;
; IN_PKT_ADDR_H                 ; 67    ; Signed Integer                                                                                                                                   ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                                   ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                                                   ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                                                   ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                                                   ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 68    ; Signed Integer                                                                                                                                   ;
; IN_PKT_BYTE_CNT_L             ; 74    ; Signed Integer                                                                                                                                   ;
; IN_PKT_BYTE_CNT_H             ; 80    ; Signed Integer                                                                                                                                   ;
; IN_PKT_BURSTWRAP_L            ; 81    ; Signed Integer                                                                                                                                   ;
; IN_PKT_BURSTWRAP_H            ; 81    ; Signed Integer                                                                                                                                   ;
; IN_PKT_BURST_SIZE_L           ; 82    ; Signed Integer                                                                                                                                   ;
; IN_PKT_BURST_SIZE_H           ; 84    ; Signed Integer                                                                                                                                   ;
; IN_PKT_RESPONSE_STATUS_L      ; 105   ; Signed Integer                                                                                                                                   ;
; IN_PKT_RESPONSE_STATUS_H      ; 106   ; Signed Integer                                                                                                                                   ;
; IN_PKT_TRANS_EXCLUSIVE        ; 73    ; Signed Integer                                                                                                                                   ;
; IN_PKT_BURST_TYPE_L           ; 85    ; Signed Integer                                                                                                                                   ;
; IN_PKT_BURST_TYPE_H           ; 86    ; Signed Integer                                                                                                                                   ;
; IN_PKT_ORI_BURST_SIZE_L       ; 107   ; Signed Integer                                                                                                                                   ;
; IN_PKT_ORI_BURST_SIZE_H       ; 109   ; Signed Integer                                                                                                                                   ;
; IN_PKT_TRANS_WRITE            ; 70    ; Signed Integer                                                                                                                                   ;
; IN_ST_DATA_W                  ; 110   ; Signed Integer                                                                                                                                   ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                                   ;
; OUT_PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                                                   ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                   ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                                                                                                                   ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                                   ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                                   ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                                                   ;
; OUT_PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                                                   ;
; OUT_PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                                                                   ;
; OUT_PKT_BURST_SIZE_L          ; 64    ; Signed Integer                                                                                                                                   ;
; OUT_PKT_BURST_SIZE_H          ; 66    ; Signed Integer                                                                                                                                   ;
; OUT_PKT_RESPONSE_STATUS_L     ; 87    ; Signed Integer                                                                                                                                   ;
; OUT_PKT_RESPONSE_STATUS_H     ; 88    ; Signed Integer                                                                                                                                   ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 55    ; Signed Integer                                                                                                                                   ;
; OUT_PKT_BURST_TYPE_L          ; 67    ; Signed Integer                                                                                                                                   ;
; OUT_PKT_BURST_TYPE_H          ; 68    ; Signed Integer                                                                                                                                   ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 89    ; Signed Integer                                                                                                                                   ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 91    ; Signed Integer                                                                                                                                   ;
; OUT_ST_DATA_W                 ; 92    ; Signed Integer                                                                                                                                   ;
; ST_CHANNEL_W                  ; 5     ; Signed Integer                                                                                                                                   ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                                   ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                                   ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                                   ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                                                   ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                                   ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_cache_0_memory_to_riscv_text_s1_cmd_width_adapter ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                                    ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 72    ; Signed Integer                                                                                                                                          ;
; IN_PKT_ADDR_H                 ; 103   ; Signed Integer                                                                                                                                          ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                                          ;
; IN_PKT_DATA_H                 ; 63    ; Signed Integer                                                                                                                                          ;
; IN_PKT_BYTEEN_L               ; 64    ; Signed Integer                                                                                                                                          ;
; IN_PKT_BYTEEN_H               ; 71    ; Signed Integer                                                                                                                                          ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 104   ; Signed Integer                                                                                                                                          ;
; IN_PKT_BYTE_CNT_L             ; 110   ; Signed Integer                                                                                                                                          ;
; IN_PKT_BYTE_CNT_H             ; 116   ; Signed Integer                                                                                                                                          ;
; IN_PKT_BURSTWRAP_L            ; 117   ; Signed Integer                                                                                                                                          ;
; IN_PKT_BURSTWRAP_H            ; 117   ; Signed Integer                                                                                                                                          ;
; IN_PKT_BURST_SIZE_L           ; 118   ; Signed Integer                                                                                                                                          ;
; IN_PKT_BURST_SIZE_H           ; 120   ; Signed Integer                                                                                                                                          ;
; IN_PKT_RESPONSE_STATUS_L      ; 141   ; Signed Integer                                                                                                                                          ;
; IN_PKT_RESPONSE_STATUS_H      ; 142   ; Signed Integer                                                                                                                                          ;
; IN_PKT_TRANS_EXCLUSIVE        ; 109   ; Signed Integer                                                                                                                                          ;
; IN_PKT_BURST_TYPE_L           ; 121   ; Signed Integer                                                                                                                                          ;
; IN_PKT_BURST_TYPE_H           ; 122   ; Signed Integer                                                                                                                                          ;
; IN_PKT_ORI_BURST_SIZE_L       ; 143   ; Signed Integer                                                                                                                                          ;
; IN_PKT_ORI_BURST_SIZE_H       ; 145   ; Signed Integer                                                                                                                                          ;
; IN_PKT_TRANS_WRITE            ; 106   ; Signed Integer                                                                                                                                          ;
; IN_ST_DATA_W                  ; 146   ; Signed Integer                                                                                                                                          ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                          ;
; OUT_PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                          ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                          ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                          ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                          ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                          ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                          ;
; OUT_PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                          ;
; OUT_PKT_BYTE_CNT_H            ; 80    ; Signed Integer                                                                                                                                          ;
; OUT_PKT_BURST_SIZE_L          ; 82    ; Signed Integer                                                                                                                                          ;
; OUT_PKT_BURST_SIZE_H          ; 84    ; Signed Integer                                                                                                                                          ;
; OUT_PKT_RESPONSE_STATUS_L     ; 105   ; Signed Integer                                                                                                                                          ;
; OUT_PKT_RESPONSE_STATUS_H     ; 106   ; Signed Integer                                                                                                                                          ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                                          ;
; OUT_PKT_BURST_TYPE_L          ; 85    ; Signed Integer                                                                                                                                          ;
; OUT_PKT_BURST_TYPE_H          ; 86    ; Signed Integer                                                                                                                                          ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 107   ; Signed Integer                                                                                                                                          ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 109   ; Signed Integer                                                                                                                                          ;
; OUT_ST_DATA_W                 ; 110   ; Signed Integer                                                                                                                                          ;
; ST_CHANNEL_W                  ; 5     ; Signed Integer                                                                                                                                          ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                                          ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                                          ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                                          ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                                                          ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                                          ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_sdram_s1_to_riscv_simple_sv_0_data_master_rsp_width_adapter ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                                        ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                                                                                                                              ;
; IN_PKT_ADDR_H                 ; 49    ; Signed Integer                                                                                                                                              ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                                              ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                                                                                                                              ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                                                                                                                              ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                                                                                                                              ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 50    ; Signed Integer                                                                                                                                              ;
; IN_PKT_BYTE_CNT_L             ; 56    ; Signed Integer                                                                                                                                              ;
; IN_PKT_BYTE_CNT_H             ; 62    ; Signed Integer                                                                                                                                              ;
; IN_PKT_BURSTWRAP_L            ; 63    ; Signed Integer                                                                                                                                              ;
; IN_PKT_BURSTWRAP_H            ; 63    ; Signed Integer                                                                                                                                              ;
; IN_PKT_BURST_SIZE_L           ; 64    ; Signed Integer                                                                                                                                              ;
; IN_PKT_BURST_SIZE_H           ; 66    ; Signed Integer                                                                                                                                              ;
; IN_PKT_RESPONSE_STATUS_L      ; 87    ; Signed Integer                                                                                                                                              ;
; IN_PKT_RESPONSE_STATUS_H      ; 88    ; Signed Integer                                                                                                                                              ;
; IN_PKT_TRANS_EXCLUSIVE        ; 55    ; Signed Integer                                                                                                                                              ;
; IN_PKT_BURST_TYPE_L           ; 67    ; Signed Integer                                                                                                                                              ;
; IN_PKT_BURST_TYPE_H           ; 68    ; Signed Integer                                                                                                                                              ;
; IN_PKT_ORI_BURST_SIZE_L       ; 89    ; Signed Integer                                                                                                                                              ;
; IN_PKT_ORI_BURST_SIZE_H       ; 91    ; Signed Integer                                                                                                                                              ;
; IN_PKT_TRANS_WRITE            ; 52    ; Signed Integer                                                                                                                                              ;
; IN_ST_DATA_W                  ; 92    ; Signed Integer                                                                                                                                              ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                              ;
; OUT_PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                              ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                              ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                              ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                              ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                              ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                              ;
; OUT_PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                              ;
; OUT_PKT_BYTE_CNT_H            ; 80    ; Signed Integer                                                                                                                                              ;
; OUT_PKT_BURST_SIZE_L          ; 82    ; Signed Integer                                                                                                                                              ;
; OUT_PKT_BURST_SIZE_H          ; 84    ; Signed Integer                                                                                                                                              ;
; OUT_PKT_RESPONSE_STATUS_L     ; 105   ; Signed Integer                                                                                                                                              ;
; OUT_PKT_RESPONSE_STATUS_H     ; 106   ; Signed Integer                                                                                                                                              ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                                              ;
; OUT_PKT_BURST_TYPE_L          ; 85    ; Signed Integer                                                                                                                                              ;
; OUT_PKT_BURST_TYPE_H          ; 86    ; Signed Integer                                                                                                                                              ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 107   ; Signed Integer                                                                                                                                              ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 109   ; Signed Integer                                                                                                                                              ;
; OUT_ST_DATA_W                 ; 110   ; Signed Integer                                                                                                                                              ;
; ST_CHANNEL_W                  ; 5     ; Signed Integer                                                                                                                                              ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                                                              ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                                              ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                                              ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                                                              ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                                              ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_sdram_s1_to_riscv_simple_sv_0_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                                           ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                                                           ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                                                                           ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_sdram_s1_to_jtag_master_master_rsp_width_adapter ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                             ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                                                                                                                   ;
; IN_PKT_ADDR_H                 ; 49    ; Signed Integer                                                                                                                                   ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                                   ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                                                                                                                   ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                                                                                                                   ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                                                                                                                   ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 50    ; Signed Integer                                                                                                                                   ;
; IN_PKT_BYTE_CNT_L             ; 56    ; Signed Integer                                                                                                                                   ;
; IN_PKT_BYTE_CNT_H             ; 62    ; Signed Integer                                                                                                                                   ;
; IN_PKT_BURSTWRAP_L            ; 63    ; Signed Integer                                                                                                                                   ;
; IN_PKT_BURSTWRAP_H            ; 63    ; Signed Integer                                                                                                                                   ;
; IN_PKT_BURST_SIZE_L           ; 64    ; Signed Integer                                                                                                                                   ;
; IN_PKT_BURST_SIZE_H           ; 66    ; Signed Integer                                                                                                                                   ;
; IN_PKT_RESPONSE_STATUS_L      ; 87    ; Signed Integer                                                                                                                                   ;
; IN_PKT_RESPONSE_STATUS_H      ; 88    ; Signed Integer                                                                                                                                   ;
; IN_PKT_TRANS_EXCLUSIVE        ; 55    ; Signed Integer                                                                                                                                   ;
; IN_PKT_BURST_TYPE_L           ; 67    ; Signed Integer                                                                                                                                   ;
; IN_PKT_BURST_TYPE_H           ; 68    ; Signed Integer                                                                                                                                   ;
; IN_PKT_ORI_BURST_SIZE_L       ; 89    ; Signed Integer                                                                                                                                   ;
; IN_PKT_ORI_BURST_SIZE_H       ; 91    ; Signed Integer                                                                                                                                   ;
; IN_PKT_TRANS_WRITE            ; 52    ; Signed Integer                                                                                                                                   ;
; IN_ST_DATA_W                  ; 92    ; Signed Integer                                                                                                                                   ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                   ;
; OUT_PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                   ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                   ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                   ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                   ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                   ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                   ;
; OUT_PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                   ;
; OUT_PKT_BYTE_CNT_H            ; 80    ; Signed Integer                                                                                                                                   ;
; OUT_PKT_BURST_SIZE_L          ; 82    ; Signed Integer                                                                                                                                   ;
; OUT_PKT_BURST_SIZE_H          ; 84    ; Signed Integer                                                                                                                                   ;
; OUT_PKT_RESPONSE_STATUS_L     ; 105   ; Signed Integer                                                                                                                                   ;
; OUT_PKT_RESPONSE_STATUS_H     ; 106   ; Signed Integer                                                                                                                                   ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                                   ;
; OUT_PKT_BURST_TYPE_L          ; 85    ; Signed Integer                                                                                                                                   ;
; OUT_PKT_BURST_TYPE_H          ; 86    ; Signed Integer                                                                                                                                   ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 107   ; Signed Integer                                                                                                                                   ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 109   ; Signed Integer                                                                                                                                   ;
; OUT_ST_DATA_W                 ; 110   ; Signed Integer                                                                                                                                   ;
; ST_CHANNEL_W                  ; 5     ; Signed Integer                                                                                                                                   ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                                                   ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                                   ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                                   ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                                                   ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                                   ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_sdram_s1_to_jtag_master_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                                ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                                                ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                                                                ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_text_s1_to_instruction_cache_0_memory_rsp_width_adapter ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                                    ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                                                          ;
; IN_PKT_ADDR_H                 ; 67    ; Signed Integer                                                                                                                                          ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                                          ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                                                          ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                                                          ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                                                          ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 68    ; Signed Integer                                                                                                                                          ;
; IN_PKT_BYTE_CNT_L             ; 74    ; Signed Integer                                                                                                                                          ;
; IN_PKT_BYTE_CNT_H             ; 80    ; Signed Integer                                                                                                                                          ;
; IN_PKT_BURSTWRAP_L            ; 81    ; Signed Integer                                                                                                                                          ;
; IN_PKT_BURSTWRAP_H            ; 81    ; Signed Integer                                                                                                                                          ;
; IN_PKT_BURST_SIZE_L           ; 82    ; Signed Integer                                                                                                                                          ;
; IN_PKT_BURST_SIZE_H           ; 84    ; Signed Integer                                                                                                                                          ;
; IN_PKT_RESPONSE_STATUS_L      ; 105   ; Signed Integer                                                                                                                                          ;
; IN_PKT_RESPONSE_STATUS_H      ; 106   ; Signed Integer                                                                                                                                          ;
; IN_PKT_TRANS_EXCLUSIVE        ; 73    ; Signed Integer                                                                                                                                          ;
; IN_PKT_BURST_TYPE_L           ; 85    ; Signed Integer                                                                                                                                          ;
; IN_PKT_BURST_TYPE_H           ; 86    ; Signed Integer                                                                                                                                          ;
; IN_PKT_ORI_BURST_SIZE_L       ; 107   ; Signed Integer                                                                                                                                          ;
; IN_PKT_ORI_BURST_SIZE_H       ; 109   ; Signed Integer                                                                                                                                          ;
; IN_PKT_TRANS_WRITE            ; 70    ; Signed Integer                                                                                                                                          ;
; IN_ST_DATA_W                  ; 110   ; Signed Integer                                                                                                                                          ;
; OUT_PKT_ADDR_L                ; 72    ; Signed Integer                                                                                                                                          ;
; OUT_PKT_ADDR_H                ; 103   ; Signed Integer                                                                                                                                          ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                          ;
; OUT_PKT_DATA_H                ; 63    ; Signed Integer                                                                                                                                          ;
; OUT_PKT_BYTEEN_L              ; 64    ; Signed Integer                                                                                                                                          ;
; OUT_PKT_BYTEEN_H              ; 71    ; Signed Integer                                                                                                                                          ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 104   ; Signed Integer                                                                                                                                          ;
; OUT_PKT_BYTE_CNT_L            ; 110   ; Signed Integer                                                                                                                                          ;
; OUT_PKT_BYTE_CNT_H            ; 116   ; Signed Integer                                                                                                                                          ;
; OUT_PKT_BURST_SIZE_L          ; 118   ; Signed Integer                                                                                                                                          ;
; OUT_PKT_BURST_SIZE_H          ; 120   ; Signed Integer                                                                                                                                          ;
; OUT_PKT_RESPONSE_STATUS_L     ; 141   ; Signed Integer                                                                                                                                          ;
; OUT_PKT_RESPONSE_STATUS_H     ; 142   ; Signed Integer                                                                                                                                          ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 109   ; Signed Integer                                                                                                                                          ;
; OUT_PKT_BURST_TYPE_L          ; 121   ; Signed Integer                                                                                                                                          ;
; OUT_PKT_BURST_TYPE_H          ; 122   ; Signed Integer                                                                                                                                          ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 143   ; Signed Integer                                                                                                                                          ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 145   ; Signed Integer                                                                                                                                          ;
; OUT_ST_DATA_W                 ; 146   ; Signed Integer                                                                                                                                          ;
; ST_CHANNEL_W                  ; 5     ; Signed Integer                                                                                                                                          ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                                          ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                                          ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                                          ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                                                          ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                                          ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_text_s1_to_instruction_cache_0_memory_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                                       ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                                                       ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                       ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 18    ; Signed Integer                                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                             ;
; inDataWidth     ; 18    ; Signed Integer                                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                             ;
; outDataWidth    ; 18    ; Signed Integer                                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                             ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                               ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                     ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_002 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                               ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                     ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_003 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                               ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                     ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_004 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                               ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                     ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:riscv_simple_sv_0_text_master_translator ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                     ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                                           ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                           ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                           ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                           ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                           ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                           ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                           ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                           ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                           ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                           ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                           ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                           ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                           ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                           ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                           ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                           ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                           ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                           ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                           ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                           ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:instruction_cache_0_core_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 32    ; Signed Integer                                                                                                                  ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                  ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                  ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                  ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                  ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                                  ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 1     ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                  ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                  ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:riscv_simple_sv_0_text_master_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 88    ; Signed Integer                                                                                                                   ;
; PKT_QOS_L                 ; 88    ; Signed Integer                                                                                                                   ;
; PKT_DATA_SIDEBAND_H       ; 86    ; Signed Integer                                                                                                                   ;
; PKT_DATA_SIDEBAND_L       ; 86    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_SIDEBAND_H       ; 85    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_SIDEBAND_L       ; 85    ; Signed Integer                                                                                                                   ;
; PKT_CACHE_H               ; 98    ; Signed Integer                                                                                                                   ;
; PKT_CACHE_L               ; 95    ; Signed Integer                                                                                                                   ;
; PKT_THREAD_ID_H           ; 91    ; Signed Integer                                                                                                                   ;
; PKT_THREAD_ID_L           ; 91    ; Signed Integer                                                                                                                   ;
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                                   ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                                   ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                                   ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                                   ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                   ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                                   ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                                   ;
; PKT_BURST_TYPE_H          ; 84    ; Signed Integer                                                                                                                   ;
; PKT_BURST_TYPE_L          ; 83    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                                   ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                                   ;
; ST_CHANNEL_W              ; 1     ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                   ;
; ID                        ; 0     ; Signed Integer                                                                                                                   ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                   ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                                   ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                   ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                   ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                   ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                   ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                                   ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_W              ; 1     ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_W             ; 1     ; Signed Integer                                                                                                                   ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:instruction_cache_0_core_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                             ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                             ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                             ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                             ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                             ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                             ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                             ;
; ST_CHANNEL_W              ; 1     ; Signed Integer                                                                                                             ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                             ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                             ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                             ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                             ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                             ;
; FIFO_DATA_W               ; 105   ; Signed Integer                                                                                                             ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:instruction_cache_0_core_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                      ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:instruction_cache_0_core_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                        ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                        ;
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_1:mm_interconnect_1|platform_mm_interconnect_1_router:router|platform_mm_interconnect_1_router_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                        ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_1:mm_interconnect_1|platform_mm_interconnect_1_router_001:router_001|platform_mm_interconnect_1_router_001_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:u0|platform_mm_interconnect_1:mm_interconnect_1|platform_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:u0|altera_reset_controller:rst_controller ;
+---------------------------+----------+----------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                     ;
+---------------------------+----------+----------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                           ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                   ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                           ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                           ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                           ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                           ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                           ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                           ;
+---------------------------+----------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                   ;
; DEPTH          ; 2     ; Signed Integer                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                        ;
; DEPTH          ; 2     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:u0|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+--------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                         ;
+---------------------------+----------+--------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                               ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                       ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                               ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                               ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                               ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                               ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                               ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                               ;
+---------------------------+----------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                       ;
; DEPTH          ; 2     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                            ;
; DEPTH          ; 2     ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Type           ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; sld_data_bits                                   ; 173                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_trigger_bits                                ; 173                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_sample_depth                                ; 128                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_segment_size                                ; 128                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; sld_inversion_mask_length                       ; 540                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_storage_qualifier_bits                      ; 173                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: platform:u0|instruction_cache:instruction_cache_0|altsyncram:MEM_T_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                          ;
+------------------------------------+----------------------+---------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                       ;
; WIDTH_A                            ; 80                   ; Untyped                                                       ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                       ;
; NUMWORDS_A                         ; 64                   ; Untyped                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; WIDTH_B                            ; 80                   ; Untyped                                                       ;
; WIDTHAD_B                          ; 6                    ; Untyped                                                       ;
; NUMWORDS_B                         ; 64                   ; Untyped                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                       ;
; CBXI_PARAMETER                     ; altsyncram_nio1      ; Untyped                                                       ;
+------------------------------------+----------------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: platform:u0|instruction_cache:instruction_cache_0|altsyncram:MEM_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                        ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                     ;
; WIDTH_A                            ; 2048                 ; Untyped                                                     ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                     ;
; NUMWORDS_A                         ; 64                   ; Untyped                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WIDTH_B                            ; 2048                 ; Untyped                                                     ;
; WIDTHAD_B                          ; 6                    ; Untyped                                                     ;
; NUMWORDS_B                         ; 64                   ; Untyped                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                     ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                     ;
; CBXI_PARAMETER                     ; altsyncram_3po1      ; Untyped                                                     ;
+------------------------------------+----------------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: platform:u0|instruction_cache:instruction_cache_0|altsyncram:LRU_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                        ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                     ;
; WIDTH_A                            ; 3                    ; Untyped                                                     ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                     ;
; NUMWORDS_A                         ; 64                   ; Untyped                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WIDTH_B                            ; 3                    ; Untyped                                                     ;
; WIDTHAD_B                          ; 6                    ; Untyped                                                     ;
; NUMWORDS_B                         ; 64                   ; Untyped                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                     ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                     ;
; CBXI_PARAMETER                     ; altsyncram_dfo1      ; Untyped                                                     ;
+------------------------------------+----------------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                     ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                  ;
; WIDTH_A                            ; 16                   ; Untyped                                                                                                                  ;
; WIDTHAD_A                          ; 3                    ; Untyped                                                                                                                  ;
; NUMWORDS_A                         ; 8                    ; Untyped                                                                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                  ;
; WIDTH_B                            ; 16                   ; Untyped                                                                                                                  ;
; WIDTHAD_B                          ; 3                    ; Untyped                                                                                                                  ;
; NUMWORDS_B                         ; 8                    ; Untyped                                                                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                  ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_40n1      ; Untyped                                                                                                                  ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: platform:u0|platform_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                              ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                           ;
; WIDTH_A                            ; 8                    ; Untyped                                                                           ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                                           ;
; NUMWORDS_A                         ; 64                   ; Untyped                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                           ;
; WIDTH_B                            ; 8                    ; Untyped                                                                           ;
; WIDTHAD_B                          ; 6                    ; Untyped                                                                           ;
; NUMWORDS_B                         ; 64                   ; Untyped                                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                           ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                           ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_g0n1      ; Untyped                                                                           ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                               ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 7                                                                                                                                   ;
; Entity Instance                           ; platform:u0|platform_riscv_data:riscv_data|altsyncram:the_altsyncram                                                                ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                         ;
;     -- WIDTH_A                            ; 32                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 32768                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                        ;
;     -- WIDTH_B                            ; 1                                                                                                                                   ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                           ;
; Entity Instance                           ; platform:u0|platform_riscv_text:riscv_text|altsyncram:the_altsyncram                                                                ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                         ;
;     -- WIDTH_A                            ; 32                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 16384                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                        ;
;     -- WIDTH_B                            ; 1                                                                                                                                   ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                           ;
; Entity Instance                           ; platform:u0|instruction_cache:instruction_cache_0|altsyncram:MEM_T_rtl_0                                                            ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                           ;
;     -- WIDTH_A                            ; 80                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 64                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                        ;
;     -- WIDTH_B                            ; 80                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 64                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                            ;
; Entity Instance                           ; platform:u0|instruction_cache:instruction_cache_0|altsyncram:MEM_rtl_0                                                              ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                           ;
;     -- WIDTH_A                            ; 2048                                                                                                                                ;
;     -- NUMWORDS_A                         ; 64                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                        ;
;     -- WIDTH_B                            ; 2048                                                                                                                                ;
;     -- NUMWORDS_B                         ; 64                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                            ;
; Entity Instance                           ; platform:u0|instruction_cache:instruction_cache_0|altsyncram:LRU_rtl_0                                                              ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                           ;
;     -- WIDTH_A                            ; 3                                                                                                                                   ;
;     -- NUMWORDS_A                         ; 64                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                        ;
;     -- WIDTH_B                            ; 3                                                                                                                                   ;
;     -- NUMWORDS_B                         ; 64                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                            ;
; Entity Instance                           ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                           ;
;     -- WIDTH_A                            ; 16                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 8                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                        ;
;     -- WIDTH_B                            ; 16                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 8                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                            ;
; Entity Instance                           ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0                                        ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                           ;
;     -- WIDTH_A                            ; 8                                                                                                                                   ;
;     -- NUMWORDS_A                         ; 64                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                        ;
;     -- WIDTH_B                            ; 8                                                                                                                                   ;
;     -- NUMWORDS_B                         ; 64                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                            ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                             ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                        ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:u0|altera_reset_controller:rst_controller_001" ;
+----------------+-------+----------+------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                        ;
+----------------+-------+----------+------------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                   ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                   ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                   ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                   ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                   ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                   ;
+----------------+-------+----------+------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:u0|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+-------------------------------------------+
; Port           ; Type   ; Severity ; Details                                   ;
+----------------+--------+----------+-------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                    ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                              ;
+----------------+--------+----------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:u0|platform_mm_interconnect_1:mm_interconnect_1|platform_mm_interconnect_1_router_001:router_001|platform_mm_interconnect_1_router_001_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                          ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:u0|platform_mm_interconnect_1:mm_interconnect_1|platform_mm_interconnect_1_router:router|platform_mm_interconnect_1_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                  ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:u0|platform_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:instruction_cache_0_core_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                    ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                     ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:u0|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:instruction_cache_0_core_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                            ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                       ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                       ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:u0|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:riscv_simple_sv_0_text_master_agent" ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                 ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                  ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:u0|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:instruction_cache_0_core_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                    ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                               ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                               ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:u0|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:riscv_simple_sv_0_text_master_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                          ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                     ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                     ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                     ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                           ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_text_s1_to_instruction_cache_0_memory_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                                           ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                               ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                      ;
; sink_burstsize[2]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; sink_burstsize[1]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                      ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                               ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                               ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                               ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                               ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_text_s1_to_instruction_cache_0_memory_rsp_width_adapter" ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                              ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                                         ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_sdram_s1_to_jtag_master_master_rsp_width_adapter" ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                       ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                                  ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_sdram_s1_to_riscv_simple_sv_0_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                                               ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                          ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                   ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                          ;
; sink_burstsize[2..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                          ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                          ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                   ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                   ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                   ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                   ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_sdram_s1_to_riscv_simple_sv_0_data_master_rsp_width_adapter" ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                                  ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                                             ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_cache_0_memory_to_riscv_text_s1_cmd_width_adapter" ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                              ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                                         ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_to_riscv_sdram_s1_cmd_width_adapter" ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                       ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                                  ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_simple_sv_0_data_master_to_riscv_sdram_s1_cmd_width_adapter" ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                                  ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                                             ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                              ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[9..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                         ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                         ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                      ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[5..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                 ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                 ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                          ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                       ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                  ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                              ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                         ;
; b[7..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                         ;
; diff    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                  ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub" ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                           ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                      ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                      ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                               ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub" ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                           ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                      ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                      ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                               ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub" ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                           ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                      ;
; b[7..1]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                      ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                               ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub" ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                           ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                      ;
; b[7..1]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                      ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                               ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                             ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                        ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub" ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                           ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                      ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                      ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                               ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                 ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; d[6..3] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                            ;
; d[1..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                            ;
; d[2]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                            ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" ;
+------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                                                                                                     ;
+------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clk              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                ;
; reset            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                ;
; in_valid         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                ;
; in_sop           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                ;
; in_eop           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                ;
; out_ready        ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                                                      ;
; out_data[33..32] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                         ;
+------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router_007:router_007|platform_mm_interconnect_0_router_007_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                          ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router_006:router_006|platform_mm_interconnect_0_router_006_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                          ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router_004:router_004|platform_mm_interconnect_0_router_004_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                          ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router_003:router_003|platform_mm_interconnect_0_router_003_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                          ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router_002:router_002|platform_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                          ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                              ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; default_src_channel    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                              ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router_001:router_001|platform_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                              ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router:router|platform_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                  ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_data_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                         ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                          ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:riscv_data_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                 ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                            ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                            ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_text_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                         ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                          ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:riscv_text_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                 ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                            ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                            ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                 ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                  ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                         ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                    ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                    ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                   ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                    ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ledr_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                           ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                      ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                      ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                            ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                       ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                             ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                             ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                          ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                           ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:riscv_sdram_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                  ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                             ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:instruction_cache_0_memory_agent" ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                              ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                               ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:jtag_master_master_agent" ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                      ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                       ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:riscv_simple_sv_0_data_master_agent" ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                 ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                  ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:riscv_data_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                         ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                          ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                          ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                    ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                    ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:riscv_text_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                         ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                          ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                          ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                    ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                    ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                 ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                            ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                            ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                  ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                            ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                  ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                            ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                            ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledr_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                   ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                    ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                    ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                              ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                              ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:riscv_sdram_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                          ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                     ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:instruction_cache_0_memory_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                       ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                  ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                  ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                        ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:jtag_master_master_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                               ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                          ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                          ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:riscv_simple_sv_0_data_master_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                          ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                     ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                     ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                           ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:u0|platform_sys_sdram_pll:sys_sdram_pll|platform_sys_sdram_pll_sys_pll:sys_pll|altera_pll:altera_pll_i"                                          ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; fboutclk          ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; fbclk             ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; refclk1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_en          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; updn              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; num_phase_shifts  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; scanclk           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cntsel            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; reconfig_to_pll   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; extswitch         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; adjpllin          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cclk              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_done        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; reconfig_from_pll ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; activeclk         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; clkbad            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; phout             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; lvds_clk          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; loaden            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; extclk_out        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; cascade_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; zdbfbclk          ; Bidir  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:u0|platform_riscv_text:riscv_text" ;
+--------+-------+----------+--------------------------------------------+
; Port   ; Type  ; Severity ; Details                                    ;
+--------+-------+----------+--------------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                               ;
+--------+-------+----------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|multiplexer8:mux_reg_writeback" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                             ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------+
; in4  ; Input ; Info     ; Stuck at GND                                                                                                        ;
; in5  ; Input ; Info     ; Stuck at GND                                                                                                        ;
; in6  ; Input ; Info     ; Stuck at GND                                                                                                        ;
; in7  ; Input ; Info     ; Stuck at GND                                                                                                        ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|multiplexer4:mux_next_pc_select" ;
+--------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                            ;
+--------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; in2[0] ; Input ; Info     ; Stuck at GND                                                                                                       ;
; in3    ; Input ; Info     ; Stuck at GND                                                                                                       ;
+--------+-------+----------+--------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|adder:adder_pc_plus_4" ;
+------------------+-------+----------+------------------------------------------------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                                                        ;
+------------------+-------+----------+------------------------------------------------------------------------------------------------+
; operand_a[31..3] ; Input ; Info     ; Stuck at GND                                                                                   ;
; operand_a[1..0]  ; Input ; Info     ; Stuck at GND                                                                                   ;
; operand_a[2]     ; Input ; Info     ; Stuck at VCC                                                                                   ;
+------------------+-------+----------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module" ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                   ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                       ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                       ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:u0|platform_riscv_data:riscv_data" ;
+--------+-------+----------+--------------------------------------------+
; Port   ; Type  ; Severity ; Details                                    ;
+--------+-------+----------+--------------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                               ;
+--------+-------+----------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:u0|platform_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                                     ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:u0|platform_jtag_master:jtag_master|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+----------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                    ;
+----------------+--------+----------+----------------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                                                     ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                               ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                               ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                               ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                               ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                               ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                               ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                               ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                               ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                               ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                               ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                               ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                               ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                               ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                               ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                               ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                               ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                               ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                               ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                               ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                               ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                               ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                               ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                               ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                               ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                               ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                               ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                               ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                               ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                               ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                               ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                               ;
+----------------+--------+----------+----------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:u0|platform_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                     ;
+-------------------+--------+----------+-------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                      ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                      ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                      ;
+-------------------+--------+----------+-------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser" ;
+----------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                   ;
+----------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sense_pos_edge ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                              ;
+----------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter" ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                                                                                       ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; out_valid ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                        ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                                                                                     ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_ready  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                      ;
; out_ready ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                                                ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                         ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; din  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                    ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                       ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                  ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer" ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                  ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                             ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                               ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                          ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; din  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                           ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" ;
+-----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                                                         ;
+-----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tms             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                        ;
; jtag_state_tlr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                        ;
; jtag_state_rti  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                        ;
; jtag_state_sdrs ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                        ;
; jtag_state_cdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                        ;
; jtag_state_sdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                        ;
; jtag_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                        ;
; jtag_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                        ;
; jtag_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                        ;
; jtag_state_udr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                        ;
; jtag_state_sirs ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                        ;
; jtag_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                        ;
; jtag_state_sir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                        ;
; jtag_state_e1ir ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                        ;
; jtag_state_pir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                        ;
; jtag_state_e2ir ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                        ;
; jtag_state_uir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                        ;
+-----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node"                     ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                        ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; ir_out             ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "ir_out[2..1]" will be connected to GND. ;
; ir_out             ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; virtual_state_cir  ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; virtual_state_e1dr ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; virtual_state_e2dr ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; virtual_state_pdr  ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; virtual_state_uir  ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master"      ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                  ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; source_ready    ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; mgmt_valid      ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; mgmt_channel    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; mgmt_data       ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; jtag_tck        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_tms        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_tdi        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_tdo        ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; jtag_ena        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_usr1       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_clr        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_clrn       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_tlr  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_rti  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_sdrs ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_cdr  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_sdr  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_e1dr ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_pdr  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_e2dr ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_udr  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_sirs ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_cir  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_sir  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_e1ir ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_pir  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_e2ir ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_uir  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_ir_in      ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_irq        ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; jtag_ir_out     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; debug_reset     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:u0|instruction_cache:instruction_cache_0"                                                        ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                  ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; debug ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:u0"                                                                                                                                ;
+----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                           ;
+----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; sdram_wire_dqm ; Output ; Warning  ; Output or bidir port (2 bits) is wider than the port expression (1 bits) it drives; bit(s) "sdram_wire_dqm[1..1]" have no fanouts ;
+----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 173                 ; 173              ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 9616                        ;
;     CLR               ; 294                         ;
;     CLR SCLR          ; 1                           ;
;     CLR SLD           ; 4                           ;
;     ENA               ; 3508                        ;
;     ENA CLR           ; 735                         ;
;     ENA CLR SCLR      ; 123                         ;
;     ENA CLR SLD       ; 128                         ;
;     ENA SCLR          ; 12                          ;
;     ENA SLD           ; 26                          ;
;     SCLR              ; 2                           ;
;     plain             ; 4783                        ;
; arriav_io_obuf        ; 16                          ;
; arriav_lcell_comb     ; 11502                       ;
;     arith             ; 269                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 182                         ;
;         2 data inputs ; 7                           ;
;         3 data inputs ; 32                          ;
;         4 data inputs ; 16                          ;
;         5 data inputs ; 31                          ;
;     extend            ; 473                         ;
;         7 data inputs ; 473                         ;
;     normal            ; 10760                       ;
;         0 data inputs ; 3                           ;
;         1 data inputs ; 30                          ;
;         2 data inputs ; 517                         ;
;         3 data inputs ; 4672                        ;
;         4 data inputs ; 1002                        ;
;         5 data inputs ; 502                         ;
;         6 data inputs ; 4034                        ;
; boundary_port         ; 312                         ;
; generic_pll           ; 2                           ;
; stratixv_ram_block    ; 2347                        ;
;                       ;                             ;
; Max LUT depth         ; 24.80                       ;
; Average LUT depth     ; 9.89                        ;
+-----------------------+-----------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; arriav_ff             ; 108                                      ;
;     CLR               ; 6                                        ;
;     ENA               ; 30                                       ;
;     ENA CLR           ; 26                                       ;
;     ENA CLR SLD       ; 23                                       ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; arriav_lcell_comb     ; 119                                      ;
;     extend            ; 2                                        ;
;         7 data inputs ; 2                                        ;
;     normal            ; 117                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 4                                        ;
;         2 data inputs ; 22                                       ;
;         3 data inputs ; 20                                       ;
;         4 data inputs ; 18                                       ;
;         5 data inputs ; 23                                       ;
;         6 data inputs ; 29                                       ;
; boundary_port         ; 173                                      ;
;                       ;                                          ;
; Max LUT depth         ; 3.00                                     ;
; Average LUT depth     ; 1.39                                     ;
+-----------------------+------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:35     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                         ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                                                                                 ; Details ;
+--------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; platform:u0|platform_sys_sdram_pll:sys_sdram_pll|sys_clk_clk ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|platform_sys_sdram_pll:sys_sdram_pll|platform_sys_sdram_pll_sys_pll:sys_pll|altera_pll:altera_pll_i|outclk_wire[0]                    ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_address[0]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|alu:alu|Mux31~9                                                ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_address[0]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|alu:alu|Mux31~9                                                ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_address[10]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|alu:alu|Mux21~4                                                ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_address[10]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|alu:alu|Mux21~4                                                ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_address[11]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|alu:alu|Mux20~4                                                ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_address[11]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|alu:alu|Mux20~4                                                ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_address[12]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|alu:alu|Mux19~3                                                ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_address[12]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|alu:alu|Mux19~3                                                ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_address[13]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|alu:alu|Mux18~2                                                ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_address[13]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|alu:alu|Mux18~2                                                ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_address[14]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|alu:alu|Mux17~9                                                ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_address[14]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|alu:alu|Mux17~9                                                ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_address[15]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|alu:alu|Mux16~5                                                ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_address[15]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|alu:alu|Mux16~5                                                ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_address[16]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|alu:alu|Mux15~7                                                ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_address[16]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|alu:alu|Mux15~7                                                ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_address[17]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|alu:alu|Mux14~11                                               ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_address[17]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|alu:alu|Mux14~11                                               ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_address[18]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|alu:alu|Mux13~5                                                ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_address[18]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|alu:alu|Mux13~5                                                ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_address[19]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|alu:alu|Mux12~5                                                ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_address[19]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|alu:alu|Mux12~5                                                ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_address[1]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|alu:alu|Mux30~6                                                ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_address[1]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|alu:alu|Mux30~6                                                ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_address[20]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|alu:alu|Mux11~4                                                ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_address[20]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|alu:alu|Mux11~4                                                ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_address[21]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|alu:alu|Mux10~4                                                ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_address[21]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|alu:alu|Mux10~4                                                ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_address[22]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|alu:alu|Mux9~4                                                 ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_address[22]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|alu:alu|Mux9~4                                                 ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_address[23]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|alu:alu|Mux8~4                                                 ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_address[23]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|alu:alu|Mux8~4                                                 ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_address[24]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|alu:alu|Mux7~4                                                 ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_address[24]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|alu:alu|Mux7~4                                                 ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_address[25]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|alu:alu|Mux6~4                                                 ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_address[25]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|alu:alu|Mux6~4                                                 ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_address[26]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|alu:alu|Mux5~6                                                 ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_address[26]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|alu:alu|Mux5~6                                                 ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_address[27]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|alu:alu|Mux4~8                                                 ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_address[27]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|alu:alu|Mux4~8                                                 ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_address[28]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|alu:alu|Mux3~5                                                 ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_address[28]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|alu:alu|Mux3~5                                                 ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_address[29]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|alu:alu|Mux2~5                                                 ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_address[29]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|alu:alu|Mux2~5                                                 ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_address[2]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|alu:alu|Mux29~6                                                ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_address[2]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|alu:alu|Mux29~6                                                ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_address[30]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|alu:alu|Mux1~5                                                 ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_address[30]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|alu:alu|Mux1~5                                                 ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_address[31]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|alu:alu|Mux0~6                                                 ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_address[31]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|alu:alu|Mux0~6                                                 ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_address[3]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|alu:alu|Mux28~4                                                ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_address[3]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|alu:alu|Mux28~4                                                ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_address[4]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|alu:alu|Mux27~3                                                ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_address[4]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|alu:alu|Mux27~3                                                ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_address[5]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|alu:alu|Mux26~3                                                ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_address[5]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|alu:alu|Mux26~3                                                ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_address[6]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|alu:alu|Mux25~3                                                ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_address[6]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|alu:alu|Mux25~3                                                ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_address[7]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|alu:alu|Mux24~3                                                ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_address[7]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|alu:alu|Mux24~3                                                ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_address[8]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|alu:alu|Mux23~3                                                ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_address[8]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|alu:alu|Mux23~3                                                ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_address[9]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|alu:alu|Mux22~11                                               ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_address[9]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|alu:alu|Mux22~11                                               ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_byte_enable[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|data_memory_interface:data_memory_interface|Mux3~0_wirecell                                              ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_byte_enable[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|data_memory_interface:data_memory_interface|Mux3~0_wirecell                                              ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_byte_enable[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|data_memory_interface:data_memory_interface|Mux2~0                                                       ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_byte_enable[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|data_memory_interface:data_memory_interface|Mux2~0                                                       ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_byte_enable[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|data_memory_interface:data_memory_interface|Mux1~0                                                       ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_byte_enable[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|data_memory_interface:data_memory_interface|Mux1~0                                                       ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_byte_enable[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|data_memory_interface:data_memory_interface|Mux0~0                                                       ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_byte_enable[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|data_memory_interface:data_memory_interface|Mux0~0                                                       ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_read_data[0]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0]~1                                 ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_read_data[0]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0]~1                                 ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_read_data[10]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~0                                 ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_read_data[10]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~0                                 ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_read_data[11]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~1                                 ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_read_data[11]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~1                                 ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_read_data[12]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~2                                 ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_read_data[12]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~2                                 ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_read_data[13]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~3                                 ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_read_data[13]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~3                                 ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_read_data[14]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~4                                 ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_read_data[14]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~4                                 ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_read_data[15]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~5                                 ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_read_data[15]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~5                                 ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_read_data[16]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~6                                 ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_read_data[16]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~6                                 ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_read_data[17]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~7                                 ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_read_data[17]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~7                                 ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_read_data[18]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~8                                 ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_read_data[18]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~8                                 ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_read_data[19]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~9                                 ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_read_data[19]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~9                                 ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_read_data[1]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_mux:rsp_mux|src_data[1]~3                                 ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_read_data[1]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_mux:rsp_mux|src_data[1]~3                                 ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_read_data[20]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~10                                ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_read_data[20]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~10                                ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_read_data[21]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~11                                ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_read_data[21]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~11                                ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_read_data[22]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~12                                ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_read_data[22]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~12                                ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_read_data[23]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~13                                ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_read_data[23]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~13                                ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_read_data[24]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~14                                ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_read_data[24]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~14                                ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_read_data[25]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~15                                ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_read_data[25]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~15                                ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_read_data[26]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~16                                ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_read_data[26]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~16                                ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_read_data[27]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~17                                ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_read_data[27]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~17                                ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_read_data[28]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~18                                ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_read_data[28]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~18                                ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_read_data[29]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~19                                ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_read_data[29]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~19                                ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_read_data[2]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_mux:rsp_mux|src_data[2]~5                                 ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_read_data[2]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_mux:rsp_mux|src_data[2]~5                                 ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_read_data[30]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~20                                ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_read_data[30]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~20                                ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_read_data[31]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~21                                ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_read_data[31]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~21                                ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_read_data[3]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_mux:rsp_mux|src_data[3]~7                                 ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_read_data[3]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_mux:rsp_mux|src_data[3]~7                                 ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_read_data[4]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_mux:rsp_mux|src_data[4]~9                                 ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_read_data[4]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_mux:rsp_mux|src_data[4]~9                                 ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_read_data[5]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_mux:rsp_mux|src_data[5]~11                                ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_read_data[5]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_mux:rsp_mux|src_data[5]~11                                ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_read_data[6]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_mux:rsp_mux|src_data[6]~13                                ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_read_data[6]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_mux:rsp_mux|src_data[6]~13                                ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_read_data[7]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_mux:rsp_mux|src_data[7]~15                                ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_read_data[7]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_mux:rsp_mux|src_data[7]~15                                ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_read_data[8]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_mux:rsp_mux|src_data[8]~17                                ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_read_data[8]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_mux:rsp_mux|src_data[8]~17                                ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_read_data[9]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_mux:rsp_mux|src_data[9]~19                                ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_read_data[9]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_mux:rsp_mux|src_data[9]~19                                ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_read_enable     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|data_memory_interface:data_memory_interface|bus_read_enable                                              ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_read_enable     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|data_memory_interface:data_memory_interface|bus_read_enable                                              ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_valid           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_mux:rsp_mux|WideOr1                                       ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_valid           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_mux:rsp_mux|WideOr1                                       ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_wait_req        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:riscv_simple_sv_0_data_master_agent|av_waitrequest            ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_wait_req        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:riscv_simple_sv_0_data_master_agent|av_waitrequest            ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_write_data[0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|data_memory_interface:data_memory_interface|ShiftLeft0~0                                                 ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_write_data[0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|data_memory_interface:data_memory_interface|ShiftLeft0~0                                                 ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_write_data[10]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|data_memory_interface:data_memory_interface|ShiftLeft0~1                                                 ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_write_data[10]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|data_memory_interface:data_memory_interface|ShiftLeft0~1                                                 ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_write_data[11]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|data_memory_interface:data_memory_interface|ShiftLeft0~2                                                 ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_write_data[11]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|data_memory_interface:data_memory_interface|ShiftLeft0~2                                                 ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_write_data[12]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|data_memory_interface:data_memory_interface|ShiftLeft0~3                                                 ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_write_data[12]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|data_memory_interface:data_memory_interface|ShiftLeft0~3                                                 ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_write_data[13]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|data_memory_interface:data_memory_interface|ShiftLeft0~4                                                 ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_write_data[13]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|data_memory_interface:data_memory_interface|ShiftLeft0~4                                                 ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_write_data[14]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|data_memory_interface:data_memory_interface|ShiftLeft0~5                                                 ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_write_data[14]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|data_memory_interface:data_memory_interface|ShiftLeft0~5                                                 ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_write_data[15]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|data_memory_interface:data_memory_interface|ShiftLeft0~6                                                 ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_write_data[15]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|data_memory_interface:data_memory_interface|ShiftLeft0~6                                                 ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_write_data[16]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|data_memory_interface:data_memory_interface|ShiftLeft0~7                                                 ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_write_data[16]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|data_memory_interface:data_memory_interface|ShiftLeft0~7                                                 ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_write_data[17]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|data_memory_interface:data_memory_interface|ShiftLeft0~8                                                 ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_write_data[17]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|data_memory_interface:data_memory_interface|ShiftLeft0~8                                                 ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_write_data[18]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|data_memory_interface:data_memory_interface|ShiftLeft0~9                                                 ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_write_data[18]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|data_memory_interface:data_memory_interface|ShiftLeft0~9                                                 ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_write_data[19]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|data_memory_interface:data_memory_interface|ShiftLeft0~10                                                ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_write_data[19]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|data_memory_interface:data_memory_interface|ShiftLeft0~10                                                ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_write_data[1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|data_memory_interface:data_memory_interface|ShiftLeft0~11                                                ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_write_data[1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|data_memory_interface:data_memory_interface|ShiftLeft0~11                                                ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_write_data[20]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|data_memory_interface:data_memory_interface|ShiftLeft0~12                                                ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_write_data[20]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|data_memory_interface:data_memory_interface|ShiftLeft0~12                                                ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_write_data[21]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|data_memory_interface:data_memory_interface|ShiftLeft0~13                                                ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_write_data[21]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|data_memory_interface:data_memory_interface|ShiftLeft0~13                                                ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_write_data[22]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|data_memory_interface:data_memory_interface|ShiftLeft0~14                                                ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_write_data[22]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|data_memory_interface:data_memory_interface|ShiftLeft0~14                                                ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_write_data[23]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|data_memory_interface:data_memory_interface|ShiftLeft0~15                                                ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_write_data[23]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|data_memory_interface:data_memory_interface|ShiftLeft0~15                                                ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_write_data[24]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|data_memory_interface:data_memory_interface|ShiftLeft0~16                                                ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_write_data[24]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|data_memory_interface:data_memory_interface|ShiftLeft0~16                                                ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_write_data[25]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|data_memory_interface:data_memory_interface|ShiftLeft0~17                                                ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_write_data[25]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|data_memory_interface:data_memory_interface|ShiftLeft0~17                                                ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_write_data[26]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|data_memory_interface:data_memory_interface|ShiftLeft0~18                                                ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_write_data[26]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|data_memory_interface:data_memory_interface|ShiftLeft0~18                                                ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_write_data[27]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|data_memory_interface:data_memory_interface|ShiftLeft0~19                                                ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_write_data[27]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|data_memory_interface:data_memory_interface|ShiftLeft0~19                                                ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_write_data[28]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|data_memory_interface:data_memory_interface|ShiftLeft0~20                                                ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_write_data[28]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|data_memory_interface:data_memory_interface|ShiftLeft0~20                                                ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_write_data[29]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|data_memory_interface:data_memory_interface|ShiftLeft0~21                                                ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_write_data[29]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|data_memory_interface:data_memory_interface|ShiftLeft0~21                                                ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_write_data[2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|data_memory_interface:data_memory_interface|ShiftLeft0~22                                                ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_write_data[2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|data_memory_interface:data_memory_interface|ShiftLeft0~22                                                ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_write_data[30]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|data_memory_interface:data_memory_interface|ShiftLeft0~23                                                ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_write_data[30]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|data_memory_interface:data_memory_interface|ShiftLeft0~23                                                ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_write_data[31]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|data_memory_interface:data_memory_interface|ShiftLeft0~24                                                ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_write_data[31]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|data_memory_interface:data_memory_interface|ShiftLeft0~24                                                ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_write_data[3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|data_memory_interface:data_memory_interface|ShiftLeft0~25                                                ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_write_data[3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|data_memory_interface:data_memory_interface|ShiftLeft0~25                                                ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_write_data[4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|data_memory_interface:data_memory_interface|ShiftLeft0~26                                                ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_write_data[4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|data_memory_interface:data_memory_interface|ShiftLeft0~26                                                ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_write_data[5]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|data_memory_interface:data_memory_interface|ShiftLeft0~27                                                ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_write_data[5]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|data_memory_interface:data_memory_interface|ShiftLeft0~27                                                ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_write_data[6]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|data_memory_interface:data_memory_interface|ShiftLeft0~28                                                ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_write_data[6]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|data_memory_interface:data_memory_interface|ShiftLeft0~28                                                ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_write_data[7]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|data_memory_interface:data_memory_interface|ShiftLeft0~29                                                ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_write_data[7]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|data_memory_interface:data_memory_interface|ShiftLeft0~29                                                ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_write_data[8]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|data_memory_interface:data_memory_interface|ShiftLeft0~30                                                ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_write_data[8]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|data_memory_interface:data_memory_interface|ShiftLeft0~30                                                ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_write_data[9]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|data_memory_interface:data_memory_interface|ShiftLeft0~31                                                ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_write_data[9]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|data_memory_interface:data_memory_interface|ShiftLeft0~31                                                ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_write_enable    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|data_memory_interface:data_memory_interface|bus_write_enable                                             ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|bus_write_enable    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|data_memory_interface:data_memory_interface|bus_write_enable                                             ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|clock               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|platform_sys_sdram_pll:sys_sdram_pll|platform_sys_sdram_pll_sys_pll:sys_pll|altera_pll:altera_pll_i|outclk_wire[0]                    ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|clock               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|platform_sys_sdram_pll:sys_sdram_pll|platform_sys_sdram_pll_sys_pll:sys_pll|altera_pll:altera_pll_i|outclk_wire[0]                    ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|inst_data[0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|instruction_cache:instruction_cache_0|core_instruction[0]~134                                                                         ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|inst_data[0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|instruction_cache:instruction_cache_0|core_instruction[0]~134                                                                         ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|inst_data[10]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|instruction_cache:instruction_cache_0|core_instruction[10]~854                                                                        ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|inst_data[10]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|instruction_cache:instruction_cache_0|core_instruction[10]~854                                                                        ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|inst_data[11]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|instruction_cache:instruction_cache_0|core_instruction[11]~855                                                                        ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|inst_data[11]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|instruction_cache:instruction_cache_0|core_instruction[11]~855                                                                        ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|inst_data[12]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|instruction_cache:instruction_cache_0|core_instruction[12]~856                                                                        ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|inst_data[12]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|instruction_cache:instruction_cache_0|core_instruction[12]~856                                                                        ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|inst_data[13]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|instruction_cache:instruction_cache_0|core_instruction[13]~857                                                                        ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|inst_data[13]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|instruction_cache:instruction_cache_0|core_instruction[13]~857                                                                        ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|inst_data[14]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|instruction_cache:instruction_cache_0|core_instruction[14]~858                                                                        ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|inst_data[14]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|instruction_cache:instruction_cache_0|core_instruction[14]~858                                                                        ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|inst_data[15]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|instruction_cache:instruction_cache_0|core_instruction[15]~859                                                                        ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|inst_data[15]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|instruction_cache:instruction_cache_0|core_instruction[15]~859                                                                        ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|inst_data[16]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|instruction_cache:instruction_cache_0|core_instruction[16]~860                                                                        ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|inst_data[16]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|instruction_cache:instruction_cache_0|core_instruction[16]~860                                                                        ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|inst_data[17]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|instruction_cache:instruction_cache_0|core_instruction[17]~861                                                                        ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|inst_data[17]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|instruction_cache:instruction_cache_0|core_instruction[17]~861                                                                        ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|inst_data[18]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|instruction_cache:instruction_cache_0|core_instruction[18]~862                                                                        ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|inst_data[18]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|instruction_cache:instruction_cache_0|core_instruction[18]~862                                                                        ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|inst_data[19]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|instruction_cache:instruction_cache_0|core_instruction[19]~863                                                                        ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|inst_data[19]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|instruction_cache:instruction_cache_0|core_instruction[19]~863                                                                        ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|inst_data[1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|instruction_cache:instruction_cache_0|core_instruction[1]~864                                                                         ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|inst_data[1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|instruction_cache:instruction_cache_0|core_instruction[1]~864                                                                         ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|inst_data[20]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|instruction_cache:instruction_cache_0|core_instruction[20]~865                                                                        ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|inst_data[20]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|instruction_cache:instruction_cache_0|core_instruction[20]~865                                                                        ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|inst_data[21]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|instruction_cache:instruction_cache_0|core_instruction[21]~866                                                                        ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|inst_data[21]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|instruction_cache:instruction_cache_0|core_instruction[21]~866                                                                        ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|inst_data[22]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|instruction_cache:instruction_cache_0|core_instruction[22]~867                                                                        ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|inst_data[22]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|instruction_cache:instruction_cache_0|core_instruction[22]~867                                                                        ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|inst_data[23]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|instruction_cache:instruction_cache_0|core_instruction[23]~868                                                                        ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|inst_data[23]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|instruction_cache:instruction_cache_0|core_instruction[23]~868                                                                        ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|inst_data[24]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|instruction_cache:instruction_cache_0|core_instruction[24]~869                                                                        ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|inst_data[24]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|instruction_cache:instruction_cache_0|core_instruction[24]~869                                                                        ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|inst_data[25]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|instruction_cache:instruction_cache_0|core_instruction[25]~870                                                                        ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|inst_data[25]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|instruction_cache:instruction_cache_0|core_instruction[25]~870                                                                        ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|inst_data[26]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|instruction_cache:instruction_cache_0|core_instruction[26]~871                                                                        ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|inst_data[26]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|instruction_cache:instruction_cache_0|core_instruction[26]~871                                                                        ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|inst_data[27]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|instruction_cache:instruction_cache_0|core_instruction[27]~872                                                                        ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|inst_data[27]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|instruction_cache:instruction_cache_0|core_instruction[27]~872                                                                        ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|inst_data[28]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|instruction_cache:instruction_cache_0|core_instruction[28]~873                                                                        ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|inst_data[28]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|instruction_cache:instruction_cache_0|core_instruction[28]~873                                                                        ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|inst_data[29]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|instruction_cache:instruction_cache_0|core_instruction[29]~874                                                                        ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|inst_data[29]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|instruction_cache:instruction_cache_0|core_instruction[29]~874                                                                        ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|inst_data[2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|instruction_cache:instruction_cache_0|core_instruction[2]~875                                                                         ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|inst_data[2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|instruction_cache:instruction_cache_0|core_instruction[2]~875                                                                         ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|inst_data[30]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|instruction_cache:instruction_cache_0|core_instruction[30]~876                                                                        ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|inst_data[30]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|instruction_cache:instruction_cache_0|core_instruction[30]~876                                                                        ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|inst_data[31]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|instruction_cache:instruction_cache_0|core_instruction[31]~877                                                                        ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|inst_data[31]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|instruction_cache:instruction_cache_0|core_instruction[31]~877                                                                        ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|inst_data[3]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|instruction_cache:instruction_cache_0|core_instruction[3]~271                                                                         ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|inst_data[3]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|instruction_cache:instruction_cache_0|core_instruction[3]~271                                                                         ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|inst_data[4]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|instruction_cache:instruction_cache_0|core_instruction[4]~878                                                                         ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|inst_data[4]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|instruction_cache:instruction_cache_0|core_instruction[4]~878                                                                         ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|inst_data[5]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|instruction_cache:instruction_cache_0|core_instruction[5]~244                                                                         ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|inst_data[5]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|instruction_cache:instruction_cache_0|core_instruction[5]~244                                                                         ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|inst_data[6]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|instruction_cache:instruction_cache_0|core_instruction[6]~879                                                                         ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|inst_data[6]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|instruction_cache:instruction_cache_0|core_instruction[6]~879                                                                         ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|inst_data[7]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|instruction_cache:instruction_cache_0|core_instruction[7]~880                                                                         ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|inst_data[7]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|instruction_cache:instruction_cache_0|core_instruction[7]~880                                                                         ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|inst_data[8]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|instruction_cache:instruction_cache_0|core_instruction[8]~881                                                                         ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|inst_data[8]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|instruction_cache:instruction_cache_0|core_instruction[8]~881                                                                         ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|inst_data[9]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|instruction_cache:instruction_cache_0|core_instruction[9]~882                                                                         ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|inst_data[9]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|instruction_cache:instruction_cache_0|core_instruction[9]~882                                                                         ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|inst_read_enable    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|text_memory_interface:text_memory_interface|has_stored_inst~_wirecell                                    ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|inst_read_enable    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|text_memory_interface:text_memory_interface|has_stored_inst~_wirecell                                    ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|inst_valid          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|instruction_cache:instruction_cache_0|core_inst_valid                                                                                 ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|inst_valid          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|instruction_cache:instruction_cache_0|core_inst_valid                                                                                 ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|inst_wait_req       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:riscv_simple_sv_0_text_master_agent|av_waitrequest~1_wirecell ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|inst_wait_req       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:riscv_simple_sv_0_text_master_agent|av_waitrequest~1_wirecell ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|pc[0]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|register:program_counter|value[0]                              ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|pc[0]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|register:program_counter|value[0]                              ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|pc[10]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|register:program_counter|value[10]                             ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|pc[10]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|register:program_counter|value[10]                             ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|pc[11]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|register:program_counter|value[11]                             ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|pc[11]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|register:program_counter|value[11]                             ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|pc[12]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|register:program_counter|value[12]                             ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|pc[12]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|register:program_counter|value[12]                             ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|pc[13]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|register:program_counter|value[13]                             ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|pc[13]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|register:program_counter|value[13]                             ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|pc[14]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|register:program_counter|value[14]                             ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|pc[14]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|register:program_counter|value[14]                             ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|pc[15]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|register:program_counter|value[15]                             ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|pc[15]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|register:program_counter|value[15]                             ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|pc[16]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|register:program_counter|value[16]                             ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|pc[16]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|register:program_counter|value[16]                             ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|pc[17]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|register:program_counter|value[17]                             ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|pc[17]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|register:program_counter|value[17]                             ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|pc[18]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|register:program_counter|value[18]                             ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|pc[18]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|register:program_counter|value[18]                             ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|pc[19]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|register:program_counter|value[19]                             ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|pc[19]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|register:program_counter|value[19]                             ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|pc[1]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|register:program_counter|value[1]                              ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|pc[1]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|register:program_counter|value[1]                              ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|pc[20]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|register:program_counter|value[20]                             ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|pc[20]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|register:program_counter|value[20]                             ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|pc[21]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|register:program_counter|value[21]                             ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|pc[21]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|register:program_counter|value[21]                             ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|pc[22]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|register:program_counter|value[22]~_wirecell                   ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|pc[22]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|register:program_counter|value[22]~_wirecell                   ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|pc[23]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|register:program_counter|value[23]                             ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|pc[23]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|register:program_counter|value[23]                             ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|pc[24]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|register:program_counter|value[24]                             ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|pc[24]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|register:program_counter|value[24]                             ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|pc[25]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|register:program_counter|value[25]                             ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|pc[25]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|register:program_counter|value[25]                             ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|pc[26]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|register:program_counter|value[26]                             ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|pc[26]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|register:program_counter|value[26]                             ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|pc[27]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|register:program_counter|value[27]                             ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|pc[27]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|register:program_counter|value[27]                             ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|pc[28]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|register:program_counter|value[28]                             ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|pc[28]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|register:program_counter|value[28]                             ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|pc[29]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|register:program_counter|value[29]                             ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|pc[29]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|register:program_counter|value[29]                             ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|pc[2]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|register:program_counter|value[2]                              ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|pc[2]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|register:program_counter|value[2]                              ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|pc[30]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|register:program_counter|value[30]                             ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|pc[30]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|register:program_counter|value[30]                             ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|pc[31]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|register:program_counter|value[31]                             ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|pc[31]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|register:program_counter|value[31]                             ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|pc[3]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|register:program_counter|value[3]                              ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|pc[3]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|register:program_counter|value[3]                              ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|pc[4]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|register:program_counter|value[4]                              ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|pc[4]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|register:program_counter|value[4]                              ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|pc[5]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|register:program_counter|value[5]                              ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|pc[5]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|register:program_counter|value[5]                              ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|pc[6]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|register:program_counter|value[6]                              ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|pc[6]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|register:program_counter|value[6]                              ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|pc[7]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|register:program_counter|value[7]                              ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|pc[7]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|register:program_counter|value[7]                              ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|pc[8]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|register:program_counter|value[8]                              ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|pc[8]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|register:program_counter|value[8]                              ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|pc[9]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|register:program_counter|value[9]                              ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|pc[9]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|register:program_counter|value[9]                              ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|reset               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                 ; N/A     ;
; platform:u0|riscv_core:riscv_simple_sv_0|reset               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                               ; N/A     ;
; auto_signaltap_0|gnd                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                               ; N/A     ;
; auto_signaltap_0|gnd                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                               ; N/A     ;
; auto_signaltap_0|gnd                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                               ; N/A     ;
; auto_signaltap_0|gnd                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                               ; N/A     ;
; auto_signaltap_0|gnd                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                               ; N/A     ;
; auto_signaltap_0|gnd                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                               ; N/A     ;
; auto_signaltap_0|gnd                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                               ; N/A     ;
; auto_signaltap_0|gnd                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                               ; N/A     ;
; auto_signaltap_0|gnd                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                               ; N/A     ;
; auto_signaltap_0|gnd                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                               ; N/A     ;
; auto_signaltap_0|gnd                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                               ; N/A     ;
; auto_signaltap_0|vcc                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                               ; N/A     ;
; auto_signaltap_0|vcc                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                               ; N/A     ;
; auto_signaltap_0|vcc                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                               ; N/A     ;
; auto_signaltap_0|vcc                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                               ; N/A     ;
; auto_signaltap_0|vcc                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                               ; N/A     ;
; auto_signaltap_0|vcc                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                               ; N/A     ;
; auto_signaltap_0|vcc                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                               ; N/A     ;
; auto_signaltap_0|vcc                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                               ; N/A     ;
; auto_signaltap_0|vcc                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                               ; N/A     ;
; auto_signaltap_0|vcc                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                               ; N/A     ;
; auto_signaltap_0|vcc                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                               ; N/A     ;
; auto_signaltap_0|vcc                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                               ; N/A     ;
; auto_signaltap_0|vcc                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                               ; N/A     ;
; auto_signaltap_0|vcc                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                               ; N/A     ;
; auto_signaltap_0|vcc                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                               ; N/A     ;
; auto_signaltap_0|vcc                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                               ; N/A     ;
; auto_signaltap_0|vcc                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                               ; N/A     ;
; auto_signaltap_0|vcc                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                               ; N/A     ;
; auto_signaltap_0|vcc                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                               ; N/A     ;
; auto_signaltap_0|vcc                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                               ; N/A     ;
+--------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Tue Feb  4 01:37:06 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off riscv-test -c riscv-test
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12248): Elaborating Platform Designer system entity "platform.qsys"
Info (12250): 2020.02.04.01:37:12 Progress: Loading riscv-test/platform.qsys
Info (12250): 2020.02.04.01:37:13 Progress: Reading input file
Info (12250): 2020.02.04.01:37:13 Progress: Adding Instruction_Cache_0 [Instruction_Cache 1.0]
Info (12250): 2020.02.04.01:37:13 Progress: Parameterizing module Instruction_Cache_0
Info (12250): 2020.02.04.01:37:13 Progress: Adding jtag_master [altera_jtag_avalon_master 19.1]
Info (12250): 2020.02.04.01:37:13 Progress: Parameterizing module jtag_master
Info (12250): 2020.02.04.01:37:13 Progress: Adding ledr [altera_avalon_pio 19.1]
Info (12250): 2020.02.04.01:37:13 Progress: Parameterizing module ledr
Info (12250): 2020.02.04.01:37:13 Progress: Adding riscv_data [altera_avalon_onchip_memory2 19.1]
Info (12250): 2020.02.04.01:37:13 Progress: Parameterizing module riscv_data
Info (12250): 2020.02.04.01:37:13 Progress: Adding riscv_sdram [altera_avalon_new_sdram_controller 19.1]
Info (12250): 2020.02.04.01:37:13 Progress: Parameterizing module riscv_sdram
Info (12250): 2020.02.04.01:37:13 Progress: Adding riscv_simple_sv_0 [riscv_simple_sv 1.0]
Info (12250): 2020.02.04.01:37:13 Progress: Parameterizing module riscv_simple_sv_0
Info (12250): 2020.02.04.01:37:13 Progress: Adding riscv_text [altera_avalon_onchip_memory2 19.1]
Info (12250): 2020.02.04.01:37:13 Progress: Parameterizing module riscv_text
Info (12250): 2020.02.04.01:37:13 Progress: Adding sw [altera_avalon_pio 19.1]
Info (12250): 2020.02.04.01:37:13 Progress: Parameterizing module sw
Info (12250): 2020.02.04.01:37:13 Progress: Adding sys_sdram_pll [altera_up_avalon_sys_sdram_pll 18.0]
Info (12250): 2020.02.04.01:37:13 Progress: Parameterizing module sys_sdram_pll
Info (12250): 2020.02.04.01:37:13 Progress: Building connections
Info (12250): 2020.02.04.01:37:13 Progress: Parameterizing connections
Info (12250): 2020.02.04.01:37:13 Progress: Validating
Info (12250): 2020.02.04.01:37:15 Progress: Done reading input file
Info (12250): Platform.riscv_sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info (12250): Platform.sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info (12250): Platform.sys_sdram_pll: Refclk Freq: 50.0
Info (12250): Platform: Generating platform "platform" for QUARTUS_SYNTH
Info (12250): Interconnect is inserted between master riscv_simple_sv_0.text_master and slave Instruction_Cache_0.core because they have different value on parameter linewrapBursts.
Info (12250): Instruction_Cache_0: "platform" instantiated Instruction_Cache "Instruction_Cache_0"
Info (12250): Jtag_master: "platform" instantiated altera_jtag_avalon_master "jtag_master"
Info (12250): Ledr: Starting RTL generation for module 'platform_ledr'
Info (12250): Ledr:   Generation command is [exec /home/maciej/intelFPGA_lite/19.1/quartus/linux64/perl/bin/perl -I /home/maciej/intelFPGA_lite/19.1/quartus/sopc_builder/bin/europa -I /home/maciej/intelFPGA_lite/19.1/quartus/sopc_builder/bin -I /home/maciej/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/maciej/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/maciej/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=platform_ledr --dir=/tmp/alt8296_6489450628131950284.dir/0003_ledr_gen/ --quartus_dir=/home/maciej/intelFPGA_lite/19.1/quartus --verilog --config=/tmp/alt8296_6489450628131950284.dir/0003_ledr_gen//platform_ledr_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Ledr: Done RTL generation for module 'platform_ledr'
Info (12250): Ledr: "platform" instantiated altera_avalon_pio "ledr"
Info (12250): Riscv_data: Starting RTL generation for module 'platform_riscv_data'
Info (12250): Riscv_data:   Generation command is [exec /home/maciej/intelFPGA_lite/19.1/quartus/linux64/perl/bin/perl -I /home/maciej/intelFPGA_lite/19.1/quartus/sopc_builder/bin/europa -I /home/maciej/intelFPGA_lite/19.1/quartus/sopc_builder/bin -I /home/maciej/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/maciej/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/maciej/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=platform_riscv_data --dir=/tmp/alt8296_6489450628131950284.dir/0004_riscv_data_gen/ --quartus_dir=/home/maciej/intelFPGA_lite/19.1/quartus --verilog --config=/tmp/alt8296_6489450628131950284.dir/0004_riscv_data_gen//platform_riscv_data_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Riscv_data: Done RTL generation for module 'platform_riscv_data'
Info (12250): Riscv_data: "platform" instantiated altera_avalon_onchip_memory2 "riscv_data"
Info (12250): Riscv_sdram: Starting RTL generation for module 'platform_riscv_sdram'
Info (12250): Riscv_sdram:   Generation command is [exec /home/maciej/intelFPGA_lite/19.1/quartus/linux64/perl/bin/perl -I /home/maciej/intelFPGA_lite/19.1/quartus/sopc_builder/bin/europa -I /home/maciej/intelFPGA_lite/19.1/quartus/sopc_builder/bin -I /home/maciej/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/maciej/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /home/maciej/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=platform_riscv_sdram --dir=/tmp/alt8296_6489450628131950284.dir/0005_riscv_sdram_gen/ --quartus_dir=/home/maciej/intelFPGA_lite/19.1/quartus --verilog --config=/tmp/alt8296_6489450628131950284.dir/0005_riscv_sdram_gen//platform_riscv_sdram_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Riscv_sdram: Done RTL generation for module 'platform_riscv_sdram'
Info (12250): Riscv_sdram: "platform" instantiated altera_avalon_new_sdram_controller "riscv_sdram"
Info (12250): Riscv_simple_sv_0: "platform" instantiated riscv_simple_sv "riscv_simple_sv_0"
Info (12250): Riscv_text: Starting RTL generation for module 'platform_riscv_text'
Info (12250): Riscv_text:   Generation command is [exec /home/maciej/intelFPGA_lite/19.1/quartus/linux64/perl/bin/perl -I /home/maciej/intelFPGA_lite/19.1/quartus/sopc_builder/bin/europa -I /home/maciej/intelFPGA_lite/19.1/quartus/sopc_builder/bin -I /home/maciej/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/maciej/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/maciej/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=platform_riscv_text --dir=/tmp/alt8296_6489450628131950284.dir/0007_riscv_text_gen/ --quartus_dir=/home/maciej/intelFPGA_lite/19.1/quartus --verilog --config=/tmp/alt8296_6489450628131950284.dir/0007_riscv_text_gen//platform_riscv_text_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Riscv_text: Done RTL generation for module 'platform_riscv_text'
Info (12250): Riscv_text: "platform" instantiated altera_avalon_onchip_memory2 "riscv_text"
Info (12250): Sw: Starting RTL generation for module 'platform_sw'
Info (12250): Sw:   Generation command is [exec /home/maciej/intelFPGA_lite/19.1/quartus/linux64/perl/bin/perl -I /home/maciej/intelFPGA_lite/19.1/quartus/sopc_builder/bin/europa -I /home/maciej/intelFPGA_lite/19.1/quartus/sopc_builder/bin -I /home/maciej/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/maciej/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/maciej/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=platform_sw --dir=/tmp/alt8296_6489450628131950284.dir/0008_sw_gen/ --quartus_dir=/home/maciej/intelFPGA_lite/19.1/quartus --verilog --config=/tmp/alt8296_6489450628131950284.dir/0008_sw_gen//platform_sw_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Sw: Done RTL generation for module 'platform_sw'
Info (12250): Sw: "platform" instantiated altera_avalon_pio "sw"
Info (12250): Sys_sdram_pll: "platform" instantiated altera_up_avalon_sys_sdram_pll "sys_sdram_pll"
Info (12250): Avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info (12250): Mm_interconnect_0: "platform" instantiated altera_mm_interconnect "mm_interconnect_0"
Info (12250): Avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info (12250): Mm_interconnect_1: "platform" instantiated altera_mm_interconnect "mm_interconnect_1"
Info (12250): Rst_controller: "platform" instantiated altera_reset_controller "rst_controller"
Info (12250): Jtag_phy_embedded_in_jtag_master: "jtag_master" instantiated altera_jtag_dc_streaming "jtag_phy_embedded_in_jtag_master"
Info (12250): Timing_adt: "jtag_master" instantiated timing_adapter "timing_adt"
Info (12250): Fifo: "jtag_master" instantiated altera_avalon_sc_fifo "fifo"
Info (12250): B2p: "jtag_master" instantiated altera_avalon_st_bytes_to_packets "b2p"
Info (12250): P2b: "jtag_master" instantiated altera_avalon_st_packets_to_bytes "p2b"
Info (12250): Transacto: "jtag_master" instantiated altera_avalon_packets_to_master "transacto"
Info (12250): B2p_adapter: "jtag_master" instantiated channel_adapter "b2p_adapter"
Info (12250): P2b_adapter: "jtag_master" instantiated channel_adapter "p2b_adapter"
Info (12250): Sys_pll: "sys_sdram_pll" instantiated altera_pll "sys_pll"
Info (12250): Reset_from_locked: "sys_sdram_pll" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info (12250): Riscv_simple_sv_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "riscv_simple_sv_0_data_master_translator"
Info (12250): Riscv_sdram_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "riscv_sdram_s1_translator"
Info (12250): Riscv_simple_sv_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "riscv_simple_sv_0_data_master_agent"
Info (12250): Riscv_sdram_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "riscv_sdram_s1_agent"
Info (12250): Router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info (12250): Router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info (12250): Router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info (12250): Router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info (12250): Router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info (12250): Router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info (12250): Router_007: "mm_interconnect_0" instantiated altera_merlin_router "router_007"
Info (12250): Riscv_simple_sv_0_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "riscv_simple_sv_0_data_master_limiter"
Info (12250): Reusing file /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_avalon_sc_fifo.v
Info (12250): Reusing file /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_avalon_st_pipeline_base.v
Info (12250): Riscv_sdram_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "riscv_sdram_s1_burst_adapter"
Info (12250): Reusing file /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_avalon_st_pipeline_stage.sv
Info (12250): Reusing file /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_avalon_st_pipeline_base.v
Info (12250): Cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info (12250): Cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info (12250): Cmd_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info (12250): Cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info (12250): Cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info (12250): Reusing file /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_arbitrator.sv
Info (12250): Cmd_mux_004: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_004"
Info (12250): Reusing file /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info (12250): Rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info (12250): Rsp_demux_004: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_004"
Info (12250): Rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info (12250): Reusing file /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info (12250): Reusing file /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_002"
Info (12250): Reusing file /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_arbitrator.sv
Info (12250): Riscv_simple_sv_0_data_master_to_riscv_sdram_s1_cmd_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "riscv_simple_sv_0_data_master_to_riscv_sdram_s1_cmd_width_adapter"
Info (12250): Reusing file /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_address_alignment.sv
Info (12250): Reusing file /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_burst_uncompressor.sv
Info (12250): Avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info (12250): Avalon_st_adapter_001: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info (12250): Router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info (12250): Router_001: "mm_interconnect_1" instantiated altera_merlin_router "router_001"
Info (12250): Cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info (12250): Cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info (12250): Reusing file /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info (12250): Reusing file /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_arbitrator.sv
Info (12250): Error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info (12250): Error_adapter_0: "avalon_st_adapter_001" instantiated error_adapter "error_adapter_0"
Info (12250): Platform: Done "platform" with 58 modules, 109 files
Info (12249): Finished elaborating Platform Designer system entity "platform.qsys"
Info (12021): Found 1 design units, including 1 entities, in source file riscv-test.v
    Info (12023): Found entity 1: riscv_test File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/riscv-test.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/platform/platform.v
    Info (12023): Found entity 1: platform File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/platform.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/adder.sv
    Info (12023): Found entity 1: adder File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/adder.sv Line: 9
Info (12021): Found 7 design units, including 7 entities, in source file db/ip/platform/submodules/altera_avalon_packets_to_master.v
    Info (12023): Found entity 1: altera_avalon_packets_to_master File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_avalon_packets_to_master.v Line: 22
    Info (12023): Found entity 2: packets_to_fifo File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_avalon_packets_to_master.v Line: 142
    Info (12023): Found entity 3: fifo_buffer_single_clock_fifo File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_avalon_packets_to_master.v Line: 512
    Info (12023): Found entity 4: fifo_buffer_scfifo_with_controls File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_avalon_packets_to_master.v Line: 573
    Info (12023): Found entity 5: fifo_buffer File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_avalon_packets_to_master.v Line: 627
    Info (12023): Found entity 6: fifo_to_packet File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_avalon_packets_to_master.v Line: 697
    Info (12023): Found entity 7: packets_to_master File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_avalon_packets_to_master.v Line: 851
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/altera_avalon_st_bytes_to_packets.v
    Info (12023): Found entity 1: altera_avalon_st_bytes_to_packets File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_avalon_st_bytes_to_packets.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_avalon_st_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/altera_avalon_st_idle_inserter.v
    Info (12023): Found entity 1: altera_avalon_st_idle_inserter File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_avalon_st_idle_inserter.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/altera_avalon_st_idle_remover.v
    Info (12023): Found entity 1: altera_avalon_st_idle_remover File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_avalon_st_idle_remover.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/altera_avalon_st_jtag_interface.v
    Info (12023): Found entity 1: altera_avalon_st_jtag_interface File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_avalon_st_jtag_interface.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/altera_avalon_st_packets_to_bytes.v
    Info (12023): Found entity 1: altera_avalon_st_packets_to_bytes File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_avalon_st_packets_to_bytes.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 3 design units, including 3 entities, in source file db/ip/platform/submodules/altera_jtag_dc_streaming.v
    Info (12023): Found entity 1: altera_jtag_control_signal_crosser File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_jtag_dc_streaming.v Line: 30
    Info (12023): Found entity 2: altera_jtag_src_crosser File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_jtag_dc_streaming.v Line: 72
    Info (12023): Found entity 3: altera_jtag_dc_streaming File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_jtag_dc_streaming.v Line: 135
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/altera_jtag_sld_node.v
    Info (12023): Found entity 1: altera_jtag_sld_node File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_jtag_sld_node.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/altera_jtag_streaming.v
    Info (12023): Found entity 1: altera_jtag_streaming File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_jtag_streaming.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/platform/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/platform/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/platform/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_std_synchronizer_nocut.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/altera_up_avalon_reset_from_locked_signal.v
    Info (12023): Found entity 1: altera_up_avalon_reset_from_locked_signal File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_up_avalon_reset_from_locked_signal.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/alu.sv
    Info (12023): Found entity 1: alu File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/alu.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/alu_control.sv
    Info (12023): Found entity 1: alu_control File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/alu_control.sv Line: 9
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/platform/submodules/config.sv
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/platform/submodules/constants.sv
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/control_transfer.sv
    Info (12023): Found entity 1: control_transfer File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/control_transfer.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/data_memory_interface.sv
    Info (12023): Found entity 1: data_memory_interface File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/data_memory_interface.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/get_data_from_lane.v
    Info (12023): Found entity 1: get_data_from_lane File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/get_data_from_lane.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/get_position_for_new_lane.v
    Info (12023): Found entity 1: get_position_for_new_lane File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/get_position_for_new_lane.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/get_tag_index.v
    Info (12023): Found entity 1: get_tag_index File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/get_tag_index.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/immediate_generator.sv
    Info (12023): Found entity 1: immediate_generator File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/immediate_generator.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/instruction_cache.v
    Info (12023): Found entity 1: instruction_cache File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/instruction_cache_memory.v
    Info (12023): Found entity 1: instruction_cache_memory File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache_memory.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/instruction_decoder.sv
    Info (12023): Found entity 1: instruction_decoder File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_decoder.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/multiplexer.sv
    Info (12023): Found entity 1: multiplexer File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/multiplexer.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/multiplexer2.sv
    Info (12023): Found entity 1: multiplexer2 File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/multiplexer2.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/multiplexer4.sv
    Info (12023): Found entity 1: multiplexer4 File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/multiplexer4.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/multiplexer8.sv
    Info (12023): Found entity 1: multiplexer8 File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/multiplexer8.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_jtag_master.v
    Info (12023): Found entity 1: platform_jtag_master File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_jtag_master.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_jtag_master_b2p_adapter.sv
    Info (12023): Found entity 1: platform_jtag_master_b2p_adapter File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_jtag_master_b2p_adapter.sv Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_jtag_master_p2b_adapter.sv
    Info (12023): Found entity 1: platform_jtag_master_p2b_adapter File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_jtag_master_p2b_adapter.sv Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_jtag_master_timing_adt.sv
    Info (12023): Found entity 1: platform_jtag_master_timing_adt File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_jtag_master_timing_adt.sv Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_ledr.v
    Info (12023): Found entity 1: platform_ledr File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_ledr.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_0.v
    Info (12023): Found entity 1: platform_mm_interconnect_0 File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: platform_mm_interconnect_0_avalon_st_adapter File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_0_avalon_st_adapter_001.v
    Info (12023): Found entity 1: platform_mm_interconnect_0_avalon_st_adapter_001 File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_avalon_st_adapter_001.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv
    Info (12023): Found entity 1: platform_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: platform_mm_interconnect_0_cmd_demux File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: platform_mm_interconnect_0_cmd_demux_001 File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_0_cmd_demux_002.sv
    Info (12023): Found entity 1: platform_mm_interconnect_0_cmd_demux_002 File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_cmd_demux_002.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: platform_mm_interconnect_0_cmd_mux File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_0_cmd_mux_001.sv
    Info (12023): Found entity 1: platform_mm_interconnect_0_cmd_mux_001 File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_cmd_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_0_cmd_mux_004.sv
    Info (12023): Found entity 1: platform_mm_interconnect_0_cmd_mux_004 File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_cmd_mux_004.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: platform_mm_interconnect_0_router_default_decode File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: platform_mm_interconnect_0_router File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: platform_mm_interconnect_0_router_001_default_decode File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: platform_mm_interconnect_0_router_001 File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: platform_mm_interconnect_0_router_002_default_decode File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: platform_mm_interconnect_0_router_002 File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: platform_mm_interconnect_0_router_003_default_decode File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_router_003.sv Line: 45
    Info (12023): Found entity 2: platform_mm_interconnect_0_router_003 File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_router_003.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_0_router_004.sv
    Info (12023): Found entity 1: platform_mm_interconnect_0_router_004_default_decode File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_router_004.sv Line: 45
    Info (12023): Found entity 2: platform_mm_interconnect_0_router_004 File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_router_004.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_0_router_006.sv
    Info (12023): Found entity 1: platform_mm_interconnect_0_router_006_default_decode File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_router_006.sv Line: 45
    Info (12023): Found entity 2: platform_mm_interconnect_0_router_006 File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_router_006.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_0_router_007.sv
    Info (12023): Found entity 1: platform_mm_interconnect_0_router_007_default_decode File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_router_007.sv Line: 45
    Info (12023): Found entity 2: platform_mm_interconnect_0_router_007 File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_router_007.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: platform_mm_interconnect_0_rsp_demux File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_0_rsp_demux_001.sv
    Info (12023): Found entity 1: platform_mm_interconnect_0_rsp_demux_001 File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_rsp_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_0_rsp_demux_004.sv
    Info (12023): Found entity 1: platform_mm_interconnect_0_rsp_demux_004 File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_rsp_demux_004.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: platform_mm_interconnect_0_rsp_mux File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: platform_mm_interconnect_0_rsp_mux_001 File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_0_rsp_mux_002.sv
    Info (12023): Found entity 1: platform_mm_interconnect_0_rsp_mux_002 File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_rsp_mux_002.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_1.v
    Info (12023): Found entity 1: platform_mm_interconnect_1 File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_1.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_1_cmd_demux.sv
    Info (12023): Found entity 1: platform_mm_interconnect_1_cmd_demux File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_1_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_1_cmd_mux.sv
    Info (12023): Found entity 1: platform_mm_interconnect_1_cmd_mux File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_1_cmd_mux.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_1_router.sv
    Info (12023): Found entity 1: platform_mm_interconnect_1_router_default_decode File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_1_router.sv Line: 45
    Info (12023): Found entity 2: platform_mm_interconnect_1_router File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_1_router.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_1_router_001.sv
    Info (12023): Found entity 1: platform_mm_interconnect_1_router_001_default_decode File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_1_router_001.sv Line: 45
    Info (12023): Found entity 2: platform_mm_interconnect_1_router_001 File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_1_router_001.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_1_rsp_mux.sv
    Info (12023): Found entity 1: platform_mm_interconnect_1_rsp_mux File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_1_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_riscv_data.v
    Info (12023): Found entity 1: platform_riscv_data File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_riscv_data.v Line: 21
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/platform/submodules/platform_riscv_sdram.v
    Info (12023): Found entity 1: platform_riscv_sdram_input_efifo_module File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_riscv_sdram.v Line: 21
    Info (12023): Found entity 2: platform_riscv_sdram File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_riscv_sdram.v Line: 159
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_riscv_text.v
    Info (12023): Found entity 1: platform_riscv_text File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_riscv_text.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_sw.v
    Info (12023): Found entity 1: platform_sw File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_sw.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_sys_sdram_pll.v
    Info (12023): Found entity 1: platform_sys_sdram_pll File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_sys_sdram_pll.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_sys_sdram_pll_sys_pll.v
    Info (12023): Found entity 1: platform_sys_sdram_pll_sys_pll File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_sys_sdram_pll_sys_pll.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/regfile.sv
    Info (12023): Found entity 1: regfile File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/regfile.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/register.sv
    Info (12023): Found entity 1: register File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/register.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/riscv_core.sv
    Info (12023): Found entity 1: riscv_core File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/riscv_core.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/singlecycle_control.sv
    Info (12023): Found entity 1: singlecycle_control File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/singlecycle_control.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/singlecycle_ctlpath.sv
    Info (12023): Found entity 1: singlecycle_ctlpath File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/singlecycle_ctlpath.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/singlecycle_datapath.sv
    Info (12023): Found entity 1: singlecycle_datapath File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/singlecycle_datapath.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/text_memory_interface.sv
    Info (12023): Found entity 1: text_memory_interface File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/text_memory_interface.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/update_LRU.v
    Info (12023): Found entity 1: update_LRU File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/update_LRU.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/update_data_lane.v
    Info (12023): Found entity 1: update_data_lane File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/update_data_lane.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/update_tag_lane.v
    Info (12023): Found entity 1: update_tag_lane File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/update_tag_lane.v Line: 7
Warning (10222): Verilog HDL Parameter Declaration warning at instruction_cache.v(40): Parameter Declaration in module "instruction_cache" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v Line: 40
Warning (10222): Verilog HDL Parameter Declaration warning at instruction_cache.v(41): Parameter Declaration in module "instruction_cache" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v Line: 41
Warning (10222): Verilog HDL Parameter Declaration warning at instruction_cache.v(42): Parameter Declaration in module "instruction_cache" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v Line: 42
Warning (10222): Verilog HDL Parameter Declaration warning at instruction_cache.v(43): Parameter Declaration in module "instruction_cache" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v Line: 43
Warning (10222): Verilog HDL Parameter Declaration warning at instruction_cache_memory.v(36): Parameter Declaration in module "instruction_cache_memory" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache_memory.v Line: 36
Warning (10222): Verilog HDL Parameter Declaration warning at get_data_from_lane.v(18): Parameter Declaration in module "get_data_from_lane" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/get_data_from_lane.v Line: 18
Warning (10037): Verilog HDL or VHDL warning at platform_riscv_sdram.v(318): conditional expression evaluates to a constant File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_riscv_sdram.v Line: 318
Warning (10037): Verilog HDL or VHDL warning at platform_riscv_sdram.v(328): conditional expression evaluates to a constant File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_riscv_sdram.v Line: 328
Warning (10037): Verilog HDL or VHDL warning at platform_riscv_sdram.v(338): conditional expression evaluates to a constant File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_riscv_sdram.v Line: 338
Warning (10037): Verilog HDL or VHDL warning at platform_riscv_sdram.v(682): conditional expression evaluates to a constant File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_riscv_sdram.v Line: 682
Info (12127): Elaborating entity "riscv_test" for the top level hierarchy
Warning (10034): Output port "HEX0" at riscv-test.v(28) has no driver File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/riscv-test.v Line: 28
Warning (10034): Output port "HEX1" at riscv-test.v(29) has no driver File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/riscv-test.v Line: 29
Warning (10034): Output port "HEX2" at riscv-test.v(30) has no driver File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/riscv-test.v Line: 30
Warning (10034): Output port "HEX3" at riscv-test.v(31) has no driver File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/riscv-test.v Line: 31
Warning (10034): Output port "HEX4" at riscv-test.v(32) has no driver File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/riscv-test.v Line: 32
Warning (10034): Output port "HEX5" at riscv-test.v(33) has no driver File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/riscv-test.v Line: 33
Info (12128): Elaborating entity "platform" for hierarchy "platform:u0" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/riscv-test.v Line: 78
Info (12128): Elaborating entity "instruction_cache" for hierarchy "platform:u0|instruction_cache:instruction_cache_0" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/platform.v Line: 111
Warning (10240): Verilog HDL Always Construct warning at instruction_cache.v(137): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v Line: 137
Info (12128): Elaborating entity "instruction_cache_memory" for hierarchy "platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v Line: 101
Warning (10036): Verilog HDL or VHDL warning at instruction_cache_memory.v(48): object "offset1" assigned a value but never read File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache_memory.v Line: 48
Warning (10230): Verilog HDL assignment warning at instruction_cache_memory.v(53): truncated value with size 32 to match size of target (4) File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache_memory.v Line: 53
Warning (10230): Verilog HDL assignment warning at instruction_cache_memory.v(93): truncated value with size 32 to match size of target (3) File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache_memory.v Line: 93
Info (12128): Elaborating entity "get_position_for_new_lane" for hierarchy "platform:u0|instruction_cache:instruction_cache_0|get_position_for_new_lane:get_lane_to_replace" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v Line: 169
Warning (10230): Verilog HDL assignment warning at get_position_for_new_lane.v(26): truncated value with size 32 to match size of target (2) File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/get_position_for_new_lane.v Line: 26
Info (12128): Elaborating entity "update_LRU" for hierarchy "platform:u0|instruction_cache:instruction_cache_0|update_LRU:get_new_LRU" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v Line: 172
Warning (10036): Verilog HDL or VHDL warning at update_LRU.v(22): object "nu" assigned a value but never read File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/update_LRU.v Line: 22
Info (12128): Elaborating entity "update_LRU" for hierarchy "platform:u0|instruction_cache:instruction_cache_0|update_LRU:get_new_LRU|update_LRU:l" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/update_LRU.v Line: 26
Info (12128): Elaborating entity "get_tag_index" for hierarchy "platform:u0|instruction_cache:instruction_cache_0|get_tag_index:get_lane_add_and_tag_hit" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v Line: 175
Info (12128): Elaborating entity "get_data_from_lane" for hierarchy "platform:u0|instruction_cache:instruction_cache_0|get_data_from_lane:access_lane" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v Line: 178
Info (12128): Elaborating entity "update_tag_lane" for hierarchy "platform:u0|instruction_cache:instruction_cache_0|update_tag_lane:get_new_tag_lane" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v Line: 181
Info (12128): Elaborating entity "update_data_lane" for hierarchy "platform:u0|instruction_cache:instruction_cache_0|update_data_lane:get_new_data_lane" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v Line: 184
Info (12128): Elaborating entity "platform_jtag_master" for hierarchy "platform:u0|platform_jtag_master:jtag_master" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/platform.v Line: 129
Info (12128): Elaborating entity "altera_avalon_st_jtag_interface" for hierarchy "platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_jtag_master.v Line: 145
Info (12128): Elaborating entity "altera_jtag_sld_node" for hierarchy "platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_avalon_st_jtag_interface.v Line: 101
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_jtag_sld_node.v Line: 105
Info (12130): Elaborated megafunction instantiation "platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_jtag_sld_node.v Line: 105
Info (12133): Instantiated megafunction "platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" with the following parameter: File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_jtag_sld_node.v Line: 105
    Info (12134): Parameter "sld_mfg_id" = "110"
    Info (12134): Parameter "sld_type_id" = "132"
    Info (12134): Parameter "sld_version" = "1"
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "3"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: /home/maciej/intelFPGA_lite/19.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12131): Elaborated megafunction instantiation "platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" File: /home/maciej/intelFPGA_lite/19.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: /home/maciej/intelFPGA_lite/19.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 415
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: /home/maciej/intelFPGA_lite/19.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "altera_jtag_dc_streaming" for hierarchy "platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_avalon_st_jtag_interface.v Line: 143
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_jtag_dc_streaming.v Line: 197
Info (12130): Elaborated megafunction instantiation "platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_jtag_dc_streaming.v Line: 197
Info (12133): Instantiated megafunction "platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" with the following parameter: File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_jtag_dc_streaming.v Line: 197
    Info (12134): Parameter "depth" = "3"
Info (12128): Elaborating entity "altera_jtag_streaming" for hierarchy "platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_jtag_dc_streaming.v Line: 226
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_jtag_streaming.v Line: 231
Info (12130): Elaborated megafunction instantiation "platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_jtag_streaming.v Line: 231
Info (12133): Instantiated megafunction "platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" with the following parameter: File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_jtag_streaming.v Line: 231
    Info (12134): Parameter "depth" = "8"
Info (12128): Elaborating entity "altera_avalon_st_idle_remover" for hierarchy "platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_jtag_streaming.v Line: 547
Info (12128): Elaborating entity "altera_avalon_st_idle_inserter" for hierarchy "platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_jtag_streaming.v Line: 564
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_jtag_dc_streaming.v Line: 246
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_avalon_st_clock_crosser.v Line: 105
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_avalon_st_clock_crosser.v Line: 112
Info (12128): Elaborating entity "altera_avalon_st_pipeline_base" for hierarchy "platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_avalon_st_clock_crosser.v Line: 129
Info (12128): Elaborating entity "altera_jtag_src_crosser" for hierarchy "platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_jtag_dc_streaming.v Line: 259
Info (12128): Elaborating entity "altera_jtag_control_signal_crosser" for hierarchy "platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_jtag_dc_streaming.v Line: 110
Info (12128): Elaborating entity "platform_jtag_master_timing_adt" for hierarchy "platform:u0|platform_jtag_master:jtag_master|platform_jtag_master_timing_adt:timing_adt" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_jtag_master.v Line: 155
Warning (10036): Verilog HDL or VHDL warning at platform_jtag_master_timing_adt.sv(82): object "in_ready" assigned a value but never read File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_jtag_master_timing_adt.sv Line: 82
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "platform:u0|platform_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_jtag_master.v Line: 196
Info (12128): Elaborating entity "altera_avalon_st_bytes_to_packets" for hierarchy "platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_bytes_to_packets:b2p" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_jtag_master.v Line: 213
Info (12128): Elaborating entity "altera_avalon_st_packets_to_bytes" for hierarchy "platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_jtag_master.v Line: 230
Info (12128): Elaborating entity "altera_avalon_packets_to_master" for hierarchy "platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_jtag_master.v Line: 257
Info (12128): Elaborating entity "packets_to_master" for hierarchy "platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_avalon_packets_to_master.v Line: 137
Info (12128): Elaborating entity "platform_jtag_master_b2p_adapter" for hierarchy "platform:u0|platform_jtag_master:jtag_master|platform_jtag_master_b2p_adapter:b2p_adapter" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_jtag_master.v Line: 273
Warning (10036): Verilog HDL or VHDL warning at platform_jtag_master_b2p_adapter.sv(78): object "out_channel" assigned a value but never read File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_jtag_master_b2p_adapter.sv Line: 78
Warning (10230): Verilog HDL assignment warning at platform_jtag_master_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1) File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_jtag_master_b2p_adapter.sv Line: 90
Info (12128): Elaborating entity "platform_jtag_master_p2b_adapter" for hierarchy "platform:u0|platform_jtag_master:jtag_master|platform_jtag_master_p2b_adapter:p2b_adapter" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_jtag_master.v Line: 289
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "platform:u0|platform_jtag_master:jtag_master|altera_reset_controller:rst_controller" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_jtag_master.v Line: 352
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "platform:u0|platform_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "platform:u0|platform_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "platform_ledr" for hierarchy "platform:u0|platform_ledr:ledr" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/platform.v Line: 140
Info (12128): Elaborating entity "platform_riscv_data" for hierarchy "platform:u0|platform_riscv_data:riscv_data" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/platform.v Line: 154
Info (12128): Elaborating entity "altsyncram" for hierarchy "platform:u0|platform_riscv_data:riscv_data|altsyncram:the_altsyncram" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_riscv_data.v Line: 69
Info (12130): Elaborated megafunction instantiation "platform:u0|platform_riscv_data:riscv_data|altsyncram:the_altsyncram" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_riscv_data.v Line: 69
Info (12133): Instantiated megafunction "platform:u0|platform_riscv_data:riscv_data|altsyncram:the_altsyncram" with the following parameter: File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_riscv_data.v Line: 69
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "platform_riscv_data.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "32768"
    Info (12134): Parameter "numwords_a" = "32768"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "15"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cum1.tdf
    Info (12023): Found entity 1: altsyncram_cum1 File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/altsyncram_cum1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_cum1" for hierarchy "platform:u0|platform_riscv_data:riscv_data|altsyncram:the_altsyncram|altsyncram_cum1:auto_generated" File: /home/maciej/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_8la.tdf
    Info (12023): Found entity 1: decode_8la File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/decode_8la.tdf Line: 23
Info (12128): Elaborating entity "decode_8la" for hierarchy "platform:u0|platform_riscv_data:riscv_data|altsyncram:the_altsyncram|altsyncram_cum1:auto_generated|decode_8la:decode3" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/altsyncram_cum1.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_5hb.tdf
    Info (12023): Found entity 1: mux_5hb File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/mux_5hb.tdf Line: 23
Info (12128): Elaborating entity "mux_5hb" for hierarchy "platform:u0|platform_riscv_data:riscv_data|altsyncram:the_altsyncram|altsyncram_cum1:auto_generated|mux_5hb:mux2" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/altsyncram_cum1.tdf Line: 45
Info (12128): Elaborating entity "platform_riscv_sdram" for hierarchy "platform:u0|platform_riscv_sdram:riscv_sdram" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/platform.v Line: 177
Info (12128): Elaborating entity "platform_riscv_sdram_input_efifo_module" for hierarchy "platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_riscv_sdram.v Line: 298
Info (12128): Elaborating entity "riscv_core" for hierarchy "platform:u0|riscv_core:riscv_simple_sv_0" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/platform.v Line: 195
Info (12128): Elaborating entity "singlecycle_datapath" for hierarchy "platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/riscv_core.sv Line: 69
Info (12128): Elaborating entity "adder" for hierarchy "platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|adder:adder_pc_plus_4" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/singlecycle_datapath.sv Line: 66
Info (12128): Elaborating entity "alu" for hierarchy "platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|alu:alu" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/singlecycle_datapath.sv Line: 82
Info (12128): Elaborating entity "multiplexer4" for hierarchy "platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|multiplexer4:mux_next_pc_select" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/singlecycle_datapath.sv Line: 93
Info (12128): Elaborating entity "multiplexer" for hierarchy "platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|multiplexer4:mux_next_pc_select|multiplexer:multiplexer" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/multiplexer4.sv Line: 27
Info (12128): Elaborating entity "multiplexer2" for hierarchy "platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|multiplexer2:mux_operand_a" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/singlecycle_datapath.sv Line: 102
Info (12128): Elaborating entity "multiplexer" for hierarchy "platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|multiplexer2:mux_operand_a|multiplexer:multiplexer" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/multiplexer2.sv Line: 25
Info (12128): Elaborating entity "multiplexer8" for hierarchy "platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|multiplexer8:mux_reg_writeback" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/singlecycle_datapath.sv Line: 126
Info (12128): Elaborating entity "multiplexer" for hierarchy "platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|multiplexer8:mux_reg_writeback|multiplexer:multiplexer" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/multiplexer8.sv Line: 31
Info (12128): Elaborating entity "register" for hierarchy "platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|register:program_counter" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/singlecycle_datapath.sv Line: 137
Info (12128): Elaborating entity "regfile" for hierarchy "platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/singlecycle_datapath.sv Line: 148
Info (12128): Elaborating entity "instruction_decoder" for hierarchy "platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|instruction_decoder:instruction_decoder" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/singlecycle_datapath.sv Line: 158
Info (12128): Elaborating entity "immediate_generator" for hierarchy "platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|immediate_generator:immediate_generator" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/singlecycle_datapath.sv Line: 163
Info (12128): Elaborating entity "singlecycle_ctlpath" for hierarchy "platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_ctlpath:singlecycle_ctlpath" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/riscv_core.sv Line: 88
Info (12128): Elaborating entity "singlecycle_control" for hierarchy "platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_ctlpath:singlecycle_ctlpath|singlecycle_control:singlecycle_control" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/singlecycle_ctlpath.sv Line: 56
Info (12128): Elaborating entity "control_transfer" for hierarchy "platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_ctlpath:singlecycle_ctlpath|control_transfer:control_transfer" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/singlecycle_ctlpath.sv Line: 62
Info (12128): Elaborating entity "alu_control" for hierarchy "platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_ctlpath:singlecycle_ctlpath|alu_control:alu_control" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/singlecycle_ctlpath.sv Line: 69
Info (12128): Elaborating entity "data_memory_interface" for hierarchy "platform:u0|riscv_core:riscv_simple_sv_0|data_memory_interface:data_memory_interface" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/riscv_core.sv Line: 110
Info (12128): Elaborating entity "text_memory_interface" for hierarchy "platform:u0|riscv_core:riscv_simple_sv_0|text_memory_interface:text_memory_interface" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/riscv_core.sv Line: 122
Info (12128): Elaborating entity "platform_riscv_text" for hierarchy "platform:u0|platform_riscv_text:riscv_text" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/platform.v Line: 209
Info (12128): Elaborating entity "altsyncram" for hierarchy "platform:u0|platform_riscv_text:riscv_text|altsyncram:the_altsyncram" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_riscv_text.v Line: 69
Info (12130): Elaborated megafunction instantiation "platform:u0|platform_riscv_text:riscv_text|altsyncram:the_altsyncram" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_riscv_text.v Line: 69
Info (12133): Instantiated megafunction "platform:u0|platform_riscv_text:riscv_text|altsyncram:the_altsyncram" with the following parameter: File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_riscv_text.v Line: 69
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "platform_riscv_text.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "16384"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "14"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_evm1.tdf
    Info (12023): Found entity 1: altsyncram_evm1 File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/altsyncram_evm1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_evm1" for hierarchy "platform:u0|platform_riscv_text:riscv_text|altsyncram:the_altsyncram|altsyncram_evm1:auto_generated" File: /home/maciej/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_5la.tdf
    Info (12023): Found entity 1: decode_5la File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/decode_5la.tdf Line: 23
Info (12128): Elaborating entity "decode_5la" for hierarchy "platform:u0|platform_riscv_text:riscv_text|altsyncram:the_altsyncram|altsyncram_evm1:auto_generated|decode_5la:decode3" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/altsyncram_evm1.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_2hb.tdf
    Info (12023): Found entity 1: mux_2hb File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/mux_2hb.tdf Line: 23
Info (12128): Elaborating entity "mux_2hb" for hierarchy "platform:u0|platform_riscv_text:riscv_text|altsyncram:the_altsyncram|altsyncram_evm1:auto_generated|mux_2hb:mux2" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/altsyncram_evm1.tdf Line: 45
Info (12128): Elaborating entity "platform_sw" for hierarchy "platform:u0|platform_sw:sw" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/platform.v Line: 217
Info (12128): Elaborating entity "platform_sys_sdram_pll" for hierarchy "platform:u0|platform_sys_sdram_pll:sys_sdram_pll" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/platform.v Line: 225
Info (12128): Elaborating entity "platform_sys_sdram_pll_sys_pll" for hierarchy "platform:u0|platform_sys_sdram_pll:sys_sdram_pll|platform_sys_sdram_pll_sys_pll:sys_pll" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_sys_sdram_pll.v Line: 25
Info (12128): Elaborating entity "altera_pll" for hierarchy "platform:u0|platform_sys_sdram_pll:sys_sdram_pll|platform_sys_sdram_pll_sys_pll:sys_pll|altera_pll:altera_pll_i" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_sys_sdram_pll_sys_pll.v Line: 88
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "platform:u0|platform_sys_sdram_pll:sys_sdram_pll|platform_sys_sdram_pll_sys_pll:sys_pll|altera_pll:altera_pll_i" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_sys_sdram_pll_sys_pll.v Line: 88
Info (12133): Instantiated megafunction "platform:u0|platform_sys_sdram_pll:sys_sdram_pll|platform_sys_sdram_pll_sys_pll:sys_pll|altera_pll:altera_pll_i" with the following parameter: File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_sys_sdram_pll_sys_pll.v Line: 88
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "2"
    Info (12134): Parameter "output_clock_frequency0" = "50.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "50.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "-3000 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "altera_up_avalon_reset_from_locked_signal" for hierarchy "platform:u0|platform_sys_sdram_pll:sys_sdram_pll|altera_up_avalon_reset_from_locked_signal:reset_from_locked" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_sys_sdram_pll.v Line: 30
Info (12128): Elaborating entity "platform_mm_interconnect_0" for hierarchy "platform:u0|platform_mm_interconnect_0:mm_interconnect_0" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/platform.v Line: 284
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:riscv_simple_sv_0_data_master_translator" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0.v Line: 619
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:instruction_cache_0_memory_translator" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0.v Line: 739
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:riscv_sdram_s1_translator" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0.v Line: 803
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledr_s1_translator" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0.v Line: 867
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:riscv_text_s1_translator" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0.v Line: 995
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:riscv_data_s1_translator" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0.v Line: 1059
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:riscv_simple_sv_0_data_master_agent" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0.v Line: 1140
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:jtag_master_master_agent" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0.v Line: 1221
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:instruction_cache_0_memory_agent" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0.v Line: 1302
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:riscv_sdram_s1_agent" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0.v Line: 1386
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:riscv_sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0.v Line: 1427
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rdata_fifo" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0.v Line: 1468
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ledr_s1_agent" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0.v Line: 1552
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ledr_s1_agent|altera_merlin_burst_uncompressor:uncompressor" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0.v Line: 1593
Info (12128): Elaborating entity "platform_mm_interconnect_0_router" for hierarchy "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router:router" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0.v Line: 1984
Info (12128): Elaborating entity "platform_mm_interconnect_0_router_default_decode" for hierarchy "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router:router|platform_mm_interconnect_0_router_default_decode:the_default_decode" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_router.sv Line: 186
Info (12128): Elaborating entity "platform_mm_interconnect_0_router_001" for hierarchy "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router_001:router_001" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0.v Line: 2000
Info (12128): Elaborating entity "platform_mm_interconnect_0_router_001_default_decode" for hierarchy "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router_001:router_001|platform_mm_interconnect_0_router_001_default_decode:the_default_decode" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_router_001.sv Line: 188
Info (12128): Elaborating entity "platform_mm_interconnect_0_router_002" for hierarchy "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router_002:router_002" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0.v Line: 2016
Info (12128): Elaborating entity "platform_mm_interconnect_0_router_002_default_decode" for hierarchy "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router_002:router_002|platform_mm_interconnect_0_router_002_default_decode:the_default_decode" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_router_002.sv Line: 174
Info (12128): Elaborating entity "platform_mm_interconnect_0_router_003" for hierarchy "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router_003:router_003" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0.v Line: 2032
Info (12128): Elaborating entity "platform_mm_interconnect_0_router_003_default_decode" for hierarchy "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router_003:router_003|platform_mm_interconnect_0_router_003_default_decode:the_default_decode" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_router_003.sv Line: 173
Info (12128): Elaborating entity "platform_mm_interconnect_0_router_004" for hierarchy "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router_004:router_004" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0.v Line: 2048
Info (12128): Elaborating entity "platform_mm_interconnect_0_router_004_default_decode" for hierarchy "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router_004:router_004|platform_mm_interconnect_0_router_004_default_decode:the_default_decode" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_router_004.sv Line: 173
Info (12128): Elaborating entity "platform_mm_interconnect_0_router_006" for hierarchy "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router_006:router_006" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0.v Line: 2080
Info (12128): Elaborating entity "platform_mm_interconnect_0_router_006_default_decode" for hierarchy "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router_006:router_006|platform_mm_interconnect_0_router_006_default_decode:the_default_decode" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_router_006.sv Line: 178
Info (12128): Elaborating entity "platform_mm_interconnect_0_router_007" for hierarchy "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router_007:router_007" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0.v Line: 2096
Info (12128): Elaborating entity "platform_mm_interconnect_0_router_007_default_decode" for hierarchy "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router_007:router_007|platform_mm_interconnect_0_router_007_default_decode:the_default_decode" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_router_007.sv Line: 173
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:riscv_simple_sv_0_data_master_limiter" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0.v Line: 2146
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_sdram_s1_burst_adapter" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0.v Line: 2246
Info (12128): Elaborating entity "altera_merlin_burst_adapter_uncompressed_only" for hierarchy "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_sdram_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_burst_adapter.sv Line: 126
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0.v Line: 2296
Info (12128): Elaborating entity "altera_merlin_burst_adapter_13_1" for hierarchy "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_burst_adapter.sv Line: 181
Warning (10230): Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(790): truncated value with size 7 to match size of target (1) File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_burst_adapter_13_1.sv Line: 790
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_burst_adapter_13_1.sv Line: 778
Info (12128): Elaborating entity "altera_merlin_burst_adapter_burstwrap_increment" for hierarchy "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_burst_adapter_13_1.sv Line: 979
Info (12128): Elaborating entity "altera_merlin_burst_adapter_min" for hierarchy "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_burst_adapter_13_1.sv Line: 1004
Info (12128): Elaborating entity "altera_merlin_burst_adapter_subtractor" for hierarchy "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_burst_adapter_13_1.sv Line: 157
Info (12128): Elaborating entity "altera_merlin_burst_adapter_adder" for hierarchy "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_burst_adapter_13_1.sv Line: 88
Info (12128): Elaborating entity "platform_mm_interconnect_0_cmd_demux" for hierarchy "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_demux:cmd_demux" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0.v Line: 2325
Info (12128): Elaborating entity "platform_mm_interconnect_0_cmd_demux_001" for hierarchy "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0.v Line: 2366
Info (12128): Elaborating entity "platform_mm_interconnect_0_cmd_demux_002" for hierarchy "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_demux_002:cmd_demux_002" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0.v Line: 2383
Info (12128): Elaborating entity "platform_mm_interconnect_0_cmd_mux" for hierarchy "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux:cmd_mux" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0.v Line: 2406
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_cmd_mux.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "platform_mm_interconnect_0_cmd_mux_001" for hierarchy "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux_001:cmd_mux_001" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0.v Line: 2429
Info (12128): Elaborating entity "platform_mm_interconnect_0_cmd_mux_004" for hierarchy "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux_004:cmd_mux_004" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0.v Line: 2492
Info (12128): Elaborating entity "platform_mm_interconnect_0_rsp_demux" for hierarchy "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_demux:rsp_demux" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0.v Line: 2515
Info (12128): Elaborating entity "platform_mm_interconnect_0_rsp_demux_001" for hierarchy "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_demux_001:rsp_demux_001" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0.v Line: 2538
Info (12128): Elaborating entity "platform_mm_interconnect_0_rsp_demux_004" for hierarchy "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_demux_004:rsp_demux_004" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0.v Line: 2601
Info (12128): Elaborating entity "platform_mm_interconnect_0_rsp_mux" for hierarchy "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_mux:rsp_mux" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0.v Line: 2630
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_rsp_mux.sv Line: 326
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "platform_mm_interconnect_0_rsp_mux_001" for hierarchy "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0.v Line: 2671
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_rsp_mux_001.sv Line: 358
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "platform_mm_interconnect_0_rsp_mux_002" for hierarchy "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_mux_002:rsp_mux_002" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0.v Line: 2688
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_simple_sv_0_data_master_to_riscv_sdram_s1_cmd_width_adapter" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0.v Line: 2754
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_cache_0_memory_to_riscv_text_s1_cmd_width_adapter" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0.v Line: 2886
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_sdram_s1_to_riscv_simple_sv_0_data_master_rsp_width_adapter" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0.v Line: 2952
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_width_adapter.sv Line: 283
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_width_adapter.sv Line: 742
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_width_adapter.sv Line: 743
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_text_s1_to_instruction_cache_0_memory_rsp_width_adapter" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0.v Line: 3084
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_width_adapter.sv Line: 283
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_width_adapter.sv Line: 742
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_width_adapter.sv Line: 743
Info (12128): Elaborating entity "platform_mm_interconnect_0_avalon_st_adapter" for hierarchy "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0.v Line: 3113
Info (12128): Elaborating entity "platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "platform_mm_interconnect_0_avalon_st_adapter_001" for hierarchy "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0.v Line: 3142
Info (12128): Elaborating entity "platform_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" for hierarchy "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001|platform_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_avalon_st_adapter_001.v Line: 200
Info (12128): Elaborating entity "platform_mm_interconnect_1" for hierarchy "platform:u0|platform_mm_interconnect_1:mm_interconnect_1" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/platform.v Line: 300
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "platform:u0|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:riscv_simple_sv_0_text_master_translator" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_1.v Line: 169
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "platform:u0|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:instruction_cache_0_core_translator" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_1.v Line: 233
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "platform:u0|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:riscv_simple_sv_0_text_master_agent" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_1.v Line: 314
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "platform:u0|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:instruction_cache_0_core_agent" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_1.v Line: 398
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "platform:u0|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:instruction_cache_0_core_agent|altera_merlin_burst_uncompressor:uncompressor" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "platform:u0|platform_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:instruction_cache_0_core_agent_rsp_fifo" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_1.v Line: 439
Info (12128): Elaborating entity "platform_mm_interconnect_1_router" for hierarchy "platform:u0|platform_mm_interconnect_1:mm_interconnect_1|platform_mm_interconnect_1_router:router" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_1.v Line: 455
Info (12128): Elaborating entity "platform_mm_interconnect_1_router_default_decode" for hierarchy "platform:u0|platform_mm_interconnect_1:mm_interconnect_1|platform_mm_interconnect_1_router:router|platform_mm_interconnect_1_router_default_decode:the_default_decode" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_1_router.sv Line: 179
Info (12128): Elaborating entity "platform_mm_interconnect_1_router_001" for hierarchy "platform:u0|platform_mm_interconnect_1:mm_interconnect_1|platform_mm_interconnect_1_router_001:router_001" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_1.v Line: 471
Info (12128): Elaborating entity "platform_mm_interconnect_1_router_001_default_decode" for hierarchy "platform:u0|platform_mm_interconnect_1:mm_interconnect_1|platform_mm_interconnect_1_router_001:router_001|platform_mm_interconnect_1_router_001_default_decode:the_default_decode" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_1_router_001.sv Line: 178
Info (12128): Elaborating entity "platform_mm_interconnect_1_cmd_demux" for hierarchy "platform:u0|platform_mm_interconnect_1:mm_interconnect_1|platform_mm_interconnect_1_cmd_demux:cmd_demux" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_1.v Line: 488
Info (12128): Elaborating entity "platform_mm_interconnect_1_cmd_mux" for hierarchy "platform:u0|platform_mm_interconnect_1:mm_interconnect_1|platform_mm_interconnect_1_cmd_mux:cmd_mux" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_1.v Line: 505
Info (12128): Elaborating entity "platform_mm_interconnect_1_rsp_mux" for hierarchy "platform:u0|platform_mm_interconnect_1:mm_interconnect_1|platform_mm_interconnect_1_rsp_mux:rsp_mux" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_1.v Line: 539
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "platform:u0|altera_reset_controller:rst_controller_001" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/platform.v Line: 426
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_se84.tdf
    Info (12023): Found entity 1: altsyncram_se84 File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/altsyncram_se84.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_elc.tdf
    Info (12023): Found entity 1: mux_elc File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/mux_elc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/decode_vnf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_pai.tdf
    Info (12023): Found entity 1: cntr_pai File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/cntr_pai.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_g9c.tdf
    Info (12023): Found entity 1: cmpr_g9c File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/cmpr_g9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4vi.tdf
    Info (12023): Found entity 1: cntr_4vi File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/cntr_4vi.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf
    Info (12023): Found entity 1: cntr_09i File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/cntr_09i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf
    Info (12023): Found entity 1: cmpr_c9c File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/cmpr_c9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/cntr_kri.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/cmpr_99c.tdf Line: 23
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2020.02.04.01:37:32 Progress: Loading sld4d198435/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4d198435/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/sld4d198435/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4d198435/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/sld4d198435/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4d198435/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/sld4d198435/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4d198435/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/sld4d198435/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld4d198435/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/sld4d198435/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/sld4d198435/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4d198435/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/sld4d198435/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (276020): Inferred RAM node "platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "platform:u0|instruction_cache:instruction_cache_0|LRU_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register" is uninferred due to asynchronous read logic File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/regfile.sv Line: 21
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/riscv-test.ram0_regfile_4c9f4da2.hdl.mif" contains "don't care" values -- overwriting them with 0s
Info (19000): Inferred 5 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rdata_fifo|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "platform:u0|platform_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 80
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 80
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 2048
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 2048
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "platform:u0|instruction_cache:instruction_cache_0|LRU_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 3
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 3
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "platform:u0|instruction_cache:instruction_cache_0|altsyncram:MEM_T_rtl_0"
Info (12133): Instantiated megafunction "platform:u0|instruction_cache:instruction_cache_0|altsyncram:MEM_T_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "80"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "64"
    Info (12134): Parameter "WIDTH_B" = "80"
    Info (12134): Parameter "WIDTHAD_B" = "6"
    Info (12134): Parameter "NUMWORDS_B" = "64"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf
    Info (12023): Found entity 1: altsyncram_nio1 File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/altsyncram_nio1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "platform:u0|instruction_cache:instruction_cache_0|altsyncram:MEM_rtl_0"
Info (12133): Instantiated megafunction "platform:u0|instruction_cache:instruction_cache_0|altsyncram:MEM_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "2048"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "64"
    Info (12134): Parameter "WIDTH_B" = "2048"
    Info (12134): Parameter "WIDTHAD_B" = "6"
    Info (12134): Parameter "NUMWORDS_B" = "64"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3po1.tdf
    Info (12023): Found entity 1: altsyncram_3po1 File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/altsyncram_3po1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "platform:u0|instruction_cache:instruction_cache_0|altsyncram:LRU_rtl_0"
Info (12133): Instantiated megafunction "platform:u0|instruction_cache:instruction_cache_0|altsyncram:LRU_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "3"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "64"
    Info (12134): Parameter "WIDTH_B" = "3"
    Info (12134): Parameter "WIDTHAD_B" = "6"
    Info (12134): Parameter "NUMWORDS_B" = "64"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dfo1.tdf
    Info (12023): Found entity 1: altsyncram_dfo1 File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/altsyncram_dfo1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "3"
    Info (12134): Parameter "NUMWORDS_A" = "8"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "3"
    Info (12134): Parameter "NUMWORDS_B" = "8"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_40n1.tdf
    Info (12023): Found entity 1: altsyncram_40n1 File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/altsyncram_40n1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "platform:u0|platform_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "platform:u0|platform_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "64"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "6"
    Info (12134): Parameter "NUMWORDS_B" = "64"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_g0n1.tdf
    Info (12023): Found entity 1: altsyncram_g0n1 File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/altsyncram_g0n1.tdf Line: 28
Warning (12241): 6 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/riscv-test.v Line: 18
    Warning (13410): Pin "HEX0[0]" is stuck at GND File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/riscv-test.v Line: 28
    Warning (13410): Pin "HEX0[1]" is stuck at GND File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/riscv-test.v Line: 28
    Warning (13410): Pin "HEX0[2]" is stuck at GND File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/riscv-test.v Line: 28
    Warning (13410): Pin "HEX0[3]" is stuck at GND File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/riscv-test.v Line: 28
    Warning (13410): Pin "HEX0[4]" is stuck at GND File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/riscv-test.v Line: 28
    Warning (13410): Pin "HEX0[5]" is stuck at GND File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/riscv-test.v Line: 28
    Warning (13410): Pin "HEX0[6]" is stuck at GND File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/riscv-test.v Line: 28
    Warning (13410): Pin "HEX1[0]" is stuck at GND File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/riscv-test.v Line: 29
    Warning (13410): Pin "HEX1[1]" is stuck at GND File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/riscv-test.v Line: 29
    Warning (13410): Pin "HEX1[2]" is stuck at GND File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/riscv-test.v Line: 29
    Warning (13410): Pin "HEX1[3]" is stuck at GND File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/riscv-test.v Line: 29
    Warning (13410): Pin "HEX1[4]" is stuck at GND File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/riscv-test.v Line: 29
    Warning (13410): Pin "HEX1[5]" is stuck at GND File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/riscv-test.v Line: 29
    Warning (13410): Pin "HEX1[6]" is stuck at GND File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/riscv-test.v Line: 29
    Warning (13410): Pin "HEX2[0]" is stuck at GND File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/riscv-test.v Line: 30
    Warning (13410): Pin "HEX2[1]" is stuck at GND File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/riscv-test.v Line: 30
    Warning (13410): Pin "HEX2[2]" is stuck at GND File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/riscv-test.v Line: 30
    Warning (13410): Pin "HEX2[3]" is stuck at GND File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/riscv-test.v Line: 30
    Warning (13410): Pin "HEX2[4]" is stuck at GND File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/riscv-test.v Line: 30
    Warning (13410): Pin "HEX2[5]" is stuck at GND File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/riscv-test.v Line: 30
    Warning (13410): Pin "HEX2[6]" is stuck at GND File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/riscv-test.v Line: 30
    Warning (13410): Pin "HEX3[0]" is stuck at GND File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/riscv-test.v Line: 31
    Warning (13410): Pin "HEX3[1]" is stuck at GND File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/riscv-test.v Line: 31
    Warning (13410): Pin "HEX3[2]" is stuck at GND File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/riscv-test.v Line: 31
    Warning (13410): Pin "HEX3[3]" is stuck at GND File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/riscv-test.v Line: 31
    Warning (13410): Pin "HEX3[4]" is stuck at GND File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/riscv-test.v Line: 31
    Warning (13410): Pin "HEX3[5]" is stuck at GND File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/riscv-test.v Line: 31
    Warning (13410): Pin "HEX3[6]" is stuck at GND File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/riscv-test.v Line: 31
    Warning (13410): Pin "HEX4[0]" is stuck at GND File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/riscv-test.v Line: 32
    Warning (13410): Pin "HEX4[1]" is stuck at GND File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/riscv-test.v Line: 32
    Warning (13410): Pin "HEX4[2]" is stuck at GND File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/riscv-test.v Line: 32
    Warning (13410): Pin "HEX4[3]" is stuck at GND File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/riscv-test.v Line: 32
    Warning (13410): Pin "HEX4[4]" is stuck at GND File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/riscv-test.v Line: 32
    Warning (13410): Pin "HEX4[5]" is stuck at GND File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/riscv-test.v Line: 32
    Warning (13410): Pin "HEX4[6]" is stuck at GND File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/riscv-test.v Line: 32
    Warning (13410): Pin "HEX5[0]" is stuck at GND File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/riscv-test.v Line: 33
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/riscv-test.v Line: 33
    Warning (13410): Pin "HEX5[2]" is stuck at GND File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/riscv-test.v Line: 33
    Warning (13410): Pin "HEX5[3]" is stuck at GND File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/riscv-test.v Line: 33
    Warning (13410): Pin "HEX5[4]" is stuck at GND File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/riscv-test.v Line: 33
    Warning (13410): Pin "HEX5[5]" is stuck at GND File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/riscv-test.v Line: 33
    Warning (13410): Pin "HEX5[6]" is stuck at GND File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/riscv-test.v Line: 33
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 529 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file /home/maciej/Pulpit/FPGA/Projekt/riscv-test/riscv-test.map.smsg
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 379 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 17 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 6 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK2_50" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/riscv-test.v Line: 9
    Warning (15610): No output dependent on input pin "CLOCK3_50" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/riscv-test.v Line: 10
    Warning (15610): No output dependent on input pin "CLOCK4_50" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/riscv-test.v Line: 11
    Warning (15610): No output dependent on input pin "KEY[1]" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/riscv-test.v Line: 36
    Warning (15610): No output dependent on input pin "KEY[2]" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/riscv-test.v Line: 36
    Warning (15610): No output dependent on input pin "KEY[3]" File: /home/maciej/Pulpit/FPGA/Projekt/riscv-test/riscv-test.v Line: 36
Info (21057): Implemented 23183 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 21 input pins
    Info (21059): Implemented 76 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 20547 logic cells
    Info (21064): Implemented 2520 RAM segments
    Info (21065): Implemented 2 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 89 warnings
    Info: Peak virtual memory: 1431 megabytes
    Info: Processing ended: Tue Feb  4 01:38:17 2020
    Info: Elapsed time: 00:01:11
    Info: Total CPU time (on all processors): 00:02:13


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/maciej/Pulpit/FPGA/Projekt/riscv-test/riscv-test.map.smsg.


