vcom
vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/func/counter.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1_3 Compiler 2020.04 Apr 27 2020
# Start time: 02:39:38 on Dec 24,2020
# vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/func/counter.v 
# -- Compiling module counterfunc
# ** Error: /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/func/counter.v(19): (vlog-13114) Timing control in function is illegal.
# End time: 02:39:38 on Dec 24,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/func/counter_test.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1_3 Compiler 2020.04 Apr 27 2020
# Start time: 02:39:38 on Dec 24,2020
# vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/func/counter_test.v 
# -- Compiling module counter_test
# 
# Top level modules:
# 	counter_test
# End time: 02:39:38 on Dec 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.counter_test
# vsim work.counter_test 
# Start time: 02:40:43 on Dec 24,2020
# Loading work.counter_test
# Loading work.counter
run -all
# At time 20 rst=0 load=1 enab=1 cnt_in=10101 cnt_out=10101
# At time 30 rst=0 load=1 enab=1 cnt_in=01010 cnt_out=01010
# At time 40 rst=0 load=1 enab=1 cnt_in=11111 cnt_out=11111
# At time 50 rst=1 load=1 enab=1 cnt_in=11111 cnt_out=00000
# At time 60 rst=0 load=1 enab=1 cnt_in=11111 cnt_out=11111
# At time 70 rst=0 load=0 enab=1 cnt_in=11111 cnt_out=00000
# TEST PASSED
# ** Note: $finish    : /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/func/counter_test.v(51)
#    Time: 70 ps  Iteration: 1  Instance: /counter_test
# 1
# Break in Module counter_test at /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/func/counter_test.v line 51
quit -sim
# End time: 02:41:06 on Dec 24,2020, Elapsed time: 0:00:23
# Errors: 0, Warnings: 0
vcom
vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/func/counter.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1_3 Compiler 2020.04 Apr 27 2020
# Start time: 02:41:32 on Dec 24,2020
# vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/func/counter.v 
# -- Compiling module counterfunc
# ** Error: /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/func/counter.v(19): (vlog-13114) Timing control in function is illegal.
# End time: 02:41:32 on Dec 24,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/func/counter_test.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1_3 Compiler 2020.04 Apr 27 2020
# Start time: 02:41:32 on Dec 24,2020
# vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/func/counter_test.v 
# -- Compiling module counter_test
# 
# Top level modules:
# 	counter_test
# End time: 02:41:32 on Dec 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom
vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/func/counter.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1_3 Compiler 2020.04 Apr 27 2020
# Start time: 02:42:17 on Dec 24,2020
# vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/func/counter.v 
# -- Compiling module counterfunc
# 
# Top level modules:
# 	counterfunc
# End time: 02:42:17 on Dec 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/func/counter_test.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1_3 Compiler 2020.04 Apr 27 2020
# Start time: 02:42:17 on Dec 24,2020
# vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/func/counter_test.v 
# -- Compiling module counter_test
# 
# Top level modules:
# 	counter_test
# End time: 02:42:17 on Dec 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.counter_test
# vsim work.counter_test 
# Start time: 02:42:39 on Dec 24,2020
# Loading work.counter_test
# Loading work.counter
run -all
# At time 20 rst=0 load=1 enab=1 cnt_in=10101 cnt_out=10101
# At time 30 rst=0 load=1 enab=1 cnt_in=01010 cnt_out=01010
# At time 40 rst=0 load=1 enab=1 cnt_in=11111 cnt_out=11111
# At time 50 rst=1 load=1 enab=1 cnt_in=11111 cnt_out=00000
# At time 60 rst=0 load=1 enab=1 cnt_in=11111 cnt_out=11111
# At time 70 rst=0 load=0 enab=1 cnt_in=11111 cnt_out=00000
# TEST PASSED
# ** Note: $finish    : /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/func/counter_test.v(51)
#    Time: 70 ps  Iteration: 1  Instance: /counter_test
# 1
# Break in Module counter_test at /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/func/counter_test.v line 51
vcom
vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/func/counter.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1_3 Compiler 2020.04 Apr 27 2020
# Start time: 02:44:01 on Dec 24,2020
# vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/func/counter.v 
# -- Compiling module counterfunc
# 
# Top level modules:
# 	counterfunc
# End time: 02:44:01 on Dec 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/func/counter_test.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1_3 Compiler 2020.04 Apr 27 2020
# Start time: 02:44:01 on Dec 24,2020
# vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/func/counter_test.v 
# -- Compiling module counter_test
# 
# Top level modules:
# 	counter_test
# End time: 02:44:01 on Dec 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
quit -sim
# End time: 02:44:07 on Dec 24,2020, Elapsed time: 0:01:28
# Errors: 0, Warnings: 0
vcom
vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/func/counter.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1_3 Compiler 2020.04 Apr 27 2020
# Start time: 02:45:11 on Dec 24,2020
# vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/func/counter.v 
# -- Compiling module counterfunc
# 
# Top level modules:
# 	counterfunc
# End time: 02:45:11 on Dec 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/func/counter_test.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1_3 Compiler 2020.04 Apr 27 2020
# Start time: 02:45:11 on Dec 24,2020
# vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/func/counter_test.v 
# -- Compiling module counterfunc_test
# 
# Top level modules:
# 	counterfunc_test
# End time: 02:45:11 on Dec 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.counterfunc_test
# vsim work.counterfunc_test 
# Start time: 02:45:15 on Dec 24,2020
# Loading work.counterfunc_test
# Loading work.counterfunc
run -all
# At time 20 rst=0 load=1 enab=1 cnt_in=10101 cnt_out=10101
# At time 30 rst=0 load=1 enab=1 cnt_in=01010 cnt_out=01010
# At time 40 rst=0 load=1 enab=1 cnt_in=11111 cnt_out=11111
# At time 50 rst=1 load=1 enab=1 cnt_in=11111 cnt_out=00000
# At time 60 rst=0 load=1 enab=1 cnt_in=11111 cnt_out=11111
# At time 70 rst=0 load=0 enab=1 cnt_in=11111 cnt_out=00000
# TEST PASSED
# ** Note: $finish    : /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/func/counter_test.v(51)
#    Time: 70 ps  Iteration: 1  Instance: /counterfunc_test
# 1
# Break in Module counterfunc_test at /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/func/counter_test.v line 51
quit -sim
# End time: 02:46:18 on Dec 24,2020, Elapsed time: 0:01:03
# Errors: 0, Warnings: 0
vsim work.counterfunc_test
# vsim work.counterfunc_test 
# Start time: 02:46:20 on Dec 24,2020
# Loading work.counterfunc_test
# Loading work.counterfunc
run -all
# At time 20 rst=0 load=1 enab=1 cnt_in=10101 cnt_out=10101
# At time 30 rst=0 load=1 enab=1 cnt_in=01010 cnt_out=01010
# At time 40 rst=0 load=1 enab=1 cnt_in=11111 cnt_out=11111
# At time 50 rst=1 load=1 enab=1 cnt_in=11111 cnt_out=00000
# At time 60 rst=0 load=1 enab=1 cnt_in=11111 cnt_out=11111
# At time 70 rst=0 load=0 enab=1 cnt_in=11111 cnt_out=00000
# TEST PASSED
# ** Note: $finish    : /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/func/counter_test.v(51)
#    Time: 70 ps  Iteration: 1  Instance: /counterfunc_test
# 1
# Break in Module counterfunc_test at /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/func/counter_test.v line 51
