{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1736693404874 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1736693404875 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 12 21:50:04 2025 " "Processing started: Sun Jan 12 21:50:04 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1736693404875 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736693404875 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TOP_UART -c TOP_UART " "Command: quartus_map --read_settings_files=on --write_settings_files=off TOP_UART -c TOP_UART" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736693404875 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1736693405346 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1736693405346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/asus/documents/sisdig/priv_tubes_sisdig/sourcefile/uart_tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/asus/documents/sisdig/priv_tubes_sisdig/sourcefile/uart_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_TX-RTL " "Found design unit 1: UART_TX-RTL" {  } { { "../UART_TX.vhd" "" { Text "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/UART_TX.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736693418377 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_TX " "Found entity 1: UART_TX" {  } { { "../UART_TX.vhd" "" { Text "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/UART_TX.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736693418377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736693418377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/asus/documents/sisdig/priv_tubes_sisdig/sourcefile/uart_rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/asus/documents/sisdig/priv_tubes_sisdig/sourcefile/uart_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_RX-rtl " "Found design unit 1: UART_RX-rtl" {  } { { "../UART_RX.vhd" "" { Text "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/UART_RX.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736693418380 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_RX " "Found entity 1: UART_RX" {  } { { "../UART_RX.vhd" "" { Text "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/UART_RX.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736693418380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736693418380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/asus/documents/sisdig/priv_tubes_sisdig/sourcefile/top_uart_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/asus/documents/sisdig/priv_tubes_sisdig/sourcefile/top_uart_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TOP_UART_tb-bench " "Found design unit 1: TOP_UART_tb-bench" {  } { { "../TOP_UART_tb.vhd" "" { Text "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/TOP_UART_tb.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736693418382 ""} { "Info" "ISGN_ENTITY_NAME" "1 TOP_UART_tb " "Found entity 1: TOP_UART_tb" {  } { { "../TOP_UART_tb.vhd" "" { Text "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/TOP_UART_tb.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736693418382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736693418382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/asus/documents/sisdig/priv_tubes_sisdig/sourcefile/top_uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/asus/documents/sisdig/priv_tubes_sisdig/sourcefile/top_uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TOP_UART-rtl " "Found design unit 1: TOP_UART-rtl" {  } { { "../TOP_UART.vhd" "" { Text "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/TOP_UART.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736693418385 ""} { "Info" "ISGN_ENTITY_NAME" "1 TOP_UART " "Found entity 1: TOP_UART" {  } { { "../TOP_UART.vhd" "" { Text "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/TOP_UART.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736693418385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736693418385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/asus/documents/sisdig/priv_tubes_sisdig/sourcefile/reverseinput.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/asus/documents/sisdig/priv_tubes_sisdig/sourcefile/reverseinput.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reverseinput-rtl " "Found design unit 1: reverseinput-rtl" {  } { { "../reverseinput.vhd" "" { Text "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/reverseinput.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736693418387 ""} { "Info" "ISGN_ENTITY_NAME" "1 reverseinput " "Found entity 1: reverseinput" {  } { { "../reverseinput.vhd" "" { Text "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/reverseinput.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736693418387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736693418387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/asus/documents/sisdig/priv_tubes_sisdig/sourcefile/register_128bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/asus/documents/sisdig/priv_tubes_sisdig/sourcefile/register_128bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_128bit-behavior " "Found design unit 1: register_128bit-behavior" {  } { { "../register_128bit.vhd" "" { Text "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/register_128bit.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736693418389 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_128bit " "Found entity 1: register_128bit" {  } { { "../register_128bit.vhd" "" { Text "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/register_128bit.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736693418389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736693418389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/asus/documents/sisdig/priv_tubes_sisdig/sourcefile/register_32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/asus/documents/sisdig/priv_tubes_sisdig/sourcefile/register_32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_32bit-behavior " "Found design unit 1: register_32bit-behavior" {  } { { "../register_32bit.vhd" "" { Text "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/register_32bit.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736693418391 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_32bit " "Found entity 1: register_32bit" {  } { { "../register_32bit.vhd" "" { Text "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/register_32bit.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736693418391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736693418391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/asus/documents/sisdig/priv_tubes_sisdig/sourcefile/mux2to1_128bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/asus/documents/sisdig/priv_tubes_sisdig/sourcefile/mux2to1_128bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2to1_128bit-rtl " "Found design unit 1: mux2to1_128bit-rtl" {  } { { "../mux2to1_128bit.vhd" "" { Text "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/mux2to1_128bit.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736693418393 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2to1_128bit " "Found entity 1: mux2to1_128bit" {  } { { "../mux2to1_128bit.vhd" "" { Text "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/mux2to1_128bit.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736693418393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736693418393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/asus/documents/sisdig/priv_tubes_sisdig/sourcefile/mux2to1_32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/asus/documents/sisdig/priv_tubes_sisdig/sourcefile/mux2to1_32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2to1_32bit-rtl " "Found design unit 1: mux2to1_32bit-rtl" {  } { { "../mux2to1_32bit.vhd" "" { Text "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/mux2to1_32bit.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736693418395 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2to1_32bit " "Found entity 1: mux2to1_32bit" {  } { { "../mux2to1_32bit.vhd" "" { Text "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/mux2to1_32bit.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736693418395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736693418395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/asus/documents/sisdig/priv_tubes_sisdig/sourcefile/lea_encrypt_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/asus/documents/sisdig/priv_tubes_sisdig/sourcefile/lea_encrypt_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lea_encrypt_fsm-behavior " "Found design unit 1: lea_encrypt_fsm-behavior" {  } { { "../lea_encrypt_fsm.vhd" "" { Text "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/lea_encrypt_fsm.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736693418397 ""} { "Info" "ISGN_ENTITY_NAME" "1 lea_encrypt_fsm " "Found entity 1: lea_encrypt_fsm" {  } { { "../lea_encrypt_fsm.vhd" "" { Text "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/lea_encrypt_fsm.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736693418397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736693418397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/asus/documents/sisdig/priv_tubes_sisdig/sourcefile/lea_128_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/asus/documents/sisdig/priv_tubes_sisdig/sourcefile/lea_128_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LEA_128_tb-bench " "Found design unit 1: LEA_128_tb-bench" {  } { { "../LEA_128_tb.vhd" "" { Text "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/LEA_128_tb.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736693418399 ""} { "Info" "ISGN_ENTITY_NAME" "1 LEA_128_tb " "Found entity 1: LEA_128_tb" {  } { { "../LEA_128_tb.vhd" "" { Text "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/LEA_128_tb.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736693418399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736693418399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/asus/documents/sisdig/priv_tubes_sisdig/sourcefile/lea_128_fsm_v2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/asus/documents/sisdig/priv_tubes_sisdig/sourcefile/lea_128_fsm_v2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LEA_128_FSM_V2-rtl " "Found design unit 1: LEA_128_FSM_V2-rtl" {  } { { "../LEA_128_FSM_V2.vhd" "" { Text "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/LEA_128_FSM_V2.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736693418402 ""} { "Info" "ISGN_ENTITY_NAME" "1 LEA_128_FSM_V2 " "Found entity 1: LEA_128_FSM_V2" {  } { { "../LEA_128_FSM_V2.vhd" "" { Text "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/LEA_128_FSM_V2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736693418402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736693418402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/asus/documents/sisdig/priv_tubes_sisdig/sourcefile/lea_128.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/asus/documents/sisdig/priv_tubes_sisdig/sourcefile/lea_128.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LEA_128-rtl " "Found design unit 1: LEA_128-rtl" {  } { { "../LEA_128.vhd" "" { Text "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/LEA_128.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736693418404 ""} { "Info" "ISGN_ENTITY_NAME" "1 LEA_128 " "Found entity 1: LEA_128" {  } { { "../LEA_128.vhd" "" { Text "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/LEA_128.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736693418404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736693418404 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../cypher_block.vhd " "Can't analyze file -- file ../cypher_block.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1736693418408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/asus/documents/sisdig/priv_tubes_sisdig/sourcefile/counter_24.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/asus/documents/sisdig/priv_tubes_sisdig/sourcefile/counter_24.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_24-rtl " "Found design unit 1: counter_24-rtl" {  } { { "../counter_24.vhd" "" { Text "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/counter_24.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736693418410 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_24 " "Found entity 1: counter_24" {  } { { "../counter_24.vhd" "" { Text "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/counter_24.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736693418410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736693418410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/asus/documents/sisdig/priv_tubes_sisdig/sourcefile/cfb_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/asus/documents/sisdig/priv_tubes_sisdig/sourcefile/cfb_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CFB_tb-bench " "Found design unit 1: CFB_tb-bench" {  } { { "../CFB_tb.vhd" "" { Text "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/CFB_tb.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736693418413 ""} { "Info" "ISGN_ENTITY_NAME" "1 CFB_tb " "Found entity 1: CFB_tb" {  } { { "../CFB_tb.vhd" "" { Text "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/CFB_tb.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736693418413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736693418413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/asus/documents/sisdig/priv_tubes_sisdig/sourcefile/cfb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/asus/documents/sisdig/priv_tubes_sisdig/sourcefile/cfb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CFB-rtl " "Found design unit 1: CFB-rtl" {  } { { "../CFB.vhd" "" { Text "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/CFB.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736693418416 ""} { "Info" "ISGN_ENTITY_NAME" "1 CFB " "Found entity 1: CFB" {  } { { "../CFB.vhd" "" { Text "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/CFB.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736693418416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736693418416 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TOP_UART " "Elaborating entity \"TOP_UART\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1736693418468 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_RX_DV TOP_UART.vhd(46) " "Verilog HDL or VHDL warning at TOP_UART.vhd(46): object \"s_RX_DV\" assigned a value but never read" {  } { { "../TOP_UART.vhd" "" { Text "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/TOP_UART.vhd" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1736693418470 "|TOP_UART"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_RX_Byte TOP_UART.vhd(48) " "Verilog HDL or VHDL warning at TOP_UART.vhd(48): object \"s_RX_Byte\" assigned a value but never read" {  } { { "../TOP_UART.vhd" "" { Text "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/TOP_UART.vhd" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1736693418470 "|TOP_UART"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_TX_Active TOP_UART.vhd(69) " "Verilog HDL or VHDL warning at TOP_UART.vhd(69): object \"s_TX_Active\" assigned a value but never read" {  } { { "../TOP_UART.vhd" "" { Text "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/TOP_UART.vhd" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1736693418470 "|TOP_UART"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_reset TOP_UART.vhd(238) " "VHDL Process Statement warning at TOP_UART.vhd(238): signal \"s_reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../TOP_UART.vhd" "" { Text "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/TOP_UART.vhd" 238 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1736693418481 "|TOP_UART"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_RX UART_RX:UART_RX_inst " "Elaborating entity \"UART_RX\" for hierarchy \"UART_RX:UART_RX_inst\"" {  } { { "../TOP_UART.vhd" "UART_RX_inst" { Text "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/TOP_UART.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736693418512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_TX UART_TX:UART_TX_inst " "Elaborating entity \"UART_TX\" for hierarchy \"UART_TX:UART_TX_inst\"" {  } { { "../TOP_UART.vhd" "UART_TX_inst" { Text "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/TOP_UART.vhd" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736693418569 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_TX_Done UART_TX.vhd(51) " "Verilog HDL or VHDL warning at UART_TX.vhd(51): object \"r_TX_Done\" assigned a value but never read" {  } { { "../UART_TX.vhd" "" { Text "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/UART_TX.vhd" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1736693418571 "|TOP_UART|UART_TX:UART_TX_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CFB CFB:CFB_inst " "Elaborating entity \"CFB\" for hierarchy \"CFB:CFB_inst\"" {  } { { "../TOP_UART.vhd" "CFB_inst" { Text "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/TOP_UART.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736693418617 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "STOP_LEA CFB.vhd(68) " "VHDL Signal Declaration warning at CFB.vhd(68): used explicit default value for signal \"STOP_LEA\" because signal was never assigned a value" {  } { { "../CFB.vhd" "" { Text "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/CFB.vhd" 68 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1736693418621 "|TOP_UART|CFB:CFB_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_128bit CFB:CFB_inst\|register_128bit:Key " "Elaborating entity \"register_128bit\" for hierarchy \"CFB:CFB_inst\|register_128bit:Key\"" {  } { { "../CFB.vhd" "Key" { Text "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/CFB.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736693418623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1_128bit CFB:CFB_inst\|mux2to1_128bit:IVMUX " "Elaborating entity \"mux2to1_128bit\" for hierarchy \"CFB:CFB_inst\|mux2to1_128bit:IVMUX\"" {  } { { "../CFB.vhd" "IVMUX" { Text "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/CFB.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736693418630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LEA_128 CFB:CFB_inst\|LEA_128:LEA_128_inst " "Elaborating entity \"LEA_128\" for hierarchy \"CFB:CFB_inst\|LEA_128:LEA_128_inst\"" {  } { { "../CFB.vhd" "LEA_128_inst" { Text "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/CFB.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736693418634 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_reset LEA_128.vhd(92) " "Verilog HDL or VHDL warning at LEA_128.vhd(92): object \"s_reset\" assigned a value but never read" {  } { { "../LEA_128.vhd" "" { Text "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/LEA_128.vhd" 92 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1736693418641 "|TOP_UART|CFB:CFB_inst|LEA_128:LEA_128_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_PMUX LEA_128.vhd(310) " "VHDL Process Statement warning at LEA_128.vhd(310): inferring latch(es) for signal or variable \"s_PMUX\", which holds its previous value in one or more paths through the process" {  } { { "../LEA_128.vhd" "" { Text "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/LEA_128.vhd" 310 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1736693418642 "|TOP_UART|CFB:CFB_inst|LEA_128:LEA_128_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_KMUX LEA_128.vhd(310) " "VHDL Process Statement warning at LEA_128.vhd(310): inferring latch(es) for signal or variable \"s_KMUX\", which holds its previous value in one or more paths through the process" {  } { { "../LEA_128.vhd" "" { Text "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/LEA_128.vhd" 310 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1736693418642 "|TOP_UART|CFB:CFB_inst|LEA_128:LEA_128_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_CMUX LEA_128.vhd(310) " "VHDL Process Statement warning at LEA_128.vhd(310): inferring latch(es) for signal or variable \"s_CMUX\", which holds its previous value in one or more paths through the process" {  } { { "../LEA_128.vhd" "" { Text "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/LEA_128.vhd" 310 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1736693418642 "|TOP_UART|CFB:CFB_inst|LEA_128:LEA_128_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_En_Reg_All LEA_128.vhd(310) " "VHDL Process Statement warning at LEA_128.vhd(310): inferring latch(es) for signal or variable \"s_En_Reg_All\", which holds its previous value in one or more paths through the process" {  } { { "../LEA_128.vhd" "" { Text "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/LEA_128.vhd" 310 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1736693418642 "|TOP_UART|CFB:CFB_inst|LEA_128:LEA_128_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_En_Ctr LEA_128.vhd(310) " "VHDL Process Statement warning at LEA_128.vhd(310): inferring latch(es) for signal or variable \"s_En_Ctr\", which holds its previous value in one or more paths through the process" {  } { { "../LEA_128.vhd" "" { Text "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/LEA_128.vhd" 310 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1736693418642 "|TOP_UART|CFB:CFB_inst|LEA_128:LEA_128_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_Res_Ctr LEA_128.vhd(310) " "VHDL Process Statement warning at LEA_128.vhd(310): inferring latch(es) for signal or variable \"s_Res_Ctr\", which holds its previous value in one or more paths through the process" {  } { { "../LEA_128.vhd" "" { Text "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/LEA_128.vhd" 310 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1736693418642 "|TOP_UART|CFB:CFB_inst|LEA_128:LEA_128_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_Res_Reg_All LEA_128.vhd(310) " "VHDL Process Statement warning at LEA_128.vhd(310): inferring latch(es) for signal or variable \"s_Res_Reg_All\", which holds its previous value in one or more paths through the process" {  } { { "../LEA_128.vhd" "" { Text "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/LEA_128.vhd" 310 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1736693418642 "|TOP_UART|CFB:CFB_inst|LEA_128:LEA_128_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_Res_Reg_All LEA_128.vhd(310) " "Inferred latch for \"s_Res_Reg_All\" at LEA_128.vhd(310)" {  } { { "../LEA_128.vhd" "" { Text "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/LEA_128.vhd" 310 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736693418642 "|TOP_UART|CFB:CFB_inst|LEA_128:LEA_128_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_Res_Ctr LEA_128.vhd(310) " "Inferred latch for \"s_Res_Ctr\" at LEA_128.vhd(310)" {  } { { "../LEA_128.vhd" "" { Text "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/LEA_128.vhd" 310 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736693418642 "|TOP_UART|CFB:CFB_inst|LEA_128:LEA_128_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_En_Ctr LEA_128.vhd(310) " "Inferred latch for \"s_En_Ctr\" at LEA_128.vhd(310)" {  } { { "../LEA_128.vhd" "" { Text "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/LEA_128.vhd" 310 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736693418642 "|TOP_UART|CFB:CFB_inst|LEA_128:LEA_128_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_En_Reg_All LEA_128.vhd(310) " "Inferred latch for \"s_En_Reg_All\" at LEA_128.vhd(310)" {  } { { "../LEA_128.vhd" "" { Text "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/LEA_128.vhd" 310 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736693418642 "|TOP_UART|CFB:CFB_inst|LEA_128:LEA_128_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_CMUX LEA_128.vhd(310) " "Inferred latch for \"s_CMUX\" at LEA_128.vhd(310)" {  } { { "../LEA_128.vhd" "" { Text "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/LEA_128.vhd" 310 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736693418642 "|TOP_UART|CFB:CFB_inst|LEA_128:LEA_128_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_KMUX LEA_128.vhd(310) " "Inferred latch for \"s_KMUX\" at LEA_128.vhd(310)" {  } { { "../LEA_128.vhd" "" { Text "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/LEA_128.vhd" 310 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736693418642 "|TOP_UART|CFB:CFB_inst|LEA_128:LEA_128_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_PMUX LEA_128.vhd(310) " "Inferred latch for \"s_PMUX\" at LEA_128.vhd(310)" {  } { { "../LEA_128.vhd" "" { Text "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/LEA_128.vhd" 310 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736693418642 "|TOP_UART|CFB:CFB_inst|LEA_128:LEA_128_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reverseinput CFB:CFB_inst\|LEA_128:LEA_128_inst\|reverseinput:Masterkey_State_Representation " "Elaborating entity \"reverseinput\" for hierarchy \"CFB:CFB_inst\|LEA_128:LEA_128_inst\|reverseinput:Masterkey_State_Representation\"" {  } { { "../LEA_128.vhd" "Masterkey_State_Representation" { Text "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/LEA_128.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736693418644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_24 CFB:CFB_inst\|LEA_128:LEA_128_inst\|counter_24:counter_24_inst " "Elaborating entity \"counter_24\" for hierarchy \"CFB:CFB_inst\|LEA_128:LEA_128_inst\|counter_24:counter_24_inst\"" {  } { { "../LEA_128.vhd" "counter_24_inst" { Text "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/LEA_128.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736693418650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_32bit CFB:CFB_inst\|LEA_128:LEA_128_inst\|register_32bit:\\gen_C_Registers:0:C_Register " "Elaborating entity \"register_32bit\" for hierarchy \"CFB:CFB_inst\|LEA_128:LEA_128_inst\|register_32bit:\\gen_C_Registers:0:C_Register\"" {  } { { "../LEA_128.vhd" "\\gen_C_Registers:0:C_Register" { Text "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/LEA_128.vhd" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736693418651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1_32bit CFB:CFB_inst\|LEA_128:LEA_128_inst\|mux2to1_32bit:\\gen_C_Multiplexers:0:C_Multiplexer " "Elaborating entity \"mux2to1_32bit\" for hierarchy \"CFB:CFB_inst\|LEA_128:LEA_128_inst\|mux2to1_32bit:\\gen_C_Multiplexers:0:C_Multiplexer\"" {  } { { "../LEA_128.vhd" "\\gen_C_Multiplexers:0:C_Multiplexer" { Text "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/LEA_128.vhd" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736693418656 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1736693420992 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1736693422258 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736693422258 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1994 " "Implemented 1994 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1736693422514 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1736693422514 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1986 " "Implemented 1986 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1736693422514 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1736693422514 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4812 " "Peak virtual memory: 4812 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1736693422553 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 12 21:50:22 2025 " "Processing ended: Sun Jan 12 21:50:22 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1736693422553 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1736693422553 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1736693422553 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1736693422553 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1736693424119 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1736693424120 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 12 21:50:23 2025 " "Processing started: Sun Jan 12 21:50:23 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1736693424120 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1736693424120 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off TOP_UART -c TOP_UART " "Command: quartus_fit --read_settings_files=off --write_settings_files=off TOP_UART -c TOP_UART" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1736693424120 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1736693424273 ""}
{ "Info" "0" "" "Project  = TOP_UART" {  } {  } 0 0 "Project  = TOP_UART" 0 0 "Fitter" 0 0 1736693424274 ""}
{ "Info" "0" "" "Revision = TOP_UART" {  } {  } 0 0 "Revision = TOP_UART" 0 0 "Fitter" 0 0 1736693424274 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1736693424386 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1736693424387 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "TOP_UART EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"TOP_UART\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1736693424409 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1736693424466 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1736693424466 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1736693424627 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1736693424633 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1736693424795 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1736693424795 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1736693424795 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1736693424795 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/QUARTUS/" { { 0 { 0 ""} 0 3569 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1736693424802 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/QUARTUS/" { { 0 { 0 ""} 0 3571 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1736693424802 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/QUARTUS/" { { 0 { 0 ""} 0 3573 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1736693424802 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/QUARTUS/" { { 0 { 0 ""} 0 3575 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1736693424802 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/QUARTUS/" { { 0 { 0 ""} 0 3577 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1736693424802 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1736693424802 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1736693424804 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TOP_UART.sdc " "Synopsys Design Constraints File file not found: 'TOP_UART.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1736693425480 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1736693425480 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1736693425515 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1736693425516 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1736693425516 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "i_clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node i_clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1736693425760 ""}  } { { "../TOP_UART.vhd" "" { Text "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/TOP_UART.vhd" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/QUARTUS/" { { 0 { 0 ""} 0 3561 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1736693425760 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset~input (placed in PIN 25 (CLK3, DIFFCLK_1n)) " "Automatically promoted node reset~input (placed in PIN 25 (CLK3, DIFFCLK_1n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1736693425760 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "register_128bit:Plaintext_REG\|temp_data~0 " "Destination node register_128bit:Plaintext_REG\|temp_data~0" {  } { { "../register_128bit.vhd" "" { Text "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/register_128bit.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/QUARTUS/" { { 0 { 0 ""} 0 2138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1736693425760 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "register_128bit:Plaintext_REG\|temp_data\[14\]~1 " "Destination node register_128bit:Plaintext_REG\|temp_data\[14\]~1" {  } { { "../register_128bit.vhd" "" { Text "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/register_128bit.vhd" 27 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/QUARTUS/" { { 0 { 0 ""} 0 2139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1736693425760 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "register_128bit:Plaintext_REG\|temp_data~2 " "Destination node register_128bit:Plaintext_REG\|temp_data~2" {  } { { "../register_128bit.vhd" "" { Text "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/register_128bit.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/QUARTUS/" { { 0 { 0 ""} 0 2389 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1736693425760 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "register_128bit:Plaintext_REG\|temp_data~3 " "Destination node register_128bit:Plaintext_REG\|temp_data~3" {  } { { "../register_128bit.vhd" "" { Text "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/register_128bit.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/QUARTUS/" { { 0 { 0 ""} 0 2394 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1736693425760 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "register_128bit:Plaintext_REG\|temp_data~4 " "Destination node register_128bit:Plaintext_REG\|temp_data~4" {  } { { "../register_128bit.vhd" "" { Text "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/register_128bit.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/QUARTUS/" { { 0 { 0 ""} 0 2395 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1736693425760 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "register_128bit:Plaintext_REG\|temp_data~5 " "Destination node register_128bit:Plaintext_REG\|temp_data~5" {  } { { "../register_128bit.vhd" "" { Text "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/register_128bit.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/QUARTUS/" { { 0 { 0 ""} 0 2400 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1736693425760 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "register_128bit:Plaintext_REG\|temp_data~6 " "Destination node register_128bit:Plaintext_REG\|temp_data~6" {  } { { "../register_128bit.vhd" "" { Text "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/register_128bit.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/QUARTUS/" { { 0 { 0 ""} 0 2401 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1736693425760 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "register_128bit:Plaintext_REG\|temp_data~7 " "Destination node register_128bit:Plaintext_REG\|temp_data~7" {  } { { "../register_128bit.vhd" "" { Text "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/register_128bit.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/QUARTUS/" { { 0 { 0 ""} 0 2402 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1736693425760 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "register_128bit:Plaintext_REG\|temp_data~8 " "Destination node register_128bit:Plaintext_REG\|temp_data~8" {  } { { "../register_128bit.vhd" "" { Text "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/register_128bit.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/QUARTUS/" { { 0 { 0 ""} 0 2403 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1736693425760 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "register_128bit:Plaintext_REG\|temp_data~9 " "Destination node register_128bit:Plaintext_REG\|temp_data~9" {  } { { "../register_128bit.vhd" "" { Text "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/register_128bit.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/QUARTUS/" { { 0 { 0 ""} 0 2440 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1736693425760 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1736693425760 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1736693425760 ""}  } { { "../TOP_UART.vhd" "" { Text "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/TOP_UART.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/QUARTUS/" { { 0 { 0 ""} 0 3562 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1736693425760 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1736693426153 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1736693426159 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1736693426160 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1736693426166 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1736693426176 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1736693426185 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1736693426185 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1736693426190 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1736693426314 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1736693426320 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1736693426320 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1736693426384 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1736693426401 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1736693427371 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1736693428922 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1736693429245 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1736693435401 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1736693435401 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1736693435937 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "11 X23_Y0 X34_Y11 " "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11" {  } { { "loc" "" { Generic "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/QUARTUS/" { { 1 { 0 "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11"} { { 12 { 0 ""} 23 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1736693438001 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1736693438001 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1736693439821 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1736693439821 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1736693439826 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.17 " "Total time spent on timing analysis during the Fitter is 2.17 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1736693440021 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1736693440044 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1736693440439 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1736693440441 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1736693442972 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1736693444443 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/QUARTUS/output_files/TOP_UART.fit.smsg " "Generated suppressed messages file C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/QUARTUS/output_files/TOP_UART.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1736693444951 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5508 " "Peak virtual memory: 5508 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1736693445703 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 12 21:50:45 2025 " "Processing ended: Sun Jan 12 21:50:45 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1736693445703 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1736693445703 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1736693445703 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1736693445703 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1736693447474 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1736693447475 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 12 21:50:47 2025 " "Processing started: Sun Jan 12 21:50:47 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1736693447475 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1736693447475 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off TOP_UART -c TOP_UART " "Command: quartus_asm --read_settings_files=off --write_settings_files=off TOP_UART -c TOP_UART" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1736693447475 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1736693447854 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1736693448229 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1736693448263 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4702 " "Peak virtual memory: 4702 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1736693448467 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 12 21:50:48 2025 " "Processing ended: Sun Jan 12 21:50:48 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1736693448467 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1736693448467 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1736693448467 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1736693448467 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1736693449170 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1736693450710 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1736693450710 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 12 21:50:50 2025 " "Processing started: Sun Jan 12 21:50:50 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1736693450710 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1736693450710 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta TOP_UART -c TOP_UART " "Command: quartus_sta TOP_UART -c TOP_UART" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1736693450711 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1736693450870 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1736693451059 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1736693451059 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1736693451122 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1736693451122 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TOP_UART.sdc " "Synopsys Design Constraints File file not found: 'TOP_UART.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1736693451417 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1736693451418 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name i_clk i_clk " "create_clock -period 1.000 -name i_clk i_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1736693451430 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1736693451430 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1736693451453 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1736693451454 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1736693451455 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1736693451470 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1736693451659 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1736693451659 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.713 " "Worst-case setup slack is -9.713" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736693451663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736693451663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.713           -5118.500 i_clk  " "   -9.713           -5118.500 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736693451663 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1736693451663 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.452 " "Worst-case hold slack is 0.452" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736693451681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736693451681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 i_clk  " "    0.452               0.000 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736693451681 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1736693451681 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1736693451688 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1736693451695 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736693451706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736693451706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1836.471 i_clk  " "   -3.000           -1836.471 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736693451706 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1736693451706 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 97 synchronizer chains. " "Report Metastability: Found 97 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1736693451838 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1736693451838 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1736693451845 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1736693451876 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1736693452405 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1736693452596 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1736693452633 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1736693452633 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.677 " "Worst-case setup slack is -8.677" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736693452639 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736693452639 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.677           -4735.329 i_clk  " "   -8.677           -4735.329 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736693452639 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1736693452639 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.400 " "Worst-case hold slack is 0.400" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736693452665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736693452665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 i_clk  " "    0.400               0.000 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736693452665 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1736693452665 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1736693452671 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1736693452680 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736693452688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736693452688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1836.471 i_clk  " "   -3.000           -1836.471 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736693452688 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1736693452688 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 97 synchronizer chains. " "Report Metastability: Found 97 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1736693452803 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1736693452803 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1736693452812 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1736693453006 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1736693453015 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1736693453015 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.847 " "Worst-case setup slack is -3.847" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736693453021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736693453021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.847           -1626.129 i_clk  " "   -3.847           -1626.129 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736693453021 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1736693453021 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.186 " "Worst-case hold slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736693453044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736693453044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 i_clk  " "    0.186               0.000 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736693453044 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1736693453044 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1736693453057 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1736693453066 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736693453075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736693453075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1318.085 i_clk  " "   -3.000           -1318.085 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736693453075 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1736693453075 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 97 synchronizer chains. " "Report Metastability: Found 97 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1736693453206 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1736693453206 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1736693453649 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1736693453652 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4781 " "Peak virtual memory: 4781 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1736693453813 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 12 21:50:53 2025 " "Processing ended: Sun Jan 12 21:50:53 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1736693453813 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1736693453813 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1736693453813 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1736693453813 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1736693455112 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1736693455113 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 12 21:50:54 2025 " "Processing started: Sun Jan 12 21:50:54 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1736693455113 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1736693455113 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off TOP_UART -c TOP_UART " "Command: quartus_eda --read_settings_files=off --write_settings_files=off TOP_UART -c TOP_UART" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1736693455113 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1736693455671 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "TOP_UART.vo C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/QUARTUS/simulation/questa/ simulation " "Generated file TOP_UART.vo in folder \"C:/Users/ASUS/Documents/Sisdig/Priv_TUBES_SISDIG/SourceFile/QUARTUS/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1736693456268 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4644 " "Peak virtual memory: 4644 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1736693456332 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 12 21:50:56 2025 " "Processing ended: Sun Jan 12 21:50:56 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1736693456332 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1736693456332 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1736693456332 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1736693456332 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 27 s " "Quartus Prime Full Compilation was successful. 0 errors, 27 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1736693457066 ""}
