set tool_name "ModelSim (Verilog)"
set corner_file_list {
	{{"Slow Model"} {Project.vo Project_v.sdo}}
	{{"Fast Model"} {Project_fast.vo Project_v_fast.sdo}}
}
