

================================================================
== Vitis HLS Report for 'kernel0'
================================================================
* Date:           Thu Sep 12 16:27:05 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        hls_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.650 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+----------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline |
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type   |
    +---------+---------+----------+----------+-------+-------+----------+
    |    32801|    33784|  0.164 ms|  0.169 ms|  32787|  33776|  dataflow|
    +---------+---------+----------+----------+-------+-------+----------+

    + Detail: 
        * Instance: 
        +-----------------------------------------+--------------------------------------+---------+---------+----------+----------+-------+-------+---------+
        |                                         |                                      |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
        |                 Instance                |                Module                |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
        +-----------------------------------------+--------------------------------------+---------+---------+----------+----------+-------+-------+---------+
        |entry_proc_U0                            |entry_proc                            |        0|        0|      0 ns|      0 ns|      0|      0|       no|
        |A_IO_L3_in_serialize_U0                  |A_IO_L3_in_serialize                  |     1035|     1035|  5.175 us|  5.175 us|   1035|   1035|       no|
        |B_IO_L3_in_serialize_U0                  |B_IO_L3_in_serialize                  |     1035|     1035|  5.175 us|  5.175 us|   1035|   1035|       no|
        |A_IO_L3_in_U0                            |A_IO_L3_in                            |     1026|     1026|  5.130 us|  5.130 us|   1026|   1026|       no|
        |B_IO_L3_in_U0                            |B_IO_L3_in                            |     1026|     1026|  5.130 us|  5.130 us|   1026|   1026|       no|
        |A_IO_L2_in_U0                            |A_IO_L2_in                            |     1771|    33645|  8.855 us|  0.168 ms|   1771|  33645|       no|
        |B_IO_L2_in_U0                            |B_IO_L2_in                            |     1771|    33775|  8.855 us|  0.169 ms|   1771|  33775|       no|
        |A_IO_L2_in_boundary_U0                   |A_IO_L2_in_boundary                   |      811|    33645|  4.055 us|  0.168 ms|    811|  33645|       no|
        |B_IO_L2_in_boundary_U0                   |B_IO_L2_in_boundary                   |      811|    33775|  4.055 us|  0.169 ms|    811|  33775|       no|
        |PE_wrapper_U0                            |PE_wrapper                            |    32786|    32786|  0.164 ms|  0.164 ms|  32786|  32786|       no|
        |PE_wrapper_3_U0                          |PE_wrapper_3                          |    32786|    32786|  0.164 ms|  0.164 ms|  32786|  32786|       no|
        |PE_wrapper_4_U0                          |PE_wrapper_4                          |    32786|    32786|  0.164 ms|  0.164 ms|  32786|  32786|       no|
        |PE_wrapper_5_U0                          |PE_wrapper_5                          |    32786|    32786|  0.164 ms|  0.164 ms|  32786|  32786|       no|
        |A_PE_dummy_in_1_U0                       |A_PE_dummy_in_1                       |    32770|    32770|  0.164 ms|  0.164 ms|  32770|  32770|       no|
        |B_PE_dummy_in_2_U0                       |B_PE_dummy_in_2                       |    32770|    32770|  0.164 ms|  0.164 ms|  32770|  32770|       no|
        |C_drain_IO_L1_out_boundary_wrapper_U0    |C_drain_IO_L1_out_boundary_wrapper    |     1441|     1441|  7.205 us|  7.205 us|   1441|   1441|       no|
        |A_PE_dummy_in_U0                         |A_PE_dummy_in                         |    32770|    32770|  0.164 ms|  0.164 ms|  32770|  32770|       no|
        |B_PE_dummy_in_U0                         |B_PE_dummy_in                         |    32770|    32770|  0.164 ms|  0.164 ms|  32770|  32770|       no|
        |C_drain_IO_L1_out_wrapper_U0             |C_drain_IO_L1_out_wrapper             |     1778|     1778|  8.890 us|  8.890 us|   1778|   1778|       no|
        |C_drain_IO_L1_out_boundary_wrapper_6_U0  |C_drain_IO_L1_out_boundary_wrapper_6  |     1441|     1441|  7.205 us|  7.205 us|   1441|   1441|       no|
        |C_drain_IO_L1_out_wrapper_7_U0           |C_drain_IO_L1_out_wrapper_7           |     1778|     1778|  8.890 us|  8.890 us|   1778|   1778|       no|
        |C_drain_IO_L2_out_boundary_U0            |C_drain_IO_L2_out_boundary            |      514|      514|  2.570 us|  2.570 us|    514|    514|       no|
        |C_drain_IO_L2_out_U0                     |C_drain_IO_L2_out                     |     1153|     1153|  5.765 us|  5.765 us|   1153|   1153|       no|
        |C_drain_IO_L3_out_U0                     |C_drain_IO_L3_out                     |     1026|     1026|  5.130 us|  5.130 us|   1026|   1026|       no|
        |C_drain_IO_L3_out_serialize_U0           |C_drain_IO_L3_out_serialize           |     1032|     1032|  5.160 us|  5.160 us|   1032|   1032|       no|
        +-----------------------------------------+--------------------------------------+---------+---------+----------+----------+-------+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       26|    -|
|FIFO                 |        -|     -|     9863|     5141|    -|
|Instance             |      174|    40|    19350|    21926|    0|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       27|    -|
|Register             |        -|     -|        3|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |      174|    40|    29216|    27120|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       12|     1|        3|        6|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        4|    ~0|        1|        2|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------+--------------------------------------+---------+----+------+------+-----+
    |                 Instance                |                Module                | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-----------------------------------------+--------------------------------------+---------+----+------+------+-----+
    |A_IO_L2_in_U0                            |A_IO_L2_in                            |       16|   0|    95|   833|    0|
    |A_IO_L2_in_boundary_U0                   |A_IO_L2_in_boundary                   |       16|   0|    78|   658|    0|
    |A_IO_L3_in_U0                            |A_IO_L3_in                            |        0|   0|    15|   108|    0|
    |A_IO_L3_in_serialize_U0                  |A_IO_L3_in_serialize                  |        0|   0|   675|   157|    0|
    |A_PE_dummy_in_U0                         |A_PE_dummy_in                         |        0|   0|    19|    98|    0|
    |A_PE_dummy_in_1_U0                       |A_PE_dummy_in_1                       |        0|   0|    19|    98|    0|
    |B_IO_L2_in_U0                            |B_IO_L2_in                            |       16|   0|   126|  1119|    0|
    |B_IO_L2_in_boundary_U0                   |B_IO_L2_in_boundary                   |       16|   0|   109|   944|    0|
    |B_IO_L3_in_U0                            |B_IO_L3_in                            |        0|   0|    15|   108|    0|
    |B_IO_L3_in_serialize_U0                  |B_IO_L3_in_serialize                  |        0|   0|   675|   157|    0|
    |B_PE_dummy_in_U0                         |B_PE_dummy_in                         |        0|   0|    19|    98|    0|
    |B_PE_dummy_in_2_U0                       |B_PE_dummy_in_2                       |        0|   0|    19|    98|    0|
    |C_drain_IO_L1_out_boundary_wrapper_U0    |C_drain_IO_L1_out_boundary_wrapper    |        4|   0|    88|   503|    0|
    |C_drain_IO_L1_out_boundary_wrapper_6_U0  |C_drain_IO_L1_out_boundary_wrapper_6  |        4|   0|    88|   503|    0|
    |C_drain_IO_L1_out_wrapper_U0             |C_drain_IO_L1_out_wrapper             |        4|   0|   111|   700|    0|
    |C_drain_IO_L1_out_wrapper_7_U0           |C_drain_IO_L1_out_wrapper_7           |        4|   0|   111|   700|    0|
    |C_drain_IO_L2_out_U0                     |C_drain_IO_L2_out                     |        0|   0|    48|   376|    0|
    |C_drain_IO_L2_out_boundary_U0            |C_drain_IO_L2_out_boundary            |        0|   0|    13|    97|    0|
    |C_drain_IO_L3_out_U0                     |C_drain_IO_L3_out                     |        0|   0|    14|    99|    0|
    |C_drain_IO_L3_out_serialize_U0           |C_drain_IO_L3_out_serialize           |        0|   0|   725|   274|    0|
    |PE_wrapper_U0                            |PE_wrapper                            |        1|  10|  1369|  1415|    0|
    |PE_wrapper_3_U0                          |PE_wrapper_3                          |        1|  10|  1369|  1415|    0|
    |PE_wrapper_4_U0                          |PE_wrapper_4                          |        1|  10|  1369|  1415|    0|
    |PE_wrapper_5_U0                          |PE_wrapper_5                          |        1|  10|  1369|  1415|    0|
    |control_s_axi_U                          |control_s_axi                         |        0|   0|   246|   424|    0|
    |entry_proc_U0                            |entry_proc                            |        0|   0|     3|    29|    0|
    |gmem_A_m_axi_U                           |gmem_A_m_axi                          |       30|   0|  3521|  2695|    0|
    |gmem_B_m_axi_U                           |gmem_B_m_axi                          |       30|   0|  3521|  2695|    0|
    |gmem_C_m_axi_U                           |gmem_C_m_axi                          |       30|   0|  3521|  2695|    0|
    +-----------------------------------------+--------------------------------------+---------+----+------+------+-----+
    |Total                                    |                                      |      174|  40| 19350| 21926|    0|
    +-----------------------------------------+--------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +--------------------------------------------+---------+------+----+-----+------+-----+---------+
    |                    Name                    | BRAM_18K|  FF  | LUT| URAM| Depth| Bits| Size:D*B|
    +--------------------------------------------+---------+------+----+-----+------+-----+---------+
    |C_c_U                                       |        0|     7|   0|    -|    13|   64|      832|
    |fifo_A_A_IO_L2_in_0_U                       |        0|  1028|   0|    -|     2|  512|     1024|
    |fifo_A_A_IO_L2_in_1_U                       |        0|  1028|   0|    -|     2|  512|     1024|
    |fifo_A_A_IO_L3_in_serialize_U               |        0|  1028|   0|    -|     2|  512|     1024|
    |fifo_A_PE_0_0_U                             |        0|   133|   0|    -|     2|   64|      128|
    |fifo_A_PE_0_1_U                             |        0|   133|   0|    -|     2|   64|      128|
    |fifo_A_PE_0_2_U                             |        0|   133|   0|    -|     2|   64|      128|
    |fifo_A_PE_1_0_U                             |        0|   133|   0|    -|     2|   64|      128|
    |fifo_A_PE_1_1_U                             |        0|   133|   0|    -|     2|   64|      128|
    |fifo_A_PE_1_2_U                             |        0|   133|   0|    -|     2|   64|      128|
    |fifo_B_B_IO_L2_in_0_U                       |        0|  1028|   0|    -|     2|  512|     1024|
    |fifo_B_B_IO_L2_in_1_U                       |        0|  1028|   0|    -|     2|  512|     1024|
    |fifo_B_B_IO_L3_in_serialize_U               |        0|  1028|   0|    -|     2|  512|     1024|
    |fifo_B_PE_0_0_U                             |        0|   133|   0|    -|     2|   64|      128|
    |fifo_B_PE_0_1_U                             |        0|   133|   0|    -|     2|   64|      128|
    |fifo_B_PE_1_0_U                             |        0|   133|   0|    -|     2|   64|      128|
    |fifo_B_PE_1_1_U                             |        0|   133|   0|    -|     2|   64|      128|
    |fifo_B_PE_2_0_U                             |        0|   133|   0|    -|     2|   64|      128|
    |fifo_B_PE_2_1_U                             |        0|   133|   0|    -|     2|   64|      128|
    |fifo_C_drain_C_drain_IO_L1_out_0_0_U        |        0|   260|   0|    -|     2|  128|      256|
    |fifo_C_drain_C_drain_IO_L1_out_0_1_U        |        0|   260|   0|    -|     2|  128|      256|
    |fifo_C_drain_C_drain_IO_L1_out_1_0_U        |        0|   260|   0|    -|     2|  128|      256|
    |fifo_C_drain_C_drain_IO_L1_out_1_1_U        |        0|   260|   0|    -|     2|  128|      256|
    |fifo_C_drain_C_drain_IO_L2_out_0_U          |        0|   260|   0|    -|     2|  128|      256|
    |fifo_C_drain_C_drain_IO_L2_out_1_U          |        0|   260|   0|    -|     2|  128|      256|
    |fifo_C_drain_C_drain_IO_L3_out_serialize_U  |        0|   260|   0|    -|     2|  128|      256|
    |fifo_C_drain_PE_0_0_U                       |        0|    68|   0|    -|     2|   32|       64|
    |fifo_C_drain_PE_0_1_U                       |        0|    68|   0|    -|     2|   32|       64|
    |fifo_C_drain_PE_1_0_U                       |        0|    68|   0|    -|     2|   32|       64|
    |fifo_C_drain_PE_1_1_U                       |        0|    68|   0|    -|     2|   32|       64|
    +--------------------------------------------+---------+------+----+-----+------+-----+---------+
    |Total                                       |        0|  9863|   0|    0|    71| 4928|    10560|
    +--------------------------------------------+---------+------+----+-----+------+-----+---------+

    * Expression: 
    +------------------------------------------+----------+----+---+----+------------+------------+
    |               Variable Name              | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------+----------+----+---+----+------------+------------+
    |A_IO_L2_in_U0_start_full_n                |       and|   0|  0|   2|           1|           1|
    |A_IO_L3_in_serialize_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |B_IO_L3_in_serialize_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |PE_wrapper_3_U0_start_full_n              |       and|   0|  0|   2|           1|           1|
    |PE_wrapper_4_U0_start_full_n              |       and|   0|  0|   2|           1|           1|
    |PE_wrapper_5_U0_start_full_n              |       and|   0|  0|   2|           1|           1|
    |ap_idle                                   |       and|   0|  0|   2|           1|           1|
    |ap_sync_done                              |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                             |       and|   0|  0|   2|           1|           1|
    |entry_proc_U0_ap_start                    |       and|   0|  0|   2|           1|           1|
    |ap_sync_A_IO_L3_in_serialize_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_B_IO_L3_in_serialize_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_entry_proc_U0_ap_ready            |        or|   0|  0|   2|           1|           1|
    +------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                     |          |   0|  0|  26|          13|          13|
    +------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------+----+-----------+-----+-----------+
    |                     Name                     | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_A_IO_L3_in_serialize_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_B_IO_L3_in_serialize_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_entry_proc_U0_ap_ready            |   9|          2|    1|          2|
    +----------------------------------------------+----+-----------+-----+-----------+
    |Total                                         |  27|          6|    3|          6|
    +----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+---+----+-----+-----------+
    |                     Name                     | FF| LUT| Bits| Const Bits|
    +----------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_A_IO_L3_in_serialize_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_B_IO_L3_in_serialize_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_entry_proc_U0_ap_ready            |  1|   0|    1|          0|
    +----------------------------------------------+---+----+-----+-----------+
    |Total                                         |  3|   0|    3|          0|
    +----------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|       kernel0|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|       kernel0|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|       kernel0|  return value|
|m_axi_gmem_A_AWVALID   |  out|    1|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_AWREADY   |   in|    1|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_AWADDR    |  out|   64|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_AWID      |  out|    1|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_AWLEN     |  out|    8|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_AWSIZE    |  out|    3|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_AWBURST   |  out|    2|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_AWLOCK    |  out|    2|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_AWCACHE   |  out|    4|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_AWPROT    |  out|    3|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_AWQOS     |  out|    4|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_AWREGION  |  out|    4|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_AWUSER    |  out|    1|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_WVALID    |  out|    1|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_WREADY    |   in|    1|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_WDATA     |  out|  512|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_WSTRB     |  out|   64|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_WLAST     |  out|    1|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_WID       |  out|    1|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_WUSER     |  out|    1|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_ARVALID   |  out|    1|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_ARREADY   |   in|    1|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_ARADDR    |  out|   64|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_ARID      |  out|    1|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_ARLEN     |  out|    8|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_ARSIZE    |  out|    3|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_ARBURST   |  out|    2|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_ARLOCK    |  out|    2|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_ARCACHE   |  out|    4|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_ARPROT    |  out|    3|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_ARQOS     |  out|    4|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_ARREGION  |  out|    4|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_ARUSER    |  out|    1|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_RVALID    |   in|    1|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_RREADY    |  out|    1|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_RDATA     |   in|  512|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_RLAST     |   in|    1|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_RID       |   in|    1|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_RUSER     |   in|    1|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_RRESP     |   in|    2|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_BVALID    |   in|    1|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_BREADY    |  out|    1|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_BRESP     |   in|    2|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_BID       |   in|    1|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_BUSER     |   in|    1|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_B_AWVALID   |  out|    1|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_AWREADY   |   in|    1|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_AWADDR    |  out|   64|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_AWID      |  out|    1|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_AWLEN     |  out|    8|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_AWSIZE    |  out|    3|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_AWBURST   |  out|    2|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_AWLOCK    |  out|    2|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_AWCACHE   |  out|    4|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_AWPROT    |  out|    3|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_AWQOS     |  out|    4|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_AWREGION  |  out|    4|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_AWUSER    |  out|    1|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_WVALID    |  out|    1|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_WREADY    |   in|    1|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_WDATA     |  out|  512|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_WSTRB     |  out|   64|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_WLAST     |  out|    1|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_WID       |  out|    1|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_WUSER     |  out|    1|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_ARVALID   |  out|    1|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_ARREADY   |   in|    1|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_ARADDR    |  out|   64|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_ARID      |  out|    1|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_ARLEN     |  out|    8|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_ARSIZE    |  out|    3|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_ARBURST   |  out|    2|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_ARLOCK    |  out|    2|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_ARCACHE   |  out|    4|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_ARPROT    |  out|    3|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_ARQOS     |  out|    4|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_ARREGION  |  out|    4|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_ARUSER    |  out|    1|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_RVALID    |   in|    1|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_RREADY    |  out|    1|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_RDATA     |   in|  512|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_RLAST     |   in|    1|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_RID       |   in|    1|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_RUSER     |   in|    1|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_RRESP     |   in|    2|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_BVALID    |   in|    1|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_BREADY    |  out|    1|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_BRESP     |   in|    2|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_BID       |   in|    1|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_BUSER     |   in|    1|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_C_AWVALID   |  out|    1|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_AWREADY   |   in|    1|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_AWADDR    |  out|   64|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_AWID      |  out|    1|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_AWLEN     |  out|    8|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_AWSIZE    |  out|    3|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_AWBURST   |  out|    2|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_AWLOCK    |  out|    2|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_AWCACHE   |  out|    4|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_AWPROT    |  out|    3|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_AWQOS     |  out|    4|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_AWREGION  |  out|    4|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_AWUSER    |  out|    1|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_WVALID    |  out|    1|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_WREADY    |   in|    1|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_WDATA     |  out|  512|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_WSTRB     |  out|   64|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_WLAST     |  out|    1|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_WID       |  out|    1|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_WUSER     |  out|    1|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_ARVALID   |  out|    1|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_ARREADY   |   in|    1|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_ARADDR    |  out|   64|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_ARID      |  out|    1|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_ARLEN     |  out|    8|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_ARSIZE    |  out|    3|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_ARBURST   |  out|    2|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_ARLOCK    |  out|    2|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_ARCACHE   |  out|    4|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_ARPROT    |  out|    3|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_ARQOS     |  out|    4|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_ARREGION  |  out|    4|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_ARUSER    |  out|    1|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_RVALID    |   in|    1|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_RREADY    |  out|    1|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_RDATA     |   in|  512|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_RLAST     |   in|    1|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_RID       |   in|    1|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_RUSER     |   in|    1|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_RRESP     |   in|    2|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_BVALID    |   in|    1|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_BREADY    |  out|    1|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_BRESP     |   in|    2|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_BID       |   in|    1|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_BUSER     |   in|    1|       m_axi|        gmem_C|       pointer|
+-----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 24
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 24, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.37>
ST_1 : Operation 25 [1/1] (1.00ns)   --->   "%C_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %C" [src/kernel_kernel.cpp:1190]   --->   Operation 25 'read' 'C_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 26 [1/1] (1.00ns)   --->   "%B_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %B" [src/kernel_kernel.cpp:1190]   --->   Operation 26 'read' 'B_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 27 [1/1] (1.00ns)   --->   "%A_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %A" [src/kernel_kernel.cpp:1190]   --->   Operation 27 'read' 'A_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%C_c = alloca i64 1" [src/kernel_kernel.cpp:1190]   --->   Operation 28 'alloca' 'C_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 13> <FIFO>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%fifo_A_A_IO_L3_in_serialize = alloca i64 1" [src/kernel_kernel.cpp:1193]   --->   Operation 29 'alloca' 'fifo_A_A_IO_L3_in_serialize' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%fifo_B_B_IO_L3_in_serialize = alloca i64 1" [src/kernel_kernel.cpp:1195]   --->   Operation 30 'alloca' 'fifo_B_B_IO_L3_in_serialize' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%fifo_C_drain_C_drain_IO_L3_out_serialize = alloca i64 1" [src/kernel_kernel.cpp:1197]   --->   Operation 31 'alloca' 'fifo_C_drain_C_drain_IO_L3_out_serialize' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%fifo_A_A_IO_L2_in_0 = alloca i64 1" [src/kernel_kernel.cpp:1199]   --->   Operation 32 'alloca' 'fifo_A_A_IO_L2_in_0' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%fifo_A_A_IO_L2_in_1 = alloca i64 1" [src/kernel_kernel.cpp:1202]   --->   Operation 33 'alloca' 'fifo_A_A_IO_L2_in_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%fifo_B_B_IO_L2_in_0 = alloca i64 1" [src/kernel_kernel.cpp:1208]   --->   Operation 34 'alloca' 'fifo_B_B_IO_L2_in_0' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%fifo_B_B_IO_L2_in_1 = alloca i64 1" [src/kernel_kernel.cpp:1211]   --->   Operation 35 'alloca' 'fifo_B_B_IO_L2_in_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%fifo_A_PE_0_0 = alloca i64 1" [src/kernel_kernel.cpp:1217]   --->   Operation 36 'alloca' 'fifo_A_PE_0_0' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%fifo_A_PE_0_1 = alloca i64 1" [src/kernel_kernel.cpp:1220]   --->   Operation 37 'alloca' 'fifo_A_PE_0_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%fifo_A_PE_0_2 = alloca i64 1" [src/kernel_kernel.cpp:1223]   --->   Operation 38 'alloca' 'fifo_A_PE_0_2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%fifo_A_PE_1_0 = alloca i64 1" [src/kernel_kernel.cpp:1226]   --->   Operation 39 'alloca' 'fifo_A_PE_1_0' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%fifo_A_PE_1_1 = alloca i64 1" [src/kernel_kernel.cpp:1229]   --->   Operation 40 'alloca' 'fifo_A_PE_1_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%fifo_A_PE_1_2 = alloca i64 1" [src/kernel_kernel.cpp:1232]   --->   Operation 41 'alloca' 'fifo_A_PE_1_2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%fifo_B_PE_0_0 = alloca i64 1" [src/kernel_kernel.cpp:1235]   --->   Operation 42 'alloca' 'fifo_B_PE_0_0' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%fifo_B_PE_1_0 = alloca i64 1" [src/kernel_kernel.cpp:1238]   --->   Operation 43 'alloca' 'fifo_B_PE_1_0' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%fifo_B_PE_2_0 = alloca i64 1" [src/kernel_kernel.cpp:1241]   --->   Operation 44 'alloca' 'fifo_B_PE_2_0' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%fifo_B_PE_0_1 = alloca i64 1" [src/kernel_kernel.cpp:1244]   --->   Operation 45 'alloca' 'fifo_B_PE_0_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%fifo_B_PE_1_1 = alloca i64 1" [src/kernel_kernel.cpp:1247]   --->   Operation 46 'alloca' 'fifo_B_PE_1_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%fifo_B_PE_2_1 = alloca i64 1" [src/kernel_kernel.cpp:1250]   --->   Operation 47 'alloca' 'fifo_B_PE_2_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%fifo_C_drain_PE_0_0 = alloca i64 1" [src/kernel_kernel.cpp:1253]   --->   Operation 48 'alloca' 'fifo_C_drain_PE_0_0' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%fifo_C_drain_PE_1_0 = alloca i64 1" [src/kernel_kernel.cpp:1256]   --->   Operation 49 'alloca' 'fifo_C_drain_PE_1_0' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%fifo_C_drain_PE_0_1 = alloca i64 1" [src/kernel_kernel.cpp:1259]   --->   Operation 50 'alloca' 'fifo_C_drain_PE_0_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%fifo_C_drain_PE_1_1 = alloca i64 1" [src/kernel_kernel.cpp:1262]   --->   Operation 51 'alloca' 'fifo_C_drain_PE_1_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%fifo_C_drain_C_drain_IO_L1_out_0_0 = alloca i64 1" [src/kernel_kernel.cpp:1265]   --->   Operation 52 'alloca' 'fifo_C_drain_C_drain_IO_L1_out_0_0' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%fifo_C_drain_C_drain_IO_L1_out_0_1 = alloca i64 1" [src/kernel_kernel.cpp:1268]   --->   Operation 53 'alloca' 'fifo_C_drain_C_drain_IO_L1_out_0_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%fifo_C_drain_C_drain_IO_L1_out_1_0 = alloca i64 1" [src/kernel_kernel.cpp:1274]   --->   Operation 54 'alloca' 'fifo_C_drain_C_drain_IO_L1_out_1_0' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%fifo_C_drain_C_drain_IO_L1_out_1_1 = alloca i64 1" [src/kernel_kernel.cpp:1277]   --->   Operation 55 'alloca' 'fifo_C_drain_C_drain_IO_L1_out_1_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%fifo_C_drain_C_drain_IO_L2_out_0 = alloca i64 1" [src/kernel_kernel.cpp:1283]   --->   Operation 56 'alloca' 'fifo_C_drain_C_drain_IO_L2_out_0' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%fifo_C_drain_C_drain_IO_L2_out_1 = alloca i64 1" [src/kernel_kernel.cpp:1286]   --->   Operation 57 'alloca' 'fifo_C_drain_C_drain_IO_L2_out_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_1 : Operation 58 [1/1] (1.37ns)   --->   "%call_ln1190 = call void @entry_proc, i64 %C_read, i64 %C_c" [src/kernel_kernel.cpp:1190]   --->   Operation 58 'call' 'call_ln1190' <Predicate = true> <Delay = 1.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 59 [2/2] (0.00ns)   --->   "%call_ln1295 = call void @A_IO_L3_in_serialize, i512 %gmem_A, i64 %A_read, i512 %fifo_A_A_IO_L3_in_serialize" [src/kernel_kernel.cpp:1295]   --->   Operation 59 'call' 'call_ln1295' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 60 [2/2] (0.00ns)   --->   "%call_ln1326 = call void @B_IO_L3_in_serialize, i512 %gmem_B, i64 %B_read, i512 %fifo_B_B_IO_L3_in_serialize" [src/kernel_kernel.cpp:1326]   --->   Operation 60 'call' 'call_ln1326' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 61 [1/2] (0.00ns)   --->   "%call_ln1295 = call void @A_IO_L3_in_serialize, i512 %gmem_A, i64 %A_read, i512 %fifo_A_A_IO_L3_in_serialize" [src/kernel_kernel.cpp:1295]   --->   Operation 61 'call' 'call_ln1295' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 62 [1/2] (0.00ns)   --->   "%call_ln1326 = call void @B_IO_L3_in_serialize, i512 %gmem_B, i64 %B_read, i512 %fifo_B_B_IO_L3_in_serialize" [src/kernel_kernel.cpp:1326]   --->   Operation 62 'call' 'call_ln1326' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 63 [2/2] (0.00ns)   --->   "%call_ln1302 = call void @A_IO_L3_in, i512 %fifo_A_A_IO_L3_in_serialize, i512 %fifo_A_A_IO_L2_in_0" [src/kernel_kernel.cpp:1302]   --->   Operation 63 'call' 'call_ln1302' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 64 [2/2] (0.00ns)   --->   "%call_ln1333 = call void @B_IO_L3_in, i512 %fifo_B_B_IO_L3_in_serialize, i512 %fifo_B_B_IO_L2_in_0" [src/kernel_kernel.cpp:1333]   --->   Operation 64 'call' 'call_ln1333' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 65 [1/2] (0.00ns)   --->   "%call_ln1302 = call void @A_IO_L3_in, i512 %fifo_A_A_IO_L3_in_serialize, i512 %fifo_A_A_IO_L2_in_0" [src/kernel_kernel.cpp:1302]   --->   Operation 65 'call' 'call_ln1302' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 66 [1/2] (0.00ns)   --->   "%call_ln1333 = call void @B_IO_L3_in, i512 %fifo_B_B_IO_L3_in_serialize, i512 %fifo_B_B_IO_L2_in_0" [src/kernel_kernel.cpp:1333]   --->   Operation 66 'call' 'call_ln1333' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 67 [2/2] (0.00ns)   --->   "%call_ln1309 = call void @A_IO_L2_in, i512 %fifo_A_A_IO_L2_in_0, i512 %fifo_A_A_IO_L2_in_1, i64 %fifo_A_PE_0_0" [src/kernel_kernel.cpp:1309]   --->   Operation 67 'call' 'call_ln1309' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 68 [2/2] (0.00ns)   --->   "%call_ln1340 = call void @B_IO_L2_in, i512 %fifo_B_B_IO_L2_in_0, i512 %fifo_B_B_IO_L2_in_1, i64 %fifo_B_PE_0_0" [src/kernel_kernel.cpp:1340]   --->   Operation 68 'call' 'call_ln1340' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 69 [1/2] (0.00ns)   --->   "%call_ln1309 = call void @A_IO_L2_in, i512 %fifo_A_A_IO_L2_in_0, i512 %fifo_A_A_IO_L2_in_1, i64 %fifo_A_PE_0_0" [src/kernel_kernel.cpp:1309]   --->   Operation 69 'call' 'call_ln1309' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 70 [1/2] (0.00ns)   --->   "%call_ln1340 = call void @B_IO_L2_in, i512 %fifo_B_B_IO_L2_in_0, i512 %fifo_B_B_IO_L2_in_1, i64 %fifo_B_PE_0_0" [src/kernel_kernel.cpp:1340]   --->   Operation 70 'call' 'call_ln1340' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 71 [2/2] (0.00ns)   --->   "%call_ln1318 = call void @A_IO_L2_in_boundary, i512 %fifo_A_A_IO_L2_in_1, i64 %fifo_A_PE_1_0" [src/kernel_kernel.cpp:1318]   --->   Operation 71 'call' 'call_ln1318' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 72 [2/2] (0.00ns)   --->   "%call_ln1349 = call void @B_IO_L2_in_boundary, i512 %fifo_B_B_IO_L2_in_1, i64 %fifo_B_PE_0_1" [src/kernel_kernel.cpp:1349]   --->   Operation 72 'call' 'call_ln1349' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 73 [2/2] (0.00ns)   --->   "%call_ln1357 = call void @PE_wrapper, i64 %fifo_A_PE_0_0, i64 %fifo_A_PE_0_1, i64 %fifo_B_PE_0_0, i64 %fifo_B_PE_1_0, i32 %fifo_C_drain_PE_0_0" [src/kernel_kernel.cpp:1357]   --->   Operation 73 'call' 'call_ln1357' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 74 [1/2] (0.00ns)   --->   "%call_ln1318 = call void @A_IO_L2_in_boundary, i512 %fifo_A_A_IO_L2_in_1, i64 %fifo_A_PE_1_0" [src/kernel_kernel.cpp:1318]   --->   Operation 74 'call' 'call_ln1318' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 75 [1/2] (0.00ns)   --->   "%call_ln1349 = call void @B_IO_L2_in_boundary, i512 %fifo_B_B_IO_L2_in_1, i64 %fifo_B_PE_0_1" [src/kernel_kernel.cpp:1349]   --->   Operation 75 'call' 'call_ln1349' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 76 [1/2] (0.00ns)   --->   "%call_ln1357 = call void @PE_wrapper, i64 %fifo_A_PE_0_0, i64 %fifo_A_PE_0_1, i64 %fifo_B_PE_0_0, i64 %fifo_B_PE_1_0, i32 %fifo_C_drain_PE_0_0" [src/kernel_kernel.cpp:1357]   --->   Operation 76 'call' 'call_ln1357' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 77 [2/2] (0.00ns)   --->   "%call_ln1369 = call void @PE_wrapper.3, i64 %fifo_A_PE_0_1, i64 %fifo_A_PE_0_2, i64 %fifo_B_PE_0_1, i64 %fifo_B_PE_1_1, i32 %fifo_C_drain_PE_0_1" [src/kernel_kernel.cpp:1369]   --->   Operation 77 'call' 'call_ln1369' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 78 [2/2] (0.00ns)   --->   "%call_ln1381 = call void @PE_wrapper.4, i64 %fifo_A_PE_1_0, i64 %fifo_A_PE_1_1, i64 %fifo_B_PE_1_0, i64 %fifo_B_PE_2_0, i32 %fifo_C_drain_PE_1_0" [src/kernel_kernel.cpp:1381]   --->   Operation 78 'call' 'call_ln1381' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 79 [1/2] (0.00ns)   --->   "%call_ln1369 = call void @PE_wrapper.3, i64 %fifo_A_PE_0_1, i64 %fifo_A_PE_0_2, i64 %fifo_B_PE_0_1, i64 %fifo_B_PE_1_1, i32 %fifo_C_drain_PE_0_1" [src/kernel_kernel.cpp:1369]   --->   Operation 79 'call' 'call_ln1369' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 80 [1/2] (0.00ns)   --->   "%call_ln1381 = call void @PE_wrapper.4, i64 %fifo_A_PE_1_0, i64 %fifo_A_PE_1_1, i64 %fifo_B_PE_1_0, i64 %fifo_B_PE_2_0, i32 %fifo_C_drain_PE_1_0" [src/kernel_kernel.cpp:1381]   --->   Operation 80 'call' 'call_ln1381' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 81 [2/2] (0.00ns)   --->   "%call_ln1393 = call void @PE_wrapper.5, i64 %fifo_A_PE_1_1, i64 %fifo_A_PE_1_2, i64 %fifo_B_PE_1_1, i64 %fifo_B_PE_2_1, i32 %fifo_C_drain_PE_1_1" [src/kernel_kernel.cpp:1393]   --->   Operation 81 'call' 'call_ln1393' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 82 [2/2] (0.00ns)   --->   "%call_ln1405 = call void @A_PE_dummy_in.1, i64 %fifo_A_PE_0_2" [src/kernel_kernel.cpp:1405]   --->   Operation 82 'call' 'call_ln1405' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 83 [2/2] (0.00ns)   --->   "%call_ln1421 = call void @B_PE_dummy_in.2, i64 %fifo_B_PE_2_0" [src/kernel_kernel.cpp:1421]   --->   Operation 83 'call' 'call_ln1421' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 84 [2/2] (0.00ns)   --->   "%call_ln1437 = call void @C_drain_IO_L1_out_boundary_wrapper, i128 %fifo_C_drain_C_drain_IO_L1_out_0_1, i32 %fifo_C_drain_PE_1_0" [src/kernel_kernel.cpp:1437]   --->   Operation 84 'call' 'call_ln1437' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 85 [1/2] (0.00ns)   --->   "%call_ln1393 = call void @PE_wrapper.5, i64 %fifo_A_PE_1_1, i64 %fifo_A_PE_1_2, i64 %fifo_B_PE_1_1, i64 %fifo_B_PE_2_1, i32 %fifo_C_drain_PE_1_1" [src/kernel_kernel.cpp:1393]   --->   Operation 85 'call' 'call_ln1393' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 86 [1/2] (0.00ns)   --->   "%call_ln1405 = call void @A_PE_dummy_in.1, i64 %fifo_A_PE_0_2" [src/kernel_kernel.cpp:1405]   --->   Operation 86 'call' 'call_ln1405' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 87 [1/2] (0.00ns)   --->   "%call_ln1421 = call void @B_PE_dummy_in.2, i64 %fifo_B_PE_2_0" [src/kernel_kernel.cpp:1421]   --->   Operation 87 'call' 'call_ln1421' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 88 [1/2] (0.00ns)   --->   "%call_ln1437 = call void @C_drain_IO_L1_out_boundary_wrapper, i128 %fifo_C_drain_C_drain_IO_L1_out_0_1, i32 %fifo_C_drain_PE_1_0" [src/kernel_kernel.cpp:1437]   --->   Operation 88 'call' 'call_ln1437' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 89 [2/2] (0.00ns)   --->   "%call_ln1413 = call void @A_PE_dummy_in, i64 %fifo_A_PE_1_2" [src/kernel_kernel.cpp:1413]   --->   Operation 89 'call' 'call_ln1413' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 90 [2/2] (0.00ns)   --->   "%call_ln1429 = call void @B_PE_dummy_in, i64 %fifo_B_PE_2_1" [src/kernel_kernel.cpp:1429]   --->   Operation 90 'call' 'call_ln1429' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 91 [2/2] (0.00ns)   --->   "%call_ln1446 = call void @C_drain_IO_L1_out_wrapper, i128 %fifo_C_drain_C_drain_IO_L1_out_0_1, i128 %fifo_C_drain_C_drain_IO_L1_out_0_0, i32 %fifo_C_drain_PE_0_0" [src/kernel_kernel.cpp:1446]   --->   Operation 91 'call' 'call_ln1446' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 92 [2/2] (0.00ns)   --->   "%call_ln1456 = call void @C_drain_IO_L1_out_boundary_wrapper.6, i128 %fifo_C_drain_C_drain_IO_L1_out_1_1, i32 %fifo_C_drain_PE_1_1" [src/kernel_kernel.cpp:1456]   --->   Operation 92 'call' 'call_ln1456' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 93 [1/2] (0.00ns)   --->   "%call_ln1413 = call void @A_PE_dummy_in, i64 %fifo_A_PE_1_2" [src/kernel_kernel.cpp:1413]   --->   Operation 93 'call' 'call_ln1413' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 94 [1/2] (0.00ns)   --->   "%call_ln1429 = call void @B_PE_dummy_in, i64 %fifo_B_PE_2_1" [src/kernel_kernel.cpp:1429]   --->   Operation 94 'call' 'call_ln1429' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 95 [1/2] (0.00ns)   --->   "%call_ln1446 = call void @C_drain_IO_L1_out_wrapper, i128 %fifo_C_drain_C_drain_IO_L1_out_0_1, i128 %fifo_C_drain_C_drain_IO_L1_out_0_0, i32 %fifo_C_drain_PE_0_0" [src/kernel_kernel.cpp:1446]   --->   Operation 95 'call' 'call_ln1446' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 96 [1/2] (0.00ns)   --->   "%call_ln1456 = call void @C_drain_IO_L1_out_boundary_wrapper.6, i128 %fifo_C_drain_C_drain_IO_L1_out_1_1, i32 %fifo_C_drain_PE_1_1" [src/kernel_kernel.cpp:1456]   --->   Operation 96 'call' 'call_ln1456' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 97 [2/2] (0.00ns)   --->   "%call_ln1465 = call void @C_drain_IO_L1_out_wrapper.7, i128 %fifo_C_drain_C_drain_IO_L1_out_1_1, i128 %fifo_C_drain_C_drain_IO_L1_out_1_0, i32 %fifo_C_drain_PE_0_1" [src/kernel_kernel.cpp:1465]   --->   Operation 97 'call' 'call_ln1465' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 98 [1/2] (0.00ns)   --->   "%call_ln1465 = call void @C_drain_IO_L1_out_wrapper.7, i128 %fifo_C_drain_C_drain_IO_L1_out_1_1, i128 %fifo_C_drain_C_drain_IO_L1_out_1_0, i32 %fifo_C_drain_PE_0_1" [src/kernel_kernel.cpp:1465]   --->   Operation 98 'call' 'call_ln1465' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 99 [2/2] (0.00ns)   --->   "%call_ln1475 = call void @C_drain_IO_L2_out_boundary, i128 %fifo_C_drain_C_drain_IO_L2_out_1, i128 %fifo_C_drain_C_drain_IO_L1_out_1_0" [src/kernel_kernel.cpp:1475]   --->   Operation 99 'call' 'call_ln1475' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 100 [1/2] (0.00ns)   --->   "%call_ln1475 = call void @C_drain_IO_L2_out_boundary, i128 %fifo_C_drain_C_drain_IO_L2_out_1, i128 %fifo_C_drain_C_drain_IO_L1_out_1_0" [src/kernel_kernel.cpp:1475]   --->   Operation 100 'call' 'call_ln1475' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 0.00>
ST_19 : Operation 101 [2/2] (0.00ns)   --->   "%call_ln1483 = call void @C_drain_IO_L2_out, i128 %fifo_C_drain_C_drain_IO_L2_out_1, i128 %fifo_C_drain_C_drain_IO_L2_out_0, i128 %fifo_C_drain_C_drain_IO_L1_out_0_0" [src/kernel_kernel.cpp:1483]   --->   Operation 101 'call' 'call_ln1483' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 0.00>
ST_20 : Operation 102 [1/2] (0.00ns)   --->   "%call_ln1483 = call void @C_drain_IO_L2_out, i128 %fifo_C_drain_C_drain_IO_L2_out_1, i128 %fifo_C_drain_C_drain_IO_L2_out_0, i128 %fifo_C_drain_C_drain_IO_L1_out_0_0" [src/kernel_kernel.cpp:1483]   --->   Operation 102 'call' 'call_ln1483' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 0.00>
ST_21 : Operation 103 [2/2] (0.00ns)   --->   "%call_ln1492 = call void @C_drain_IO_L3_out, i128 %fifo_C_drain_C_drain_IO_L3_out_serialize, i128 %fifo_C_drain_C_drain_IO_L2_out_0" [src/kernel_kernel.cpp:1492]   --->   Operation 103 'call' 'call_ln1492' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 0.00>
ST_22 : Operation 104 [1/2] (0.00ns)   --->   "%call_ln1492 = call void @C_drain_IO_L3_out, i128 %fifo_C_drain_C_drain_IO_L3_out_serialize, i128 %fifo_C_drain_C_drain_IO_L2_out_0" [src/kernel_kernel.cpp:1492]   --->   Operation 104 'call' 'call_ln1492' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 0.00>
ST_23 : Operation 105 [2/2] (0.00ns)   --->   "%call_ln1499 = call void @C_drain_IO_L3_out_serialize, i512 %gmem_C, i64 %C_c, i128 %fifo_C_drain_C_drain_IO_L3_out_serialize" [src/kernel_kernel.cpp:1499]   --->   Operation 105 'call' 'call_ln1499' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 0.00>
ST_24 : Operation 106 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @C_c_str, i32 1, void @p_str, void @p_str, i32 13, i32 0, i64 %C_c, i64 %C_c" [src/kernel_kernel.cpp:1190]   --->   Operation 106 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 107 [1/1] (0.00ns)   --->   "%specinterface_ln1190 = specinterface void @_ssdm_op_SpecInterface, i64 %C_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [src/kernel_kernel.cpp:1190]   --->   Operation 107 'specinterface' 'specinterface_ln1190' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 108 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln1190 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_6" [src/kernel_kernel.cpp:1190]   --->   Operation 108 'specdataflowpipeline' 'specdataflowpipeline_ln1190' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 109 [1/1] (0.00ns)   --->   "%spectopmodule_ln1180 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_20" [src/kernel_kernel.cpp:1180]   --->   Operation 109 'spectopmodule' 'spectopmodule_ln1180' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 110 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem_A, void @empty_7, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_11, void @empty_13, void @empty_6, i32 16, i32 16, i32 16, i32 16, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 110 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 111 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem_A"   --->   Operation 111 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 112 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem_B, void @empty_7, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_0, void @empty_13, void @empty_6, i32 16, i32 16, i32 16, i32 16, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 112 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 113 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem_B"   --->   Operation 113 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 114 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem_C, void @empty_7, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_15, void @empty_13, void @empty_6, i32 16, i32 16, i32 16, i32 16, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 114 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 115 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem_C"   --->   Operation 115 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 116 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A, void @empty_55, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_33, void @empty_10, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_39, i32 4294967295, i32 0"   --->   Operation 116 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 117 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A, void @empty_54, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_39, i32 4294967295, i32 0"   --->   Operation 117 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 118 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %B, void @empty_55, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_33, void @empty_38, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_39, i32 4294967295, i32 0"   --->   Operation 118 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 119 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %B, void @empty_54, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_39, i32 4294967295, i32 0"   --->   Operation 119 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 120 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %C, void @empty_55, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_33, void @empty_37, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_39, i32 4294967295, i32 0"   --->   Operation 120 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 121 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %C, void @empty_54, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_39, i32 4294967295, i32 0"   --->   Operation 121 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 122 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_55, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_33, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 122 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 123 [1/1] (0.00ns)   --->   "%empty_69 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_A_IO_L3_in_serialize_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_A_IO_L3_in_serialize, i512 %fifo_A_A_IO_L3_in_serialize"   --->   Operation 123 'specchannel' 'empty_69' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 124 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_A_IO_L3_in_serialize, void @empty_46, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 124 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 125 [1/1] (0.00ns)   --->   "%empty_70 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_B_IO_L3_in_serialize_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_B_IO_L3_in_serialize, i512 %fifo_B_B_IO_L3_in_serialize"   --->   Operation 125 'specchannel' 'empty_70' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 126 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_B_IO_L3_in_serialize, void @empty_46, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 126 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 127 [1/1] (0.00ns)   --->   "%empty_71 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L3_out_serialize_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L3_out_serialize, i128 %fifo_C_drain_C_drain_IO_L3_out_serialize"   --->   Operation 127 'specchannel' 'empty_71' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 128 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L3_out_serialize, void @empty_46, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 128 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 129 [1/1] (0.00ns)   --->   "%empty_72 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_A_IO_L2_in_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_A_IO_L2_in_0, i512 %fifo_A_A_IO_L2_in_0"   --->   Operation 129 'specchannel' 'empty_72' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 130 [1/1] (0.00ns)   --->   "%specmemcore_ln1201 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_A_IO_L2_in_0, i64 666, i64 10, i64 18446744073709551615" [src/kernel_kernel.cpp:1201]   --->   Operation 130 'specmemcore' 'specmemcore_ln1201' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 131 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_A_IO_L2_in_0, void @empty_46, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 131 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 132 [1/1] (0.00ns)   --->   "%empty_73 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_A_IO_L2_in_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_A_IO_L2_in_1, i512 %fifo_A_A_IO_L2_in_1"   --->   Operation 132 'specchannel' 'empty_73' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 133 [1/1] (0.00ns)   --->   "%specmemcore_ln1204 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_A_IO_L2_in_1, i64 666, i64 10, i64 18446744073709551615" [src/kernel_kernel.cpp:1204]   --->   Operation 133 'specmemcore' 'specmemcore_ln1204' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 134 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_A_IO_L2_in_1, void @empty_46, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 134 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 135 [1/1] (0.00ns)   --->   "%empty_74 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_B_IO_L2_in_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_B_IO_L2_in_0, i512 %fifo_B_B_IO_L2_in_0"   --->   Operation 135 'specchannel' 'empty_74' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 136 [1/1] (0.00ns)   --->   "%specmemcore_ln1210 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_B_IO_L2_in_0, i64 666, i64 10, i64 18446744073709551615" [src/kernel_kernel.cpp:1210]   --->   Operation 136 'specmemcore' 'specmemcore_ln1210' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 137 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_B_IO_L2_in_0, void @empty_46, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 137 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 138 [1/1] (0.00ns)   --->   "%empty_75 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_B_IO_L2_in_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_B_IO_L2_in_1, i512 %fifo_B_B_IO_L2_in_1"   --->   Operation 138 'specchannel' 'empty_75' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 139 [1/1] (0.00ns)   --->   "%specmemcore_ln1213 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_B_IO_L2_in_1, i64 666, i64 10, i64 18446744073709551615" [src/kernel_kernel.cpp:1213]   --->   Operation 139 'specmemcore' 'specmemcore_ln1213' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 140 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_B_IO_L2_in_1, void @empty_46, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 140 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 141 [1/1] (0.00ns)   --->   "%empty_76 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_0_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i64 %fifo_A_PE_0_0, i64 %fifo_A_PE_0_0"   --->   Operation 141 'specchannel' 'empty_76' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 142 [1/1] (0.00ns)   --->   "%specmemcore_ln1219 = specmemcore void @_ssdm_op_SpecMemCore, i64 %fifo_A_PE_0_0, i64 666, i64 10, i64 18446744073709551615" [src/kernel_kernel.cpp:1219]   --->   Operation 142 'specmemcore' 'specmemcore_ln1219' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 143 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fifo_A_PE_0_0, void @empty_46, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 143 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 144 [1/1] (0.00ns)   --->   "%empty_77 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_0_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i64 %fifo_A_PE_0_1, i64 %fifo_A_PE_0_1"   --->   Operation 144 'specchannel' 'empty_77' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 145 [1/1] (0.00ns)   --->   "%specmemcore_ln1222 = specmemcore void @_ssdm_op_SpecMemCore, i64 %fifo_A_PE_0_1, i64 666, i64 10, i64 18446744073709551615" [src/kernel_kernel.cpp:1222]   --->   Operation 145 'specmemcore' 'specmemcore_ln1222' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 146 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fifo_A_PE_0_1, void @empty_46, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 146 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 147 [1/1] (0.00ns)   --->   "%empty_78 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_0_2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i64 %fifo_A_PE_0_2, i64 %fifo_A_PE_0_2"   --->   Operation 147 'specchannel' 'empty_78' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 148 [1/1] (0.00ns)   --->   "%specmemcore_ln1225 = specmemcore void @_ssdm_op_SpecMemCore, i64 %fifo_A_PE_0_2, i64 666, i64 10, i64 18446744073709551615" [src/kernel_kernel.cpp:1225]   --->   Operation 148 'specmemcore' 'specmemcore_ln1225' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 149 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fifo_A_PE_0_2, void @empty_46, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 149 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 150 [1/1] (0.00ns)   --->   "%empty_79 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_1_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i64 %fifo_A_PE_1_0, i64 %fifo_A_PE_1_0"   --->   Operation 150 'specchannel' 'empty_79' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 151 [1/1] (0.00ns)   --->   "%specmemcore_ln1228 = specmemcore void @_ssdm_op_SpecMemCore, i64 %fifo_A_PE_1_0, i64 666, i64 10, i64 18446744073709551615" [src/kernel_kernel.cpp:1228]   --->   Operation 151 'specmemcore' 'specmemcore_ln1228' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 152 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fifo_A_PE_1_0, void @empty_46, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 152 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 153 [1/1] (0.00ns)   --->   "%empty_80 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_1_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i64 %fifo_A_PE_1_1, i64 %fifo_A_PE_1_1"   --->   Operation 153 'specchannel' 'empty_80' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 154 [1/1] (0.00ns)   --->   "%specmemcore_ln1231 = specmemcore void @_ssdm_op_SpecMemCore, i64 %fifo_A_PE_1_1, i64 666, i64 10, i64 18446744073709551615" [src/kernel_kernel.cpp:1231]   --->   Operation 154 'specmemcore' 'specmemcore_ln1231' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 155 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fifo_A_PE_1_1, void @empty_46, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 155 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 156 [1/1] (0.00ns)   --->   "%empty_81 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_1_2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i64 %fifo_A_PE_1_2, i64 %fifo_A_PE_1_2"   --->   Operation 156 'specchannel' 'empty_81' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 157 [1/1] (0.00ns)   --->   "%specmemcore_ln1234 = specmemcore void @_ssdm_op_SpecMemCore, i64 %fifo_A_PE_1_2, i64 666, i64 10, i64 18446744073709551615" [src/kernel_kernel.cpp:1234]   --->   Operation 157 'specmemcore' 'specmemcore_ln1234' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 158 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fifo_A_PE_1_2, void @empty_46, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 158 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 159 [1/1] (0.00ns)   --->   "%empty_82 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_0_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i64 %fifo_B_PE_0_0, i64 %fifo_B_PE_0_0"   --->   Operation 159 'specchannel' 'empty_82' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 160 [1/1] (0.00ns)   --->   "%specmemcore_ln1237 = specmemcore void @_ssdm_op_SpecMemCore, i64 %fifo_B_PE_0_0, i64 666, i64 10, i64 18446744073709551615" [src/kernel_kernel.cpp:1237]   --->   Operation 160 'specmemcore' 'specmemcore_ln1237' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 161 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fifo_B_PE_0_0, void @empty_46, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 161 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 162 [1/1] (0.00ns)   --->   "%empty_83 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_1_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i64 %fifo_B_PE_1_0, i64 %fifo_B_PE_1_0"   --->   Operation 162 'specchannel' 'empty_83' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 163 [1/1] (0.00ns)   --->   "%specmemcore_ln1240 = specmemcore void @_ssdm_op_SpecMemCore, i64 %fifo_B_PE_1_0, i64 666, i64 10, i64 18446744073709551615" [src/kernel_kernel.cpp:1240]   --->   Operation 163 'specmemcore' 'specmemcore_ln1240' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 164 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fifo_B_PE_1_0, void @empty_46, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 164 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 165 [1/1] (0.00ns)   --->   "%empty_84 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_2_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i64 %fifo_B_PE_2_0, i64 %fifo_B_PE_2_0"   --->   Operation 165 'specchannel' 'empty_84' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 166 [1/1] (0.00ns)   --->   "%specmemcore_ln1243 = specmemcore void @_ssdm_op_SpecMemCore, i64 %fifo_B_PE_2_0, i64 666, i64 10, i64 18446744073709551615" [src/kernel_kernel.cpp:1243]   --->   Operation 166 'specmemcore' 'specmemcore_ln1243' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 167 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fifo_B_PE_2_0, void @empty_46, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 167 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 168 [1/1] (0.00ns)   --->   "%empty_85 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_0_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i64 %fifo_B_PE_0_1, i64 %fifo_B_PE_0_1"   --->   Operation 168 'specchannel' 'empty_85' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 169 [1/1] (0.00ns)   --->   "%specmemcore_ln1246 = specmemcore void @_ssdm_op_SpecMemCore, i64 %fifo_B_PE_0_1, i64 666, i64 10, i64 18446744073709551615" [src/kernel_kernel.cpp:1246]   --->   Operation 169 'specmemcore' 'specmemcore_ln1246' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 170 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fifo_B_PE_0_1, void @empty_46, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 170 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 171 [1/1] (0.00ns)   --->   "%empty_86 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_1_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i64 %fifo_B_PE_1_1, i64 %fifo_B_PE_1_1"   --->   Operation 171 'specchannel' 'empty_86' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 172 [1/1] (0.00ns)   --->   "%specmemcore_ln1249 = specmemcore void @_ssdm_op_SpecMemCore, i64 %fifo_B_PE_1_1, i64 666, i64 10, i64 18446744073709551615" [src/kernel_kernel.cpp:1249]   --->   Operation 172 'specmemcore' 'specmemcore_ln1249' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 173 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fifo_B_PE_1_1, void @empty_46, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 173 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 174 [1/1] (0.00ns)   --->   "%empty_87 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_2_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i64 %fifo_B_PE_2_1, i64 %fifo_B_PE_2_1"   --->   Operation 174 'specchannel' 'empty_87' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 175 [1/1] (0.00ns)   --->   "%specmemcore_ln1252 = specmemcore void @_ssdm_op_SpecMemCore, i64 %fifo_B_PE_2_1, i64 666, i64 10, i64 18446744073709551615" [src/kernel_kernel.cpp:1252]   --->   Operation 175 'specmemcore' 'specmemcore_ln1252' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 176 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fifo_B_PE_2_1, void @empty_46, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 176 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 177 [1/1] (0.00ns)   --->   "%empty_88 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_0_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %fifo_C_drain_PE_0_0, i32 %fifo_C_drain_PE_0_0"   --->   Operation 177 'specchannel' 'empty_88' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 178 [1/1] (0.00ns)   --->   "%specmemcore_ln1255 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_C_drain_PE_0_0, i64 666, i64 10, i64 18446744073709551615" [src/kernel_kernel.cpp:1255]   --->   Operation 178 'specmemcore' 'specmemcore_ln1255' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 179 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_C_drain_PE_0_0, void @empty_46, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 179 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 180 [1/1] (0.00ns)   --->   "%empty_89 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_1_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %fifo_C_drain_PE_1_0, i32 %fifo_C_drain_PE_1_0"   --->   Operation 180 'specchannel' 'empty_89' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 181 [1/1] (0.00ns)   --->   "%specmemcore_ln1258 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_C_drain_PE_1_0, i64 666, i64 10, i64 18446744073709551615" [src/kernel_kernel.cpp:1258]   --->   Operation 181 'specmemcore' 'specmemcore_ln1258' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 182 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_C_drain_PE_1_0, void @empty_46, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 182 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 183 [1/1] (0.00ns)   --->   "%empty_90 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_0_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %fifo_C_drain_PE_0_1, i32 %fifo_C_drain_PE_0_1"   --->   Operation 183 'specchannel' 'empty_90' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 184 [1/1] (0.00ns)   --->   "%specmemcore_ln1261 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_C_drain_PE_0_1, i64 666, i64 10, i64 18446744073709551615" [src/kernel_kernel.cpp:1261]   --->   Operation 184 'specmemcore' 'specmemcore_ln1261' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 185 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_C_drain_PE_0_1, void @empty_46, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 185 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 186 [1/1] (0.00ns)   --->   "%empty_91 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_1_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %fifo_C_drain_PE_1_1, i32 %fifo_C_drain_PE_1_1"   --->   Operation 186 'specchannel' 'empty_91' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 187 [1/1] (0.00ns)   --->   "%specmemcore_ln1264 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_C_drain_PE_1_1, i64 666, i64 10, i64 18446744073709551615" [src/kernel_kernel.cpp:1264]   --->   Operation 187 'specmemcore' 'specmemcore_ln1264' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 188 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_C_drain_PE_1_1, void @empty_46, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 188 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 189 [1/1] (0.00ns)   --->   "%empty_92 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_0_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L1_out_0_0, i128 %fifo_C_drain_C_drain_IO_L1_out_0_0"   --->   Operation 189 'specchannel' 'empty_92' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 190 [1/1] (0.00ns)   --->   "%specmemcore_ln1267 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_0_0, i64 666, i64 10, i64 18446744073709551615" [src/kernel_kernel.cpp:1267]   --->   Operation 190 'specmemcore' 'specmemcore_ln1267' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 191 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_0_0, void @empty_46, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 191 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 192 [1/1] (0.00ns)   --->   "%empty_93 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_0_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L1_out_0_1, i128 %fifo_C_drain_C_drain_IO_L1_out_0_1"   --->   Operation 192 'specchannel' 'empty_93' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 193 [1/1] (0.00ns)   --->   "%specmemcore_ln1270 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_0_1, i64 666, i64 10, i64 18446744073709551615" [src/kernel_kernel.cpp:1270]   --->   Operation 193 'specmemcore' 'specmemcore_ln1270' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 194 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_0_1, void @empty_46, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 194 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 195 [1/1] (0.00ns)   --->   "%empty_94 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_1_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L1_out_1_0, i128 %fifo_C_drain_C_drain_IO_L1_out_1_0"   --->   Operation 195 'specchannel' 'empty_94' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 196 [1/1] (0.00ns)   --->   "%specmemcore_ln1276 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_1_0, i64 666, i64 10, i64 18446744073709551615" [src/kernel_kernel.cpp:1276]   --->   Operation 196 'specmemcore' 'specmemcore_ln1276' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 197 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_1_0, void @empty_46, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 197 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 198 [1/1] (0.00ns)   --->   "%empty_95 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_1_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L1_out_1_1, i128 %fifo_C_drain_C_drain_IO_L1_out_1_1"   --->   Operation 198 'specchannel' 'empty_95' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 199 [1/1] (0.00ns)   --->   "%specmemcore_ln1279 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_1_1, i64 666, i64 10, i64 18446744073709551615" [src/kernel_kernel.cpp:1279]   --->   Operation 199 'specmemcore' 'specmemcore_ln1279' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 200 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_1_1, void @empty_46, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 200 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 201 [1/1] (0.00ns)   --->   "%empty_96 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L2_out_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L2_out_0, i128 %fifo_C_drain_C_drain_IO_L2_out_0"   --->   Operation 201 'specchannel' 'empty_96' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 202 [1/1] (0.00ns)   --->   "%specmemcore_ln1285 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L2_out_0, i64 666, i64 10, i64 18446744073709551615" [src/kernel_kernel.cpp:1285]   --->   Operation 202 'specmemcore' 'specmemcore_ln1285' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 203 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L2_out_0, void @empty_46, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 203 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 204 [1/1] (0.00ns)   --->   "%empty_97 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L2_out_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L2_out_1, i128 %fifo_C_drain_C_drain_IO_L2_out_1"   --->   Operation 204 'specchannel' 'empty_97' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 205 [1/1] (0.00ns)   --->   "%specmemcore_ln1288 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L2_out_1, i64 666, i64 10, i64 18446744073709551615" [src/kernel_kernel.cpp:1288]   --->   Operation 205 'specmemcore' 'specmemcore_ln1288' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 206 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L2_out_1, void @empty_46, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 206 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 207 [1/2] (0.00ns)   --->   "%call_ln1499 = call void @C_drain_IO_L3_out_serialize, i512 %gmem_C, i64 %C_c, i128 %fifo_C_drain_C_drain_IO_L3_out_serialize" [src/kernel_kernel.cpp:1499]   --->   Operation 207 'call' 'call_ln1499' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 208 [1/1] (0.00ns)   --->   "%ret_ln1505 = ret" [src/kernel_kernel.cpp:1505]   --->   Operation 208 'ret' 'ret_ln1505' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem_A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem_B]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem_C]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ A]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ B]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ C]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
C_read                                   (read                ) [ 0000000000000000000000000]
B_read                                   (read                ) [ 0010000000000000000000000]
A_read                                   (read                ) [ 0010000000000000000000000]
C_c                                      (alloca              ) [ 0111111111111111111111111]
fifo_A_A_IO_L3_in_serialize              (alloca              ) [ 0111111111111111111111111]
fifo_B_B_IO_L3_in_serialize              (alloca              ) [ 0111111111111111111111111]
fifo_C_drain_C_drain_IO_L3_out_serialize (alloca              ) [ 0011111111111111111111111]
fifo_A_A_IO_L2_in_0                      (alloca              ) [ 0011111111111111111111111]
fifo_A_A_IO_L2_in_1                      (alloca              ) [ 0011111111111111111111111]
fifo_B_B_IO_L2_in_0                      (alloca              ) [ 0011111111111111111111111]
fifo_B_B_IO_L2_in_1                      (alloca              ) [ 0011111111111111111111111]
fifo_A_PE_0_0                            (alloca              ) [ 0011111111111111111111111]
fifo_A_PE_0_1                            (alloca              ) [ 0011111111111111111111111]
fifo_A_PE_0_2                            (alloca              ) [ 0011111111111111111111111]
fifo_A_PE_1_0                            (alloca              ) [ 0011111111111111111111111]
fifo_A_PE_1_1                            (alloca              ) [ 0011111111111111111111111]
fifo_A_PE_1_2                            (alloca              ) [ 0011111111111111111111111]
fifo_B_PE_0_0                            (alloca              ) [ 0011111111111111111111111]
fifo_B_PE_1_0                            (alloca              ) [ 0011111111111111111111111]
fifo_B_PE_2_0                            (alloca              ) [ 0011111111111111111111111]
fifo_B_PE_0_1                            (alloca              ) [ 0011111111111111111111111]
fifo_B_PE_1_1                            (alloca              ) [ 0011111111111111111111111]
fifo_B_PE_2_1                            (alloca              ) [ 0011111111111111111111111]
fifo_C_drain_PE_0_0                      (alloca              ) [ 0011111111111111111111111]
fifo_C_drain_PE_1_0                      (alloca              ) [ 0011111111111111111111111]
fifo_C_drain_PE_0_1                      (alloca              ) [ 0011111111111111111111111]
fifo_C_drain_PE_1_1                      (alloca              ) [ 0011111111111111111111111]
fifo_C_drain_C_drain_IO_L1_out_0_0       (alloca              ) [ 0011111111111111111111111]
fifo_C_drain_C_drain_IO_L1_out_0_1       (alloca              ) [ 0011111111111111111111111]
fifo_C_drain_C_drain_IO_L1_out_1_0       (alloca              ) [ 0011111111111111111111111]
fifo_C_drain_C_drain_IO_L1_out_1_1       (alloca              ) [ 0011111111111111111111111]
fifo_C_drain_C_drain_IO_L2_out_0         (alloca              ) [ 0011111111111111111111111]
fifo_C_drain_C_drain_IO_L2_out_1         (alloca              ) [ 0011111111111111111111111]
call_ln1190                              (call                ) [ 0000000000000000000000000]
call_ln1295                              (call                ) [ 0000000000000000000000000]
call_ln1326                              (call                ) [ 0000000000000000000000000]
call_ln1302                              (call                ) [ 0000000000000000000000000]
call_ln1333                              (call                ) [ 0000000000000000000000000]
call_ln1309                              (call                ) [ 0000000000000000000000000]
call_ln1340                              (call                ) [ 0000000000000000000000000]
call_ln1318                              (call                ) [ 0000000000000000000000000]
call_ln1349                              (call                ) [ 0000000000000000000000000]
call_ln1357                              (call                ) [ 0000000000000000000000000]
call_ln1369                              (call                ) [ 0000000000000000000000000]
call_ln1381                              (call                ) [ 0000000000000000000000000]
call_ln1393                              (call                ) [ 0000000000000000000000000]
call_ln1405                              (call                ) [ 0000000000000000000000000]
call_ln1421                              (call                ) [ 0000000000000000000000000]
call_ln1437                              (call                ) [ 0000000000000000000000000]
call_ln1413                              (call                ) [ 0000000000000000000000000]
call_ln1429                              (call                ) [ 0000000000000000000000000]
call_ln1446                              (call                ) [ 0000000000000000000000000]
call_ln1456                              (call                ) [ 0000000000000000000000000]
call_ln1465                              (call                ) [ 0000000000000000000000000]
call_ln1475                              (call                ) [ 0000000000000000000000000]
call_ln1483                              (call                ) [ 0000000000000000000000000]
call_ln1492                              (call                ) [ 0000000000000000000000000]
empty                                    (specchannel         ) [ 0000000000000000000000000]
specinterface_ln1190                     (specinterface       ) [ 0000000000000000000000000]
specdataflowpipeline_ln1190              (specdataflowpipeline) [ 0000000000000000000000000]
spectopmodule_ln1180                     (spectopmodule       ) [ 0000000000000000000000000]
specinterface_ln0                        (specinterface       ) [ 0000000000000000000000000]
specbitsmap_ln0                          (specbitsmap         ) [ 0000000000000000000000000]
specinterface_ln0                        (specinterface       ) [ 0000000000000000000000000]
specbitsmap_ln0                          (specbitsmap         ) [ 0000000000000000000000000]
specinterface_ln0                        (specinterface       ) [ 0000000000000000000000000]
specbitsmap_ln0                          (specbitsmap         ) [ 0000000000000000000000000]
specinterface_ln0                        (specinterface       ) [ 0000000000000000000000000]
specinterface_ln0                        (specinterface       ) [ 0000000000000000000000000]
specinterface_ln0                        (specinterface       ) [ 0000000000000000000000000]
specinterface_ln0                        (specinterface       ) [ 0000000000000000000000000]
specinterface_ln0                        (specinterface       ) [ 0000000000000000000000000]
specinterface_ln0                        (specinterface       ) [ 0000000000000000000000000]
specinterface_ln0                        (specinterface       ) [ 0000000000000000000000000]
empty_69                                 (specchannel         ) [ 0000000000000000000000000]
specinterface_ln0                        (specinterface       ) [ 0000000000000000000000000]
empty_70                                 (specchannel         ) [ 0000000000000000000000000]
specinterface_ln0                        (specinterface       ) [ 0000000000000000000000000]
empty_71                                 (specchannel         ) [ 0000000000000000000000000]
specinterface_ln0                        (specinterface       ) [ 0000000000000000000000000]
empty_72                                 (specchannel         ) [ 0000000000000000000000000]
specmemcore_ln1201                       (specmemcore         ) [ 0000000000000000000000000]
specinterface_ln0                        (specinterface       ) [ 0000000000000000000000000]
empty_73                                 (specchannel         ) [ 0000000000000000000000000]
specmemcore_ln1204                       (specmemcore         ) [ 0000000000000000000000000]
specinterface_ln0                        (specinterface       ) [ 0000000000000000000000000]
empty_74                                 (specchannel         ) [ 0000000000000000000000000]
specmemcore_ln1210                       (specmemcore         ) [ 0000000000000000000000000]
specinterface_ln0                        (specinterface       ) [ 0000000000000000000000000]
empty_75                                 (specchannel         ) [ 0000000000000000000000000]
specmemcore_ln1213                       (specmemcore         ) [ 0000000000000000000000000]
specinterface_ln0                        (specinterface       ) [ 0000000000000000000000000]
empty_76                                 (specchannel         ) [ 0000000000000000000000000]
specmemcore_ln1219                       (specmemcore         ) [ 0000000000000000000000000]
specinterface_ln0                        (specinterface       ) [ 0000000000000000000000000]
empty_77                                 (specchannel         ) [ 0000000000000000000000000]
specmemcore_ln1222                       (specmemcore         ) [ 0000000000000000000000000]
specinterface_ln0                        (specinterface       ) [ 0000000000000000000000000]
empty_78                                 (specchannel         ) [ 0000000000000000000000000]
specmemcore_ln1225                       (specmemcore         ) [ 0000000000000000000000000]
specinterface_ln0                        (specinterface       ) [ 0000000000000000000000000]
empty_79                                 (specchannel         ) [ 0000000000000000000000000]
specmemcore_ln1228                       (specmemcore         ) [ 0000000000000000000000000]
specinterface_ln0                        (specinterface       ) [ 0000000000000000000000000]
empty_80                                 (specchannel         ) [ 0000000000000000000000000]
specmemcore_ln1231                       (specmemcore         ) [ 0000000000000000000000000]
specinterface_ln0                        (specinterface       ) [ 0000000000000000000000000]
empty_81                                 (specchannel         ) [ 0000000000000000000000000]
specmemcore_ln1234                       (specmemcore         ) [ 0000000000000000000000000]
specinterface_ln0                        (specinterface       ) [ 0000000000000000000000000]
empty_82                                 (specchannel         ) [ 0000000000000000000000000]
specmemcore_ln1237                       (specmemcore         ) [ 0000000000000000000000000]
specinterface_ln0                        (specinterface       ) [ 0000000000000000000000000]
empty_83                                 (specchannel         ) [ 0000000000000000000000000]
specmemcore_ln1240                       (specmemcore         ) [ 0000000000000000000000000]
specinterface_ln0                        (specinterface       ) [ 0000000000000000000000000]
empty_84                                 (specchannel         ) [ 0000000000000000000000000]
specmemcore_ln1243                       (specmemcore         ) [ 0000000000000000000000000]
specinterface_ln0                        (specinterface       ) [ 0000000000000000000000000]
empty_85                                 (specchannel         ) [ 0000000000000000000000000]
specmemcore_ln1246                       (specmemcore         ) [ 0000000000000000000000000]
specinterface_ln0                        (specinterface       ) [ 0000000000000000000000000]
empty_86                                 (specchannel         ) [ 0000000000000000000000000]
specmemcore_ln1249                       (specmemcore         ) [ 0000000000000000000000000]
specinterface_ln0                        (specinterface       ) [ 0000000000000000000000000]
empty_87                                 (specchannel         ) [ 0000000000000000000000000]
specmemcore_ln1252                       (specmemcore         ) [ 0000000000000000000000000]
specinterface_ln0                        (specinterface       ) [ 0000000000000000000000000]
empty_88                                 (specchannel         ) [ 0000000000000000000000000]
specmemcore_ln1255                       (specmemcore         ) [ 0000000000000000000000000]
specinterface_ln0                        (specinterface       ) [ 0000000000000000000000000]
empty_89                                 (specchannel         ) [ 0000000000000000000000000]
specmemcore_ln1258                       (specmemcore         ) [ 0000000000000000000000000]
specinterface_ln0                        (specinterface       ) [ 0000000000000000000000000]
empty_90                                 (specchannel         ) [ 0000000000000000000000000]
specmemcore_ln1261                       (specmemcore         ) [ 0000000000000000000000000]
specinterface_ln0                        (specinterface       ) [ 0000000000000000000000000]
empty_91                                 (specchannel         ) [ 0000000000000000000000000]
specmemcore_ln1264                       (specmemcore         ) [ 0000000000000000000000000]
specinterface_ln0                        (specinterface       ) [ 0000000000000000000000000]
empty_92                                 (specchannel         ) [ 0000000000000000000000000]
specmemcore_ln1267                       (specmemcore         ) [ 0000000000000000000000000]
specinterface_ln0                        (specinterface       ) [ 0000000000000000000000000]
empty_93                                 (specchannel         ) [ 0000000000000000000000000]
specmemcore_ln1270                       (specmemcore         ) [ 0000000000000000000000000]
specinterface_ln0                        (specinterface       ) [ 0000000000000000000000000]
empty_94                                 (specchannel         ) [ 0000000000000000000000000]
specmemcore_ln1276                       (specmemcore         ) [ 0000000000000000000000000]
specinterface_ln0                        (specinterface       ) [ 0000000000000000000000000]
empty_95                                 (specchannel         ) [ 0000000000000000000000000]
specmemcore_ln1279                       (specmemcore         ) [ 0000000000000000000000000]
specinterface_ln0                        (specinterface       ) [ 0000000000000000000000000]
empty_96                                 (specchannel         ) [ 0000000000000000000000000]
specmemcore_ln1285                       (specmemcore         ) [ 0000000000000000000000000]
specinterface_ln0                        (specinterface       ) [ 0000000000000000000000000]
empty_97                                 (specchannel         ) [ 0000000000000000000000000]
specmemcore_ln1288                       (specmemcore         ) [ 0000000000000000000000000]
specinterface_ln0                        (specinterface       ) [ 0000000000000000000000000]
call_ln1499                              (call                ) [ 0000000000000000000000000]
ret_ln1505                               (ret                 ) [ 0000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem_A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_A"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem_B">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_B"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="gmem_C">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_C"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="A">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="B">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="C">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="entry_proc"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_IO_L3_in_serialize"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_IO_L3_in_serialize"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_IO_L3_in"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_IO_L3_in"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_IO_L2_in"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_IO_L2_in"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_IO_L2_in_boundary"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_IO_L2_in_boundary"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="PE_wrapper"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="PE_wrapper.3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="PE_wrapper.4"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="PE_wrapper.5"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_PE_dummy_in.1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_PE_dummy_in.2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_drain_IO_L1_out_boundary_wrapper"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_PE_dummy_in"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_PE_dummy_in"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_drain_IO_L1_out_wrapper"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_drain_IO_L1_out_boundary_wrapper.6"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_drain_IO_L1_out_wrapper.7"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_drain_IO_L2_out_boundary"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_drain_IO_L2_out"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_drain_IO_L3_out"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_drain_IO_L3_out_serialize"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_c_str"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_55"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_33"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_39"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_54"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_38"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_37"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_A_A_IO_L3_in_serialize_str"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_46"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_B_B_IO_L3_in_serialize_str"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L3_out_serialize_str"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_0_str"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_1_str"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_B_B_IO_L2_in_0_str"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_B_B_IO_L2_in_1_str"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_A_PE_0_0_str"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_A_PE_0_1_str"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_A_PE_0_2_str"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_A_PE_1_0_str"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_A_PE_1_1_str"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_A_PE_1_2_str"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_B_PE_0_0_str"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_B_PE_1_0_str"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_B_PE_2_0_str"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_B_PE_0_1_str"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_B_PE_1_1_str"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_B_PE_2_1_str"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_C_drain_PE_0_0_str"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_C_drain_PE_1_0_str"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_C_drain_PE_0_1_str"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_C_drain_PE_1_1_str"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_0_0_str"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_0_1_str"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_1_0_str"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_1_1_str"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L2_out_0_str"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L2_out_1_str"/></StgValue>
</bind>
</comp>

<comp id="190" class="1004" name="C_c_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="C_c/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="fifo_A_A_IO_L3_in_serialize_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fifo_A_A_IO_L3_in_serialize/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="fifo_B_B_IO_L3_in_serialize_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fifo_B_B_IO_L3_in_serialize/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="fifo_C_drain_C_drain_IO_L3_out_serialize_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="1" index="1" bw="128" slack="20"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fifo_C_drain_C_drain_IO_L3_out_serialize/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="fifo_A_A_IO_L2_in_0_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="1" index="1" bw="512" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fifo_A_A_IO_L2_in_0/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="fifo_A_A_IO_L2_in_1_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="1" index="1" bw="512" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fifo_A_A_IO_L2_in_1/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="fifo_B_B_IO_L2_in_0_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="1" index="1" bw="512" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fifo_B_B_IO_L2_in_0/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="fifo_B_B_IO_L2_in_1_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="1" index="1" bw="512" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fifo_B_B_IO_L2_in_1/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="fifo_A_PE_0_0_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fifo_A_PE_0_0/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="fifo_A_PE_0_1_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fifo_A_PE_0_1/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="fifo_A_PE_0_2_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="1" index="1" bw="64" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fifo_A_PE_0_2/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="fifo_A_PE_1_0_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fifo_A_PE_1_0/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="fifo_A_PE_1_1_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="1" index="1" bw="64" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fifo_A_PE_1_1/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="fifo_A_PE_1_2_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="1" index="1" bw="64" slack="10"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fifo_A_PE_1_2/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="fifo_B_PE_0_0_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fifo_B_PE_0_0/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="fifo_B_PE_1_0_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fifo_B_PE_1_0/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="fifo_B_PE_2_0_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="1" index="1" bw="64" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fifo_B_PE_2_0/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="fifo_B_PE_0_1_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fifo_B_PE_0_1/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="fifo_B_PE_1_1_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="0"/>
<pin id="264" dir="1" index="1" bw="64" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fifo_B_PE_1_1/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="fifo_B_PE_2_1_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="1" index="1" bw="64" slack="10"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fifo_B_PE_2_1/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="fifo_C_drain_PE_0_0_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="0"/>
<pin id="272" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fifo_C_drain_PE_0_0/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="fifo_C_drain_PE_1_0_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="0"/>
<pin id="276" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fifo_C_drain_PE_1_0/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="fifo_C_drain_PE_0_1_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="0"/>
<pin id="280" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fifo_C_drain_PE_0_1/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="fifo_C_drain_PE_1_1_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="0"/>
<pin id="284" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fifo_C_drain_PE_1_1/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="fifo_C_drain_C_drain_IO_L1_out_0_0_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="0"/>
<pin id="288" dir="1" index="1" bw="128" slack="12"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fifo_C_drain_C_drain_IO_L1_out_0_0/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="fifo_C_drain_C_drain_IO_L1_out_0_1_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="0"/>
<pin id="292" dir="1" index="1" bw="128" slack="10"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fifo_C_drain_C_drain_IO_L1_out_0_1/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="fifo_C_drain_C_drain_IO_L1_out_1_0_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="0"/>
<pin id="296" dir="1" index="1" bw="128" slack="14"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fifo_C_drain_C_drain_IO_L1_out_1_0/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="fifo_C_drain_C_drain_IO_L1_out_1_1_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="0"/>
<pin id="300" dir="1" index="1" bw="128" slack="12"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fifo_C_drain_C_drain_IO_L1_out_1_1/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="fifo_C_drain_C_drain_IO_L2_out_0_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="0"/>
<pin id="304" dir="1" index="1" bw="128" slack="18"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fifo_C_drain_C_drain_IO_L2_out_0/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="fifo_C_drain_C_drain_IO_L2_out_1_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="0"/>
<pin id="308" dir="1" index="1" bw="128" slack="16"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fifo_C_drain_C_drain_IO_L2_out_1/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="C_read_read_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="64" slack="0"/>
<pin id="312" dir="0" index="1" bw="64" slack="0"/>
<pin id="313" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="C_read/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="B_read_read_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="64" slack="0"/>
<pin id="318" dir="0" index="1" bw="64" slack="0"/>
<pin id="319" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="B_read/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="A_read_read_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="64" slack="0"/>
<pin id="324" dir="0" index="1" bw="64" slack="0"/>
<pin id="325" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_read/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="call_ln1190_entry_proc_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="0" slack="0"/>
<pin id="330" dir="0" index="1" bw="64" slack="0"/>
<pin id="331" dir="0" index="2" bw="64" slack="0"/>
<pin id="332" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1190/1 "/>
</bind>
</comp>

<comp id="335" class="1004" name="grp_A_IO_L3_in_serialize_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="0" slack="0"/>
<pin id="337" dir="0" index="1" bw="512" slack="0"/>
<pin id="338" dir="0" index="2" bw="64" slack="0"/>
<pin id="339" dir="0" index="3" bw="512" slack="0"/>
<pin id="340" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1295/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="grp_B_IO_L3_in_serialize_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="0" slack="0"/>
<pin id="346" dir="0" index="1" bw="512" slack="0"/>
<pin id="347" dir="0" index="2" bw="64" slack="0"/>
<pin id="348" dir="0" index="3" bw="512" slack="0"/>
<pin id="349" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1326/1 "/>
</bind>
</comp>

<comp id="353" class="1004" name="grp_A_IO_L3_in_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="0" slack="0"/>
<pin id="355" dir="0" index="1" bw="512" slack="2"/>
<pin id="356" dir="0" index="2" bw="512" slack="2"/>
<pin id="357" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1302/3 "/>
</bind>
</comp>

<comp id="359" class="1004" name="grp_B_IO_L3_in_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="0" slack="0"/>
<pin id="361" dir="0" index="1" bw="512" slack="2"/>
<pin id="362" dir="0" index="2" bw="512" slack="2"/>
<pin id="363" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1333/3 "/>
</bind>
</comp>

<comp id="365" class="1004" name="grp_A_IO_L2_in_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="0" slack="0"/>
<pin id="367" dir="0" index="1" bw="512" slack="4"/>
<pin id="368" dir="0" index="2" bw="512" slack="4"/>
<pin id="369" dir="0" index="3" bw="64" slack="4"/>
<pin id="370" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1309/5 "/>
</bind>
</comp>

<comp id="372" class="1004" name="grp_B_IO_L2_in_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="0" slack="0"/>
<pin id="374" dir="0" index="1" bw="512" slack="4"/>
<pin id="375" dir="0" index="2" bw="512" slack="4"/>
<pin id="376" dir="0" index="3" bw="64" slack="4"/>
<pin id="377" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1340/5 "/>
</bind>
</comp>

<comp id="379" class="1004" name="grp_A_IO_L2_in_boundary_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="0" slack="0"/>
<pin id="381" dir="0" index="1" bw="512" slack="6"/>
<pin id="382" dir="0" index="2" bw="64" slack="6"/>
<pin id="383" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1318/7 "/>
</bind>
</comp>

<comp id="385" class="1004" name="grp_B_IO_L2_in_boundary_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="0" slack="0"/>
<pin id="387" dir="0" index="1" bw="512" slack="6"/>
<pin id="388" dir="0" index="2" bw="64" slack="6"/>
<pin id="389" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1349/7 "/>
</bind>
</comp>

<comp id="391" class="1004" name="grp_PE_wrapper_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="0" slack="0"/>
<pin id="393" dir="0" index="1" bw="64" slack="6"/>
<pin id="394" dir="0" index="2" bw="64" slack="6"/>
<pin id="395" dir="0" index="3" bw="64" slack="6"/>
<pin id="396" dir="0" index="4" bw="64" slack="6"/>
<pin id="397" dir="0" index="5" bw="32" slack="6"/>
<pin id="398" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1357/7 "/>
</bind>
</comp>

<comp id="400" class="1004" name="grp_PE_wrapper_3_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="0" slack="0"/>
<pin id="402" dir="0" index="1" bw="64" slack="8"/>
<pin id="403" dir="0" index="2" bw="64" slack="8"/>
<pin id="404" dir="0" index="3" bw="64" slack="8"/>
<pin id="405" dir="0" index="4" bw="64" slack="8"/>
<pin id="406" dir="0" index="5" bw="32" slack="8"/>
<pin id="407" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1369/9 "/>
</bind>
</comp>

<comp id="409" class="1004" name="grp_PE_wrapper_4_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="0" slack="0"/>
<pin id="411" dir="0" index="1" bw="64" slack="8"/>
<pin id="412" dir="0" index="2" bw="64" slack="8"/>
<pin id="413" dir="0" index="3" bw="64" slack="8"/>
<pin id="414" dir="0" index="4" bw="64" slack="8"/>
<pin id="415" dir="0" index="5" bw="32" slack="8"/>
<pin id="416" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1381/9 "/>
</bind>
</comp>

<comp id="418" class="1004" name="grp_PE_wrapper_5_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="0" slack="0"/>
<pin id="420" dir="0" index="1" bw="64" slack="10"/>
<pin id="421" dir="0" index="2" bw="64" slack="10"/>
<pin id="422" dir="0" index="3" bw="64" slack="10"/>
<pin id="423" dir="0" index="4" bw="64" slack="10"/>
<pin id="424" dir="0" index="5" bw="32" slack="10"/>
<pin id="425" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1393/11 "/>
</bind>
</comp>

<comp id="427" class="1004" name="grp_A_PE_dummy_in_1_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="0" slack="0"/>
<pin id="429" dir="0" index="1" bw="64" slack="10"/>
<pin id="430" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1405/11 "/>
</bind>
</comp>

<comp id="432" class="1004" name="grp_B_PE_dummy_in_2_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="0" slack="0"/>
<pin id="434" dir="0" index="1" bw="64" slack="10"/>
<pin id="435" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1421/11 "/>
</bind>
</comp>

<comp id="437" class="1004" name="grp_C_drain_IO_L1_out_boundary_wrapper_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="0" slack="0"/>
<pin id="439" dir="0" index="1" bw="128" slack="10"/>
<pin id="440" dir="0" index="2" bw="32" slack="10"/>
<pin id="441" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1437/11 "/>
</bind>
</comp>

<comp id="443" class="1004" name="grp_A_PE_dummy_in_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="0" slack="0"/>
<pin id="445" dir="0" index="1" bw="64" slack="12"/>
<pin id="446" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1413/13 "/>
</bind>
</comp>

<comp id="448" class="1004" name="grp_B_PE_dummy_in_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="0" slack="0"/>
<pin id="450" dir="0" index="1" bw="64" slack="12"/>
<pin id="451" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1429/13 "/>
</bind>
</comp>

<comp id="453" class="1004" name="grp_C_drain_IO_L1_out_wrapper_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="0" slack="0"/>
<pin id="455" dir="0" index="1" bw="128" slack="12"/>
<pin id="456" dir="0" index="2" bw="128" slack="12"/>
<pin id="457" dir="0" index="3" bw="32" slack="12"/>
<pin id="458" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1446/13 "/>
</bind>
</comp>

<comp id="460" class="1004" name="grp_C_drain_IO_L1_out_boundary_wrapper_6_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="0" slack="0"/>
<pin id="462" dir="0" index="1" bw="128" slack="12"/>
<pin id="463" dir="0" index="2" bw="32" slack="12"/>
<pin id="464" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1456/13 "/>
</bind>
</comp>

<comp id="466" class="1004" name="grp_C_drain_IO_L1_out_wrapper_7_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="0" slack="0"/>
<pin id="468" dir="0" index="1" bw="128" slack="14"/>
<pin id="469" dir="0" index="2" bw="128" slack="14"/>
<pin id="470" dir="0" index="3" bw="32" slack="14"/>
<pin id="471" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1465/15 "/>
</bind>
</comp>

<comp id="473" class="1004" name="grp_C_drain_IO_L2_out_boundary_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="0" slack="0"/>
<pin id="475" dir="0" index="1" bw="128" slack="16"/>
<pin id="476" dir="0" index="2" bw="128" slack="16"/>
<pin id="477" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1475/17 "/>
</bind>
</comp>

<comp id="479" class="1004" name="grp_C_drain_IO_L2_out_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="0" slack="0"/>
<pin id="481" dir="0" index="1" bw="128" slack="18"/>
<pin id="482" dir="0" index="2" bw="128" slack="18"/>
<pin id="483" dir="0" index="3" bw="128" slack="18"/>
<pin id="484" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1483/19 "/>
</bind>
</comp>

<comp id="486" class="1004" name="grp_C_drain_IO_L3_out_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="0" slack="0"/>
<pin id="488" dir="0" index="1" bw="128" slack="20"/>
<pin id="489" dir="0" index="2" bw="128" slack="20"/>
<pin id="490" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1492/21 "/>
</bind>
</comp>

<comp id="492" class="1004" name="grp_C_drain_IO_L3_out_serialize_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="0" slack="0"/>
<pin id="494" dir="0" index="1" bw="512" slack="0"/>
<pin id="495" dir="0" index="2" bw="64" slack="22"/>
<pin id="496" dir="0" index="3" bw="128" slack="22"/>
<pin id="497" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1499/23 "/>
</bind>
</comp>

<comp id="500" class="1005" name="B_read_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="64" slack="1"/>
<pin id="502" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="B_read "/>
</bind>
</comp>

<comp id="505" class="1005" name="A_read_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="64" slack="1"/>
<pin id="507" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="A_read "/>
</bind>
</comp>

<comp id="510" class="1005" name="C_c_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="64" slack="0"/>
<pin id="512" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="C_c "/>
</bind>
</comp>

<comp id="516" class="1005" name="fifo_A_A_IO_L3_in_serialize_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="512" slack="0"/>
<pin id="518" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opset="fifo_A_A_IO_L3_in_serialize "/>
</bind>
</comp>

<comp id="522" class="1005" name="fifo_B_B_IO_L3_in_serialize_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="512" slack="0"/>
<pin id="524" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opset="fifo_B_B_IO_L3_in_serialize "/>
</bind>
</comp>

<comp id="528" class="1005" name="fifo_C_drain_C_drain_IO_L3_out_serialize_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="128" slack="20"/>
<pin id="530" dir="1" index="1" bw="128" slack="20"/>
</pin_list>
<bind>
<opset="fifo_C_drain_C_drain_IO_L3_out_serialize "/>
</bind>
</comp>

<comp id="534" class="1005" name="fifo_A_A_IO_L2_in_0_reg_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="512" slack="2"/>
<pin id="536" dir="1" index="1" bw="512" slack="2"/>
</pin_list>
<bind>
<opset="fifo_A_A_IO_L2_in_0 "/>
</bind>
</comp>

<comp id="540" class="1005" name="fifo_A_A_IO_L2_in_1_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="512" slack="4"/>
<pin id="542" dir="1" index="1" bw="512" slack="4"/>
</pin_list>
<bind>
<opset="fifo_A_A_IO_L2_in_1 "/>
</bind>
</comp>

<comp id="546" class="1005" name="fifo_B_B_IO_L2_in_0_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="512" slack="2"/>
<pin id="548" dir="1" index="1" bw="512" slack="2"/>
</pin_list>
<bind>
<opset="fifo_B_B_IO_L2_in_0 "/>
</bind>
</comp>

<comp id="552" class="1005" name="fifo_B_B_IO_L2_in_1_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="512" slack="4"/>
<pin id="554" dir="1" index="1" bw="512" slack="4"/>
</pin_list>
<bind>
<opset="fifo_B_B_IO_L2_in_1 "/>
</bind>
</comp>

<comp id="558" class="1005" name="fifo_A_PE_0_0_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="64" slack="4"/>
<pin id="560" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="fifo_A_PE_0_0 "/>
</bind>
</comp>

<comp id="564" class="1005" name="fifo_A_PE_0_1_reg_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="64" slack="6"/>
<pin id="566" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opset="fifo_A_PE_0_1 "/>
</bind>
</comp>

<comp id="570" class="1005" name="fifo_A_PE_0_2_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="64" slack="8"/>
<pin id="572" dir="1" index="1" bw="64" slack="8"/>
</pin_list>
<bind>
<opset="fifo_A_PE_0_2 "/>
</bind>
</comp>

<comp id="576" class="1005" name="fifo_A_PE_1_0_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="64" slack="6"/>
<pin id="578" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opset="fifo_A_PE_1_0 "/>
</bind>
</comp>

<comp id="582" class="1005" name="fifo_A_PE_1_1_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="64" slack="8"/>
<pin id="584" dir="1" index="1" bw="64" slack="8"/>
</pin_list>
<bind>
<opset="fifo_A_PE_1_1 "/>
</bind>
</comp>

<comp id="588" class="1005" name="fifo_A_PE_1_2_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="64" slack="10"/>
<pin id="590" dir="1" index="1" bw="64" slack="10"/>
</pin_list>
<bind>
<opset="fifo_A_PE_1_2 "/>
</bind>
</comp>

<comp id="594" class="1005" name="fifo_B_PE_0_0_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="64" slack="4"/>
<pin id="596" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="fifo_B_PE_0_0 "/>
</bind>
</comp>

<comp id="600" class="1005" name="fifo_B_PE_1_0_reg_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="64" slack="6"/>
<pin id="602" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opset="fifo_B_PE_1_0 "/>
</bind>
</comp>

<comp id="606" class="1005" name="fifo_B_PE_2_0_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="64" slack="8"/>
<pin id="608" dir="1" index="1" bw="64" slack="8"/>
</pin_list>
<bind>
<opset="fifo_B_PE_2_0 "/>
</bind>
</comp>

<comp id="612" class="1005" name="fifo_B_PE_0_1_reg_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="64" slack="6"/>
<pin id="614" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opset="fifo_B_PE_0_1 "/>
</bind>
</comp>

<comp id="618" class="1005" name="fifo_B_PE_1_1_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="64" slack="8"/>
<pin id="620" dir="1" index="1" bw="64" slack="8"/>
</pin_list>
<bind>
<opset="fifo_B_PE_1_1 "/>
</bind>
</comp>

<comp id="624" class="1005" name="fifo_B_PE_2_1_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="64" slack="10"/>
<pin id="626" dir="1" index="1" bw="64" slack="10"/>
</pin_list>
<bind>
<opset="fifo_B_PE_2_1 "/>
</bind>
</comp>

<comp id="630" class="1005" name="fifo_C_drain_PE_0_0_reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="32" slack="6"/>
<pin id="632" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="fifo_C_drain_PE_0_0 "/>
</bind>
</comp>

<comp id="636" class="1005" name="fifo_C_drain_PE_1_0_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="32" slack="8"/>
<pin id="638" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="fifo_C_drain_PE_1_0 "/>
</bind>
</comp>

<comp id="642" class="1005" name="fifo_C_drain_PE_0_1_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="32" slack="8"/>
<pin id="644" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="fifo_C_drain_PE_0_1 "/>
</bind>
</comp>

<comp id="648" class="1005" name="fifo_C_drain_PE_1_1_reg_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="32" slack="10"/>
<pin id="650" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="fifo_C_drain_PE_1_1 "/>
</bind>
</comp>

<comp id="654" class="1005" name="fifo_C_drain_C_drain_IO_L1_out_0_0_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="128" slack="12"/>
<pin id="656" dir="1" index="1" bw="128" slack="12"/>
</pin_list>
<bind>
<opset="fifo_C_drain_C_drain_IO_L1_out_0_0 "/>
</bind>
</comp>

<comp id="660" class="1005" name="fifo_C_drain_C_drain_IO_L1_out_0_1_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="128" slack="10"/>
<pin id="662" dir="1" index="1" bw="128" slack="10"/>
</pin_list>
<bind>
<opset="fifo_C_drain_C_drain_IO_L1_out_0_1 "/>
</bind>
</comp>

<comp id="666" class="1005" name="fifo_C_drain_C_drain_IO_L1_out_1_0_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="128" slack="14"/>
<pin id="668" dir="1" index="1" bw="128" slack="14"/>
</pin_list>
<bind>
<opset="fifo_C_drain_C_drain_IO_L1_out_1_0 "/>
</bind>
</comp>

<comp id="672" class="1005" name="fifo_C_drain_C_drain_IO_L1_out_1_1_reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="128" slack="12"/>
<pin id="674" dir="1" index="1" bw="128" slack="12"/>
</pin_list>
<bind>
<opset="fifo_C_drain_C_drain_IO_L1_out_1_1 "/>
</bind>
</comp>

<comp id="678" class="1005" name="fifo_C_drain_C_drain_IO_L2_out_0_reg_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="128" slack="18"/>
<pin id="680" dir="1" index="1" bw="128" slack="18"/>
</pin_list>
<bind>
<opset="fifo_C_drain_C_drain_IO_L2_out_0 "/>
</bind>
</comp>

<comp id="684" class="1005" name="fifo_C_drain_C_drain_IO_L2_out_1_reg_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="128" slack="16"/>
<pin id="686" dir="1" index="1" bw="128" slack="16"/>
</pin_list>
<bind>
<opset="fifo_C_drain_C_drain_IO_L2_out_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="193"><net_src comp="14" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="14" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="14" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="14" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="14" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="14" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="14" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="14" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="14" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="14" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="14" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="237"><net_src comp="14" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="241"><net_src comp="14" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="245"><net_src comp="14" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="249"><net_src comp="14" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="253"><net_src comp="14" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="257"><net_src comp="14" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="261"><net_src comp="14" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="265"><net_src comp="14" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="269"><net_src comp="14" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="273"><net_src comp="14" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="277"><net_src comp="14" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="281"><net_src comp="14" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="285"><net_src comp="14" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="289"><net_src comp="14" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="293"><net_src comp="14" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="297"><net_src comp="14" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="301"><net_src comp="14" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="305"><net_src comp="14" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="309"><net_src comp="14" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="314"><net_src comp="12" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="10" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="320"><net_src comp="12" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="8" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="326"><net_src comp="12" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="6" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="333"><net_src comp="16" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="334"><net_src comp="310" pin="2"/><net_sink comp="328" pin=1"/></net>

<net id="341"><net_src comp="18" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="342"><net_src comp="0" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="343"><net_src comp="322" pin="2"/><net_sink comp="335" pin=2"/></net>

<net id="350"><net_src comp="20" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="351"><net_src comp="2" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="352"><net_src comp="316" pin="2"/><net_sink comp="344" pin=2"/></net>

<net id="358"><net_src comp="22" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="364"><net_src comp="24" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="371"><net_src comp="26" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="378"><net_src comp="28" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="384"><net_src comp="30" pin="0"/><net_sink comp="379" pin=0"/></net>

<net id="390"><net_src comp="32" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="399"><net_src comp="34" pin="0"/><net_sink comp="391" pin=0"/></net>

<net id="408"><net_src comp="36" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="417"><net_src comp="38" pin="0"/><net_sink comp="409" pin=0"/></net>

<net id="426"><net_src comp="40" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="431"><net_src comp="42" pin="0"/><net_sink comp="427" pin=0"/></net>

<net id="436"><net_src comp="44" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="442"><net_src comp="46" pin="0"/><net_sink comp="437" pin=0"/></net>

<net id="447"><net_src comp="48" pin="0"/><net_sink comp="443" pin=0"/></net>

<net id="452"><net_src comp="50" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="459"><net_src comp="52" pin="0"/><net_sink comp="453" pin=0"/></net>

<net id="465"><net_src comp="54" pin="0"/><net_sink comp="460" pin=0"/></net>

<net id="472"><net_src comp="56" pin="0"/><net_sink comp="466" pin=0"/></net>

<net id="478"><net_src comp="58" pin="0"/><net_sink comp="473" pin=0"/></net>

<net id="485"><net_src comp="60" pin="0"/><net_sink comp="479" pin=0"/></net>

<net id="491"><net_src comp="62" pin="0"/><net_sink comp="486" pin=0"/></net>

<net id="498"><net_src comp="64" pin="0"/><net_sink comp="492" pin=0"/></net>

<net id="499"><net_src comp="4" pin="0"/><net_sink comp="492" pin=1"/></net>

<net id="503"><net_src comp="316" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="344" pin=2"/></net>

<net id="508"><net_src comp="322" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="335" pin=2"/></net>

<net id="513"><net_src comp="190" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="328" pin=2"/></net>

<net id="515"><net_src comp="510" pin="1"/><net_sink comp="492" pin=2"/></net>

<net id="519"><net_src comp="194" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="335" pin=3"/></net>

<net id="521"><net_src comp="516" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="525"><net_src comp="198" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="344" pin=3"/></net>

<net id="527"><net_src comp="522" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="531"><net_src comp="202" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="486" pin=1"/></net>

<net id="533"><net_src comp="528" pin="1"/><net_sink comp="492" pin=3"/></net>

<net id="537"><net_src comp="206" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="538"><net_src comp="534" pin="1"/><net_sink comp="353" pin=2"/></net>

<net id="539"><net_src comp="534" pin="1"/><net_sink comp="365" pin=1"/></net>

<net id="543"><net_src comp="210" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="365" pin=2"/></net>

<net id="545"><net_src comp="540" pin="1"/><net_sink comp="379" pin=1"/></net>

<net id="549"><net_src comp="214" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="359" pin=2"/></net>

<net id="551"><net_src comp="546" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="555"><net_src comp="218" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="372" pin=2"/></net>

<net id="557"><net_src comp="552" pin="1"/><net_sink comp="385" pin=1"/></net>

<net id="561"><net_src comp="222" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="365" pin=3"/></net>

<net id="563"><net_src comp="558" pin="1"/><net_sink comp="391" pin=1"/></net>

<net id="567"><net_src comp="226" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="568"><net_src comp="564" pin="1"/><net_sink comp="391" pin=2"/></net>

<net id="569"><net_src comp="564" pin="1"/><net_sink comp="400" pin=1"/></net>

<net id="573"><net_src comp="230" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="400" pin=2"/></net>

<net id="575"><net_src comp="570" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="579"><net_src comp="234" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="379" pin=2"/></net>

<net id="581"><net_src comp="576" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="585"><net_src comp="238" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="409" pin=2"/></net>

<net id="587"><net_src comp="582" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="591"><net_src comp="242" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="418" pin=2"/></net>

<net id="593"><net_src comp="588" pin="1"/><net_sink comp="443" pin=1"/></net>

<net id="597"><net_src comp="246" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="372" pin=3"/></net>

<net id="599"><net_src comp="594" pin="1"/><net_sink comp="391" pin=3"/></net>

<net id="603"><net_src comp="250" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="604"><net_src comp="600" pin="1"/><net_sink comp="391" pin=4"/></net>

<net id="605"><net_src comp="600" pin="1"/><net_sink comp="409" pin=3"/></net>

<net id="609"><net_src comp="254" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="409" pin=4"/></net>

<net id="611"><net_src comp="606" pin="1"/><net_sink comp="432" pin=1"/></net>

<net id="615"><net_src comp="258" pin="1"/><net_sink comp="612" pin=0"/></net>

<net id="616"><net_src comp="612" pin="1"/><net_sink comp="385" pin=2"/></net>

<net id="617"><net_src comp="612" pin="1"/><net_sink comp="400" pin=3"/></net>

<net id="621"><net_src comp="262" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="400" pin=4"/></net>

<net id="623"><net_src comp="618" pin="1"/><net_sink comp="418" pin=3"/></net>

<net id="627"><net_src comp="266" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="418" pin=4"/></net>

<net id="629"><net_src comp="624" pin="1"/><net_sink comp="448" pin=1"/></net>

<net id="633"><net_src comp="270" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="391" pin=5"/></net>

<net id="635"><net_src comp="630" pin="1"/><net_sink comp="453" pin=3"/></net>

<net id="639"><net_src comp="274" pin="1"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="409" pin=5"/></net>

<net id="641"><net_src comp="636" pin="1"/><net_sink comp="437" pin=2"/></net>

<net id="645"><net_src comp="278" pin="1"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="400" pin=5"/></net>

<net id="647"><net_src comp="642" pin="1"/><net_sink comp="466" pin=3"/></net>

<net id="651"><net_src comp="282" pin="1"/><net_sink comp="648" pin=0"/></net>

<net id="652"><net_src comp="648" pin="1"/><net_sink comp="418" pin=5"/></net>

<net id="653"><net_src comp="648" pin="1"/><net_sink comp="460" pin=2"/></net>

<net id="657"><net_src comp="286" pin="1"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="453" pin=2"/></net>

<net id="659"><net_src comp="654" pin="1"/><net_sink comp="479" pin=3"/></net>

<net id="663"><net_src comp="290" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="437" pin=1"/></net>

<net id="665"><net_src comp="660" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="669"><net_src comp="294" pin="1"/><net_sink comp="666" pin=0"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="466" pin=2"/></net>

<net id="671"><net_src comp="666" pin="1"/><net_sink comp="473" pin=2"/></net>

<net id="675"><net_src comp="298" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="676"><net_src comp="672" pin="1"/><net_sink comp="460" pin=1"/></net>

<net id="677"><net_src comp="672" pin="1"/><net_sink comp="466" pin=1"/></net>

<net id="681"><net_src comp="302" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="682"><net_src comp="678" pin="1"/><net_sink comp="479" pin=2"/></net>

<net id="683"><net_src comp="678" pin="1"/><net_sink comp="486" pin=2"/></net>

<net id="687"><net_src comp="306" pin="1"/><net_sink comp="684" pin=0"/></net>

<net id="688"><net_src comp="684" pin="1"/><net_sink comp="473" pin=1"/></net>

<net id="689"><net_src comp="684" pin="1"/><net_sink comp="479" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem_C | {23 24 }
 - Input state : 
	Port: kernel0 : gmem_A | {1 2 }
	Port: kernel0 : gmem_B | {1 2 }
	Port: kernel0 : A | {1 }
	Port: kernel0 : B | {1 }
	Port: kernel0 : C | {1 }
  - Chain level:
	State 1
		call_ln1190 : 1
		call_ln1295 : 1
		call_ln1326 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------|---------|---------|---------|---------|---------|
| Operation|                 Functional Unit                 |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------------------|---------|---------|---------|---------|---------|
|          |          call_ln1190_entry_proc_fu_328          |    0    |    0    |    0    |    0    |    0    |
|          |         grp_A_IO_L3_in_serialize_fu_335         |    0    |    0    |  0.387  |   1101  |    45   |
|          |         grp_B_IO_L3_in_serialize_fu_344         |    0    |    0    |  0.387  |   1101  |    45   |
|          |              grp_A_IO_L3_in_fu_353              |    0    |    0    |    0    |    11   |    36   |
|          |              grp_B_IO_L3_in_fu_359              |    0    |    0    |    0    |    11   |    36   |
|          |              grp_A_IO_L2_in_fu_365              |    16   |    0    | 2.35486 |    73   |   366   |
|          |              grp_B_IO_L2_in_fu_372              |    16   |    0    | 2.48629 |    95   |   635   |
|          |          grp_A_IO_L2_in_boundary_fu_379         |    16   |    0    | 2.35486 |    64   |   315   |
|          |          grp_B_IO_L2_in_boundary_fu_385         |    16   |    0    | 2.48629 |    86   |   584   |
|          |              grp_PE_wrapper_fu_391              |    1    |    10   |  1.935  |   1203  |   1091  |
|          |             grp_PE_wrapper_3_fu_400             |    1    |    10   |  1.935  |   1203  |   1091  |
|          |             grp_PE_wrapper_4_fu_409             |    1    |    10   |  1.935  |   1203  |   1091  |
|   call   |             grp_PE_wrapper_5_fu_418             |    1    |    10   |  1.935  |   1203  |   1091  |
|          |            grp_A_PE_dummy_in_1_fu_427           |    0    |    0    |    0    |    16   |    46   |
|          |            grp_B_PE_dummy_in_2_fu_432           |    0    |    0    |    0    |    16   |    46   |
|          |  grp_C_drain_IO_L1_out_boundary_wrapper_fu_437  |    4    |    0    |  0.774  |   202   |   186   |
|          |             grp_A_PE_dummy_in_fu_443            |    0    |    0    |    0    |    16   |    46   |
|          |             grp_B_PE_dummy_in_fu_448            |    0    |    0    |    0    |    16   |    46   |
|          |       grp_C_drain_IO_L1_out_wrapper_fu_453      |    4    |    0    |  0.774  |   217   |   237   |
|          | grp_C_drain_IO_L1_out_boundary_wrapper_6_fu_460 |    4    |    0    |  0.774  |   202   |   186   |
|          |      grp_C_drain_IO_L1_out_wrapper_7_fu_466     |    4    |    0    |  0.774  |   217   |   237   |
|          |      grp_C_drain_IO_L2_out_boundary_fu_473      |    0    |    0    |    0    |    10   |    34   |
|          |           grp_C_drain_IO_L2_out_fu_479          |    0    |    0    |    0    |    35   |   142   |
|          |           grp_C_drain_IO_L3_out_fu_486          |    0    |    0    |    0    |    11   |    36   |
|          |      grp_C_drain_IO_L3_out_serialize_fu_492     |    0    |    0    |    0    |   1164  |    48   |
|----------|-------------------------------------------------|---------|---------|---------|---------|---------|
|          |                C_read_read_fu_310               |    0    |    0    |    0    |    0    |    0    |
|   read   |                B_read_read_fu_316               |    0    |    0    |    0    |    0    |    0    |
|          |                A_read_read_fu_322               |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                                 |    84   |    40   | 21.2923 |   9476  |   7716  |
|----------|-------------------------------------------------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------------------------+--------+
|                                                |   FF   |
+------------------------------------------------+--------+
|                 A_read_reg_505                 |   64   |
|                 B_read_reg_500                 |   64   |
|                   C_c_reg_510                  |   64   |
|           fifo_A_A_IO_L2_in_0_reg_534          |   512  |
|           fifo_A_A_IO_L2_in_1_reg_540          |   512  |
|       fifo_A_A_IO_L3_in_serialize_reg_516      |   512  |
|              fifo_A_PE_0_0_reg_558             |   64   |
|              fifo_A_PE_0_1_reg_564             |   64   |
|              fifo_A_PE_0_2_reg_570             |   64   |
|              fifo_A_PE_1_0_reg_576             |   64   |
|              fifo_A_PE_1_1_reg_582             |   64   |
|              fifo_A_PE_1_2_reg_588             |   64   |
|           fifo_B_B_IO_L2_in_0_reg_546          |   512  |
|           fifo_B_B_IO_L2_in_1_reg_552          |   512  |
|       fifo_B_B_IO_L3_in_serialize_reg_522      |   512  |
|              fifo_B_PE_0_0_reg_594             |   64   |
|              fifo_B_PE_0_1_reg_612             |   64   |
|              fifo_B_PE_1_0_reg_600             |   64   |
|              fifo_B_PE_1_1_reg_618             |   64   |
|              fifo_B_PE_2_0_reg_606             |   64   |
|              fifo_B_PE_2_1_reg_624             |   64   |
|   fifo_C_drain_C_drain_IO_L1_out_0_0_reg_654   |   128  |
|   fifo_C_drain_C_drain_IO_L1_out_0_1_reg_660   |   128  |
|   fifo_C_drain_C_drain_IO_L1_out_1_0_reg_666   |   128  |
|   fifo_C_drain_C_drain_IO_L1_out_1_1_reg_672   |   128  |
|    fifo_C_drain_C_drain_IO_L2_out_0_reg_678    |   128  |
|    fifo_C_drain_C_drain_IO_L2_out_1_reg_684    |   128  |
|fifo_C_drain_C_drain_IO_L3_out_serialize_reg_528|   128  |
|           fifo_C_drain_PE_0_0_reg_630          |   32   |
|           fifo_C_drain_PE_0_1_reg_642          |   32   |
|           fifo_C_drain_PE_1_0_reg_636          |   32   |
|           fifo_C_drain_PE_1_1_reg_648          |   32   |
+------------------------------------------------+--------+
|                      Total                     |  5056  |
+------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------|------|------|------|--------||---------||---------|
|               Comp              |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------|------|------|------|--------||---------||---------|
| grp_A_IO_L3_in_serialize_fu_335 |  p2  |   2  |  64  |   128  ||    9    |
| grp_B_IO_L3_in_serialize_fu_344 |  p2  |   2  |  64  |   128  ||    9    |
|---------------------------------|------|------|------|--------||---------||---------|
|              Total              |      |      |      |   256  ||  0.774  ||    18   |
|---------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |   84   |   40   |   21   |  9476  |  7716  |
|   Memory  |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    0   |    -   |   18   |
|  Register |    -   |    -   |    -   |  5056  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   84   |   40   |   22   |  14532 |  7734  |
+-----------+--------+--------+--------+--------+--------+
