{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 16 16:57:43 2020 " "Info: Processing started: Tue Jun 16 16:57:43 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off test -c test " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst\|74373b:inst7\|15 " "Warning: Node \"dda_module:inst\|74373b:inst7\|15\" is a latch" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 376 248 312 456 "15" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst\|74373b:inst7\|14 " "Warning: Node \"dda_module:inst\|74373b:inst7\|14\" is a latch" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 288 248 312 368 "14" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst\|74373b:inst7\|13 " "Warning: Node \"dda_module:inst\|74373b:inst7\|13\" is a latch" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 200 248 312 280 "13" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst\|74373b:inst7\|12 " "Warning: Node \"dda_module:inst\|74373b:inst7\|12\" is a latch" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 112 248 312 192 "12" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst\|74373b:inst7\|16 " "Warning: Node \"dda_module:inst\|74373b:inst7\|16\" is a latch" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 464 248 312 544 "16" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst\|74373b:inst7\|17 " "Warning: Node \"dda_module:inst\|74373b:inst7\|17\" is a latch" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 552 248 312 632 "17" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst\|74373b:inst7\|18 " "Warning: Node \"dda_module:inst\|74373b:inst7\|18\" is a latch" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 640 248 312 720 "18" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst\|74373b:inst18\|15 " "Warning: Node \"dda_module:inst\|74373b:inst18\|15\" is a latch" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 376 248 312 456 "15" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst\|74373b:inst18\|14 " "Warning: Node \"dda_module:inst\|74373b:inst18\|14\" is a latch" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 288 248 312 368 "14" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst\|74373b:inst18\|13 " "Warning: Node \"dda_module:inst\|74373b:inst18\|13\" is a latch" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 200 248 312 280 "13" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst\|74373b:inst18\|12 " "Warning: Node \"dda_module:inst\|74373b:inst18\|12\" is a latch" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 112 248 312 192 "12" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst\|74373b:inst18\|16 " "Warning: Node \"dda_module:inst\|74373b:inst18\|16\" is a latch" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 464 248 312 544 "16" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst\|74373b:inst18\|17 " "Warning: Node \"dda_module:inst\|74373b:inst18\|17\" is a latch" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 552 248 312 632 "17" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst\|74373b:inst18\|18 " "Warning: Node \"dda_module:inst\|74373b:inst18\|18\" is a latch" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 640 248 312 720 "18" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst\|74373b:inst20\|15 " "Warning: Node \"dda_module:inst\|74373b:inst20\|15\" is a latch" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 376 248 312 456 "15" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst\|74373b:inst20\|14 " "Warning: Node \"dda_module:inst\|74373b:inst20\|14\" is a latch" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 288 248 312 368 "14" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst\|74373b:inst20\|13 " "Warning: Node \"dda_module:inst\|74373b:inst20\|13\" is a latch" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 200 248 312 280 "13" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst\|74373b:inst20\|12 " "Warning: Node \"dda_module:inst\|74373b:inst20\|12\" is a latch" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 112 248 312 192 "12" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst\|74373b:inst20\|16 " "Warning: Node \"dda_module:inst\|74373b:inst20\|16\" is a latch" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 464 248 312 544 "16" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst\|74373b:inst20\|17 " "Warning: Node \"dda_module:inst\|74373b:inst20\|17\" is a latch" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 552 248 312 632 "17" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst\|74373b:inst20\|18 " "Warning: Node \"dda_module:inst\|74373b:inst20\|18\" is a latch" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 640 248 312 720 "18" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst\|74373b:inst2\|15 " "Warning: Node \"dda_module:inst\|74373b:inst2\|15\" is a latch" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 376 248 312 456 "15" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst\|74373b:inst2\|14 " "Warning: Node \"dda_module:inst\|74373b:inst2\|14\" is a latch" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 288 248 312 368 "14" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst\|74373b:inst2\|13 " "Warning: Node \"dda_module:inst\|74373b:inst2\|13\" is a latch" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 200 248 312 280 "13" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst\|74373b:inst2\|12 " "Warning: Node \"dda_module:inst\|74373b:inst2\|12\" is a latch" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 112 248 312 192 "12" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst\|74373b:inst2\|16 " "Warning: Node \"dda_module:inst\|74373b:inst2\|16\" is a latch" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 464 248 312 544 "16" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst\|74373b:inst2\|17 " "Warning: Node \"dda_module:inst\|74373b:inst2\|17\" is a latch" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 552 248 312 632 "17" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst\|74373b:inst2\|18 " "Warning: Node \"dda_module:inst\|74373b:inst2\|18\" is a latch" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 640 248 312 720 "18" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst1\|18 " "Warning: Node \"74373b:inst1\|18\" is a latch" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 640 248 312 720 "18" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst1\|16 " "Warning: Node \"74373b:inst1\|16\" is a latch" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 464 248 312 544 "16" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst1\|17 " "Warning: Node \"74373b:inst1\|17\" is a latch" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 552 248 312 632 "17" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst1\|12 " "Warning: Node \"74373b:inst1\|12\" is a latch" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 112 248 312 192 "12" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst1\|13 " "Warning: Node \"74373b:inst1\|13\" is a latch" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 200 248 312 280 "13" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst1\|14 " "Warning: Node \"74373b:inst1\|14\" is a latch" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 288 248 312 368 "14" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst\|74373b:inst2\|19 " "Warning: Node \"dda_module:inst\|74373b:inst2\|19\" is a latch" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 728 248 312 808 "19" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst\|74373b:inst7\|19 " "Warning: Node \"dda_module:inst\|74373b:inst7\|19\" is a latch" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 728 248 312 808 "19" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst\|74373b:inst18\|19 " "Warning: Node \"dda_module:inst\|74373b:inst18\|19\" is a latch" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 728 248 312 808 "19" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst\|74373b:inst20\|19 " "Warning: Node \"dda_module:inst\|74373b:inst20\|19\" is a latch" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 728 248 312 808 "19" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "xuat_xung.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/xuat_xung.bdf" { { 176 -304 -136 192 "CLK" "" } { 168 -136 -80 184 "CLK" "" } { 96 512 600 112 "CLK" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "NWE " "Info: Assuming node \"NWE\" is a latch enable. Will not compute fmax for this pin." {  } { { "xuat_xung.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/xuat_xung.bdf" { { 208 -304 -136 224 "NWE" "" } { 80 512 600 96 "NWE" "" } { 200 -136 -80 216 "NWE" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "NADV " "Info: Assuming node \"NADV\" is a latch enable. Will not compute fmax for this pin." {  } { { "xuat_xung.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/xuat_xung.bdf" { { 112 -304 -136 128 "NADV" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "11 " "Warning: Found 11 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "74373b:inst1\|14 " "Info: Detected ripple clock \"74373b:inst1\|14\" as buffer" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 288 248 312 368 "14" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "74373b:inst1\|14" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74373b:inst1\|13 " "Info: Detected ripple clock \"74373b:inst1\|13\" as buffer" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 200 248 312 280 "13" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "74373b:inst1\|13" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74373b:inst1\|12 " "Info: Detected ripple clock \"74373b:inst1\|12\" as buffer" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 112 248 312 192 "12" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "74373b:inst1\|12" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74373b:inst1\|17 " "Info: Detected ripple clock \"74373b:inst1\|17\" as buffer" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 552 248 312 632 "17" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "74373b:inst1\|17" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74373b:inst1\|16 " "Info: Detected ripple clock \"74373b:inst1\|16\" as buffer" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 464 248 312 544 "16" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "74373b:inst1\|16" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74373b:inst1\|18 " "Info: Detected ripple clock \"74373b:inst1\|18\" as buffer" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 640 248 312 720 "18" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "74373b:inst1\|18" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dda_module:inst\|inst22 " "Info: Detected gated clock \"dda_module:inst\|inst22\" as buffer" {  } { { "dda_module.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/dda_module.bdf" { { 816 712 776 864 "inst22" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dda_module:inst\|inst22" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dda_module:inst\|inst21 " "Info: Detected gated clock \"dda_module:inst\|inst21\" as buffer" {  } { { "dda_module.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/dda_module.bdf" { { 584 712 776 632 "inst21" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dda_module:inst\|inst21" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dda_module:inst\|inst10 " "Info: Detected gated clock \"dda_module:inst\|inst10\" as buffer" {  } { { "dda_module.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/dda_module.bdf" { { 360 712 776 408 "inst10" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dda_module:inst\|inst10" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dda_module:inst\|inst8 " "Info: Detected gated clock \"dda_module:inst\|inst8\" as buffer" {  } { { "dda_module.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/dda_module.bdf" { { 128 712 776 176 "inst8" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dda_module:inst\|inst8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dda_module:inst\|inst22~0 " "Info: Detected gated clock \"dda_module:inst\|inst22~0\" as buffer" {  } { { "dda_module.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/dda_module.bdf" { { 816 712 776 864 "inst22" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dda_module:inst\|inst22~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register dda_module:inst\|test:inst5\|Ntemp\[1\] register dda_module:inst\|test:inst5\|acc\[9\] 57.0 MHz 17.543 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 57.0 MHz between source register \"dda_module:inst\|test:inst5\|Ntemp\[1\]\" and destination register \"dda_module:inst\|test:inst5\|acc\[9\]\" (period= 17.543 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.834 ns + Longest register register " "Info: + Longest register to register delay is 16.834 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dda_module:inst\|test:inst5\|Ntemp\[1\] 1 REG LC_X5_Y4_N7 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y4_N7; Fanout = 3; REG Node = 'dda_module:inst\|test:inst5\|Ntemp\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dda_module:inst|test:inst5|Ntemp[1] } "NODE_NAME" } } { "test.v" "" { Text "F:/THESIS/SOURCE/robot_CPLD/CPLD/test.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.350 ns) + CELL(0.978 ns) 4.328 ns dda_module:inst\|test:inst5\|Add2~37 2 COMB LC_X10_Y6_N5 2 " "Info: 2: + IC(3.350 ns) + CELL(0.978 ns) = 4.328 ns; Loc. = LC_X10_Y6_N5; Fanout = 2; COMB Node = 'dda_module:inst\|test:inst5\|Add2~37'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.328 ns" { dda_module:inst|test:inst5|Ntemp[1] dda_module:inst|test:inst5|Add2~37 } "NODE_NAME" } } { "test.v" "" { Text "F:/THESIS/SOURCE/robot_CPLD/CPLD/test.v" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 4.451 ns dda_module:inst\|test:inst5\|Add2~27 3 COMB LC_X10_Y6_N6 2 " "Info: 3: + IC(0.000 ns) + CELL(0.123 ns) = 4.451 ns; Loc. = LC_X10_Y6_N6; Fanout = 2; COMB Node = 'dda_module:inst\|test:inst5\|Add2~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { dda_module:inst|test:inst5|Add2~37 dda_module:inst|test:inst5|Add2~27 } "NODE_NAME" } } { "test.v" "" { Text "F:/THESIS/SOURCE/robot_CPLD/CPLD/test.v" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 4.574 ns dda_module:inst\|test:inst5\|Add2~22 4 COMB LC_X10_Y6_N7 2 " "Info: 4: + IC(0.000 ns) + CELL(0.123 ns) = 4.574 ns; Loc. = LC_X10_Y6_N7; Fanout = 2; COMB Node = 'dda_module:inst\|test:inst5\|Add2~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { dda_module:inst|test:inst5|Add2~27 dda_module:inst|test:inst5|Add2~22 } "NODE_NAME" } } { "test.v" "" { Text "F:/THESIS/SOURCE/robot_CPLD/CPLD/test.v" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 5.389 ns dda_module:inst\|test:inst5\|Add2~40 5 COMB LC_X10_Y6_N8 5 " "Info: 5: + IC(0.000 ns) + CELL(0.815 ns) = 5.389 ns; Loc. = LC_X10_Y6_N8; Fanout = 5; COMB Node = 'dda_module:inst\|test:inst5\|Add2~40'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { dda_module:inst|test:inst5|Add2~22 dda_module:inst|test:inst5|Add2~40 } "NODE_NAME" } } { "test.v" "" { Text "F:/THESIS/SOURCE/robot_CPLD/CPLD/test.v" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.375 ns) + CELL(0.914 ns) 9.678 ns dda_module:inst\|test:inst5\|LessThan2~2 6 COMB LC_X10_Y5_N5 1 " "Info: 6: + IC(3.375 ns) + CELL(0.914 ns) = 9.678 ns; Loc. = LC_X10_Y5_N5; Fanout = 1; COMB Node = 'dda_module:inst\|test:inst5\|LessThan2~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.289 ns" { dda_module:inst|test:inst5|Add2~40 dda_module:inst|test:inst5|LessThan2~2 } "NODE_NAME" } } { "test.v" "" { Text "F:/THESIS/SOURCE/robot_CPLD/CPLD/test.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.805 ns) + CELL(0.511 ns) 11.994 ns dda_module:inst\|test:inst5\|LessThan2~3 7 COMB LC_X11_Y6_N9 4 " "Info: 7: + IC(1.805 ns) + CELL(0.511 ns) = 11.994 ns; Loc. = LC_X11_Y6_N9; Fanout = 4; COMB Node = 'dda_module:inst\|test:inst5\|LessThan2~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.316 ns" { dda_module:inst|test:inst5|LessThan2~2 dda_module:inst|test:inst5|LessThan2~3 } "NODE_NAME" } } { "test.v" "" { Text "F:/THESIS/SOURCE/robot_CPLD/CPLD/test.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.980 ns) + CELL(0.200 ns) 14.174 ns dda_module:inst\|test:inst5\|LessThan2~5 8 COMB LC_X10_Y4_N7 4 " "Info: 8: + IC(1.980 ns) + CELL(0.200 ns) = 14.174 ns; Loc. = LC_X10_Y4_N7; Fanout = 4; COMB Node = 'dda_module:inst\|test:inst5\|LessThan2~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.180 ns" { dda_module:inst|test:inst5|LessThan2~3 dda_module:inst|test:inst5|LessThan2~5 } "NODE_NAME" } } { "test.v" "" { Text "F:/THESIS/SOURCE/robot_CPLD/CPLD/test.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.069 ns) + CELL(0.591 ns) 16.834 ns dda_module:inst\|test:inst5\|acc\[9\] 9 REG LC_X10_Y6_N1 3 " "Info: 9: + IC(2.069 ns) + CELL(0.591 ns) = 16.834 ns; Loc. = LC_X10_Y6_N1; Fanout = 3; REG Node = 'dda_module:inst\|test:inst5\|acc\[9\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.660 ns" { dda_module:inst|test:inst5|LessThan2~5 dda_module:inst|test:inst5|acc[9] } "NODE_NAME" } } { "test.v" "" { Text "F:/THESIS/SOURCE/robot_CPLD/CPLD/test.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.255 ns ( 25.28 % ) " "Info: Total cell delay = 4.255 ns ( 25.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.579 ns ( 74.72 % ) " "Info: Total interconnect delay = 12.579 ns ( 74.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.834 ns" { dda_module:inst|test:inst5|Ntemp[1] dda_module:inst|test:inst5|Add2~37 dda_module:inst|test:inst5|Add2~27 dda_module:inst|test:inst5|Add2~22 dda_module:inst|test:inst5|Add2~40 dda_module:inst|test:inst5|LessThan2~2 dda_module:inst|test:inst5|LessThan2~3 dda_module:inst|test:inst5|LessThan2~5 dda_module:inst|test:inst5|acc[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "16.834 ns" { dda_module:inst|test:inst5|Ntemp[1] {} dda_module:inst|test:inst5|Add2~37 {} dda_module:inst|test:inst5|Add2~27 {} dda_module:inst|test:inst5|Add2~22 {} dda_module:inst|test:inst5|Add2~40 {} dda_module:inst|test:inst5|LessThan2~2 {} dda_module:inst|test:inst5|LessThan2~3 {} dda_module:inst|test:inst5|LessThan2~5 {} dda_module:inst|test:inst5|acc[9] {} } { 0.000ns 3.350ns 0.000ns 0.000ns 0.000ns 3.375ns 1.805ns 1.980ns 2.069ns } { 0.000ns 0.978ns 0.123ns 0.123ns 0.815ns 0.914ns 0.511ns 0.200ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.681 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 3.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_12 108 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 108; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "xuat_xung.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/xuat_xung.bdf" { { 176 -304 -136 192 "CLK" "" } { 168 -136 -80 184 "CLK" "" } { 96 512 600 112 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.918 ns) 3.681 ns dda_module:inst\|test:inst5\|acc\[9\] 2 REG LC_X10_Y6_N1 3 " "Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X10_Y6_N1; Fanout = 3; REG Node = 'dda_module:inst\|test:inst5\|acc\[9\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { CLK dda_module:inst|test:inst5|acc[9] } "NODE_NAME" } } { "test.v" "" { Text "F:/THESIS/SOURCE/robot_CPLD/CPLD/test.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.53 % ) " "Info: Total cell delay = 2.081 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 43.47 % ) " "Info: Total interconnect delay = 1.600 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { CLK dda_module:inst|test:inst5|acc[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { CLK {} CLK~combout {} dda_module:inst|test:inst5|acc[9] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 3.681 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 3.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_12 108 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 108; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "xuat_xung.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/xuat_xung.bdf" { { 176 -304 -136 192 "CLK" "" } { 168 -136 -80 184 "CLK" "" } { 96 512 600 112 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.918 ns) 3.681 ns dda_module:inst\|test:inst5\|Ntemp\[1\] 2 REG LC_X5_Y4_N7 3 " "Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X5_Y4_N7; Fanout = 3; REG Node = 'dda_module:inst\|test:inst5\|Ntemp\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { CLK dda_module:inst|test:inst5|Ntemp[1] } "NODE_NAME" } } { "test.v" "" { Text "F:/THESIS/SOURCE/robot_CPLD/CPLD/test.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.53 % ) " "Info: Total cell delay = 2.081 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 43.47 % ) " "Info: Total interconnect delay = 1.600 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { CLK dda_module:inst|test:inst5|Ntemp[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { CLK {} CLK~combout {} dda_module:inst|test:inst5|Ntemp[1] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { CLK dda_module:inst|test:inst5|acc[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { CLK {} CLK~combout {} dda_module:inst|test:inst5|acc[9] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { CLK dda_module:inst|test:inst5|Ntemp[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { CLK {} CLK~combout {} dda_module:inst|test:inst5|Ntemp[1] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "test.v" "" { Text "F:/THESIS/SOURCE/robot_CPLD/CPLD/test.v" 31 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "test.v" "" { Text "F:/THESIS/SOURCE/robot_CPLD/CPLD/test.v" 31 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.834 ns" { dda_module:inst|test:inst5|Ntemp[1] dda_module:inst|test:inst5|Add2~37 dda_module:inst|test:inst5|Add2~27 dda_module:inst|test:inst5|Add2~22 dda_module:inst|test:inst5|Add2~40 dda_module:inst|test:inst5|LessThan2~2 dda_module:inst|test:inst5|LessThan2~3 dda_module:inst|test:inst5|LessThan2~5 dda_module:inst|test:inst5|acc[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "16.834 ns" { dda_module:inst|test:inst5|Ntemp[1] {} dda_module:inst|test:inst5|Add2~37 {} dda_module:inst|test:inst5|Add2~27 {} dda_module:inst|test:inst5|Add2~22 {} dda_module:inst|test:inst5|Add2~40 {} dda_module:inst|test:inst5|LessThan2~2 {} dda_module:inst|test:inst5|LessThan2~3 {} dda_module:inst|test:inst5|LessThan2~5 {} dda_module:inst|test:inst5|acc[9] {} } { 0.000ns 3.350ns 0.000ns 0.000ns 0.000ns 3.375ns 1.805ns 1.980ns 2.069ns } { 0.000ns 0.978ns 0.123ns 0.123ns 0.815ns 0.914ns 0.511ns 0.200ns 0.591ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { CLK dda_module:inst|test:inst5|acc[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { CLK {} CLK~combout {} dda_module:inst|test:inst5|acc[9] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { CLK dda_module:inst|test:inst5|Ntemp[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { CLK {} CLK~combout {} dda_module:inst|test:inst5|Ntemp[1] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "dda_module:inst\|test:inst4\|Ntemp\[5\] PULSE_WR CLK 8.933 ns register " "Info: tsu for register \"dda_module:inst\|test:inst4\|Ntemp\[5\]\" (data pin = \"PULSE_WR\", clock pin = \"CLK\") is 8.933 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.281 ns + Longest pin register " "Info: + Longest pin to register delay is 12.281 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.667 ns) 1.667 ns PULSE_WR 1 PIN PIN_75 15 " "Info: 1: + IC(0.000 ns) + CELL(1.667 ns) = 1.667 ns; Loc. = PIN_75; Fanout = 15; PIN Node = 'PULSE_WR'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PULSE_WR } "NODE_NAME" } } { "xuat_xung.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/xuat_xung.bdf" { { 160 -304 -136 176 "PULSE_WR" "" } { 152 -136 -74 168 "PULSE_WR" "" } { 16 512 600 32 "PULSE_WR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.837 ns) + CELL(0.740 ns) 5.244 ns dda_module:inst\|test:inst4\|Equal0~0 2 COMB LC_X9_Y6_N7 85 " "Info: 2: + IC(2.837 ns) + CELL(0.740 ns) = 5.244 ns; Loc. = LC_X9_Y6_N7; Fanout = 85; COMB Node = 'dda_module:inst\|test:inst4\|Equal0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.577 ns" { PULSE_WR dda_module:inst|test:inst4|Equal0~0 } "NODE_NAME" } } { "test.v" "" { Text "F:/THESIS/SOURCE/robot_CPLD/CPLD/test.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.794 ns) + CELL(1.243 ns) 12.281 ns dda_module:inst\|test:inst4\|Ntemp\[5\] 3 REG LC_X6_Y6_N0 2 " "Info: 3: + IC(5.794 ns) + CELL(1.243 ns) = 12.281 ns; Loc. = LC_X6_Y6_N0; Fanout = 2; REG Node = 'dda_module:inst\|test:inst4\|Ntemp\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.037 ns" { dda_module:inst|test:inst4|Equal0~0 dda_module:inst|test:inst4|Ntemp[5] } "NODE_NAME" } } { "test.v" "" { Text "F:/THESIS/SOURCE/robot_CPLD/CPLD/test.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.650 ns ( 29.72 % ) " "Info: Total cell delay = 3.650 ns ( 29.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.631 ns ( 70.28 % ) " "Info: Total interconnect delay = 8.631 ns ( 70.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.281 ns" { PULSE_WR dda_module:inst|test:inst4|Equal0~0 dda_module:inst|test:inst4|Ntemp[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.281 ns" { PULSE_WR {} PULSE_WR~combout {} dda_module:inst|test:inst4|Equal0~0 {} dda_module:inst|test:inst4|Ntemp[5] {} } { 0.000ns 0.000ns 2.837ns 5.794ns } { 0.000ns 1.667ns 0.740ns 1.243ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "test.v" "" { Text "F:/THESIS/SOURCE/robot_CPLD/CPLD/test.v" 31 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.681 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 3.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_12 108 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 108; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "xuat_xung.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/xuat_xung.bdf" { { 176 -304 -136 192 "CLK" "" } { 168 -136 -80 184 "CLK" "" } { 96 512 600 112 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.918 ns) 3.681 ns dda_module:inst\|test:inst4\|Ntemp\[5\] 2 REG LC_X6_Y6_N0 2 " "Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X6_Y6_N0; Fanout = 2; REG Node = 'dda_module:inst\|test:inst4\|Ntemp\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { CLK dda_module:inst|test:inst4|Ntemp[5] } "NODE_NAME" } } { "test.v" "" { Text "F:/THESIS/SOURCE/robot_CPLD/CPLD/test.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.53 % ) " "Info: Total cell delay = 2.081 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 43.47 % ) " "Info: Total interconnect delay = 1.600 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { CLK dda_module:inst|test:inst4|Ntemp[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { CLK {} CLK~combout {} dda_module:inst|test:inst4|Ntemp[5] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.281 ns" { PULSE_WR dda_module:inst|test:inst4|Equal0~0 dda_module:inst|test:inst4|Ntemp[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.281 ns" { PULSE_WR {} PULSE_WR~combout {} dda_module:inst|test:inst4|Equal0~0 {} dda_module:inst|test:inst4|Ntemp[5] {} } { 0.000ns 0.000ns 2.837ns 5.794ns } { 0.000ns 1.667ns 0.740ns 1.243ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { CLK dda_module:inst|test:inst4|Ntemp[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { CLK {} CLK~combout {} dda_module:inst|test:inst4|Ntemp[5] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "NADV Data\[5\] 74373b:inst1\|17 13.031 ns register " "Info: tco from clock \"NADV\" to destination pin \"Data\[5\]\" through register \"74373b:inst1\|17\" is 13.031 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "NADV source 5.036 ns + Longest register " "Info: + Longest clock path from clock \"NADV\" to source register is 5.036 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns NADV 1 CLK PIN_57 6 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_57; Fanout = 6; CLK Node = 'NADV'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { NADV } "NODE_NAME" } } { "xuat_xung.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/xuat_xung.bdf" { { 112 -304 -136 128 "NADV" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.393 ns) + CELL(0.511 ns) 5.036 ns 74373b:inst1\|17 2 REG LC_X6_Y6_N1 2 " "Info: 2: + IC(3.393 ns) + CELL(0.511 ns) = 5.036 ns; Loc. = LC_X6_Y6_N1; Fanout = 2; REG Node = '74373b:inst1\|17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.904 ns" { NADV 74373b:inst1|17 } "NODE_NAME" } } { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 552 248 312 632 "17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.643 ns ( 32.63 % ) " "Info: Total cell delay = 1.643 ns ( 32.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.393 ns ( 67.37 % ) " "Info: Total interconnect delay = 3.393 ns ( 67.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.036 ns" { NADV 74373b:inst1|17 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.036 ns" { NADV {} NADV~combout {} 74373b:inst1|17 {} } { 0.000ns 0.000ns 3.393ns } { 0.000ns 1.132ns 0.511ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 552 248 312 632 "17" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.995 ns + Longest register pin " "Info: + Longest register to pin delay is 7.995 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74373b:inst1\|17 1 REG LC_X6_Y6_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X6_Y6_N1; Fanout = 2; REG Node = '74373b:inst1\|17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74373b:inst1|17 } "NODE_NAME" } } { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 552 248 312 632 "17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.575 ns) + CELL(0.511 ns) 3.086 ns inst8~0 2 COMB LC_X8_Y5_N2 8 " "Info: 2: + IC(2.575 ns) + CELL(0.511 ns) = 3.086 ns; Loc. = LC_X8_Y5_N2; Fanout = 8; COMB Node = 'inst8~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.086 ns" { 74373b:inst1|17 inst8~0 } "NODE_NAME" } } { "xuat_xung.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/xuat_xung.bdf" { { 296 776 840 344 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.587 ns) + CELL(2.322 ns) 7.995 ns Data\[5\] 3 PIN PIN_91 0 " "Info: 3: + IC(2.587 ns) + CELL(2.322 ns) = 7.995 ns; Loc. = PIN_91; Fanout = 0; PIN Node = 'Data\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.909 ns" { inst8~0 Data[5] } "NODE_NAME" } } { "xuat_xung.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/xuat_xung.bdf" { { 8 -312 -136 24 "Data\[15..0\]" "" } { 80 -136 -40 96 "Data\[7..0\]" "" } { 0 -136 -55 16 "Data\[15..0\]" "" } { 32 520 600 48 "Data\[7..0\]" "" } { 320 1136 1192 336 "Data\[0\]" "" } { 336 1136 1192 352 "Data\[1\]" "" } { 352 1136 1192 368 "Data\[2\]" "" } { 368 1136 1192 384 "Data\[3\]" "" } { 400 1136 1192 416 "Data\[4\]" "" } { 416 1136 1192 432 "Data\[5\]" "" } { 432 1136 1192 448 "Data\[6\]" "" } { 448 1136 1192 464 "Data\[7\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.833 ns ( 35.43 % ) " "Info: Total cell delay = 2.833 ns ( 35.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.162 ns ( 64.57 % ) " "Info: Total interconnect delay = 5.162 ns ( 64.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.995 ns" { 74373b:inst1|17 inst8~0 Data[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.995 ns" { 74373b:inst1|17 {} inst8~0 {} Data[5] {} } { 0.000ns 2.575ns 2.587ns } { 0.000ns 0.511ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.036 ns" { NADV 74373b:inst1|17 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.036 ns" { NADV {} NADV~combout {} 74373b:inst1|17 {} } { 0.000ns 0.000ns 3.393ns } { 0.000ns 1.132ns 0.511ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.995 ns" { 74373b:inst1|17 inst8~0 Data[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.995 ns" { 74373b:inst1|17 {} inst8~0 {} Data[5] {} } { 0.000ns 2.575ns 2.587ns } { 0.000ns 0.511ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "NOE Data\[5\] 9.372 ns Longest " "Info: Longest tpd from source pin \"NOE\" to destination pin \"Data\[5\]\" is 9.372 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns NOE 1 PIN PIN_67 1 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_67; Fanout = 1; PIN Node = 'NOE'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { NOE } "NODE_NAME" } } { "xuat_xung.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/xuat_xung.bdf" { { 232 -304 -136 248 "NOE" "" } { 224 -136 -80 240 "NOE" "" } { 312 712 776 328 "NOE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.131 ns) + CELL(0.200 ns) 4.463 ns inst8~0 2 COMB LC_X8_Y5_N2 8 " "Info: 2: + IC(3.131 ns) + CELL(0.200 ns) = 4.463 ns; Loc. = LC_X8_Y5_N2; Fanout = 8; COMB Node = 'inst8~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.331 ns" { NOE inst8~0 } "NODE_NAME" } } { "xuat_xung.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/xuat_xung.bdf" { { 296 776 840 344 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.587 ns) + CELL(2.322 ns) 9.372 ns Data\[5\] 3 PIN PIN_91 0 " "Info: 3: + IC(2.587 ns) + CELL(2.322 ns) = 9.372 ns; Loc. = PIN_91; Fanout = 0; PIN Node = 'Data\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.909 ns" { inst8~0 Data[5] } "NODE_NAME" } } { "xuat_xung.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/xuat_xung.bdf" { { 8 -312 -136 24 "Data\[15..0\]" "" } { 80 -136 -40 96 "Data\[7..0\]" "" } { 0 -136 -55 16 "Data\[15..0\]" "" } { 32 520 600 48 "Data\[7..0\]" "" } { 320 1136 1192 336 "Data\[0\]" "" } { 336 1136 1192 352 "Data\[1\]" "" } { 352 1136 1192 368 "Data\[2\]" "" } { 368 1136 1192 384 "Data\[3\]" "" } { 400 1136 1192 416 "Data\[4\]" "" } { 416 1136 1192 432 "Data\[5\]" "" } { 432 1136 1192 448 "Data\[6\]" "" } { 448 1136 1192 464 "Data\[7\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.654 ns ( 38.99 % ) " "Info: Total cell delay = 3.654 ns ( 38.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.718 ns ( 61.01 % ) " "Info: Total interconnect delay = 5.718 ns ( 61.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.372 ns" { NOE inst8~0 Data[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.372 ns" { NOE {} NOE~combout {} inst8~0 {} Data[5] {} } { 0.000ns 0.000ns 3.131ns 2.587ns } { 0.000ns 1.132ns 0.200ns 2.322ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "dda_module:inst\|74373b:inst18\|18 Data\[6\] NADV 10.434 ns register " "Info: th for register \"dda_module:inst\|74373b:inst18\|18\" (data pin = \"Data\[6\]\", clock pin = \"NADV\") is 10.434 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "NADV destination 15.221 ns + Longest register " "Info: + Longest clock path from clock \"NADV\" to destination register is 15.221 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns NADV 1 CLK PIN_57 6 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_57; Fanout = 6; CLK Node = 'NADV'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { NADV } "NODE_NAME" } } { "xuat_xung.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/xuat_xung.bdf" { { 112 -304 -136 128 "NADV" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.393 ns) + CELL(0.511 ns) 5.036 ns 74373b:inst1\|17 2 REG LC_X6_Y6_N1 2 " "Info: 2: + IC(3.393 ns) + CELL(0.511 ns) = 5.036 ns; Loc. = LC_X6_Y6_N1; Fanout = 2; REG Node = '74373b:inst1\|17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.904 ns" { NADV 74373b:inst1|17 } "NODE_NAME" } } { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 552 248 312 632 "17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.583 ns) + CELL(0.511 ns) 8.130 ns dda_module:inst\|inst22~0 3 COMB LC_X8_Y5_N8 4 " "Info: 3: + IC(2.583 ns) + CELL(0.511 ns) = 8.130 ns; Loc. = LC_X8_Y5_N8; Fanout = 4; COMB Node = 'dda_module:inst\|inst22~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.094 ns" { 74373b:inst1|17 dda_module:inst|inst22~0 } "NODE_NAME" } } { "dda_module.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/dda_module.bdf" { { 816 712 776 864 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.744 ns) + CELL(0.200 ns) 9.074 ns dda_module:inst\|inst21 4 COMB LC_X8_Y5_N1 8 " "Info: 4: + IC(0.744 ns) + CELL(0.200 ns) = 9.074 ns; Loc. = LC_X8_Y5_N1; Fanout = 8; COMB Node = 'dda_module:inst\|inst21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.944 ns" { dda_module:inst|inst22~0 dda_module:inst|inst21 } "NODE_NAME" } } { "dda_module.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/dda_module.bdf" { { 584 712 776 632 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.636 ns) + CELL(0.511 ns) 15.221 ns dda_module:inst\|74373b:inst18\|18 5 REG LC_X5_Y4_N4 1 " "Info: 5: + IC(5.636 ns) + CELL(0.511 ns) = 15.221 ns; Loc. = LC_X5_Y4_N4; Fanout = 1; REG Node = 'dda_module:inst\|74373b:inst18\|18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.147 ns" { dda_module:inst|inst21 dda_module:inst|74373b:inst18|18 } "NODE_NAME" } } { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 640 248 312 720 "18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.865 ns ( 18.82 % ) " "Info: Total cell delay = 2.865 ns ( 18.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.356 ns ( 81.18 % ) " "Info: Total interconnect delay = 12.356 ns ( 81.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.221 ns" { NADV 74373b:inst1|17 dda_module:inst|inst22~0 dda_module:inst|inst21 dda_module:inst|74373b:inst18|18 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "15.221 ns" { NADV {} NADV~combout {} 74373b:inst1|17 {} dda_module:inst|inst22~0 {} dda_module:inst|inst21 {} dda_module:inst|74373b:inst18|18 {} } { 0.000ns 0.000ns 3.393ns 2.583ns 0.744ns 5.636ns } { 0.000ns 1.132ns 0.511ns 0.511ns 0.200ns 0.511ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 640 248 312 720 "18" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.787 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.787 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Data\[6\] 1 PIN PIN_89 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_89; Fanout = 1; PIN Node = 'Data\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[6] } "NODE_NAME" } } { "xuat_xung.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/xuat_xung.bdf" { { 8 -312 -136 24 "Data\[15..0\]" "" } { 80 -136 -40 96 "Data\[7..0\]" "" } { 0 -136 -55 16 "Data\[15..0\]" "" } { 32 520 600 48 "Data\[7..0\]" "" } { 320 1136 1192 336 "Data\[0\]" "" } { 336 1136 1192 352 "Data\[1\]" "" } { 352 1136 1192 368 "Data\[2\]" "" } { 368 1136 1192 384 "Data\[3\]" "" } { 400 1136 1192 416 "Data\[4\]" "" } { 416 1136 1192 432 "Data\[5\]" "" } { 432 1136 1192 448 "Data\[6\]" "" } { 448 1136 1192 464 "Data\[7\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns Data~9 2 COMB IOC_X7_Y8_N1 5 " "Info: 2: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = IOC_X7_Y8_N1; Fanout = 5; COMB Node = 'Data~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.132 ns" { Data[6] Data~9 } "NODE_NAME" } } { "xuat_xung.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/xuat_xung.bdf" { { 8 -312 -136 24 "Data\[15..0\]" "" } { 80 -136 -40 96 "Data\[7..0\]" "" } { 0 -136 -55 16 "Data\[15..0\]" "" } { 32 520 600 48 "Data\[7..0\]" "" } { 320 1136 1192 336 "Data\[0\]" "" } { 336 1136 1192 352 "Data\[1\]" "" } { 352 1136 1192 368 "Data\[2\]" "" } { 368 1136 1192 384 "Data\[3\]" "" } { 400 1136 1192 416 "Data\[4\]" "" } { 416 1136 1192 432 "Data\[5\]" "" } { 432 1136 1192 448 "Data\[6\]" "" } { 448 1136 1192 464 "Data\[7\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.741 ns) + CELL(0.914 ns) 4.787 ns dda_module:inst\|74373b:inst18\|18 3 REG LC_X5_Y4_N4 1 " "Info: 3: + IC(2.741 ns) + CELL(0.914 ns) = 4.787 ns; Loc. = LC_X5_Y4_N4; Fanout = 1; REG Node = 'dda_module:inst\|74373b:inst18\|18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.655 ns" { Data~9 dda_module:inst|74373b:inst18|18 } "NODE_NAME" } } { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 640 248 312 720 "18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.046 ns ( 42.74 % ) " "Info: Total cell delay = 2.046 ns ( 42.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.741 ns ( 57.26 % ) " "Info: Total interconnect delay = 2.741 ns ( 57.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.787 ns" { Data[6] Data~9 dda_module:inst|74373b:inst18|18 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.787 ns" { Data[6] {} Data~9 {} dda_module:inst|74373b:inst18|18 {} } { 0.000ns 0.000ns 2.741ns } { 0.000ns 1.132ns 0.914ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.221 ns" { NADV 74373b:inst1|17 dda_module:inst|inst22~0 dda_module:inst|inst21 dda_module:inst|74373b:inst18|18 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "15.221 ns" { NADV {} NADV~combout {} 74373b:inst1|17 {} dda_module:inst|inst22~0 {} dda_module:inst|inst21 {} dda_module:inst|74373b:inst18|18 {} } { 0.000ns 0.000ns 3.393ns 2.583ns 0.744ns 5.636ns } { 0.000ns 1.132ns 0.511ns 0.511ns 0.200ns 0.511ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.787 ns" { Data[6] Data~9 dda_module:inst|74373b:inst18|18 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.787 ns" { Data[6] {} Data~9 {} dda_module:inst|74373b:inst18|18 {} } { 0.000ns 0.000ns 2.741ns } { 0.000ns 1.132ns 0.914ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 41 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "191 " "Info: Peak virtual memory: 191 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 16 16:57:45 2020 " "Info: Processing ended: Tue Jun 16 16:57:45 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
