{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1704241609074 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1704241609074 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan  3 03:56:48 2024 " "Processing started: Wed Jan  3 03:56:48 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1704241609074 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704241609074 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off controller -c controller " "Command: quartus_map --read_settings_files=on --write_settings_files=off controller -c controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704241609074 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1704241609211 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1704241609211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sadra/Documents/codes/SD/project4/q4/controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sadra/Documents/codes/SD/project4/q4/controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "../controller.v" "" { Text "/home/sadra/Documents/codes/SD/project4/q4/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704241615360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704241615360 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "controller " "Elaborating entity \"controller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1704241615390 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "ps controller.v(2) " "Verilog HDL warning at controller.v(2): object ps used but never assigned" {  } { { "../controller.v" "" { Text "/home/sadra/Documents/codes/SD/project4/q4/controller.v" 2 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1704241615390 "|controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ns controller.v(2) " "Verilog HDL or VHDL warning at controller.v(2): object \"ns\" assigned a value but never read" {  } { { "../controller.v" "" { Text "/home/sadra/Documents/codes/SD/project4/q4/controller.v" 2 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1704241615390 "|controller"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ps controller.v(7) " "Verilog HDL Always Construct warning at controller.v(7): variable \"ps\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../controller.v" "" { Text "/home/sadra/Documents/codes/SD/project4/q4/controller.v" 7 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1704241615390 "|controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 controller.v(8) " "Verilog HDL assignment warning at controller.v(8): truncated value with size 32 to match size of target (1)" {  } { { "../controller.v" "" { Text "/home/sadra/Documents/codes/SD/project4/q4/controller.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704241615390 "|controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 controller.v(10) " "Verilog HDL assignment warning at controller.v(10): truncated value with size 32 to match size of target (1)" {  } { { "../controller.v" "" { Text "/home/sadra/Documents/codes/SD/project4/q4/controller.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704241615390 "|controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 controller.v(11) " "Verilog HDL assignment warning at controller.v(11): truncated value with size 32 to match size of target (1)" {  } { { "../controller.v" "" { Text "/home/sadra/Documents/codes/SD/project4/q4/controller.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704241615390 "|controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 controller.v(13) " "Verilog HDL assignment warning at controller.v(13): truncated value with size 32 to match size of target (1)" {  } { { "../controller.v" "" { Text "/home/sadra/Documents/codes/SD/project4/q4/controller.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704241615390 "|controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ld_cnt0 controller.v(5) " "Verilog HDL Always Construct warning at controller.v(5): inferring latch(es) for variable \"ld_cnt0\", which holds its previous value in one or more paths through the always construct" {  } { { "../controller.v" "" { Text "/home/sadra/Documents/codes/SD/project4/q4/controller.v" 5 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1704241615390 "|controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cnt0 controller.v(5) " "Verilog HDL Always Construct warning at controller.v(5): inferring latch(es) for variable \"cnt0\", which holds its previous value in one or more paths through the always construct" {  } { { "../controller.v" "" { Text "/home/sadra/Documents/codes/SD/project4/q4/controller.v" 5 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1704241615390 "|controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "outvalid controller.v(5) " "Verilog HDL Always Construct warning at controller.v(5): inferring latch(es) for variable \"outvalid\", which holds its previous value in one or more paths through the always construct" {  } { { "../controller.v" "" { Text "/home/sadra/Documents/codes/SD/project4/q4/controller.v" 5 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1704241615390 "|controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ld_cnt1 controller.v(5) " "Verilog HDL Always Construct warning at controller.v(5): inferring latch(es) for variable \"ld_cnt1\", which holds its previous value in one or more paths through the always construct" {  } { { "../controller.v" "" { Text "/home/sadra/Documents/codes/SD/project4/q4/controller.v" 5 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1704241615390 "|controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cnt1 controller.v(5) " "Verilog HDL Always Construct warning at controller.v(5): inferring latch(es) for variable \"cnt1\", which holds its previous value in one or more paths through the always construct" {  } { { "../controller.v" "" { Text "/home/sadra/Documents/codes/SD/project4/q4/controller.v" 5 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1704241615390 "|controller"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ps.seq 0 controller.v(2) " "Net \"ps.seq\" at controller.v(2) has no driver or initial value, using a default initial value '0'" {  } { { "../controller.v" "" { Text "/home/sadra/Documents/codes/SD/project4/q4/controller.v" 2 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1704241615390 "|controller"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ps.nt 0 controller.v(2) " "Net \"ps.nt\" at controller.v(2) has no driver or initial value, using a default initial value '0'" {  } { { "../controller.v" "" { Text "/home/sadra/Documents/codes/SD/project4/q4/controller.v" 2 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1704241615390 "|controller"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ps.trns 0 controller.v(2) " "Net \"ps.trns\" at controller.v(2) has no driver or initial value, using a default initial value '0'" {  } { { "../controller.v" "" { Text "/home/sadra/Documents/codes/SD/project4/q4/controller.v" 2 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1704241615390 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt1 controller.v(5) " "Inferred latch for \"cnt1\" at controller.v(5)" {  } { { "../controller.v" "" { Text "/home/sadra/Documents/codes/SD/project4/q4/controller.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704241615390 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ld_cnt1 controller.v(5) " "Inferred latch for \"ld_cnt1\" at controller.v(5)" {  } { { "../controller.v" "" { Text "/home/sadra/Documents/codes/SD/project4/q4/controller.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704241615390 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outvalid controller.v(5) " "Inferred latch for \"outvalid\" at controller.v(5)" {  } { { "../controller.v" "" { Text "/home/sadra/Documents/codes/SD/project4/q4/controller.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704241615390 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt0 controller.v(5) " "Inferred latch for \"cnt0\" at controller.v(5)" {  } { { "../controller.v" "" { Text "/home/sadra/Documents/codes/SD/project4/q4/controller.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704241615390 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ld_cnt0 controller.v(5) " "Inferred latch for \"ld_cnt0\" at controller.v(5)" {  } { { "../controller.v" "" { Text "/home/sadra/Documents/codes/SD/project4/q4/controller.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704241615390 "|controller"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ld_cnt1 GND " "Pin \"ld_cnt1\" is stuck at GND" {  } { { "../controller.v" "" { Text "/home/sadra/Documents/codes/SD/project4/q4/controller.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704241615645 "|controller|ld_cnt1"} { "Warning" "WMLS_MLS_STUCK_PIN" "cnt1 GND " "Pin \"cnt1\" is stuck at GND" {  } { { "../controller.v" "" { Text "/home/sadra/Documents/codes/SD/project4/q4/controller.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704241615645 "|controller|cnt1"} { "Warning" "WMLS_MLS_STUCK_PIN" "ld_cnt0 GND " "Pin \"ld_cnt0\" is stuck at GND" {  } { { "../controller.v" "" { Text "/home/sadra/Documents/codes/SD/project4/q4/controller.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704241615645 "|controller|ld_cnt0"} { "Warning" "WMLS_MLS_STUCK_PIN" "cnt0 GND " "Pin \"cnt0\" is stuck at GND" {  } { { "../controller.v" "" { Text "/home/sadra/Documents/codes/SD/project4/q4/controller.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704241615645 "|controller|cnt0"} { "Warning" "WMLS_MLS_STUCK_PIN" "outvalid GND " "Pin \"outvalid\" is stuck at GND" {  } { { "../controller.v" "" { Text "/home/sadra/Documents/codes/SD/project4/q4/controller.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704241615645 "|controller|outvalid"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1704241615645 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1704241615698 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704241615698 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "w " "No output dependent on input pin \"w\"" {  } { { "../controller.v" "" { Text "/home/sadra/Documents/codes/SD/project4/q4/controller.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1704241615716 "|controller|w"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "co " "No output dependent on input pin \"co\"" {  } { { "../controller.v" "" { Text "/home/sadra/Documents/codes/SD/project4/q4/controller.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1704241615716 "|controller|co"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "carry " "No output dependent on input pin \"carry\"" {  } { { "../controller.v" "" { Text "/home/sadra/Documents/codes/SD/project4/q4/controller.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1704241615716 "|controller|carry"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1704241615716 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8 " "Implemented 8 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1704241615716 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1704241615716 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1704241615716 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "424 " "Peak virtual memory: 424 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1704241615720 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan  3 03:56:55 2024 " "Processing ended: Wed Jan  3 03:56:55 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1704241615720 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1704241615720 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1704241615720 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1704241615720 ""}
