#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Tue Oct 15 20:49:06 2024
# Process ID: 4727
# Current directory: /home/user/download/XVCU_TRD-dev/host/app/CIS_DVS_store_t
# Command line: vivado
# Log file: /home/user/download/XVCU_TRD-dev/host/app/CIS_DVS_store_t/vivado.log
# Journal file: /home/user/download/XVCU_TRD-dev/host/app/CIS_DVS_store_t/vivado.jou
# Running On: workstation, OS: Linux, CPU Frequency: 3000.000 MHz, CPU Physical cores: 32, Host memory: 66502 MB
#-----------------------------------------------------------
start_gui
open_project /home/user/download/cis_dvs_project_skh/vivado_project/CIS_DVS.xpr
open_bd_design {/home/user/download/cis_dvs_project_skh/vivado_project/CIS_DVS.srcs/sources_1/bd/CIS_DVS/CIS_DVS.bd}
update_compile_order -fileset sources_1
delete_bd_objs [get_bd_intf_nets dvs_stream/mipi_rx_subsystem_top_0_m00_axis] [get_bd_intf_nets dvs_stream/Spatial_Filter_Top_W_0_AXIW] [get_bd_cells dvs_stream/Spatial_Filter_Top_W_0]
set_property  ip_repo_paths  {/home/user/download/cis_dvs_project_skh/ip /media/user/F64A-4169/DVS_3x3_V3 /media/user/20231122/DVSFilter} [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:Spatial_Filter_Top_With_Internal_Memory:1.0 dvs_stream/Spatial_Filter_Top_W_0
endgroup
ipx::edit_ip_in_project -upgrade true -name Spatial_Filter_Top_With_Internal_Memory_v1_0_project -directory /home/user/download/cis_dvs_project_skh/vivado_project/CIS_DVS.tmp/Spatial_Filter_Top_With_Internal_Memory_v1_0_project /media/user/F64A-4169/DVS_3x3_V3/component.xml
update_compile_order -fileset sources_1
current_project CIS_DVS
set_property location {3.5 1859 303} [get_bd_cells dvs_stream/Spatial_Filter_Top_W_0]
delete_bd_objs [get_bd_cells dvs_stream/Spatial_Filter_Top_W_0]
set_property  ip_repo_paths  {/media/user/F64A-4169/DVS_3x3_V3 /media/user/20231122/DVSFilter} [current_project]
update_ip_catalog
set_property  ip_repo_paths  /media/user/20231122/DVSFilter [current_project]
update_ip_catalog
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
set_property  ip_repo_paths  /media/user/F64A-4169/DVS_3x3_V3 [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:Spatial_Filter_Top_With_Internal_Memory:1.0 dvs_stream/Spatial_Filter_Top_W_0
endgroup
move_bd_cells [get_bd_cells /] [get_bd_cells dvs_stream/Spatial_Filter_Top_W_0]
undo
move_bd_cells [get_bd_cells /] [get_bd_cells dvs_stream/Spatial_Filter_Top_W_0]
undo
undo
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:Spatial_Filter_Top_With_Internal_Memory:1.0 dvs_stream/Spatial_Filter_Top_W_0
endgroup
connect_bd_intf_net [get_bd_intf_pins dvs_stream/mipi_rx_subsystem_top_0/m00_axis] [get_bd_intf_pins dvs_stream/Spatial_Filter_Top_W_0/AXIR]
connect_bd_intf_net [get_bd_intf_pins dvs_stream/Spatial_Filter_Top_W_0/AXIW] [get_bd_intf_pins dvs_stream/axi_dma_0/S_AXIS_S2MM]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/base_clocking/clk_wiz_0/clk_out300 (300 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins dvs_stream/Spatial_Filter_Top_W_0/clk]
regenerate_bd_layout
validate_bd_design
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 32
wait_on_run synth_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 32
wait_on_run impl_1
current_project Spatial_Filter_Top_With_Internal_Memory_v1_0_project
close_project
delete_bd_objs [get_bd_intf_nets dvs_stream/mipi_rx_subsystem_top_0_m00_axis] [get_bd_intf_nets dvs_stream/Spatial_Filter_Top_W_0_AXIW] [get_bd_cells dvs_stream/Spatial_Filter_Top_W_0]
update_ip_catalog -rebuild
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
set_property  ip_repo_paths  /home/user/download/DVS_3x3_V3 [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:Spatial_Filter_Top_With_Internal_Memory:1.0 dvs_stream/Spatial_Filter_Top_W_0
endgroup
connect_bd_intf_net [get_bd_intf_pins dvs_stream/Spatial_Filter_Top_W_0/AXIR] [get_bd_intf_pins dvs_stream/mipi_rx_subsystem_top_0/m00_axis]
connect_bd_intf_net [get_bd_intf_pins dvs_stream/Spatial_Filter_Top_W_0/AXIW] [get_bd_intf_pins dvs_stream/axi_dma_0/S_AXIS_S2MM]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/base_clocking/clk_wiz_0/clk_out300 (300 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins dvs_stream/Spatial_Filter_Top_W_0/clk]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 32
wait_on_run impl_1
delete_bd_objs [get_bd_intf_nets dvs_stream/Spatial_Filter_Top_W_0_AXIW] [get_bd_intf_nets dvs_stream/mipi_rx_subsystem_top_0_m00_axis] [get_bd_cells dvs_stream/Spatial_Filter_Top_W_0]
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
set_property  ip_repo_paths  /media/user/F64A-4169/DVS_3x3_V3 [current_project]
update_ip_catalog
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
set_property  ip_repo_paths  /home/user/download/ip_temp [current_project]
update_ip_catalog
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
set_property  ip_repo_paths  /home/user/download/ip_temp/xilinx.com_user_Spatial_Filter_Top_With_Internal_Memory_1.0 [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:Spatial_Filter_Top_With_Internal_Memory:1.0 dvs_stream/Spatial_Filter_Top_W_0
endgroup
connect_bd_intf_net [get_bd_intf_pins dvs_stream/Spatial_Filter_Top_W_0/AXIR] [get_bd_intf_pins dvs_stream/mipi_rx_subsystem_top_0/m00_axis]
connect_bd_intf_net [get_bd_intf_pins dvs_stream/Spatial_Filter_Top_W_0/AXIW] [get_bd_intf_pins dvs_stream/axi_dma_0/S_AXIS_S2MM]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/base_clocking/clk_wiz_0/clk_out300 (300 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins dvs_stream/Spatial_Filter_Top_W_0/clk]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 32
wait_on_run impl_1
