# 4-4-Systolic-Array-For-Matrix-Multiplication
This project implements matrix multiplication on an FPGA using a systolic array architecture. The design uses parallel processing capabilities of FPGAs, providing high-performance results. This project can be used for deep learning accelerators.
