LISA auto/RW-G+RW-R3I+RW-R3I
(*
 * Result: Sometimes
 * 
 * Process 0 starts (t=100000).
 * 
 * P0 advances one grace period (t=200000).
 * 
 * P1 is unordered, therefore cycle is allowed.
 * Skipping remainder of analysis.
 *)
{
}
 P0            | P1            | P2            ;
 r[once] r1 x0 | f[lock]       | f[lock]       ;
 call[sync]    | w[once] x2 1  | w[once] x0 1  ;
 w[once] x1 1  | f[unlock]     | f[unlock]     ;
               | f[lock]       | f[lock]       ;
               | r[once] r1 x1 | r[once] r1 x2 ;
               | f[unlock]     | f[unlock]     ;
exists
(0:r1=1 /\ 1:r1=1 /\ 2:r1=1)
