
---------- Begin Simulation Statistics ----------
final_tick                               10901282128400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 198587                       # Simulator instruction rate (inst/s)
host_mem_usage                               17079136                       # Number of bytes of host memory used
host_op_rate                                   209012                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     5.04                       # Real time elapsed on the host
host_tick_rate                              268446469                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000026                       # Number of instructions simulated
sim_ops                                       1052531                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001352                       # Number of seconds simulated
sim_ticks                                  1351832400                       # Number of ticks simulated
system.cpu.Branches                                 6                       # Number of branches fetched
system.cpu.committedInsts                          23                       # Number of instructions committed
system.cpu.committedOps                            25                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               25                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         25                       # Number of busy cycles
system.cpu.num_cc_register_reads                   15                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                  15                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            6                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    20                       # Number of integer alu accesses
system.cpu.num_int_insts                           20                       # number of integer instructions
system.cpu.num_int_register_reads                  27                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 21                       # number of times the integer registers were written
system.cpu.num_load_insts                           7                       # Number of load instructions
system.cpu.num_mem_refs                             7                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        18     72.00%     72.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::MemRead                        7     28.00%    100.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         25                       # Class of executed instruction
system.cpu.workload.numSyscalls                     1                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        62759                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        133991                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads            556458                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes           556581                       # number of cc regfile writes
system.switch_cpus.committedInsts             1000003                       # Number of Instructions Simulated
system.switch_cpus.committedOps               1052506                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       3.379546                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 3.379546                       # CPI: Total CPI of All Threads
system.switch_cpus.idleCycles                    8481                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts          485                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           223041                       # Number of branches executed
system.switch_cpus.iew.exec_nop                    27                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.429295                       # Inst execution rate
system.switch_cpus.iew.exec_refs               743048                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores              12895                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles            7523                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts        344332                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           55                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts        13304                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts      1072533                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts        730153                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts          487                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts       1450825                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents              0                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles            474                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles             1                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents            4                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect          286                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect          199                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers           1350988                       # num instructions consuming a value
system.switch_cpus.iew.wb_count               1060091                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.591981                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers            799759                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.313678                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                1060207                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads          1574596                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes          876728                       # number of integer regfile writes
system.switch_cpus.ipc                       0.295898                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.295898                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass           49      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu        707723     48.76%     48.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult           37      0.00%     48.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             1      0.00%     48.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     48.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     48.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            1      0.00%     48.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     48.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     48.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     48.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc           25      0.00%     48.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     48.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            6      0.00%     48.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     48.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu           10      0.00%     48.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            8      0.00%     48.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     48.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc           30      0.00%     48.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     48.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     48.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     48.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     48.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     48.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     48.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     48.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     48.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     48.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     48.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     48.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     48.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     48.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     48.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     48.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     48.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     48.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     48.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     48.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     48.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     48.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     48.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     48.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     48.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     48.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     48.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     48.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     48.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     48.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       730495     50.33%     99.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite        12930      0.89%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total        1451315                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              562050                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.387269                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           56495     10.05%     10.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     10.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     10.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     10.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     10.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     10.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     10.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     10.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     10.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     10.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     10.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     10.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     10.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     10.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              2      0.00%     10.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     10.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     10.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     10.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     10.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     10.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     10.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     10.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     10.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     10.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     10.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     10.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     10.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     10.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     10.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     10.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     10.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     10.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     10.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     10.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     10.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     10.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     10.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     10.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     10.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     10.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     10.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     10.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     10.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     10.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     10.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         505146     89.88%     99.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite           407      0.07%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        2013148                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads      6836294                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      1060007                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      1092066                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded            1072451                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued           1451315                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded           55                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined        19866                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued          841                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved           30                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined        19592                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples      3371075                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.430520                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     0.789143                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      2421291     71.83%     71.83% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       580539     17.22%     89.05% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       239548      7.11%     96.15% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       127117      3.77%     99.92% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4         2571      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5            9      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      3371075                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.429440                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses            168                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads          299                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses           84                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes          310                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads          188                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores           82                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads       344332                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores        13304                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         2210580                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes             25                       # number of misc regfile writes
system.switch_cpus.numCycles                  3379556                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.timesIdled                      69                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads               73                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes             110                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       123623                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          157                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       247603                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            157                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data            3                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data       105293                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           105296                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            3                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data       105293                       # number of overall hits
system.cpu.dcache.overall_hits::total          105296                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            5                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       251977                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         251982                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            5                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       251977                       # number of overall misses
system.cpu.dcache.overall_misses::total        251982                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  15574403999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  15574403999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  15574403999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  15574403999                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            8                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data       357270                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       357278                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            8                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data       357270                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       357278                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.625000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.705285                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.705283                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.625000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.705285                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.705283                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 61808.831754                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61807.605301                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 61808.831754                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61807.605301                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      1743074                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         3819                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             84857                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              84                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    20.541311                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    45.464286                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       123623                       # number of writebacks
system.cpu.dcache.writebacks::total            123623                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       128097                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       128097                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       128097                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       128097                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       123880                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       123880                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       123880                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       123880                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   7005945600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   7005945600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   7005945600                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   7005945600                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.346741                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.346733                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.346741                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.346733                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 56554.291250                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 56554.291250                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 56554.291250                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 56554.291250                       # average overall mshr miss latency
system.cpu.dcache.replacements                 123623                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            3                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data        93277                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           93280                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            5                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       251428                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        251433                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  15558308800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  15558308800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            8                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data       344705                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       344713                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.625000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.729401                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.729398                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 61879.777909                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 61878.547366                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       127559                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       127559                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       123869                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       123869                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   7005117600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7005117600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.359348                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.359340                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 56552.628987                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 56552.628987                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data        12016                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          12016                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data          549                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          549                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data     16095199                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     16095199                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data        12565                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        12565                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.043693                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.043693                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 29317.302368                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 29317.302368                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          538                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          538                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data           11                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           11                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data       828000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       828000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000875                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000875                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 75272.727273                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 75272.727273                       # average WriteReq mshr miss latency
system.cpu.dcache.SwapReq_hits::.switch_cpus.data           12                       # number of SwapReq hits
system.cpu.dcache.SwapReq_hits::total              12                       # number of SwapReq hits
system.cpu.dcache.SwapReq_accesses::.switch_cpus.data           12                       # number of SwapReq accesses(hits+misses)
system.cpu.dcache.SwapReq_accesses::total           12                       # number of SwapReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 10901282128400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.519593                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              216147                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            123623                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              1.748437                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      10899930298800                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.932211                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   254.587382                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.003641                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.994482                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998123                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          255                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2982199                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2982199                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 10901282128400                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             2                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 10901282128400                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 10901282128400                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 10901282128400                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 10901282128400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           20                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst       159672                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           159692                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           20                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst       159672                       # number of overall hits
system.cpu.icache.overall_hits::total          159692                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            3                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          127                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            130                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            3                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          127                       # number of overall misses
system.cpu.icache.overall_misses::total           130                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      8467593                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      8467593                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      8467593                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      8467593                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           23                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst       159799                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       159822                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           23                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst       159799                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       159822                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.130435                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000795                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000813                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.130435                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000795                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000813                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 66673.960630                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65135.330769                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 66673.960630                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65135.330769                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         4862                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                41                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   118.585366                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           35                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           35                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           35                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           35                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           92                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           92                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           92                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           92                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      7042394                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      7042394                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      7042394                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      7042394                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000576                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000576                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000576                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000576                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 76547.760870                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 76547.760870                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 76547.760870                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 76547.760870                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           20                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst       159672                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          159692                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            3                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          127                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           130                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      8467593                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      8467593                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           23                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst       159799                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       159822                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.130435                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000795                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000813                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 66673.960630                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65135.330769                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           35                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           35                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           92                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           92                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      7042394                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      7042394                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000576                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000576                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 76547.760870                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 76547.760870                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 10901282128400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            14.684988                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      10899930296400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     2.999993                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    11.684994                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.005859                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.022822                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.028682                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           95                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           88                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.185547                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1278671                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1278671                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 10901282128400                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             2                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 10901282128400                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 10901282128400                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 10901282128400                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 10901282128400                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 10899930306000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF   1351822400                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.data        53115                       # number of demand (read+write) hits
system.l2.demand_hits::total                    53115                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data        53115                       # number of overall hits
system.l2.overall_hits::total                   53115                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  5                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           92                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        70765                       # number of demand (read+write) misses
system.l2.demand_misses::total                  70865                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 3                       # number of overall misses
system.l2.overall_misses::.cpu.data                 5                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           92                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        70765                       # number of overall misses
system.l2.overall_misses::total                 70865                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      6966400                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   6482028800                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       6488995200                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      6966400                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   6482028800                       # number of overall miss cycles
system.l2.overall_miss_latency::total      6488995200                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                5                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           92                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       123880                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               123980                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               5                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           92                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       123880                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              123980                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.571238                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.571584                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.571238                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.571584                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 75721.739130                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 91599.361266                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91568.407535                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 75721.739130                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 91599.361266                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91568.407535                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                      3658                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks                2612                       # number of writebacks
system.l2.writebacks::total                      2612                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.data         3319                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                3319                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data         3319                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               3319                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst           92                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        67446                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             67538                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher         3816                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           92                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        67446                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            71354                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      6515400                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   5896775400                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   5903290800                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher    442735821                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      6515400                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   5896775400                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   6346026621                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.544446                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.544749                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.544446                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.575528                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 70819.565217                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 87429.579219                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 87406.953123                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 116020.917453                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 70819.565217                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 87429.579219                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 88937.223155                       # average overall mshr miss latency
system.l2.replacements                          62759                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         6687                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             6687                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         6687                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         6687                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       116936                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           116936                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       116936                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       116936                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher         3816                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total           3816                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher    442735821                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total    442735821                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 116020.917453                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 116020.917453                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_misses::.switch_cpus.data           11                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  11                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data       814800                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        814800                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data           11                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                11                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 74072.727273                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 74072.727273                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.switch_cpus.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.switch_cpus.data           10                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             10                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data       742200                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       742200                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.909091                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.909091                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data        74220                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        74220                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            3                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           92                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               95                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      6966400                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      6966400                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            3                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           92                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             95                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 75721.739130                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 73330.526316                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           92                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           92                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      6515400                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      6515400                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.968421                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 70819.565217                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70819.565217                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        53115                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             53115                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            5                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data        70754                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           70759                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   6481214000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   6481214000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data       123869                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        123874                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.571200                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.571218                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 91602.086101                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91595.613279                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus.data         3318                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         3318                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        67436                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        67436                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   5896033200                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   5896033200                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.544414                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.544392                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 87431.538051                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 87431.538051                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 10901282128400                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                    9088                       # number of hwpf issued
system.l2.prefetcher.pfIdentified                9776                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                  287                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                  2360                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 10901282128400                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7593.872448                       # Cycle average of tags in use
system.l2.tags.total_refs                      172308                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    119192                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.445634                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              10899930714000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    7593.734617                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher     0.137830                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.926970                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.000017                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.926986                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8118                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          477                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         3111                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4521                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.990967                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   4088958                       # Number of tag accesses
system.l2.tags.data_accesses                  4088958                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 10901282128400                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples      5224.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples      7318.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       184.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    134946.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000016842                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000016047954                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          325                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          325                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              189825                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               4890                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       71224                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2612                       # Number of write requests accepted
system.mem_ctrls.readBursts                    142448                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     5224                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       7.45                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       2.51                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                142448                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 5224                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    7533                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    9239                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   15811                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   18033                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   19977                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   19749                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   15836                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   14595                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    8214                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    6465                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   2250                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   1667                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    676                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    751                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    555                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    446                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                    226                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                    150                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    116                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    101                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                     15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          325                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     438.240000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     29.935402                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   7245.426359                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095          324     99.69%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::126976-131071            1      0.31%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           325                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          325                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             16                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              325    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           325                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 9116672                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               334336                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   6743.94                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    247.32                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    1351754000                       # Total gap between requests
system.mem_ctrls.avgGap                      18307.52                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.l2.prefetcher       468352                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst        11776                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data      8636544                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       332800                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.l2.prefetcher 346457149.569724798203                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 8711139.043567826971                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 6388768311.811434745789                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 246184364.274742931128                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher         7318                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst          184                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data       134946                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         5224                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher    598848014                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst      6012768                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data   6514785706                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks   3410127846                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     81832.20                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     32678.09                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     48276.98                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks    652780.98                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst          384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data          640                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.l2.prefetcher       468352                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst        11776                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data      8636416                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       9117568                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst          384                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst        11776                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        12160                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       334336                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       334336                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher         3659                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst           92                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data        67472                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          71231                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         2612                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          2612                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       284059                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data       473431                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.l2.prefetcher    346457150                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.inst      8711139                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data   6388673626                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       6744599404                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       284059                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst      8711139                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      8995198                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    247320600                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       247320600                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    247320600                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       284059                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data       473431                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher    346457150                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst      8711139                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data   6388673626                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      6991920004                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               142448                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                5200                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         9518                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         8518                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         8414                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         9358                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         8634                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         8474                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         9358                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         8874                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         9190                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         9116                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         8810                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         8070                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         9276                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         8954                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         8794                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         9090                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          266                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          382                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          304                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          234                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          354                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          368                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          288                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          402                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          338                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          270                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          348                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          344                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          268                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          386                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          338                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          310                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              4720537272                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             534464896                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         7119646488                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                33138.67                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3752.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           49980.67                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              105904                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               3621                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            74.35                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           69.63                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        38109                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   247.912042                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   180.650377                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   267.685314                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127           68      0.18%      0.18% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        28580     75.00%     75.17% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         3315      8.70%     83.87% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1091      2.86%     86.74% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          661      1.73%     88.47% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          528      1.39%     89.86% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          339      0.89%     90.74% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          262      0.69%     91.43% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         3265      8.57%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        38109                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               9116672                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             332800                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             6743.936600                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              246.184364                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 17057.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   40.98                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead               39.54                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               1.44                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               74.18                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 10901282128400                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    200197775.232000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    98779166.640000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   470895030.144000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  13217875.776000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 111517289.184000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 705515949.600000                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 6912602.256000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  1607035688.831999                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1188.783231                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE     10084784                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF     44980000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   1296757616                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy    201451513.536000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    99397999.008000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   471887809.344000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy  13238226.624000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 111517289.184000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 706512420.768000                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 6075493.536000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  1610080752.000000                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower  1191.035776                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE      8399852                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF     44980000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   1298442548                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 10901282128400                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              71218                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2612                       # Transaction distribution
system.membus.trans_dist::CleanEvict            60147                       # Transaction distribution
system.membus.trans_dist::ReadExReq                10                       # Transaction distribution
system.membus.trans_dist::ReadExResp               10                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          71222                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       205219                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 205219                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      9451520                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 9451520                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             71232                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   71232    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               71232                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 10901282128400                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           202517623                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              15.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          654461081                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             48.4                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups          230318                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted       229564                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect          504                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups       167281                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits          167125                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     99.906744                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed             262                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect           19                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups           72                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses           72                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted           11                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts        19310                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls           25                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts          469                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples      3365867                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     0.312700                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     1.013033                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0      3050191     90.62%     90.62% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1        20646      0.61%     91.23% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2        39988      1.19%     92.42% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3        68283      2.03%     94.45% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4       186759      5.55%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            4                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total      3365867                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted      1000004                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted        1052507                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs              350798                       # Number of memory references committed
system.switch_cpus.commit.loads                338216                       # Number of loads committed
system.switch_cpus.commit.amos                     12                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                  12                       # Number of memory barriers committed
system.switch_cpus.commit.branches             221543                       # Number of branches committed
system.switch_cpus.commit.vector                   54                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer              880411                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls            41                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass           14      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu       701658     66.67%     66.67% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult            5      0.00%     66.67% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd            6      0.00%     66.67% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu           10      0.00%     66.67% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp            8      0.00%     66.67% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc            8      0.00%     66.67% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead       338216     32.13%     98.80% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite        12582      1.20%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total      1052507                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples       186759                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles            58110                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles       3174669                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles             52615                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles         85202                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles            474                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved       165588                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred            55                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts        1077528                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts          1629                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.instHits                     0                       # ITB inst hits
system.switch_cpus.dtb.instMisses                   0                       # ITB inst misses
system.switch_cpus.dtb.readHits                     0                       # DTB read hits
system.switch_cpus.dtb.readMisses                   0                       # DTB read misses
system.switch_cpus.dtb.writeHits                    0                       # DTB write hits
system.switch_cpus.dtb.writeMisses                  0                       # DTB write misses
system.switch_cpus.dtb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.dtb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.dtb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 10901282128400                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 10901282128400                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles         3015                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts                1038898                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches              230318                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches       167387                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles               3366414                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles            1054                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.miscStallCycles          483                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus.fetch.pendingTrapStallCycles          348                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.icacheWaitRetryStallCycles          288                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.cacheLines            159804                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes            83                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples      3371075                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      0.324754                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     1.390095                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0          3121017     92.58%     92.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1            64021      1.90%     94.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2            45047      1.34%     95.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3             9852      0.29%     96.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4            13653      0.41%     96.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5             4341      0.13%     96.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6            12070      0.36%     97.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7            46229      1.37%     98.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8            54845      1.63%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total      3371075                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.068150                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.307407                       # Number of inst fetches per cycle
system.switch_cpus.itb.instHits                     0                       # ITB inst hits
system.switch_cpus.itb.instMisses                   0                       # ITB inst misses
system.switch_cpus.itb.readHits                     0                       # DTB read hits
system.switch_cpus.itb.readMisses                   0                       # DTB read misses
system.switch_cpus.itb.writeHits                    0                       # DTB write hits
system.switch_cpus.itb.writeMisses                  0                       # DTB write misses
system.switch_cpus.itb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.itb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.itb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 10901282128400                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 10901282128400                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads                  24                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads            6086                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation            4                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores            707                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads           10                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache          71952                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF   1351832400                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles            474                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles           103821                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles         2896772                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles         5227                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles             90614                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles        274162                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts        1073104                       # Number of instructions processed by rename
system.switch_cpus.rename.squashedInsts           559                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents           362                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          55905                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.fullRegistersEvents       263926                       # Number of times there has been no free registers
system.switch_cpus.rename.renamedOperands      1450363                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups             1761516                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups          1197964                       # Number of integer rename lookups
system.switch_cpus.rename.vecLookups              194                       # Number of vector rename lookups
system.switch_cpus.rename.committedMaps       1423798                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps            26356                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing              53                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing            7                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            503401                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                  4250912                       # The number of ROB reads
system.switch_cpus.rob.writes                 2148980                       # The number of ROB writes
system.switch_cpus.thread_0.numInsts          1000003                       # Number of Instructions committed
system.switch_cpus.thread_0.numOps            1052506                       # Number of Ops committed
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp            123963                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         9299                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       116936                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           60147                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq             6220                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq               11                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp              11                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            95                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       123874                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          190                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       371387                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                371577                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        12160                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     31680256                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               31692416                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           68979                       # Total snoops (count)
system.tol2bus.snoopTraffic                    334336                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           192959                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000814                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.028513                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 192802     99.92%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    157      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             192959                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 10901282128400                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          296834800                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             22.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            184000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         247748000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            18.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               10921876952800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 163484                       # Simulator instruction rate (inst/s)
host_mem_usage                               17079136                       # Number of bytes of host memory used
host_op_rate                                   183627                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    67.29                       # Real time elapsed on the host
host_tick_rate                              306082492                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11000023                       # Number of instructions simulated
sim_ops                                      12355391                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.020595                       # Number of seconds simulated
sim_ticks                                 20594824400                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     2                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       720727                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1440964                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads           5113998                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          5104640                       # number of cc regfile writes
system.switch_cpus.committedInsts             9999997                       # Number of Instructions Simulated
system.switch_cpus.committedOps              11302860                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       5.148708                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 5.148708                       # CPI: Total CPI of All Threads
system.switch_cpus.idleCycles                   15171                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        13742                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          2449473                       # Number of branches executed
system.switch_cpus.iew.exec_nop                   128                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.322718                       # Inst execution rate
system.switch_cpus.iew.exec_refs              8052739                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            2520168                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         1064468                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       2290779                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           38                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      2537006                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     13721543                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       5532571                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        16454                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      16615790                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents             24                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       4072381                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          20885                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       4072502                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents           38                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         4595                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         9147                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          15317765                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              12853439                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.470567                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers           7208031                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.249644                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               13192035                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         19135517                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         8896169                       # number of integer regfile writes
system.switch_cpus.ipc                       0.194223                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.194223                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass           11      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       8517480     51.21%     51.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        19981      0.12%     51.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv         10477      0.06%     51.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            1      0.00%     51.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            2      0.00%     51.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt          647      0.00%     51.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult           15      0.00%     51.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     51.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     51.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc         9215      0.06%     51.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     51.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd         7294      0.04%     51.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     51.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu           31      0.00%     51.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp           28      0.00%     51.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt          639      0.00%     51.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc           43      0.00%     51.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     51.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     51.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     51.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     51.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     51.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     51.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     51.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     51.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     51.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     51.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     51.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     51.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     51.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     51.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     51.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     51.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     51.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     51.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     51.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     51.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     51.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     51.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     51.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     51.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     51.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     51.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     51.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     51.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     51.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      5545670     33.34%     84.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      2520712     15.16%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       16632246                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             7358775                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.442440                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         1925296     26.16%     26.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult          59017      0.80%     26.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv           51951      0.71%     27.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     27.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     27.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             1      0.00%     27.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     27.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     27.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     27.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     27.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     27.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     27.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     27.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     27.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              8      0.00%     27.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt             17      0.00%     27.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     27.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     27.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     27.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     27.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     27.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     27.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     27.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     27.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     27.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     27.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     27.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     27.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     27.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     27.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     27.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     27.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     27.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     27.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     27.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     27.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     27.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     27.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     27.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     27.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     27.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     27.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     27.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     27.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     27.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     27.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        4359006     59.24%     86.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        963479     13.09%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       23972637                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     92146696                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     12835780                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     16097802                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           13721377                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          16632246                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded           38                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      2418533                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        88204                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved           28                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      2429010                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     51471890                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.323133                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     0.824784                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     42930727     83.41%     83.41% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      3754185      7.29%     90.70% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1965920      3.82%     94.52% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      2338198      4.54%     99.06% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       482675      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5          183      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6            2      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            6                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     51471890                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.323037                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses          18373                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads        36663                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses        17659                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes        42184                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads       195419                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       219989                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      2290779                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      2537006                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        34193383                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes             16                       # number of misc regfile writes
system.switch_cpus.numCycles                 51487061                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.timesIdled                     135                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads            16435                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes           16556                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       807025                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         4878                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1614315                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           4878                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.switch_cpus.data      1785140                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1785140                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      1785140                       # number of overall hits
system.cpu.dcache.overall_hits::total         1785140                       # number of overall hits
system.cpu.dcache.demand_misses::.switch_cpus.data      2503323                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2503323                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.switch_cpus.data      2503323                       # number of overall misses
system.cpu.dcache.overall_misses::total       2503323                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 210404308866                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 210404308866                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 210404308866                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 210404308866                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.switch_cpus.data      4288463                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4288463                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      4288463                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4288463                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.583734                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.583734                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.583734                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.583734                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 84050.004281                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 84050.004281                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 84050.004281                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 84050.004281                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     20361132                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets     16524119                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            396264                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets          118462                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    51.382745                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   139.488773                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       806951                       # number of writebacks
system.cpu.dcache.writebacks::total            806951                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      1696377                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1696377                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      1696377                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1696377                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       806946                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       806946                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       806946                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       806946                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  81490170962                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  81490170962                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  81490170962                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  81490170962                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.188167                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.188167                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.188167                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.188167                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 100985.903595                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 100985.903595                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 100985.903595                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 100985.903595                       # average overall mshr miss latency
system.cpu.dcache.replacements                 806951                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      1062024                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1062024                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      1045283                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1045283                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  94956176000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  94956176000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      2107307                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2107307                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.496028                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.496028                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 90842.552687                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 90842.552687                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       677131                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       677131                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       368152                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       368152                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  36244308800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  36244308800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.174703                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.174703                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 98449.305722                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 98449.305722                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       723116                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         723116                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data      1458040                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1458040                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data 115448132866                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 115448132866                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      2181156                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2181156                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.668471                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.668471                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 79180.360529                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 79180.360529                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data      1019246                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1019246                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       438794                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       438794                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  45245862162                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  45245862162                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.201175                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.201175                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 103114.131374                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 103114.131374                       # average WriteReq mshr miss latency
system.cpu.dcache.SwapReq_hits::.switch_cpus.data            4                       # number of SwapReq hits
system.cpu.dcache.SwapReq_hits::total               4                       # number of SwapReq hits
system.cpu.dcache.SwapReq_accesses::.switch_cpus.data            4                       # number of SwapReq accesses(hits+misses)
system.cpu.dcache.SwapReq_accesses::total            4                       # number of SwapReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  20594824400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2605135                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            807207                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              3.227344                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data          256                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.switch_cpus.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          255                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          35114687                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         35114687                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  20594824400                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  20594824400                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  20594824400                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  20594824400                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  20594824400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.switch_cpus.inst      1157006                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1157006                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1157006                       # number of overall hits
system.cpu.icache.overall_hits::total         1157006                       # number of overall hits
system.cpu.icache.demand_misses::.switch_cpus.inst          262                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            262                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.switch_cpus.inst          262                       # number of overall misses
system.cpu.icache.overall_misses::total           262                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     17910392                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     17910392                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     17910392                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     17910392                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.switch_cpus.inst      1157268                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1157268                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1157268                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1157268                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000226                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000226                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000226                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000226                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 68360.274809                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 68360.274809                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 68360.274809                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 68360.274809                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         7589                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          110                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                66                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   114.984848                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets           55                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           88                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           88                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           88                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           88                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          174                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          174                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          174                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          174                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     13477594                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     13477594                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     13477594                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     13477594                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000150                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000150                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000150                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000150                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 77457.436782                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 77457.436782                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 77457.436782                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 77457.436782                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1157006                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1157006                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          262                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           262                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     17910392                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     17910392                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1157268                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1157268                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000226                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000226                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 68360.274809                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 68360.274809                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           88                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           88                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          174                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          174                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     13477594                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     13477594                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000150                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000150                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 77457.436782                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 77457.436782                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  20594824400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           214.209720                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1316967                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               269                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           4895.788104                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst            3                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst   211.209720                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.005859                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.412519                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.418378                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          269                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           55                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          213                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.525391                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           9258318                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          9258318                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  20594824400                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  20594824400                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  20594824400                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  20594824400                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  20594824400                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF  20594824400                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.data       109929                       # number of demand (read+write) hits
system.l2.demand_hits::total                   109929                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       109929                       # number of overall hits
system.l2.overall_hits::total                  109929                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst          174                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       673601                       # number of demand (read+write) misses
system.l2.demand_misses::total                 673775                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst          174                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       673601                       # number of overall misses
system.l2.overall_misses::total                673775                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     13334400                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  77371331725                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      77384666125                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     13334400                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  77371331725                       # number of overall miss cycles
system.l2.overall_miss_latency::total     77384666125                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst          174                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       783530                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               783704                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          174                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       783530                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              783704                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.859700                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.859731                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.859700                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.859731                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 76634.482759                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 114862.257813                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 114852.385626                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 76634.482759                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 114862.257813                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 114852.385626                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                     56555                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              536984                       # number of writebacks
system.l2.writebacks::total                    536984                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.data       257506                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              257506                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data       257506                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             257506                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst          174                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       416095                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            416269                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher       290127                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          174                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       416095                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           706396                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     12480200                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  43710917531                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  43723397731                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher  57483280734                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     12480200                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  43710917531                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 101206678465                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.531052                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.531156                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.531052                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.901356                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 71725.287356                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 105050.331129                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 105036.401296                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 198131.441520                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 71725.287356                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 105050.331129                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 143271.873659                       # average overall mshr miss latency
system.l2.replacements                         721275                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       618875                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           618875                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       618875                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       618875                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       188076                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           188076                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       188076                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       188076                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher       290127                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total         290127                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher  57483280734                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total  57483280734                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 198131.441520                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 198131.441520                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data        69377                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 69377                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data       346001                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              346001                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data  41934768395                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   41934768395                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data       415378                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            415378                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.832979                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.832979                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 121198.402302                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 121198.402302                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.switch_cpus.data       232146                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           232146                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.switch_cpus.data       113855                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         113855                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data  12459606396                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  12459606396                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.274100                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.274100                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 109433.985297                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 109433.985297                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus.inst          174                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              174                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     13334400                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     13334400                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          174                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            174                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 76634.482759                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76634.482759                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          174                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          174                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     12480200                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     12480200                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 71725.287356                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71725.287356                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        40552                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             40552                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       327600                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          327600                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  35436563330                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  35436563330                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       368152                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        368152                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.889850                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.889850                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 108170.217735                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 108170.217735                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus.data        25360                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        25360                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       302240                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       302240                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  31251311135                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  31251311135                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.820965                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.820965                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 103398.991315                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 103398.991315                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.switch_cpus.data        23416                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total           23416                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.switch_cpus.data   1491011600                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total   1491011600                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.switch_cpus.data        23416                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total         23416                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.switch_cpus.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.switch_cpus.data 63674.906047                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 63674.906047                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.switch_cpus.data         7796                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total         7796                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.switch_cpus.data        15620                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total        15620                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.switch_cpus.data    233706191                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total    233706191                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.switch_cpus.data     0.667065                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.667065                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.switch_cpus.data 14961.984059                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 14961.984059                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  20594824400                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                  886394                       # number of hwpf issued
system.l2.prefetcher.pfIdentified             1028049                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                33118                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                582407                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED  20594824400                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8159.751433                       # Cycle average of tags in use
system.l2.tags.total_refs                     1213339                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    873812                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.388558                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    5815.884480                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher  2343.866954                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.709947                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.286117                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.996063                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          5146                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          2929                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0          146                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1         1009                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2         3926                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3           65                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          140                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1033                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1743                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.628174                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.357544                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  26690830                       # Number of tag accesses
system.l2.tags.data_accesses                 26690830                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  20594824400                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   1073966.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples    572491.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       348.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    835726.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000016842                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001177066526                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        64624                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        64625                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1767259                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1013959                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      704616                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     536983                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1409232                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1073966                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    667                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       9.75                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      35.80                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       492                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1409232                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1073966                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  115218                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  122386                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  121848                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  135400                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  111497                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   98806                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   86000                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  103326                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   85805                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   68271                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  56156                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  60663                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  42956                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  33473                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  29768                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  29352                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  20927                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  21091                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  24235                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                  21922                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                   9077                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                   8893                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                    627                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                    539                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                    121                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                    110                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                     51                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                     47                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   7475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   9877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  14054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  17275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  20966                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  24103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  27639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  31254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  35607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  39462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  42188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  42476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  40658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  40182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  39873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  40604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  24397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  10498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   8512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   7968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   7491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   7902                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   9629                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  12372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  15163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  18325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  18884                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  19599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  19556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  21150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  23752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  24391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  24441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  27977                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  36822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  42575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  46345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  50100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  45984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  30140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  18084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   9825                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   4141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   3254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    640                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        64625                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      21.796224                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     13.301198                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    231.787203                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        64619     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-8191            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::57344-59391            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         64625                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        64624                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.618501                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.549874                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.648491                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            53771     83.21%     83.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1385      2.14%     85.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2901      4.49%     89.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1585      2.45%     92.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1708      2.64%     94.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             1067      1.65%     96.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22             1024      1.58%     98.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              460      0.71%     98.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              387      0.60%     99.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25              117      0.18%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26              134      0.21%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               35      0.05%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28               34      0.05%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29               11      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                4      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         64624                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   42688                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                90190848                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             68733824                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   4379.30                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   3337.43                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   20594841602                       # Total gap between requests
system.mem_ctrls.avgGap                      16587.35                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.l2.prefetcher     36639168                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst        22272                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data     53486464                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     68733376                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.l2.prefetcher 1779047361.044748783112                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 1081436.751653002808                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 2597082789.402176380157                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 3337410150.484215736389                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher       572576                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst          348                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data       836308                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      1073966                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher  90265322366                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst     11634812                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data  52992412001                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 732237036021                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher    157647.76                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     33433.37                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     63364.71                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks    681806.53                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.l2.prefetcher     36644608                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst        22272                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data     53523840                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      90190720                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst        22272                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        22272                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     68733824                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     68733824                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher       286286                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst          174                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data       418155                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         704615                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       536983                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        536983                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.l2.prefetcher   1779311505                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.inst      1081437                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data   2598897614                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       4379290556                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst      1081437                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      1081437                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks   3337431904                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total      3337431904                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks   3337431904                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher   1779311505                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst      1081437                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data   2598897614                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      7716722460                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              1408561                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             1073959                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        88840                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        87092                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        87346                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        89140                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        87070                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        87135                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        89700                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        87340                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        87833                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        89443                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        87377                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        86441                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        89393                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        87885                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        87472                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        89054                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        67756                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        66266                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        66448                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        68076                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        66042                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        66544                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        68314                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        66466                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        66886                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        68102                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        66620                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        66028                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        68320                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        67396                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        66802                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        67893                       # Per bank write bursts
system.mem_ctrls.dram.totQLat            119546384817                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            5284920872                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       143269369179                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                84871.29                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3752.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat          101713.29                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             1205553                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             638498                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            85.59                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           59.45                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       638476                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   248.845864                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   183.974253                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   253.493599                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        17619      2.76%      2.76% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255       430565     67.44%     70.20% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        75494     11.82%     82.02% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        29544      4.63%     86.65% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        17508      2.74%     89.39% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        11966      1.87%     91.26% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         6696      1.05%     92.31% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         5316      0.83%     93.14% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        43768      6.86%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       638476                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              90147904                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           68733376                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             4377.211587                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW             3337.410150                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 17057.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   45.23                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead               25.66                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite              19.57                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               74.28                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  20594824400                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    3353370681.023991                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    1655199775.151997                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   4657213268.063993                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  2726555737.920005                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 1704989768.160066                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 10731310024.512022                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 120045971.640001                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  24948685226.471977                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1211.405581                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    171153053                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    687700000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  19735971347                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy    3373282995.264006                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    1665038689.775990                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   4665400387.199989                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy  2737423090.752000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 1704989768.160066                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 10730564652.192026                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 120672762.000001                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  24997372345.344051                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower  1213.769628                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    171855215                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    687700000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  19735269185                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  20594824400                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             589383                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       536983                       # Transaction distribution
system.membus.trans_dist::CleanEvict           183252                       # Transaction distribution
system.membus.trans_dist::ReadExReq            115233                       # Transaction distribution
system.membus.trans_dist::ReadExResp           115233                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         589383                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         15621                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      2145088                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                2145088                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port    158924672                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               158924672                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            720237                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  720237    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              720237                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  20594824400                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          5991017937                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              29.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         6452537660                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             31.3                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups         2963482                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted      2424396                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        13167                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups      1854551                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits         1854083                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     99.974765                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed          266407                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups       251117                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits       250644                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses          473                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted           47                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts      2389710                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls           10                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts        13043                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples     50832823                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     0.222354                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     0.857984                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0     47041935     92.54%     92.54% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1       970821      1.91%     94.45% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2       239386      0.47%     94.92% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3       469450      0.92%     95.85% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4      2111231      4.15%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            4                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total     50832823                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted     10000004                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted       11302867                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs             4236947                       # Number of memory references committed
system.switch_cpus.commit.loads               2055789                       # Number of loads committed
system.switch_cpus.commit.amos                      4                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                   4                       # Number of memory barriers committed
system.switch_cpus.commit.branches            1948638                       # Number of branches committed
system.switch_cpus.commit.vector                13338                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer            10151032                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls        253934                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass           10      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu      7029963     62.20%     62.20% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult        15328      0.14%     62.33% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv         7367      0.07%     62.40% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd            1      0.00%     62.40% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            2      0.00%     62.40% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt            1      0.00%     62.40% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            1      0.00%     62.40% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     62.40% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     62.40% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc         6782      0.06%     62.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     62.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd         6395      0.06%     62.51% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     62.51% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu           26      0.00%     62.51% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp           24      0.00%     62.51% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt            2      0.00%     62.51% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc           18      0.00%     62.51% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     62.51% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     62.51% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     62.51% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     62.51% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     62.51% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     62.51% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     62.51% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     62.51% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     62.51% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     62.51% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     62.51% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     62.51% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     62.51% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     62.51% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     62.51% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     62.51% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     62.51% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     62.51% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     62.51% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     62.51% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     62.51% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     62.51% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     62.51% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     62.51% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     62.51% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     62.51% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     62.51% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     62.51% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     62.51% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead      2055789     18.19%     80.70% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite      2181158     19.30%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total     11302867                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples      2111231                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles           628097                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles      48849343                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles           1079488                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles        894077                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles          20885                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved      1686900                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred           130                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts       13932860                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts         53896                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.instHits                     0                       # ITB inst hits
system.switch_cpus.dtb.instMisses                   0                       # ITB inst misses
system.switch_cpus.dtb.readHits                     0                       # DTB read hits
system.switch_cpus.dtb.readMisses                   0                       # DTB read misses
system.switch_cpus.dtb.writeHits                    0                       # DTB write hits
system.switch_cpus.dtb.writeMisses                  0                       # DTB write misses
system.switch_cpus.dtb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.dtb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.dtb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  20594824400                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  20594824400                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles         7788                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts               13447950                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches             2963482                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches      2371134                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles              51442298                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles           42018                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.miscStallCycles          278                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus.fetch.icacheWaitRetryStallCycles          517                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.cacheLines           1157271                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes           186                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples     51471890                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      0.287548                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     1.221623                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0         48248526     93.74%     93.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1           193211      0.38%     94.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2           390051      0.76%     94.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3           110782      0.22%     95.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4          1165195      2.26%     97.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5           536787      1.04%     98.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6           167051      0.32%     98.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7           134321      0.26%     98.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8           525966      1.02%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total     51471890                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.057558                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.261191                       # Number of inst fetches per cycle
system.switch_cpus.itb.instHits                     0                       # ITB inst hits
system.switch_cpus.itb.instMisses                   0                       # ITB inst misses
system.switch_cpus.itb.readHits                     0                       # DTB read hits
system.switch_cpus.itb.readMisses                   0                       # DTB read misses
system.switch_cpus.itb.writeHits                    0                       # DTB write hits
system.switch_cpus.itb.writeMisses                  0                       # DTB write misses
system.switch_cpus.itb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.itb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.itb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  20594824400                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  20594824400                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads               65898                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads          234994                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation           38                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores         355837                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads           59                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache         507427                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF  20594824400                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles          20885                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles          1161753                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles        28299001                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles         6399                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles           1381244                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles      20602608                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts       13747789                       # Number of instructions processed by rename
system.switch_cpus.rename.squashedInsts         27491                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents         41477                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents        3436281                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.SQFullEvents        7356304                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.fullRegistersEvents     12918632                       # Number of times there has been no free registers
system.switch_cpus.rename.renamedOperands     14517586                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups            24965249                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups         16232510                       # Number of integer rename lookups
system.switch_cpus.rename.vecLookups            30096                       # Number of vector rename lookups
system.switch_cpus.rename.committedMaps      11554318                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps          2963285                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing              69                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing           10                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts           5905326                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                 62312665                       # The number of ROB reads
system.switch_cpus.rob.writes                28024772                       # The number of ROB writes
system.switch_cpus.thread_0.numInsts          9999997                       # Number of Instructions committed
system.switch_cpus.thread_0.numOps           11302860                       # Number of Ops committed
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp            368332                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1155859                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       188076                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          184291                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq           542900                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           415378                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          415377                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           174                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       368152                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq        23416                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp        23416                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          348                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2420848                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2421196                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        22272                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    203582208                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              203604480                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                         1264175                       # Total snoops (count)
system.tol2bus.snoopTraffic                  68733952                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2071465                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002355                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.048470                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2066587     99.76%     99.76% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   4878      0.24%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2071465                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  20594824400                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1936916859                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            348000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1576436400                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             7.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
