$comment
	File created using the following command:
		vcd file NameDispaly.msim.vcd -direction
$end
$date
	Thu Nov 23 16:56:50 2017
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module NameDispaly_vlg_vec_tst $end
$var reg 1 ! clk $end
$var reg 1 " clk_50mhz $end
$var wire 1 # Col [3] $end
$var wire 1 $ Col [2] $end
$var wire 1 % Col [1] $end
$var wire 1 & Col [0] $end
$var wire 1 ' Row [15] $end
$var wire 1 ( Row [14] $end
$var wire 1 ) Row [13] $end
$var wire 1 * Row [12] $end
$var wire 1 + Row [11] $end
$var wire 1 , Row [10] $end
$var wire 1 - Row [9] $end
$var wire 1 . Row [8] $end
$var wire 1 / Row [7] $end
$var wire 1 0 Row [6] $end
$var wire 1 1 Row [5] $end
$var wire 1 2 Row [4] $end
$var wire 1 3 Row [3] $end
$var wire 1 4 Row [2] $end
$var wire 1 5 Row [1] $end
$var wire 1 6 Row [0] $end
$var wire 1 7 sampler $end
$scope module i1 $end
$var wire 1 8 gnd $end
$var wire 1 9 vcc $end
$var wire 1 : unknown $end
$var tri1 1 ; devclrn $end
$var tri1 1 < devpor $end
$var tri1 1 = devoe $end
$var wire 1 > clk_50mhz~input_o $end
$var wire 1 ? Col[3]~output_o $end
$var wire 1 @ Col[2]~output_o $end
$var wire 1 A Col[1]~output_o $end
$var wire 1 B Col[0]~output_o $end
$var wire 1 C Row[15]~output_o $end
$var wire 1 D Row[14]~output_o $end
$var wire 1 E Row[13]~output_o $end
$var wire 1 F Row[12]~output_o $end
$var wire 1 G Row[11]~output_o $end
$var wire 1 H Row[10]~output_o $end
$var wire 1 I Row[9]~output_o $end
$var wire 1 J Row[8]~output_o $end
$var wire 1 K Row[7]~output_o $end
$var wire 1 L Row[6]~output_o $end
$var wire 1 M Row[5]~output_o $end
$var wire 1 N Row[4]~output_o $end
$var wire 1 O Row[3]~output_o $end
$var wire 1 P Row[2]~output_o $end
$var wire 1 Q Row[1]~output_o $end
$var wire 1 R Row[0]~output_o $end
$var wire 1 S clk~input_o $end
$var wire 1 T clk~inputclkctrl_outclk $end
$var wire 1 U inst3|Col[0]~3_combout $end
$var wire 1 V inst3|Col[1]~2_combout $end
$var wire 1 W inst3|Col[3]~0_combout $end
$var wire 1 X inst3|Col[2]~1_combout $end
$var wire 1 Y inst3|Col [3] $end
$var wire 1 Z inst3|Col [2] $end
$var wire 1 [ inst3|Col [1] $end
$var wire 1 \ inst3|Col [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0&
0%
0$
0#
06
05
04
03
02
01
00
0/
0.
0-
0,
0+
0*
0)
0(
0'
x7
08
19
x:
1;
1<
1=
0>
0?
0@
0A
0B
0C
0D
0E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
1U
0V
0W
0X
0\
0[
0Z
0Y
$end
#10000
1!
1S
1T
07
1\
1V
0U
1B
1&
#20000
0!
0S
0T
17
#30000
1!
1S
1T
07
1[
0\
1U
1A
0B
1%
0&
#40000
0!
0S
0T
17
#50000
1!
1S
1T
07
1\
1X
0V
0U
1B
1&
#60000
0!
0S
0T
17
#70000
1!
1S
1T
07
1Z
0[
0\
1U
1@
0A
0B
1$
0%
0&
#80000
0!
0S
0T
17
#90000
1!
1S
1T
07
1\
1V
0U
1B
1&
#100000
0!
0S
0T
17
#110000
1!
1S
1T
07
1[
0\
1U
1A
0B
1%
0&
#120000
0!
0S
0T
17
#130000
1!
1S
1T
07
1\
0X
1W
0V
0U
1B
1&
#140000
0!
0S
0T
17
#150000
1!
1S
1T
07
0Z
1Y
0[
0\
1U
0@
1?
0A
0B
0$
1#
0%
0&
#160000
0!
0S
0T
17
#170000
1!
1S
1T
07
1\
1V
0U
1B
1&
#180000
0!
0S
0T
17
#190000
1!
1S
1T
07
1[
0\
1U
1A
0B
1%
0&
#200000
0!
0S
0T
17
#210000
1!
1S
1T
07
1\
1X
0V
0U
1B
1&
#220000
0!
0S
0T
17
#230000
1!
1S
1T
07
1Z
0[
0\
1U
1@
0A
0B
1$
0%
0&
#240000
0!
0S
0T
17
#250000
1!
1S
1T
07
1\
1V
0U
1B
1&
#260000
0!
0S
0T
17
#270000
1!
1S
1T
07
1[
0\
1U
1A
0B
1%
0&
#280000
0!
0S
0T
17
#290000
1!
1S
1T
07
1\
0X
0W
0V
0U
1B
1&
#300000
0!
0S
0T
17
#310000
1!
1S
1T
07
0Z
0Y
0[
0\
1U
0@
0?
0A
0B
0$
0#
0%
0&
#320000
0!
0S
0T
17
#330000
1!
1S
1T
07
1\
1V
0U
1B
1&
#340000
0!
0S
0T
17
#350000
1!
1S
1T
07
1[
0\
1U
1A
0B
1%
0&
#360000
0!
0S
0T
17
#370000
1!
1S
1T
07
1\
1X
0V
0U
1B
1&
#380000
0!
0S
0T
17
#390000
1!
1S
1T
07
1Z
0[
0\
1U
1@
0A
0B
1$
0%
0&
#400000
0!
0S
0T
17
#410000
1!
1S
1T
07
1\
1V
0U
1B
1&
#420000
0!
0S
0T
17
#430000
1!
1S
1T
07
1[
0\
1U
1A
0B
1%
0&
#440000
0!
0S
0T
17
#450000
1!
1S
1T
07
1\
0X
1W
0V
0U
1B
1&
#460000
0!
0S
0T
17
#470000
1!
1S
1T
07
0Z
1Y
0[
0\
1U
0@
1?
0A
0B
0$
1#
0%
0&
#480000
0!
0S
0T
17
#490000
1!
1S
1T
07
1\
1V
0U
1B
1&
#500000
0!
0S
0T
17
#510000
1!
1S
1T
07
1[
0\
1U
1A
0B
1%
0&
#520000
0!
0S
0T
17
#530000
1!
1S
1T
07
1\
1X
0V
0U
1B
1&
#540000
0!
0S
0T
17
#550000
1!
1S
1T
07
1Z
0[
0\
1U
1@
0A
0B
1$
0%
0&
#560000
0!
0S
0T
17
#570000
1!
1S
1T
07
1\
1V
0U
1B
1&
#580000
0!
0S
0T
17
#590000
1!
1S
1T
07
1[
0\
1U
1A
0B
1%
0&
#600000
0!
0S
0T
17
#610000
1!
1S
1T
07
1\
0X
0W
0V
0U
1B
1&
#620000
0!
0S
0T
17
#630000
1!
1S
1T
07
0Z
0Y
0[
0\
1U
0@
0?
0A
0B
0$
0#
0%
0&
#640000
0!
0S
0T
17
#650000
1!
1S
1T
07
1\
1V
0U
1B
1&
#660000
0!
0S
0T
17
#670000
1!
1S
1T
07
1[
0\
1U
1A
0B
1%
0&
#680000
0!
0S
0T
17
#690000
1!
1S
1T
07
1\
1X
0V
0U
1B
1&
#700000
0!
0S
0T
17
#710000
1!
1S
1T
07
1Z
0[
0\
1U
1@
0A
0B
1$
0%
0&
#720000
0!
0S
0T
17
#730000
1!
1S
1T
07
1\
1V
0U
1B
1&
#740000
0!
0S
0T
17
#750000
1!
1S
1T
07
1[
0\
1U
1A
0B
1%
0&
#760000
0!
0S
0T
17
#770000
1!
1S
1T
07
1\
0X
1W
0V
0U
1B
1&
#780000
0!
0S
0T
17
#790000
1!
1S
1T
07
0Z
1Y
0[
0\
1U
0@
1?
0A
0B
0$
1#
0%
0&
#800000
0!
0S
0T
17
#810000
1!
1S
1T
07
1\
1V
0U
1B
1&
#820000
0!
0S
0T
17
#830000
1!
1S
1T
07
1[
0\
1U
1A
0B
1%
0&
#840000
0!
0S
0T
17
#850000
1!
1S
1T
07
1\
1X
0V
0U
1B
1&
#860000
0!
0S
0T
17
#870000
1!
1S
1T
07
1Z
0[
0\
1U
1@
0A
0B
1$
0%
0&
#880000
0!
0S
0T
17
#890000
1!
1S
1T
07
1\
1V
0U
1B
1&
#900000
0!
0S
0T
17
#910000
1!
1S
1T
07
1[
0\
1U
1A
0B
1%
0&
#920000
0!
0S
0T
17
#930000
1!
1S
1T
07
1\
0X
0W
0V
0U
1B
1&
#940000
0!
0S
0T
17
#950000
1!
1S
1T
07
0Z
0Y
0[
0\
1U
0@
0?
0A
0B
0$
0#
0%
0&
#960000
0!
0S
0T
17
#970000
1!
1S
1T
07
1\
1V
0U
1B
1&
#980000
0!
0S
0T
17
#990000
1!
1S
1T
07
1[
0\
1U
1A
0B
1%
0&
#1000000
