$date
	Tue Apr 30 19:41:34 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module DFF_tb $end
$var wire 1 ! Q $end
$var reg 1 " D $end
$var reg 1 # clk $end
$scope module DFF1 $end
$var wire 1 " D $end
$var wire 1 # clk $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
0"
0!
$end
#10
1#
#20
0#
#30
1#
#35
1"
#40
0#
#50
1!
1#
#60
0#
#70
1#
#75
0"
#80
0#
#85
1"
#90
1#
#100
0#
#105
0"
#110
0!
1#
#115
1"
#120
0#
#125
0"
#130
1#
#135
1"
#140
0#
#145
