0.6
2019.1
May 24 2019
14:51:52
/home/it/ComputerArchitecture/Lab7/RISCV_single_cycle/RISCV_single_cycle.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
/home/it/ComputerArchitecture/Lab7/RISCV_single_cycle/RISCV_single_cycle.srcs/sim_1/new/alu_tb.sv,1735050473,systemVerilog,,,,alu_tb,,,,,,,,
/home/it/ComputerArchitecture/Lab7/RISCV_single_cycle/RISCV_single_cycle.srcs/sim_1/new/branch_controller_tb.sv,1735465538,systemVerilog,,,,branch_controller_tb,,,,,,,,
/home/it/ComputerArchitecture/Lab7/RISCV_single_cycle/RISCV_single_cycle.srcs/sim_1/new/control_unit_tb.sv,1735470680,systemVerilog,,,,control_unit_tb,,,,,,,,
/home/it/ComputerArchitecture/Lab7/RISCV_single_cycle/RISCV_single_cycle.srcs/sim_1/new/imm_gen_tb.sv,1735223010,systemVerilog,,,,imm_gen_tb,,,,,,,,
/home/it/ComputerArchitecture/Lab7/RISCV_single_cycle/RISCV_single_cycle.srcs/sim_1/new/rv32i_top_tb.sv,1735732529,systemVerilog,,,,rv32i_top_tb,,,,,,,,
/home/it/ComputerArchitecture/Lab7/RISCV_single_cycle/RISCV_single_cycle.srcs/sources_1/new/alignment_unit.sv,1735743901,systemVerilog,,/home/it/ComputerArchitecture/Lab7/RISCV_single_cycle/RISCV_single_cycle.srcs/sources_1/new/alu.sv,,alignment_unit,,,,,,,,
/home/it/ComputerArchitecture/Lab7/RISCV_single_cycle/RISCV_single_cycle.srcs/sources_1/new/alu.sv,1735655712,systemVerilog,,/home/it/ComputerArchitecture/Lab7/RISCV_single_cycle/RISCV_single_cycle.srcs/sources_1/new/alu_control.sv,,alu,,,,,,,,
/home/it/ComputerArchitecture/Lab7/RISCV_single_cycle/RISCV_single_cycle.srcs/sources_1/new/alu_control.sv,1735649515,systemVerilog,,/home/it/ComputerArchitecture/Lab7/RISCV_single_cycle/RISCV_single_cycle.srcs/sources_1/new/branch_controller.sv,,alu_control,,,,,,,,
/home/it/ComputerArchitecture/Lab7/RISCV_single_cycle/RISCV_single_cycle.srcs/sources_1/new/branch_controller.sv,1735655628,systemVerilog,,/home/it/ComputerArchitecture/Lab7/RISCV_single_cycle/RISCV_single_cycle.srcs/sources_1/new/control_unit.sv,,branch_controller,,,,,,,,
/home/it/ComputerArchitecture/Lab7/RISCV_single_cycle/RISCV_single_cycle.srcs/sources_1/new/control_unit.sv,1735655712,systemVerilog,,/home/it/ComputerArchitecture/Lab7/RISCV_single_cycle/RISCV_single_cycle.srcs/sources_1/new/data_mem.sv,,control_unit,,,,,,,,
/home/it/ComputerArchitecture/Lab7/RISCV_single_cycle/RISCV_single_cycle.srcs/sources_1/new/data_mem.sv,1735727647,systemVerilog,,/home/it/ComputerArchitecture/Lab7/RISCV_single_cycle/RISCV_single_cycle.srcs/sources_1/new/data_path.sv,,data_mem,,,,,,,,
/home/it/ComputerArchitecture/Lab7/RISCV_single_cycle/RISCV_single_cycle.srcs/sources_1/new/data_path.sv,1735735455,systemVerilog,,/home/it/ComputerArchitecture/Lab7/RISCV_single_cycle/RISCV_single_cycle.srcs/sources_1/new/imm_gen.sv,,data_path,,,,,,,,
/home/it/ComputerArchitecture/Lab7/RISCV_single_cycle/RISCV_single_cycle.srcs/sources_1/new/imm_gen.sv,1735465895,systemVerilog,,/home/it/ComputerArchitecture/Lab7/RISCV_single_cycle/RISCV_single_cycle.srcs/sources_1/new/inst_mem.sv,,imm_gen,,,,,,,,
/home/it/ComputerArchitecture/Lab7/RISCV_single_cycle/RISCV_single_cycle.srcs/sources_1/new/inst_mem.sv,1735649512,systemVerilog,,/home/it/ComputerArchitecture/Lab7/RISCV_single_cycle/RISCV_single_cycle.srcs/sources_1/new/main_control.sv,,inst_mem,,,,,,,,
/home/it/ComputerArchitecture/Lab7/RISCV_single_cycle/RISCV_single_cycle.srcs/sources_1/new/main_control.sv,1735646216,systemVerilog,,/home/it/ComputerArchitecture/Lab7/RISCV_single_cycle/RISCV_single_cycle.srcs/sources_1/new/program_counter.sv,,main_control,,,,,,,,
/home/it/ComputerArchitecture/Lab7/RISCV_single_cycle/RISCV_single_cycle.srcs/sources_1/new/program_counter.sv,1735035717,systemVerilog,,/home/it/ComputerArchitecture/Lab7/RISCV_single_cycle/RISCV_single_cycle.srcs/sources_1/new/reg_file.sv,,program_counter,,,,,,,,
/home/it/ComputerArchitecture/Lab7/RISCV_single_cycle/RISCV_single_cycle.srcs/sources_1/new/reg_file.sv,1735633658,systemVerilog,,/home/it/ComputerArchitecture/Lab7/RISCV_single_cycle/RISCV_single_cycle.srcs/sources_1/new/rv32i_top.sv,,reg_file,,,,,,,,
/home/it/ComputerArchitecture/Lab7/RISCV_single_cycle/RISCV_single_cycle.srcs/sources_1/new/rv32i_top.sv,1735655712,systemVerilog,,/home/it/ComputerArchitecture/Lab7/RISCV_single_cycle/RISCV_single_cycle.srcs/sim_1/new/rv32i_top_tb.sv,,rv32i_top,,,,,,,,
/home/it/ComputerArchitecture/RISCV_single_cycle/RISCV_single_cycle/RISCV_single_cycle.srcs/sim_1/new/data_mem_tb.sv,1735053237,systemVerilog,,,,data_mem_tb,,,,,,,,
/home/it/ComputerArchitecture/RISCV_single_cycle/RISCV_single_cycle/RISCV_single_cycle.srcs/sim_1/new/data_path_tb.sv,1735140901,systemVerilog,,,,data_path_tb,,,,,,,,
/home/it/ComputerArchitecture/RISCV_single_cycle/RISCV_single_cycle/RISCV_single_cycle.srcs/sim_1/new/inst_mem_tb.sv,1735038804,systemVerilog,,,,inst_mem_tb,,,,,,,,
/home/it/ComputerArchitecture/RISCV_single_cycle/RISCV_single_cycle/RISCV_single_cycle.srcs/sim_1/new/main_control_tb.sv,1735206926,systemVerilog,,,,main_control_tb,,,,,,,,
/home/it/ComputerArchitecture/RISCV_single_cycle/RISCV_single_cycle/RISCV_single_cycle.srcs/sim_1/new/program_counter_tb.sv,1735035854,systemVerilog,,,,program_counter_tb,,,,,,,,
