#define BIT0 0x1
#define BIT1 0x2
#define BIT2 0x4
#define BIT3 0x8
#define BIT4 0x10
#define BIT5 0x20
#define BIT6 0x40
#define BIT7 0x80

#define ACPU_BISR_RSTN   0x18000588
#define ACPU_BISR_REMAP  0x18000598
#define ACPU_BISR_DONE   0x18002164
#define ACPU_BISR_FAIL   0x180081CC

#define VCPU_BISR_RSTN   0x18000588
#define VCPU_BISR_PWR_RSTN 0x18000590
#define VCPU_BISR_REMAP  0x18000598
#define VCPU_BISR_DONE   0x18001120
#define VCPU_BISR_FAIL   0x18001120

#define KCPU_BISR_RSTN   0x18000588
#define KCPU_BISR_REMAP  0x18000598
#define KCPU_BISR_DONE   0x1801a86c
#define KCPU_BISR_FAIL   0x1801a86c

#define CP42K_BISR_RSTN  0x18000588
#define CP42K_BISR_REMAP 0x18000598
#define CP42K_BISR_DONE  0x18000700
#define CP42K_BISR_FAIL  0x18000710

#define SCPU_BISR_RSTN   0x1801ca94
#define SCPU_BISR_REMAP  0x1801caa0
#define SCPU_BISR_DONE   0x1801cab4
#define SCPU_BISR_FAIL   0x1801cb08

#define DISPI_BISR_RSTN  0x180005d0
#define DISPI_BISR_REMAP 0x1800059c
#define DISPI_BISR_DONE  0x18000700
#define DISPI_BISR_FAIL  0x18025f24

#define IC0_DATA_CMD_reg 0xb8062610
#define IC0_RAW_INTR_STAT_reg 0xb8062634
#define IC0_CLR_STOP_DET_reg  0xb8062660
#define CRT_ST_CLKEN0_VADDR   0xb8060040
#define CRT_ST_SRST0_VADDR    0xb8060030
#define ISO_MISC_OFF_INT_EN_reg 0xB8062108