{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701374336008 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Standard Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701374336011 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 30 13:58:55 2023 " "Processing started: Thu Nov 30 13:58:55 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701374336011 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701374336011 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off register -c register " "Command: quartus_map --read_settings_files=on --write_settings_files=off register -c register" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701374336011 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701374336283 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701374336283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.bdf" "" { Schematic "U:/CPRE281/lab12/step1/register.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701374340108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701374340108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg4b.bdf 1 1 " "Found 1 design units, including 1 entities, in source file reg4b.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg4b " "Found entity 1: reg4b" {  } { { "reg4b.bdf" "" { Schematic "U:/CPRE281/lab12/step1/reg4b.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701374340178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701374340178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8_4b.v 1 1 " "Found 1 design units, including 1 entities, in source file mux8_4b.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux8_4b " "Found entity 1: Mux8_4b" {  } { { "Mux8_4b.v" "" { Text "U:/CPRE281/lab12/step1/Mux8_4b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701374340217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701374340217 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "4bit_register.bdf " "Can't analyze file -- file 4bit_register.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1701374340219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder3to8.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder3to8.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder3to8 " "Found entity 1: Decoder3to8" {  } { { "Decoder3to8.v" "" { Text "U:/CPRE281/lab12/step1/Decoder3to8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701374340271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701374340271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "U:/CPRE281/lab12/step1/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701374340319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701374340319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 register1 " "Found entity 1: register1" {  } { { "register1.bdf" "" { Schematic "U:/CPRE281/lab12/step1/register1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701374340377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701374340377 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "register1 " "Elaborating entity \"register1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701374340472 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "adder_4bit inst3 " "Block or symbol \"adder_4bit\" of instance \"inst3\" overlaps another block or symbol" {  } { { "register1.bdf" "" { Schematic "U:/CPRE281/lab12/step1/register1.bdf" { { 480 696 816 672 "inst3" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1701374340491 ""}
{ "Warning" "WSGN_SEARCH_FILE" "adder_4bit.v 1 1 " "Using design file adder_4bit.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 adder_4bit " "Found entity 1: adder_4bit" {  } { { "adder_4bit.v" "" { Text "U:/CPRE281/lab12/step1/adder_4bit.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701374340567 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701374340567 ""}
{ "Warning" "WSGN_SKIP_FILE_CANDID_TOP" "adder_4bit " "Found the following files while searching for definition of entity \"adder_4bit\", but did not use these files because already using a different file containing the entity definition" { { "Warning" "WSGN_SKIP_FILE_CANDID_SUB" "adder_4bit.bdf " "File: adder_4bit.bdf" {  } {  } 0 12126 "File: %1!s!" 0 0 "Design Software" 0 -1 1701374340567 ""}  } {  } 0 12300 "Found the following files while searching for definition of entity \"%1!s!\", but did not use these files because already using a different file containing the entity definition" 0 0 "Analysis & Synthesis" 0 -1 1701374340567 "|register1|adder_4bit:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_4bit adder_4bit:inst3 " "Elaborating entity \"adder_4bit\" for hierarchy \"adder_4bit:inst3\"" {  } { { "register1.bdf" "inst3" { Schematic "U:/CPRE281/lab12/step1/register1.bdf" { { 480 696 816 672 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701374340567 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lab07.v 1 1 " "Using design file lab07.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lab07 " "Found entity 1: lab07" {  } { { "lab07.v" "" { Text "U:/CPRE281/lab12/step1/lab07.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701374340636 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701374340636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab07 adder_4bit:inst3\|lab07:b2v_inst " "Elaborating entity \"lab07\" for hierarchy \"adder_4bit:inst3\|lab07:b2v_inst\"" {  } { { "adder_4bit.v" "b2v_inst" { Text "U:/CPRE281/lab12/step1/adder_4bit.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701374340637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:inst " "Elaborating entity \"regfile\" for hierarchy \"regfile:inst\"" {  } { { "register1.bdf" "inst" { Schematic "U:/CPRE281/lab12/step1/register1.bdf" { { 136 288 496 408 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701374340661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder3to8 regfile:inst\|Decoder3to8:my_decoder " "Elaborating entity \"Decoder3to8\" for hierarchy \"regfile:inst\|Decoder3to8:my_decoder\"" {  } { { "regfile.v" "my_decoder" { Text "U:/CPRE281/lab12/step1/regfile.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701374340689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg4b regfile:inst\|reg4b:my_reg0 " "Elaborating entity \"reg4b\" for hierarchy \"regfile:inst\|reg4b:my_reg0\"" {  } { { "regfile.v" "my_reg0" { Text "U:/CPRE281/lab12/step1/regfile.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701374340706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register regfile:inst\|reg4b:my_reg0\|register:inst2 " "Elaborating entity \"register\" for hierarchy \"regfile:inst\|reg4b:my_reg0\|register:inst2\"" {  } { { "reg4b.bdf" "inst2" { Schematic "U:/CPRE281/lab12/step1/reg4b.bdf" { { 224 80 176 352 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701374340730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX regfile:inst\|reg4b:my_reg0\|register:inst2\|BUSMUX:inst " "Elaborating entity \"BUSMUX\" for hierarchy \"regfile:inst\|reg4b:my_reg0\|register:inst2\|BUSMUX:inst\"" {  } { { "register.bdf" "inst" { Schematic "U:/CPRE281/lab12/step1/register.bdf" { { 88 160 272 176 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701374340754 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "regfile:inst\|reg4b:my_reg0\|register:inst2\|BUSMUX:inst " "Elaborated megafunction instantiation \"regfile:inst\|reg4b:my_reg0\|register:inst2\|BUSMUX:inst\"" {  } { { "register.bdf" "" { Schematic "U:/CPRE281/lab12/step1/register.bdf" { { 88 160 272 176 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701374340766 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "regfile:inst\|reg4b:my_reg0\|register:inst2\|BUSMUX:inst " "Instantiated megafunction \"regfile:inst\|reg4b:my_reg0\|register:inst2\|BUSMUX:inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 1 " "Parameter \"WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701374340766 ""}  } { { "register.bdf" "" { Schematic "U:/CPRE281/lab12/step1/register.bdf" { { 88 160 272 176 "inst" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701374340766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux regfile:inst\|reg4b:my_reg0\|register:inst2\|BUSMUX:inst\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"regfile:inst\|reg4b:my_reg0\|register:inst2\|BUSMUX:inst\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/intelfpga/22.1std/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701374340779 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "regfile:inst\|reg4b:my_reg0\|register:inst2\|BUSMUX:inst\|lpm_mux:\$00000 regfile:inst\|reg4b:my_reg0\|register:inst2\|BUSMUX:inst " "Elaborated megafunction instantiation \"regfile:inst\|reg4b:my_reg0\|register:inst2\|BUSMUX:inst\|lpm_mux:\$00000\", which is child of megafunction instantiation \"regfile:inst\|reg4b:my_reg0\|register:inst2\|BUSMUX:inst\"" {  } { { "busmux.tdf" "" { Text "c:/intelfpga/22.1std/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } } { "register.bdf" "" { Schematic "U:/CPRE281/lab12/step1/register.bdf" { { 88 160 272 176 "inst" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701374340790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7rc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7rc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7rc " "Found entity 1: mux_7rc" {  } { { "db/mux_7rc.tdf" "" { Text "U:/CPRE281/lab12/step1/db/mux_7rc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701374340846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701374340846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_7rc regfile:inst\|reg4b:my_reg0\|register:inst2\|BUSMUX:inst\|lpm_mux:\$00000\|mux_7rc:auto_generated " "Elaborating entity \"mux_7rc\" for hierarchy \"regfile:inst\|reg4b:my_reg0\|register:inst2\|BUSMUX:inst\|lpm_mux:\$00000\|mux_7rc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga/22.1std/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701374340847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux8_4b regfile:inst\|Mux8_4b:my_muxP " "Elaborating entity \"Mux8_4b\" for hierarchy \"regfile:inst\|Mux8_4b:my_muxP\"" {  } { { "regfile.v" "my_muxP" { Text "U:/CPRE281/lab12/step1/regfile.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701374341088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:inst1 " "Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:inst1\"" {  } { { "register1.bdf" "inst1" { Schematic "U:/CPRE281/lab12/step1/register1.bdf" { { 488 48 160 576 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701374341108 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:inst1 " "Elaborated megafunction instantiation \"BUSMUX:inst1\"" {  } { { "register1.bdf" "" { Schematic "U:/CPRE281/lab12/step1/register1.bdf" { { 488 48 160 576 "inst1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701374341131 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:inst1 " "Instantiated megafunction \"BUSMUX:inst1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 4 " "Parameter \"WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701374341131 ""}  } { { "register1.bdf" "" { Schematic "U:/CPRE281/lab12/step1/register1.bdf" { { 488 48 160 576 "inst1" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701374341131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux BUSMUX:inst1\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"BUSMUX:inst1\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/intelfpga/22.1std/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701374341137 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BUSMUX:inst1\|lpm_mux:\$00000 BUSMUX:inst1 " "Elaborated megafunction instantiation \"BUSMUX:inst1\|lpm_mux:\$00000\", which is child of megafunction instantiation \"BUSMUX:inst1\"" {  } { { "busmux.tdf" "" { Text "c:/intelfpga/22.1std/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } } { "register1.bdf" "" { Schematic "U:/CPRE281/lab12/step1/register1.bdf" { { 488 48 160 576 "inst1" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701374341152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_arc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_arc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_arc " "Found entity 1: mux_arc" {  } { { "db/mux_arc.tdf" "" { Text "U:/CPRE281/lab12/step1/db/mux_arc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701374341207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701374341207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_arc BUSMUX:inst1\|lpm_mux:\$00000\|mux_arc:auto_generated " "Elaborating entity \"mux_arc\" for hierarchy \"BUSMUX:inst1\|lpm_mux:\$00000\|mux_arc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga/22.1std/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701374341207 ""}
{ "Warning" "WSGN_SEARCH_FILE" "seven_seg_decoder.v 1 1 " "Using design file seven_seg_decoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_decoder " "Found entity 1: seven_seg_decoder" {  } { { "seven_seg_decoder.v" "" { Text "U:/CPRE281/lab12/step1/seven_seg_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701374341294 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701374341294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_decoder seven_seg_decoder:inst5 " "Elaborating entity \"seven_seg_decoder\" for hierarchy \"seven_seg_decoder:inst5\"" {  } { { "register1.bdf" "inst5" { Schematic "U:/CPRE281/lab12/step1/register1.bdf" { { 256 656 824 336 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701374341294 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1701374341827 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701374342373 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701374342373 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "142 " "Implemented 142 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701374342565 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701374342565 ""} { "Info" "ICUT_CUT_TM_LCELLS" "108 " "Implemented 108 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701374342565 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701374342565 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4861 " "Peak virtual memory: 4861 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701374342620 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 30 13:59:02 2023 " "Processing ended: Thu Nov 30 13:59:02 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701374342620 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701374342620 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701374342620 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701374342620 ""}
