#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x56076ad63d60 .scope module, "line_buffer_tb" "line_buffer_tb" 2 3;
 .timescale -9 -12;
P_0x56076ad3fa00 .param/l "DATA_WIDTH" 0 2 6, +C4<00000000000000000000000000001000>;
P_0x56076ad3fa40 .param/l "DILATION_0" 0 2 12, +C4<00000000000000000000000000000001>;
P_0x56076ad3fa80 .param/l "DILATION_1" 0 2 13, +C4<00000000000000000000000000000001>;
P_0x56076ad3fac0 .param/l "IN_CHANNEL" 0 2 7, +C4<00000000000000000000000000000001>;
P_0x56076ad3fb00 .param/l "IN_HEIGHT" 0 2 9, +C4<00000000000000000000000000000100>;
P_0x56076ad3fb40 .param/l "IN_WIDTH" 0 2 8, +C4<00000000000000000000000000000100>;
P_0x56076ad3fb80 .param/l "KERNEL_0" 0 2 10, +C4<00000000000000000000000000000011>;
P_0x56076ad3fbc0 .param/l "KERNEL_1" 0 2 11, +C4<00000000000000000000000000000011>;
P_0x56076ad3fc00 .param/l "PADDING_0" 0 2 14, +C4<00000000000000000000000000000001>;
P_0x56076ad3fc40 .param/l "PADDING_1" 0 2 15, +C4<00000000000000000000000000000001>;
P_0x56076ad3fc80 .param/l "STRIDE_0" 0 2 16, +C4<00000000000000000000000000000001>;
P_0x56076ad3fcc0 .param/l "STRIDE_1" 0 2 17, +C4<00000000000000000000000000000001>;
v0x56076adfe630_0 .var "clk", 0 0;
v0x56076adfe6f0_0 .var "fifo_almost_full", 0 0;
v0x56076adfe800_0 .net "fifo_rd_en", 0 0, L_0x56076ae10d50;  1 drivers
v0x56076adfe8f0_0 .var/i "i", 31 0;
v0x56076adfe990_0 .var "i_data", 7 0;
v0x56076adfeaf0_0 .var "i_valid", 0 0;
v0x56076adfebe0_0 .var/i "j", 31 0;
v0x56076adfecc0_0 .net "o_data", 71 0, L_0x56076ae17c00;  1 drivers
v0x56076adfedd0_0 .net "o_valid", 0 0, v0x56076add6dc0_0;  1 drivers
v0x56076adfee70_0 .var "pe_ack", 0 0;
v0x56076adfef60_0 .var "pe_ready", 0 0;
v0x56076adff050_0 .var/i "pixel_count", 31 0;
v0x56076adff130_0 .var "rst_n", 0 0;
v0x56076adff1d0 .array "test_matrix", 15 0, 7 0;
S_0x56076ad646d0 .scope task, "display_output" "display_output" 2 71, 2 71 0, S_0x56076ad63d60;
 .timescale -9 -12;
v0x56076ad7e400_0 .var "data", 71 0;
v0x56076ad7e8b0_0 .var/i "k", 31 0;
v0x56076ad82860_0 .var/i "l", 31 0;
v0x56076ad818d0_0 .var "pixel", 7 0;
TD_line_buffer_tb.display_output ;
    %vpi_call 2 76 "$display", "Kernel window:" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56076ad7e8b0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x56076ad7e8b0_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56076ad82860_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x56076ad82860_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_0.3, 5;
    %load/vec4 v0x56076ad7e400_0;
    %load/vec4 v0x56076ad7e8b0_0;
    %muli 3, 0, 32;
    %load/vec4 v0x56076ad82860_0;
    %add;
    %addi 1, 0, 32;
    %muli 8, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 7, 0, 34;
    %part/s 8;
    %store/vec4 v0x56076ad818d0_0, 0, 8;
    %vpi_call 2 80 "$write", "%d\011", v0x56076ad818d0_0 {0 0 0};
    %load/vec4 v0x56076ad82860_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56076ad82860_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %vpi_call 2 82 "$write", "\012" {0 0 0};
    %load/vec4 v0x56076ad7e8b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56076ad7e8b0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %vpi_call 2 84 "$write", "\012" {0 0 0};
    %end;
S_0x56076ad62500 .scope module, "dut" "line_buffer" 2 46, 3 3 0, S_0x56076ad63d60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 72 "o_data";
    .port_info 1 /OUTPUT 1 "o_valid";
    .port_info 2 /OUTPUT 1 "fifo_rd_en";
    .port_info 3 /INPUT 8 "i_data";
    .port_info 4 /INPUT 1 "i_valid";
    .port_info 5 /INPUT 1 "fifo_almost_full";
    .port_info 6 /INPUT 1 "pe_ready";
    .port_info 7 /INPUT 1 "pe_ack";
    .port_info 8 /INPUT 1 "clk";
    .port_info 9 /INPUT 1 "rst_n";
P_0x56076adcf9b0 .param/l "BLANK_PTS" 1 3 37, +C4<00000000000000000000000000000100>;
P_0x56076adcf9f0 .param/l "BLANK_PTS_SAFE" 1 3 38, +C4<00000000000000000000000000000100>;
P_0x56076adcfa30 .param/l "DATA_WIDTH" 0 3 5, +C4<00000000000000000000000000001000>;
P_0x56076adcfa70 .param/l "DILATION_0" 0 3 13, +C4<00000000000000000000000000000001>;
P_0x56076adcfab0 .param/l "DILATION_1" 0 3 14, +C4<00000000000000000000000000000001>;
P_0x56076adcfaf0 .param/l "IN_CHANNEL" 0 3 6, +C4<00000000000000000000000000000001>;
P_0x56076adcfb30 .param/l "IN_HEIGHT" 0 3 8, +C4<00000000000000000000000000000100>;
P_0x56076adcfb70 .param/l "IN_WIDTH" 0 3 7, +C4<00000000000000000000000000000100>;
P_0x56076adcfbb0 .param/l "KERNEL_0" 0 3 11, +C4<00000000000000000000000000000011>;
P_0x56076adcfbf0 .param/l "KERNEL_1" 0 3 12, +C4<00000000000000000000000000000011>;
P_0x56076adcfc30 .param/l "KERNEL_PTS" 1 3 36, +C4<0000000000000000000000000000000000000000000000000000000000001001>;
P_0x56076adcfc70 .param/l "PADDING_0" 0 3 15, +C4<00000000000000000000000000000001>;
P_0x56076adcfcb0 .param/l "PADDING_1" 0 3 16, +C4<00000000000000000000000000000001>;
P_0x56076adcfcf0 .param/l "PIXEL_WIDTH" 1 3 32, +C4<0000000000000000000000000000000000000000000000000000000000001000>;
P_0x56076adcfd30 .param/l "STRIDE_0" 0 3 17, +C4<00000000000000000000000000000001>;
P_0x56076adcfd70 .param/l "STRIDE_1" 0 3 18, +C4<00000000000000000000000000000001>;
P_0x56076adcfdb0 .param/l "TOTAL_WIDTH" 1 3 33, +C4<00000000000000000000000000000000000000000000000000000000000000110>;
P_0x56076adcfdf0 .param/l "WINDOW_0" 1 3 34, +C4<000000000000000000000000000000000000000000000000000000000000000011>;
P_0x56076adcfe30 .param/l "WINDOW_1" 1 3 35, +C4<000000000000000000000000000000000000000000000000000000000000000011>;
v0x56076adfdbe0_0 .net "clk", 0 0, v0x56076adfe630_0;  1 drivers
v0x56076adfdca0_0 .net "fifo_almost_full", 0 0, v0x56076adfe6f0_0;  1 drivers
v0x56076adfdd60_0 .net "fifo_rd_en", 0 0, L_0x56076ae10d50;  alias, 1 drivers
v0x56076adfde00_0 .net "i_data", 7 0, v0x56076adfe990_0;  1 drivers
v0x56076adfdea0_0 .net "i_valid", 0 0, v0x56076adfeaf0_0;  1 drivers
v0x56076adfdf90_0 .net "is_padding", 0 0, v0x56076add6d00_0;  1 drivers
v0x56076adfe080_0 .net "o_data", 71 0, L_0x56076ae17c00;  alias, 1 drivers
v0x56076adfe120_0 .net "o_valid", 0 0, v0x56076add6dc0_0;  alias, 1 drivers
v0x56076adfe1f0_0 .net "out_blank", 3 0, v0x56076add6e80_0;  1 drivers
v0x56076adfe320_0 .net "pe_ack", 0 0, v0x56076adfee70_0;  1 drivers
v0x56076adfe3c0_0 .net "pe_ready", 0 0, v0x56076adfef60_0;  1 drivers
v0x56076adfe490_0 .net "rst_n", 0 0, v0x56076adff130_0;  1 drivers
v0x56076adfe530_0 .net "shift", 0 0, v0x56076add76d0_0;  1 drivers
S_0x56076add09a0 .scope function.vec4.u32, "num_blank_pts" "num_blank_pts" 3 104, 3 104 0, S_0x56076ad62500;
 .timescale -9 -12;
v0x56076ad80940_0 .var/i "dummy", 31 0;
; Variable num_blank_pts is vec4 return value of scope S_0x56076add09a0
TD_line_buffer_tb.dut.num_blank_pts ;
    %pushi/vec4 3, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to num_blank_pts (store_vec4_to_lval)
    %retload/vec4 0; Load num_blank_pts (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to num_blank_pts (store_vec4_to_lval)
    %end;
S_0x56076add0c20 .scope module, "u_control" "line_buffer_controller" 3 68, 4 3 0, S_0x56076ad62500;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "fifo_rd_en";
    .port_info 1 /OUTPUT 1 "o_valid";
    .port_info 2 /OUTPUT 1 "is_padding";
    .port_info 3 /OUTPUT 4 "out_blank";
    .port_info 4 /OUTPUT 1 "shift";
    .port_info 5 /INPUT 1 "fifo_almost_full";
    .port_info 6 /INPUT 1 "i_valid";
    .port_info 7 /INPUT 1 "pe_ready";
    .port_info 8 /INPUT 1 "pe_ack";
    .port_info 9 /INPUT 1 "clk";
    .port_info 10 /INPUT 1 "rst_n";
P_0x56076add0e20 .param/l "BLANK_PTS" 1 4 38, +C4<00000000000000000000000000000100>;
P_0x56076add0e60 .param/l "BLANK_PTS_SAFE" 1 4 39, +C4<00000000000000000000000000000100>;
P_0x56076add0ea0 .param/l "COL_CNT_WIDTH" 1 4 57, +C4<000000000000000000000000000000100>;
P_0x56076add0ee0 .param/l "DATA_WIDTH" 0 4 5, +C4<00000000000000000000000000001000>;
P_0x56076add0f20 .param/l "DILATION_0" 0 4 13, +C4<00000000000000000000000000000001>;
P_0x56076add0f60 .param/l "DILATION_1" 0 4 14, +C4<00000000000000000000000000000001>;
P_0x56076add0fa0 .param/l "IN_CHANNEL" 0 4 6, +C4<00000000000000000000000000000001>;
P_0x56076add0fe0 .param/l "IN_HEIGHT" 0 4 8, +C4<00000000000000000000000000000100>;
P_0x56076add1020 .param/l "IN_WIDTH" 0 4 7, +C4<00000000000000000000000000000100>;
P_0x56076add1060 .param/l "KERNEL_0" 0 4 11, +C4<00000000000000000000000000000011>;
P_0x56076add10a0 .param/l "KERNEL_1" 0 4 12, +C4<00000000000000000000000000000011>;
P_0x56076add10e0 .param/l "KERNEL_PTS" 1 4 37, +C4<0000000000000000000000000000000000000000000000000000000000001001>;
P_0x56076add1120 .param/l "PADDING_0" 0 4 15, +C4<00000000000000000000000000000001>;
P_0x56076add1160 .param/l "PADDING_1" 0 4 16, +C4<00000000000000000000000000000001>;
P_0x56076add11a0 .param/l "PIXEL_WIDTH" 1 4 33, +C4<0000000000000000000000000000000000000000000000000000000000001000>;
P_0x56076add11e0 .param/l "ROW_CNT_WIDTH" 1 4 58, +C4<000000000000000000000000000000100>;
P_0x56076add1220 .param/l "STRIDE_0" 0 4 17, +C4<00000000000000000000000000000001>;
P_0x56076add1260 .param/l "STRIDE_1" 0 4 18, +C4<00000000000000000000000000000001>;
P_0x56076add12a0 .param/l "TOTAL_WIDTH" 1 4 34, +C4<00000000000000000000000000000000000000000000000000000000000000110>;
P_0x56076add12e0 .param/l "WINDOW_0" 1 4 35, +C4<000000000000000000000000000000000000000000000000000000000000000011>;
P_0x56076add1320 .param/l "WINDOW_1" 1 4 36, +C4<000000000000000000000000000000000000000000000000000000000000000011>;
L_0x56076ae0fef0 .functor BUFZ 1, v0x56076add6940_0, C4<0>, C4<0>, C4<0>;
L_0x56076ae101c0 .functor AND 1, L_0x56076ae0fdb0, v0x56076add6940_0, C4<1>, C4<1>;
L_0x56076ae102d0 .functor AND 1, L_0x56076ae0fdb0, L_0x56076ae10080, C4<1>, C4<1>;
L_0x56076ae108b0 .functor AND 1, L_0x56076ae104c0, L_0x56076ae10810, C4<1>, C4<1>;
L_0x56076ae10b90 .functor AND 1, L_0x56076ae108b0, L_0x56076ae109f0, C4<1>, C4<1>;
L_0x56076ae10c50 .functor NOT 1, L_0x56076ae0fc00, C4<0>, C4<0>, C4<0>;
L_0x56076ae10d50 .functor AND 1, v0x56076add6940_0, L_0x56076ae10c50, C4<1>, C4<1>;
L_0x56076ae10e10 .functor NOT 1, v0x56076adfe6f0_0, C4<0>, C4<0>, C4<0>;
L_0x56076ae10ed0 .functor OR 1, v0x56076adfeaf0_0, L_0x56076ae0fc00, C4<0>, C4<0>;
L_0x56076ae10f40 .functor AND 1, L_0x56076ae10e10, L_0x56076ae10ed0, C4<1>, C4<1>;
v0x56076add5580_0 .net/s *"_ivl_13", 31 0, L_0x56076ae0ff60;  1 drivers
L_0x7fbdc749f1c8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x56076add5680_0 .net/2s *"_ivl_15", 31 0, L_0x7fbdc749f1c8;  1 drivers
v0x56076add5760_0 .net/s *"_ivl_23", 65 0, L_0x56076ae10390;  1 drivers
L_0x7fbdc749f210 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x56076add5820_0 .net/2s *"_ivl_25", 65 0, L_0x7fbdc749f210;  1 drivers
v0x56076add5900_0 .net *"_ivl_27", 0 0, L_0x56076ae104c0;  1 drivers
v0x56076add5a10_0 .net/s *"_ivl_29", 65 0, L_0x56076ae10600;  1 drivers
L_0x7fbdc749f258 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x56076add5af0_0 .net/2s *"_ivl_31", 65 0, L_0x7fbdc749f258;  1 drivers
v0x56076add5bd0_0 .net *"_ivl_33", 0 0, L_0x56076ae10810;  1 drivers
v0x56076add5c90_0 .net *"_ivl_36", 0 0, L_0x56076ae108b0;  1 drivers
L_0x7fbdc749f2a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x56076add5de0_0 .net/2u *"_ivl_37", 1 0, L_0x7fbdc749f2a0;  1 drivers
v0x56076add5ec0_0 .net *"_ivl_39", 0 0, L_0x56076ae109f0;  1 drivers
v0x56076add5f80_0 .net *"_ivl_43", 0 0, L_0x56076ae10c50;  1 drivers
v0x56076add6060_0 .net *"_ivl_47", 0 0, L_0x56076ae10e10;  1 drivers
v0x56076add6140_0 .net *"_ivl_49", 0 0, L_0x56076ae10ed0;  1 drivers
v0x56076add6220_0 .net/s *"_ivl_5", 31 0, L_0x56076ae0fd10;  1 drivers
L_0x7fbdc749f180 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x56076add6300_0 .net/2s *"_ivl_7", 31 0, L_0x7fbdc749f180;  1 drivers
v0x56076add63e0_0 .net "clk", 0 0, v0x56076adfe630_0;  alias, 1 drivers
v0x56076add64a0_0 .var/s "col_cnt", 3 0;
v0x56076add6580_0 .net "col_cnt_en", 0 0, L_0x56076ae0fef0;  1 drivers
v0x56076add6640_0 .net "col_cnt_limit", 0 0, L_0x56076ae0fdb0;  1 drivers
v0x56076add6700_0 .net "end_of_frame", 0 0, L_0x56076ae102d0;  1 drivers
v0x56076add67c0_0 .net "fifo_almost_full", 0 0, v0x56076adfe6f0_0;  alias, 1 drivers
v0x56076add6880_0 .net "fifo_rd_en", 0 0, L_0x56076ae10d50;  alias, 1 drivers
v0x56076add6940_0 .var "get_pixel", 0 0;
v0x56076add6a00_0 .net "i_valid", 0 0, v0x56076adfeaf0_0;  alias, 1 drivers
v0x56076add6ac0_0 .net "idx_padding", 0 0, L_0x56076ae0fc00;  1 drivers
v0x56076add6b80_0 .net "idx_valid", 0 0, L_0x56076ae10b90;  1 drivers
v0x56076add6c40_0 .var "idx_valid_prev", 0 0;
v0x56076add6d00_0 .var "is_padding", 0 0;
v0x56076add6dc0_0 .var "o_valid", 0 0;
v0x56076add6e80_0 .var "out_blank", 3 0;
v0x56076add6f60_0 .net "pe_ack", 0 0, v0x56076adfee70_0;  alias, 1 drivers
v0x56076add7020_0 .net "pe_ready", 0 0, v0x56076adfef60_0;  alias, 1 drivers
v0x56076add72f0_0 .net "ready", 0 0, L_0x56076ae10f40;  1 drivers
v0x56076add73b0_0 .var/s "row_cnt", 3 0;
v0x56076add7490_0 .net "row_cnt_en", 0 0, L_0x56076ae101c0;  1 drivers
v0x56076add7550_0 .net "row_cnt_limit", 0 0, L_0x56076ae10080;  1 drivers
v0x56076add7610_0 .net "rst_n", 0 0, v0x56076adff130_0;  alias, 1 drivers
v0x56076add76d0_0 .var "shift", 0 0;
v0x56076add7790_0 .net "stride_valid", 1 0, L_0x56076adff290;  1 drivers
E_0x56076adbebe0/0 .event edge, v0x56076add6dc0_0, v0x56076add6c40_0, v0x56076add76d0_0, v0x56076add6f60_0;
E_0x56076adbebe0/1 .event edge, v0x56076add7020_0, v0x56076add72f0_0;
E_0x56076adbebe0 .event/or E_0x56076adbebe0/0, E_0x56076adbebe0/1;
E_0x56076adbfa80/0 .event negedge, v0x56076add7610_0;
E_0x56076adbfa80/1 .event posedge, v0x56076add63e0_0;
E_0x56076adbfa80 .event/or E_0x56076adbfa80/0, E_0x56076adbfa80/1;
L_0x7fbdc749f018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x7fbdc749f060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x56076adff290 .concat8 [ 1 1 0 0], L_0x7fbdc749f018, L_0x7fbdc749f060;
L_0x56076ae0fd10 .extend/s 32, v0x56076add64a0_0;
L_0x56076ae0fdb0 .cmp/eq 32, L_0x56076ae0fd10, L_0x7fbdc749f180;
L_0x56076ae0ff60 .extend/s 32, v0x56076add73b0_0;
L_0x56076ae10080 .cmp/eq 32, L_0x56076ae0ff60, L_0x7fbdc749f1c8;
L_0x56076ae10390 .extend/s 66, v0x56076add73b0_0;
L_0x56076ae104c0 .cmp/ge.s 66, L_0x56076ae10390, L_0x7fbdc749f210;
L_0x56076ae10600 .extend/s 66, v0x56076add64a0_0;
L_0x56076ae10810 .cmp/ge.s 66, L_0x56076ae10600, L_0x7fbdc749f258;
L_0x56076ae109f0 .cmp/eq 2, L_0x56076adff290, L_0x7fbdc749f2a0;
S_0x56076add1ef0 .scope generate, "gen0[0]" "gen0[0]" 4 105, 4 105 0, S_0x56076add0c20;
 .timescale -9 -12;
P_0x56076adb8210 .param/l "STRIDE" 1 4 106, +C4<00000000000000000000000000000001>;
P_0x56076adb8250 .param/l "i" 0 4 105, +C4<00>;
S_0x56076add2220 .scope generate, "gen4" "gen4" 4 108, 4 108 0, S_0x56076add1ef0;
 .timescale -9 -12;
v0x56076adbf880_0 .net/2u *"_ivl_0", 0 0, L_0x7fbdc749f018;  1 drivers
S_0x56076add2460 .scope generate, "gen0[1]" "gen0[1]" 4 105, 4 105 0, S_0x56076add0c20;
 .timescale -9 -12;
P_0x56076adbf750 .param/l "STRIDE" 1 4 106, +C4<00000000000000000000000000000001>;
P_0x56076adbf790 .param/l "i" 0 4 105, +C4<01>;
S_0x56076add2800 .scope generate, "gen4" "gen4" 4 108, 4 108 0, S_0x56076add2460;
 .timescale -9 -12;
v0x56076add29e0_0 .net/2u *"_ivl_0", 0 0, L_0x7fbdc749f060;  1 drivers
S_0x56076add2ae0 .scope generate, "gen11" "gen11" 4 201, 4 201 0, S_0x56076add0c20;
 .timescale -9 -12;
v0x56076add4460_0 .var "blank", 3 0;
S_0x56076add2cf0 .scope generate, "gen12[0]" "gen12[0]" 4 204, 4 204 0, S_0x56076add2ae0;
 .timescale -9 -12;
P_0x56076add2ef0 .param/l "COL_IDX" 1 4 206, +C4<00000000000000000000000000000000>;
P_0x56076add2f30 .param/l "COL_TARGET" 1 4 208, +C4<00000000000000000000000000000010>;
P_0x56076add2f70 .param/l "ROW_IDX" 1 4 205, +C4<00000000000000000000000000000000>;
P_0x56076add2fb0 .param/l "ROW_TARGET" 1 4 207, +C4<00000000000000000000000000000010>;
P_0x56076add2ff0 .param/l "i" 0 4 204, +C4<00>;
E_0x56076adbfba0 .event posedge, v0x56076add63e0_0;
S_0x56076add32f0 .scope generate, "gen12[1]" "gen12[1]" 4 204, 4 204 0, S_0x56076add2ae0;
 .timescale -9 -12;
P_0x56076add3510 .param/l "COL_IDX" 1 4 206, +C4<00000000000000000000000000000001>;
P_0x56076add3550 .param/l "COL_TARGET" 1 4 208, +C4<00000000000000000000000000000001>;
P_0x56076add3590 .param/l "ROW_IDX" 1 4 205, +C4<00000000000000000000000000000000>;
P_0x56076add35d0 .param/l "ROW_TARGET" 1 4 207, +C4<00000000000000000000000000000010>;
P_0x56076add3610 .param/l "i" 0 4 204, +C4<01>;
S_0x56076add38d0 .scope generate, "gen12[2]" "gen12[2]" 4 204, 4 204 0, S_0x56076add2ae0;
 .timescale -9 -12;
P_0x56076add3ae0 .param/l "COL_IDX" 1 4 206, +C4<00000000000000000000000000000010>;
P_0x56076add3b20 .param/l "COL_TARGET" 1 4 208, +C4<00000000000000000000000000000000>;
P_0x56076add3b60 .param/l "ROW_IDX" 1 4 205, +C4<00000000000000000000000000000000>;
P_0x56076add3ba0 .param/l "ROW_TARGET" 1 4 207, +C4<00000000000000000000000000000010>;
P_0x56076add3be0 .param/l "i" 0 4 204, +C4<010>;
S_0x56076add3ea0 .scope generate, "gen12[3]" "gen12[3]" 4 204, 4 204 0, S_0x56076add2ae0;
 .timescale -9 -12;
P_0x56076add4080 .param/l "COL_IDX" 1 4 206, +C4<00000000000000000000000000000000>;
P_0x56076add40c0 .param/l "COL_TARGET" 1 4 208, +C4<00000000000000000000000000000010>;
P_0x56076add4100 .param/l "ROW_IDX" 1 4 205, +C4<00000000000000000000000000000001>;
P_0x56076add4140 .param/l "ROW_TARGET" 1 4 207, +C4<00000000000000000000000000000001>;
P_0x56076add4180 .param/l "i" 0 4 204, +C4<011>;
S_0x56076add4540 .scope generate, "gen8" "gen8" 4 176, 4 176 0, S_0x56076add0c20;
 .timescale -9 -12;
L_0x56076ae0f830 .functor OR 1, L_0x56076ae0f480, L_0x56076ae0f690, C4<0>, C4<0>;
L_0x56076ae0fc00 .functor OR 1, L_0x56076ae0f830, L_0x56076ae0fa80, C4<0>, C4<0>;
v0x56076add4720_0 .net/s *"_ivl_0", 31 0, L_0x56076adff3d0;  1 drivers
v0x56076add4820_0 .net *"_ivl_10", 0 0, L_0x56076ae0f690;  1 drivers
v0x56076add48e0_0 .net *"_ivl_13", 0 0, L_0x56076ae0f830;  1 drivers
v0x56076add49b0_0 .net/s *"_ivl_14", 31 0, L_0x56076ae0f940;  1 drivers
L_0x7fbdc749f138 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x56076add4a90_0 .net/2s *"_ivl_16", 31 0, L_0x7fbdc749f138;  1 drivers
v0x56076add4bc0_0 .net *"_ivl_18", 0 0, L_0x56076ae0fa80;  1 drivers
L_0x7fbdc749f0a8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x56076add4c80_0 .net/2s *"_ivl_2", 31 0, L_0x7fbdc749f0a8;  1 drivers
v0x56076add4d60_0 .net *"_ivl_4", 0 0, L_0x56076ae0f480;  1 drivers
v0x56076add4e20_0 .net/s *"_ivl_6", 31 0, L_0x56076ae0f5c0;  1 drivers
L_0x7fbdc749f0f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56076add4f00_0 .net/2s *"_ivl_8", 31 0, L_0x7fbdc749f0f0;  1 drivers
L_0x56076adff3d0 .extend/s 32, v0x56076add73b0_0;
L_0x56076ae0f480 .cmp/ge.s 32, L_0x56076adff3d0, L_0x7fbdc749f0a8;
L_0x56076ae0f5c0 .extend/s 32, v0x56076add64a0_0;
L_0x56076ae0f690 .cmp/gt.s 32, L_0x7fbdc749f0f0, L_0x56076ae0f5c0;
L_0x56076ae0f940 .extend/s 32, v0x56076add64a0_0;
L_0x56076ae0fa80 .cmp/ge.s 32, L_0x56076ae0f940, L_0x7fbdc749f138;
S_0x56076add4fe0 .scope generate, "gen9" "gen9" 4 186, 4 186 0, S_0x56076add0c20;
 .timescale -9 -12;
S_0x56076add51c0 .scope function.vec4.u32, "num_blank_pts" "num_blank_pts" 4 281, 4 281 0, S_0x56076add0c20;
 .timescale -9 -12;
v0x56076add53a0_0 .var/i "dummy", 31 0;
; Variable num_blank_pts is vec4 return value of scope S_0x56076add51c0
TD_line_buffer_tb.dut.u_control.num_blank_pts ;
    %pushi/vec4 3, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to num_blank_pts (store_vec4_to_lval)
    %retload/vec4 0; Load num_blank_pts (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to num_blank_pts (store_vec4_to_lval)
    %end;
S_0x56076add79d0 .scope module, "u_datapath" "line_buffer_datapath" 3 92, 5 3 0, S_0x56076ad62500;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 72 "o_data";
    .port_info 1 /INPUT 8 "i_data";
    .port_info 2 /INPUT 1 "is_padding";
    .port_info 3 /INPUT 4 "out_blank";
    .port_info 4 /INPUT 1 "shift";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /INPUT 1 "rst_n";
P_0x56076add7b60 .param/l "BLANK_PTS" 1 5 31, +C4<00000000000000000000000000000100>;
P_0x56076add7ba0 .param/l "BLANK_PTS_SAFE" 1 5 32, +C4<00000000000000000000000000000100>;
P_0x56076add7be0 .param/l "DATA_WIDTH" 0 5 5, +C4<00000000000000000000000000001000>;
P_0x56076add7c20 .param/l "DILATION_0" 0 5 12, +C4<00000000000000000000000000000001>;
P_0x56076add7c60 .param/l "DILATION_1" 0 5 13, +C4<00000000000000000000000000000001>;
P_0x56076add7ca0 .param/l "IN_CHANNEL" 0 5 6, +C4<00000000000000000000000000000001>;
P_0x56076add7ce0 .param/l "IN_WIDTH" 0 5 7, +C4<00000000000000000000000000000100>;
P_0x56076add7d20 .param/l "KERNEL_0" 0 5 10, +C4<00000000000000000000000000000011>;
P_0x56076add7d60 .param/l "KERNEL_1" 0 5 11, +C4<00000000000000000000000000000011>;
P_0x56076add7da0 .param/l "KERNEL_PTS" 1 5 30, +C4<0000000000000000000000000000000000000000000000000000000000001001>;
P_0x56076add7de0 .param/l "PADDING_0" 0 5 14, +C4<00000000000000000000000000000001>;
P_0x56076add7e20 .param/l "PADDING_1" 0 5 15, +C4<00000000000000000000000000000001>;
P_0x56076add7e60 .param/l "PIXEL_WIDTH" 1 5 26, +C4<0000000000000000000000000000000000000000000000000000000000001000>;
P_0x56076add7ea0 .param/l "TOTAL_WIDTH" 1 5 27, +C4<00000000000000000000000000000000000000000000000000000000000000110>;
P_0x56076add7ee0 .param/l "WINDOW_0" 1 5 28, +C4<000000000000000000000000000000000000000000000000000000000000000011>;
P_0x56076add7f20 .param/l "WINDOW_1" 1 5 29, +C4<000000000000000000000000000000000000000000000000000000000000000011>;
v0x56076adfd1b0_0 .net "clk", 0 0, v0x56076adfe630_0;  alias, 1 drivers
v0x56076adfd270_0 .net "i_data", 7 0, v0x56076adfe990_0;  alias, 1 drivers
v0x56076adfd350_0 .net "is_padding", 0 0, v0x56076add6d00_0;  alias, 1 drivers
v0x56076adfd450_0 .net "o_data", 71 0, L_0x56076ae17c00;  alias, 1 drivers
v0x56076adfd4f0_0 .net "out_blank", 3 0, v0x56076add6e80_0;  alias, 1 drivers
v0x56076adfd600_0 .net "rst_n", 0 0, v0x56076adff130_0;  alias, 1 drivers
v0x56076adfd6a0_0 .net "shift", 0 0, v0x56076add76d0_0;  alias, 1 drivers
v0x56076adfd740 .array "window", 8 0, 7 0;
v0x56076adfd9b0 .array "window_in", 2 0;
v0x56076adfd9b0_0 .net v0x56076adfd9b0 0, 7 0, L_0x56076ae16670; 1 drivers
v0x56076adfd9b0_1 .net v0x56076adfd9b0 1, 7 0, L_0x56076ae11ce0; 1 drivers
v0x56076adfd9b0_2 .net v0x56076adfd9b0 2, 7 0, L_0x56076ae149c0; 1 drivers
L_0x7fbdc749f7f8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x56076ae16670 .functor MUXZ 8, v0x56076adfe990_0, L_0x7fbdc749f7f8, v0x56076add6d00_0, C4<>;
L_0x56076ae167d0 .part v0x56076add6e80_0, 0, 1;
L_0x56076ae16ad0 .part v0x56076add6e80_0, 1, 1;
L_0x56076ae16e10 .part v0x56076add6e80_0, 2, 1;
L_0x56076ae17140 .part v0x56076add6e80_0, 3, 1;
LS_0x56076ae17c00_0_0 .concat8 [ 8 8 8 8], L_0x56076ae168a0, L_0x56076ae16c30, L_0x56076ae16f10, L_0x56076ae173f0;
LS_0x56076ae17c00_0_4 .concat8 [ 8 8 8 8], L_0x56076ae17620, L_0x56076ae17780, L_0x56076ae178e0, L_0x56076ae17a70;
LS_0x56076ae17c00_0_8 .concat8 [ 8 0 0 0], L_0x56076ae17f60;
L_0x56076ae17c00 .concat8 [ 32 32 8 0], LS_0x56076ae17c00_0_0, LS_0x56076ae17c00_0_4, LS_0x56076ae17c00_0_8;
S_0x56076add87e0 .scope generate, "gen0[0]" "gen0[0]" 5 49, 5 49 0, S_0x56076add79d0;
 .timescale -9 -12;
P_0x56076add89e0 .param/l "i" 0 5 49, +C4<00>;
S_0x56076add8ac0 .scope generate, "gen1[0]" "gen1[0]" 5 50, 5 50 0, S_0x56076add87e0;
 .timescale -9 -12;
P_0x56076add8cc0 .param/l "j" 0 5 50, +C4<00>;
S_0x56076add8da0 .scope generate, "gen1[1]" "gen1[1]" 5 50, 5 50 0, S_0x56076add87e0;
 .timescale -9 -12;
P_0x56076add8fa0 .param/l "j" 0 5 50, +C4<01>;
S_0x56076add9060 .scope generate, "gen1[2]" "gen1[2]" 5 50, 5 50 0, S_0x56076add87e0;
 .timescale -9 -12;
P_0x56076add9270 .param/l "j" 0 5 50, +C4<010>;
S_0x56076add9330 .scope generate, "gen0[1]" "gen0[1]" 5 49, 5 49 0, S_0x56076add79d0;
 .timescale -9 -12;
P_0x56076add9530 .param/l "i" 0 5 49, +C4<01>;
S_0x56076add95f0 .scope generate, "gen1[0]" "gen1[0]" 5 50, 5 50 0, S_0x56076add9330;
 .timescale -9 -12;
P_0x56076add97f0 .param/l "j" 0 5 50, +C4<00>;
S_0x56076add98d0 .scope generate, "gen1[1]" "gen1[1]" 5 50, 5 50 0, S_0x56076add9330;
 .timescale -9 -12;
P_0x56076add9ad0 .param/l "j" 0 5 50, +C4<01>;
S_0x56076add9b90 .scope generate, "gen1[2]" "gen1[2]" 5 50, 5 50 0, S_0x56076add9330;
 .timescale -9 -12;
P_0x56076add9da0 .param/l "j" 0 5 50, +C4<010>;
S_0x56076add9e60 .scope generate, "gen0[2]" "gen0[2]" 5 49, 5 49 0, S_0x56076add79d0;
 .timescale -9 -12;
P_0x56076adda070 .param/l "i" 0 5 49, +C4<010>;
S_0x56076adda130 .scope generate, "gen1[0]" "gen1[0]" 5 50, 5 50 0, S_0x56076add9e60;
 .timescale -9 -12;
P_0x56076adda330 .param/l "j" 0 5 50, +C4<00>;
S_0x56076adda410 .scope generate, "gen1[1]" "gen1[1]" 5 50, 5 50 0, S_0x56076add9e60;
 .timescale -9 -12;
P_0x56076adda610 .param/l "j" 0 5 50, +C4<01>;
S_0x56076adda6d0 .scope generate, "gen1[2]" "gen1[2]" 5 50, 5 50 0, S_0x56076add9e60;
 .timescale -9 -12;
P_0x56076adda8e0 .param/l "j" 0 5 50, +C4<010>;
S_0x56076adda9a0 .scope generate, "gen2[0]" "gen2[0]" 5 62, 5 62 0, S_0x56076add79d0;
 .timescale -9 -12;
P_0x56076add5d30 .param/l "FIFO_DEPTH" 1 5 63, +C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011>;
P_0x56076add5d70 .param/l "i" 0 5 62, +C4<00>;
S_0x56076addabd0 .scope generate, "gen3" "gen3" 5 65, 5 65 0, S_0x56076adda9a0;
 .timescale -9 -12;
L_0x56076ae13b50 .functor AND 1, v0x56076add76d0_0, L_0x56076ae12ab0, C4<1>, C4<1>;
v0x56076adefed0_0 .net "fifo_full", 0 0, L_0x56076ae12ab0;  1 drivers
S_0x56076addae40 .scope module, "u_fifo" "fifo_single_read" 5 71, 6 3 0, S_0x56076addabd0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "rd_data";
    .port_info 1 /OUTPUT 1 "empty";
    .port_info 2 /OUTPUT 1 "full";
    .port_info 3 /OUTPUT 1 "almost_full";
    .port_info 4 /INPUT 8 "wr_data";
    .port_info 5 /INPUT 1 "wr_en";
    .port_info 6 /INPUT 1 "rd_en";
    .port_info 7 /INPUT 1 "rst_n";
    .port_info 8 /INPUT 1 "clk";
P_0x56076adad320 .param/l "ADDR_WIDTH" 1 6 19, +C4<00000000000000000000000000000001>;
P_0x56076adad360 .param/l "ALMOST_FULL_THRES" 0 6 6, +C4<00000000000000000000000000001010>;
P_0x56076adad3a0 .param/l "DATA_WIDTH" 0 6 4, +C4<0000000000000000000000000000000000000000000000000000000000001000>;
P_0x56076adad3e0 .param/l "DEPTH" 0 6 5, +C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010>;
L_0x56076ae123b0 .functor XOR 1, L_0x56076ae12560, L_0x56076ae12710, C4<0>, C4<0>;
L_0x56076ae12ab0 .functor AND 1, L_0x56076ae12420, L_0x56076ae123b0, C4<1>, C4<1>;
L_0x56076ae13370 .functor NOT 1, L_0x56076ae123b0, C4<0>, C4<0>, C4<0>;
L_0x56076ae133e0 .functor AND 1, L_0x56076ae12420, L_0x56076ae13370, C4<1>, C4<1>;
L_0x56076ae13a40 .functor AND 1, L_0x56076ae13570, L_0x56076ae13820, C4<1>, C4<1>;
v0x56076adedbd0_0 .net *"_ivl_0", 3 0, L_0x56076ae118b0;  1 drivers
L_0x7fbdc749f408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56076adedcd0_0 .net/2u *"_ivl_12", 0 0, L_0x7fbdc749f408;  1 drivers
v0x56076adeddb0_0 .net *"_ivl_15", 0 0, L_0x56076ae11f80;  1 drivers
L_0x7fbdc749f450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56076adede70_0 .net/2u *"_ivl_18", 0 0, L_0x7fbdc749f450;  1 drivers
v0x56076adedf50_0 .net *"_ivl_21", 0 0, L_0x56076ae121f0;  1 drivers
v0x56076adee080_0 .net *"_ivl_27", 0 0, L_0x56076ae12560;  1 drivers
v0x56076adee160_0 .net *"_ivl_29", 0 0, L_0x56076ae12710;  1 drivers
v0x56076adee240_0 .net/s *"_ivl_32", 2 0, L_0x56076ae12840;  1 drivers
v0x56076adee320_0 .net/s *"_ivl_34", 2 0, L_0x56076ae12970;  1 drivers
L_0x7fbdc749f498 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x56076adee490_0 .net/2s *"_ivl_38", 98 0, L_0x7fbdc749f498;  1 drivers
v0x56076adee570_0 .net *"_ivl_4", 1 0, L_0x56076ae119f0;  1 drivers
v0x56076adee650_0 .net/s *"_ivl_40", 98 0, L_0x56076ae12da0;  1 drivers
v0x56076adee730_0 .net/s *"_ivl_42", 98 0, L_0x56076ae12e90;  1 drivers
v0x56076adee810_0 .net *"_ivl_50", 0 0, L_0x56076ae13370;  1 drivers
v0x56076adee8f0_0 .net/s *"_ivl_54", 31 0, L_0x56076ae13480;  1 drivers
L_0x7fbdc749f4e0 .functor BUFT 1, C4<00000000000000000000000000001010>, C4<0>, C4<0>, C4<0>;
v0x56076adee9d0_0 .net/2s *"_ivl_56", 31 0, L_0x7fbdc749f4e0;  1 drivers
v0x56076adeeab0_0 .net *"_ivl_58", 0 0, L_0x56076ae13570;  1 drivers
v0x56076adeeb70_0 .net/s *"_ivl_60", 31 0, L_0x56076ae13780;  1 drivers
L_0x7fbdc749f528 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56076adeec50_0 .net/2s *"_ivl_62", 31 0, L_0x7fbdc749f528;  1 drivers
v0x56076adeed30_0 .net *"_ivl_64", 0 0, L_0x56076ae13820;  1 drivers
v0x56076adeedf0_0 .net/s "addr_diff_1", 2 0, L_0x56076ae12a10;  1 drivers
v0x56076adeeed0_0 .net/s "addr_diff_2", 2 0, L_0x56076ae12bf0;  1 drivers
v0x56076adeefb0_0 .net/s "addr_diff_3", 2 0, L_0x56076ae130d0;  1 drivers
v0x56076adef090_0 .net "addr_eq", 0 0, L_0x56076ae12420;  1 drivers
v0x56076adef150_0 .net "almost_full", 0 0, L_0x56076ae13a40;  1 drivers
v0x56076adef210_0 .net "clk", 0 0, v0x56076adfe630_0;  alias, 1 drivers
v0x56076adef2b0_0 .net "cnt_overlap", 0 0, L_0x56076ae123b0;  1 drivers
v0x56076adef370_0 .net "empty", 0 0, L_0x56076ae133e0;  1 drivers
v0x56076adef430_0 .net "full", 0 0, L_0x56076ae12ab0;  alias, 1 drivers
v0x56076adef4f0_0 .net/s "rd_addr", 1 0, L_0x56076ae12290;  1 drivers
v0x56076adef5d0_0 .net "rd_cnt", 1 0, L_0x56076ae11790;  1 drivers
v0x56076adef6b0_0 .net "rd_data", 7 0, L_0x56076ae11ce0;  alias, 1 drivers
v0x56076adef770_0 .net "rd_en", 0 0, L_0x56076ae13b50;  1 drivers
v0x56076adefa20_0 .net "rst_n", 0 0, v0x56076adff130_0;  alias, 1 drivers
v0x56076adefac0_0 .net/s "wr_addr", 1 0, L_0x56076ae12020;  1 drivers
v0x56076adefb60_0 .net "wr_cnt", 1 0, L_0x56076ae116f0;  1 drivers
v0x56076adfd740_2 .array/port v0x56076adfd740, 2;
v0x56076adefc40_0 .net "wr_data", 7 0, v0x56076adfd740_2;  1 drivers
v0x56076adefd30_0 .net "wr_en", 0 0, v0x56076add76d0_0;  alias, 1 drivers
L_0x56076ae116f0 .part L_0x56076ae118b0, 2, 2;
L_0x56076ae11790 .part L_0x56076ae118b0, 0, 2;
L_0x56076ae118b0 .concat [ 2 2 0 0], L_0x56076ae110b0, L_0x56076ae113a0;
L_0x56076ae119f0 .concat [ 1 1 0 0], L_0x56076ae13b50, v0x56076add76d0_0;
L_0x56076ae11b10 .part L_0x56076ae119f0, 0, 1;
L_0x56076ae11c00 .part L_0x56076ae119f0, 1, 1;
L_0x56076ae11d50 .part L_0x56076ae116f0, 0, 1;
L_0x56076ae11e40 .part L_0x56076ae11790, 0, 1;
L_0x56076ae11f80 .part L_0x56076ae116f0, 0, 1;
L_0x56076ae12020 .concat [ 1 1 0 0], L_0x56076ae11f80, L_0x7fbdc749f408;
L_0x56076ae121f0 .part L_0x56076ae11790, 0, 1;
L_0x56076ae12290 .concat [ 1 1 0 0], L_0x56076ae121f0, L_0x7fbdc749f450;
L_0x56076ae12420 .cmp/eq 2, L_0x56076ae12020, L_0x56076ae12290;
L_0x56076ae12560 .part L_0x56076ae116f0, 1, 1;
L_0x56076ae12710 .part L_0x56076ae11790, 1, 1;
L_0x56076ae12840 .extend/s 3, L_0x56076ae12290;
L_0x56076ae12970 .extend/s 3, L_0x56076ae12020;
L_0x56076ae12a10 .arith/sub 3, L_0x56076ae12840, L_0x56076ae12970;
L_0x56076ae12da0 .extend/s 99, L_0x56076ae12a10;
L_0x56076ae12e90 .arith/sum 99, L_0x7fbdc749f498, L_0x56076ae12da0;
L_0x56076ae12bf0 .part L_0x56076ae12e90, 0, 3;
L_0x56076ae130d0 .functor MUXZ 3, L_0x56076ae12bf0, L_0x56076ae12a10, L_0x56076ae123b0, C4<>;
L_0x56076ae13480 .extend/s 32, L_0x56076ae130d0;
L_0x56076ae13570 .cmp/ge.s 32, L_0x7fbdc749f4e0, L_0x56076ae13480;
L_0x56076ae13780 .extend/s 32, L_0x56076ae130d0;
L_0x56076ae13820 .cmp/ne 32, L_0x56076ae13780, L_0x7fbdc749f528;
S_0x56076addb3f0 .scope module, "u_bram" "block_ram_single_port" 6 38, 7 3 0, S_0x56076addae40;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "rd_data";
    .port_info 1 /INPUT 8 "wr_data";
    .port_info 2 /INPUT 1 "wr_addr";
    .port_info 3 /INPUT 1 "rd_addr";
    .port_info 4 /INPUT 1 "wr_en";
    .port_info 5 /INPUT 1 "rd_en";
    .port_info 6 /INPUT 1 "clk";
P_0x56076adb5e00 .param/l "DATA_WIDTH" 0 7 4, +C4<0000000000000000000000000000000000000000000000000000000000001000>;
P_0x56076adb5e40 .param/l "DEPTH" 0 7 5, +C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010>;
P_0x56076adb5e80 .param/str "OUTPUT_REGISTER" 0 7 7, "false";
P_0x56076adb5ec0 .param/str "RAM_STYLE" 0 7 6, "auto";
v0x56076addb9c0_0 .net "clk", 0 0, v0x56076adfe630_0;  alias, 1 drivers
v0x56076addbab0 .array "ram", 1 0, 7 0;
v0x56076adebb80_0 .net "rd_addr", 0 0, L_0x56076ae11e40;  1 drivers
v0x56076adebc70_0 .net "rd_data", 7 0, L_0x56076ae11ce0;  alias, 1 drivers
v0x56076adebd50_0 .var "rd_data_reg", 7 0;
v0x56076adebe80_0 .net "rd_en", 0 0, L_0x56076ae13b50;  alias, 1 drivers
v0x56076adebf40_0 .net "wr_addr", 0 0, L_0x56076ae11d50;  1 drivers
v0x56076adec020_0 .net "wr_data", 7 0, v0x56076adfd740_2;  alias, 1 drivers
v0x56076adec100_0 .net "wr_en", 0 0, v0x56076add76d0_0;  alias, 1 drivers
S_0x56076addb7c0 .scope generate, "gen1" "gen1" 7 51, 7 51 0, S_0x56076addb3f0;
 .timescale -9 -12;
L_0x56076ae11ce0 .functor BUFZ 8, v0x56076adebd50_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x56076adec260 .scope module, "u_cnt[0]" "fifo_counter" 6 26, 8 3 0, S_0x56076addae40;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 2 "cnt";
    .port_info 1 /INPUT 1 "cnt_en";
    .port_info 2 /INPUT 1 "rst_n";
    .port_info 3 /INPUT 1 "clk";
P_0x56076adec430 .param/l "ADDR_WIDTH" 1 8 12, +C4<00000000000000000000000000000001>;
P_0x56076adec470 .param/l "DEPTH" 0 8 4, +C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010>;
v0x56076adec650_0 .net *"_ivl_2", 98 0, L_0x56076ae11150;  1 drivers
L_0x7fbdc749f2e8 .functor BUFT 1, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56076adec730_0 .net *"_ivl_5", 97 0, L_0x7fbdc749f2e8;  1 drivers
L_0x7fbdc749f330 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x56076adec810_0 .net/2u *"_ivl_6", 98 0, L_0x7fbdc749f330;  1 drivers
v0x56076adec900_0 .net "at_limit", 0 0, L_0x56076ae11260;  1 drivers
v0x56076adec9c0_0 .net "clk", 0 0, v0x56076adfe630_0;  alias, 1 drivers
v0x56076adecb00_0 .net "cnt", 1 0, L_0x56076ae110b0;  1 drivers
v0x56076adecbe0_0 .net "cnt_en", 0 0, L_0x56076ae11b10;  1 drivers
v0x56076adecca0_0 .var "cnt_low", 0 0;
v0x56076adecd80_0 .var "cnt_msb", 0 0;
v0x56076adece40_0 .net "rst_n", 0 0, v0x56076adff130_0;  alias, 1 drivers
L_0x56076ae110b0 .concat [ 1 1 0 0], v0x56076adecca0_0, v0x56076adecd80_0;
L_0x56076ae11150 .concat [ 1 98 0 0], v0x56076adecca0_0, L_0x7fbdc749f2e8;
L_0x56076ae11260 .cmp/eq 99, L_0x56076ae11150, L_0x7fbdc749f330;
S_0x56076adecf40 .scope module, "u_cnt[1]" "fifo_counter" 6 26, 8 3 0, S_0x56076addae40;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 2 "cnt";
    .port_info 1 /INPUT 1 "cnt_en";
    .port_info 2 /INPUT 1 "rst_n";
    .port_info 3 /INPUT 1 "clk";
P_0x56076aded0f0 .param/l "ADDR_WIDTH" 1 8 12, +C4<00000000000000000000000000000001>;
P_0x56076aded130 .param/l "DEPTH" 0 8 4, +C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010>;
v0x56076aded310_0 .net *"_ivl_2", 98 0, L_0x56076ae11440;  1 drivers
L_0x7fbdc749f378 .functor BUFT 1, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56076aded3f0_0 .net *"_ivl_5", 97 0, L_0x7fbdc749f378;  1 drivers
L_0x7fbdc749f3c0 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x56076aded4d0_0 .net/2u *"_ivl_6", 98 0, L_0x7fbdc749f3c0;  1 drivers
v0x56076aded5c0_0 .net "at_limit", 0 0, L_0x56076ae11580;  1 drivers
v0x56076aded680_0 .net "clk", 0 0, v0x56076adfe630_0;  alias, 1 drivers
v0x56076aded770_0 .net "cnt", 1 0, L_0x56076ae113a0;  1 drivers
v0x56076aded850_0 .net "cnt_en", 0 0, L_0x56076ae11c00;  1 drivers
v0x56076aded910_0 .var "cnt_low", 0 0;
v0x56076aded9f0_0 .var "cnt_msb", 0 0;
v0x56076adedab0_0 .net "rst_n", 0 0, v0x56076adff130_0;  alias, 1 drivers
L_0x56076ae113a0 .concat [ 1 1 0 0], v0x56076aded910_0, v0x56076aded9f0_0;
L_0x56076ae11440 .concat [ 1 98 0 0], v0x56076aded910_0, L_0x7fbdc749f378;
L_0x56076ae11580 .cmp/eq 99, L_0x56076ae11440, L_0x7fbdc749f3c0;
S_0x56076adeff90 .scope generate, "gen2[1]" "gen2[1]" 5 62, 5 62 0, S_0x56076add79d0;
 .timescale -9 -12;
P_0x56076adf0170 .param/l "FIFO_DEPTH" 1 5 63, +C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011>;
P_0x56076adf01b0 .param/l "i" 0 5 62, +C4<01>;
S_0x56076adf0250 .scope generate, "gen3" "gen3" 5 65, 5 65 0, S_0x56076adeff90;
 .timescale -9 -12;
L_0x56076ae16600 .functor AND 1, v0x56076add76d0_0, L_0x56076ae15670, C4<1>, C4<1>;
v0x56076adf5c10_0 .net "fifo_full", 0 0, L_0x56076ae15670;  1 drivers
S_0x56076adf0530 .scope module, "u_fifo" "fifo_single_read" 5 71, 6 3 0, S_0x56076adf0250;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "rd_data";
    .port_info 1 /OUTPUT 1 "empty";
    .port_info 2 /OUTPUT 1 "full";
    .port_info 3 /OUTPUT 1 "almost_full";
    .port_info 4 /INPUT 8 "wr_data";
    .port_info 5 /INPUT 1 "wr_en";
    .port_info 6 /INPUT 1 "rd_en";
    .port_info 7 /INPUT 1 "rst_n";
    .port_info 8 /INPUT 1 "clk";
P_0x56076adaea40 .param/l "ADDR_WIDTH" 1 6 19, +C4<00000000000000000000000000000001>;
P_0x56076adaea80 .param/l "ALMOST_FULL_THRES" 0 6 6, +C4<00000000000000000000000000001010>;
P_0x56076adaeac0 .param/l "DATA_WIDTH" 0 6 4, +C4<0000000000000000000000000000000000000000000000000000000000001000>;
P_0x56076adaeb00 .param/l "DEPTH" 0 6 5, +C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010>;
L_0x56076ae15090 .functor XOR 1, L_0x56076ae15240, L_0x56076ae15360, C4<0>, C4<0>;
L_0x56076ae15670 .functor AND 1, L_0x56076ae15100, L_0x56076ae15090, C4<1>, C4<1>;
L_0x56076ae15e20 .functor NOT 1, L_0x56076ae15090, C4<0>, C4<0>, C4<0>;
L_0x56076ae15e90 .functor AND 1, L_0x56076ae15100, L_0x56076ae15e20, C4<1>, C4<1>;
L_0x56076ae164f0 .functor AND 1, L_0x56076ae16020, L_0x56076ae162d0, C4<1>, C4<1>;
v0x56076adf3820_0 .net *"_ivl_0", 3 0, L_0x56076ae14590;  1 drivers
L_0x7fbdc749f690 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56076adf3920_0 .net/2u *"_ivl_12", 0 0, L_0x7fbdc749f690;  1 drivers
v0x56076adf3a00_0 .net *"_ivl_15", 0 0, L_0x56076ae14c60;  1 drivers
L_0x7fbdc749f6d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56076adf3ac0_0 .net/2u *"_ivl_18", 0 0, L_0x7fbdc749f6d8;  1 drivers
v0x56076adf3ba0_0 .net *"_ivl_21", 0 0, L_0x56076ae14ed0;  1 drivers
v0x56076adf3c80_0 .net *"_ivl_27", 0 0, L_0x56076ae15240;  1 drivers
v0x56076adf3d60_0 .net *"_ivl_29", 0 0, L_0x56076ae15360;  1 drivers
v0x56076adf3e40_0 .net/s *"_ivl_32", 2 0, L_0x56076ae15400;  1 drivers
v0x56076adf3f20_0 .net/s *"_ivl_34", 2 0, L_0x56076ae15530;  1 drivers
L_0x7fbdc749f720 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x56076adf4090_0 .net/2s *"_ivl_38", 98 0, L_0x7fbdc749f720;  1 drivers
v0x56076adf4170_0 .net *"_ivl_4", 1 0, L_0x56076ae146d0;  1 drivers
v0x56076adf4250_0 .net/s *"_ivl_40", 98 0, L_0x56076ae15850;  1 drivers
v0x56076adf4330_0 .net/s *"_ivl_42", 98 0, L_0x56076ae15940;  1 drivers
v0x56076adf4410_0 .net *"_ivl_50", 0 0, L_0x56076ae15e20;  1 drivers
v0x56076adf44f0_0 .net/s *"_ivl_54", 31 0, L_0x56076ae15f30;  1 drivers
L_0x7fbdc749f768 .functor BUFT 1, C4<00000000000000000000000000001010>, C4<0>, C4<0>, C4<0>;
v0x56076adf45d0_0 .net/2s *"_ivl_56", 31 0, L_0x7fbdc749f768;  1 drivers
v0x56076adf46b0_0 .net *"_ivl_58", 0 0, L_0x56076ae16020;  1 drivers
v0x56076adf4770_0 .net/s *"_ivl_60", 31 0, L_0x56076ae16230;  1 drivers
L_0x7fbdc749f7b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56076adf4850_0 .net/2s *"_ivl_62", 31 0, L_0x7fbdc749f7b0;  1 drivers
v0x56076adf4930_0 .net *"_ivl_64", 0 0, L_0x56076ae162d0;  1 drivers
v0x56076adf49f0_0 .net/s "addr_diff_1", 2 0, L_0x56076ae155d0;  1 drivers
v0x56076adf4ad0_0 .net/s "addr_diff_2", 2 0, L_0x56076ae157b0;  1 drivers
v0x56076adf4bb0_0 .net/s "addr_diff_3", 2 0, L_0x56076ae15b80;  1 drivers
v0x56076adf4c90_0 .net "addr_eq", 0 0, L_0x56076ae15100;  1 drivers
v0x56076adf4d50_0 .net "almost_full", 0 0, L_0x56076ae164f0;  1 drivers
v0x56076adf4e10_0 .net "clk", 0 0, v0x56076adfe630_0;  alias, 1 drivers
v0x56076adf4fc0_0 .net "cnt_overlap", 0 0, L_0x56076ae15090;  1 drivers
v0x56076adf5080_0 .net "empty", 0 0, L_0x56076ae15e90;  1 drivers
v0x56076adf5140_0 .net "full", 0 0, L_0x56076ae15670;  alias, 1 drivers
v0x56076adf5200_0 .net/s "rd_addr", 1 0, L_0x56076ae14f70;  1 drivers
v0x56076adf52e0_0 .net "rd_cnt", 1 0, L_0x56076ae14470;  1 drivers
v0x56076adf53c0_0 .net "rd_data", 7 0, L_0x56076ae149c0;  alias, 1 drivers
v0x56076adf5480_0 .net "rd_en", 0 0, L_0x56076ae16600;  1 drivers
v0x56076adf5760_0 .net "rst_n", 0 0, v0x56076adff130_0;  alias, 1 drivers
v0x56076adf5800_0 .net/s "wr_addr", 1 0, L_0x56076ae14d00;  1 drivers
v0x56076adf58a0_0 .net "wr_cnt", 1 0, L_0x56076ae143d0;  1 drivers
v0x56076adfd740_5 .array/port v0x56076adfd740, 5;
v0x56076adf5980_0 .net "wr_data", 7 0, v0x56076adfd740_5;  1 drivers
v0x56076adf5a70_0 .net "wr_en", 0 0, v0x56076add76d0_0;  alias, 1 drivers
L_0x56076ae143d0 .part L_0x56076ae14590, 2, 2;
L_0x56076ae14470 .part L_0x56076ae14590, 0, 2;
L_0x56076ae14590 .concat [ 2 2 0 0], L_0x56076ae13cd0, L_0x56076ae14020;
L_0x56076ae146d0 .concat [ 1 1 0 0], L_0x56076ae16600, v0x56076add76d0_0;
L_0x56076ae147f0 .part L_0x56076ae146d0, 0, 1;
L_0x56076ae148e0 .part L_0x56076ae146d0, 1, 1;
L_0x56076ae14a30 .part L_0x56076ae143d0, 0, 1;
L_0x56076ae14b20 .part L_0x56076ae14470, 0, 1;
L_0x56076ae14c60 .part L_0x56076ae143d0, 0, 1;
L_0x56076ae14d00 .concat [ 1 1 0 0], L_0x56076ae14c60, L_0x7fbdc749f690;
L_0x56076ae14ed0 .part L_0x56076ae14470, 0, 1;
L_0x56076ae14f70 .concat [ 1 1 0 0], L_0x56076ae14ed0, L_0x7fbdc749f6d8;
L_0x56076ae15100 .cmp/eq 2, L_0x56076ae14d00, L_0x56076ae14f70;
L_0x56076ae15240 .part L_0x56076ae143d0, 1, 1;
L_0x56076ae15360 .part L_0x56076ae14470, 1, 1;
L_0x56076ae15400 .extend/s 3, L_0x56076ae14f70;
L_0x56076ae15530 .extend/s 3, L_0x56076ae14d00;
L_0x56076ae155d0 .arith/sub 3, L_0x56076ae15400, L_0x56076ae15530;
L_0x56076ae15850 .extend/s 99, L_0x56076ae155d0;
L_0x56076ae15940 .arith/sum 99, L_0x7fbdc749f720, L_0x56076ae15850;
L_0x56076ae157b0 .part L_0x56076ae15940, 0, 3;
L_0x56076ae15b80 .functor MUXZ 3, L_0x56076ae157b0, L_0x56076ae155d0, L_0x56076ae15090, C4<>;
L_0x56076ae15f30 .extend/s 32, L_0x56076ae15b80;
L_0x56076ae16020 .cmp/ge.s 32, L_0x7fbdc749f768, L_0x56076ae15f30;
L_0x56076ae16230 .extend/s 32, L_0x56076ae15b80;
L_0x56076ae162d0 .cmp/ne 32, L_0x56076ae16230, L_0x7fbdc749f7b0;
S_0x56076adf0c30 .scope module, "u_bram" "block_ram_single_port" 6 38, 7 3 0, S_0x56076adf0530;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "rd_data";
    .port_info 1 /INPUT 8 "wr_data";
    .port_info 2 /INPUT 1 "wr_addr";
    .port_info 3 /INPUT 1 "rd_addr";
    .port_info 4 /INPUT 1 "wr_en";
    .port_info 5 /INPUT 1 "rd_en";
    .port_info 6 /INPUT 1 "clk";
P_0x56076adf08e0 .param/l "DATA_WIDTH" 0 7 4, +C4<0000000000000000000000000000000000000000000000000000000000001000>;
P_0x56076adf0920 .param/l "DEPTH" 0 7 5, +C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010>;
P_0x56076adf0960 .param/str "OUTPUT_REGISTER" 0 7 7, "false";
P_0x56076adf09a0 .param/str "RAM_STYLE" 0 7 6, "auto";
v0x56076adf1430_0 .net "clk", 0 0, v0x56076adfe630_0;  alias, 1 drivers
v0x56076adf14f0 .array "ram", 1 0, 7 0;
v0x56076adf15d0_0 .net "rd_addr", 0 0, L_0x56076ae14b20;  1 drivers
v0x56076adf16c0_0 .net "rd_data", 7 0, L_0x56076ae149c0;  alias, 1 drivers
v0x56076adf17a0_0 .var "rd_data_reg", 7 0;
v0x56076adf18d0_0 .net "rd_en", 0 0, L_0x56076ae16600;  alias, 1 drivers
v0x56076adf1990_0 .net "wr_addr", 0 0, L_0x56076ae14a30;  1 drivers
v0x56076adf1a70_0 .net "wr_data", 7 0, v0x56076adfd740_5;  alias, 1 drivers
v0x56076adf1b50_0 .net "wr_en", 0 0, v0x56076add76d0_0;  alias, 1 drivers
S_0x56076adf1230 .scope generate, "gen1" "gen1" 7 51, 7 51 0, S_0x56076adf0c30;
 .timescale -9 -12;
L_0x56076ae149c0 .functor BUFZ 8, v0x56076adf17a0_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x56076adf1d10 .scope module, "u_cnt[0]" "fifo_counter" 6 26, 8 3 0, S_0x56076adf0530;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 2 "cnt";
    .port_info 1 /INPUT 1 "cnt_en";
    .port_info 2 /INPUT 1 "rst_n";
    .port_info 3 /INPUT 1 "clk";
P_0x56076adf1ee0 .param/l "ADDR_WIDTH" 1 8 12, +C4<00000000000000000000000000000001>;
P_0x56076adf1f20 .param/l "DEPTH" 0 8 4, +C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010>;
v0x56076adf21b0_0 .net *"_ivl_2", 98 0, L_0x56076ae13d70;  1 drivers
L_0x7fbdc749f570 .functor BUFT 1, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56076adf2290_0 .net *"_ivl_5", 97 0, L_0x7fbdc749f570;  1 drivers
L_0x7fbdc749f5b8 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x56076adf2370_0 .net/2u *"_ivl_6", 98 0, L_0x7fbdc749f5b8;  1 drivers
v0x56076adf2460_0 .net "at_limit", 0 0, L_0x56076ae13eb0;  1 drivers
v0x56076adf2520_0 .net "clk", 0 0, v0x56076adfe630_0;  alias, 1 drivers
v0x56076adf2610_0 .net "cnt", 1 0, L_0x56076ae13cd0;  1 drivers
v0x56076adf26f0_0 .net "cnt_en", 0 0, L_0x56076ae147f0;  1 drivers
v0x56076adf27b0_0 .var "cnt_low", 0 0;
v0x56076adf2890_0 .var "cnt_msb", 0 0;
v0x56076adf2950_0 .net "rst_n", 0 0, v0x56076adff130_0;  alias, 1 drivers
L_0x56076ae13cd0 .concat [ 1 1 0 0], v0x56076adf27b0_0, v0x56076adf2890_0;
L_0x56076ae13d70 .concat [ 1 98 0 0], v0x56076adf27b0_0, L_0x7fbdc749f570;
L_0x56076ae13eb0 .cmp/eq 99, L_0x56076ae13d70, L_0x7fbdc749f5b8;
S_0x56076adf2b00 .scope module, "u_cnt[1]" "fifo_counter" 6 26, 8 3 0, S_0x56076adf0530;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 2 "cnt";
    .port_info 1 /INPUT 1 "cnt_en";
    .port_info 2 /INPUT 1 "rst_n";
    .port_info 3 /INPUT 1 "clk";
P_0x56076adf2cb0 .param/l "ADDR_WIDTH" 1 8 12, +C4<00000000000000000000000000000001>;
P_0x56076adf2cf0 .param/l "DEPTH" 0 8 4, +C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010>;
v0x56076adf2fb0_0 .net *"_ivl_2", 98 0, L_0x56076ae140f0;  1 drivers
L_0x7fbdc749f600 .functor BUFT 1, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56076adf3090_0 .net *"_ivl_5", 97 0, L_0x7fbdc749f600;  1 drivers
L_0x7fbdc749f648 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x56076adf3170_0 .net/2u *"_ivl_6", 98 0, L_0x7fbdc749f648;  1 drivers
v0x56076adf3260_0 .net "at_limit", 0 0, L_0x56076ae14260;  1 drivers
v0x56076adf3320_0 .net "clk", 0 0, v0x56076adfe630_0;  alias, 1 drivers
v0x56076adf33c0_0 .net "cnt", 1 0, L_0x56076ae14020;  1 drivers
v0x56076adf34a0_0 .net "cnt_en", 0 0, L_0x56076ae148e0;  1 drivers
v0x56076adf3560_0 .var "cnt_low", 0 0;
v0x56076adf3640_0 .var "cnt_msb", 0 0;
v0x56076adf3700_0 .net "rst_n", 0 0, v0x56076adff130_0;  alias, 1 drivers
L_0x56076ae14020 .concat [ 1 1 0 0], v0x56076adf3560_0, v0x56076adf3640_0;
L_0x56076ae140f0 .concat [ 1 98 0 0], v0x56076adf3560_0, L_0x7fbdc749f600;
L_0x56076ae14260 .cmp/eq 99, L_0x56076ae140f0, L_0x7fbdc749f648;
S_0x56076adf5d00 .scope generate, "gen5" "gen5" 5 91, 5 91 0, S_0x56076add79d0;
 .timescale -9 -12;
v0x56076adf5e90_0 .net/2u *"_ivl_1", 7 0, L_0x7fbdc749f7f8;  1 drivers
S_0x56076adf5f70 .scope generate, "gen7[0]" "gen7[0]" 5 101, 5 101 0, S_0x56076add79d0;
 .timescale -9 -12;
P_0x56076adf6120 .param/l "i" 0 5 101, +C4<00>;
S_0x56076adf6200 .scope generate, "gen8[0]" "gen8[0]" 5 102, 5 102 0, S_0x56076adf5f70;
 .timescale -9 -12;
P_0x56076adf6400 .param/l "LO_BND" 1 5 108, +C4<00000000000000000000000000000000>;
P_0x56076adf6440 .param/l "PIXEL_IDX" 1 5 106, +C4<00000000000000000000000000000000>;
P_0x56076adf6480 .param/l "REVERSED_I" 1 5 103, +C4<00000000000000000000000000000010>;
P_0x56076adf64c0 .param/l "REVERSED_J" 1 5 104, +C4<00000000000000000000000000000010>;
P_0x56076adf6500 .param/l "UP_BND" 1 5 107, +C4<00000000000000000000000000000111>;
P_0x56076adf6540 .param/l "j" 0 5 102, +C4<00>;
v0x56076adfd740_8 .array/port v0x56076adfd740, 8;
v0x56076adf6d50_0 .net "pixel", 7 0, v0x56076adfd740_8;  1 drivers
S_0x56076adf68a0 .scope generate, "gen9" "gen9" 5 112, 5 112 0, S_0x56076adf6200;
 .timescale -9 -12;
v0x56076adf6a80_0 .net *"_ivl_0", 0 0, L_0x56076ae167d0;  1 drivers
L_0x7fbdc749f840 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x56076adf6b80_0 .net/2u *"_ivl_1", 7 0, L_0x7fbdc749f840;  1 drivers
v0x56076adf6c60_0 .net *"_ivl_3", 7 0, L_0x56076ae168a0;  1 drivers
L_0x56076ae168a0 .functor MUXZ 8, v0x56076adfd740_8, L_0x7fbdc749f840, L_0x56076ae167d0, C4<>;
S_0x56076adf6e50 .scope generate, "gen8[1]" "gen8[1]" 5 102, 5 102 0, S_0x56076adf5f70;
 .timescale -9 -12;
P_0x56076adf7070 .param/l "LO_BND" 1 5 108, +C4<00000000000000000000000000001000>;
P_0x56076adf70b0 .param/l "PIXEL_IDX" 1 5 106, +C4<00000000000000000000000000000001>;
P_0x56076adf70f0 .param/l "REVERSED_I" 1 5 103, +C4<00000000000000000000000000000010>;
P_0x56076adf7130 .param/l "REVERSED_J" 1 5 104, +C4<00000000000000000000000000000001>;
P_0x56076adf7170 .param/l "UP_BND" 1 5 107, +C4<00000000000000000000000000001111>;
P_0x56076adf71b0 .param/l "j" 0 5 102, +C4<01>;
v0x56076adfd740_7 .array/port v0x56076adfd740, 7;
v0x56076adf79a0_0 .net "pixel", 7 0, v0x56076adfd740_7;  1 drivers
S_0x56076adf74f0 .scope generate, "gen9" "gen9" 5 112, 5 112 0, S_0x56076adf6e50;
 .timescale -9 -12;
v0x56076adf76d0_0 .net *"_ivl_0", 0 0, L_0x56076ae16ad0;  1 drivers
L_0x7fbdc749f888 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x56076adf77d0_0 .net/2u *"_ivl_1", 7 0, L_0x7fbdc749f888;  1 drivers
v0x56076adf78b0_0 .net *"_ivl_3", 7 0, L_0x56076ae16c30;  1 drivers
L_0x56076ae16c30 .functor MUXZ 8, v0x56076adfd740_7, L_0x7fbdc749f888, L_0x56076ae16ad0, C4<>;
S_0x56076adf7aa0 .scope generate, "gen8[2]" "gen8[2]" 5 102, 5 102 0, S_0x56076adf5f70;
 .timescale -9 -12;
P_0x56076adf7cd0 .param/l "LO_BND" 1 5 108, +C4<00000000000000000000000000010000>;
P_0x56076adf7d10 .param/l "PIXEL_IDX" 1 5 106, +C4<00000000000000000000000000000010>;
P_0x56076adf7d50 .param/l "REVERSED_I" 1 5 103, +C4<00000000000000000000000000000010>;
P_0x56076adf7d90 .param/l "REVERSED_J" 1 5 104, +C4<00000000000000000000000000000000>;
P_0x56076adf7dd0 .param/l "UP_BND" 1 5 107, +C4<00000000000000000000000000010111>;
P_0x56076adf7e10 .param/l "j" 0 5 102, +C4<010>;
v0x56076adfd740_6 .array/port v0x56076adfd740, 6;
v0x56076adf8600_0 .net "pixel", 7 0, v0x56076adfd740_6;  1 drivers
S_0x56076adf8150 .scope generate, "gen9" "gen9" 5 112, 5 112 0, S_0x56076adf7aa0;
 .timescale -9 -12;
v0x56076adf8330_0 .net *"_ivl_0", 0 0, L_0x56076ae16e10;  1 drivers
L_0x7fbdc749f8d0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x56076adf8430_0 .net/2u *"_ivl_1", 7 0, L_0x7fbdc749f8d0;  1 drivers
v0x56076adf8510_0 .net *"_ivl_3", 7 0, L_0x56076ae16f10;  1 drivers
L_0x56076ae16f10 .functor MUXZ 8, v0x56076adfd740_6, L_0x7fbdc749f8d0, L_0x56076ae16e10, C4<>;
S_0x56076adf8700 .scope generate, "gen7[1]" "gen7[1]" 5 101, 5 101 0, S_0x56076add79d0;
 .timescale -9 -12;
P_0x56076adf8900 .param/l "i" 0 5 101, +C4<01>;
S_0x56076adf89e0 .scope generate, "gen8[0]" "gen8[0]" 5 102, 5 102 0, S_0x56076adf8700;
 .timescale -9 -12;
P_0x56076adf8be0 .param/l "LO_BND" 1 5 108, +C4<00000000000000000000000000011000>;
P_0x56076adf8c20 .param/l "PIXEL_IDX" 1 5 106, +C4<00000000000000000000000000000011>;
P_0x56076adf8c60 .param/l "REVERSED_I" 1 5 103, +C4<00000000000000000000000000000001>;
P_0x56076adf8ca0 .param/l "REVERSED_J" 1 5 104, +C4<00000000000000000000000000000010>;
P_0x56076adf8ce0 .param/l "UP_BND" 1 5 107, +C4<00000000000000000000000000011111>;
P_0x56076adf8d20 .param/l "j" 0 5 102, +C4<00>;
L_0x56076ae170d0 .functor BUFZ 8, v0x56076adfd740_5, C4<00000000>, C4<00000000>, C4<00000000>;
v0x56076adf9530_0 .net "pixel", 7 0, L_0x56076ae170d0;  1 drivers
S_0x56076adf9080 .scope generate, "gen9" "gen9" 5 112, 5 112 0, S_0x56076adf89e0;
 .timescale -9 -12;
v0x56076adf9260_0 .net *"_ivl_0", 0 0, L_0x56076ae17140;  1 drivers
L_0x7fbdc749f918 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x56076adf9360_0 .net/2u *"_ivl_1", 7 0, L_0x7fbdc749f918;  1 drivers
v0x56076adf9440_0 .net *"_ivl_3", 7 0, L_0x56076ae173f0;  1 drivers
L_0x56076ae173f0 .functor MUXZ 8, L_0x56076ae170d0, L_0x7fbdc749f918, L_0x56076ae17140, C4<>;
S_0x56076adf9630 .scope generate, "gen8[1]" "gen8[1]" 5 102, 5 102 0, S_0x56076adf8700;
 .timescale -9 -12;
P_0x56076adf9850 .param/l "LO_BND" 1 5 108, +C4<00000000000000000000000000100000>;
P_0x56076adf9890 .param/l "PIXEL_IDX" 1 5 106, +C4<00000000000000000000000000000100>;
P_0x56076adf98d0 .param/l "REVERSED_I" 1 5 103, +C4<00000000000000000000000000000001>;
P_0x56076adf9910 .param/l "REVERSED_J" 1 5 104, +C4<00000000000000000000000000000001>;
P_0x56076adf9950 .param/l "UP_BND" 1 5 107, +C4<00000000000000000000000000100111>;
P_0x56076adf9990 .param/l "j" 0 5 102, +C4<01>;
v0x56076adfd740_4 .array/port v0x56076adfd740, 4;
v0x56076adf9fb0_0 .net "pixel", 7 0, v0x56076adfd740_4;  1 drivers
S_0x56076adf9cd0 .scope generate, "gen10" "gen10" 5 112, 5 112 0, S_0x56076adf9630;
 .timescale -9 -12;
L_0x56076ae17620 .functor BUFZ 8, v0x56076adfd740_4, C4<00000000>, C4<00000000>, C4<00000000>;
v0x56076adf9eb0_0 .net *"_ivl_1", 7 0, L_0x56076ae17620;  1 drivers
S_0x56076adfa0b0 .scope generate, "gen8[2]" "gen8[2]" 5 102, 5 102 0, S_0x56076adf8700;
 .timescale -9 -12;
P_0x56076adfa2e0 .param/l "LO_BND" 1 5 108, +C4<00000000000000000000000000101000>;
P_0x56076adfa320 .param/l "PIXEL_IDX" 1 5 106, +C4<00000000000000000000000000000101>;
P_0x56076adfa360 .param/l "REVERSED_I" 1 5 103, +C4<00000000000000000000000000000001>;
P_0x56076adfa3a0 .param/l "REVERSED_J" 1 5 104, +C4<00000000000000000000000000000000>;
P_0x56076adfa3e0 .param/l "UP_BND" 1 5 107, +C4<00000000000000000000000000101111>;
P_0x56076adfa420 .param/l "j" 0 5 102, +C4<010>;
v0x56076adfd740_3 .array/port v0x56076adfd740, 3;
v0x56076adfaa40_0 .net "pixel", 7 0, v0x56076adfd740_3;  1 drivers
S_0x56076adfa760 .scope generate, "gen10" "gen10" 5 112, 5 112 0, S_0x56076adfa0b0;
 .timescale -9 -12;
L_0x56076ae17780 .functor BUFZ 8, v0x56076adfd740_3, C4<00000000>, C4<00000000>, C4<00000000>;
v0x56076adfa940_0 .net *"_ivl_1", 7 0, L_0x56076ae17780;  1 drivers
S_0x56076adfab40 .scope generate, "gen7[2]" "gen7[2]" 5 101, 5 101 0, S_0x56076add79d0;
 .timescale -9 -12;
P_0x56076adf0120 .param/l "i" 0 5 101, +C4<010>;
S_0x56076adfadd0 .scope generate, "gen8[0]" "gen8[0]" 5 102, 5 102 0, S_0x56076adfab40;
 .timescale -9 -12;
P_0x56076adfafd0 .param/l "LO_BND" 1 5 108, +C4<00000000000000000000000000110000>;
P_0x56076adfb010 .param/l "PIXEL_IDX" 1 5 106, +C4<00000000000000000000000000000110>;
P_0x56076adfb050 .param/l "REVERSED_I" 1 5 103, +C4<00000000000000000000000000000000>;
P_0x56076adfb090 .param/l "REVERSED_J" 1 5 104, +C4<00000000000000000000000000000010>;
P_0x56076adfb0d0 .param/l "UP_BND" 1 5 107, +C4<00000000000000000000000000110111>;
P_0x56076adfb110 .param/l "j" 0 5 102, +C4<00>;
L_0x56076ae17870 .functor BUFZ 8, v0x56076adfd740_2, C4<00000000>, C4<00000000>, C4<00000000>;
v0x56076adfb7e0_0 .net "pixel", 7 0, L_0x56076ae17870;  1 drivers
S_0x56076adfb500 .scope generate, "gen10" "gen10" 5 112, 5 112 0, S_0x56076adfadd0;
 .timescale -9 -12;
L_0x56076ae178e0 .functor BUFZ 8, L_0x56076ae17870, C4<00000000>, C4<00000000>, C4<00000000>;
v0x56076adfb6e0_0 .net *"_ivl_1", 7 0, L_0x56076ae178e0;  1 drivers
S_0x56076adfb8e0 .scope generate, "gen8[1]" "gen8[1]" 5 102, 5 102 0, S_0x56076adfab40;
 .timescale -9 -12;
P_0x56076adfbb00 .param/l "LO_BND" 1 5 108, +C4<00000000000000000000000000111000>;
P_0x56076adfbb40 .param/l "PIXEL_IDX" 1 5 106, +C4<00000000000000000000000000000111>;
P_0x56076adfbb80 .param/l "REVERSED_I" 1 5 103, +C4<00000000000000000000000000000000>;
P_0x56076adfbbc0 .param/l "REVERSED_J" 1 5 104, +C4<00000000000000000000000000000001>;
P_0x56076adfbc00 .param/l "UP_BND" 1 5 107, +C4<00000000000000000000000000111111>;
P_0x56076adfbc40 .param/l "j" 0 5 102, +C4<01>;
v0x56076adfd740_1 .array/port v0x56076adfd740, 1;
v0x56076adfc260_0 .net "pixel", 7 0, v0x56076adfd740_1;  1 drivers
S_0x56076adfbf80 .scope generate, "gen10" "gen10" 5 112, 5 112 0, S_0x56076adfb8e0;
 .timescale -9 -12;
L_0x56076ae17a70 .functor BUFZ 8, v0x56076adfd740_1, C4<00000000>, C4<00000000>, C4<00000000>;
v0x56076adfc160_0 .net *"_ivl_1", 7 0, L_0x56076ae17a70;  1 drivers
S_0x56076adfc360 .scope generate, "gen8[2]" "gen8[2]" 5 102, 5 102 0, S_0x56076adfab40;
 .timescale -9 -12;
P_0x56076adfc590 .param/l "LO_BND" 1 5 108, +C4<00000000000000000000000001000000>;
P_0x56076adfc5d0 .param/l "PIXEL_IDX" 1 5 106, +C4<00000000000000000000000000001000>;
P_0x56076adfc610 .param/l "REVERSED_I" 1 5 103, +C4<00000000000000000000000000000000>;
P_0x56076adfc650 .param/l "REVERSED_J" 1 5 104, +C4<00000000000000000000000000000000>;
P_0x56076adfc690 .param/l "UP_BND" 1 5 107, +C4<00000000000000000000000001000111>;
P_0x56076adfc6d0 .param/l "j" 0 5 102, +C4<010>;
v0x56076adfd740_0 .array/port v0x56076adfd740, 0;
v0x56076adfccf0_0 .net "pixel", 7 0, v0x56076adfd740_0;  1 drivers
S_0x56076adfca10 .scope generate, "gen10" "gen10" 5 112, 5 112 0, S_0x56076adfc360;
 .timescale -9 -12;
L_0x56076ae17f60 .functor BUFZ 8, v0x56076adfd740_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x56076adfcbf0_0 .net *"_ivl_1", 7 0, L_0x56076ae17f60;  1 drivers
S_0x56076adfcdf0 .scope function.vec4.u32, "num_blank_pts" "num_blank_pts" 5 124, 5 124 0, S_0x56076add79d0;
 .timescale -9 -12;
v0x56076adfcfd0_0 .var/i "dummy", 31 0;
; Variable num_blank_pts is vec4 return value of scope S_0x56076adfcdf0
TD_line_buffer_tb.dut.u_datapath.num_blank_pts ;
    %pushi/vec4 3, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to num_blank_pts (store_vec4_to_lval)
    %retload/vec4 0; Load num_blank_pts (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to num_blank_pts (store_vec4_to_lval)
    %end;
    .scope S_0x56076add4fe0;
T_4 ;
    %wait E_0x56076adbfba0;
    %load/vec4 v0x56076add6940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x56076add6ac0_0;
    %assign/vec4 v0x56076add6d00_0, 0;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x56076add2ae0;
T_5 ;
    %wait E_0x56076adbfba0;
    %load/vec4 v0x56076add76d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x56076add4460_0;
    %assign/vec4 v0x56076add6e80_0, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x56076add2cf0;
T_6 ;
    %wait E_0x56076adbfba0;
    %load/vec4 v0x56076add6940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x56076add73b0_0;
    %pad/s 32;
    %cmpi/s 2, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_6.2, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x56076add4460_0, 4, 5;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x56076add73b0_0;
    %pad/s 32;
    %cmpi/s 2, 0, 32;
    %jmp/0xz  T_6.4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x56076add4460_0, 4, 5;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v0x56076add64a0_0;
    %pad/s 32;
    %cmpi/s 2, 0, 32;
    %flag_get/vec4 5;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x56076add4460_0, 4, 5;
T_6.5 ;
T_6.3 ;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x56076add32f0;
T_7 ;
    %wait E_0x56076adbfba0;
    %load/vec4 v0x56076add6940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x56076add73b0_0;
    %pad/s 32;
    %cmpi/s 2, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_7.2, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x56076add4460_0, 4, 5;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x56076add73b0_0;
    %pad/s 32;
    %cmpi/s 2, 0, 32;
    %jmp/0xz  T_7.4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x56076add4460_0, 4, 5;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x56076add64a0_0;
    %pad/s 32;
    %cmpi/s 1, 0, 32;
    %flag_get/vec4 5;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x56076add4460_0, 4, 5;
T_7.5 ;
T_7.3 ;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x56076add38d0;
T_8 ;
    %wait E_0x56076adbfba0;
    %load/vec4 v0x56076add6940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x56076add73b0_0;
    %pad/s 32;
    %cmpi/s 2, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_8.2, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x56076add4460_0, 4, 5;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x56076add73b0_0;
    %pad/s 32;
    %cmpi/s 2, 0, 32;
    %jmp/0xz  T_8.4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x56076add4460_0, 4, 5;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x56076add64a0_0;
    %pad/s 32;
    %cmpi/s 0, 0, 32;
    %flag_get/vec4 5;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x56076add4460_0, 4, 5;
T_8.5 ;
T_8.3 ;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x56076add3ea0;
T_9 ;
    %wait E_0x56076adbfba0;
    %load/vec4 v0x56076add6940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x56076add73b0_0;
    %pad/s 32;
    %cmpi/s 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_9.2, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x56076add4460_0, 4, 5;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x56076add73b0_0;
    %pad/s 32;
    %cmpi/s 1, 0, 32;
    %jmp/0xz  T_9.4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x56076add4460_0, 4, 5;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x56076add64a0_0;
    %pad/s 32;
    %cmpi/s 2, 0, 32;
    %flag_get/vec4 5;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x56076add4460_0, 4, 5;
T_9.5 ;
T_9.3 ;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x56076add0c20;
T_10 ;
    %wait E_0x56076adbfa80;
    %load/vec4 v0x56076add7610_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x56076add64a0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x56076add6580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x56076add6700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x56076add64a0_0, 0;
    %jmp T_10.5;
T_10.4 ;
    %load/vec4 v0x56076add6640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x56076add64a0_0, 0;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0x56076add64a0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x56076add64a0_0, 0;
T_10.7 ;
T_10.5 ;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x56076add0c20;
T_11 ;
    %wait E_0x56076adbfa80;
    %load/vec4 v0x56076add7610_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x56076add73b0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x56076add7490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x56076add7550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x56076add73b0_0, 0;
    %jmp T_11.5;
T_11.4 ;
    %load/vec4 v0x56076add73b0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x56076add73b0_0, 0;
T_11.5 ;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x56076add0c20;
T_12 ;
    %wait E_0x56076adbfba0;
    %load/vec4 v0x56076add6940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x56076add6b80_0;
    %assign/vec4 v0x56076add6c40_0, 0;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x56076add0c20;
T_13 ;
    %wait E_0x56076adbfa80;
    %load/vec4 v0x56076add7610_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56076add76d0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x56076add6940_0;
    %assign/vec4 v0x56076add76d0_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x56076add0c20;
T_14 ;
    %wait E_0x56076adbfa80;
    %load/vec4 v0x56076add7610_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56076add6dc0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x56076add76d0_0;
    %load/vec4 v0x56076add6f60_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x56076add76d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_14.4, 8;
    %load/vec4 v0x56076add6c40_0;
    %jmp/1 T_14.5, 8;
T_14.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_14.5, 8;
 ; End of false expr.
    %blend;
T_14.5;
    %assign/vec4 v0x56076add6dc0_0, 0;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x56076add0c20;
T_15 ;
    %wait E_0x56076adbebe0;
    %load/vec4 v0x56076add72f0_0;
    %load/vec4 v0x56076add7020_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56076add6f60_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56076add76d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56076add6c40_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56076add6dc0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 31, 31, 6;
    %cmp/x;
    %jmp/1 T_15.0, 4;
    %dup/vec4;
    %pushi/vec4 55, 7, 6;
    %cmp/x;
    %jmp/1 T_15.1, 4;
    %dup/vec4;
    %pushi/vec4 63, 17, 6;
    %cmp/x;
    %jmp/1 T_15.2, 4;
    %dup/vec4;
    %pushi/vec4 61, 17, 6;
    %cmp/x;
    %jmp/1 T_15.3, 4;
    %dup/vec4;
    %pushi/vec4 59, 3, 6;
    %cmp/x;
    %jmp/1 T_15.4, 4;
    %dup/vec4;
    %pushi/vec4 37, 1, 6;
    %cmp/x;
    %jmp/1 T_15.5, 4;
    %dup/vec4;
    %pushi/vec4 39, 1, 6;
    %cmp/x;
    %jmp/1 T_15.6, 4;
    %dup/vec4;
    %pushi/vec4 34, 2, 6;
    %cmp/x;
    %jmp/1 T_15.7, 4;
    %dup/vec4;
    %pushi/vec4 35, 2, 6;
    %cmp/x;
    %jmp/1 T_15.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56076add6940_0, 0;
    %jmp T_15.10;
T_15.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56076add6940_0, 0;
    %jmp T_15.10;
T_15.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56076add6940_0, 0;
    %jmp T_15.10;
T_15.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56076add6940_0, 0;
    %jmp T_15.10;
T_15.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56076add6940_0, 0;
    %jmp T_15.10;
T_15.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56076add6940_0, 0;
    %jmp T_15.10;
T_15.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56076add6940_0, 0;
    %jmp T_15.10;
T_15.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56076add6940_0, 0;
    %jmp T_15.10;
T_15.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56076add6940_0, 0;
    %jmp T_15.10;
T_15.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56076add6940_0, 0;
    %jmp T_15.10;
T_15.10 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x56076add8ac0;
T_16 ;
    %wait E_0x56076adbfba0;
    %load/vec4 v0x56076adfd6a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56076adfd9b0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56076adfd740, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x56076add8da0;
T_17 ;
    %wait E_0x56076adbfba0;
    %load/vec4 v0x56076adfd6a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56076adfd740, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56076adfd740, 0, 4;
T_17.0 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x56076add9060;
T_18 ;
    %wait E_0x56076adbfba0;
    %load/vec4 v0x56076adfd6a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56076adfd740, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56076adfd740, 0, 4;
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x56076add95f0;
T_19 ;
    %wait E_0x56076adbfba0;
    %load/vec4 v0x56076adfd6a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56076adfd9b0, 4;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56076adfd740, 0, 4;
T_19.0 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x56076add98d0;
T_20 ;
    %wait E_0x56076adbfba0;
    %load/vec4 v0x56076adfd6a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56076adfd740, 4;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56076adfd740, 0, 4;
T_20.0 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x56076add9b90;
T_21 ;
    %wait E_0x56076adbfba0;
    %load/vec4 v0x56076adfd6a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56076adfd740, 4;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56076adfd740, 0, 4;
T_21.0 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x56076adda130;
T_22 ;
    %wait E_0x56076adbfba0;
    %load/vec4 v0x56076adfd6a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56076adfd9b0, 4;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56076adfd740, 0, 4;
T_22.0 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x56076adda410;
T_23 ;
    %wait E_0x56076adbfba0;
    %load/vec4 v0x56076adfd6a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56076adfd740, 4;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56076adfd740, 0, 4;
T_23.0 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x56076adda6d0;
T_24 ;
    %wait E_0x56076adbfba0;
    %load/vec4 v0x56076adfd6a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56076adfd740, 4;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56076adfd740, 0, 4;
T_24.0 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x56076adec260;
T_25 ;
    %wait E_0x56076adbfa80;
    %load/vec4 v0x56076adece40_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x56076adecca0_0, 0;
    %assign/vec4 v0x56076adecd80_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x56076adecbe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0x56076adec900_0;
    %load/vec4 v0x56076adecd80_0;
    %xor;
    %assign/vec4 v0x56076adecd80_0, 0;
    %load/vec4 v0x56076adec900_0;
    %flag_set/vec4 8;
    %jmp/0 T_25.4, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_25.5, 8;
T_25.4 ; End of true expr.
    %load/vec4 v0x56076adecca0_0;
    %pad/u 2;
    %addi 1, 0, 2;
    %jmp/0 T_25.5, 8;
 ; End of false expr.
    %blend;
T_25.5;
    %pad/u 1;
    %assign/vec4 v0x56076adecca0_0, 0;
T_25.2 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x56076adecf40;
T_26 ;
    %wait E_0x56076adbfa80;
    %load/vec4 v0x56076adedab0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x56076aded910_0, 0;
    %assign/vec4 v0x56076aded9f0_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x56076aded850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0x56076aded5c0_0;
    %load/vec4 v0x56076aded9f0_0;
    %xor;
    %assign/vec4 v0x56076aded9f0_0, 0;
    %load/vec4 v0x56076aded5c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_26.4, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_26.5, 8;
T_26.4 ; End of true expr.
    %load/vec4 v0x56076aded910_0;
    %pad/u 2;
    %addi 1, 0, 2;
    %jmp/0 T_26.5, 8;
 ; End of false expr.
    %blend;
T_26.5;
    %pad/u 1;
    %assign/vec4 v0x56076aded910_0, 0;
T_26.2 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x56076addb3f0;
T_27 ;
    %wait E_0x56076adbfba0;
    %load/vec4 v0x56076adec100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %load/vec4 v0x56076adec020_0;
    %load/vec4 v0x56076adebf40_0;
    %pad/u 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56076addbab0, 0, 4;
T_27.0 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x56076addb3f0;
T_28 ;
    %wait E_0x56076adbfba0;
    %load/vec4 v0x56076adebe80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %load/vec4 v0x56076adebb80_0;
    %pad/u 3;
    %ix/vec4 4;
    %load/vec4a v0x56076addbab0, 4;
    %assign/vec4 v0x56076adebd50_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x56076adebd50_0;
    %assign/vec4 v0x56076adebd50_0, 0;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x56076adf1d10;
T_29 ;
    %wait E_0x56076adbfa80;
    %load/vec4 v0x56076adf2950_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x56076adf27b0_0, 0;
    %assign/vec4 v0x56076adf2890_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x56076adf26f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %load/vec4 v0x56076adf2460_0;
    %load/vec4 v0x56076adf2890_0;
    %xor;
    %assign/vec4 v0x56076adf2890_0, 0;
    %load/vec4 v0x56076adf2460_0;
    %flag_set/vec4 8;
    %jmp/0 T_29.4, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_29.5, 8;
T_29.4 ; End of true expr.
    %load/vec4 v0x56076adf27b0_0;
    %pad/u 2;
    %addi 1, 0, 2;
    %jmp/0 T_29.5, 8;
 ; End of false expr.
    %blend;
T_29.5;
    %pad/u 1;
    %assign/vec4 v0x56076adf27b0_0, 0;
T_29.2 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x56076adf2b00;
T_30 ;
    %wait E_0x56076adbfa80;
    %load/vec4 v0x56076adf3700_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x56076adf3560_0, 0;
    %assign/vec4 v0x56076adf3640_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x56076adf34a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.2, 8;
    %load/vec4 v0x56076adf3260_0;
    %load/vec4 v0x56076adf3640_0;
    %xor;
    %assign/vec4 v0x56076adf3640_0, 0;
    %load/vec4 v0x56076adf3260_0;
    %flag_set/vec4 8;
    %jmp/0 T_30.4, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_30.5, 8;
T_30.4 ; End of true expr.
    %load/vec4 v0x56076adf3560_0;
    %pad/u 2;
    %addi 1, 0, 2;
    %jmp/0 T_30.5, 8;
 ; End of false expr.
    %blend;
T_30.5;
    %pad/u 1;
    %assign/vec4 v0x56076adf3560_0, 0;
T_30.2 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x56076adf0c30;
T_31 ;
    %wait E_0x56076adbfba0;
    %load/vec4 v0x56076adf1b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %load/vec4 v0x56076adf1a70_0;
    %load/vec4 v0x56076adf1990_0;
    %pad/u 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56076adf14f0, 0, 4;
T_31.0 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x56076adf0c30;
T_32 ;
    %wait E_0x56076adbfba0;
    %load/vec4 v0x56076adf18d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %load/vec4 v0x56076adf15d0_0;
    %pad/u 3;
    %ix/vec4 4;
    %load/vec4a v0x56076adf14f0, 4;
    %assign/vec4 v0x56076adf17a0_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x56076adf17a0_0;
    %assign/vec4 v0x56076adf17a0_0, 0;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x56076ad63d60;
T_33 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56076adff050_0, 0, 32;
    %end;
    .thread T_33;
    .scope S_0x56076ad63d60;
T_34 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56076adfe630_0, 0, 1;
T_34.0 ;
    %delay 5000, 0;
    %load/vec4 v0x56076adfe630_0;
    %inv;
    %store/vec4 v0x56076adfe630_0, 0, 1;
    %jmp T_34.0;
    %end;
    .thread T_34;
    .scope S_0x56076ad63d60;
T_35 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56076adff130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56076adfeaf0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x56076adfe990_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56076adfe6f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56076adfef60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56076adfee70_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56076adfe8f0_0, 0, 32;
T_35.0 ;
    %load/vec4 v0x56076adfe8f0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_35.1, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56076adfebe0_0, 0, 32;
T_35.2 ;
    %load/vec4 v0x56076adfebe0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_35.3, 5;
    %load/vec4 v0x56076adfe8f0_0;
    %muli 4, 0, 32;
    %load/vec4 v0x56076adfebe0_0;
    %add;
    %addi 1, 0, 32;
    %pad/s 8;
    %load/vec4 v0x56076adfe8f0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x56076adfebe0_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56076adff1d0, 4, 0;
    %load/vec4 v0x56076adfebe0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56076adfebe0_0, 0, 32;
    %jmp T_35.2;
T_35.3 ;
    %load/vec4 v0x56076adfe8f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56076adfe8f0_0, 0, 32;
    %jmp T_35.0;
T_35.1 ;
    %vpi_call 2 106 "$display", "Ma tr\341\272\255n \304\221\341\272\247u v\303\240o (4x4):" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56076adfe8f0_0, 0, 32;
T_35.4 ;
    %load/vec4 v0x56076adfe8f0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_35.5, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56076adfebe0_0, 0, 32;
T_35.6 ;
    %load/vec4 v0x56076adfebe0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_35.7, 5;
    %load/vec4 v0x56076adfe8f0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x56076adfebe0_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x56076adff1d0, 4;
    %vpi_call 2 109 "$write", "%d\011", S<0,vec4,u8> {1 0 0};
    %load/vec4 v0x56076adfebe0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56076adfebe0_0, 0, 32;
    %jmp T_35.6;
T_35.7 ;
    %vpi_call 2 111 "$write", "\012" {0 0 0};
    %load/vec4 v0x56076adfe8f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56076adfe8f0_0, 0, 32;
    %jmp T_35.4;
T_35.5 ;
    %vpi_call 2 113 "$display", "\000" {0 0 0};
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56076adff130_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56076adfe8f0_0, 0, 32;
T_35.8 ;
    %load/vec4 v0x56076adfe8f0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_35.9, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56076adfebe0_0, 0, 32;
T_35.10 ;
    %load/vec4 v0x56076adfebe0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_35.11, 5;
    %wait E_0x56076adbfba0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56076adfeaf0_0, 0, 1;
    %load/vec4 v0x56076adfe8f0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x56076adfebe0_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x56076adff1d0, 4;
    %store/vec4 v0x56076adfe990_0, 0, 8;
    %load/vec4 v0x56076adff050_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56076adff050_0, 0, 32;
    %load/vec4 v0x56076adfe8f0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x56076adfebe0_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x56076adff1d0, 4;
    %vpi_call 2 129 "$display", "\304\220\306\260a v\303\240o pixel: %d (%0d,%0d)", S<0,vec4,u8>, v0x56076adfe8f0_0, v0x56076adfebe0_0 {1 0 0};
    %wait E_0x56076adbfba0;
    %load/vec4 v0x56076adfedd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.12, 8;
    %load/vec4 v0x56076adfecc0_0;
    %store/vec4 v0x56076ad7e400_0, 0, 72;
    %fork TD_line_buffer_tb.display_output, S_0x56076ad646d0;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56076adfee70_0, 0, 1;
    %wait E_0x56076adbfba0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56076adfee70_0, 0, 1;
T_35.12 ;
    %load/vec4 v0x56076adfebe0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56076adfebe0_0, 0, 32;
    %jmp T_35.10;
T_35.11 ;
    %load/vec4 v0x56076adfe8f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56076adfe8f0_0, 0, 32;
    %jmp T_35.8;
T_35.9 ;
    %pushi/vec4 10, 0, 32;
T_35.14 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_35.15, 5;
    %jmp/1 T_35.15, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x56076adbfba0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56076adfeaf0_0, 0, 1;
    %load/vec4 v0x56076adfedd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.16, 8;
    %load/vec4 v0x56076adfecc0_0;
    %store/vec4 v0x56076ad7e400_0, 0, 72;
    %fork TD_line_buffer_tb.display_output, S_0x56076ad646d0;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56076adfee70_0, 0, 1;
    %wait E_0x56076adbfba0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56076adfee70_0, 0, 1;
T_35.16 ;
    %jmp T_35.14;
T_35.15 ;
    %pop/vec4 1;
    %vpi_call 2 155 "$display", "Ho\303\240n th\303\240nh testbench" {0 0 0};
    %vpi_call 2 156 "$finish" {0 0 0};
    %end;
    .thread T_35;
    .scope S_0x56076ad63d60;
T_36 ;
    %vpi_call 2 161 "$monitor", "Th\341\273\235i gian=%0t, rst_n=%b, i_valid=%b, o_valid=%b, fifo_rd_en=%b, is_padding=%b", $time, v0x56076adff130_0, v0x56076adfeaf0_0, v0x56076adfedd0_0, v0x56076adfe800_0, v0x56076adfdf90_0 {0 0 0};
    %end;
    .thread T_36;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "line_buffer_tb.v";
    "line_buffer.v";
    "line_buffer_controller.v";
    "line_buffer_datapath.v";
    "fifo_single_read.v";
    "block_ram_single_port.v";
    "fifo_counter.v";
