Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date              : Wed Apr 20 03:16:44 2022
| Host              : Jarvis running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file fft_top_timing_summary_routed.rpt -pb fft_top_timing_summary_routed.pb -rpx fft_top_timing_summary_routed.rpx -warn_on_violation
| Design            : fft_top
| Device            : xczu7ev-ffvc1156
| Speed File        : -2  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 34 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    254.809        0.000                      0                  584        0.041        0.000                      0                  584      129.468        0.000                       0                   321  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 130.000}      260.000         3.846           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk               254.809        0.000                      0                  584        0.041        0.000                      0                  584      129.468        0.000                       0                   321  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack      254.809ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      129.468ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             254.809ns  (required time - arrival time)
  Source:                 u_FFT_CTRL/r_cycleCounter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_BF3/r_delayLine_I_reg_0_1_11_11/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        5.019ns  (logic 2.446ns (48.735%)  route 2.573ns (51.265%))
  Logic Levels:           13  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.245ns = ( 262.245 - 260.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.662ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.692ns (routing 0.869ns, distribution 0.823ns)
  Clock Net Delay (Destination): 1.519ns (routing 0.790ns, distribution 0.729ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    i_clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=344, routed)         1.692     2.964    u_FFT_CTRL/i_clk_IBUF_BUFG
    SLICE_X81Y275        FDCE                                         r  u_FFT_CTRL/r_cycleCounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y275        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     3.042 r  u_FFT_CTRL/r_cycleCounter_reg[5]/Q
                         net (fo=30, routed)          0.507     3.549    u_FFT_CTRL/r_cycleCounter_reg[5]
    SLICE_X77Y277        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     3.697 f  u_FFT_CTRL/o_Yr1_i_1/O
                         net (fo=40, routed)          0.427     4.124    u_CMPLX_MUL/o_Yr1/A[11]
    DSP48E2_X9Y109       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[11]_A2_DATA[11])
                                                      0.192     4.316 r  u_CMPLX_MUL/o_Yr1/DSP_A_B_DATA_INST/A2_DATA[11]
                         net (fo=1, routed)           0.000     4.316    u_CMPLX_MUL/o_Yr1/DSP_A_B_DATA.A2_DATA<11>
    DSP48E2_X9Y109       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[11]_A2A1[11])
                                                      0.076     4.392 r  u_CMPLX_MUL/o_Yr1/DSP_PREADD_DATA_INST/A2A1[11]
                         net (fo=1, routed)           0.000     4.392    u_CMPLX_MUL/o_Yr1/DSP_PREADD_DATA.A2A1<11>
    DSP48E2_X9Y109       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[11]_U[13])
                                                      0.505     4.897 f  u_CMPLX_MUL/o_Yr1/DSP_MULTIPLIER_INST/U[13]
                         net (fo=1, routed)           0.000     4.897    u_CMPLX_MUL/o_Yr1/DSP_MULTIPLIER.U<13>
    DSP48E2_X9Y109       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[13]_U_DATA[13])
                                                      0.047     4.944 r  u_CMPLX_MUL/o_Yr1/DSP_M_DATA_INST/U_DATA[13]
                         net (fo=1, routed)           0.000     4.944    u_CMPLX_MUL/o_Yr1/DSP_M_DATA.U_DATA<13>
    DSP48E2_X9Y109       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[13]_ALU_OUT[13])
                                                      0.585     5.529 f  u_CMPLX_MUL/o_Yr1/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000     5.529    u_CMPLX_MUL/o_Yr1/DSP_ALU.ALU_OUT<13>
    DSP48E2_X9Y109       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[13]_P[13])
                                                      0.109     5.638 r  u_CMPLX_MUL/o_Yr1/DSP_OUTPUT_INST/P[13]
                         net (fo=1, routed)           0.457     6.095    u_CMPLX_MUL/o_Yr1_n_92
    SLICE_X78Y276        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.122     6.217 r  u_CMPLX_MUL/o_Yr0_carry_i_5/O
                         net (fo=1, routed)           0.025     6.242    u_CMPLX_MUL/o_Yr0_carry_i_5_n_0
    SLICE_X78Y276        CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[6])
                                                      0.172     6.414 r  u_CMPLX_MUL/o_Yr0_carry/O[6]
                         net (fo=3, routed)           0.550     6.964    u_BF3/_inferred__0/i__carry_0[6]
    SLICE_X79Y279        LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.090     7.054 r  u_BF3/i__carry_i_2__10/O
                         net (fo=1, routed)           0.016     7.070    u_BF3/i__carry_i_2__10_n_0
    SLICE_X79Y279        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.117     7.187 r  u_BF3/_inferred__0/i__carry/CO[7]
                         net (fo=1, routed)           0.026     7.213    u_BF3/_inferred__0/i__carry_n_0
    SLICE_X79Y280        CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.082     7.295 r  u_BF3/_inferred__0/i__carry__0/O[3]
                         net (fo=1, routed)           0.252     7.547    u_FFT_CTRL/r_delayLine_I_reg_0_1_15_15[3]
    SLICE_X78Y279        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.123     7.670 r  u_FFT_CTRL/r_delayLine_I_reg_0_1_11_11_i_1/O
                         net (fo=1, routed)           0.313     7.983    u_BF3/r_delayLine_I_reg_0_1_11_11/D
    SLICE_X79Y278        RAMS32                                       r  u_BF3/r_delayLine_I_reg_0_1_11_11/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    E4                                                0.000   260.000 r  i_clk (IN)
                         net (fo=0)                   0.000   260.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533   260.533 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   260.533    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   260.533 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   260.702    i_clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   260.726 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=344, routed)         1.519   262.245    u_BF3/r_delayLine_I_reg_0_1_11_11/WCLK
    SLICE_X79Y278        RAMS32                                       r  u_BF3/r_delayLine_I_reg_0_1_11_11/SP/CLK
                         clock pessimism              0.662   262.907    
                         clock uncertainty           -0.035   262.871    
    SLICE_X79Y278        RAMS32 (Setup_G6LUT_SLICEM_CLK_I)
                                                     -0.079   262.792    u_BF3/r_delayLine_I_reg_0_1_11_11/SP
  -------------------------------------------------------------------
                         required time                        262.792    
                         arrival time                          -7.983    
  -------------------------------------------------------------------
                         slack                                254.809    

Slack (MET) :             254.813ns  (required time - arrival time)
  Source:                 u_FFT_CTRL/r_cycleCounter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_BF3/r_delayLine_I_reg_0_1_15_15/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        5.015ns  (logic 2.410ns (48.056%)  route 2.605ns (51.944%))
  Logic Levels:           13  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.245ns = ( 262.245 - 260.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.662ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.692ns (routing 0.869ns, distribution 0.823ns)
  Clock Net Delay (Destination): 1.519ns (routing 0.790ns, distribution 0.729ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    i_clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=344, routed)         1.692     2.964    u_FFT_CTRL/i_clk_IBUF_BUFG
    SLICE_X81Y275        FDCE                                         r  u_FFT_CTRL/r_cycleCounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y275        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     3.042 r  u_FFT_CTRL/r_cycleCounter_reg[5]/Q
                         net (fo=30, routed)          0.507     3.549    u_FFT_CTRL/r_cycleCounter_reg[5]
    SLICE_X77Y277        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     3.697 f  u_FFT_CTRL/o_Yr1_i_1/O
                         net (fo=40, routed)          0.427     4.124    u_CMPLX_MUL/o_Yr1/A[11]
    DSP48E2_X9Y109       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[11]_A2_DATA[11])
                                                      0.192     4.316 r  u_CMPLX_MUL/o_Yr1/DSP_A_B_DATA_INST/A2_DATA[11]
                         net (fo=1, routed)           0.000     4.316    u_CMPLX_MUL/o_Yr1/DSP_A_B_DATA.A2_DATA<11>
    DSP48E2_X9Y109       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[11]_A2A1[11])
                                                      0.076     4.392 r  u_CMPLX_MUL/o_Yr1/DSP_PREADD_DATA_INST/A2A1[11]
                         net (fo=1, routed)           0.000     4.392    u_CMPLX_MUL/o_Yr1/DSP_PREADD_DATA.A2A1<11>
    DSP48E2_X9Y109       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[11]_U[13])
                                                      0.505     4.897 f  u_CMPLX_MUL/o_Yr1/DSP_MULTIPLIER_INST/U[13]
                         net (fo=1, routed)           0.000     4.897    u_CMPLX_MUL/o_Yr1/DSP_MULTIPLIER.U<13>
    DSP48E2_X9Y109       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[13]_U_DATA[13])
                                                      0.047     4.944 r  u_CMPLX_MUL/o_Yr1/DSP_M_DATA_INST/U_DATA[13]
                         net (fo=1, routed)           0.000     4.944    u_CMPLX_MUL/o_Yr1/DSP_M_DATA.U_DATA<13>
    DSP48E2_X9Y109       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[13]_ALU_OUT[13])
                                                      0.585     5.529 f  u_CMPLX_MUL/o_Yr1/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000     5.529    u_CMPLX_MUL/o_Yr1/DSP_ALU.ALU_OUT<13>
    DSP48E2_X9Y109       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[13]_P[13])
                                                      0.109     5.638 r  u_CMPLX_MUL/o_Yr1/DSP_OUTPUT_INST/P[13]
                         net (fo=1, routed)           0.457     6.095    u_CMPLX_MUL/o_Yr1_n_92
    SLICE_X78Y276        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.122     6.217 r  u_CMPLX_MUL/o_Yr0_carry_i_5/O
                         net (fo=1, routed)           0.025     6.242    u_CMPLX_MUL/o_Yr0_carry_i_5_n_0
    SLICE_X78Y276        CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[6])
                                                      0.172     6.414 r  u_CMPLX_MUL/o_Yr0_carry/O[6]
                         net (fo=3, routed)           0.550     6.964    u_BF3/_inferred__0/i__carry_0[6]
    SLICE_X79Y279        LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.090     7.054 r  u_BF3/i__carry_i_2__10/O
                         net (fo=1, routed)           0.016     7.070    u_BF3/i__carry_i_2__10_n_0
    SLICE_X79Y279        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.117     7.187 r  u_BF3/_inferred__0/i__carry/CO[7]
                         net (fo=1, routed)           0.026     7.213    u_BF3/_inferred__0/i__carry_n_0
    SLICE_X79Y280        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.116     7.329 r  u_BF3/_inferred__0/i__carry__0/O[7]
                         net (fo=1, routed)           0.189     7.518    u_FFT_CTRL/r_delayLine_I_reg_0_1_15_15[7]
    SLICE_X78Y279        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.053     7.571 r  u_FFT_CTRL/r_delayLine_I_reg_0_1_15_15_i_1/O
                         net (fo=1, routed)           0.408     7.979    u_BF3/r_delayLine_I_reg_0_1_15_15/D
    SLICE_X79Y278        RAMS32                                       r  u_BF3/r_delayLine_I_reg_0_1_15_15/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    E4                                                0.000   260.000 r  i_clk (IN)
                         net (fo=0)                   0.000   260.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533   260.533 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   260.533    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   260.533 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   260.702    i_clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   260.726 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=344, routed)         1.519   262.245    u_BF3/r_delayLine_I_reg_0_1_15_15/WCLK
    SLICE_X79Y278        RAMS32                                       r  u_BF3/r_delayLine_I_reg_0_1_15_15/SP/CLK
                         clock pessimism              0.662   262.907    
                         clock uncertainty           -0.035   262.871    
    SLICE_X79Y278        RAMS32 (Setup_E6LUT_SLICEM_CLK_I)
                                                     -0.079   262.792    u_BF3/r_delayLine_I_reg_0_1_15_15/SP
  -------------------------------------------------------------------
                         required time                        262.792    
                         arrival time                          -7.979    
  -------------------------------------------------------------------
                         slack                                254.813    

Slack (MET) :             254.828ns  (required time - arrival time)
  Source:                 u_FFT_CTRL/r_cycleCounter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_BF3/r_delayLine_I_reg_0_1_13_13/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        4.998ns  (logic 2.394ns (47.899%)  route 2.604ns (52.101%))
  Logic Levels:           13  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.245ns = ( 262.245 - 260.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.662ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.692ns (routing 0.869ns, distribution 0.823ns)
  Clock Net Delay (Destination): 1.519ns (routing 0.790ns, distribution 0.729ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    i_clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=344, routed)         1.692     2.964    u_FFT_CTRL/i_clk_IBUF_BUFG
    SLICE_X81Y275        FDCE                                         r  u_FFT_CTRL/r_cycleCounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y275        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     3.042 r  u_FFT_CTRL/r_cycleCounter_reg[5]/Q
                         net (fo=30, routed)          0.507     3.549    u_FFT_CTRL/r_cycleCounter_reg[5]
    SLICE_X77Y277        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     3.697 f  u_FFT_CTRL/o_Yr1_i_1/O
                         net (fo=40, routed)          0.427     4.124    u_CMPLX_MUL/o_Yr1/A[11]
    DSP48E2_X9Y109       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[11]_A2_DATA[11])
                                                      0.192     4.316 r  u_CMPLX_MUL/o_Yr1/DSP_A_B_DATA_INST/A2_DATA[11]
                         net (fo=1, routed)           0.000     4.316    u_CMPLX_MUL/o_Yr1/DSP_A_B_DATA.A2_DATA<11>
    DSP48E2_X9Y109       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[11]_A2A1[11])
                                                      0.076     4.392 r  u_CMPLX_MUL/o_Yr1/DSP_PREADD_DATA_INST/A2A1[11]
                         net (fo=1, routed)           0.000     4.392    u_CMPLX_MUL/o_Yr1/DSP_PREADD_DATA.A2A1<11>
    DSP48E2_X9Y109       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[11]_U[13])
                                                      0.505     4.897 f  u_CMPLX_MUL/o_Yr1/DSP_MULTIPLIER_INST/U[13]
                         net (fo=1, routed)           0.000     4.897    u_CMPLX_MUL/o_Yr1/DSP_MULTIPLIER.U<13>
    DSP48E2_X9Y109       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[13]_U_DATA[13])
                                                      0.047     4.944 r  u_CMPLX_MUL/o_Yr1/DSP_M_DATA_INST/U_DATA[13]
                         net (fo=1, routed)           0.000     4.944    u_CMPLX_MUL/o_Yr1/DSP_M_DATA.U_DATA<13>
    DSP48E2_X9Y109       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[13]_ALU_OUT[13])
                                                      0.585     5.529 f  u_CMPLX_MUL/o_Yr1/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000     5.529    u_CMPLX_MUL/o_Yr1/DSP_ALU.ALU_OUT<13>
    DSP48E2_X9Y109       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[13]_P[13])
                                                      0.109     5.638 r  u_CMPLX_MUL/o_Yr1/DSP_OUTPUT_INST/P[13]
                         net (fo=1, routed)           0.457     6.095    u_CMPLX_MUL/o_Yr1_n_92
    SLICE_X78Y276        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.122     6.217 r  u_CMPLX_MUL/o_Yr0_carry_i_5/O
                         net (fo=1, routed)           0.025     6.242    u_CMPLX_MUL/o_Yr0_carry_i_5_n_0
    SLICE_X78Y276        CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[6])
                                                      0.172     6.414 r  u_CMPLX_MUL/o_Yr0_carry/O[6]
                         net (fo=3, routed)           0.550     6.964    u_BF3/_inferred__0/i__carry_0[6]
    SLICE_X79Y279        LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.090     7.054 r  u_BF3/i__carry_i_2__10/O
                         net (fo=1, routed)           0.016     7.070    u_BF3/i__carry_i_2__10_n_0
    SLICE_X79Y279        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.117     7.187 r  u_BF3/_inferred__0/i__carry/CO[7]
                         net (fo=1, routed)           0.026     7.213    u_BF3/_inferred__0/i__carry_n_0
    SLICE_X79Y280        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     7.329 r  u_BF3/_inferred__0/i__carry__0/O[5]
                         net (fo=1, routed)           0.204     7.533    u_FFT_CTRL/r_delayLine_I_reg_0_1_15_15[5]
    SLICE_X78Y279        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.037     7.570 r  u_FFT_CTRL/r_delayLine_I_reg_0_1_13_13_i_1/O
                         net (fo=1, routed)           0.392     7.962    u_BF3/r_delayLine_I_reg_0_1_13_13/D
    SLICE_X79Y278        RAMS32                                       r  u_BF3/r_delayLine_I_reg_0_1_13_13/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    E4                                                0.000   260.000 r  i_clk (IN)
                         net (fo=0)                   0.000   260.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533   260.533 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   260.533    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   260.533 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   260.702    i_clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   260.726 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=344, routed)         1.519   262.245    u_BF3/r_delayLine_I_reg_0_1_13_13/WCLK
    SLICE_X79Y278        RAMS32                                       r  u_BF3/r_delayLine_I_reg_0_1_13_13/SP/CLK
                         clock pessimism              0.662   262.907    
                         clock uncertainty           -0.035   262.871    
    SLICE_X79Y278        RAMS32 (Setup_F6LUT_SLICEM_CLK_I)
                                                     -0.081   262.790    u_BF3/r_delayLine_I_reg_0_1_13_13/SP
  -------------------------------------------------------------------
                         required time                        262.790    
                         arrival time                          -7.962    
  -------------------------------------------------------------------
                         slack                                254.828    

Slack (MET) :             254.924ns  (required time - arrival time)
  Source:                 u_FFT_CTRL/r_cycleCounter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_BF3/r_delayLine_I_reg_0_1_14_14/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        4.926ns  (logic 2.381ns (48.335%)  route 2.545ns (51.665%))
  Logic Levels:           13  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.245ns = ( 262.245 - 260.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.662ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.692ns (routing 0.869ns, distribution 0.823ns)
  Clock Net Delay (Destination): 1.519ns (routing 0.790ns, distribution 0.729ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    i_clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=344, routed)         1.692     2.964    u_FFT_CTRL/i_clk_IBUF_BUFG
    SLICE_X81Y275        FDCE                                         r  u_FFT_CTRL/r_cycleCounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y275        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     3.042 r  u_FFT_CTRL/r_cycleCounter_reg[5]/Q
                         net (fo=30, routed)          0.507     3.549    u_FFT_CTRL/r_cycleCounter_reg[5]
    SLICE_X77Y277        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     3.697 f  u_FFT_CTRL/o_Yr1_i_1/O
                         net (fo=40, routed)          0.427     4.124    u_CMPLX_MUL/o_Yr1/A[11]
    DSP48E2_X9Y109       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[11]_A2_DATA[11])
                                                      0.192     4.316 r  u_CMPLX_MUL/o_Yr1/DSP_A_B_DATA_INST/A2_DATA[11]
                         net (fo=1, routed)           0.000     4.316    u_CMPLX_MUL/o_Yr1/DSP_A_B_DATA.A2_DATA<11>
    DSP48E2_X9Y109       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[11]_A2A1[11])
                                                      0.076     4.392 r  u_CMPLX_MUL/o_Yr1/DSP_PREADD_DATA_INST/A2A1[11]
                         net (fo=1, routed)           0.000     4.392    u_CMPLX_MUL/o_Yr1/DSP_PREADD_DATA.A2A1<11>
    DSP48E2_X9Y109       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[11]_U[13])
                                                      0.505     4.897 f  u_CMPLX_MUL/o_Yr1/DSP_MULTIPLIER_INST/U[13]
                         net (fo=1, routed)           0.000     4.897    u_CMPLX_MUL/o_Yr1/DSP_MULTIPLIER.U<13>
    DSP48E2_X9Y109       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[13]_U_DATA[13])
                                                      0.047     4.944 r  u_CMPLX_MUL/o_Yr1/DSP_M_DATA_INST/U_DATA[13]
                         net (fo=1, routed)           0.000     4.944    u_CMPLX_MUL/o_Yr1/DSP_M_DATA.U_DATA<13>
    DSP48E2_X9Y109       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[13]_ALU_OUT[13])
                                                      0.585     5.529 f  u_CMPLX_MUL/o_Yr1/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000     5.529    u_CMPLX_MUL/o_Yr1/DSP_ALU.ALU_OUT<13>
    DSP48E2_X9Y109       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[13]_P[13])
                                                      0.109     5.638 r  u_CMPLX_MUL/o_Yr1/DSP_OUTPUT_INST/P[13]
                         net (fo=1, routed)           0.457     6.095    u_CMPLX_MUL/o_Yr1_n_92
    SLICE_X78Y276        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.122     6.217 r  u_CMPLX_MUL/o_Yr0_carry_i_5/O
                         net (fo=1, routed)           0.025     6.242    u_CMPLX_MUL/o_Yr0_carry_i_5_n_0
    SLICE_X78Y276        CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[6])
                                                      0.172     6.414 r  u_CMPLX_MUL/o_Yr0_carry/O[6]
                         net (fo=3, routed)           0.550     6.964    u_BF3/_inferred__0/i__carry_0[6]
    SLICE_X79Y279        LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.090     7.054 r  u_BF3/i__carry_i_2__10/O
                         net (fo=1, routed)           0.016     7.070    u_BF3/i__carry_i_2__10_n_0
    SLICE_X79Y279        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.117     7.187 r  u_BF3/_inferred__0/i__carry/CO[7]
                         net (fo=1, routed)           0.026     7.213    u_BF3/_inferred__0/i__carry_n_0
    SLICE_X79Y280        CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.103     7.316 r  u_BF3/_inferred__0/i__carry__0/O[6]
                         net (fo=1, routed)           0.191     7.507    u_FFT_CTRL/r_delayLine_I_reg_0_1_15_15[6]
    SLICE_X78Y279        LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.037     7.544 r  u_FFT_CTRL/r_delayLine_I_reg_0_1_14_14_i_1/O
                         net (fo=1, routed)           0.346     7.890    u_BF3/r_delayLine_I_reg_0_1_14_14/D
    SLICE_X79Y278        RAMS32                                       r  u_BF3/r_delayLine_I_reg_0_1_14_14/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    E4                                                0.000   260.000 r  i_clk (IN)
                         net (fo=0)                   0.000   260.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533   260.533 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   260.533    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   260.533 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   260.702    i_clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   260.726 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=344, routed)         1.519   262.245    u_BF3/r_delayLine_I_reg_0_1_14_14/WCLK
    SLICE_X79Y278        RAMS32                                       r  u_BF3/r_delayLine_I_reg_0_1_14_14/SP/CLK
                         clock pessimism              0.662   262.907    
                         clock uncertainty           -0.035   262.871    
    SLICE_X79Y278        RAMS32 (Setup_F5LUT_SLICEM_CLK_I)
                                                     -0.057   262.814    u_BF3/r_delayLine_I_reg_0_1_14_14/SP
  -------------------------------------------------------------------
                         required time                        262.814    
                         arrival time                          -7.890    
  -------------------------------------------------------------------
                         slack                                254.924    

Slack (MET) :             255.003ns  (required time - arrival time)
  Source:                 u_FFT_CTRL/r_cycleCounter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_BF3/r_delayLine_I_reg_0_1_12_12/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        4.848ns  (logic 2.380ns (49.092%)  route 2.468ns (50.908%))
  Logic Levels:           13  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.245ns = ( 262.245 - 260.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.662ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.692ns (routing 0.869ns, distribution 0.823ns)
  Clock Net Delay (Destination): 1.519ns (routing 0.790ns, distribution 0.729ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    i_clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=344, routed)         1.692     2.964    u_FFT_CTRL/i_clk_IBUF_BUFG
    SLICE_X81Y275        FDCE                                         r  u_FFT_CTRL/r_cycleCounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y275        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     3.042 r  u_FFT_CTRL/r_cycleCounter_reg[5]/Q
                         net (fo=30, routed)          0.507     3.549    u_FFT_CTRL/r_cycleCounter_reg[5]
    SLICE_X77Y277        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     3.697 f  u_FFT_CTRL/o_Yr1_i_1/O
                         net (fo=40, routed)          0.427     4.124    u_CMPLX_MUL/o_Yr1/A[11]
    DSP48E2_X9Y109       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[11]_A2_DATA[11])
                                                      0.192     4.316 r  u_CMPLX_MUL/o_Yr1/DSP_A_B_DATA_INST/A2_DATA[11]
                         net (fo=1, routed)           0.000     4.316    u_CMPLX_MUL/o_Yr1/DSP_A_B_DATA.A2_DATA<11>
    DSP48E2_X9Y109       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[11]_A2A1[11])
                                                      0.076     4.392 r  u_CMPLX_MUL/o_Yr1/DSP_PREADD_DATA_INST/A2A1[11]
                         net (fo=1, routed)           0.000     4.392    u_CMPLX_MUL/o_Yr1/DSP_PREADD_DATA.A2A1<11>
    DSP48E2_X9Y109       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[11]_U[13])
                                                      0.505     4.897 f  u_CMPLX_MUL/o_Yr1/DSP_MULTIPLIER_INST/U[13]
                         net (fo=1, routed)           0.000     4.897    u_CMPLX_MUL/o_Yr1/DSP_MULTIPLIER.U<13>
    DSP48E2_X9Y109       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[13]_U_DATA[13])
                                                      0.047     4.944 r  u_CMPLX_MUL/o_Yr1/DSP_M_DATA_INST/U_DATA[13]
                         net (fo=1, routed)           0.000     4.944    u_CMPLX_MUL/o_Yr1/DSP_M_DATA.U_DATA<13>
    DSP48E2_X9Y109       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[13]_ALU_OUT[13])
                                                      0.585     5.529 f  u_CMPLX_MUL/o_Yr1/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000     5.529    u_CMPLX_MUL/o_Yr1/DSP_ALU.ALU_OUT<13>
    DSP48E2_X9Y109       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[13]_P[13])
                                                      0.109     5.638 r  u_CMPLX_MUL/o_Yr1/DSP_OUTPUT_INST/P[13]
                         net (fo=1, routed)           0.457     6.095    u_CMPLX_MUL/o_Yr1_n_92
    SLICE_X78Y276        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.122     6.217 r  u_CMPLX_MUL/o_Yr0_carry_i_5/O
                         net (fo=1, routed)           0.025     6.242    u_CMPLX_MUL/o_Yr0_carry_i_5_n_0
    SLICE_X78Y276        CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[6])
                                                      0.172     6.414 r  u_CMPLX_MUL/o_Yr0_carry/O[6]
                         net (fo=3, routed)           0.550     6.964    u_BF3/_inferred__0/i__carry_0[6]
    SLICE_X79Y279        LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.090     7.054 r  u_BF3/i__carry_i_2__10/O
                         net (fo=1, routed)           0.016     7.070    u_BF3/i__carry_i_2__10_n_0
    SLICE_X79Y279        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.117     7.187 r  u_BF3/_inferred__0/i__carry/CO[7]
                         net (fo=1, routed)           0.026     7.213    u_BF3/_inferred__0/i__carry_n_0
    SLICE_X79Y280        CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.086     7.299 r  u_BF3/_inferred__0/i__carry__0/O[4]
                         net (fo=1, routed)           0.186     7.485    u_FFT_CTRL/r_delayLine_I_reg_0_1_15_15[4]
    SLICE_X78Y279        LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     7.538 r  u_FFT_CTRL/r_delayLine_I_reg_0_1_12_12_i_1/O
                         net (fo=1, routed)           0.274     7.812    u_BF3/r_delayLine_I_reg_0_1_12_12/D
    SLICE_X79Y278        RAMS32                                       r  u_BF3/r_delayLine_I_reg_0_1_12_12/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    E4                                                0.000   260.000 r  i_clk (IN)
                         net (fo=0)                   0.000   260.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533   260.533 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   260.533    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   260.533 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   260.702    i_clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   260.726 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=344, routed)         1.519   262.245    u_BF3/r_delayLine_I_reg_0_1_12_12/WCLK
    SLICE_X79Y278        RAMS32                                       r  u_BF3/r_delayLine_I_reg_0_1_12_12/SP/CLK
                         clock pessimism              0.662   262.907    
                         clock uncertainty           -0.035   262.871    
    SLICE_X79Y278        RAMS32 (Setup_G5LUT_SLICEM_CLK_I)
                                                     -0.056   262.815    u_BF3/r_delayLine_I_reg_0_1_12_12/SP
  -------------------------------------------------------------------
                         required time                        262.815    
                         arrival time                          -7.812    
  -------------------------------------------------------------------
                         slack                                255.003    

Slack (MET) :             255.009ns  (required time - arrival time)
  Source:                 u_FFT_CTRL/r_cycleCounter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_BF3/r_delayLine_I_reg_0_1_10_10/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        4.829ns  (logic 2.430ns (50.321%)  route 2.399ns (49.679%))
  Logic Levels:           13  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.245ns = ( 262.245 - 260.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.662ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.692ns (routing 0.869ns, distribution 0.823ns)
  Clock Net Delay (Destination): 1.519ns (routing 0.790ns, distribution 0.729ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    i_clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=344, routed)         1.692     2.964    u_FFT_CTRL/i_clk_IBUF_BUFG
    SLICE_X81Y275        FDCE                                         r  u_FFT_CTRL/r_cycleCounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y275        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     3.042 r  u_FFT_CTRL/r_cycleCounter_reg[5]/Q
                         net (fo=30, routed)          0.507     3.549    u_FFT_CTRL/r_cycleCounter_reg[5]
    SLICE_X77Y277        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     3.697 f  u_FFT_CTRL/o_Yr1_i_1/O
                         net (fo=40, routed)          0.427     4.124    u_CMPLX_MUL/o_Yr1/A[11]
    DSP48E2_X9Y109       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[11]_A2_DATA[11])
                                                      0.192     4.316 r  u_CMPLX_MUL/o_Yr1/DSP_A_B_DATA_INST/A2_DATA[11]
                         net (fo=1, routed)           0.000     4.316    u_CMPLX_MUL/o_Yr1/DSP_A_B_DATA.A2_DATA<11>
    DSP48E2_X9Y109       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[11]_A2A1[11])
                                                      0.076     4.392 r  u_CMPLX_MUL/o_Yr1/DSP_PREADD_DATA_INST/A2A1[11]
                         net (fo=1, routed)           0.000     4.392    u_CMPLX_MUL/o_Yr1/DSP_PREADD_DATA.A2A1<11>
    DSP48E2_X9Y109       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[11]_U[13])
                                                      0.505     4.897 f  u_CMPLX_MUL/o_Yr1/DSP_MULTIPLIER_INST/U[13]
                         net (fo=1, routed)           0.000     4.897    u_CMPLX_MUL/o_Yr1/DSP_MULTIPLIER.U<13>
    DSP48E2_X9Y109       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[13]_U_DATA[13])
                                                      0.047     4.944 r  u_CMPLX_MUL/o_Yr1/DSP_M_DATA_INST/U_DATA[13]
                         net (fo=1, routed)           0.000     4.944    u_CMPLX_MUL/o_Yr1/DSP_M_DATA.U_DATA<13>
    DSP48E2_X9Y109       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[13]_ALU_OUT[13])
                                                      0.585     5.529 f  u_CMPLX_MUL/o_Yr1/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000     5.529    u_CMPLX_MUL/o_Yr1/DSP_ALU.ALU_OUT<13>
    DSP48E2_X9Y109       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[13]_P[13])
                                                      0.109     5.638 r  u_CMPLX_MUL/o_Yr1/DSP_OUTPUT_INST/P[13]
                         net (fo=1, routed)           0.457     6.095    u_CMPLX_MUL/o_Yr1_n_92
    SLICE_X78Y276        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.122     6.217 r  u_CMPLX_MUL/o_Yr0_carry_i_5/O
                         net (fo=1, routed)           0.025     6.242    u_CMPLX_MUL/o_Yr0_carry_i_5_n_0
    SLICE_X78Y276        CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[6])
                                                      0.172     6.414 r  u_CMPLX_MUL/o_Yr0_carry/O[6]
                         net (fo=3, routed)           0.550     6.964    u_BF3/_inferred__0/i__carry_0[6]
    SLICE_X79Y279        LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.090     7.054 r  u_BF3/i__carry_i_2__10/O
                         net (fo=1, routed)           0.016     7.070    u_BF3/i__carry_i_2__10_n_0
    SLICE_X79Y279        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.117     7.187 r  u_BF3/_inferred__0/i__carry/CO[7]
                         net (fo=1, routed)           0.026     7.213    u_BF3/_inferred__0/i__carry_n_0
    SLICE_X79Y280        CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.067     7.280 r  u_BF3/_inferred__0/i__carry__0/O[2]
                         net (fo=1, routed)           0.189     7.469    u_FFT_CTRL/r_delayLine_I_reg_0_1_15_15[2]
    SLICE_X81Y279        LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.122     7.591 r  u_FFT_CTRL/r_delayLine_I_reg_0_1_10_10_i_1/O
                         net (fo=1, routed)           0.202     7.793    u_BF3/r_delayLine_I_reg_0_1_10_10/D
    SLICE_X79Y278        RAMS32                                       r  u_BF3/r_delayLine_I_reg_0_1_10_10/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    E4                                                0.000   260.000 r  i_clk (IN)
                         net (fo=0)                   0.000   260.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533   260.533 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   260.533    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   260.533 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   260.702    i_clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   260.726 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=344, routed)         1.519   262.245    u_BF3/r_delayLine_I_reg_0_1_10_10/WCLK
    SLICE_X79Y278        RAMS32                                       r  u_BF3/r_delayLine_I_reg_0_1_10_10/SP/CLK
                         clock pessimism              0.662   262.907    
                         clock uncertainty           -0.035   262.871    
    SLICE_X79Y278        RAMS32 (Setup_H5LUT_SLICEM_CLK_I)
                                                     -0.069   262.802    u_BF3/r_delayLine_I_reg_0_1_10_10/SP
  -------------------------------------------------------------------
                         required time                        262.802    
                         arrival time                          -7.793    
  -------------------------------------------------------------------
                         slack                                255.009    

Slack (MET) :             255.032ns  (required time - arrival time)
  Source:                 u_FFT_CTRL/r_cycleCounter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_BF3/r_delayLine_I_reg_0_1_8_8/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        4.796ns  (logic 2.348ns (48.957%)  route 2.448ns (51.043%))
  Logic Levels:           13  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.245ns = ( 262.245 - 260.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.662ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.692ns (routing 0.869ns, distribution 0.823ns)
  Clock Net Delay (Destination): 1.519ns (routing 0.790ns, distribution 0.729ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    i_clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=344, routed)         1.692     2.964    u_FFT_CTRL/i_clk_IBUF_BUFG
    SLICE_X81Y275        FDCE                                         r  u_FFT_CTRL/r_cycleCounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y275        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     3.042 r  u_FFT_CTRL/r_cycleCounter_reg[5]/Q
                         net (fo=30, routed)          0.507     3.549    u_FFT_CTRL/r_cycleCounter_reg[5]
    SLICE_X77Y277        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     3.697 f  u_FFT_CTRL/o_Yr1_i_1/O
                         net (fo=40, routed)          0.427     4.124    u_CMPLX_MUL/o_Yr1/A[11]
    DSP48E2_X9Y109       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[11]_A2_DATA[11])
                                                      0.192     4.316 r  u_CMPLX_MUL/o_Yr1/DSP_A_B_DATA_INST/A2_DATA[11]
                         net (fo=1, routed)           0.000     4.316    u_CMPLX_MUL/o_Yr1/DSP_A_B_DATA.A2_DATA<11>
    DSP48E2_X9Y109       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[11]_A2A1[11])
                                                      0.076     4.392 r  u_CMPLX_MUL/o_Yr1/DSP_PREADD_DATA_INST/A2A1[11]
                         net (fo=1, routed)           0.000     4.392    u_CMPLX_MUL/o_Yr1/DSP_PREADD_DATA.A2A1<11>
    DSP48E2_X9Y109       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[11]_U[13])
                                                      0.505     4.897 f  u_CMPLX_MUL/o_Yr1/DSP_MULTIPLIER_INST/U[13]
                         net (fo=1, routed)           0.000     4.897    u_CMPLX_MUL/o_Yr1/DSP_MULTIPLIER.U<13>
    DSP48E2_X9Y109       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[13]_U_DATA[13])
                                                      0.047     4.944 r  u_CMPLX_MUL/o_Yr1/DSP_M_DATA_INST/U_DATA[13]
                         net (fo=1, routed)           0.000     4.944    u_CMPLX_MUL/o_Yr1/DSP_M_DATA.U_DATA<13>
    DSP48E2_X9Y109       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[13]_ALU_OUT[13])
                                                      0.585     5.529 f  u_CMPLX_MUL/o_Yr1/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000     5.529    u_CMPLX_MUL/o_Yr1/DSP_ALU.ALU_OUT<13>
    DSP48E2_X9Y109       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[13]_P[13])
                                                      0.109     5.638 r  u_CMPLX_MUL/o_Yr1/DSP_OUTPUT_INST/P[13]
                         net (fo=1, routed)           0.457     6.095    u_CMPLX_MUL/o_Yr1_n_92
    SLICE_X78Y276        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.122     6.217 r  u_CMPLX_MUL/o_Yr0_carry_i_5/O
                         net (fo=1, routed)           0.025     6.242    u_CMPLX_MUL/o_Yr0_carry_i_5_n_0
    SLICE_X78Y276        CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[6])
                                                      0.172     6.414 r  u_CMPLX_MUL/o_Yr0_carry/O[6]
                         net (fo=3, routed)           0.550     6.964    u_BF3/_inferred__0/i__carry_0[6]
    SLICE_X79Y279        LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.090     7.054 r  u_BF3/i__carry_i_2__10/O
                         net (fo=1, routed)           0.016     7.070    u_BF3/i__carry_i_2__10_n_0
    SLICE_X79Y279        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.117     7.187 r  u_BF3/_inferred__0/i__carry/CO[7]
                         net (fo=1, routed)           0.026     7.213    u_BF3/_inferred__0/i__carry_n_0
    SLICE_X79Y280        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     7.269 r  u_BF3/_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.176     7.445    u_FFT_CTRL/r_delayLine_I_reg_0_1_15_15[0]
    SLICE_X81Y279        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.051     7.496 r  u_FFT_CTRL/r_delayLine_I_reg_0_1_8_8_i_1/O
                         net (fo=1, routed)           0.264     7.760    u_BF3/r_delayLine_I_reg_0_1_8_8/D
    SLICE_X79Y278        RAMS32                                       r  u_BF3/r_delayLine_I_reg_0_1_8_8/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    E4                                                0.000   260.000 r  i_clk (IN)
                         net (fo=0)                   0.000   260.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533   260.533 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   260.533    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   260.533 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   260.702    i_clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   260.726 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=344, routed)         1.519   262.245    u_BF3/r_delayLine_I_reg_0_1_8_8/WCLK
    SLICE_X79Y278        RAMS32                                       r  u_BF3/r_delayLine_I_reg_0_1_8_8/SP/CLK
                         clock pessimism              0.662   262.907    
                         clock uncertainty           -0.035   262.871    
    SLICE_X79Y278        RAMS32 (Setup_A6LUT_SLICEM_CLK_I)
                                                     -0.079   262.792    u_BF3/r_delayLine_I_reg_0_1_8_8/SP
  -------------------------------------------------------------------
                         required time                        262.792    
                         arrival time                          -7.760    
  -------------------------------------------------------------------
                         slack                                255.032    

Slack (MET) :             255.079ns  (required time - arrival time)
  Source:                 u_FFT_CTRL/r_cycleCounter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_BF3/r_delayLine_I_reg_0_1_9_9/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        4.772ns  (logic 2.369ns (49.644%)  route 2.403ns (50.356%))
  Logic Levels:           13  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.245ns = ( 262.245 - 260.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.662ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.692ns (routing 0.869ns, distribution 0.823ns)
  Clock Net Delay (Destination): 1.519ns (routing 0.790ns, distribution 0.729ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    i_clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=344, routed)         1.692     2.964    u_FFT_CTRL/i_clk_IBUF_BUFG
    SLICE_X81Y275        FDCE                                         r  u_FFT_CTRL/r_cycleCounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y275        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     3.042 r  u_FFT_CTRL/r_cycleCounter_reg[5]/Q
                         net (fo=30, routed)          0.507     3.549    u_FFT_CTRL/r_cycleCounter_reg[5]
    SLICE_X77Y277        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     3.697 f  u_FFT_CTRL/o_Yr1_i_1/O
                         net (fo=40, routed)          0.427     4.124    u_CMPLX_MUL/o_Yr1/A[11]
    DSP48E2_X9Y109       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[11]_A2_DATA[11])
                                                      0.192     4.316 r  u_CMPLX_MUL/o_Yr1/DSP_A_B_DATA_INST/A2_DATA[11]
                         net (fo=1, routed)           0.000     4.316    u_CMPLX_MUL/o_Yr1/DSP_A_B_DATA.A2_DATA<11>
    DSP48E2_X9Y109       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[11]_A2A1[11])
                                                      0.076     4.392 r  u_CMPLX_MUL/o_Yr1/DSP_PREADD_DATA_INST/A2A1[11]
                         net (fo=1, routed)           0.000     4.392    u_CMPLX_MUL/o_Yr1/DSP_PREADD_DATA.A2A1<11>
    DSP48E2_X9Y109       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[11]_U[13])
                                                      0.505     4.897 f  u_CMPLX_MUL/o_Yr1/DSP_MULTIPLIER_INST/U[13]
                         net (fo=1, routed)           0.000     4.897    u_CMPLX_MUL/o_Yr1/DSP_MULTIPLIER.U<13>
    DSP48E2_X9Y109       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[13]_U_DATA[13])
                                                      0.047     4.944 r  u_CMPLX_MUL/o_Yr1/DSP_M_DATA_INST/U_DATA[13]
                         net (fo=1, routed)           0.000     4.944    u_CMPLX_MUL/o_Yr1/DSP_M_DATA.U_DATA<13>
    DSP48E2_X9Y109       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[13]_ALU_OUT[13])
                                                      0.585     5.529 f  u_CMPLX_MUL/o_Yr1/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000     5.529    u_CMPLX_MUL/o_Yr1/DSP_ALU.ALU_OUT<13>
    DSP48E2_X9Y109       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[13]_P[13])
                                                      0.109     5.638 r  u_CMPLX_MUL/o_Yr1/DSP_OUTPUT_INST/P[13]
                         net (fo=1, routed)           0.457     6.095    u_CMPLX_MUL/o_Yr1_n_92
    SLICE_X78Y276        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.122     6.217 r  u_CMPLX_MUL/o_Yr0_carry_i_5/O
                         net (fo=1, routed)           0.025     6.242    u_CMPLX_MUL/o_Yr0_carry_i_5_n_0
    SLICE_X78Y276        CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[6])
                                                      0.172     6.414 r  u_CMPLX_MUL/o_Yr0_carry/O[6]
                         net (fo=3, routed)           0.550     6.964    u_BF3/_inferred__0/i__carry_0[6]
    SLICE_X79Y279        LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.090     7.054 r  u_BF3/i__carry_i_2__10/O
                         net (fo=1, routed)           0.016     7.070    u_BF3/i__carry_i_2__10_n_0
    SLICE_X79Y279        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.117     7.187 r  u_BF3/_inferred__0/i__carry/CO[7]
                         net (fo=1, routed)           0.026     7.213    u_BF3/_inferred__0/i__carry_n_0
    SLICE_X79Y280        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     7.289 r  u_BF3/_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.179     7.468    u_FFT_CTRL/r_delayLine_I_reg_0_1_15_15[1]
    SLICE_X81Y279        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052     7.520 r  u_FFT_CTRL/r_delayLine_I_reg_0_1_9_9_i_1/O
                         net (fo=1, routed)           0.216     7.736    u_BF3/r_delayLine_I_reg_0_1_9_9/D
    SLICE_X79Y278        RAMS32                                       r  u_BF3/r_delayLine_I_reg_0_1_9_9/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    E4                                                0.000   260.000 r  i_clk (IN)
                         net (fo=0)                   0.000   260.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533   260.533 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   260.533    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   260.533 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   260.702    i_clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   260.726 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=344, routed)         1.519   262.245    u_BF3/r_delayLine_I_reg_0_1_9_9/WCLK
    SLICE_X79Y278        RAMS32                                       r  u_BF3/r_delayLine_I_reg_0_1_9_9/SP/CLK
                         clock pessimism              0.662   262.907    
                         clock uncertainty           -0.035   262.871    
    SLICE_X79Y278        RAMS32 (Setup_A5LUT_SLICEM_CLK_I)
                                                     -0.056   262.815    u_BF3/r_delayLine_I_reg_0_1_9_9/SP
  -------------------------------------------------------------------
                         required time                        262.815    
                         arrival time                          -7.736    
  -------------------------------------------------------------------
                         slack                                255.079    

Slack (MET) :             255.166ns  (required time - arrival time)
  Source:                 u_FFT_CTRL/r_cycleCounter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_BF3/r_delayLine_I_reg_0_1_7_7/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        4.685ns  (logic 2.333ns (49.797%)  route 2.352ns (50.203%))
  Logic Levels:           12  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.245ns = ( 262.245 - 260.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.662ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.692ns (routing 0.869ns, distribution 0.823ns)
  Clock Net Delay (Destination): 1.519ns (routing 0.790ns, distribution 0.729ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    i_clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=344, routed)         1.692     2.964    u_FFT_CTRL/i_clk_IBUF_BUFG
    SLICE_X81Y275        FDCE                                         r  u_FFT_CTRL/r_cycleCounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y275        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     3.042 r  u_FFT_CTRL/r_cycleCounter_reg[5]/Q
                         net (fo=30, routed)          0.507     3.549    u_FFT_CTRL/r_cycleCounter_reg[5]
    SLICE_X77Y277        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     3.697 f  u_FFT_CTRL/o_Yr1_i_1/O
                         net (fo=40, routed)          0.427     4.124    u_CMPLX_MUL/o_Yr1/A[11]
    DSP48E2_X9Y109       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[11]_A2_DATA[11])
                                                      0.192     4.316 r  u_CMPLX_MUL/o_Yr1/DSP_A_B_DATA_INST/A2_DATA[11]
                         net (fo=1, routed)           0.000     4.316    u_CMPLX_MUL/o_Yr1/DSP_A_B_DATA.A2_DATA<11>
    DSP48E2_X9Y109       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[11]_A2A1[11])
                                                      0.076     4.392 r  u_CMPLX_MUL/o_Yr1/DSP_PREADD_DATA_INST/A2A1[11]
                         net (fo=1, routed)           0.000     4.392    u_CMPLX_MUL/o_Yr1/DSP_PREADD_DATA.A2A1<11>
    DSP48E2_X9Y109       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[11]_U[13])
                                                      0.505     4.897 f  u_CMPLX_MUL/o_Yr1/DSP_MULTIPLIER_INST/U[13]
                         net (fo=1, routed)           0.000     4.897    u_CMPLX_MUL/o_Yr1/DSP_MULTIPLIER.U<13>
    DSP48E2_X9Y109       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[13]_U_DATA[13])
                                                      0.047     4.944 r  u_CMPLX_MUL/o_Yr1/DSP_M_DATA_INST/U_DATA[13]
                         net (fo=1, routed)           0.000     4.944    u_CMPLX_MUL/o_Yr1/DSP_M_DATA.U_DATA<13>
    DSP48E2_X9Y109       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[13]_ALU_OUT[13])
                                                      0.585     5.529 f  u_CMPLX_MUL/o_Yr1/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000     5.529    u_CMPLX_MUL/o_Yr1/DSP_ALU.ALU_OUT<13>
    DSP48E2_X9Y109       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[13]_P[13])
                                                      0.109     5.638 r  u_CMPLX_MUL/o_Yr1/DSP_OUTPUT_INST/P[13]
                         net (fo=1, routed)           0.457     6.095    u_CMPLX_MUL/o_Yr1_n_92
    SLICE_X78Y276        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.122     6.217 r  u_CMPLX_MUL/o_Yr0_carry_i_5/O
                         net (fo=1, routed)           0.025     6.242    u_CMPLX_MUL/o_Yr0_carry_i_5_n_0
    SLICE_X78Y276        CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[6])
                                                      0.172     6.414 r  u_CMPLX_MUL/o_Yr0_carry/O[6]
                         net (fo=3, routed)           0.550     6.964    u_BF3/_inferred__0/i__carry_0[6]
    SLICE_X79Y279        LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.090     7.054 r  u_BF3/i__carry_i_2__10/O
                         net (fo=1, routed)           0.016     7.070    u_BF3/i__carry_i_2__10_n_0
    SLICE_X79Y279        CARRY8 (Prop_CARRY8_SLICEM_S[6]_O[7])
                                                      0.085     7.155 r  u_BF3/_inferred__0/i__carry/O[7]
                         net (fo=1, routed)           0.158     7.313    u_FFT_CTRL/r_delayLine_I_reg_0_1_7_7[7]
    SLICE_X81Y279        LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     7.437 r  u_FFT_CTRL/r_delayLine_I_reg_0_1_7_7_i_1/O
                         net (fo=1, routed)           0.212     7.649    u_BF3/r_delayLine_I_reg_0_1_7_7/D
    SLICE_X79Y278        RAMS32                                       r  u_BF3/r_delayLine_I_reg_0_1_7_7/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    E4                                                0.000   260.000 r  i_clk (IN)
                         net (fo=0)                   0.000   260.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533   260.533 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   260.533    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   260.533 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   260.702    i_clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   260.726 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=344, routed)         1.519   262.245    u_BF3/r_delayLine_I_reg_0_1_7_7/WCLK
    SLICE_X79Y278        RAMS32                                       r  u_BF3/r_delayLine_I_reg_0_1_7_7/SP/CLK
                         clock pessimism              0.662   262.907    
                         clock uncertainty           -0.035   262.871    
    SLICE_X79Y278        RAMS32 (Setup_B5LUT_SLICEM_CLK_I)
                                                     -0.056   262.815    u_BF3/r_delayLine_I_reg_0_1_7_7/SP
  -------------------------------------------------------------------
                         required time                        262.815    
                         arrival time                          -7.649    
  -------------------------------------------------------------------
                         slack                                255.166    

Slack (MET) :             255.182ns  (required time - arrival time)
  Source:                 u_FFT_CTRL/r_cycleCounter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_BF3/r_delayLine_Q_reg_0_1_8_8/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        4.653ns  (logic 2.360ns (50.720%)  route 2.293ns (49.280%))
  Logic Levels:           12  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.244ns = ( 262.244 - 260.000 ) 
    Source Clock Delay      (SCD):    2.956ns
    Clock Pessimism Removal (CPR):    0.662ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.684ns (routing 0.869ns, distribution 0.815ns)
  Clock Net Delay (Destination): 1.518ns (routing 0.790ns, distribution 0.728ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    i_clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=344, routed)         1.684     2.956    u_FFT_CTRL/i_clk_IBUF_BUFG
    SLICE_X83Y276        FDCE                                         r  u_FFT_CTRL/r_cycleCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y276        FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     3.036 r  u_FFT_CTRL/r_cycleCounter_reg[0]/Q
                         net (fo=30, routed)          0.293     3.329    u_FFT_CTRL/r_cycleCounter_reg[0]
    SLICE_X79Y275        LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.125     3.454 f  u_FFT_CTRL/o_Yr1_i_5/O
                         net (fo=2, routed)           0.626     4.080    u_CMPLX_MUL/o_Yi1__0/A[6]
    DSP48E2_X9Y110       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[6]_A2_DATA[6])
                                                      0.192     4.272 r  u_CMPLX_MUL/o_Yi1__0/DSP_A_B_DATA_INST/A2_DATA[6]
                         net (fo=1, routed)           0.000     4.272    u_CMPLX_MUL/o_Yi1__0/DSP_A_B_DATA.A2_DATA<6>
    DSP48E2_X9Y110       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[6]_A2A1[6])
                                                      0.076     4.348 r  u_CMPLX_MUL/o_Yi1__0/DSP_PREADD_DATA_INST/A2A1[6]
                         net (fo=1, routed)           0.000     4.348    u_CMPLX_MUL/o_Yi1__0/DSP_PREADD_DATA.A2A1<6>
    DSP48E2_X9Y110       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[6]_U[13])
                                                      0.505     4.853 f  u_CMPLX_MUL/o_Yi1__0/DSP_MULTIPLIER_INST/U[13]
                         net (fo=1, routed)           0.000     4.853    u_CMPLX_MUL/o_Yi1__0/DSP_MULTIPLIER.U<13>
    DSP48E2_X9Y110       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[13]_U_DATA[13])
                                                      0.047     4.900 r  u_CMPLX_MUL/o_Yi1__0/DSP_M_DATA_INST/U_DATA[13]
                         net (fo=1, routed)           0.000     4.900    u_CMPLX_MUL/o_Yi1__0/DSP_M_DATA.U_DATA<13>
    DSP48E2_X9Y110       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[13]_ALU_OUT[13])
                                                      0.585     5.485 f  u_CMPLX_MUL/o_Yi1__0/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000     5.485    u_CMPLX_MUL/o_Yi1__0/DSP_ALU.ALU_OUT<13>
    DSP48E2_X9Y110       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[13]_P[13])
                                                      0.109     5.594 r  u_CMPLX_MUL/o_Yi1__0/DSP_OUTPUT_INST/P[13]
                         net (fo=2, routed)           0.495     6.089    u_CMPLX_MUL/p_1_in1_in[3]
    SLICE_X79Y276        CARRY8 (Prop_CARRY8_SLICEM_DI[3]_O[5])
                                                      0.182     6.271 r  u_CMPLX_MUL/o_Yi0_carry/O[5]
                         net (fo=3, routed)           0.260     6.531    u_BF3/_inferred__4/i__carry_0[5]
    SLICE_X82Y277        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.123     6.654 r  u_BF3/i__carry_i_3__9/O
                         net (fo=1, routed)           0.011     6.665    u_BF3/i__carry_i_3__9_n_0
    SLICE_X82Y277        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     6.820 r  u_BF3/_inferred__4/i__carry/CO[7]
                         net (fo=1, routed)           0.026     6.846    u_BF3/_inferred__4/i__carry_n_0
    SLICE_X82Y278        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     6.902 r  u_BF3/_inferred__4/i__carry__0/O[0]
                         net (fo=1, routed)           0.178     7.080    u_FFT_CTRL/r_delayLine_Q_reg_0_1_15_15[0]
    SLICE_X81Y278        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125     7.205 r  u_FFT_CTRL/r_delayLine_Q_reg_0_1_8_8_i_1/O
                         net (fo=1, routed)           0.404     7.609    u_BF3/r_delayLine_Q_reg_0_1_8_8/D
    SLICE_X81Y277        RAMS32                                       r  u_BF3/r_delayLine_Q_reg_0_1_8_8/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    E4                                                0.000   260.000 r  i_clk (IN)
                         net (fo=0)                   0.000   260.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533   260.533 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   260.533    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   260.533 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   260.702    i_clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   260.726 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=344, routed)         1.518   262.244    u_BF3/r_delayLine_Q_reg_0_1_8_8/WCLK
    SLICE_X81Y277        RAMS32                                       r  u_BF3/r_delayLine_Q_reg_0_1_8_8/SP/CLK
                         clock pessimism              0.662   262.906    
                         clock uncertainty           -0.035   262.870    
    SLICE_X81Y277        RAMS32 (Setup_A6LUT_SLICEM_CLK_I)
                                                     -0.079   262.791    u_BF3/r_delayLine_Q_reg_0_1_8_8/SP
  -------------------------------------------------------------------
                         required time                        262.791    
                         arrival time                          -7.609    
  -------------------------------------------------------------------
                         slack                                255.182    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 u_BF4/o_I_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_BF4/r_delayLine_Q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.093ns (44.712%)  route 0.115ns (55.288%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.995ns
    Source Clock Delay      (SCD):    2.227ns
    Clock Pessimism Removal (CPR):    0.662ns
  Clock Net Delay (Source):      1.501ns (routing 0.790ns, distribution 0.711ns)
  Clock Net Delay (Destination): 1.723ns (routing 0.869ns, distribution 0.854ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533     0.533 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.533    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.533 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.702    i_clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.726 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=344, routed)         1.501     2.227    u_BF4/i_clk_IBUF_BUFG
    SLICE_X79Y285        FDRE                                         r  u_BF4/o_I_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y285        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     2.285 r  u_BF4/o_I_reg[15]/Q
                         net (fo=1, routed)           0.093     2.378    u_BF4/o_I_reg[15]_0[15]
    SLICE_X82Y285        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.035     2.413 r  u_BF4/r_delayLine_Q[15]_i_1/O
                         net (fo=1, routed)           0.022     2.435    u_BF4/r_delayLine_Q[15]_i_1_n_0
    SLICE_X82Y285        FDRE                                         r  u_BF4/r_delayLine_Q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    i_clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=344, routed)         1.723     2.995    u_BF4/i_clk_IBUF_BUFG
    SLICE_X82Y285        FDRE                                         r  u_BF4/r_delayLine_Q_reg[15]/C
                         clock pessimism             -0.662     2.334    
    SLICE_X82Y285        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     2.394    u_BF4/r_delayLine_Q_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.394    
                         arrival time                           2.435    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 u_FFT_CTRL/r_currentState_BF2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_FFT_CTRL/r_currentState_BF2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.054ns (55.102%)  route 0.044ns (44.898%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.849ns
    Source Clock Delay      (SCD):    1.409ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Net Delay (Source):      0.927ns (routing 0.477ns, distribution 0.450ns)
  Clock Net Delay (Destination): 1.055ns (routing 0.536ns, distribution 0.519ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.374     0.374 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.374    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.374 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.465    i_clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.482 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=344, routed)         0.927     1.409    u_FFT_CTRL/i_clk_IBUF_BUFG
    SLICE_X80Y275        FDCE                                         r  u_FFT_CTRL/r_currentState_BF2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y275        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.448 r  u_FFT_CTRL/r_currentState_BF2_reg[3]/Q
                         net (fo=10, routed)          0.029     1.477    u_FFT_CTRL/r_currentState_BF2[3]
    SLICE_X80Y275        LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.015     1.492 r  u_FFT_CTRL/r_currentState_BF2[3]_i_1/O
                         net (fo=1, routed)           0.015     1.507    u_FFT_CTRL/r_currentState_BF2[3]_i_1_n_0
    SLICE_X80Y275        FDCE                                         r  u_FFT_CTRL/r_currentState_BF2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.662     0.662 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.662    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.662 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.775    i_clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.794 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=344, routed)         1.055     1.849    u_FFT_CTRL/i_clk_IBUF_BUFG
    SLICE_X80Y275        FDCE                                         r  u_FFT_CTRL/r_currentState_BF2_reg[3]/C
                         clock pessimism             -0.434     1.415    
    SLICE_X80Y275        FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.461    u_FFT_CTRL/r_currentState_BF2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.461    
                         arrival time                           1.507    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 u_FFT_CTRL/r_addGen1_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_FFT_CTRL/r_addGen1_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.105ns  (logic 0.072ns (68.571%)  route 0.033ns (31.429%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.856ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Net Delay (Source):      0.934ns (routing 0.477ns, distribution 0.457ns)
  Clock Net Delay (Destination): 1.062ns (routing 0.536ns, distribution 0.526ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.374     0.374 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.374    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.374 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.465    i_clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.482 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=344, routed)         0.934     1.416    u_FFT_CTRL/i_clk_IBUF_BUFG
    SLICE_X85Y272        FDPE                                         r  u_FFT_CTRL/r_addGen1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y272        FDPE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.455 r  u_FFT_CTRL/r_addGen1_reg[0]/Q
                         net (fo=8, routed)           0.027     1.482    u_FFT_CTRL/r_addGen1_reg[0]
    SLICE_X85Y272        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.033     1.515 r  u_FFT_CTRL/r_addGen1[1]_i_1/O
                         net (fo=1, routed)           0.006     1.521    u_FFT_CTRL/r_addGen1[1]_i_1_n_0
    SLICE_X85Y272        FDPE                                         r  u_FFT_CTRL/r_addGen1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.662     0.662 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.662    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.662 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.775    i_clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.794 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=344, routed)         1.062     1.856    u_FFT_CTRL/i_clk_IBUF_BUFG
    SLICE_X85Y272        FDPE                                         r  u_FFT_CTRL/r_addGen1_reg[1]/C
                         clock pessimism             -0.434     1.422    
    SLICE_X85Y272        FDPE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.469    u_FFT_CTRL/r_addGen1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.469    
                         arrival time                           1.521    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 u_FFT_CTRL/r_addGen2_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_FFT_CTRL/r_addGen2_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.072ns (66.055%)  route 0.037ns (33.945%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.848ns
    Source Clock Delay      (SCD):    1.408ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Net Delay (Source):      0.926ns (routing 0.477ns, distribution 0.449ns)
  Clock Net Delay (Destination): 1.054ns (routing 0.536ns, distribution 0.518ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.374     0.374 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.374    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.374 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.465    i_clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.482 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=344, routed)         0.926     1.408    u_FFT_CTRL/i_clk_IBUF_BUFG
    SLICE_X80Y274        FDPE                                         r  u_FFT_CTRL/r_addGen2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y274        FDPE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.447 r  u_FFT_CTRL/r_addGen2_reg[2]/Q
                         net (fo=9, routed)           0.031     1.478    u_FFT_CTRL/r_addGen2_reg__0[2]
    SLICE_X80Y274        LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.033     1.511 r  u_FFT_CTRL/r_addGen2[3]_i_1/O
                         net (fo=1, routed)           0.006     1.517    u_FFT_CTRL/r_addGen2[3]_i_1_n_0
    SLICE_X80Y274        FDPE                                         r  u_FFT_CTRL/r_addGen2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.662     0.662 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.662    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.662 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.775    i_clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.794 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=344, routed)         1.054     1.848    u_FFT_CTRL/i_clk_IBUF_BUFG
    SLICE_X80Y274        FDPE                                         r  u_FFT_CTRL/r_addGen2_reg[3]/C
                         clock pessimism             -0.434     1.414    
    SLICE_X80Y274        FDPE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.461    u_FFT_CTRL/r_addGen2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.461    
                         arrival time                           1.517    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 u_FFT_CTRL/r_currentState_BF4_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_FFT_CTRL/r_currentState_BF4_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.052ns (47.706%)  route 0.057ns (52.294%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.859ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Net Delay (Source):      0.936ns (routing 0.477ns, distribution 0.459ns)
  Clock Net Delay (Destination): 1.065ns (routing 0.536ns, distribution 0.529ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.374     0.374 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.374    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.374 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.465    i_clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.482 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=344, routed)         0.936     1.418    u_FFT_CTRL/i_clk_IBUF_BUFG
    SLICE_X84Y275        FDCE                                         r  u_FFT_CTRL/r_currentState_BF4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y275        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.456 f  u_FFT_CTRL/r_currentState_BF4_reg[3]/Q
                         net (fo=9, routed)           0.031     1.487    u_FFT_CTRL/r_currentState_BF4[3]
    SLICE_X84Y275        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.014     1.501 r  u_FFT_CTRL/r_currentState_BF4[2]_i_1/O
                         net (fo=1, routed)           0.026     1.527    u_FFT_CTRL/r_currentState_BF4[2]_i_1_n_0
    SLICE_X84Y275        FDCE                                         r  u_FFT_CTRL/r_currentState_BF4_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.662     0.662 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.662    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.662 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.775    i_clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.794 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=344, routed)         1.065     1.859    u_FFT_CTRL/i_clk_IBUF_BUFG
    SLICE_X84Y275        FDCE                                         r  u_FFT_CTRL/r_currentState_BF4_reg[2]/C
                         clock pessimism             -0.435     1.424    
    SLICE_X84Y275        FDCE (Hold_DFF_SLICEM_C_D)
                                                      0.046     1.470    u_FFT_CTRL/r_currentState_BF4_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.470    
                         arrival time                           1.527    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 u_FFT_CTRL/r_addGen2_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_FFT_CTRL/r_addGen2_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.061ns (42.958%)  route 0.081ns (57.042%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.849ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Net Delay (Source):      0.935ns (routing 0.477ns, distribution 0.458ns)
  Clock Net Delay (Destination): 1.055ns (routing 0.536ns, distribution 0.519ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.374     0.374 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.374    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.374 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.465    i_clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.482 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=344, routed)         0.935     1.417    u_FFT_CTRL/i_clk_IBUF_BUFG
    SLICE_X81Y275        FDPE                                         r  u_FFT_CTRL/r_addGen2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y275        FDPE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.456 r  u_FFT_CTRL/r_addGen2_reg[1]/Q
                         net (fo=11, routed)          0.064     1.520    u_FFT_CTRL/r_addGen2_reg[1]
    SLICE_X80Y275        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.022     1.542 r  u_FFT_CTRL/r_addGen2[4]_i_1/O
                         net (fo=1, routed)           0.017     1.559    u_FFT_CTRL/r_addGen2[4]_i_1_n_0
    SLICE_X80Y275        FDPE                                         r  u_FFT_CTRL/r_addGen2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.662     0.662 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.662    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.662 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.775    i_clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.794 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=344, routed)         1.055     1.849    u_FFT_CTRL/i_clk_IBUF_BUFG
    SLICE_X80Y275        FDPE                                         r  u_FFT_CTRL/r_addGen2_reg[4]/C
                         clock pessimism             -0.394     1.455    
    SLICE_X80Y275        FDPE (Hold_CFF_SLICEL_C_D)
                                                      0.046     1.501    u_FFT_CTRL/r_addGen2_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.501    
                         arrival time                           1.559    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 u_FFT_CTRL/r_currentState_BF1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_FFT_CTRL/r_currentState_BF1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.052ns (46.847%)  route 0.059ns (53.153%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.861ns
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Net Delay (Source):      0.937ns (routing 0.477ns, distribution 0.460ns)
  Clock Net Delay (Destination): 1.067ns (routing 0.536ns, distribution 0.531ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.374     0.374 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.374    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.374 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.465    i_clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.482 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=344, routed)         0.937     1.419    u_FFT_CTRL/i_clk_IBUF_BUFG
    SLICE_X84Y272        FDCE                                         r  u_FFT_CTRL/r_currentState_BF1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y272        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.457 r  u_FFT_CTRL/r_currentState_BF1_reg[2]/Q
                         net (fo=72, routed)          0.035     1.492    u_FFT_CTRL/r_currentState_BF1[2]
    SLICE_X84Y272        LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.014     1.506 r  u_FFT_CTRL/r_currentState_BF1[2]_i_1/O
                         net (fo=1, routed)           0.024     1.530    u_FFT_CTRL/r_currentState_BF1[2]_i_1_n_0
    SLICE_X84Y272        FDCE                                         r  u_FFT_CTRL/r_currentState_BF1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.662     0.662 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.662    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.662 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.775    i_clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.794 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=344, routed)         1.067     1.861    u_FFT_CTRL/i_clk_IBUF_BUFG
    SLICE_X84Y272        FDCE                                         r  u_FFT_CTRL/r_currentState_BF1_reg[2]/C
                         clock pessimism             -0.436     1.425    
    SLICE_X84Y272        FDCE (Hold_CFF_SLICEM_C_D)
                                                      0.046     1.471    u_FFT_CTRL/r_currentState_BF1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.471    
                         arrival time                           1.530    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 u_FFT_CTRL/r_currentState_BF3_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_BF3/r_delayLine_Q_reg_0_1_6_6/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.080ns (33.898%)  route 0.156ns (66.102%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.991ns
    Source Clock Delay      (SCD):    2.216ns
    Clock Pessimism Removal (CPR):    0.662ns
  Clock Net Delay (Source):      1.490ns (routing 0.790ns, distribution 0.700ns)
  Clock Net Delay (Destination): 1.719ns (routing 0.869ns, distribution 0.850ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533     0.533 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.533    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.533 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.702    i_clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.726 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=344, routed)         1.490     2.216    u_FFT_CTRL/i_clk_IBUF_BUFG
    SLICE_X83Y276        FDCE                                         r  u_FFT_CTRL/r_currentState_BF3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y276        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.058     2.274 r  u_FFT_CTRL/r_currentState_BF3_reg[2]/Q
                         net (fo=69, routed)          0.079     2.353    u_FFT_CTRL/r_currentState_BF3[2]
    SLICE_X81Y276        LUT5 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.022     2.375 r  u_FFT_CTRL/r_delayLine_Q_reg_0_1_6_6_i_1/O
                         net (fo=1, routed)           0.077     2.452    u_BF3/r_delayLine_Q_reg_0_1_6_6/D
    SLICE_X81Y277        RAMS32                                       r  u_BF3/r_delayLine_Q_reg_0_1_6_6/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    i_clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=344, routed)         1.719     2.991    u_BF3/r_delayLine_Q_reg_0_1_6_6/WCLK
    SLICE_X81Y277        RAMS32                                       r  u_BF3/r_delayLine_Q_reg_0_1_6_6/SP/CLK
                         clock pessimism             -0.662     2.330    
    SLICE_X81Y277        RAMS32 (Hold_B6LUT_SLICEM_CLK_I)
                                                      0.060     2.390    u_BF3/r_delayLine_Q_reg_0_1_6_6/SP
  -------------------------------------------------------------------
                         required time                         -2.390    
                         arrival time                           2.452    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 u_BF4/r_delayLine_I_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_BF4/o_I_reg[11]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.075ns (46.875%)  route 0.085ns (53.125%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.864ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Net Delay (Source):      0.938ns (routing 0.477ns, distribution 0.461ns)
  Clock Net Delay (Destination): 1.070ns (routing 0.536ns, distribution 0.534ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.374     0.374 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.374    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.374 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.465    i_clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.482 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=344, routed)         0.938     1.420    u_BF4/i_clk_IBUF_BUFG
    SLICE_X78Y285        FDRE                                         r  u_BF4/r_delayLine_I_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y285        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.459 r  u_BF4/r_delayLine_I_reg[10]/Q
                         net (fo=6, routed)           0.079     1.538    u_BF4/r_delayLine_I[10]
    SLICE_X79Y285        CARRY8 (Prop_CARRY8_SLICEM_DI[2]_O[3])
                                                      0.036     1.574 r  u_BF4/_inferred__7/i__carry__0/O[3]
                         net (fo=2, routed)           0.006     1.580    u_BF4/_inferred__7/i__carry__0_n_12
    SLICE_X79Y285        FDRE                                         r  u_BF4/o_I_reg[11]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.662     0.662 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.662    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.662 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.775    i_clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.794 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=344, routed)         1.070     1.864    u_BF4/i_clk_IBUF_BUFG
    SLICE_X79Y285        FDRE                                         r  u_BF4/o_I_reg[11]_lopt_replica/C
                         clock pessimism             -0.394     1.470    
    SLICE_X79Y285        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     1.517    u_BF4/o_I_reg[11]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.517    
                         arrival time                           1.580    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 u_FFT_CTRL/r_currentState_BF3_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_FFT_CTRL/r_currentState_BF3_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.052ns (44.828%)  route 0.064ns (55.172%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.856ns
    Source Clock Delay      (SCD):    1.413ns
    Clock Pessimism Removal (CPR):    0.437ns
  Clock Net Delay (Source):      0.931ns (routing 0.477ns, distribution 0.454ns)
  Clock Net Delay (Destination): 1.062ns (routing 0.536ns, distribution 0.526ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.374     0.374 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.374    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.374 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.465    i_clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.482 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=344, routed)         0.931     1.413    u_FFT_CTRL/i_clk_IBUF_BUFG
    SLICE_X83Y276        FDCE                                         r  u_FFT_CTRL/r_currentState_BF3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y276        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.451 f  u_FFT_CTRL/r_currentState_BF3_reg[2]/Q
                         net (fo=69, routed)          0.040     1.491    u_FFT_CTRL/r_currentState_BF3[2]
    SLICE_X83Y276        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.014     1.505 r  u_FFT_CTRL/r_currentState_BF3[1]_i_1/O
                         net (fo=1, routed)           0.024     1.529    u_FFT_CTRL/r_currentState_BF3[1]_i_1_n_0
    SLICE_X83Y276        FDCE                                         r  u_FFT_CTRL/r_currentState_BF3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.662     0.662 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.662    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.662 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.775    i_clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.794 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=344, routed)         1.062     1.856    u_FFT_CTRL/i_clk_IBUF_BUFG
    SLICE_X83Y276        FDCE                                         r  u_FFT_CTRL/r_currentState_BF3_reg[1]/C
                         clock pessimism             -0.437     1.419    
    SLICE_X83Y276        FDCE (Hold_CFF_SLICEM_C_D)
                                                      0.046     1.465    u_FFT_CTRL/r_currentState_BF3_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.465    
                         arrival time                           1.529    
  -------------------------------------------------------------------
                         slack                                  0.064    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 130.000 }
Period(ns):         260.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location          Pin
Min Period        n/a     BUFGCE/I    n/a            1.290         260.000     258.710    BUFGCE_HDIO_X3Y2  i_clk_IBUF_BUFG_inst/I
Min Period        n/a     RAMS32/CLK  n/a            1.064         260.000     258.936    SLICE_X74Y273     u_BF2/r_delayLine_I_reg_0_3_0_0/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.064         260.000     258.936    SLICE_X74Y273     u_BF2/r_delayLine_I_reg_0_3_10_10/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.064         260.000     258.936    SLICE_X74Y273     u_BF2/r_delayLine_I_reg_0_3_11_11/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.064         260.000     258.936    SLICE_X74Y273     u_BF2/r_delayLine_I_reg_0_3_12_12/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.064         260.000     258.936    SLICE_X74Y273     u_BF2/r_delayLine_I_reg_0_3_13_13/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.064         260.000     258.936    SLICE_X74Y273     u_BF2/r_delayLine_I_reg_0_3_14_14/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.064         260.000     258.936    SLICE_X74Y273     u_BF2/r_delayLine_I_reg_0_3_15_15/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.064         260.000     258.936    SLICE_X74Y273     u_BF2/r_delayLine_I_reg_0_3_1_1/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.064         260.000     258.936    SLICE_X74Y273     u_BF2/r_delayLine_I_reg_0_3_2_2/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.532         130.000     129.468    SLICE_X74Y273     u_BF2/r_delayLine_I_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.532         130.000     129.468    SLICE_X74Y273     u_BF2/r_delayLine_I_reg_0_3_10_10/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.532         130.000     129.468    SLICE_X74Y273     u_BF2/r_delayLine_I_reg_0_3_11_11/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.532         130.000     129.468    SLICE_X74Y273     u_BF2/r_delayLine_I_reg_0_3_12_12/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.532         130.000     129.468    SLICE_X74Y273     u_BF2/r_delayLine_I_reg_0_3_13_13/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.532         130.000     129.468    SLICE_X74Y273     u_BF2/r_delayLine_I_reg_0_3_14_14/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.532         130.000     129.468    SLICE_X74Y273     u_BF2/r_delayLine_I_reg_0_3_15_15/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.532         130.000     129.468    SLICE_X74Y273     u_BF2/r_delayLine_I_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.532         130.000     129.468    SLICE_X74Y273     u_BF2/r_delayLine_I_reg_0_3_2_2/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.532         130.000     129.468    SLICE_X74Y273     u_BF2/r_delayLine_I_reg_0_3_3_3/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.532         130.000     129.468    SLICE_X83Y273     u_BF1/r_delayLine_I_reg_0_7_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.532         130.000     129.468    SLICE_X83Y273     u_BF1/r_delayLine_I_reg_0_7_10_10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.532         130.000     129.468    SLICE_X83Y273     u_BF1/r_delayLine_I_reg_0_7_11_11/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.532         130.000     129.468    SLICE_X83Y273     u_BF1/r_delayLine_I_reg_0_7_12_12/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.532         130.000     129.468    SLICE_X83Y273     u_BF1/r_delayLine_I_reg_0_7_13_13/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.532         130.000     129.468    SLICE_X83Y273     u_BF1/r_delayLine_I_reg_0_7_14_14/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.532         130.000     129.468    SLICE_X83Y273     u_BF1/r_delayLine_I_reg_0_7_15_15/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.532         130.000     129.468    SLICE_X83Y273     u_BF1/r_delayLine_I_reg_0_7_1_1/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.532         130.000     129.468    SLICE_X83Y273     u_BF1/r_delayLine_I_reg_0_7_2_2/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.532         130.000     129.468    SLICE_X83Y273     u_BF1/r_delayLine_I_reg_0_7_3_3/SP/CLK



