
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version U-2022.12-SP7 for linux64 - Oct 10, 2023 

                    Copyright (c) 1988 - 2023 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
Initializing...
Current time:       Sun Nov 17 17:44:07 2024
Hostname:           cadpc01
CPU Model:          11th Gen Intel(R) Core(TM) i9-11900 @ 2.50GHz
CPU Details:        Cores = 16 : Sockets = 1 : Cache Size = 16384 KB : Freq = 3.60 GHz
OS:                 Linux 4.18.0-553.27.1.el8_10.x86_64
RAM:                 62 GB (Free   7 GB)
Swap:                31 GB (Free  31 GB)
Work Filesystem:    /homes mounted to auto.homes
Tmp Filesystem:     /tmp mounted to tmpfs
Work Disk:          18974 GB (Free 6818 GB)
Tmp Disk:            31 GB (Free  31 GB)

CPU Load: 78%, Ram Free: 7 GB, Swap Free: 31 GB, Work Disk Free: 6818 GB, Tmp Disk Free: 31 GB
set top_level ALU
ALU
source -verbose "../common_script/common.tcl"
. /tools4/syn2007.12/libraries/syn/
dw_foundation.sldb
* ../../memory/sram256w20b/sram256w20b_tt_1p2v_25c_syn.db /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db dw_foundation.sldb
/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
read_verilog {../../rtl/ALU/ALU.v}
Loading db file '/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db'
Loading db file '/tools/synopsys/syn/U-2022.12-SP7/libraries/syn/dw_foundation.sldb'
Loading db file '/tools/synopsys/syn/U-2022.12-SP7/libraries/syn/gtech.db'
Loading db file '/tools/synopsys/syn/U-2022.12-SP7/libraries/syn/standard.sldb'
  Loading link library 'scx3_cmos8rf_lpvt_tt_1p2v_25c'
  Loading link library 'gtech'
Loading verilog file '/homes/user/stud/fall23/rf2715/CSEE-4823-project/rtl/ALU/ALU.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file '../../memory/sram256w20b/sram256w20b_tt_1p2v_25c_syn.db'. (UID-3)
Compiling source file /homes/user/stud/fall23/rf2715/CSEE-4823-project/rtl/ALU/ALU.v

Inferred memory devices in process
	in routine ALU line 17 in file
		'/homes/user/stud/fall23/rf2715/CSEE-4823-project/rtl/ALU/ALU.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        y_reg        | Flip-flop |  39   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/homes/user/stud/fall23/rf2715/CSEE-4823-project/rtl/ALU/ALU.db:ALU'
Loaded 3 designs.
Current design is 'ALU'.
ALU multiplier addern
set set_fix_multiple_port_nets "true"
true
list_designs
ALU (*)         addern          multiplier
1
if { [check_error -v] == 1 } { exit 1 }
#########################################
# Design Constraints                    #
#########################################
current_design ALU
Current design is 'ALU'.
{ALU}
link
Warning: Can't read link_library file '../../memory/sram256w20b/sram256w20b_tt_1p2v_25c_syn.db'. (UID-3)

  Linking design 'ALU'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (3 designs)               /homes/user/stud/fall23/rf2715/CSEE-4823-project/rtl/ALU/ALU.db, etc
  scx3_cmos8rf_lpvt_tt_1p2v_25c (library) /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
  dw_foundation.sldb (library) /tools/synopsys/syn/U-2022.12-SP7/libraries/syn/dw_foundation.sldb

1
check_design
 
****************************************
check_design summary:
Version:     U-2022.12-SP7
Date:        Sun Nov 17 17:44:08 2024
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                      8
    Unconnected ports (LINT-28)                                     1
    Shorted outputs (LINT-31)                                       7

Cells                                                               1
    Cells do not drive (LINT-1)                                     1
--------------------------------------------------------------------------------

Warning: In design 'addern', cell 'C58' does not drive any nets. (LINT-1)
Warning: In design 'addern', port 'clk' is not connected to any nets. (LINT-28)
Warning: In design 'multiplier', output port 'Out[38]' is connected directly to output port 'Out[32]'. (LINT-31)
Warning: In design 'multiplier', output port 'Out[38]' is connected directly to output port 'Out[33]'. (LINT-31)
Warning: In design 'multiplier', output port 'Out[38]' is connected directly to output port 'Out[34]'. (LINT-31)
Warning: In design 'multiplier', output port 'Out[38]' is connected directly to output port 'Out[35]'. (LINT-31)
Warning: In design 'multiplier', output port 'Out[38]' is connected directly to output port 'Out[36]'. (LINT-31)
Warning: In design 'multiplier', output port 'Out[38]' is connected directly to output port 'Out[37]'. (LINT-31)
Warning: In design 'multiplier', output port 'Out[38]' is connected directly to output port 'Out[31]'. (LINT-31)
1
source -verbose "./timing.tcl"
10.00
0
0.010
0.05
0.05
0.005
clk
clk
1
1
1
1
1
1
Warning: Design rule attributes from the driving cell will be set on the port 'X[15]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'X[14]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'X[13]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'X[12]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'X[11]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'X[10]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'X[9]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'X[8]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'X[7]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'X[6]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'X[5]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'X[4]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'X[3]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'X[2]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'X[1]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'X[0]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'B[15]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'B[14]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'B[13]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'B[12]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'B[11]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'B[10]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'B[9]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'B[8]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'B[7]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'B[6]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'B[5]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'B[4]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'B[3]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'B[2]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'B[1]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'B[0]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'R'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'valid_in'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'clk'. (UID-401)
1
1
1
1
1
1
set_max_capacitance 0.005 [all_inputs]
1
set_max_fanout 4 ALU
1
set_max_fanout 4 [all_inputs]
1
set_fix_multiple_port_nets -all -buffer_constants
1
#########################################
# Compile                               #
#########################################
check_design
 
****************************************
check_design summary:
Version:     U-2022.12-SP7
Date:        Sun Nov 17 17:44:08 2024
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                      8
    Unconnected ports (LINT-28)                                     1
    Shorted outputs (LINT-31)                                       7

Cells                                                               1
    Cells do not drive (LINT-1)                                     1
--------------------------------------------------------------------------------

Warning: In design 'addern', cell 'C58' does not drive any nets. (LINT-1)
Warning: In design 'addern', port 'clk' is not connected to any nets. (LINT-28)
Warning: In design 'multiplier', output port 'Out[38]' is connected directly to output port 'Out[32]'. (LINT-31)
Warning: In design 'multiplier', output port 'Out[38]' is connected directly to output port 'Out[33]'. (LINT-31)
Warning: In design 'multiplier', output port 'Out[38]' is connected directly to output port 'Out[34]'. (LINT-31)
Warning: In design 'multiplier', output port 'Out[38]' is connected directly to output port 'Out[35]'. (LINT-31)
Warning: In design 'multiplier', output port 'Out[38]' is connected directly to output port 'Out[36]'. (LINT-31)
Warning: In design 'multiplier', output port 'Out[38]' is connected directly to output port 'Out[37]'. (LINT-31)
Warning: In design 'multiplier', output port 'Out[38]' is connected directly to output port 'Out[31]'. (LINT-31)
1
current_design ALU
Current design is 'ALU'.
{ALU}
link
Warning: Can't read link_library file '../../memory/sram256w20b/sram256w20b_tt_1p2v_25c_syn.db'. (UID-3)

  Linking design 'ALU'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (3 designs)               /homes/user/stud/fall23/rf2715/CSEE-4823-project/rtl/ALU/ALU.db, etc
  scx3_cmos8rf_lpvt_tt_1p2v_25c (library)
                              /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
  dw_foundation.sldb (library)
                              /tools/synopsys/syn/U-2022.12-SP7/libraries/syn/dw_foundation.sldb

1
compile_ultra
Warning: Can't read link_library file '../../memory/sram256w20b/sram256w20b_tt_1p2v_25c_syn.db'. (UID-3)
Information: Performing leakage power optimization. (PWR-850)
CPU Load: 78%, Ram Free: 8 GB, Swap Free: 31 GB, Work Disk Free: 6818 GB, Tmp Disk Free: 31 GB
Analyzing: "/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db"
Library analysis succeeded.
Warning: Can't read link_library file '../../memory/sram256w20b/sram256w20b_tt_1p2v_25c_syn.db'. (UID-3)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | U-2022.12-DWBB_202212.5 |     *     |
| Licensed DW Building Blocks        | U-2022.12-DWBB_202212.5 |     *     |
============================================================================

====================================================================================================
| Flow Information                                                                                 |
----------------------------------------------------------------------------------------------------
| Flow         | Design Compiler WLM                                                               |
| Command Line | compile_ultra                                                                     |
====================================================================================================
| Design Information                                      | Value                                  |
====================================================================================================
| Number of Scenarios                                     | 0                                      |
| Leaf Cell Count                                         | 49                                     |
| Number of User Hierarchies                              | 2                                      |
| Sequential Cell Count                                   | 39                                     |
| Macro Count                                             | 0                                      |
| Number of Power Domains                                 | 0                                      |
| Number of Path Groups                                   | 2                                      |
| Number of VT Class                                      | 0                                      |
| Number of Clocks                                        | 1                                      |
| Number of Dont Touch Cells                              | 4                                      |
| Number of Dont Touch Nets                               | 2                                      |
| Number of Size Only Cells                               | 0                                      |
| Design with UPF Data                                    | false                                  |
----------------------------------------------------------------------------------------------------
| Variables                                               | Value                                  |
----------------------------------------------------------------------------------------------------
| set_fix_multiple_port_nets                              | -all -buffer_constants                 |
====================================================================================================
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 9 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'ALU'

Warning: Can't read link_library file '../../memory/sram256w20b/sram256w20b_tt_1p2v_25c_syn.db'. (UID-3)
Loaded alib file './alib-52/scx3_cmos8rf_lpvt_tt_1p2v_25c.db.alib'
Warning: Can't read link_library file '../../memory/sram256w20b/sram256w20b_tt_1p2v_25c_syn.db'. (UID-3)
Warning: Can't read link_library file '../../memory/sram256w20b/sram256w20b_tt_1p2v_25c_syn.db'. (UID-3)
Warning: Can't read link_library file '../../memory/sram256w20b/sram256w20b_tt_1p2v_25c_syn.db'. (UID-3)
  Building model 'DW01_NAND2'
Information: Ungrouping hierarchy multiplier before Pass 1 (OPT-776)
Information: Ungrouping hierarchy adder before Pass 1 (OPT-776)
Information: Ungrouping 2 of 3 hierarchies before Pass 1 (OPT-775)
CPU Load: 81%, Ram Free: 7 GB, Swap Free: 31 GB, Work Disk Free: 6827 GB, Tmp Disk Free: 31 GB
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'ALU'
 Implement Synthetic for 'ALU'.
Warning: Can't read link_library file '../../memory/sram256w20b/sram256w20b_tt_1p2v_25c_syn.db'. (UID-3)
Warning: Can't read link_library file '../../memory/sram256w20b/sram256w20b_tt_1p2v_25c_syn.db'. (UID-3)
Information: Command 'do_operand_isolation' is obsolete and is being ignored.  Please refer to the replacement command 'set power_enable_datapath_gating true' instead. (INFO-118)
Warning: Can't read link_library file '../../memory/sram256w20b/sram256w20b_tt_1p2v_25c_syn.db'. (UID-3)
CPU Load: 81%, Ram Free: 6 GB, Swap Free: 31 GB, Work Disk Free: 6827 GB, Tmp Disk Free: 31 GB

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'HOLDX1TS' in the library 'scx3_cmos8rf_lpvt_tt_1p2v_25c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Warning: Can't read link_library file '../../memory/sram256w20b/sram256w20b_tt_1p2v_25c_syn.db'. (UID-3)
Warning: Can't read link_library file '../../memory/sram256w20b/sram256w20b_tt_1p2v_25c_syn.db'. (UID-3)
  Mapping Optimization (Phase 1)
Warning: Can't read link_library file '../../memory/sram256w20b/sram256w20b_tt_1p2v_25c_syn.db'. (UID-3)
Warning: Can't read link_library file '../../memory/sram256w20b/sram256w20b_tt_1p2v_25c_syn.db'. (UID-3)
Warning: Can't read link_library file '../../memory/sram256w20b/sram256w20b_tt_1p2v_25c_syn.db'. (UID-3)
Warning: Can't read link_library file '../../memory/sram256w20b/sram256w20b_tt_1p2v_25c_syn.db'. (UID-3)
Information: Command 'do_operand_isolation' is obsolete and is being ignored.  Please refer to the replacement command 'set power_enable_datapath_gating true' instead. (INFO-118)

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:09   22788.0      0.00       0.0   28403.3                           34885.4766      0.00  
    0:00:09   22788.0      0.00       0.0   28403.3                           34885.4766      0.00  

  Beginning Constant Register Removal
  -----------------------------------
    0:00:09   22788.0      0.00       0.0   28403.3                           34885.4766      0.00  
    0:00:09   22788.0      0.00       0.0   28403.3                           34885.4766      0.00  

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------
    0:00:11   12265.9      2.66      16.2   30034.4                           16828.8340      0.00  
Warning: Can't read link_library file '../../memory/sram256w20b/sram256w20b_tt_1p2v_25c_syn.db'. (UID-3)
Warning: Can't read link_library file '../../memory/sram256w20b/sram256w20b_tt_1p2v_25c_syn.db'. (UID-3)
  Mapping 'ALU_DP_OP_6J1_122_7014_3'
Information: Added key list 'DesignWare' to design 'ALU'. (DDB-72)
    0:00:11   15048.0      1.16       6.6   30027.7                           20808.1855      0.00  
    0:00:11   15048.0      1.16       6.6   30027.7                           20808.1855      0.00  
    0:00:12   15241.0      0.70       3.9   26941.5                           21191.3906      0.00  
    0:00:12   15154.6      0.77       4.1   26934.9                           21090.1562      0.00  
    0:00:12   15154.6      0.77       4.1   26934.9                           21090.1562      0.00  

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:13   14424.5      0.65       2.4   26656.8                           19999.4590      0.00  
    0:00:13   14474.9      0.00       0.0   26021.5                           20096.0098      0.00  
    0:00:13   14474.9      0.00       0.0   26021.5                           20096.0098      0.00  
    0:00:14   14028.5      0.00       0.0   25971.3                           19358.3926      0.00  
    0:00:14   14028.5      0.00       0.0   25971.3                           19358.3926      0.00  
    0:00:14   14028.5      0.00       0.0   25971.3                           19358.3926      0.00  
    0:00:14   14028.5      0.00       0.0   25971.3                           19358.3926      0.00  
    0:00:14   14028.5      0.00       0.0   25971.3                           19358.3926      0.00  
    0:00:14   14028.5      0.00       0.0   25971.3                           19358.3926      0.00  
    0:00:14   14028.5      0.00       0.0   25971.3                           19358.3926      0.00  
    0:00:14   14028.5      0.00       0.0   25971.3                           19358.3926      0.00  
    0:00:14   14028.5      0.00       0.0   25971.3                           19358.3926      0.00  
    0:00:14   14028.5      0.00       0.0   25971.3                           19358.3926      0.00  
    0:00:14   14028.5      0.00       0.0   25971.3                           19358.3926      0.00  
    0:00:14   14028.5      0.00       0.0   25971.3                           19358.3926      0.00  
    0:00:14   14028.5      0.00       0.0   25971.3                           19358.3926      0.00  
    0:00:14   14028.5      0.00       0.0   25971.3                           19358.3926      0.00  
    0:00:14   14028.5      0.00       0.0   25971.3                           19358.3926      0.00  
    0:00:14   14028.5      0.00       0.0   25971.3                           19358.3926      0.00  
    0:00:14   14028.5      0.00       0.0   25971.3                           19358.3926      0.00  
    0:00:14   14028.5      0.00       0.0   25971.3                           19358.3926      0.00  
    0:00:14   14028.5      0.00       0.0   25971.3                           19358.3926      0.00  


  Beginning Design Rule Fixing  (max_transition)  (max_fanout)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:14   14028.5      0.00       0.0   25971.3                           19358.3926      0.00  
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
    0:00:15   15291.4      0.00       0.0       0.0                           21070.2559      0.00  
    0:00:15   15291.4      0.00       0.0       0.0                           21070.2559      0.00  


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:15   15291.4      0.00       0.0       0.0                           21070.2559      0.00  
    0:00:15   15291.4      0.00       0.0       0.0                           21070.2559      0.00  
    0:00:15   15291.4      0.00       0.0       0.0                           21070.2559      0.00  
    0:00:15   15291.4      0.00       0.0       0.0                           21070.2559      0.00  
    0:00:16   15037.9      0.00       0.0       0.0                           20655.7715      0.00  
    0:00:16   15037.9      0.00       0.0       0.0                           20655.7715      0.00  
    0:00:16   15037.9      0.00       0.0       0.0                           20655.7715      0.00  
    0:00:16   15037.9      0.00       0.0       0.0                           20655.7715      0.00  
    0:00:16   15037.9      0.00       0.0       0.0                           20655.7715      0.00  
    0:00:16   15037.9      0.00       0.0       0.0                           20655.7715      0.00  
    0:00:16   15037.9      0.00       0.0       0.0                           20655.7715      0.00  
    0:00:16   15037.9      0.00       0.0       0.0                           20655.7715      0.00  
    0:00:16   15037.9      0.00       0.0       0.0                           20655.7715      0.00  
    0:00:16   15037.9      0.00       0.0       0.0                           20655.7715      0.00  
    0:00:16   15037.9      0.00       0.0       0.0                           20655.7715      0.00  
    0:00:16   15037.9      0.00       0.0       0.0                           20655.7715      0.00  
    0:00:16   15037.9      0.00       0.0       0.0                           20655.7715      0.00  
    0:00:16   15037.9      0.00       0.0       0.0                           20655.7715      0.00  
    0:00:16   15037.9      0.00       0.0       0.0                           20655.7715      0.00  
    0:00:16   15037.9      0.00       0.0       0.0                           20655.7715      0.00  
    0:00:16   15037.9      0.00       0.0       0.0                           20655.7715      0.00  
    0:00:16   15037.9      0.00       0.0       0.0                           20655.7715      0.00  
    0:00:16   15037.9      0.00       0.0       0.0                           20655.7715      0.00  

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:16   15037.9      0.00       0.0       0.0                           20655.7715      0.00  
    0:00:16   13734.7      0.00       0.0       0.0                           18663.2754      0.00  
    0:00:16   13734.7      0.00       0.0       0.0                           18663.2754      0.00  
    0:00:16   13734.7      0.00       0.0       0.0                           18663.2754      0.00  
    0:00:17   13734.7      0.00       0.0       0.0                           18663.2754      0.00  
    0:00:17   13494.2      0.00       0.0       0.0                           18452.7969      0.00  
    0:00:17   13494.2      0.00       0.0       0.0                           18452.7969      0.00  
    0:00:17   13494.2      0.00       0.0       0.0                           18452.7969      0.00  
    0:00:17   13494.2      0.00       0.0       0.0                           18452.7969      0.00  
    0:00:17   13494.2      0.00       0.0       0.0                           18452.7969      0.00  
    0:00:17   13494.2      0.00       0.0       0.0                           18452.7969      0.00  
    0:00:18   13387.7      0.00       0.0       0.0                           18300.5000      0.00  
CPU Load: 83%, Ram Free: 6 GB, Swap Free: 31 GB, Work Disk Free: 6832 GB, Tmp Disk Free: 31 GB
Loading db file '/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Can't read link_library file '../../memory/sram256w20b/sram256w20b_tt_1p2v_25c_syn.db'. (UID-3)
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
CPU Load: 83%, Ram Free: 6 GB, Swap Free: 31 GB, Work Disk Free: 6832 GB, Tmp Disk Free: 31 GB
Information: Total number of MV cells in the design.
----------------------------------------------------------------------------------------------------
 MV Cells                                           Total Number                                   
----------------------------------------------------------------------------------------------------
 Level Shifter:                                     0                                             
 Enable Level Shifter:                              0                                             
 Isolation Cell:                                    0                                             
 Retention Cell:                                    0                                             
 Retention Clamp Cell:                              0                                             
 Switch Cell:                                       0                                             
 Always-On Cell:                                    0                                             
 Repeater Cell:                                     0                                             

----------------------------------------------------------------------------------------------------
Unmapped MV Cells 
----------------------------------------------------------------------------------------------------
0 Isolation Cells are unmapped 
0 Retention Clamp Cells are unmapped 
----------------------------------------------------------------------------------------------------
1
#########################################
# Write outputs                         #
#########################################
source -verbose "../common_script/namingrules.tcl"
1
Warning: Can't read link_library file '../../memory/sram256w20b/sram256w20b_tt_1p2v_25c_syn.db'. (UID-3)

Design          Type    Object                  New Name
--------------------------------------------------------------------------------
ALU             cell    y_reg[5]                y_reg_5_
ALU             cell    mult_x_2/U268           mult_x_2_U268
ALU             cell    mult_x_2/U264           mult_x_2_U264
ALU             cell    mult_x_2/U262           mult_x_2_U262
ALU             cell    mult_x_2/U261           mult_x_2_U261
ALU             cell    mult_x_2/U256           mult_x_2_U256
ALU             cell    mult_x_2/U255           mult_x_2_U255
ALU             cell    mult_x_2/U251           mult_x_2_U251
ALU             cell    mult_x_2/U246           mult_x_2_U246
ALU             cell    mult_x_2/U243           mult_x_2_U243
ALU             cell    mult_x_2/U242           mult_x_2_U242
ALU             cell    mult_x_2/U238           mult_x_2_U238
ALU             cell    mult_x_2/U237           mult_x_2_U237
ALU             cell    mult_x_2/U230           mult_x_2_U230
ALU             cell    mult_x_2/U226           mult_x_2_U226
ALU             cell    mult_x_2/U219           mult_x_2_U219
ALU             cell    mult_x_2/U215           mult_x_2_U215
ALU             cell    mult_x_2/U214           mult_x_2_U214
ALU             cell    y_reg[8]                y_reg_8_
ALU             cell    y_reg[10]               y_reg_10_
ALU             cell    y_reg[19]               y_reg_19_
ALU             cell    y_reg[18]               y_reg_18_
ALU             cell    y_reg[23]               y_reg_23_
ALU             cell    y_reg[25]               y_reg_25_
ALU             cell    y_reg[27]               y_reg_27_
ALU             cell    y_reg[26]               y_reg_26_
ALU             cell    y_reg[28]               y_reg_28_
ALU             cell    y_reg[14]               y_reg_14_
ALU             cell    y_reg[17]               y_reg_17_
ALU             cell    y_reg[21]               y_reg_21_
ALU             cell    y_reg[24]               y_reg_24_
ALU             cell    y_reg[7]                y_reg_7_
ALU             cell    y_reg[12]               y_reg_12_
ALU             cell    y_reg[13]               y_reg_13_
ALU             cell    y_reg[15]               y_reg_15_
ALU             cell    y_reg[16]               y_reg_16_
ALU             cell    y_reg[20]               y_reg_20_
ALU             cell    y_reg[22]               y_reg_22_
ALU             cell    y_reg[32]               y_reg_32_
ALU             cell    y_reg[30]               y_reg_30_
ALU             cell    y_reg[37]               y_reg_37_
ALU             cell    y_reg[35]               y_reg_35_
ALU             cell    y_reg[38]               y_reg_38_
ALU             cell    y_reg[6]                y_reg_6_
ALU             cell    y_reg[29]               y_reg_29_
ALU             cell    y_reg[34]               y_reg_34_
ALU             cell    y_reg[33]               y_reg_33_
ALU             cell    y_reg[31]               y_reg_31_
ALU             cell    y_reg[4]                y_reg_4_
ALU             cell    y_reg[2]                y_reg_2_
ALU             cell    y_reg[3]                y_reg_3_
ALU             cell    y_reg[1]                y_reg_1_
ALU             cell    mult_x_2/U233           mult_x_2_U233
ALU             cell    mult_x_2/U229           mult_x_2_U229
ALU             cell    mult_x_2/U234           mult_x_2_U234
ALU             cell    mult_x_2/U252           mult_x_2_U252
ALU             cell    y_reg[9]                y_reg_9_
ALU             cell    y_reg[36]               y_reg_36_
ALU             cell    y_reg[0]                y_reg_0_
ALU             cell    mult_x_2/U274           mult_x_2_U274
ALU             cell    mult_x_2/U272           mult_x_2_U272
ALU             cell    mult_x_2/U267           mult_x_2_U267
ALU             cell    mult_x_2/U269           mult_x_2_U269
ALU             cell    mult_x_2/U247           mult_x_2_U247
ALU             cell    mult_x_2/U248           mult_x_2_U248
ALU             cell    mult_x_2/U254           mult_x_2_U254
ALU             cell    mult_x_2/U241           mult_x_2_U241
ALU             cell    mult_x_2/U250           mult_x_2_U250
ALU             cell    mult_x_2/U236           mult_x_2_U236
ALU             cell    y_reg[11]               y_reg_11_
ALU             cell    mult_x_2/U232           mult_x_2_U232
ALU             cell    mult_x_2/U227           mult_x_2_U227
ALU             cell    mult_x_2/U228           mult_x_2_U228
ALU             cell    mult_x_2/U225           mult_x_2_U225
ALU             cell    mult_x_2/U221           mult_x_2_U221
ALU             cell    mult_x_2/U213           mult_x_2_U213
ALU             net     DP_OP_6J1_122_7014/n37  DP_OP_6J1_122_7014_n37
ALU             net     mult_x_2/n541           mult_x_2_n541
ALU             net     mult_x_2/n540           mult_x_2_n540
ALU             net     mult_x_2/n539           mult_x_2_n539
ALU             net     mult_x_2/n538           mult_x_2_n538
ALU             net     mult_x_2/n537           mult_x_2_n537
ALU             net     mult_x_2/n536           mult_x_2_n536
ALU             net     mult_x_2/n535           mult_x_2_n535
ALU             net     mult_x_2/n533           mult_x_2_n533
ALU             net     mult_x_2/n532           mult_x_2_n532
ALU             net     mult_x_2/n530           mult_x_2_n530
ALU             net     mult_x_2/n525           mult_x_2_n525
ALU             net     mult_x_2/n524           mult_x_2_n524
ALU             net     mult_x_2/n523           mult_x_2_n523
ALU             net     mult_x_2/n521           mult_x_2_n521
ALU             net     mult_x_2/n520           mult_x_2_n520
ALU             net     mult_x_2/n519           mult_x_2_n519
ALU             net     mult_x_2/n518           mult_x_2_n518
ALU             net     mult_x_2/n517           mult_x_2_n517
ALU             net     mult_x_2/n516           mult_x_2_n516
ALU             net     mult_x_2/n515           mult_x_2_n515
ALU             net     mult_x_2/n514           mult_x_2_n514
ALU             net     mult_x_2/n513           mult_x_2_n513
ALU             net     mult_x_2/n512           mult_x_2_n512
ALU             net     mult_x_2/n509           mult_x_2_n509
ALU             net     mult_x_2/n508           mult_x_2_n508
ALU             net     mult_x_2/n505           mult_x_2_n505
ALU             net     mult_x_2/n504           mult_x_2_n504
ALU             net     mult_x_2/n503           mult_x_2_n503
ALU             net     mult_x_2/n502           mult_x_2_n502
ALU             net     mult_x_2/n501           mult_x_2_n501
ALU             net     mult_x_2/n500           mult_x_2_n500
ALU             net     mult_x_2/n499           mult_x_2_n499
ALU             net     mult_x_2/n498           mult_x_2_n498
ALU             net     mult_x_2/n497           mult_x_2_n497
ALU             net     mult_x_2/n496           mult_x_2_n496
ALU             net     mult_x_2/n495           mult_x_2_n495
ALU             net     mult_x_2/n494           mult_x_2_n494
ALU             net     mult_x_2/n493           mult_x_2_n493
ALU             net     mult_x_2/n489           mult_x_2_n489
ALU             net     mult_x_2/n488           mult_x_2_n488
ALU             net     mult_x_2/n487           mult_x_2_n487
ALU             net     mult_x_2/n485           mult_x_2_n485
ALU             net     mult_x_2/n484           mult_x_2_n484
ALU             net     mult_x_2/n483           mult_x_2_n483
ALU             net     mult_x_2/n482           mult_x_2_n482
ALU             net     mult_x_2/n481           mult_x_2_n481
ALU             net     mult_x_2/n480           mult_x_2_n480
ALU             net     mult_x_2/n479           mult_x_2_n479
ALU             net     mult_x_2/n478           mult_x_2_n478
ALU             net     mult_x_2/n476           mult_x_2_n476
ALU             net     mult_x_2/n473           mult_x_2_n473
ALU             net     mult_x_2/n472           mult_x_2_n472
ALU             net     mult_x_2/n470           mult_x_2_n470
ALU             net     mult_x_2/n469           mult_x_2_n469
ALU             net     mult_x_2/n468           mult_x_2_n468
ALU             net     mult_x_2/n467           mult_x_2_n467
ALU             net     mult_x_2/n463           mult_x_2_n463
ALU             net     mult_x_2/n462           mult_x_2_n462
ALU             net     mult_x_2/n461           mult_x_2_n461
ALU             net     mult_x_2/n460           mult_x_2_n460
ALU             net     mult_x_2/n459           mult_x_2_n459
ALU             net     mult_x_2/n458           mult_x_2_n458
ALU             net     mult_x_2/n457           mult_x_2_n457
ALU             net     mult_x_2/n453           mult_x_2_n453
ALU             net     mult_x_2/n452           mult_x_2_n452
ALU             net     mult_x_2/n451           mult_x_2_n451
ALU             net     mult_x_2/n450           mult_x_2_n450
ALU             net     mult_x_2/n449           mult_x_2_n449
ALU             net     mult_x_2/n448           mult_x_2_n448
ALU             net     mult_x_2/n447           mult_x_2_n447
ALU             net     mult_x_2/n446           mult_x_2_n446
ALU             net     mult_x_2/n445           mult_x_2_n445
ALU             net     mult_x_2/n443           mult_x_2_n443
ALU             net     mult_x_2/n442           mult_x_2_n442
ALU             net     mult_x_2/n440           mult_x_2_n440
ALU             net     mult_x_2/n437           mult_x_2_n437
ALU             net     mult_x_2/n436           mult_x_2_n436
ALU             net     mult_x_2/n433           mult_x_2_n433
ALU             net     mult_x_2/n432           mult_x_2_n432
ALU             net     mult_x_2/n431           mult_x_2_n431
ALU             net     mult_x_2/n430           mult_x_2_n430
ALU             net     mult_x_2/n428           mult_x_2_n428
ALU             net     mult_x_2/n427           mult_x_2_n427
ALU             net     mult_x_2/n426           mult_x_2_n426
ALU             net     mult_x_2/n423           mult_x_2_n423
ALU             net     mult_x_2/n422           mult_x_2_n422
ALU             net     mult_x_2/n421           mult_x_2_n421
ALU             net     mult_x_2/n419           mult_x_2_n419
ALU             net     mult_x_2/n418           mult_x_2_n418
ALU             net     mult_x_2/n417           mult_x_2_n417
ALU             net     mult_x_2/n416           mult_x_2_n416
ALU             net     mult_x_2/n415           mult_x_2_n415
ALU             net     mult_x_2/n414           mult_x_2_n414
ALU             net     mult_x_2/n413           mult_x_2_n413
ALU             net     mult_x_2/n412           mult_x_2_n412
ALU             net     mult_x_2/n411           mult_x_2_n411
ALU             net     mult_x_2/n410           mult_x_2_n410
ALU             net     mult_x_2/n409           mult_x_2_n409
ALU             net     mult_x_2/n408           mult_x_2_n408
ALU             net     mult_x_2/n407           mult_x_2_n407
ALU             net     mult_x_2/n406           mult_x_2_n406
ALU             net     mult_x_2/n400           mult_x_2_n400
ALU             net     mult_x_2/n398           mult_x_2_n398
ALU             net     mult_x_2/n396           mult_x_2_n396
ALU             net     mult_x_2/n381           mult_x_2_n381
ALU             net     mult_x_2/n378           mult_x_2_n378
ALU             net     mult_x_2/n377           mult_x_2_n377
ALU             net     mult_x_2/n376           mult_x_2_n376
ALU             net     mult_x_2/n375           mult_x_2_n375
ALU             net     mult_x_2/n374           mult_x_2_n374
ALU             net     mult_x_2/n373           mult_x_2_n373
ALU             net     mult_x_2/n372           mult_x_2_n372
ALU             net     mult_x_2/n371           mult_x_2_n371
ALU             net     mult_x_2/n370           mult_x_2_n370
ALU             net     mult_x_2/n369           mult_x_2_n369
ALU             net     mult_x_2/n368           mult_x_2_n368
ALU             net     mult_x_2/n367           mult_x_2_n367
ALU             net     mult_x_2/n366           mult_x_2_n366
ALU             net     mult_x_2/n365           mult_x_2_n365
ALU             net     mult_x_2/n364           mult_x_2_n364
ALU             net     mult_x_2/n363           mult_x_2_n363
ALU             net     mult_x_2/n362           mult_x_2_n362
ALU             net     mult_x_2/n361           mult_x_2_n361
ALU             net     mult_x_2/n360           mult_x_2_n360
ALU             net     mult_x_2/n359           mult_x_2_n359
ALU             net     mult_x_2/n358           mult_x_2_n358
ALU             net     mult_x_2/n357           mult_x_2_n357
ALU             net     mult_x_2/n356           mult_x_2_n356
ALU             net     mult_x_2/n355           mult_x_2_n355
ALU             net     mult_x_2/n354           mult_x_2_n354
ALU             net     mult_x_2/n353           mult_x_2_n353
ALU             net     mult_x_2/n352           mult_x_2_n352
ALU             net     mult_x_2/n351           mult_x_2_n351
ALU             net     mult_x_2/n350           mult_x_2_n350
ALU             net     mult_x_2/n349           mult_x_2_n349
ALU             net     mult_x_2/n348           mult_x_2_n348
ALU             net     mult_x_2/n347           mult_x_2_n347
ALU             net     mult_x_2/n346           mult_x_2_n346
ALU             net     mult_x_2/n345           mult_x_2_n345
ALU             net     mult_x_2/n344           mult_x_2_n344
ALU             net     mult_x_2/n343           mult_x_2_n343
ALU             net     mult_x_2/n342           mult_x_2_n342
ALU             net     mult_x_2/n341           mult_x_2_n341
ALU             net     mult_x_2/n340           mult_x_2_n340
ALU             net     mult_x_2/n339           mult_x_2_n339
ALU             net     mult_x_2/n338           mult_x_2_n338
ALU             net     mult_x_2/n337           mult_x_2_n337
ALU             net     mult_x_2/n336           mult_x_2_n336
ALU             net     mult_x_2/n335           mult_x_2_n335
ALU             net     mult_x_2/n334           mult_x_2_n334
ALU             net     mult_x_2/n333           mult_x_2_n333
ALU             net     mult_x_2/n332           mult_x_2_n332
ALU             net     mult_x_2/n331           mult_x_2_n331
ALU             net     mult_x_2/n330           mult_x_2_n330
ALU             net     mult_x_2/n329           mult_x_2_n329
ALU             net     mult_x_2/n328           mult_x_2_n328
ALU             net     mult_x_2/n327           mult_x_2_n327
ALU             net     mult_x_2/n326           mult_x_2_n326
ALU             net     mult_x_2/n325           mult_x_2_n325
ALU             net     mult_x_2/n324           mult_x_2_n324
ALU             net     mult_x_2/n323           mult_x_2_n323
ALU             net     mult_x_2/n322           mult_x_2_n322
ALU             net     mult_x_2/n321           mult_x_2_n321
ALU             net     mult_x_2/n320           mult_x_2_n320
ALU             net     mult_x_2/n319           mult_x_2_n319
ALU             net     mult_x_2/n318           mult_x_2_n318
ALU             net     mult_x_2/n317           mult_x_2_n317
ALU             net     mult_x_2/n316           mult_x_2_n316
ALU             net     mult_x_2/n315           mult_x_2_n315
ALU             net     mult_x_2/n314           mult_x_2_n314
ALU             net     mult_x_2/n313           mult_x_2_n313
ALU             net     mult_x_2/n312           mult_x_2_n312
ALU             net     mult_x_2/n311           mult_x_2_n311
ALU             net     mult_x_2/n310           mult_x_2_n310
ALU             net     mult_x_2/n309           mult_x_2_n309
ALU             net     mult_x_2/n308           mult_x_2_n308
ALU             net     mult_x_2/n307           mult_x_2_n307
ALU             net     mult_x_2/n306           mult_x_2_n306
ALU             net     mult_x_2/n305           mult_x_2_n305
ALU             net     mult_x_2/n304           mult_x_2_n304
ALU             net     mult_x_2/n303           mult_x_2_n303
ALU             net     mult_x_2/n302           mult_x_2_n302
ALU             net     mult_x_2/n301           mult_x_2_n301
ALU             net     mult_x_2/n300           mult_x_2_n300
ALU             net     mult_x_2/n299           mult_x_2_n299
ALU             net     mult_x_2/n298           mult_x_2_n298
ALU             net     mult_x_2/n297           mult_x_2_n297
ALU             net     mult_x_2/n296           mult_x_2_n296
ALU             net     mult_x_2/n294           mult_x_2_n294
ALU             net     mult_x_2/n293           mult_x_2_n293
ALU             net     mult_x_2/n292           mult_x_2_n292
ALU             net     mult_x_2/n291           mult_x_2_n291
ALU             net     mult_x_2/n290           mult_x_2_n290
ALU             net     mult_x_2/n289           mult_x_2_n289
ALU             net     mult_x_2/n288           mult_x_2_n288
ALU             net     mult_x_2/n287           mult_x_2_n287
ALU             net     mult_x_2/n286           mult_x_2_n286
ALU             net     mult_x_2/n285           mult_x_2_n285
ALU             net     mult_x_2/n284           mult_x_2_n284
ALU             net     mult_x_2/n281           mult_x_2_n281
ALU             net     mult_x_2/n280           mult_x_2_n280
ALU             net     mult_x_2/n279           mult_x_2_n279
ALU             net     mult_x_2/n278           mult_x_2_n278
ALU             net     mult_x_2/n277           mult_x_2_n277
ALU             net     mult_x_2/n276           mult_x_2_n276
ALU             net     mult_x_2/n275           mult_x_2_n275
ALU             net     mult_x_2/n274           mult_x_2_n274
ALU             net     mult_x_2/n273           mult_x_2_n273
ALU             net     mult_x_2/n272           mult_x_2_n272
ALU             net     mult_x_2/n271           mult_x_2_n271
ALU             net     mult_x_2/n270           mult_x_2_n270
ALU             net     mult_x_2/n269           mult_x_2_n269
ALU             net     mult_x_2/n268           mult_x_2_n268
ALU             net     mult_x_2/n267           mult_x_2_n267
ALU             net     mult_x_2/n266           mult_x_2_n266
ALU             net     mult_x_2/n265           mult_x_2_n265
ALU             net     mult_x_2/n264           mult_x_2_n264
ALU             net     mult_x_2/n263           mult_x_2_n263
ALU             net     mult_x_2/n262           mult_x_2_n262
ALU             net     mult_x_2/n261           mult_x_2_n261
ALU             net     mult_x_2/n260           mult_x_2_n260
ALU             net     mult_x_2/n259           mult_x_2_n259
ALU             net     mult_x_2/n258           mult_x_2_n258
ALU             net     mult_x_2/n257           mult_x_2_n257
ALU             net     mult_x_2/n256           mult_x_2_n256
ALU             net     mult_x_2/n255           mult_x_2_n255
ALU             net     mult_x_2/n254           mult_x_2_n254
ALU             net     mult_x_2/n253           mult_x_2_n253
ALU             net     mult_x_2/n252           mult_x_2_n252
ALU             net     mult_x_2/n251           mult_x_2_n251
ALU             net     mult_x_2/n250           mult_x_2_n250
ALU             net     mult_x_2/n249           mult_x_2_n249
ALU             net     mult_x_2/n248           mult_x_2_n248
ALU             net     mult_x_2/n247           mult_x_2_n247
ALU             net     mult_x_2/n246           mult_x_2_n246
ALU             net     mult_x_2/n245           mult_x_2_n245
ALU             net     mult_x_2/n244           mult_x_2_n244
ALU             net     mult_x_2/n243           mult_x_2_n243
ALU             net     mult_x_2/n242           mult_x_2_n242
ALU             net     mult_x_2/n241           mult_x_2_n241
ALU             net     mult_x_2/n240           mult_x_2_n240
ALU             net     mult_x_2/n237           mult_x_2_n237
ALU             net     mult_x_2/n236           mult_x_2_n236
ALU             net     mult_x_2/n235           mult_x_2_n235
ALU             net     mult_x_2/n234           mult_x_2_n234
ALU             net     mult_x_2/n233           mult_x_2_n233
ALU             net     mult_x_2/n232           mult_x_2_n232
ALU             net     mult_x_2/n231           mult_x_2_n231
ALU             net     mult_x_2/n230           mult_x_2_n230
ALU             net     mult_x_2/n229           mult_x_2_n229
ALU             net     mult_x_2/n228           mult_x_2_n228
ALU             net     mult_x_2/n227           mult_x_2_n227
ALU             net     mult_x_2/n226           mult_x_2_n226
ALU             net     mult_x_2/n225           mult_x_2_n225
ALU             net     mult_x_2/n224           mult_x_2_n224
ALU             net     mult_x_2/n223           mult_x_2_n223
ALU             net     mult_x_2/n222           mult_x_2_n222
ALU             net     mult_x_2/n221           mult_x_2_n221
ALU             net     mult_x_2/n220           mult_x_2_n220
ALU             net     mult_x_2/n219           mult_x_2_n219
ALU             net     mult_x_2/n218           mult_x_2_n218
ALU             net     mult_x_2/n217           mult_x_2_n217
ALU             net     mult_x_2/n216           mult_x_2_n216
ALU             net     mult_x_2/n215           mult_x_2_n215
ALU             net     mult_x_2/n214           mult_x_2_n214
ALU             net     mult_x_2/n213           mult_x_2_n213
ALU             net     mult_x_2/n212           mult_x_2_n212
ALU             net     mult_x_2/n211           mult_x_2_n211
ALU             net     mult_x_2/n210           mult_x_2_n210
ALU             net     mult_x_2/n209           mult_x_2_n209
ALU             net     mult_x_2/n208           mult_x_2_n208
ALU             net     mult_x_2/n205           mult_x_2_n205
ALU             net     mult_x_2/n204           mult_x_2_n204
ALU             net     mult_x_2/n203           mult_x_2_n203
ALU             net     mult_x_2/n202           mult_x_2_n202
ALU             net     mult_x_2/n201           mult_x_2_n201
ALU             net     mult_x_2/n200           mult_x_2_n200
ALU             net     mult_x_2/n199           mult_x_2_n199
ALU             net     mult_x_2/n198           mult_x_2_n198
ALU             net     mult_x_2/n197           mult_x_2_n197
ALU             net     mult_x_2/n196           mult_x_2_n196
ALU             net     mult_x_2/n195           mult_x_2_n195
ALU             net     mult_x_2/n194           mult_x_2_n194
ALU             net     mult_x_2/n193           mult_x_2_n193
ALU             net     mult_x_2/n192           mult_x_2_n192
ALU             net     mult_x_2/n191           mult_x_2_n191
ALU             net     mult_x_2/n190           mult_x_2_n190
ALU             net     mult_x_2/n189           mult_x_2_n189
ALU             net     mult_x_2/n188           mult_x_2_n188
ALU             net     n4                      n4010
ALU             net     n5                      n5010
ALU             net     n6                      n6010
ALU             net     n7                      n7010
ALU             net     n8                      n8010
ALU             net     n9                      n9010
ALU             net     n10                     n1000
ALU             net     n11                     n1100
ALU             net     n12                     n1200
ALU             net     n13                     n1300
ALU             net     n14                     n1400
ALU             net     n15                     n1500
ALU             net     n16                     n1600
ALU             net     n17                     n1700
ALU             net     n18                     n1800
ALU             net     n19                     n1900
ALU             net     n20                     n2000
ALU             net     n21                     n2100
ALU             net     n22                     n2200
ALU             net     n23                     n230
ALU             net     n24                     n240
ALU             net     n25                     n250
ALU             net     n26                     n260
ALU             net     n27                     n2700
ALU             net     n28                     n2800
ALU             net     n29                     n2900
ALU             net     n30                     n3000
ALU             net     n31                     n3100
ALU             net     n32                     n3200
ALU             net     n34                     n3400
ALU             net     n36                     n3600
ALU             net     n37                     n3700
ALU             net     n40                     n4000
ALU             net     n50                     n5000
ALU             net     n60                     n6000
ALU             net     n70                     n7000
ALU             net     n80                     n8000
ALU             net     n90                     n9000
ALU             net     n100                    n1001
ALU             net     n110                    n1101
ALU             net     n120                    n1201
ALU             net     n130                    n1301
ALU             net     n140                    n1401
ALU             net     n150                    n1501
ALU             net     n160                    n1601
ALU             net     n170                    n1701
ALU             net     n180                    n1801
ALU             net     n190                    n1901
ALU             net     n200                    n2001
ALU             net     n210                    n2101
ALU             net     n220                    n2201
ALU             net     n270                    n2701
ALU             net     n280                    n2801
ALU             net     n290                    n2901
ALU             net     n300                    n3001
ALU             net     n310                    n3101
ALU             net     n320                    n3201
ALU             net     n340                    n3401
ALU             net     n360                    n3601
ALU             net     n370                    n3701
ALU             net     n400                    n4001
ALU             net     n500                    n5001
ALU             net     n600                    n6001
ALU             net     n700                    n7001
ALU             net     n800                    n8001
ALU             net     n900                    n9001
1
1
set verilogout_no_tri TRUE
TRUE
write -hierarchy -format verilog -output "${top_level}.nl.v"
Writing verilog file '/homes/user/stud/fall23/rf2715/CSEE-4823-project/dc/ALU/ALU.nl.v'.
1
write_sdc "${top_level}.syn.sdc" -version 1.7
1
write_sdf "${top_level}.syn.sdf"
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/homes/user/stud/fall23/rf2715/CSEE-4823-project/dc/ALU/ALU.syn.sdf'. (WT-3)
Information: Updating design information... (UID-85)
1
set maxpaths 20
20
set rpt_file "${top_level}.dc.rpt"
ALU.dc.rpt
check_design > $rpt_file
report_area  >> ${rpt_file}
report_power -hier -analysis_effort medium >> ${rpt_file}
report_design >> ${rpt_file}
report_cell >> ${rpt_file}
report_port -verbose >> ${rpt_file}
report_compile_options >> ${rpt_file}
report_constraint -all_violators -verbose >> ${rpt_file}
report_timing -path full -delay max -max_paths $maxpaths -nworst 100 >> ${rpt_file}
report_timing -delay max -nworst 1 -max_paths 10000 -path end -nosplit -unique -sort_by slack > ${top_level}.syn.critical_regs
report_timing -delay max -nworst 1 -max_paths 10000 -path full -nosplit -unique -sort_by slack > ${top_level}.syn.critical_regs.full
report_timing -delay max -nworst 1 -max_paths 10000 -path end -nosplit -unique -sort_by slack -to [all_outputs] > ${top_level}.syn.critical_regs.output
report_timing -delay max -nworst 1 -max_paths 10000 -path end -nosplit -unique -sort_by slack -to [all_registers -data_pins] > ${top_level}.syn.critical_regs.regs
report_timing -delay min -nworst 1 -max_paths 10000 -path short -nosplit -unique -sort_by slack > ${top_level}.syn.fast_path
quit

Memory usage for this session 256 Mbytes.
Memory usage for this session including child processes 256 Mbytes.
CPU usage for this session 143 seconds ( 0.04 hours ).
Elapsed time for this session 150 seconds ( 0.04 hours ).

Thank you...
