# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../M3_project.srcs/sources_1/new/exe_stage.v" \
"../../../../M3_project.srcs/sources_1/new/id_stage.v" \
"../../../../M3_project.srcs/sources_1/new/if_stage.v" \
"../../../../M3_project.srcs/sources_1/new/mem_stage.v" \
"../../../../M3_project.srcs/sources_1/new/riscv_top.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
