module FND(clk,reset,sel,data);

input clk,reset;

output [3:0]sel;
output [7:0]data;

reg [17:0]scan_cnt;
reg [1:0]digit;

always@(posedge clk, negedge reset) begin
	if(!reset) scan_cnt <= 0;
	else begin
		if(scan_cnt >= 539999)
			scan_cnt <= 0;
		else
			scan_cnt <= scan_cnt + 1;
	end
end

always@(posedge clk, negedge reset) begin
	if(!reset) digit <= 0;
	else begin
		if(scan_cnt >= 539999)
			digit <= digit + 1;
		else
			digit <= digit;
	end
end

always@(digit) begin
	case(digit)
		0 : begin sel = 4'b1110; data = 8'b0011_1111; end
		1 : begin sel = 4'b1101; data = 8'b0000_0011; end
		2 : begin sel = 4'b1011; data = 8'b0101_1101; end
		3 : begin sel = 4'b0111; data = 8'b0100_1111; end
	endcase
end

endmodule
