# CADD Lab projects written using XILINX Vivado TOOL

Repository of projects needed for the lab record.

## Programming languages used

- System Verilog
- Verilog

## Properties of the programming device used

- Name:  Basys 3 Artix-7 FPGA Board
- Family: Artix-7
- Package: cpg-236
- Speed grade: -1
- Part Name: `xc7a35tcpg236-1`

## List of projects

- Basic Logic gates and Universal gates.
- MUX and DEMUX (4:1 and 1:4).
- Encoder, Priority Encoder and Decoder.
- Full Adder and Converter.
- D Latch and JK Flip Flop.
- Asynchronous and Synchronous Counters.
- Accumulator.
- Multiplier.
- Moore and Mealy Machines.
- Design of memory block (32x4 RAM).

The names are in the order in which they have been written in the lab record.

The necessary printouts are present in the [printouts](https://github.com/0xcabrex/caddLab/tree/master/printouts) folder.

[Download](https://www.xilinx.com/support/download.html) XILINX Vivado here