## list of settings for present release
set rel "1.00a_v1.0.2dk"
set reference_date_time "21 days ago"
set vcrel "1.00a"
set layout_tag "D805 Final.1 release"
set p4_release_root "products/ddr54/project/d805-ddr54-tsmc7ff_plus18"
set releaseBranch "rel1.00_cktpcs_1.00a_v1.0.2dk_rel_"
set process "tsmc7ff_plus18"
set metal_stack "15M_1Xs_h_1Xa_v_1Ya_h_5Y_vhvhv_2Yy2Yx2R"
set metal_stack_ip "8M_1Xs_h_1Xa_v_1Ya_h_4Y_vhvh"
## legal pin layers
set layers "M0 M1 M2 M3 M4 M5 M6 M7 M8 OVERLAP"
## legal supply pin layers
set supply_pins "M8"
set supply_pins_override(dwc_ddrphy_lcdl) "M6"
set supply_pins_override(dwc_ddrphy_bdl) "M4"
set supply_pins_override(dwc_ddrphy_techrevision) "M4"
## reference GDS files for DI
set reference_gds(dwc_ddrphy_txrxac_ew) {dwc_ddrphy_txrxac_ew_IntLoadFill.gds.gz dwc_ddrphy_txrxac_ew_InternalLoad.gds.gz dwc_ddrphy_txrxac_ew_LUPblock.gds.gz}
set reference_gds(dwc_ddrphy_txrxdqs_ew) {dwc_ddrphydbyte_lcdlroutes_ew.gds.gz}
set reference_gds(dwc_ddrphy_memreset_ew) {dwc_ddrphy_memreset_ew_analogTestVflag.gds.gz}
## days since release files were created, for pin check/timing collateral validation
#set reference_date_time "36 days ago"
## release GDS/CDL, default 'calibre'
##   allows using 'icv' GDS/CDL files for release, **only** applies to TSMC N7 where Calibre is waived
##   allows using 'HIPRE' GDS/CDL files from GenHiprePkg
set release_gds_cdl "icv"
## release GDS of shim macros, default 'drcint'
#set release_gds_shim "drcint"
## version for LEF comparison
set lef_diff_rel "1.00a_pre4_v1.1dk"
## cells to prune from CDL
set cdl_prune_cells "cvcp* cvpp* vflag* *MOMcap_Cp *MOMcap_Cc *MOMcap_pu1 *MOMcap_pux"
## macros that are PHYV only and can have autogen Verilog/LIB files
set releasePhyvMacro {dwc_ddrphy_decapvddq_ew dwc_ddrphy_decapvddq_ns dwc_ddrphy_decapvdd_ew dwc_ddrphy_decapvdd_ns dwc_ddrphy_decapvdd_tile dwc_ddrphy_decapvaa_tile dwc_ddrphy_vddqclamp_ew dwc_ddrphy_vaaclamp dwc_ddrphy_vddclamp}
## macros that are only shims, only LEF/GDS
set releaseShimMacro {dwc_ddrphy_gradient dwc_ddrphy_gradient_wide dwc_ddrphy_pllshim dwc_ddrphy_vddqclamp_shim}
## macros to ignore for CKT release to DI
set releaseIgnoreMacro {dwc_ddrphy_rxac_ew dwc_ddrphy_rxdq_ew dwc_ddrphy_rxdqs_ew dwc_ddrphy_txfe_ew dwc_ddrphy_txfedqs_ew dwc_ddrphy_txbe_ew dwc_ddrphy_bdl dwc_ddrphy_dqsenreplica_ew}
## name of UTILITY library macro for CKT release to customer, defaults to dwc_ddrphy_utility_cells
#set utility_name "dwc_ddrphy_utility_cells"
## contents of UTILITY library macro for CKT release to customer
set releaseUtilityMacro {dwc_ddrphy_decapvddq_ew dwc_ddrphy_decapvddq_ns dwc_ddrphy_vddqclamp_ew}
## layers to tag in UTILITY library macro for CKT release to customer
##   Note -tsmc read from 'process' variable, so not necessary for TSMC processes unless needing extra layers
#set utility_tag_layers "63:63 60:63"
## email list for CKT release to DI
set releaseMailDist "jfisher,guttman,ujjal,sg-d54-t7-ckt@synopsys.com,d805-ddr54-tsmc7ff_plus18@synopsys.com,sg-ddr-ckt-release@synopsys.com"
## email list for CKT release of HSPICE, IBIS, and UTILITY release
set releasePmMailDist "jfisher,guttman,domenic,thomasr,sg-d54-t7-ckt@synopsys.com"
set calibre_verifs "true"