

================================================================
== Vitis HLS Report for 'transmitter'
================================================================
* Date:           Tue Apr  2 19:49:47 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        transmitter
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.622 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      130|      130|  1.300 us|  1.300 us|  131|  131|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_29_1  |       28|       28|         9|          -|          -|     3|        no|
        |- VITIS_LOOP_43_2  |      100|      100|         2|          -|          -|    50|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    160|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        0|    -|      24|     10|    0|
|Multiplexer      |        -|    -|       -|    582|    -|
|Register         |        -|    -|     169|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     193|    752|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +------------------+------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |      Memory      |            Module            | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------+------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |pnGenSequence_U   |pnGenSequence_ROM_AUTO_1R     |        0|   2|   1|    0|    50|    1|     1|           50|
    |scrambledDataI_U  |scrambledDataI_RAM_AUTO_1R1W  |        0|  10|   4|    0|    50|    5|     1|          250|
    |scrambledDataQ_U  |scrambledDataQ_RAM_AUTO_1R1W  |        0|  12|   5|    0|    50|    6|     1|          300|
    +------------------+------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total             |                              |        0|  24|  10|    0|   150|   12|     3|          600|
    +------------------+------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln29_fu_614_p2    |         +|   0|  0|  14|           6|           5|
    |add_ln43_fu_913_p2    |         +|   0|  0|  14|           6|           1|
    |icmp_ln29_fu_598_p2   |      icmp|   0|  0|  10|           6|           5|
    |icmp_ln43_fu_907_p2   |      icmp|   0|  0|  10|           6|           5|
    |or_ln220_1_fu_956_p2  |        or|   0|  0|   6|           6|           6|
    |or_ln220_fu_942_p2    |        or|   0|  0|   5|           5|           5|
    |or_ln29_10_fu_788_p2  |        or|   0|  0|   6|           6|           4|
    |or_ln29_11_fu_818_p2  |        or|   0|  0|   6|           6|           4|
    |or_ln29_12_fu_828_p2  |        or|   0|  0|   6|           6|           4|
    |or_ln29_13_fu_858_p2  |        or|   0|  0|   6|           6|           4|
    |or_ln29_14_fu_868_p2  |        or|   0|  0|   6|           6|           4|
    |or_ln29_1_fu_588_p2   |        or|   0|  0|   6|           6|           2|
    |or_ln29_2_fu_604_p2   |        or|   0|  0|   6|           6|           2|
    |or_ln29_3_fu_658_p2   |        or|   0|  0|   6|           6|           3|
    |or_ln29_4_fu_668_p2   |        or|   0|  0|   6|           6|           3|
    |or_ln29_5_fu_698_p2   |        or|   0|  0|   6|           6|           3|
    |or_ln29_6_fu_708_p2   |        or|   0|  0|   6|           6|           3|
    |or_ln29_7_fu_738_p2   |        or|   0|  0|   6|           6|           4|
    |or_ln29_8_fu_748_p2   |        or|   0|  0|   6|           6|           4|
    |or_ln29_9_fu_778_p2   |        or|   0|  0|   6|           6|           4|
    |or_ln29_fu_547_p2     |        or|   0|  0|   6|           6|           1|
    |xor_ln31_fu_566_p2    |       xor|   0|  0|   5|           5|           5|
    |xor_ln32_fu_572_p2    |       xor|   0|  0|   6|           6|           6|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 160|         136|          87|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |and38_i3032_fu_102       |   9|          2|   32|         64|
    |ap_NS_fsm                |  65|         13|    1|         13|
    |i_1_fu_106               |   9|          2|    6|         12|
    |i_fu_90                  |   9|          2|    6|         12|
    |pnGenSequence_address0   |  48|          9|    6|         54|
    |pnGenSequence_address1   |  48|          9|    6|         54|
    |scrambledDataI_address0  |  53|         10|    6|         60|
    |scrambledDataI_address1  |  48|          9|    6|         54|
    |scrambledDataI_d0        |  48|          9|    5|         45|
    |scrambledDataI_d1        |  48|          9|    5|         45|
    |scrambledDataQ_address0  |  53|         10|    6|         60|
    |scrambledDataQ_address1  |  48|          9|    6|         54|
    |scrambledDataQ_d0        |  48|          9|    6|         54|
    |scrambledDataQ_d1        |  48|          9|    6|         54|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 582|        111|  103|        635|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |and38_i3032_fu_102     |  32|   0|   32|          0|
    |ap_CS_fsm              |  12|   0|   12|          0|
    |encoder_state_1        |  32|   0|   32|          0|
    |i_1_fu_106             |   6|   0|    6|          0|
    |i_2_reg_988            |   6|   0|    6|          0|
    |i_fu_90                |   6|   0|    6|          0|
    |trunc_ln29_reg_983     |   6|   0|    6|          0|
    |trunc_ln32_reg_978     |   5|   0|    5|          0|
    |zext_ln29_1_reg_1026   |   5|   0|   64|         59|
    |zext_ln29_reg_1004     |   6|   0|   64|         58|
    |zext_ln31_10_reg_1065  |   5|   0|   64|         59|
    |zext_ln31_13_reg_1076  |   4|   0|   64|         60|
    |zext_ln31_16_reg_1087  |   4|   0|   64|         60|
    |zext_ln31_19_reg_1098  |   3|   0|   64|         61|
    |zext_ln31_22_reg_1109  |   5|   0|   64|         59|
    |zext_ln31_25_reg_1120  |   4|   0|   64|         60|
    |zext_ln31_28_reg_1131  |   4|   0|   64|         60|
    |zext_ln31_2_reg_1015   |   5|   0|   64|         59|
    |zext_ln31_31_reg_1142  |   3|   0|   64|         61|
    |zext_ln31_34_reg_1153  |   4|   0|   64|         60|
    |zext_ln31_37_reg_1164  |   3|   0|   64|         61|
    |zext_ln31_40_reg_1175  |   3|   0|   64|         61|
    |zext_ln31_43_reg_1186  |   2|   0|   64|         62|
    |zext_ln31_7_reg_1040   |   4|   0|   64|         60|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 169|   0| 1129|        960|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|   transmitter|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|   transmitter|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|   transmitter|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|   transmitter|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|   transmitter|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|   transmitter|  return value|
|input_i          |   in|   16|     ap_none|       input_i|       pointer|
|input_q          |   in|   16|     ap_none|       input_q|       pointer|
|output_i         |  out|   64|      ap_vld|      output_i|       pointer|
|output_i_ap_vld  |  out|    1|      ap_vld|      output_i|       pointer|
+-----------------+-----+-----+------------+--------------+--------------+

