#!/usr/bin/env python3
"""Generate the KiCad schematic for the XIAO AC solid-state switch board.

Same family as xiao-ac-dimmer, same generator shape, different switching
element: a *zero-cross* opto-triac (MOC3063M) driving a snubberless
logic-level triac (BTA16-600SW).  There is no dimming, so there is no
zero-cross *detector*, no phase control, no snubber and no pull-up: six parts,
five nets and the whole mains-referenced logic side are gone.

Connectivity is expressed as labelled stubs: every pin gets a 2.54 mm wire
away from the symbol body plus a local label naming its net.  kicad-cli
exports a netlist from that, and tools/check_netlist.py asserts the exported
nets are exactly the intent recorded below -- so the schematic is verified
by machine, not by eye.

    python3 tools/gen_sch.py            # writes xiao-ac-ssr.kicad_sch
"""
import math
import os
import sys
import uuid

sys.path.insert(0, os.path.dirname(os.path.abspath(__file__)))
import kicadlib as kl

ROOT = os.path.dirname(os.path.dirname(os.path.abspath(__file__)))
PROJECT = "xiao-ac-ssr"
STUB = 2.54          # mm, length of the labelled stub
FONT = 1.27

TERM = ("TerminalBlock_Phoenix:TerminalBlock_Phoenix_MKDS-1,5-2-5.08_1x02"
        "_P5.08mm_Horizontal")
FUSEHLD = ("Fuse:Fuseholder_Clip-5x20mm_Keystone_3512P_Inline_"
           "P23.62x7.27mm_D1.02x2.41x1.02x1.57mm_Horizontal")
R_AX = "Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P10.16mm_Horizontal"
DIP6 = "Package_DIP:DIP-6_W7.62mm"
SOCK7 = "Connector_PinSocket_2.54mm:PinSocket_1x07_P2.54mm_Vertical"

# -------------------------------------------------------------- symbols -----
# J1 and J2 are the two rows of one XIAO ESP32C3 socket.  Drawn as a generic
# Conn_01x07, each row's pins come out as "Pin_2", so the schematic cannot say
# that J1.2 is D1/GPIO3 -- the opto's trigger -- without a comment a reviewer
# has to trust.  Instead each row gets a symbol whose pins carry the module's
# own names; the exported netlist then carries them too, and
# tools/check_netlist.py asserts them, so the names are checked rather than
# asserted in prose.
#
# The names are Seeed's, from their own symbol library
# (github.com/Seeed-Studio/OPL_Kicad_Library, "Seeed Studio XIAO Series
# Library/Seeed_Studio_XIAO_Series.kicad_sym"), which agrees with their
# published front pinout: seen from the component side with the USB-C
# connector at the top, the left column reads D0..D6 downwards and the right
# column reads VBUS (5V), GND, 3V3_OUT, D10, D9/BOOT, D8, D7.  D0 and VBUS are
# the pins nearest the USB-C end, so pin 1 of both rows is at that end -- the
# same end the board's gate insists the pads' pin 1 is at.
#
# Why not use their symbol directly?  The one they publish for the C3 is the
# *SMD* variant: 22 pins -- the 14 side pins plus 8 castellated pads (EN,
# VBAT, MTDI/MTDO/MTMS/MTCK) -- numbered 1..14 continuously across the two
# columns, ascending from the far end on the right column.  This board carries
# the module's DIP socket: 14 holes, two 1x07 footprints each numbered 1..7
# with pin 1 at the USB-C end.  Their symbol would put eight pins in the
# netlist that have no hole on the board and renumber both rows; their DIP
# symbols (RP2350, nRF54LM20A) number the columns the same 1..14 way.  So the
# rows are drawn here, named from their library, and each symbol's description
# carries the mapping to the module's own DIP pin numbers.
#
# Geometry is the module's, not a drawing convention: 2.54 mm pin pitch (their
# symbol spreads the same 7 pins over 3.81 mm to buy room for its labels) and
# a body as long as the module, 20.955 mm -- 2.921 mm past pin 1 and 2.794 mm
# past pin 7, the two overhangs gen_pcb.XIAO measures the module's courtyard
# with.  The body is drawn 10.16 mm across, which is *not* the module's 17.8 mm
# width: the symbol is one row of holes, not the module.
SYMLIB = "xiao-ac"                  # this project's own symbol library
SYMFILE = os.path.join(ROOT, "symbols", SYMLIB + ".kicad_sym")
PIN_PITCH = 2.54                    # mm, the module's own pin pitch
PIN_LEN = 2.54                      # mm, drawn pin length
BODY_W = 10.16                      # mm, drawn across a row
USB_OVER = 2.921                    # mm, module body past pin 1 (USB-C end)
TAIL_OVER = 2.794                   # mm, module body past pin 7 (antenna end)

# Pin 1 first, i.e. both rows start at the USB-C end.
XIAO_ROWS = (
    {"ref": "J1", "sym": "XIAO_ESP32C3_Left", "side": "left",
     "names": ("D0", "D1", "D2", "D3", "D4", "D5", "D6"),
     "module_pins": "1..7",
     "value": "XIAO-ESP32C3 left D0..D6"},
    {"ref": "J2", "sym": "XIAO_ESP32C3_Right", "side": "right",
     "names": ("VBUS", "GND", "3V3_OUT", "D10", "D9/BOOT", "D8", "D7"),
     "module_pins": "14..8",     # the module numbers the right column from
     "value": "XIAO-ESP32C3 right 5V..D7"},      # the far end (VBUS is 14)
)


def row_pin_y(i, n):
    """Symbol-space y of pin i (0-based, top first): pin 1 at the USB-C end."""
    return round(((n - 1) / 2 - i) * PIN_PITCH, 4)


def effects(size, hide=False):
    """A KiCad effects block."""
    out = ["effects", ["font", ["size", str(size), str(size)]]]
    if hide:
        out.append(["hide", "yes"])
    return out


def xiao_symbol(row):
    """One socket row as a library symbol (a parsed s-expression)."""
    names = row["names"]
    top, bot = row_pin_y(0, len(names)), row_pin_y(len(names) - 1, len(names))
    x = round(BODY_W / 2 + PIN_LEN, 4)          # the pin's connection point
    sgn = -1 if row["side"] == "left" else 1    # pins point away from the body
    ang = 0 if row["side"] == "left" else 180
    pins = [["pin", "passive", "line",
             ["at", str(round(sgn * x, 4)), str(row_pin_y(i, len(names))),
              str(ang)],
             ["length", str(PIN_LEN)],
             ["name", '"%s"' % nm, effects(1.27)],
             ["number", '"%d"' % (i + 1), effects(1.27)]]
            for i, nm in enumerate(names)]
    desc = ("XIAO ESP32C3 socket row, the module's %s column reading %s from "
            "the USB-C end (the module's own DIP pins %s)."
            % (row["side"], ", ".join(names), row["module_pins"]))
    return [
        "symbol", '"%s"' % row["sym"],
        ["pin_names", ["offset", "1.016"]],
        ["exclude_from_sim", "no"], ["in_bom", "yes"], ["on_board", "yes"],
        ["property", '"Reference"', '"J"', ["at", "0", "12.7", "0"],
         effects(1.27)],
        ["property", '"Value"', '"%s"' % row["sym"], ["at", "0", "-12.7", "0"],
         effects(1.27)],
        ["property", '"Footprint"', '""', ["at", "0", "0", "0"],
         effects(1.27, hide=True)],
        ["property", '"Datasheet"', '""', ["at", "0", "0", "0"],
         effects(1.27, hide=True)],
        ["property", '"Description"', '"%s"' % desc, ["at", "0", "0", "0"],
         effects(1.27, hide=True)],
        ["symbol", '"%s_0_1"' % row["sym"],
         ["rectangle",
          ["start", str(-BODY_W / 2), str(round(top + USB_OVER, 4))],
          ["end", str(BODY_W / 2), str(round(bot - TAIL_OVER, 4))],
          ["stroke", ["width", "0.254"], ["type", "default"]],
          ["fill", ["type", "background"]]],
         ["text", '"USB-C end"',
          ["at", "0", str(round(top + USB_OVER - 1.27, 4)), "0"],
          effects(1.016)]],
        ["symbol", '"%s_1_1"' % row["sym"]] + pins,
        ["embedded_fonts", "no"],
    ]


def write_symbol_lib():
    """Write this project's symbol library.

    build() then reads it back through kicadlib (${KIPRJMOD}/symbols, the path
    the sym-lib-table entry names), so the library file and the copy the
    schematic caches in lib_symbols are the same definition -- which is also
    what ERC's library-symbol check compares.
    """
    out = ["(kicad_symbol_lib",
           "\t(version 20241209)",
           '\t(generator "gen_sch.py")',
           '\t(generator_version "9.0")']
    for row in XIAO_ROWS:
        out.append(kl.to_text(xiao_symbol(row), 1))
    out.append(")")
    os.makedirs(os.path.dirname(SYMFILE), exist_ok=True)
    open(SYMFILE, "w").write("\n".join(out) + "\n")
    print(f"wrote {SYMFILE} ({len(XIAO_ROWS)} symbols)")


def xiao_pin_names():
    """{(ref, pin): name} for the socket rows -- the intent check_netlist.py
    asserts the exported netlist carries."""
    return {(row["ref"], str(i + 1)): nm
            for row in XIAO_ROWS for i, nm in enumerate(row["names"])}


def uid(*key):
    """Deterministic UUID, so regenerating the schematic is a clean diff."""
    return str(uuid.uuid5(uuid.NAMESPACE_URL, PROJECT + ":" + ":".join(key)))


# ---------------------------------------------------------------- circuit ----
# Mains safety shape (unchanged from the dimmer): the fuse and the triac are
# both in the HOT leg, the neutral runs straight through, and nothing on the
# logic side touches it.
PARTS = [
    # mains inlet, protection, isolated supply
    {"ref": "J3", "lib": "Connector:Screw_Terminal_01x02", "val": "AC IN (cord)",
     "fp": TERM, "at": (40, 60, 0), "pins": {"1": "L_IN", "2": "N_AC"}},
    {"ref": "F1", "lib": "Device:Fuse", "val": "3.15A", "fp": FUSEHLD,
     "at": (70, 55, 90), "pins": {"1": "L_IN", "2": "L_FUSED"}},
    {"ref": "MOV1", "lib": "Device:Varistor", "val": "S14K150",
     "fp": "Varistor:RV_Disc_D12mm_W4.5mm_P7.5mm", "at": (100, 75, 0),
     "pins": {"1": "L_FUSED", "2": "N_AC"}},
    {"ref": "PS1", "lib": "Converter_ACDC:HLK-PM01", "val": "HLK-PM01 5V 0.6A",
     "fp": "Converter_ACDC:Converter_ACDC_Hi-Link_HLK-PMxx", "at": (60, 120, 0),
     "pins": {"1": "L_FUSED", "2": "N_AC", "3": "GND", "4": "+5V_PS"}},
    # Schottky: Seeed require a diode between an external 5V source and VBUS
    {"ref": "D5", "lib": "Device:D_Schottky", "val": "SS14",
     "fp": "Diode_THT:D_DO-41_SOD81_P10.16mm_Horizontal", "at": (95, 125, 90),
     "pins": {"1": "+5V_XIAO", "2": "+5V_PS"}},
    {"ref": "C1", "lib": "Device:C_Polarized", "val": "470uF 16V",
     "fp": "Capacitor_THT:CP_Radial_D8.0mm_P3.50mm", "at": (120, 125, 0),
     "pins": {"1": "+5V_PS", "2": "GND"}},
    {"ref": "C2", "lib": "Device:C", "val": "100nF",
     "fp": "Capacitor_THT:C_Disc_D5.0mm_W2.5mm_P5.00mm", "at": (140, 125, 0),
     "pins": {"1": "+5V_XIAO", "2": "GND"}},
    # XIAO sockets.  LEFT top->bottom = D0..D6 ; RIGHT top->bottom = 5V, GND,
    # 3V3, D10, D9, D8, D7 (Seeed front pinout diagram) -- the names come from
    # XIAO_ROWS above, so the symbol says it and the netlist carries it.
    # D1 (GPIO3) drives the opto.  D2 (GPIO4) was the dimmer's zero-cross input
    # and is unused here, as is the 3V3 pin: this board has no mains-referenced
    # logic side.
    {"ref": "J1", "lib": SYMLIB + ":XIAO_ESP32C3_Left", "val": XIAO_ROWS[0]["value"],
     "fp": SOCK7, "at": (220, 100, 0), "pins": {"2": "GATE_DRV"},
     "nc": ["1", "3", "4", "5", "6", "7"], "ref_dy": -12.7, "val_dy": 12.7},
    {"ref": "J2", "lib": SYMLIB + ":XIAO_ESP32C3_Right", "val": XIAO_ROWS[1]["value"],
     "fp": SOCK7, "at": (255, 100, 0), "pins": {"1": "+5V_XIAO", "2": "GND"},
     "nc": ["3", "4", "5", "6", "7"], "ref_dy": -12.7, "val_dy": 12.7},
    # trigger: GPIO3 (D1) -> 150R -> MOC3063 LED.  150R puts ~12 mA through the
    # LED against the part's 5 mA max I_FT (7.5 mA at -40 C), so it triggers
    # cold and triggers on a sagging 3V3 rail.
    {"ref": "R3", "lib": "Device:R", "val": "150", "fp": R_AX,
     "at": (220, 190, 0), "pins": {"1": "GATE_DRV", "2": "MOC_A"}},
    # U2: zero-cross opto-triac.  Its output conducts only inside the zero
    # crossing window (|MT1-MT2| <= V_INH, 12 V typ / 20 V max), so the gate
    # current it can deliver is whatever that window pushes through R4.
    {"ref": "U2", "lib": "Relay_SolidState:MOC3063M", "val": "MOC3063M", "fp": DIP6,
     "at": (245, 190, 0),
     "pins": {"1": "MOC_A", "2": "GND", "4": "MOC_MT2", "6": "LOAD_L"}},
    # 360R is onsemi's own figure-10 value, and it satisfies both bounds: small
    # enough that I_GT is reached inside the inhibit window, large enough that
    # the worst-case surge (peak line / 360) stays under the opto's 1 A I_TSM.
    {"ref": "R4", "lib": "Device:R", "val": "360", "fp": R_AX,
     "at": (275, 200, 0), "pins": {"1": "MOC_MT2", "2": "TRIAC_G"}},
    # snubberless logic-level triac: I_GT 10 mA, so it latches about 4 V into
    # R4 -- comfortably inside the zero-cross window, which is the whole point.
    {"ref": "Q1", "lib": "Triac_Thyristor:BTA16-600SW", "val": "BTA16-600SW",
     "fp": "Package_TO_SOT_THT:TO-220-3_Vertical", "at": (300, 225, 0),
     "pins": {"1": "L_FUSED", "2": "LOAD_L", "3": "TRIAC_G"}},
    # mains outlet (load), neutral unswitched
    {"ref": "J4", "lib": "Connector:Screw_Terminal_01x02", "val": "AC OUT (load)",
     "fp": TERM, "at": (350, 60, 0), "pins": {"1": "LOAD_L", "2": "N_AC"}},
    # ERC: L_IN and N_AC are fed by a passive terminal block
    {"ref": "FLG1", "lib": "power:PWR_FLAG", "val": "PWR_FLAG", "fp": "",
     "at": (40, 85, 0), "pins": {"1": "L_FUSED"}},
    {"ref": "FLG2", "lib": "power:PWR_FLAG", "val": "PWR_FLAG", "fp": "",
     "at": (40, 95, 0), "pins": {"1": "N_AC"}},
]


def nets():
    """{net: [(ref, pin)]} -- the intended netlist."""
    out = {}
    for p in PARTS:
        for pin, net in p["pins"].items():
            if net == "NO":
                continue
            out.setdefault(net, []).append((p["ref"], pin))
    return {k: sorted(v) for k, v in out.items()}


def nc_pins(part):
    """Pins marked no-connect: the explicit list plus 'NO' in the pin map."""
    return sorted(set(part.get("nc", [])) |
                  {pin for pin, net in part["pins"].items() if net == "NO"})


# ------------------------------------------------------------- geometry -----
def _rot_sheet(vx, vy, rot):
    """Rotate a sheet-space vector by the instance rotation (KiCad counts
    rotation counter-clockwise on screen; sheet y grows downward)."""
    for _ in range(int(rot // 90) % 4):
        vx, vy = vy, -vx
    return (round(vx, 4), round(vy, 4))


def pin_xy(px, py, rot, x0, y0):
    """Symbol-space pin point -> sheet coords (symbol y is up, sheet y down)."""
    vx, vy = _rot_sheet(px, -py, rot)
    return (round(x0 + vx, 3), round(y0 + vy, 3))


def out_dir(angle, rot):
    """Unit vector pointing away from the symbol body, in sheet coords."""
    th = math.radians(angle + 180)
    return _rot_sheet(math.cos(th), -math.sin(th), rot)


# ------------------------------------------------------------- emission -----
GRID = 1.27          # KiCad's connection grid, mm


def snap(v):
    """Pull a coordinate onto the connection grid (ERC flags off-grid ends)."""
    return round(round(v / GRID) * GRID, 4)


def symbol_block(part, used_geo, root_uuid, at):
    ref, lib = part["ref"], part["lib"]
    x, y, rot = at
    lines = ["\t(symbol",
             f'\t\t(lib_id "{lib}")',
             f"\t\t(at {x} {y} {rot})",
             "\t\t(unit 1)",
             "\t\t(exclude_from_sim no)",
             "\t\t(in_bom yes)",
             "\t\t(on_board yes)",
             "\t\t(dnp no)",
             f'\t\t(uuid "{uid("sym", ref)}")']
    for name, text, dy, size, hide in (
            ("Reference", ref, part.get("ref_dy", -5.08), FONT, False),
            ("Value", part["val"], part.get("val_dy", 5.08), FONT, False),
            ("Footprint", part["fp"], 7.62, 0.254, True),
            ("Datasheet", "", 0, FONT, True),
            ("Description", "", 0, FONT, True)):
        lines += [f'\t\t(property "{name}" "{text}"',
                  f"\t\t\t(at {x} {round(y + dy, 3)} 0)",
                  "\t\t\t(effects",
                  "\t\t\t\t(font",
                  f"\t\t\t\t\t(size {size} {size})",
                  "\t\t\t\t)"]
        if hide:
            lines.append("\t\t\t\t(hide yes)")
        lines += ["\t\t\t)", "\t\t)"]
    for g in used_geo:
        lines += [f'\t\t(pin "{g["num"]}"',
                  f'\t\t\t(uuid "{uid("pin", ref, g["num"])}")',
                  "\t\t)"]
    lines += ["\t\t(instances",
              f'\t\t\t(project "{PROJECT}"',
              f'\t\t\t\t(path "/{root_uuid}"',
              f'\t\t\t\t\t(reference "{ref}")',
              "\t\t\t\t\t(unit 1)",
              "\t\t\t\t)",
              "\t\t\t)",
              "\t\t)",
              "\t)"]
    return lines


def build():
    root_uuid = uid("root")
    geos, libs = {}, {}
    for part in PARTS:
        lib = part["lib"]
        if lib in libs:
            continue
        node, _ = kl.flatten(lib)
        node = list(node)
        node[1] = '"' + lib + '"'
        libs[lib] = kl.to_text(node, 1)
        geos[lib] = kl.pins_geo(node)

    out = ["(kicad_sch",
           "\t(version 20250114)",
           '\t(generator "gen_sch.py")',
           '\t(generator_version "9.0")',
           f'\t(uuid "{root_uuid}")',
           '\t(paper "A3")',
           "\t(title_block",
           '\t\t(title "XIAO AC solid-state switch (SSR) - 1 channel, inline cord")',
           '\t\t(date "2026-11-03")',
           '\t\t(rev "0.1")',
           "\t)",
           "\t(lib_symbols"]
    for lib in sorted(libs):
        out.append(libs[lib])
    out.append("\t)")

    wires, labels, ncs = [], [], []
    for part in PARTS:
        ref, lib = part["ref"], part["lib"]
        at = (snap(part["at"][0]), snap(part["at"][1]), part["at"][2])
        x, y, rot = at
        wanted = sorted(set(part["pins"]) | set(nc_pins(part)))
        used_geo = [g for g in geos[lib] if g["num"] in wanted]
        missing = set(wanted) - {g["num"] for g in used_geo}
        assert not missing, f"{ref}: no such pin(s) {sorted(missing)}"
        out.extend(symbol_block(part, used_geo, root_uuid, at))
        for g in used_geo:
            px, py = pin_xy(g["x"], g["y"], rot, x, y)
            net = part["pins"].get(g["num"])
            if net is None or net == "NO":
                ncs.append((px, py))
                continue
            vx, vy = out_dir(g["angle"], rot)
            ex, ey = round(px + vx * STUB, 3), round(py + vy * STUB, 3)
            wires.append((px, py, ex, ey, uid("w", ref, g["num"])))
            labels.append((net, ex, ey, 180 if vx < -0.5 else 0,
                           "right" if vx < -0.5 else "left",
                           uid("l", ref, g["num"])))

    for x0, y0, x1, y1, u in wires:
        out += ["\t(wire",
                "\t\t(pts",
                f"\t\t\t(xy {x0} {y0}) (xy {x1} {y1})",
                "\t\t)",
                "\t\t(stroke",
                "\t\t\t(width 0)",
                "\t\t\t(type solid)",
                "\t\t)",
                f'\t\t(uuid "{u}")',
                "\t)"]
    for net, x, y, ang, just, u in sorted(labels, key=lambda t: (t[0], t[1], t[2])):
        out += [f'\t(label "{net}"',
                f"\t\t(at {x} {y} {ang})",
                "\t\t(effects",
                "\t\t\t(font",
                f"\t\t\t\t(size {FONT} {FONT})",
                "\t\t\t)",
                f"\t\t\t(justify {just} bottom)",
                "\t\t)",
                f'\t\t(uuid "{u}")',
                "\t)"]
    for x, y in sorted(ncs):
        out += ["\t(no_connect",
                f"\t\t(at {x} {y})",
                f'\t\t(uuid "{uid("nc", str(x), str(y))}")',
                "\t)"]
    out += ["\t(sheet_instances",
            '\t\t(path "/"',
            '\t\t\t(page "1")',
            "\t\t)",
            "\t)",
            ")"]
    return "\n".join(out) + "\n"


PROJECT_JSON = """{
  "board": {
    "design_settings": {
      "defaults": {},
      "rules": {},
      "track_widths": [],
      "via_dimensions": []
    },
    "layer_presets": [],
    "viewports": []
  },
  "libraries": {
    "pinned_footprint_libs": [],
    "pinned_symbol_libs": []
  },
  "meta": {
    "filename": "%s.kicad_pro",
    "version": 1
  },
  "schematic": {
    "annotate_start_num": 0,
    "legacy_lib_dir": "",
    "legacy_lib_list": []
  },
  "sheets": [],
  "text_variables": {}
}
"""


def sym_uri(name):
    """Where a symbol library lives: the project's own, or KiCad's."""
    if name == SYMLIB:
        return f"${{KIPRJMOD}}/symbols/{SYMLIB}.kicad_sym"
    return f"${{KICAD9_SYMBOL_DIR}}/{name}.kicad_sym"


def write_project():
    """The .kicad_pro plus the two library tables, so the schematic resolves
    its libraries without any global configuration."""
    syms = sorted({p["lib"].split(":")[0] for p in PARTS})
    fps = sorted({p["fp"].split(":")[0] for p in PARTS if p["fp"]})
    open(os.path.join(ROOT, PROJECT + ".kicad_pro"), "w").write(
        PROJECT_JSON % PROJECT)
    open(os.path.join(ROOT, "sym-lib-table"), "w").write(
        "(sym_lib_table\n\t(version 7)\n" + "".join(
            f'\t(lib (name "{n}")(type "KiCad")'
            f'(uri "{sym_uri(n)}")(options "")(descr ""))\n'
            for n in syms) + ")\n")
    open(os.path.join(ROOT, "fp-lib-table"), "w").write(
        "(fp_lib_table\n\t(version 7)\n" + "".join(
            f'\t(lib (name "{n}")(type "KiCad")'
            f'(uri "${{KICAD9_FOOTPRINT_DIR}}/{n}.pretty")(options "")(descr ""))\n'
            for n in fps) + ")\n")
    print(f"wrote {PROJECT}.kicad_pro, sym-lib-table, fp-lib-table "
          f"({len(syms)} symbol libs, {len(fps)} footprint libs)")


if __name__ == "__main__":
    write_symbol_lib()          # build() reads it back, like a stock library
    text = build()
    path = os.path.join(ROOT, PROJECT + ".kicad_sch")
    open(path, "w").write(text)
    print(f"wrote {path} ({len(text.splitlines())} lines)")
    write_project()
    for net, members in sorted(nets().items()):
        print(f"  {net:<10} {' '.join(r + '.' + p for r, p in members)}")
