ERROR!  Pre-module parameter declaration syntax found in block that is specified to not allow Verilog-2001 syntax,   file: gen4.v, line: 1, col: 12
ERROR!  Error in parsing design
