// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "09/30/2025 23:24:52"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module ALU_unit3 (
	clk,
	opcode,
	student_id,
	Reg1,
	Reg2,
	Result,
	option);
input 	clk;
input 	[15:0] opcode;
input 	[3:0] student_id;
input 	[7:0] Reg1;
input 	[7:0] Reg2;
output 	[7:0] Result;
output 	option;

// Design Ports Information
// Result[0]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Result[1]	=>  Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Result[2]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Result[3]	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Result[4]	=>  Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Result[5]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Result[6]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Result[7]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// option	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// student_id[0]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// student_id[1]	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Reg1[5]	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Reg1[4]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Reg1[1]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Reg1[0]	=>  Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// student_id[2]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// student_id[3]	=>  Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Reg1[3]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Reg1[2]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Reg1[7]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Reg1[6]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Reg2[0]	=>  Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// opcode[8]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// opcode[9]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// opcode[10]	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// opcode[11]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// opcode[12]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// opcode[13]	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// opcode[14]	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// opcode[15]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// opcode[0]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// opcode[6]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// opcode[5]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// opcode[7]	=>  Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// opcode[1]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// opcode[3]	=>  Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// opcode[2]	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// opcode[4]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// clk	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Reg2[1]	=>  Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Reg2[2]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Reg2[3]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Reg2[4]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Reg2[5]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Reg2[6]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Reg2[7]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \Add0~0_combout ;
wire \Add0~2_combout ;
wire \Add0~4_combout ;
wire \Add0~6_combout ;
wire \Add1~6_combout ;
wire \Add1~10_combout ;
wire \Add0~12_combout ;
wire \Add1~12_combout ;
wire \Equal3~0_combout ;
wire \Selector7~1_combout ;
wire \Equal6~0_combout ;
wire \WideNor0~0_combout ;
wire \Selector7~2_combout ;
wire \Equal2~3_combout ;
wire \Equal8~0_combout ;
wire \Selector7~3_combout ;
wire \Equal9~2_combout ;
wire \Equal7~0_combout ;
wire \Selector7~4_combout ;
wire \Selector7~5_combout ;
wire \Selector6~0_combout ;
wire \Selector5~2_combout ;
wire \Selector5~3_combout ;
wire \Selector4~2_combout ;
wire \Selector4~4_combout ;
wire \Selector4~5_combout ;
wire \Selector3~1_combout ;
wire \Selector3~2_combout ;
wire \Selector2~0_combout ;
wire \Selector1~4_combout ;
wire \Selector1~5_combout ;
wire \Selector0~0_combout ;
wire \clk~combout ;
wire \clk~clkctrl_outclk ;
wire \Equal2~0_combout ;
wire \Equal2~1_combout ;
wire \Equal4~0_combout ;
wire \Equal4~1_combout ;
wire \Equal5~0_combout ;
wire \Add1~0_combout ;
wire \Selector7~0_combout ;
wire \Equal2~2_combout ;
wire \Equal7~1_combout ;
wire \Equal8~1_combout ;
wire \Equal8~2_combout ;
wire \Equal6~1_combout ;
wire \Equal2~4_combout ;
wire \WideNor0~2_combout ;
wire \WideNor0~1_combout ;
wire \WideNor0~3_combout ;
wire \Selector7~6_combout ;
wire \Result[0]~reg0_regout ;
wire \Equal9~3_combout ;
wire \Selector6~2_combout ;
wire \Selector6~3_combout ;
wire \Selector6~1_combout ;
wire \Equal3~1_combout ;
wire \Add1~1 ;
wire \Add1~2_combout ;
wire \Selector6~4_combout ;
wire \Selector6~5_combout ;
wire \Selector6~6_combout ;
wire \Result[1]~reg0_regout ;
wire \Equal9~1_combout ;
wire \Selector5~0_combout ;
wire \Selector5~1_combout ;
wire \Add1~3 ;
wire \Add1~4_combout ;
wire \Selector5~4_combout ;
wire \Selector5~5_combout ;
wire \Selector5~6_combout ;
wire \Result[2]~reg0_regout ;
wire \Equal9~0_combout ;
wire \Selector4~0_combout ;
wire \Selector4~1_combout ;
wire \Selector4~3_combout ;
wire \Selector4~6_combout ;
wire \Result[3]~reg0_regout ;
wire \Selector3~3_combout ;
wire \Add0~1 ;
wire \Add0~3 ;
wire \Add0~5 ;
wire \Add0~7 ;
wire \Add0~8_combout ;
wire \Add1~5 ;
wire \Add1~7 ;
wire \Add1~8_combout ;
wire \Selector3~4_combout ;
wire \Selector3~5_combout ;
wire \Selector3~0_combout ;
wire \Selector3~6_combout ;
wire \Result[4]~reg0_regout ;
wire \Add0~9 ;
wire \Add0~10_combout ;
wire \Selector2~4_combout ;
wire \Selector2~5_combout ;
wire \Selector2~2_combout ;
wire \Selector2~3_combout ;
wire \Selector2~1_combout ;
wire \Selector2~6_combout ;
wire \Result[5]~reg0_regout ;
wire \Selector1~1_combout ;
wire \Selector1~0_combout ;
wire \Selector1~2_combout ;
wire \Selector1~3_combout ;
wire \Selector1~6_combout ;
wire \Result[6]~reg0_regout ;
wire \Selector0~2_combout ;
wire \Selector0~1_combout ;
wire \Add0~11 ;
wire \Add0~13 ;
wire \Add0~14_combout ;
wire \Add1~9 ;
wire \Add1~11 ;
wire \Add1~13 ;
wire \Add1~14_combout ;
wire \Selector0~3_combout ;
wire \Selector0~4_combout ;
wire \Selector0~5_combout ;
wire \Result[7]~reg0_regout ;
wire \Equal0~0_combout ;
wire \Equal0~1_combout ;
wire \Equal1~1_combout ;
wire \Equal1~0_combout ;
wire \process_0~0_combout ;
wire [3:0] \student_id~combout ;
wire [15:0] \opcode~combout ;
wire [7:0] \Reg2~combout ;
wire [7:0] \Reg1~combout ;


// Location: LCCOMB_X31_Y35_N0
cycloneii_lcell_comb \Add0~0 (
// Equation(s):
// \Add0~0_combout  = (\Reg1~combout [0] & (\Reg2~combout [0] $ (VCC))) # (!\Reg1~combout [0] & (\Reg2~combout [0] & VCC))
// \Add0~1  = CARRY((\Reg1~combout [0] & \Reg2~combout [0]))

	.dataa(\Reg1~combout [0]),
	.datab(\Reg2~combout [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add0~0_combout ),
	.cout(\Add0~1 ));
// synopsys translate_off
defparam \Add0~0 .lut_mask = 16'h6688;
defparam \Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y35_N2
cycloneii_lcell_comb \Add0~2 (
// Equation(s):
// \Add0~2_combout  = (\Reg1~combout [1] & ((\Reg2~combout [1] & (\Add0~1  & VCC)) # (!\Reg2~combout [1] & (!\Add0~1 )))) # (!\Reg1~combout [1] & ((\Reg2~combout [1] & (!\Add0~1 )) # (!\Reg2~combout [1] & ((\Add0~1 ) # (GND)))))
// \Add0~3  = CARRY((\Reg1~combout [1] & (!\Reg2~combout [1] & !\Add0~1 )) # (!\Reg1~combout [1] & ((!\Add0~1 ) # (!\Reg2~combout [1]))))

	.dataa(\Reg1~combout [1]),
	.datab(\Reg2~combout [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~1 ),
	.combout(\Add0~2_combout ),
	.cout(\Add0~3 ));
// synopsys translate_off
defparam \Add0~2 .lut_mask = 16'h9617;
defparam \Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y35_N4
cycloneii_lcell_comb \Add0~4 (
// Equation(s):
// \Add0~4_combout  = ((\Reg1~combout [2] $ (\Reg2~combout [2] $ (!\Add0~3 )))) # (GND)
// \Add0~5  = CARRY((\Reg1~combout [2] & ((\Reg2~combout [2]) # (!\Add0~3 ))) # (!\Reg1~combout [2] & (\Reg2~combout [2] & !\Add0~3 )))

	.dataa(\Reg1~combout [2]),
	.datab(\Reg2~combout [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~3 ),
	.combout(\Add0~4_combout ),
	.cout(\Add0~5 ));
// synopsys translate_off
defparam \Add0~4 .lut_mask = 16'h698E;
defparam \Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y35_N6
cycloneii_lcell_comb \Add0~6 (
// Equation(s):
// \Add0~6_combout  = (\Reg2~combout [3] & ((\Reg1~combout [3] & (\Add0~5  & VCC)) # (!\Reg1~combout [3] & (!\Add0~5 )))) # (!\Reg2~combout [3] & ((\Reg1~combout [3] & (!\Add0~5 )) # (!\Reg1~combout [3] & ((\Add0~5 ) # (GND)))))
// \Add0~7  = CARRY((\Reg2~combout [3] & (!\Reg1~combout [3] & !\Add0~5 )) # (!\Reg2~combout [3] & ((!\Add0~5 ) # (!\Reg1~combout [3]))))

	.dataa(\Reg2~combout [3]),
	.datab(\Reg1~combout [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~5 ),
	.combout(\Add0~6_combout ),
	.cout(\Add0~7 ));
// synopsys translate_off
defparam \Add0~6 .lut_mask = 16'h9617;
defparam \Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y35_N22
cycloneii_lcell_comb \Add1~6 (
// Equation(s):
// \Add1~6_combout  = (\Reg2~combout [3] & ((\Reg1~combout [3] & (!\Add1~5 )) # (!\Reg1~combout [3] & ((\Add1~5 ) # (GND))))) # (!\Reg2~combout [3] & ((\Reg1~combout [3] & (\Add1~5  & VCC)) # (!\Reg1~combout [3] & (!\Add1~5 ))))
// \Add1~7  = CARRY((\Reg2~combout [3] & ((!\Add1~5 ) # (!\Reg1~combout [3]))) # (!\Reg2~combout [3] & (!\Reg1~combout [3] & !\Add1~5 )))

	.dataa(\Reg2~combout [3]),
	.datab(\Reg1~combout [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~5 ),
	.combout(\Add1~6_combout ),
	.cout(\Add1~7 ));
// synopsys translate_off
defparam \Add1~6 .lut_mask = 16'h692B;
defparam \Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y35_N26
cycloneii_lcell_comb \Add1~10 (
// Equation(s):
// \Add1~10_combout  = (\Reg2~combout [5] & ((\Reg1~combout [5] & (!\Add1~9 )) # (!\Reg1~combout [5] & ((\Add1~9 ) # (GND))))) # (!\Reg2~combout [5] & ((\Reg1~combout [5] & (\Add1~9  & VCC)) # (!\Reg1~combout [5] & (!\Add1~9 ))))
// \Add1~11  = CARRY((\Reg2~combout [5] & ((!\Add1~9 ) # (!\Reg1~combout [5]))) # (!\Reg2~combout [5] & (!\Reg1~combout [5] & !\Add1~9 )))

	.dataa(\Reg2~combout [5]),
	.datab(\Reg1~combout [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~9 ),
	.combout(\Add1~10_combout ),
	.cout(\Add1~11 ));
// synopsys translate_off
defparam \Add1~10 .lut_mask = 16'h692B;
defparam \Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y35_N12
cycloneii_lcell_comb \Add0~12 (
// Equation(s):
// \Add0~12_combout  = ((\Reg2~combout [6] $ (\Reg1~combout [6] $ (!\Add0~11 )))) # (GND)
// \Add0~13  = CARRY((\Reg2~combout [6] & ((\Reg1~combout [6]) # (!\Add0~11 ))) # (!\Reg2~combout [6] & (\Reg1~combout [6] & !\Add0~11 )))

	.dataa(\Reg2~combout [6]),
	.datab(\Reg1~combout [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~11 ),
	.combout(\Add0~12_combout ),
	.cout(\Add0~13 ));
// synopsys translate_off
defparam \Add0~12 .lut_mask = 16'h698E;
defparam \Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y35_N28
cycloneii_lcell_comb \Add1~12 (
// Equation(s):
// \Add1~12_combout  = ((\Reg2~combout [6] $ (\Reg1~combout [6] $ (\Add1~11 )))) # (GND)
// \Add1~13  = CARRY((\Reg2~combout [6] & (\Reg1~combout [6] & !\Add1~11 )) # (!\Reg2~combout [6] & ((\Reg1~combout [6]) # (!\Add1~11 ))))

	.dataa(\Reg2~combout [6]),
	.datab(\Reg1~combout [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~11 ),
	.combout(\Add1~12_combout ),
	.cout(\Add1~13 ));
// synopsys translate_off
defparam \Add1~12 .lut_mask = 16'h964D;
defparam \Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N20
cycloneii_lcell_comb \Equal3~0 (
// Equation(s):
// \Equal3~0_combout  = (!\opcode~combout [4] & (!\opcode~combout [3] & (\opcode~combout [1] & !\opcode~combout [2])))

	.dataa(\opcode~combout [4]),
	.datab(\opcode~combout [3]),
	.datac(\opcode~combout [1]),
	.datad(\opcode~combout [2]),
	.cin(gnd),
	.combout(\Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal3~0 .lut_mask = 16'h0010;
defparam \Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y35_N14
cycloneii_lcell_comb \Selector7~1 (
// Equation(s):
// \Selector7~1_combout  = (!\opcode~combout [6] & (\Equal9~1_combout  & (\Reg2~combout [0] & \Equal9~0_combout )))

	.dataa(\opcode~combout [6]),
	.datab(\Equal9~1_combout ),
	.datac(\Reg2~combout [0]),
	.datad(\Equal9~0_combout ),
	.cin(gnd),
	.combout(\Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector7~1 .lut_mask = 16'h4000;
defparam \Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N30
cycloneii_lcell_comb \Equal6~0 (
// Equation(s):
// \Equal6~0_combout  = (\opcode~combout [4] & (!\opcode~combout [3] & (!\opcode~combout [1] & !\opcode~combout [2])))

	.dataa(\opcode~combout [4]),
	.datab(\opcode~combout [3]),
	.datac(\opcode~combout [1]),
	.datad(\opcode~combout [2]),
	.cin(gnd),
	.combout(\Equal6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal6~0 .lut_mask = 16'h0002;
defparam \Equal6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N24
cycloneii_lcell_comb \WideNor0~0 (
// Equation(s):
// \WideNor0~0_combout  = (\opcode~combout [4]) # ((\opcode~combout [1]) # (\opcode~combout [3] $ (!\opcode~combout [2])))

	.dataa(\opcode~combout [4]),
	.datab(\opcode~combout [3]),
	.datac(\opcode~combout [1]),
	.datad(\opcode~combout [2]),
	.cin(gnd),
	.combout(\WideNor0~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideNor0~0 .lut_mask = 16'hFEFB;
defparam \WideNor0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y35_N4
cycloneii_lcell_comb \Selector7~2 (
// Equation(s):
// \Selector7~2_combout  = (!\Reg1~combout [0] & (((\Equal6~1_combout  & !\Reg2~combout [0])) # (!\WideNor0~1_combout )))

	.dataa(\Equal6~1_combout ),
	.datab(\Reg1~combout [0]),
	.datac(\Reg2~combout [0]),
	.datad(\WideNor0~1_combout ),
	.cin(gnd),
	.combout(\Selector7~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector7~2 .lut_mask = 16'h0233;
defparam \Selector7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y35_N6
cycloneii_lcell_comb \Equal2~3 (
// Equation(s):
// \Equal2~3_combout  = (\opcode~combout [0] & (!\opcode~combout [5] & (!\opcode~combout [7] & !\opcode~combout [6])))

	.dataa(\opcode~combout [0]),
	.datab(\opcode~combout [5]),
	.datac(\opcode~combout [7]),
	.datad(\opcode~combout [6]),
	.cin(gnd),
	.combout(\Equal2~3_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~3 .lut_mask = 16'h0002;
defparam \Equal2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y35_N22
cycloneii_lcell_comb \Equal8~0 (
// Equation(s):
// \Equal8~0_combout  = (!\opcode~combout [5] & (!\opcode~combout [7] & \opcode~combout [6]))

	.dataa(vcc),
	.datab(\opcode~combout [5]),
	.datac(\opcode~combout [7]),
	.datad(\opcode~combout [6]),
	.cin(gnd),
	.combout(\Equal8~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal8~0 .lut_mask = 16'h0300;
defparam \Equal8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y35_N30
cycloneii_lcell_comb \Selector7~3 (
// Equation(s):
// \Selector7~3_combout  = (\Add0~0_combout  & ((\Equal2~4_combout ) # ((\Equal8~0_combout  & \Equal9~0_combout ))))

	.dataa(\Equal2~4_combout ),
	.datab(\Add0~0_combout ),
	.datac(\Equal8~0_combout ),
	.datad(\Equal9~0_combout ),
	.cin(gnd),
	.combout(\Selector7~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector7~3 .lut_mask = 16'hC888;
defparam \Selector7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y35_N24
cycloneii_lcell_comb \Equal9~2 (
// Equation(s):
// \Equal9~2_combout  = (!\opcode~combout [0] & (!\opcode~combout [5] & (\opcode~combout [7] & !\opcode~combout [6])))

	.dataa(\opcode~combout [0]),
	.datab(\opcode~combout [5]),
	.datac(\opcode~combout [7]),
	.datad(\opcode~combout [6]),
	.cin(gnd),
	.combout(\Equal9~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal9~2 .lut_mask = 16'h0010;
defparam \Equal9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y35_N20
cycloneii_lcell_comb \Equal7~0 (
// Equation(s):
// \Equal7~0_combout  = (!\opcode~combout [0] & (\opcode~combout [5] & (!\opcode~combout [7] & !\opcode~combout [6])))

	.dataa(\opcode~combout [0]),
	.datab(\opcode~combout [5]),
	.datac(\opcode~combout [7]),
	.datad(\opcode~combout [6]),
	.cin(gnd),
	.combout(\Equal7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal7~0 .lut_mask = 16'h0004;
defparam \Equal7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y35_N20
cycloneii_lcell_comb \Selector7~4 (
// Equation(s):
// \Selector7~4_combout  = (\Reg1~combout [0] & ((\Equal9~3_combout ) # ((\Equal7~1_combout  & \Reg2~combout [0]))))

	.dataa(\Equal9~3_combout ),
	.datab(\Equal7~1_combout ),
	.datac(\Reg2~combout [0]),
	.datad(\Reg1~combout [0]),
	.cin(gnd),
	.combout(\Selector7~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector7~4 .lut_mask = 16'hEA00;
defparam \Selector7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y35_N6
cycloneii_lcell_comb \Selector7~5 (
// Equation(s):
// \Selector7~5_combout  = (\Selector7~4_combout ) # ((\Selector7~1_combout ) # ((\Selector7~2_combout ) # (\Selector7~3_combout )))

	.dataa(\Selector7~4_combout ),
	.datab(\Selector7~1_combout ),
	.datac(\Selector7~2_combout ),
	.datad(\Selector7~3_combout ),
	.cin(gnd),
	.combout(\Selector7~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector7~5 .lut_mask = 16'hFFFE;
defparam \Selector7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y35_N10
cycloneii_lcell_comb \Selector6~0 (
// Equation(s):
// \Selector6~0_combout  = (\Equal9~1_combout  & (!\opcode~combout [6] & (\Equal9~0_combout  & \Reg2~combout [1])))

	.dataa(\Equal9~1_combout ),
	.datab(\opcode~combout [6]),
	.datac(\Equal9~0_combout ),
	.datad(\Reg2~combout [1]),
	.cin(gnd),
	.combout(\Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector6~0 .lut_mask = 16'h2000;
defparam \Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N6
cycloneii_lcell_comb \Selector5~2 (
// Equation(s):
// \Selector5~2_combout  = (\Reg1~combout [2] & ((\Equal9~3_combout ) # ((\Equal7~1_combout  & \Reg2~combout [2]))))

	.dataa(\Reg1~combout [2]),
	.datab(\Equal7~1_combout ),
	.datac(\Equal9~3_combout ),
	.datad(\Reg2~combout [2]),
	.cin(gnd),
	.combout(\Selector5~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~2 .lut_mask = 16'hA8A0;
defparam \Selector5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N20
cycloneii_lcell_comb \Selector5~3 (
// Equation(s):
// \Selector5~3_combout  = (\Selector5~2_combout ) # ((\Equal8~2_combout  & (\Reg1~combout [2] $ (\Reg2~combout [2]))))

	.dataa(\Selector5~2_combout ),
	.datab(\Equal8~2_combout ),
	.datac(\Reg1~combout [2]),
	.datad(\Reg2~combout [2]),
	.cin(gnd),
	.combout(\Selector5~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~3 .lut_mask = 16'hAEEA;
defparam \Selector5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N24
cycloneii_lcell_comb \Selector4~2 (
// Equation(s):
// \Selector4~2_combout  = (\Reg1~combout [3] & ((\Equal9~3_combout ) # ((\Equal7~1_combout  & \Reg2~combout [3]))))

	.dataa(\Equal9~3_combout ),
	.datab(\Equal7~1_combout ),
	.datac(\Reg2~combout [3]),
	.datad(\Reg1~combout [3]),
	.cin(gnd),
	.combout(\Selector4~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~2 .lut_mask = 16'hEA00;
defparam \Selector4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N10
cycloneii_lcell_comb \Selector4~4 (
// Equation(s):
// \Selector4~4_combout  = (\Add0~6_combout  & ((\Equal2~4_combout ) # ((\Add1~6_combout  & \Equal3~1_combout )))) # (!\Add0~6_combout  & (((\Add1~6_combout  & \Equal3~1_combout ))))

	.dataa(\Add0~6_combout ),
	.datab(\Equal2~4_combout ),
	.datac(\Add1~6_combout ),
	.datad(\Equal3~1_combout ),
	.cin(gnd),
	.combout(\Selector4~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~4 .lut_mask = 16'hF888;
defparam \Selector4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N12
cycloneii_lcell_comb \Selector4~5 (
// Equation(s):
// \Selector4~5_combout  = (\Selector4~4_combout ) # ((!\Reg2~combout [3] & \Equal5~0_combout ))

	.dataa(\Reg2~combout [3]),
	.datab(\Selector4~4_combout ),
	.datac(vcc),
	.datad(\Equal5~0_combout ),
	.cin(gnd),
	.combout(\Selector4~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~5 .lut_mask = 16'hDDCC;
defparam \Selector4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N16
cycloneii_lcell_comb \Selector3~1 (
// Equation(s):
// \Selector3~1_combout  = (!\Reg1~combout [4] & (((\Equal6~1_combout  & !\Reg2~combout [4])) # (!\WideNor0~1_combout )))

	.dataa(\Reg1~combout [4]),
	.datab(\WideNor0~1_combout ),
	.datac(\Equal6~1_combout ),
	.datad(\Reg2~combout [4]),
	.cin(gnd),
	.combout(\Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~1 .lut_mask = 16'h1151;
defparam \Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y35_N24
cycloneii_lcell_comb \Selector3~2 (
// Equation(s):
// \Selector3~2_combout  = (\Reg1~combout [4] & ((\Equal9~3_combout ) # ((\Equal7~1_combout  & \Reg2~combout [4]))))

	.dataa(\Equal9~3_combout ),
	.datab(\Equal7~1_combout ),
	.datac(\Reg1~combout [4]),
	.datad(\Reg2~combout [4]),
	.cin(gnd),
	.combout(\Selector3~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~2 .lut_mask = 16'hE0A0;
defparam \Selector3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y35_N16
cycloneii_lcell_comb \Selector2~0 (
// Equation(s):
// \Selector2~0_combout  = (\Equal9~1_combout  & (\Equal9~0_combout  & (\Reg2~combout [5] & !\opcode~combout [6])))

	.dataa(\Equal9~1_combout ),
	.datab(\Equal9~0_combout ),
	.datac(\Reg2~combout [5]),
	.datad(\opcode~combout [6]),
	.cin(gnd),
	.combout(\Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~0 .lut_mask = 16'h0080;
defparam \Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N2
cycloneii_lcell_comb \Selector1~4 (
// Equation(s):
// \Selector1~4_combout  = (\Equal3~1_combout  & ((\Add1~12_combout ) # ((\Equal2~4_combout  & \Add0~12_combout )))) # (!\Equal3~1_combout  & (\Equal2~4_combout  & (\Add0~12_combout )))

	.dataa(\Equal3~1_combout ),
	.datab(\Equal2~4_combout ),
	.datac(\Add0~12_combout ),
	.datad(\Add1~12_combout ),
	.cin(gnd),
	.combout(\Selector1~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~4 .lut_mask = 16'hEAC0;
defparam \Selector1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N12
cycloneii_lcell_comb \Selector1~5 (
// Equation(s):
// \Selector1~5_combout  = (\Selector1~4_combout ) # ((!\Reg2~combout [6] & \Equal5~0_combout ))

	.dataa(vcc),
	.datab(\Selector1~4_combout ),
	.datac(\Reg2~combout [6]),
	.datad(\Equal5~0_combout ),
	.cin(gnd),
	.combout(\Selector1~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~5 .lut_mask = 16'hCFCC;
defparam \Selector1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y35_N10
cycloneii_lcell_comb \Selector0~0 (
// Equation(s):
// \Selector0~0_combout  = (\Equal9~3_combout  & ((\Reg2~combout [7]) # (\Reg1~combout [7])))

	.dataa(\Reg2~combout [7]),
	.datab(vcc),
	.datac(\Equal9~3_combout ),
	.datad(\Reg1~combout [7]),
	.cin(gnd),
	.combout(\Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~0 .lut_mask = 16'hF0A0;
defparam \Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \student_id[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\student_id~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(student_id[0]));
// synopsys translate_off
defparam \student_id[0]~I .input_async_reset = "none";
defparam \student_id[0]~I .input_power_up = "low";
defparam \student_id[0]~I .input_register_mode = "none";
defparam \student_id[0]~I .input_sync_reset = "none";
defparam \student_id[0]~I .oe_async_reset = "none";
defparam \student_id[0]~I .oe_power_up = "low";
defparam \student_id[0]~I .oe_register_mode = "none";
defparam \student_id[0]~I .oe_sync_reset = "none";
defparam \student_id[0]~I .operation_mode = "input";
defparam \student_id[0]~I .output_async_reset = "none";
defparam \student_id[0]~I .output_power_up = "low";
defparam \student_id[0]~I .output_register_mode = "none";
defparam \student_id[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \student_id[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\student_id~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(student_id[3]));
// synopsys translate_off
defparam \student_id[3]~I .input_async_reset = "none";
defparam \student_id[3]~I .input_power_up = "low";
defparam \student_id[3]~I .input_register_mode = "none";
defparam \student_id[3]~I .input_sync_reset = "none";
defparam \student_id[3]~I .oe_async_reset = "none";
defparam \student_id[3]~I .oe_power_up = "low";
defparam \student_id[3]~I .oe_register_mode = "none";
defparam \student_id[3]~I .oe_sync_reset = "none";
defparam \student_id[3]~I .operation_mode = "input";
defparam \student_id[3]~I .output_async_reset = "none";
defparam \student_id[3]~I .output_power_up = "low";
defparam \student_id[3]~I .output_register_mode = "none";
defparam \student_id[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \opcode[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\opcode~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(opcode[9]));
// synopsys translate_off
defparam \opcode[9]~I .input_async_reset = "none";
defparam \opcode[9]~I .input_power_up = "low";
defparam \opcode[9]~I .input_register_mode = "none";
defparam \opcode[9]~I .input_sync_reset = "none";
defparam \opcode[9]~I .oe_async_reset = "none";
defparam \opcode[9]~I .oe_power_up = "low";
defparam \opcode[9]~I .oe_register_mode = "none";
defparam \opcode[9]~I .oe_sync_reset = "none";
defparam \opcode[9]~I .operation_mode = "input";
defparam \opcode[9]~I .output_async_reset = "none";
defparam \opcode[9]~I .output_power_up = "low";
defparam \opcode[9]~I .output_register_mode = "none";
defparam \opcode[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \opcode[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\opcode~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(opcode[13]));
// synopsys translate_off
defparam \opcode[13]~I .input_async_reset = "none";
defparam \opcode[13]~I .input_power_up = "low";
defparam \opcode[13]~I .input_register_mode = "none";
defparam \opcode[13]~I .input_sync_reset = "none";
defparam \opcode[13]~I .oe_async_reset = "none";
defparam \opcode[13]~I .oe_power_up = "low";
defparam \opcode[13]~I .oe_register_mode = "none";
defparam \opcode[13]~I .oe_sync_reset = "none";
defparam \opcode[13]~I .operation_mode = "input";
defparam \opcode[13]~I .output_async_reset = "none";
defparam \opcode[13]~I .output_power_up = "low";
defparam \opcode[13]~I .output_register_mode = "none";
defparam \opcode[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \opcode[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\opcode~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(opcode[0]));
// synopsys translate_off
defparam \opcode[0]~I .input_async_reset = "none";
defparam \opcode[0]~I .input_power_up = "low";
defparam \opcode[0]~I .input_register_mode = "none";
defparam \opcode[0]~I .input_sync_reset = "none";
defparam \opcode[0]~I .oe_async_reset = "none";
defparam \opcode[0]~I .oe_power_up = "low";
defparam \opcode[0]~I .oe_register_mode = "none";
defparam \opcode[0]~I .oe_sync_reset = "none";
defparam \opcode[0]~I .operation_mode = "input";
defparam \opcode[0]~I .output_async_reset = "none";
defparam \opcode[0]~I .output_power_up = "low";
defparam \opcode[0]~I .output_register_mode = "none";
defparam \opcode[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \opcode[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\opcode~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(opcode[4]));
// synopsys translate_off
defparam \opcode[4]~I .input_async_reset = "none";
defparam \opcode[4]~I .input_power_up = "low";
defparam \opcode[4]~I .input_register_mode = "none";
defparam \opcode[4]~I .input_sync_reset = "none";
defparam \opcode[4]~I .oe_async_reset = "none";
defparam \opcode[4]~I .oe_power_up = "low";
defparam \opcode[4]~I .oe_register_mode = "none";
defparam \opcode[4]~I .oe_sync_reset = "none";
defparam \opcode[4]~I .operation_mode = "input";
defparam \opcode[4]~I .output_async_reset = "none";
defparam \opcode[4]~I .output_power_up = "low";
defparam \opcode[4]~I .output_register_mode = "none";
defparam \opcode[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clk~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .input_async_reset = "none";
defparam \clk~I .input_power_up = "low";
defparam \clk~I .input_register_mode = "none";
defparam \clk~I .input_sync_reset = "none";
defparam \clk~I .oe_async_reset = "none";
defparam \clk~I .oe_power_up = "low";
defparam \clk~I .oe_register_mode = "none";
defparam \clk~I .oe_sync_reset = "none";
defparam \clk~I .operation_mode = "input";
defparam \clk~I .output_async_reset = "none";
defparam \clk~I .output_power_up = "low";
defparam \clk~I .output_register_mode = "none";
defparam \clk~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneii_clkctrl \clk~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\clk~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~clkctrl_outclk ));
// synopsys translate_off
defparam \clk~clkctrl .clock_type = "global clock";
defparam \clk~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Reg2[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Reg2~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg2[0]));
// synopsys translate_off
defparam \Reg2[0]~I .input_async_reset = "none";
defparam \Reg2[0]~I .input_power_up = "low";
defparam \Reg2[0]~I .input_register_mode = "none";
defparam \Reg2[0]~I .input_sync_reset = "none";
defparam \Reg2[0]~I .oe_async_reset = "none";
defparam \Reg2[0]~I .oe_power_up = "low";
defparam \Reg2[0]~I .oe_register_mode = "none";
defparam \Reg2[0]~I .oe_sync_reset = "none";
defparam \Reg2[0]~I .operation_mode = "input";
defparam \Reg2[0]~I .output_async_reset = "none";
defparam \Reg2[0]~I .output_power_up = "low";
defparam \Reg2[0]~I .output_register_mode = "none";
defparam \Reg2[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \opcode[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\opcode~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(opcode[3]));
// synopsys translate_off
defparam \opcode[3]~I .input_async_reset = "none";
defparam \opcode[3]~I .input_power_up = "low";
defparam \opcode[3]~I .input_register_mode = "none";
defparam \opcode[3]~I .input_sync_reset = "none";
defparam \opcode[3]~I .oe_async_reset = "none";
defparam \opcode[3]~I .oe_power_up = "low";
defparam \opcode[3]~I .oe_register_mode = "none";
defparam \opcode[3]~I .oe_sync_reset = "none";
defparam \opcode[3]~I .operation_mode = "input";
defparam \opcode[3]~I .output_async_reset = "none";
defparam \opcode[3]~I .output_power_up = "low";
defparam \opcode[3]~I .output_register_mode = "none";
defparam \opcode[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \opcode[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\opcode~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(opcode[8]));
// synopsys translate_off
defparam \opcode[8]~I .input_async_reset = "none";
defparam \opcode[8]~I .input_power_up = "low";
defparam \opcode[8]~I .input_register_mode = "none";
defparam \opcode[8]~I .input_sync_reset = "none";
defparam \opcode[8]~I .oe_async_reset = "none";
defparam \opcode[8]~I .oe_power_up = "low";
defparam \opcode[8]~I .oe_register_mode = "none";
defparam \opcode[8]~I .oe_sync_reset = "none";
defparam \opcode[8]~I .operation_mode = "input";
defparam \opcode[8]~I .output_async_reset = "none";
defparam \opcode[8]~I .output_power_up = "low";
defparam \opcode[8]~I .output_register_mode = "none";
defparam \opcode[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \opcode[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\opcode~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(opcode[11]));
// synopsys translate_off
defparam \opcode[11]~I .input_async_reset = "none";
defparam \opcode[11]~I .input_power_up = "low";
defparam \opcode[11]~I .input_register_mode = "none";
defparam \opcode[11]~I .input_sync_reset = "none";
defparam \opcode[11]~I .oe_async_reset = "none";
defparam \opcode[11]~I .oe_power_up = "low";
defparam \opcode[11]~I .oe_register_mode = "none";
defparam \opcode[11]~I .oe_sync_reset = "none";
defparam \opcode[11]~I .operation_mode = "input";
defparam \opcode[11]~I .output_async_reset = "none";
defparam \opcode[11]~I .output_power_up = "low";
defparam \opcode[11]~I .output_register_mode = "none";
defparam \opcode[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \opcode[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\opcode~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(opcode[10]));
// synopsys translate_off
defparam \opcode[10]~I .input_async_reset = "none";
defparam \opcode[10]~I .input_power_up = "low";
defparam \opcode[10]~I .input_register_mode = "none";
defparam \opcode[10]~I .input_sync_reset = "none";
defparam \opcode[10]~I .oe_async_reset = "none";
defparam \opcode[10]~I .oe_power_up = "low";
defparam \opcode[10]~I .oe_register_mode = "none";
defparam \opcode[10]~I .oe_sync_reset = "none";
defparam \opcode[10]~I .operation_mode = "input";
defparam \opcode[10]~I .output_async_reset = "none";
defparam \opcode[10]~I .output_power_up = "low";
defparam \opcode[10]~I .output_register_mode = "none";
defparam \opcode[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X16_Y35_N20
cycloneii_lcell_comb \Equal2~0 (
// Equation(s):
// \Equal2~0_combout  = (!\opcode~combout [9] & (!\opcode~combout [8] & (!\opcode~combout [11] & !\opcode~combout [10])))

	.dataa(\opcode~combout [9]),
	.datab(\opcode~combout [8]),
	.datac(\opcode~combout [11]),
	.datad(\opcode~combout [10]),
	.cin(gnd),
	.combout(\Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~0 .lut_mask = 16'h0001;
defparam \Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \opcode[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\opcode~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(opcode[12]));
// synopsys translate_off
defparam \opcode[12]~I .input_async_reset = "none";
defparam \opcode[12]~I .input_power_up = "low";
defparam \opcode[12]~I .input_register_mode = "none";
defparam \opcode[12]~I .input_sync_reset = "none";
defparam \opcode[12]~I .oe_async_reset = "none";
defparam \opcode[12]~I .oe_power_up = "low";
defparam \opcode[12]~I .oe_register_mode = "none";
defparam \opcode[12]~I .oe_sync_reset = "none";
defparam \opcode[12]~I .operation_mode = "input";
defparam \opcode[12]~I .output_async_reset = "none";
defparam \opcode[12]~I .output_power_up = "low";
defparam \opcode[12]~I .output_register_mode = "none";
defparam \opcode[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \opcode[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\opcode~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(opcode[15]));
// synopsys translate_off
defparam \opcode[15]~I .input_async_reset = "none";
defparam \opcode[15]~I .input_power_up = "low";
defparam \opcode[15]~I .input_register_mode = "none";
defparam \opcode[15]~I .input_sync_reset = "none";
defparam \opcode[15]~I .oe_async_reset = "none";
defparam \opcode[15]~I .oe_power_up = "low";
defparam \opcode[15]~I .oe_register_mode = "none";
defparam \opcode[15]~I .oe_sync_reset = "none";
defparam \opcode[15]~I .operation_mode = "input";
defparam \opcode[15]~I .output_async_reset = "none";
defparam \opcode[15]~I .output_power_up = "low";
defparam \opcode[15]~I .output_register_mode = "none";
defparam \opcode[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \opcode[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\opcode~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(opcode[14]));
// synopsys translate_off
defparam \opcode[14]~I .input_async_reset = "none";
defparam \opcode[14]~I .input_power_up = "low";
defparam \opcode[14]~I .input_register_mode = "none";
defparam \opcode[14]~I .input_sync_reset = "none";
defparam \opcode[14]~I .oe_async_reset = "none";
defparam \opcode[14]~I .oe_power_up = "low";
defparam \opcode[14]~I .oe_register_mode = "none";
defparam \opcode[14]~I .oe_sync_reset = "none";
defparam \opcode[14]~I .operation_mode = "input";
defparam \opcode[14]~I .output_async_reset = "none";
defparam \opcode[14]~I .output_power_up = "low";
defparam \opcode[14]~I .output_register_mode = "none";
defparam \opcode[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X14_Y35_N12
cycloneii_lcell_comb \Equal2~1 (
// Equation(s):
// \Equal2~1_combout  = (!\opcode~combout [13] & (!\opcode~combout [12] & (!\opcode~combout [15] & !\opcode~combout [14])))

	.dataa(\opcode~combout [13]),
	.datab(\opcode~combout [12]),
	.datac(\opcode~combout [15]),
	.datad(\opcode~combout [14]),
	.cin(gnd),
	.combout(\Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~1 .lut_mask = 16'h0001;
defparam \Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \opcode[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\opcode~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(opcode[5]));
// synopsys translate_off
defparam \opcode[5]~I .input_async_reset = "none";
defparam \opcode[5]~I .input_power_up = "low";
defparam \opcode[5]~I .input_register_mode = "none";
defparam \opcode[5]~I .input_sync_reset = "none";
defparam \opcode[5]~I .oe_async_reset = "none";
defparam \opcode[5]~I .oe_power_up = "low";
defparam \opcode[5]~I .oe_register_mode = "none";
defparam \opcode[5]~I .oe_sync_reset = "none";
defparam \opcode[5]~I .operation_mode = "input";
defparam \opcode[5]~I .output_async_reset = "none";
defparam \opcode[5]~I .output_power_up = "low";
defparam \opcode[5]~I .output_register_mode = "none";
defparam \opcode[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \opcode[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\opcode~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(opcode[7]));
// synopsys translate_off
defparam \opcode[7]~I .input_async_reset = "none";
defparam \opcode[7]~I .input_power_up = "low";
defparam \opcode[7]~I .input_register_mode = "none";
defparam \opcode[7]~I .input_sync_reset = "none";
defparam \opcode[7]~I .oe_async_reset = "none";
defparam \opcode[7]~I .oe_power_up = "low";
defparam \opcode[7]~I .oe_register_mode = "none";
defparam \opcode[7]~I .oe_sync_reset = "none";
defparam \opcode[7]~I .operation_mode = "input";
defparam \opcode[7]~I .output_async_reset = "none";
defparam \opcode[7]~I .output_power_up = "low";
defparam \opcode[7]~I .output_register_mode = "none";
defparam \opcode[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \opcode[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\opcode~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(opcode[6]));
// synopsys translate_off
defparam \opcode[6]~I .input_async_reset = "none";
defparam \opcode[6]~I .input_power_up = "low";
defparam \opcode[6]~I .input_register_mode = "none";
defparam \opcode[6]~I .input_sync_reset = "none";
defparam \opcode[6]~I .oe_async_reset = "none";
defparam \opcode[6]~I .oe_power_up = "low";
defparam \opcode[6]~I .oe_register_mode = "none";
defparam \opcode[6]~I .oe_sync_reset = "none";
defparam \opcode[6]~I .operation_mode = "input";
defparam \opcode[6]~I .output_async_reset = "none";
defparam \opcode[6]~I .output_power_up = "low";
defparam \opcode[6]~I .output_register_mode = "none";
defparam \opcode[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X25_Y35_N28
cycloneii_lcell_comb \Equal4~0 (
// Equation(s):
// \Equal4~0_combout  = (!\opcode~combout [0] & (!\opcode~combout [5] & (!\opcode~combout [7] & !\opcode~combout [6])))

	.dataa(\opcode~combout [0]),
	.datab(\opcode~combout [5]),
	.datac(\opcode~combout [7]),
	.datad(\opcode~combout [6]),
	.cin(gnd),
	.combout(\Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal4~0 .lut_mask = 16'h0001;
defparam \Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y35_N16
cycloneii_lcell_comb \Equal4~1 (
// Equation(s):
// \Equal4~1_combout  = (!\opcode~combout [1] & (\Equal2~0_combout  & (\Equal2~1_combout  & \Equal4~0_combout )))

	.dataa(\opcode~combout [1]),
	.datab(\Equal2~0_combout ),
	.datac(\Equal2~1_combout ),
	.datad(\Equal4~0_combout ),
	.cin(gnd),
	.combout(\Equal4~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal4~1 .lut_mask = 16'h4000;
defparam \Equal4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \opcode[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\opcode~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(opcode[2]));
// synopsys translate_off
defparam \opcode[2]~I .input_async_reset = "none";
defparam \opcode[2]~I .input_power_up = "low";
defparam \opcode[2]~I .input_register_mode = "none";
defparam \opcode[2]~I .input_sync_reset = "none";
defparam \opcode[2]~I .oe_async_reset = "none";
defparam \opcode[2]~I .oe_power_up = "low";
defparam \opcode[2]~I .oe_register_mode = "none";
defparam \opcode[2]~I .oe_sync_reset = "none";
defparam \opcode[2]~I .operation_mode = "input";
defparam \opcode[2]~I .output_async_reset = "none";
defparam \opcode[2]~I .output_power_up = "low";
defparam \opcode[2]~I .output_register_mode = "none";
defparam \opcode[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N6
cycloneii_lcell_comb \Equal5~0 (
// Equation(s):
// \Equal5~0_combout  = (!\opcode~combout [4] & (\opcode~combout [3] & (\Equal4~1_combout  & !\opcode~combout [2])))

	.dataa(\opcode~combout [4]),
	.datab(\opcode~combout [3]),
	.datac(\Equal4~1_combout ),
	.datad(\opcode~combout [2]),
	.cin(gnd),
	.combout(\Equal5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal5~0 .lut_mask = 16'h0040;
defparam \Equal5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y35_N16
cycloneii_lcell_comb \Add1~0 (
// Equation(s):
// \Add1~0_combout  = (\Reg1~combout [0] & ((GND) # (!\Reg2~combout [0]))) # (!\Reg1~combout [0] & (\Reg2~combout [0] $ (GND)))
// \Add1~1  = CARRY((\Reg1~combout [0]) # (!\Reg2~combout [0]))

	.dataa(\Reg1~combout [0]),
	.datab(\Reg2~combout [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add1~0_combout ),
	.cout(\Add1~1 ));
// synopsys translate_off
defparam \Add1~0 .lut_mask = 16'h66BB;
defparam \Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y35_N28
cycloneii_lcell_comb \Selector7~0 (
// Equation(s):
// \Selector7~0_combout  = (\Equal3~1_combout  & ((\Add1~0_combout ) # ((!\Reg2~combout [0] & \Equal5~0_combout )))) # (!\Equal3~1_combout  & (!\Reg2~combout [0] & (\Equal5~0_combout )))

	.dataa(\Equal3~1_combout ),
	.datab(\Reg2~combout [0]),
	.datac(\Equal5~0_combout ),
	.datad(\Add1~0_combout ),
	.cin(gnd),
	.combout(\Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector7~0 .lut_mask = 16'hBA30;
defparam \Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \opcode[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\opcode~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(opcode[1]));
// synopsys translate_off
defparam \opcode[1]~I .input_async_reset = "none";
defparam \opcode[1]~I .input_power_up = "low";
defparam \opcode[1]~I .input_register_mode = "none";
defparam \opcode[1]~I .input_sync_reset = "none";
defparam \opcode[1]~I .oe_async_reset = "none";
defparam \opcode[1]~I .oe_power_up = "low";
defparam \opcode[1]~I .oe_register_mode = "none";
defparam \opcode[1]~I .oe_sync_reset = "none";
defparam \opcode[1]~I .operation_mode = "input";
defparam \opcode[1]~I .output_async_reset = "none";
defparam \opcode[1]~I .output_power_up = "low";
defparam \opcode[1]~I .output_register_mode = "none";
defparam \opcode[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N8
cycloneii_lcell_comb \Equal2~2 (
// Equation(s):
// \Equal2~2_combout  = (!\opcode~combout [4] & (!\opcode~combout [3] & (!\opcode~combout [1] & !\opcode~combout [2])))

	.dataa(\opcode~combout [4]),
	.datab(\opcode~combout [3]),
	.datac(\opcode~combout [1]),
	.datad(\opcode~combout [2]),
	.cin(gnd),
	.combout(\Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~2 .lut_mask = 16'h0001;
defparam \Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y35_N30
cycloneii_lcell_comb \Equal7~1 (
// Equation(s):
// \Equal7~1_combout  = (\Equal7~0_combout  & (\Equal2~0_combout  & (\Equal2~1_combout  & \Equal2~2_combout )))

	.dataa(\Equal7~0_combout ),
	.datab(\Equal2~0_combout ),
	.datac(\Equal2~1_combout ),
	.datad(\Equal2~2_combout ),
	.cin(gnd),
	.combout(\Equal7~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal7~1 .lut_mask = 16'h8000;
defparam \Equal7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y35_N0
cycloneii_lcell_comb \Equal8~1 (
// Equation(s):
// \Equal8~1_combout  = (!\opcode~combout [0] & (!\opcode~combout [5] & (!\opcode~combout [7] & \opcode~combout [6])))

	.dataa(\opcode~combout [0]),
	.datab(\opcode~combout [5]),
	.datac(\opcode~combout [7]),
	.datad(\opcode~combout [6]),
	.cin(gnd),
	.combout(\Equal8~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal8~1 .lut_mask = 16'h0100;
defparam \Equal8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y35_N14
cycloneii_lcell_comb \Equal8~2 (
// Equation(s):
// \Equal8~2_combout  = (\Equal2~2_combout  & (\Equal2~0_combout  & (\Equal2~1_combout  & \Equal8~1_combout )))

	.dataa(\Equal2~2_combout ),
	.datab(\Equal2~0_combout ),
	.datac(\Equal2~1_combout ),
	.datad(\Equal8~1_combout ),
	.cin(gnd),
	.combout(\Equal8~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal8~2 .lut_mask = 16'h8000;
defparam \Equal8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y35_N2
cycloneii_lcell_comb \Equal6~1 (
// Equation(s):
// \Equal6~1_combout  = (\Equal6~0_combout  & (\Equal2~0_combout  & (\Equal2~1_combout  & \Equal4~0_combout )))

	.dataa(\Equal6~0_combout ),
	.datab(\Equal2~0_combout ),
	.datac(\Equal2~1_combout ),
	.datad(\Equal4~0_combout ),
	.cin(gnd),
	.combout(\Equal6~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal6~1 .lut_mask = 16'h8000;
defparam \Equal6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y35_N12
cycloneii_lcell_comb \Equal2~4 (
// Equation(s):
// \Equal2~4_combout  = (\Equal2~3_combout  & (\Equal2~0_combout  & (\Equal2~1_combout  & \Equal2~2_combout )))

	.dataa(\Equal2~3_combout ),
	.datab(\Equal2~0_combout ),
	.datac(\Equal2~1_combout ),
	.datad(\Equal2~2_combout ),
	.cin(gnd),
	.combout(\Equal2~4_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~4 .lut_mask = 16'h8000;
defparam \Equal2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y35_N16
cycloneii_lcell_comb \WideNor0~2 (
// Equation(s):
// \WideNor0~2_combout  = (\Equal3~1_combout ) # ((\Equal8~2_combout ) # ((\Equal6~1_combout ) # (\Equal2~4_combout )))

	.dataa(\Equal3~1_combout ),
	.datab(\Equal8~2_combout ),
	.datac(\Equal6~1_combout ),
	.datad(\Equal2~4_combout ),
	.cin(gnd),
	.combout(\WideNor0~2_combout ),
	.cout());
// synopsys translate_off
defparam \WideNor0~2 .lut_mask = 16'hFFFE;
defparam \WideNor0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y35_N8
cycloneii_lcell_comb \WideNor0~1 (
// Equation(s):
// \WideNor0~1_combout  = (\WideNor0~0_combout ) # (((!\Equal4~0_combout ) # (!\Equal2~1_combout )) # (!\Equal2~0_combout ))

	.dataa(\WideNor0~0_combout ),
	.datab(\Equal2~0_combout ),
	.datac(\Equal2~1_combout ),
	.datad(\Equal4~0_combout ),
	.cin(gnd),
	.combout(\WideNor0~1_combout ),
	.cout());
// synopsys translate_off
defparam \WideNor0~1 .lut_mask = 16'hBFFF;
defparam \WideNor0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y35_N22
cycloneii_lcell_comb \WideNor0~3 (
// Equation(s):
// \WideNor0~3_combout  = (\Equal9~3_combout ) # ((\Equal7~1_combout ) # ((\WideNor0~2_combout ) # (!\WideNor0~1_combout )))

	.dataa(\Equal9~3_combout ),
	.datab(\Equal7~1_combout ),
	.datac(\WideNor0~2_combout ),
	.datad(\WideNor0~1_combout ),
	.cin(gnd),
	.combout(\WideNor0~3_combout ),
	.cout());
// synopsys translate_off
defparam \WideNor0~3 .lut_mask = 16'hFEFF;
defparam \WideNor0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y35_N0
cycloneii_lcell_comb \Selector7~6 (
// Equation(s):
// \Selector7~6_combout  = (\Selector7~5_combout ) # ((\Selector7~0_combout ) # ((\Result[0]~reg0_regout  & !\WideNor0~3_combout )))

	.dataa(\Selector7~5_combout ),
	.datab(\Selector7~0_combout ),
	.datac(\Result[0]~reg0_regout ),
	.datad(\WideNor0~3_combout ),
	.cin(gnd),
	.combout(\Selector7~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector7~6 .lut_mask = 16'hEEFE;
defparam \Selector7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y35_N1
cycloneii_lcell_ff \Result[0]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\Selector7~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Result[0]~reg0_regout ));

// Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Reg2[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Reg2~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg2[1]));
// synopsys translate_off
defparam \Reg2[1]~I .input_async_reset = "none";
defparam \Reg2[1]~I .input_power_up = "low";
defparam \Reg2[1]~I .input_register_mode = "none";
defparam \Reg2[1]~I .input_sync_reset = "none";
defparam \Reg2[1]~I .oe_async_reset = "none";
defparam \Reg2[1]~I .oe_power_up = "low";
defparam \Reg2[1]~I .oe_register_mode = "none";
defparam \Reg2[1]~I .oe_sync_reset = "none";
defparam \Reg2[1]~I .operation_mode = "input";
defparam \Reg2[1]~I .output_async_reset = "none";
defparam \Reg2[1]~I .output_power_up = "low";
defparam \Reg2[1]~I .output_register_mode = "none";
defparam \Reg2[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X25_Y35_N26
cycloneii_lcell_comb \Equal9~3 (
// Equation(s):
// \Equal9~3_combout  = (\Equal9~2_combout  & (\Equal2~0_combout  & (\Equal2~1_combout  & \Equal2~2_combout )))

	.dataa(\Equal9~2_combout ),
	.datab(\Equal2~0_combout ),
	.datac(\Equal2~1_combout ),
	.datad(\Equal2~2_combout ),
	.cin(gnd),
	.combout(\Equal9~3_combout ),
	.cout());
// synopsys translate_off
defparam \Equal9~3 .lut_mask = 16'h8000;
defparam \Equal9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y35_N6
cycloneii_lcell_comb \Selector6~2 (
// Equation(s):
// \Selector6~2_combout  = (\Reg1~combout [1] & ((\Equal9~3_combout ) # ((\Equal7~1_combout  & \Reg2~combout [1]))))

	.dataa(\Reg1~combout [1]),
	.datab(\Equal7~1_combout ),
	.datac(\Equal9~3_combout ),
	.datad(\Reg2~combout [1]),
	.cin(gnd),
	.combout(\Selector6~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector6~2 .lut_mask = 16'hA8A0;
defparam \Selector6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y35_N4
cycloneii_lcell_comb \Selector6~3 (
// Equation(s):
// \Selector6~3_combout  = (\Selector6~2_combout ) # ((\Equal8~2_combout  & (\Reg1~combout [1] $ (\Reg2~combout [1]))))

	.dataa(\Reg1~combout [1]),
	.datab(\Reg2~combout [1]),
	.datac(\Equal8~2_combout ),
	.datad(\Selector6~2_combout ),
	.cin(gnd),
	.combout(\Selector6~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector6~3 .lut_mask = 16'hFF60;
defparam \Selector6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Reg1[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Reg1~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg1[1]));
// synopsys translate_off
defparam \Reg1[1]~I .input_async_reset = "none";
defparam \Reg1[1]~I .input_power_up = "low";
defparam \Reg1[1]~I .input_register_mode = "none";
defparam \Reg1[1]~I .input_sync_reset = "none";
defparam \Reg1[1]~I .oe_async_reset = "none";
defparam \Reg1[1]~I .oe_power_up = "low";
defparam \Reg1[1]~I .oe_register_mode = "none";
defparam \Reg1[1]~I .oe_sync_reset = "none";
defparam \Reg1[1]~I .operation_mode = "input";
defparam \Reg1[1]~I .output_async_reset = "none";
defparam \Reg1[1]~I .output_power_up = "low";
defparam \Reg1[1]~I .output_register_mode = "none";
defparam \Reg1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X27_Y35_N20
cycloneii_lcell_comb \Selector6~1 (
// Equation(s):
// \Selector6~1_combout  = (!\Reg1~combout [1] & (((\Equal6~1_combout  & !\Reg2~combout [1])) # (!\WideNor0~1_combout )))

	.dataa(\Equal6~1_combout ),
	.datab(\WideNor0~1_combout ),
	.datac(\Reg1~combout [1]),
	.datad(\Reg2~combout [1]),
	.cin(gnd),
	.combout(\Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector6~1 .lut_mask = 16'h030B;
defparam \Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y35_N18
cycloneii_lcell_comb \Equal3~1 (
// Equation(s):
// \Equal3~1_combout  = (\Equal3~0_combout  & (\Equal2~0_combout  & (\Equal2~1_combout  & \Equal4~0_combout )))

	.dataa(\Equal3~0_combout ),
	.datab(\Equal2~0_combout ),
	.datac(\Equal2~1_combout ),
	.datad(\Equal4~0_combout ),
	.cin(gnd),
	.combout(\Equal3~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal3~1 .lut_mask = 16'h8000;
defparam \Equal3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y35_N18
cycloneii_lcell_comb \Add1~2 (
// Equation(s):
// \Add1~2_combout  = (\Reg1~combout [1] & ((\Reg2~combout [1] & (!\Add1~1 )) # (!\Reg2~combout [1] & (\Add1~1  & VCC)))) # (!\Reg1~combout [1] & ((\Reg2~combout [1] & ((\Add1~1 ) # (GND))) # (!\Reg2~combout [1] & (!\Add1~1 ))))
// \Add1~3  = CARRY((\Reg1~combout [1] & (\Reg2~combout [1] & !\Add1~1 )) # (!\Reg1~combout [1] & ((\Reg2~combout [1]) # (!\Add1~1 ))))

	.dataa(\Reg1~combout [1]),
	.datab(\Reg2~combout [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~1 ),
	.combout(\Add1~2_combout ),
	.cout(\Add1~3 ));
// synopsys translate_off
defparam \Add1~2 .lut_mask = 16'h694D;
defparam \Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N18
cycloneii_lcell_comb \Selector6~4 (
// Equation(s):
// \Selector6~4_combout  = (\Add0~2_combout  & ((\Equal2~4_combout ) # ((\Equal3~1_combout  & \Add1~2_combout )))) # (!\Add0~2_combout  & (((\Equal3~1_combout  & \Add1~2_combout ))))

	.dataa(\Add0~2_combout ),
	.datab(\Equal2~4_combout ),
	.datac(\Equal3~1_combout ),
	.datad(\Add1~2_combout ),
	.cin(gnd),
	.combout(\Selector6~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector6~4 .lut_mask = 16'hF888;
defparam \Selector6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y35_N30
cycloneii_lcell_comb \Selector6~5 (
// Equation(s):
// \Selector6~5_combout  = (\Selector6~4_combout ) # ((!\Reg2~combout [1] & \Equal5~0_combout ))

	.dataa(vcc),
	.datab(\Reg2~combout [1]),
	.datac(\Selector6~4_combout ),
	.datad(\Equal5~0_combout ),
	.cin(gnd),
	.combout(\Selector6~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector6~5 .lut_mask = 16'hF3F0;
defparam \Selector6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y35_N0
cycloneii_lcell_comb \Selector6~6 (
// Equation(s):
// \Selector6~6_combout  = (\Selector6~0_combout ) # ((\Selector6~3_combout ) # ((\Selector6~1_combout ) # (\Selector6~5_combout )))

	.dataa(\Selector6~0_combout ),
	.datab(\Selector6~3_combout ),
	.datac(\Selector6~1_combout ),
	.datad(\Selector6~5_combout ),
	.cin(gnd),
	.combout(\Selector6~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector6~6 .lut_mask = 16'hFFFE;
defparam \Selector6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y35_N1
cycloneii_lcell_ff \Result[1]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\Selector6~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideNor0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Result[1]~reg0_regout ));

// Location: LCCOMB_X25_Y35_N4
cycloneii_lcell_comb \Equal9~1 (
// Equation(s):
// \Equal9~1_combout  = (!\opcode~combout [5] & \opcode~combout [7])

	.dataa(vcc),
	.datab(\opcode~combout [5]),
	.datac(\opcode~combout [7]),
	.datad(vcc),
	.cin(gnd),
	.combout(\Equal9~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal9~1 .lut_mask = 16'h3030;
defparam \Equal9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Reg2[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Reg2~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg2[2]));
// synopsys translate_off
defparam \Reg2[2]~I .input_async_reset = "none";
defparam \Reg2[2]~I .input_power_up = "low";
defparam \Reg2[2]~I .input_register_mode = "none";
defparam \Reg2[2]~I .input_sync_reset = "none";
defparam \Reg2[2]~I .oe_async_reset = "none";
defparam \Reg2[2]~I .oe_power_up = "low";
defparam \Reg2[2]~I .oe_register_mode = "none";
defparam \Reg2[2]~I .oe_sync_reset = "none";
defparam \Reg2[2]~I .operation_mode = "input";
defparam \Reg2[2]~I .output_async_reset = "none";
defparam \Reg2[2]~I .output_power_up = "low";
defparam \Reg2[2]~I .output_register_mode = "none";
defparam \Reg2[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N26
cycloneii_lcell_comb \Selector5~0 (
// Equation(s):
// \Selector5~0_combout  = (\Equal9~0_combout  & (\Equal9~1_combout  & (!\opcode~combout [6] & \Reg2~combout [2])))

	.dataa(\Equal9~0_combout ),
	.datab(\Equal9~1_combout ),
	.datac(\opcode~combout [6]),
	.datad(\Reg2~combout [2]),
	.cin(gnd),
	.combout(\Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~0 .lut_mask = 16'h0800;
defparam \Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N4
cycloneii_lcell_comb \Selector5~1 (
// Equation(s):
// \Selector5~1_combout  = (!\Reg1~combout [2] & (((\Equal6~1_combout  & !\Reg2~combout [2])) # (!\WideNor0~1_combout )))

	.dataa(\Reg1~combout [2]),
	.datab(\WideNor0~1_combout ),
	.datac(\Equal6~1_combout ),
	.datad(\Reg2~combout [2]),
	.cin(gnd),
	.combout(\Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~1 .lut_mask = 16'h1151;
defparam \Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y35_N20
cycloneii_lcell_comb \Add1~4 (
// Equation(s):
// \Add1~4_combout  = ((\Reg1~combout [2] $ (\Reg2~combout [2] $ (\Add1~3 )))) # (GND)
// \Add1~5  = CARRY((\Reg1~combout [2] & ((!\Add1~3 ) # (!\Reg2~combout [2]))) # (!\Reg1~combout [2] & (!\Reg2~combout [2] & !\Add1~3 )))

	.dataa(\Reg1~combout [2]),
	.datab(\Reg2~combout [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~3 ),
	.combout(\Add1~4_combout ),
	.cout(\Add1~5 ));
// synopsys translate_off
defparam \Add1~4 .lut_mask = 16'h962B;
defparam \Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N16
cycloneii_lcell_comb \Selector5~4 (
// Equation(s):
// \Selector5~4_combout  = (\Add0~4_combout  & ((\Equal2~4_combout ) # ((\Equal3~1_combout  & \Add1~4_combout )))) # (!\Add0~4_combout  & (((\Equal3~1_combout  & \Add1~4_combout ))))

	.dataa(\Add0~4_combout ),
	.datab(\Equal2~4_combout ),
	.datac(\Equal3~1_combout ),
	.datad(\Add1~4_combout ),
	.cin(gnd),
	.combout(\Selector5~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~4 .lut_mask = 16'hF888;
defparam \Selector5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N22
cycloneii_lcell_comb \Selector5~5 (
// Equation(s):
// \Selector5~5_combout  = (\Selector5~4_combout ) # ((\Equal5~0_combout  & !\Reg2~combout [2]))

	.dataa(\Equal5~0_combout ),
	.datab(vcc),
	.datac(\Selector5~4_combout ),
	.datad(\Reg2~combout [2]),
	.cin(gnd),
	.combout(\Selector5~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~5 .lut_mask = 16'hF0FA;
defparam \Selector5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N28
cycloneii_lcell_comb \Selector5~6 (
// Equation(s):
// \Selector5~6_combout  = (\Selector5~3_combout ) # ((\Selector5~0_combout ) # ((\Selector5~1_combout ) # (\Selector5~5_combout )))

	.dataa(\Selector5~3_combout ),
	.datab(\Selector5~0_combout ),
	.datac(\Selector5~1_combout ),
	.datad(\Selector5~5_combout ),
	.cin(gnd),
	.combout(\Selector5~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~6 .lut_mask = 16'hFFFE;
defparam \Selector5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y35_N29
cycloneii_lcell_ff \Result[2]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\Selector5~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideNor0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Result[2]~reg0_regout ));

// Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Reg2[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Reg2~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg2[3]));
// synopsys translate_off
defparam \Reg2[3]~I .input_async_reset = "none";
defparam \Reg2[3]~I .input_power_up = "low";
defparam \Reg2[3]~I .input_register_mode = "none";
defparam \Reg2[3]~I .input_sync_reset = "none";
defparam \Reg2[3]~I .oe_async_reset = "none";
defparam \Reg2[3]~I .oe_power_up = "low";
defparam \Reg2[3]~I .oe_register_mode = "none";
defparam \Reg2[3]~I .oe_sync_reset = "none";
defparam \Reg2[3]~I .operation_mode = "input";
defparam \Reg2[3]~I .output_async_reset = "none";
defparam \Reg2[3]~I .output_power_up = "low";
defparam \Reg2[3]~I .output_register_mode = "none";
defparam \Reg2[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X25_Y35_N10
cycloneii_lcell_comb \Equal9~0 (
// Equation(s):
// \Equal9~0_combout  = (!\opcode~combout [0] & (\Equal2~0_combout  & (\Equal2~1_combout  & \Equal2~2_combout )))

	.dataa(\opcode~combout [0]),
	.datab(\Equal2~0_combout ),
	.datac(\Equal2~1_combout ),
	.datad(\Equal2~2_combout ),
	.cin(gnd),
	.combout(\Equal9~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal9~0 .lut_mask = 16'h4000;
defparam \Equal9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N8
cycloneii_lcell_comb \Selector4~0 (
// Equation(s):
// \Selector4~0_combout  = (!\opcode~combout [6] & (\Equal9~1_combout  & (\Reg2~combout [3] & \Equal9~0_combout )))

	.dataa(\opcode~combout [6]),
	.datab(\Equal9~1_combout ),
	.datac(\Reg2~combout [3]),
	.datad(\Equal9~0_combout ),
	.cin(gnd),
	.combout(\Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~0 .lut_mask = 16'h4000;
defparam \Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Reg1[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Reg1~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg1[3]));
// synopsys translate_off
defparam \Reg1[3]~I .input_async_reset = "none";
defparam \Reg1[3]~I .input_power_up = "low";
defparam \Reg1[3]~I .input_register_mode = "none";
defparam \Reg1[3]~I .input_sync_reset = "none";
defparam \Reg1[3]~I .oe_async_reset = "none";
defparam \Reg1[3]~I .oe_power_up = "low";
defparam \Reg1[3]~I .oe_register_mode = "none";
defparam \Reg1[3]~I .oe_sync_reset = "none";
defparam \Reg1[3]~I .operation_mode = "input";
defparam \Reg1[3]~I .output_async_reset = "none";
defparam \Reg1[3]~I .output_power_up = "low";
defparam \Reg1[3]~I .output_register_mode = "none";
defparam \Reg1[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N14
cycloneii_lcell_comb \Selector4~1 (
// Equation(s):
// \Selector4~1_combout  = (!\Reg1~combout [3] & (((!\Reg2~combout [3] & \Equal6~1_combout )) # (!\WideNor0~1_combout )))

	.dataa(\Reg2~combout [3]),
	.datab(\Equal6~1_combout ),
	.datac(\WideNor0~1_combout ),
	.datad(\Reg1~combout [3]),
	.cin(gnd),
	.combout(\Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~1 .lut_mask = 16'h004F;
defparam \Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N18
cycloneii_lcell_comb \Selector4~3 (
// Equation(s):
// \Selector4~3_combout  = (\Selector4~2_combout ) # ((\Equal8~2_combout  & (\Reg2~combout [3] $ (\Reg1~combout [3]))))

	.dataa(\Selector4~2_combout ),
	.datab(\Equal8~2_combout ),
	.datac(\Reg2~combout [3]),
	.datad(\Reg1~combout [3]),
	.cin(gnd),
	.combout(\Selector4~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~3 .lut_mask = 16'hAEEA;
defparam \Selector4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N2
cycloneii_lcell_comb \Selector4~6 (
// Equation(s):
// \Selector4~6_combout  = (\Selector4~5_combout ) # ((\Selector4~0_combout ) # ((\Selector4~1_combout ) # (\Selector4~3_combout )))

	.dataa(\Selector4~5_combout ),
	.datab(\Selector4~0_combout ),
	.datac(\Selector4~1_combout ),
	.datad(\Selector4~3_combout ),
	.cin(gnd),
	.combout(\Selector4~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~6 .lut_mask = 16'hFFFE;
defparam \Selector4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y35_N3
cycloneii_lcell_ff \Result[3]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\Selector4~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideNor0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Result[3]~reg0_regout ));

// Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Reg1[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Reg1~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg1[4]));
// synopsys translate_off
defparam \Reg1[4]~I .input_async_reset = "none";
defparam \Reg1[4]~I .input_power_up = "low";
defparam \Reg1[4]~I .input_register_mode = "none";
defparam \Reg1[4]~I .input_sync_reset = "none";
defparam \Reg1[4]~I .oe_async_reset = "none";
defparam \Reg1[4]~I .oe_power_up = "low";
defparam \Reg1[4]~I .oe_register_mode = "none";
defparam \Reg1[4]~I .oe_sync_reset = "none";
defparam \Reg1[4]~I .operation_mode = "input";
defparam \Reg1[4]~I .output_async_reset = "none";
defparam \Reg1[4]~I .output_power_up = "low";
defparam \Reg1[4]~I .output_register_mode = "none";
defparam \Reg1[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Reg2[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Reg2~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg2[4]));
// synopsys translate_off
defparam \Reg2[4]~I .input_async_reset = "none";
defparam \Reg2[4]~I .input_power_up = "low";
defparam \Reg2[4]~I .input_register_mode = "none";
defparam \Reg2[4]~I .input_sync_reset = "none";
defparam \Reg2[4]~I .oe_async_reset = "none";
defparam \Reg2[4]~I .oe_power_up = "low";
defparam \Reg2[4]~I .oe_register_mode = "none";
defparam \Reg2[4]~I .oe_sync_reset = "none";
defparam \Reg2[4]~I .operation_mode = "input";
defparam \Reg2[4]~I .output_async_reset = "none";
defparam \Reg2[4]~I .output_power_up = "low";
defparam \Reg2[4]~I .output_register_mode = "none";
defparam \Reg2[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X28_Y35_N2
cycloneii_lcell_comb \Selector3~3 (
// Equation(s):
// \Selector3~3_combout  = (\Selector3~2_combout ) # ((\Equal8~2_combout  & (\Reg1~combout [4] $ (\Reg2~combout [4]))))

	.dataa(\Selector3~2_combout ),
	.datab(\Equal8~2_combout ),
	.datac(\Reg1~combout [4]),
	.datad(\Reg2~combout [4]),
	.cin(gnd),
	.combout(\Selector3~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~3 .lut_mask = 16'hAEEA;
defparam \Selector3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y35_N8
cycloneii_lcell_comb \Add0~8 (
// Equation(s):
// \Add0~8_combout  = ((\Reg2~combout [4] $ (\Reg1~combout [4] $ (!\Add0~7 )))) # (GND)
// \Add0~9  = CARRY((\Reg2~combout [4] & ((\Reg1~combout [4]) # (!\Add0~7 ))) # (!\Reg2~combout [4] & (\Reg1~combout [4] & !\Add0~7 )))

	.dataa(\Reg2~combout [4]),
	.datab(\Reg1~combout [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~7 ),
	.combout(\Add0~8_combout ),
	.cout(\Add0~9 ));
// synopsys translate_off
defparam \Add0~8 .lut_mask = 16'h698E;
defparam \Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y35_N24
cycloneii_lcell_comb \Add1~8 (
// Equation(s):
// \Add1~8_combout  = ((\Reg2~combout [4] $ (\Reg1~combout [4] $ (\Add1~7 )))) # (GND)
// \Add1~9  = CARRY((\Reg2~combout [4] & (\Reg1~combout [4] & !\Add1~7 )) # (!\Reg2~combout [4] & ((\Reg1~combout [4]) # (!\Add1~7 ))))

	.dataa(\Reg2~combout [4]),
	.datab(\Reg1~combout [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~7 ),
	.combout(\Add1~8_combout ),
	.cout(\Add1~9 ));
// synopsys translate_off
defparam \Add1~8 .lut_mask = 16'h964D;
defparam \Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N0
cycloneii_lcell_comb \Selector3~4 (
// Equation(s):
// \Selector3~4_combout  = (\Equal3~1_combout  & ((\Add1~8_combout ) # ((\Equal2~4_combout  & \Add0~8_combout )))) # (!\Equal3~1_combout  & (\Equal2~4_combout  & (\Add0~8_combout )))

	.dataa(\Equal3~1_combout ),
	.datab(\Equal2~4_combout ),
	.datac(\Add0~8_combout ),
	.datad(\Add1~8_combout ),
	.cin(gnd),
	.combout(\Selector3~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~4 .lut_mask = 16'hEAC0;
defparam \Selector3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N26
cycloneii_lcell_comb \Selector3~5 (
// Equation(s):
// \Selector3~5_combout  = (\Selector3~4_combout ) # ((!\Reg2~combout [4] & \Equal5~0_combout ))

	.dataa(vcc),
	.datab(\Selector3~4_combout ),
	.datac(\Reg2~combout [4]),
	.datad(\Equal5~0_combout ),
	.cin(gnd),
	.combout(\Selector3~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~5 .lut_mask = 16'hCFCC;
defparam \Selector3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N10
cycloneii_lcell_comb \Selector3~0 (
// Equation(s):
// \Selector3~0_combout  = (\Equal9~0_combout  & (\Equal9~1_combout  & (!\opcode~combout [6] & \Reg2~combout [4])))

	.dataa(\Equal9~0_combout ),
	.datab(\Equal9~1_combout ),
	.datac(\opcode~combout [6]),
	.datad(\Reg2~combout [4]),
	.cin(gnd),
	.combout(\Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~0 .lut_mask = 16'h0800;
defparam \Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N0
cycloneii_lcell_comb \Selector3~6 (
// Equation(s):
// \Selector3~6_combout  = (\Selector3~1_combout ) # ((\Selector3~3_combout ) # ((\Selector3~5_combout ) # (\Selector3~0_combout )))

	.dataa(\Selector3~1_combout ),
	.datab(\Selector3~3_combout ),
	.datac(\Selector3~5_combout ),
	.datad(\Selector3~0_combout ),
	.cin(gnd),
	.combout(\Selector3~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~6 .lut_mask = 16'hFFFE;
defparam \Selector3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y35_N1
cycloneii_lcell_ff \Result[4]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\Selector3~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideNor0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Result[4]~reg0_regout ));

// Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Reg1[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Reg1~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg1[5]));
// synopsys translate_off
defparam \Reg1[5]~I .input_async_reset = "none";
defparam \Reg1[5]~I .input_power_up = "low";
defparam \Reg1[5]~I .input_register_mode = "none";
defparam \Reg1[5]~I .input_sync_reset = "none";
defparam \Reg1[5]~I .oe_async_reset = "none";
defparam \Reg1[5]~I .oe_power_up = "low";
defparam \Reg1[5]~I .oe_register_mode = "none";
defparam \Reg1[5]~I .oe_sync_reset = "none";
defparam \Reg1[5]~I .operation_mode = "input";
defparam \Reg1[5]~I .output_async_reset = "none";
defparam \Reg1[5]~I .output_power_up = "low";
defparam \Reg1[5]~I .output_register_mode = "none";
defparam \Reg1[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X31_Y35_N10
cycloneii_lcell_comb \Add0~10 (
// Equation(s):
// \Add0~10_combout  = (\Reg2~combout [5] & ((\Reg1~combout [5] & (\Add0~9  & VCC)) # (!\Reg1~combout [5] & (!\Add0~9 )))) # (!\Reg2~combout [5] & ((\Reg1~combout [5] & (!\Add0~9 )) # (!\Reg1~combout [5] & ((\Add0~9 ) # (GND)))))
// \Add0~11  = CARRY((\Reg2~combout [5] & (!\Reg1~combout [5] & !\Add0~9 )) # (!\Reg2~combout [5] & ((!\Add0~9 ) # (!\Reg1~combout [5]))))

	.dataa(\Reg2~combout [5]),
	.datab(\Reg1~combout [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~9 ),
	.combout(\Add0~10_combout ),
	.cout(\Add0~11 ));
// synopsys translate_off
defparam \Add0~10 .lut_mask = 16'h9617;
defparam \Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N28
cycloneii_lcell_comb \Selector2~4 (
// Equation(s):
// \Selector2~4_combout  = (\Add1~10_combout  & ((\Equal3~1_combout ) # ((\Equal2~4_combout  & \Add0~10_combout )))) # (!\Add1~10_combout  & (\Equal2~4_combout  & (\Add0~10_combout )))

	.dataa(\Add1~10_combout ),
	.datab(\Equal2~4_combout ),
	.datac(\Add0~10_combout ),
	.datad(\Equal3~1_combout ),
	.cin(gnd),
	.combout(\Selector2~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~4 .lut_mask = 16'hEAC0;
defparam \Selector2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Reg2[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Reg2~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg2[5]));
// synopsys translate_off
defparam \Reg2[5]~I .input_async_reset = "none";
defparam \Reg2[5]~I .input_power_up = "low";
defparam \Reg2[5]~I .input_register_mode = "none";
defparam \Reg2[5]~I .input_sync_reset = "none";
defparam \Reg2[5]~I .oe_async_reset = "none";
defparam \Reg2[5]~I .oe_power_up = "low";
defparam \Reg2[5]~I .oe_register_mode = "none";
defparam \Reg2[5]~I .oe_sync_reset = "none";
defparam \Reg2[5]~I .operation_mode = "input";
defparam \Reg2[5]~I .output_async_reset = "none";
defparam \Reg2[5]~I .output_power_up = "low";
defparam \Reg2[5]~I .output_register_mode = "none";
defparam \Reg2[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X27_Y35_N8
cycloneii_lcell_comb \Selector2~5 (
// Equation(s):
// \Selector2~5_combout  = (\Selector2~4_combout ) # ((!\Reg2~combout [5] & \Equal5~0_combout ))

	.dataa(vcc),
	.datab(\Selector2~4_combout ),
	.datac(\Reg2~combout [5]),
	.datad(\Equal5~0_combout ),
	.cin(gnd),
	.combout(\Selector2~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~5 .lut_mask = 16'hCFCC;
defparam \Selector2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y35_N28
cycloneii_lcell_comb \Selector2~2 (
// Equation(s):
// \Selector2~2_combout  = (\Reg1~combout [5] & ((\Equal9~3_combout ) # ((\Reg2~combout [5] & \Equal7~1_combout ))))

	.dataa(\Reg2~combout [5]),
	.datab(\Equal7~1_combout ),
	.datac(\Equal9~3_combout ),
	.datad(\Reg1~combout [5]),
	.cin(gnd),
	.combout(\Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~2 .lut_mask = 16'hF800;
defparam \Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y35_N14
cycloneii_lcell_comb \Selector2~3 (
// Equation(s):
// \Selector2~3_combout  = (\Selector2~2_combout ) # ((\Equal8~2_combout  & (\Reg2~combout [5] $ (\Reg1~combout [5]))))

	.dataa(\Reg2~combout [5]),
	.datab(\Selector2~2_combout ),
	.datac(\Equal8~2_combout ),
	.datad(\Reg1~combout [5]),
	.cin(gnd),
	.combout(\Selector2~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~3 .lut_mask = 16'hDCEC;
defparam \Selector2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y35_N2
cycloneii_lcell_comb \Selector2~1 (
// Equation(s):
// \Selector2~1_combout  = (!\Reg1~combout [5] & (((!\Reg2~combout [5] & \Equal6~1_combout )) # (!\WideNor0~1_combout )))

	.dataa(\Reg2~combout [5]),
	.datab(\WideNor0~1_combout ),
	.datac(\Equal6~1_combout ),
	.datad(\Reg1~combout [5]),
	.cin(gnd),
	.combout(\Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~1 .lut_mask = 16'h0073;
defparam \Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y35_N18
cycloneii_lcell_comb \Selector2~6 (
// Equation(s):
// \Selector2~6_combout  = (\Selector2~0_combout ) # ((\Selector2~5_combout ) # ((\Selector2~3_combout ) # (\Selector2~1_combout )))

	.dataa(\Selector2~0_combout ),
	.datab(\Selector2~5_combout ),
	.datac(\Selector2~3_combout ),
	.datad(\Selector2~1_combout ),
	.cin(gnd),
	.combout(\Selector2~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~6 .lut_mask = 16'hFFFE;
defparam \Selector2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y35_N19
cycloneii_lcell_ff \Result[5]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\Selector2~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideNor0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Result[5]~reg0_regout ));

// Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Reg2[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Reg2~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg2[6]));
// synopsys translate_off
defparam \Reg2[6]~I .input_async_reset = "none";
defparam \Reg2[6]~I .input_power_up = "low";
defparam \Reg2[6]~I .input_register_mode = "none";
defparam \Reg2[6]~I .input_sync_reset = "none";
defparam \Reg2[6]~I .oe_async_reset = "none";
defparam \Reg2[6]~I .oe_power_up = "low";
defparam \Reg2[6]~I .oe_register_mode = "none";
defparam \Reg2[6]~I .oe_sync_reset = "none";
defparam \Reg2[6]~I .operation_mode = "input";
defparam \Reg2[6]~I .output_async_reset = "none";
defparam \Reg2[6]~I .output_power_up = "low";
defparam \Reg2[6]~I .output_register_mode = "none";
defparam \Reg2[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X27_Y35_N22
cycloneii_lcell_comb \Selector1~1 (
// Equation(s):
// \Selector1~1_combout  = (!\Reg1~combout [6] & (((\Equal6~1_combout  & !\Reg2~combout [6])) # (!\WideNor0~1_combout )))

	.dataa(\Reg1~combout [6]),
	.datab(\WideNor0~1_combout ),
	.datac(\Equal6~1_combout ),
	.datad(\Reg2~combout [6]),
	.cin(gnd),
	.combout(\Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~1 .lut_mask = 16'h1151;
defparam \Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y35_N12
cycloneii_lcell_comb \Selector1~0 (
// Equation(s):
// \Selector1~0_combout  = (!\opcode~combout [6] & (\Equal9~1_combout  & (\Reg2~combout [6] & \Equal9~0_combout )))

	.dataa(\opcode~combout [6]),
	.datab(\Equal9~1_combout ),
	.datac(\Reg2~combout [6]),
	.datad(\Equal9~0_combout ),
	.cin(gnd),
	.combout(\Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~0 .lut_mask = 16'h4000;
defparam \Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Reg1[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Reg1~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg1[6]));
// synopsys translate_off
defparam \Reg1[6]~I .input_async_reset = "none";
defparam \Reg1[6]~I .input_power_up = "low";
defparam \Reg1[6]~I .input_register_mode = "none";
defparam \Reg1[6]~I .input_sync_reset = "none";
defparam \Reg1[6]~I .oe_async_reset = "none";
defparam \Reg1[6]~I .oe_power_up = "low";
defparam \Reg1[6]~I .oe_register_mode = "none";
defparam \Reg1[6]~I .oe_sync_reset = "none";
defparam \Reg1[6]~I .operation_mode = "input";
defparam \Reg1[6]~I .output_async_reset = "none";
defparam \Reg1[6]~I .output_power_up = "low";
defparam \Reg1[6]~I .output_register_mode = "none";
defparam \Reg1[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X27_Y35_N12
cycloneii_lcell_comb \Selector1~2 (
// Equation(s):
// \Selector1~2_combout  = (\Reg1~combout [6] & ((\Equal9~3_combout ) # ((\Equal7~1_combout  & \Reg2~combout [6]))))

	.dataa(\Reg1~combout [6]),
	.datab(\Equal7~1_combout ),
	.datac(\Equal9~3_combout ),
	.datad(\Reg2~combout [6]),
	.cin(gnd),
	.combout(\Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~2 .lut_mask = 16'hA8A0;
defparam \Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y35_N26
cycloneii_lcell_comb \Selector1~3 (
// Equation(s):
// \Selector1~3_combout  = (\Selector1~2_combout ) # ((\Equal8~2_combout  & (\Reg2~combout [6] $ (\Reg1~combout [6]))))

	.dataa(\Equal8~2_combout ),
	.datab(\Reg2~combout [6]),
	.datac(\Reg1~combout [6]),
	.datad(\Selector1~2_combout ),
	.cin(gnd),
	.combout(\Selector1~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~3 .lut_mask = 16'hFF28;
defparam \Selector1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y35_N24
cycloneii_lcell_comb \Selector1~6 (
// Equation(s):
// \Selector1~6_combout  = (\Selector1~5_combout ) # ((\Selector1~1_combout ) # ((\Selector1~0_combout ) # (\Selector1~3_combout )))

	.dataa(\Selector1~5_combout ),
	.datab(\Selector1~1_combout ),
	.datac(\Selector1~0_combout ),
	.datad(\Selector1~3_combout ),
	.cin(gnd),
	.combout(\Selector1~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~6 .lut_mask = 16'hFFFE;
defparam \Selector1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y35_N25
cycloneii_lcell_ff \Result[6]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\Selector1~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideNor0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Result[6]~reg0_regout ));

// Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Reg1[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Reg1~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg1[7]));
// synopsys translate_off
defparam \Reg1[7]~I .input_async_reset = "none";
defparam \Reg1[7]~I .input_power_up = "low";
defparam \Reg1[7]~I .input_register_mode = "none";
defparam \Reg1[7]~I .input_sync_reset = "none";
defparam \Reg1[7]~I .oe_async_reset = "none";
defparam \Reg1[7]~I .oe_power_up = "low";
defparam \Reg1[7]~I .oe_register_mode = "none";
defparam \Reg1[7]~I .oe_sync_reset = "none";
defparam \Reg1[7]~I .operation_mode = "input";
defparam \Reg1[7]~I .output_async_reset = "none";
defparam \Reg1[7]~I .output_power_up = "low";
defparam \Reg1[7]~I .output_register_mode = "none";
defparam \Reg1[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X28_Y35_N18
cycloneii_lcell_comb \Selector0~2 (
// Equation(s):
// \Selector0~2_combout  = (\Reg2~combout [7] & ((\Reg1~combout [7] & ((\Equal7~1_combout ))) # (!\Reg1~combout [7] & (\Equal8~2_combout )))) # (!\Reg2~combout [7] & (\Equal8~2_combout  & (\Reg1~combout [7])))

	.dataa(\Reg2~combout [7]),
	.datab(\Equal8~2_combout ),
	.datac(\Reg1~combout [7]),
	.datad(\Equal7~1_combout ),
	.cin(gnd),
	.combout(\Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~2 .lut_mask = 16'hE848;
defparam \Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y35_N8
cycloneii_lcell_comb \Selector0~1 (
// Equation(s):
// \Selector0~1_combout  = (!\Reg1~combout [7] & (((!\Reg2~combout [7] & \Equal6~1_combout )) # (!\WideNor0~1_combout )))

	.dataa(\Reg2~combout [7]),
	.datab(\Reg1~combout [7]),
	.datac(\Equal6~1_combout ),
	.datad(\WideNor0~1_combout ),
	.cin(gnd),
	.combout(\Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~1 .lut_mask = 16'h1033;
defparam \Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y35_N14
cycloneii_lcell_comb \Add0~14 (
// Equation(s):
// \Add0~14_combout  = \Reg2~combout [7] $ (\Reg1~combout [7] $ (\Add0~13 ))

	.dataa(\Reg2~combout [7]),
	.datab(\Reg1~combout [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~13 ),
	.combout(\Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~14 .lut_mask = 16'h9696;
defparam \Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y35_N30
cycloneii_lcell_comb \Add1~14 (
// Equation(s):
// \Add1~14_combout  = \Reg2~combout [7] $ (\Reg1~combout [7] $ (!\Add1~13 ))

	.dataa(\Reg2~combout [7]),
	.datab(\Reg1~combout [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~13 ),
	.combout(\Add1~14_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~14 .lut_mask = 16'h6969;
defparam \Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N22
cycloneii_lcell_comb \Selector0~3 (
// Equation(s):
// \Selector0~3_combout  = (\Equal3~1_combout  & ((\Add1~14_combout ) # ((\Equal2~4_combout  & \Add0~14_combout )))) # (!\Equal3~1_combout  & (\Equal2~4_combout  & (\Add0~14_combout )))

	.dataa(\Equal3~1_combout ),
	.datab(\Equal2~4_combout ),
	.datac(\Add0~14_combout ),
	.datad(\Add1~14_combout ),
	.cin(gnd),
	.combout(\Selector0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~3 .lut_mask = 16'hEAC0;
defparam \Selector0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Reg2[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Reg2~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg2[7]));
// synopsys translate_off
defparam \Reg2[7]~I .input_async_reset = "none";
defparam \Reg2[7]~I .input_power_up = "low";
defparam \Reg2[7]~I .input_register_mode = "none";
defparam \Reg2[7]~I .input_sync_reset = "none";
defparam \Reg2[7]~I .oe_async_reset = "none";
defparam \Reg2[7]~I .oe_power_up = "low";
defparam \Reg2[7]~I .oe_register_mode = "none";
defparam \Reg2[7]~I .oe_sync_reset = "none";
defparam \Reg2[7]~I .operation_mode = "input";
defparam \Reg2[7]~I .output_async_reset = "none";
defparam \Reg2[7]~I .output_power_up = "low";
defparam \Reg2[7]~I .output_register_mode = "none";
defparam \Reg2[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N30
cycloneii_lcell_comb \Selector0~4 (
// Equation(s):
// \Selector0~4_combout  = (\Selector0~3_combout ) # ((\Equal5~0_combout  & !\Reg2~combout [7]))

	.dataa(\Equal5~0_combout ),
	.datab(\Selector0~3_combout ),
	.datac(vcc),
	.datad(\Reg2~combout [7]),
	.cin(gnd),
	.combout(\Selector0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~4 .lut_mask = 16'hCCEE;
defparam \Selector0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y35_N26
cycloneii_lcell_comb \Selector0~5 (
// Equation(s):
// \Selector0~5_combout  = (\Selector0~0_combout ) # ((\Selector0~2_combout ) # ((\Selector0~1_combout ) # (\Selector0~4_combout )))

	.dataa(\Selector0~0_combout ),
	.datab(\Selector0~2_combout ),
	.datac(\Selector0~1_combout ),
	.datad(\Selector0~4_combout ),
	.cin(gnd),
	.combout(\Selector0~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~5 .lut_mask = 16'hFFFE;
defparam \Selector0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y35_N27
cycloneii_lcell_ff \Result[7]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\Selector0~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideNor0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Result[7]~reg0_regout ));

// Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \student_id[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\student_id~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(student_id[1]));
// synopsys translate_off
defparam \student_id[1]~I .input_async_reset = "none";
defparam \student_id[1]~I .input_power_up = "low";
defparam \student_id[1]~I .input_register_mode = "none";
defparam \student_id[1]~I .input_sync_reset = "none";
defparam \student_id[1]~I .oe_async_reset = "none";
defparam \student_id[1]~I .oe_power_up = "low";
defparam \student_id[1]~I .oe_register_mode = "none";
defparam \student_id[1]~I .oe_sync_reset = "none";
defparam \student_id[1]~I .operation_mode = "input";
defparam \student_id[1]~I .output_async_reset = "none";
defparam \student_id[1]~I .output_power_up = "low";
defparam \student_id[1]~I .output_register_mode = "none";
defparam \student_id[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N12
cycloneii_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = (\student_id~combout [0] & (\Reg1~combout [4] & (\student_id~combout [1] $ (!\Reg1~combout [5])))) # (!\student_id~combout [0] & (!\Reg1~combout [4] & (\student_id~combout [1] $ (!\Reg1~combout [5]))))

	.dataa(\student_id~combout [0]),
	.datab(\student_id~combout [1]),
	.datac(\Reg1~combout [5]),
	.datad(\Reg1~combout [4]),
	.cin(gnd),
	.combout(\Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~0 .lut_mask = 16'h8241;
defparam \Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \student_id[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\student_id~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(student_id[2]));
// synopsys translate_off
defparam \student_id[2]~I .input_async_reset = "none";
defparam \student_id[2]~I .input_power_up = "low";
defparam \student_id[2]~I .input_register_mode = "none";
defparam \student_id[2]~I .input_sync_reset = "none";
defparam \student_id[2]~I .oe_async_reset = "none";
defparam \student_id[2]~I .oe_power_up = "low";
defparam \student_id[2]~I .oe_register_mode = "none";
defparam \student_id[2]~I .oe_sync_reset = "none";
defparam \student_id[2]~I .operation_mode = "input";
defparam \student_id[2]~I .output_async_reset = "none";
defparam \student_id[2]~I .output_power_up = "low";
defparam \student_id[2]~I .output_register_mode = "none";
defparam \student_id[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N2
cycloneii_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = (\student_id~combout [3] & (\Reg1~combout [7] & (\Reg1~combout [6] $ (!\student_id~combout [2])))) # (!\student_id~combout [3] & (!\Reg1~combout [7] & (\Reg1~combout [6] $ (!\student_id~combout [2]))))

	.dataa(\student_id~combout [3]),
	.datab(\Reg1~combout [6]),
	.datac(\Reg1~combout [7]),
	.datad(\student_id~combout [2]),
	.cin(gnd),
	.combout(\Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~1 .lut_mask = 16'h8421;
defparam \Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Reg1[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Reg1~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg1[2]));
// synopsys translate_off
defparam \Reg1[2]~I .input_async_reset = "none";
defparam \Reg1[2]~I .input_power_up = "low";
defparam \Reg1[2]~I .input_register_mode = "none";
defparam \Reg1[2]~I .input_sync_reset = "none";
defparam \Reg1[2]~I .oe_async_reset = "none";
defparam \Reg1[2]~I .oe_power_up = "low";
defparam \Reg1[2]~I .oe_register_mode = "none";
defparam \Reg1[2]~I .oe_sync_reset = "none";
defparam \Reg1[2]~I .operation_mode = "input";
defparam \Reg1[2]~I .output_async_reset = "none";
defparam \Reg1[2]~I .output_power_up = "low";
defparam \Reg1[2]~I .output_register_mode = "none";
defparam \Reg1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N24
cycloneii_lcell_comb \Equal1~1 (
// Equation(s):
// \Equal1~1_combout  = (\student_id~combout [3] & (\Reg1~combout [3] & (\Reg1~combout [2] $ (!\student_id~combout [2])))) # (!\student_id~combout [3] & (!\Reg1~combout [3] & (\Reg1~combout [2] $ (!\student_id~combout [2]))))

	.dataa(\student_id~combout [3]),
	.datab(\Reg1~combout [2]),
	.datac(\Reg1~combout [3]),
	.datad(\student_id~combout [2]),
	.cin(gnd),
	.combout(\Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~1 .lut_mask = 16'h8421;
defparam \Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Reg1[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Reg1~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg1[0]));
// synopsys translate_off
defparam \Reg1[0]~I .input_async_reset = "none";
defparam \Reg1[0]~I .input_power_up = "low";
defparam \Reg1[0]~I .input_register_mode = "none";
defparam \Reg1[0]~I .input_sync_reset = "none";
defparam \Reg1[0]~I .oe_async_reset = "none";
defparam \Reg1[0]~I .oe_power_up = "low";
defparam \Reg1[0]~I .oe_register_mode = "none";
defparam \Reg1[0]~I .oe_sync_reset = "none";
defparam \Reg1[0]~I .operation_mode = "input";
defparam \Reg1[0]~I .output_async_reset = "none";
defparam \Reg1[0]~I .output_power_up = "low";
defparam \Reg1[0]~I .output_register_mode = "none";
defparam \Reg1[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N18
cycloneii_lcell_comb \Equal1~0 (
// Equation(s):
// \Equal1~0_combout  = (\student_id~combout [0] & (\Reg1~combout [0] & (\student_id~combout [1] $ (!\Reg1~combout [1])))) # (!\student_id~combout [0] & (!\Reg1~combout [0] & (\student_id~combout [1] $ (!\Reg1~combout [1]))))

	.dataa(\student_id~combout [0]),
	.datab(\student_id~combout [1]),
	.datac(\Reg1~combout [0]),
	.datad(\Reg1~combout [1]),
	.cin(gnd),
	.combout(\Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~0 .lut_mask = 16'h8421;
defparam \Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N0
cycloneii_lcell_comb \process_0~0 (
// Equation(s):
// \process_0~0_combout  = (\Equal0~0_combout  & ((\Equal0~1_combout ) # ((\Equal1~1_combout  & \Equal1~0_combout )))) # (!\Equal0~0_combout  & (((\Equal1~1_combout  & \Equal1~0_combout ))))

	.dataa(\Equal0~0_combout ),
	.datab(\Equal0~1_combout ),
	.datac(\Equal1~1_combout ),
	.datad(\Equal1~0_combout ),
	.cin(gnd),
	.combout(\process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \process_0~0 .lut_mask = 16'hF888;
defparam \process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Result[0]~I (
	.datain(\Result[0]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Result[0]));
// synopsys translate_off
defparam \Result[0]~I .input_async_reset = "none";
defparam \Result[0]~I .input_power_up = "low";
defparam \Result[0]~I .input_register_mode = "none";
defparam \Result[0]~I .input_sync_reset = "none";
defparam \Result[0]~I .oe_async_reset = "none";
defparam \Result[0]~I .oe_power_up = "low";
defparam \Result[0]~I .oe_register_mode = "none";
defparam \Result[0]~I .oe_sync_reset = "none";
defparam \Result[0]~I .operation_mode = "output";
defparam \Result[0]~I .output_async_reset = "none";
defparam \Result[0]~I .output_power_up = "low";
defparam \Result[0]~I .output_register_mode = "none";
defparam \Result[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Result[1]~I (
	.datain(\Result[1]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Result[1]));
// synopsys translate_off
defparam \Result[1]~I .input_async_reset = "none";
defparam \Result[1]~I .input_power_up = "low";
defparam \Result[1]~I .input_register_mode = "none";
defparam \Result[1]~I .input_sync_reset = "none";
defparam \Result[1]~I .oe_async_reset = "none";
defparam \Result[1]~I .oe_power_up = "low";
defparam \Result[1]~I .oe_register_mode = "none";
defparam \Result[1]~I .oe_sync_reset = "none";
defparam \Result[1]~I .operation_mode = "output";
defparam \Result[1]~I .output_async_reset = "none";
defparam \Result[1]~I .output_power_up = "low";
defparam \Result[1]~I .output_register_mode = "none";
defparam \Result[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Result[2]~I (
	.datain(\Result[2]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Result[2]));
// synopsys translate_off
defparam \Result[2]~I .input_async_reset = "none";
defparam \Result[2]~I .input_power_up = "low";
defparam \Result[2]~I .input_register_mode = "none";
defparam \Result[2]~I .input_sync_reset = "none";
defparam \Result[2]~I .oe_async_reset = "none";
defparam \Result[2]~I .oe_power_up = "low";
defparam \Result[2]~I .oe_register_mode = "none";
defparam \Result[2]~I .oe_sync_reset = "none";
defparam \Result[2]~I .operation_mode = "output";
defparam \Result[2]~I .output_async_reset = "none";
defparam \Result[2]~I .output_power_up = "low";
defparam \Result[2]~I .output_register_mode = "none";
defparam \Result[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Result[3]~I (
	.datain(\Result[3]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Result[3]));
// synopsys translate_off
defparam \Result[3]~I .input_async_reset = "none";
defparam \Result[3]~I .input_power_up = "low";
defparam \Result[3]~I .input_register_mode = "none";
defparam \Result[3]~I .input_sync_reset = "none";
defparam \Result[3]~I .oe_async_reset = "none";
defparam \Result[3]~I .oe_power_up = "low";
defparam \Result[3]~I .oe_register_mode = "none";
defparam \Result[3]~I .oe_sync_reset = "none";
defparam \Result[3]~I .operation_mode = "output";
defparam \Result[3]~I .output_async_reset = "none";
defparam \Result[3]~I .output_power_up = "low";
defparam \Result[3]~I .output_register_mode = "none";
defparam \Result[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Result[4]~I (
	.datain(\Result[4]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Result[4]));
// synopsys translate_off
defparam \Result[4]~I .input_async_reset = "none";
defparam \Result[4]~I .input_power_up = "low";
defparam \Result[4]~I .input_register_mode = "none";
defparam \Result[4]~I .input_sync_reset = "none";
defparam \Result[4]~I .oe_async_reset = "none";
defparam \Result[4]~I .oe_power_up = "low";
defparam \Result[4]~I .oe_register_mode = "none";
defparam \Result[4]~I .oe_sync_reset = "none";
defparam \Result[4]~I .operation_mode = "output";
defparam \Result[4]~I .output_async_reset = "none";
defparam \Result[4]~I .output_power_up = "low";
defparam \Result[4]~I .output_register_mode = "none";
defparam \Result[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Result[5]~I (
	.datain(\Result[5]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Result[5]));
// synopsys translate_off
defparam \Result[5]~I .input_async_reset = "none";
defparam \Result[5]~I .input_power_up = "low";
defparam \Result[5]~I .input_register_mode = "none";
defparam \Result[5]~I .input_sync_reset = "none";
defparam \Result[5]~I .oe_async_reset = "none";
defparam \Result[5]~I .oe_power_up = "low";
defparam \Result[5]~I .oe_register_mode = "none";
defparam \Result[5]~I .oe_sync_reset = "none";
defparam \Result[5]~I .operation_mode = "output";
defparam \Result[5]~I .output_async_reset = "none";
defparam \Result[5]~I .output_power_up = "low";
defparam \Result[5]~I .output_register_mode = "none";
defparam \Result[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Result[6]~I (
	.datain(\Result[6]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Result[6]));
// synopsys translate_off
defparam \Result[6]~I .input_async_reset = "none";
defparam \Result[6]~I .input_power_up = "low";
defparam \Result[6]~I .input_register_mode = "none";
defparam \Result[6]~I .input_sync_reset = "none";
defparam \Result[6]~I .oe_async_reset = "none";
defparam \Result[6]~I .oe_power_up = "low";
defparam \Result[6]~I .oe_register_mode = "none";
defparam \Result[6]~I .oe_sync_reset = "none";
defparam \Result[6]~I .operation_mode = "output";
defparam \Result[6]~I .output_async_reset = "none";
defparam \Result[6]~I .output_power_up = "low";
defparam \Result[6]~I .output_register_mode = "none";
defparam \Result[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Result[7]~I (
	.datain(\Result[7]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Result[7]));
// synopsys translate_off
defparam \Result[7]~I .input_async_reset = "none";
defparam \Result[7]~I .input_power_up = "low";
defparam \Result[7]~I .input_register_mode = "none";
defparam \Result[7]~I .input_sync_reset = "none";
defparam \Result[7]~I .oe_async_reset = "none";
defparam \Result[7]~I .oe_power_up = "low";
defparam \Result[7]~I .oe_register_mode = "none";
defparam \Result[7]~I .oe_sync_reset = "none";
defparam \Result[7]~I .operation_mode = "output";
defparam \Result[7]~I .output_async_reset = "none";
defparam \Result[7]~I .output_power_up = "low";
defparam \Result[7]~I .output_register_mode = "none";
defparam \Result[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \option~I (
	.datain(\process_0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(option));
// synopsys translate_off
defparam \option~I .input_async_reset = "none";
defparam \option~I .input_power_up = "low";
defparam \option~I .input_register_mode = "none";
defparam \option~I .input_sync_reset = "none";
defparam \option~I .oe_async_reset = "none";
defparam \option~I .oe_power_up = "low";
defparam \option~I .oe_register_mode = "none";
defparam \option~I .oe_sync_reset = "none";
defparam \option~I .operation_mode = "output";
defparam \option~I .output_async_reset = "none";
defparam \option~I .output_power_up = "low";
defparam \option~I .output_register_mode = "none";
defparam \option~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
