INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Desktop/shiyan2/shiyan21/shiyan21.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Desktop/shiyan2/shiyan21/shiyan21.srcs/sim_1/new/sim_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_ALU
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/DELL/Desktop/shiyan2/shiyan21/shiyan21.srcs/sim_1/new/sim_ALU.v:29]
