---
layout: page
title: RS485 multi-channel 10Mbps sniffer
tagline: a simple tool to listen on RS485 and log data over Ethernet
tags: RS485, sniffer, UDP, FPGA, DE0 nano SoC
---
{% include JB/setup %}

xxx

* xxxx

---

### Table of Contents

* TOC
{:toc}

### Intro

![image]({{ site.baseurl }}/assets/images/RS485Sniffer_FPGASoC/RS3485_module.png)


Source code is archived [here](url)


Memory map du CycloneV: https://www.intel.com/content/www/us/en/programmable/hps/cyclone-v/hps.html






FPGA workflow (general)
CycloneV SoC architecture
IP => AXI => Avalon => QSys
Structure fichier toplevel VHDL (schema grahpique avec ports et connexions)

