// Seed: 3929454546
module module_0 (
    output tri0 id_0,
    input supply0 id_1
);
  wire id_3;
  module_2(
      id_1, id_0
  );
endmodule
module module_1 (
    input tri id_0,
    output tri0 id_1,
    input wor id_2,
    input supply1 id_3
    , id_5
);
  assign id_5 = id_3;
  module_0(
      id_5, id_3
  );
endmodule
module module_2 (
    input  wor  id_0,
    output tri1 id_1
);
  wire id_3;
  module_3();
endmodule
module module_3 #(
    parameter id_2 = 32'd70,
    parameter id_3 = 32'd52
);
  assign id_1 = id_1;
  defparam id_2.id_3 = id_1;
endmodule
