// Seed: 4170503721
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  logic id_5;
  ;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  inout logic [7:0] id_3;
  input wire id_2;
  input wire id_1;
  assign id_3[-1] = 1;
  module_0 modCall_1 (
      id_8,
      id_9,
      id_6,
      id_9
  );
  assign id_7 = id_6;
endmodule
