{
  "module_name": "pm80xx_hwi.h",
  "hash_id": "8eb48c2caacdda716a43d08a1b56cdf7568f62c5da61c577b8745378d76bfe3a",
  "original_prompt": "Ingested from linux-6.6.14/drivers/scsi/pm8001/pm80xx_hwi.h",
  "human_readable_source": " \n\n#ifndef _PMC8001_REG_H_\n#define _PMC8001_REG_H_\n\n#include <linux/types.h>\n#include <scsi/libsas.h>\n\n \n#define OPC_INB_ECHO\t\t\t\t1\t \n#define OPC_INB_PHYSTART\t\t\t4\t \n#define OPC_INB_PHYSTOP\t\t\t\t5\t \n#define OPC_INB_SSPINIIOSTART\t\t\t6\t \n#define OPC_INB_SSPINITMSTART\t\t\t7\t \n \n#define OPC_INB_RSVD\t\t\t\t8\t \n#define OPC_INB_DEV_HANDLE_ACCEPT\t\t9\t \n#define OPC_INB_SSPTGTIOSTART\t\t\t10\t \n#define OPC_INB_SSPTGTRSPSTART\t\t\t11\t \n \n#define OPC_INB_SSP_ABORT\t\t\t15\t \n#define OPC_INB_DEREG_DEV_HANDLE\t\t16\t \n#define OPC_INB_GET_DEV_HANDLE\t\t\t17\t \n#define OPC_INB_SMP_REQUEST\t\t\t18\t \n \n#define OPC_INB_SMP_ABORT\t\t\t20\t \n \n#define OPC_INB_RSVD1\t\t\t\t22\t \n#define OPC_INB_SATA_HOST_OPSTART\t\t23\t \n#define OPC_INB_SATA_ABORT\t\t\t24\t \n#define OPC_INB_LOCAL_PHY_CONTROL\t\t25\t \n \n#define OPC_INB_RSVD2\t\t\t\t26\t \n#define OPC_INB_FW_FLASH_UPDATE\t\t\t32\t \n#define OPC_INB_GPIO\t\t\t\t34\t \n#define OPC_INB_SAS_DIAG_MODE_START_END\t\t35\t \n#define OPC_INB_SAS_DIAG_EXECUTE\t\t36\t \n \n#define OPC_INB_RSVD3\t\t\t\t37\t \n#define OPC_INB_GET_TIME_STAMP\t\t\t38\t \n#define OPC_INB_PORT_CONTROL\t\t\t39\t \n#define OPC_INB_GET_NVMD_DATA\t\t\t40\t \n#define OPC_INB_SET_NVMD_DATA\t\t\t41\t \n#define OPC_INB_SET_DEVICE_STATE\t\t42\t \n#define OPC_INB_GET_DEVICE_STATE\t\t43\t \n#define OPC_INB_SET_DEV_INFO\t\t\t44\t \n \n#define OPC_INB_RSVD4\t\t\t\t45\t \n#define OPC_INB_SGPIO_REGISTER\t\t\t46\t \n#define OPC_INB_PCIE_DIAG_EXEC\t\t\t47\t \n#define OPC_INB_SET_CONTROLLER_CONFIG\t\t48\t \n#define OPC_INB_GET_CONTROLLER_CONFIG\t\t49\t \n#define OPC_INB_REG_DEV\t\t\t\t50\t \n#define OPC_INB_SAS_HW_EVENT_ACK\t\t51\t \n#define OPC_INB_GET_DEVICE_INFO\t\t\t52\t \n#define OPC_INB_GET_PHY_PROFILE\t\t\t53\t \n#define OPC_INB_FLASH_OP_EXT\t\t\t54\t \n#define OPC_INB_SET_PHY_PROFILE\t\t\t55\t \n#define OPC_INB_KEK_MANAGEMENT\t\t\t256\t \n#define OPC_INB_DEK_MANAGEMENT\t\t\t257\t \n#define OPC_INB_SSP_INI_DIF_ENC_IO\t\t258\t \n#define OPC_INB_SATA_DIF_ENC_IO\t\t\t259\t \n\n \n#define OPC_OUB_ECHO\t\t\t\t\t1\t \n#define OPC_OUB_RSVD\t\t\t\t\t4\t \n#define OPC_OUB_SSP_COMP\t\t\t\t5\t \n#define OPC_OUB_SMP_COMP\t\t\t\t6\t \n#define OPC_OUB_LOCAL_PHY_CNTRL\t\t\t\t7\t \n#define OPC_OUB_RSVD1\t\t\t\t\t10\t \n#define OPC_OUB_DEREG_DEV\t\t\t\t11\t \n#define OPC_OUB_GET_DEV_HANDLE\t\t\t\t12\t \n#define OPC_OUB_SATA_COMP\t\t\t\t13\t \n#define OPC_OUB_SATA_EVENT\t\t\t\t14\t \n#define OPC_OUB_SSP_EVENT\t\t\t\t15\t \n#define OPC_OUB_RSVD2\t\t\t\t\t16\t \n \n#define OPC_OUB_SSP_RECV_EVENT\t\t\t\t18\t \n#define OPC_OUB_RSVD3\t\t\t\t\t19\t \n#define OPC_OUB_FW_FLASH_UPDATE\t\t\t\t20\t \n#define OPC_OUB_GPIO_RESPONSE\t\t\t\t22\t \n#define OPC_OUB_GPIO_EVENT\t\t\t\t23\t \n#define OPC_OUB_GENERAL_EVENT\t\t\t\t24\t \n#define OPC_OUB_SSP_ABORT_RSP\t\t\t\t26\t \n#define OPC_OUB_SATA_ABORT_RSP\t\t\t\t27\t \n#define OPC_OUB_SAS_DIAG_MODE_START_END\t\t\t28\t \n#define OPC_OUB_SAS_DIAG_EXECUTE\t\t\t29\t \n#define OPC_OUB_GET_TIME_STAMP\t\t\t\t30\t \n#define OPC_OUB_RSVD4\t\t\t\t\t31\t \n#define OPC_OUB_PORT_CONTROL\t\t\t\t32\t \n#define OPC_OUB_SKIP_ENTRY\t\t\t\t33\t \n#define OPC_OUB_SMP_ABORT_RSP\t\t\t\t34\t \n#define OPC_OUB_GET_NVMD_DATA\t\t\t\t35\t \n#define OPC_OUB_SET_NVMD_DATA\t\t\t\t36\t \n#define OPC_OUB_DEVICE_HANDLE_REMOVAL\t\t\t37\t \n#define OPC_OUB_SET_DEVICE_STATE\t\t\t38\t \n#define OPC_OUB_GET_DEVICE_STATE\t\t\t39\t \n#define OPC_OUB_SET_DEV_INFO\t\t\t\t40\t \n#define OPC_OUB_RSVD5\t\t\t\t\t41\t \n#define OPC_OUB_HW_EVENT\t\t\t\t1792\t \n#define OPC_OUB_DEV_HANDLE_ARRIV\t\t\t1824\t \n#define OPC_OUB_THERM_HW_EVENT\t\t\t\t1840\t \n#define OPC_OUB_SGPIO_RESP\t\t\t\t2094\t \n#define OPC_OUB_PCIE_DIAG_EXECUTE\t\t\t2095\t \n#define OPC_OUB_DEV_REGIST\t\t\t\t2098\t \n#define OPC_OUB_SAS_HW_EVENT_ACK\t\t\t2099\t \n#define OPC_OUB_GET_DEVICE_INFO\t\t\t\t2100\t \n \n#define OPC_OUB_PHY_START_RESP\t\t\t\t2052\t \n#define OPC_OUB_PHY_STOP_RESP\t\t\t\t2053\t \n#define OPC_OUB_SET_CONTROLLER_CONFIG\t\t\t2096\t \n#define OPC_OUB_GET_CONTROLLER_CONFIG\t\t\t2097\t \n#define OPC_OUB_GET_PHY_PROFILE\t\t\t\t2101\t \n#define OPC_OUB_FLASH_OP_EXT\t\t\t\t2102\t \n#define OPC_OUB_SET_PHY_PROFILE\t\t\t\t2103\t \n#define OPC_OUB_KEK_MANAGEMENT_RESP\t\t\t2304\t \n#define OPC_OUB_DEK_MANAGEMENT_RESP\t\t\t2305\t \n#define OPC_OUB_SSP_COALESCED_COMP_RESP\t\t\t2306\t \n\n \n#define SSC_DISABLE_15\t\t\t(0x01 << 16)\n#define SSC_DISABLE_30\t\t\t(0x02 << 16)\n#define SSC_DISABLE_60\t\t\t(0x04 << 16)\n#define SAS_ASE\t\t\t\t(0x01 << 15)\n#define SPINHOLD_DISABLE\t\t(0x00 << 14)\n#define SPINHOLD_ENABLE\t\t\t(0x01 << 14)\n#define LINKMODE_SAS\t\t\t(0x01 << 12)\n#define LINKMODE_DSATA\t\t\t(0x02 << 12)\n#define LINKMODE_AUTO\t\t\t(0x03 << 12)\n#define LINKRATE_15\t\t\t(0x01 << 8)\n#define LINKRATE_30\t\t\t(0x02 << 8)\n#define LINKRATE_60\t\t\t(0x04 << 8)\n#define LINKRATE_120\t\t\t(0x08 << 8)\n\n \n#define PHY_STOP_SUCCESS\t\t0x00\n#define PHY_STOP_ERR_DEVICE_ATTACHED\t0x1046\n\n \n#define SAS_PHY_ANALOG_SETTINGS_PAGE\t0x04\n#define PHY_DWORD_LENGTH\t\t0xC\n\n \n#define\tTHERMAL_ENABLE\t\t\t0x1\n#define\tTHERMAL_LOG_ENABLE\t\t0x1\n#define THERMAL_PAGE_CODE_7H\t\t0x6\n#define THERMAL_PAGE_CODE_8H\t\t0x7\n#define LTEMPHIL\t\t\t 70\n#define RTEMPHIL\t\t\t100\n\n \n#define SCRATCH_PAD3_ENC_DISABLED\t0x00000000\n#define SCRATCH_PAD3_ENC_DIS_ERR\t0x00000001\n#define SCRATCH_PAD3_ENC_ENA_ERR\t0x00000002\n#define SCRATCH_PAD3_ENC_READY\t\t0x00000003\n#define SCRATCH_PAD3_ENC_MASK\t\tSCRATCH_PAD3_ENC_READY\n\n#define SCRATCH_PAD3_XTS_ENABLED\t\t(1 << 14)\n#define SCRATCH_PAD3_SMA_ENABLED\t\t(1 << 4)\n#define SCRATCH_PAD3_SMB_ENABLED\t\t(1 << 5)\n#define SCRATCH_PAD3_SMF_ENABLED\t\t0\n#define SCRATCH_PAD3_SM_MASK\t\t\t0x000000F0\n#define SCRATCH_PAD3_ERR_CODE\t\t\t0x00FF0000\n\n#define SEC_MODE_SMF\t\t\t\t0x0\n#define SEC_MODE_SMA\t\t\t\t0x100\n#define SEC_MODE_SMB\t\t\t\t0x200\n#define CIPHER_MODE_ECB\t\t\t\t0x00000001\n#define CIPHER_MODE_XTS\t\t\t\t0x00000002\n#define KEK_MGMT_SUBOP_KEYCARDUPDATE\t\t0x4\n\n \n#define SAS_PROTOCOL_TIMER_CONFIG_PAGE  0x04\n#define STP_MCT_TMO                     32\n#define SSP_MCT_TMO                     32\n#define SAS_MAX_OPEN_TIME\t\t\t\t5\n#define SMP_MAX_CONN_TIMER              0xFF\n#define STP_FRM_TIMER                   0\n#define STP_IDLE_TIME                   5  \n#define SAS_MFD                         0\n#define SAS_OPNRJT_RTRY_INTVL           2\n#define SAS_DOPNRJT_RTRY_TMO            128\n#define SAS_COPNRJT_RTRY_TMO            128\n\n#define SPCV_DOORBELL_CLEAR_TIMEOUT\t(30 * 50)  \n#define SPC_DOORBELL_CLEAR_TIMEOUT\t(15 * 50)  \n\n \n#define SAS_DOPNRJT_RTRY_THR            23438\n#define SAS_COPNRJT_RTRY_THR            23438\n#define SAS_MAX_AIP                     0x200000\n#define IT_NEXUS_TIMEOUT       0x7D0\n#define PORT_RECOVERY_TIMEOUT  ((IT_NEXUS_TIMEOUT/100) + 30)\n \n#define CHIP_8006_PORT_RECOVERY_TIMEOUT 0x640000\n\n#ifdef __LITTLE_ENDIAN_BITFIELD\nstruct sas_identify_frame_local {\n\t \n\tu8  frame_type:4;\n\tu8  dev_type:3;\n\tu8  _un0:1;\n\n\t \n\tu8  _un1;\n\n\t \n\tunion {\n\t\tstruct {\n\t\t\tu8  _un20:1;\n\t\t\tu8  smp_iport:1;\n\t\t\tu8  stp_iport:1;\n\t\t\tu8  ssp_iport:1;\n\t\t\tu8  _un247:4;\n\t\t};\n\t\tu8 initiator_bits;\n\t};\n\n\t \n\tunion {\n\t\tstruct {\n\t\t\tu8  _un30:1;\n\t\t\tu8 smp_tport:1;\n\t\t\tu8 stp_tport:1;\n\t\t\tu8 ssp_tport:1;\n\t\t\tu8 _un347:4;\n\t\t};\n\t\tu8 target_bits;\n\t};\n\n\t \n\tu8 _un4_11[8];\n\n\t \n\tu8 sas_addr[SAS_ADDR_SIZE];\n\n\t \n\tu8 phy_id;\n\n\tu8 _un21_27[7];\n\n} __packed;\n\n#elif defined(__BIG_ENDIAN_BITFIELD)\nstruct sas_identify_frame_local {\n\t \n\tu8  _un0:1;\n\tu8  dev_type:3;\n\tu8  frame_type:4;\n\n\t \n\tu8  _un1;\n\n\t \n\tunion {\n\t\tstruct {\n\t\t\tu8  _un247:4;\n\t\t\tu8  ssp_iport:1;\n\t\t\tu8  stp_iport:1;\n\t\t\tu8  smp_iport:1;\n\t\t\tu8  _un20:1;\n\t\t};\n\t\tu8 initiator_bits;\n\t};\n\n\t \n\tunion {\n\t\tstruct {\n\t\t\tu8 _un347:4;\n\t\t\tu8 ssp_tport:1;\n\t\t\tu8 stp_tport:1;\n\t\t\tu8 smp_tport:1;\n\t\t\tu8 _un30:1;\n\t\t};\n\t\tu8 target_bits;\n\t};\n\n\t \n\tu8 _un4_11[8];\n\n\t \n\tu8 sas_addr[SAS_ADDR_SIZE];\n\n\t \n\tu8 phy_id;\n\n\tu8 _un21_27[7];\n} __packed;\n#else\n#error \"Bitfield order not defined!\"\n#endif\n\nstruct mpi_msg_hdr {\n\t__le32\theader;\t \n\t \n\t \n\t \n\t \n\t \n\t \n} __attribute__((packed, aligned(4)));\n\n \nstruct phy_start_req {\n\t__le32\ttag;\n\t__le32\tase_sh_lm_slr_phyid;\n\tstruct sas_identify_frame_local sas_identify;  \n\t__le32 spasti;\n\tu32\treserved[21];\n} __attribute__((packed, aligned(4)));\n\n \nstruct phy_stop_req {\n\t__le32\ttag;\n\t__le32\tphy_id;\n\tu32\treserved[29];\n} __attribute__((packed, aligned(4)));\n\n \nstruct set_dev_bits_fis {\n\tu8\tfis_type;\t \n\tu8\tn_i_pmport;\n\t \n\t \n\t \n\t \n\tu8\tstatus;\n\tu8\terror;\n\tu32\t_r_a;\n} __attribute__ ((packed));\n \nstruct pio_setup_fis {\n\tu8\tfis_type;\t \n\tu8\ti_d_pmPort;\n\t \n\t \n\t \n\t \n\t \n\tu8\tstatus;\n\tu8\terror;\n\tu8\tlbal;\n\tu8\tlbam;\n\tu8\tlbah;\n\tu8\tdevice;\n\tu8\tlbal_exp;\n\tu8\tlbam_exp;\n\tu8\tlbah_exp;\n\tu8\t_r_a;\n\tu8\tsector_count;\n\tu8\tsector_count_exp;\n\tu8\t_r_b;\n\tu8\te_status;\n\tu8\t_r_c[2];\n\tu8\ttransfer_count;\n} __attribute__ ((packed));\n\n \nstruct sata_completion_resp {\n\t__le32\ttag;\n\t__le32\tstatus;\n\t__le32\tparam;\n\tu32\tsata_resp[12];\n} __attribute__((packed, aligned(4)));\n\n \n \n\nstruct hw_event_resp {\n\t__le32\tlr_status_evt_portid;\n\t__le32\tevt_param;\n\t__le32\tphyid_npip_portstate;\n\tstruct sas_identify_frame\tsas_identify;\n\tstruct dev_to_host_fis\tsata_fis;\n} __attribute__((packed, aligned(4)));\n\n \n\nstruct thermal_hw_event {\n\t__le32\tthermal_event;\n\t__le32\trht_lht;\n} __attribute__((packed, aligned(4)));\n\n \n\nstruct reg_dev_req {\n\t__le32\ttag;\n\t__le32\tphyid_portid;\n\t__le32\tdtype_dlr_mcn_ir_retry;\n\t__le32\tfirstburstsize_ITNexustimeout;\n\tu8\tsas_addr[SAS_ADDR_SIZE];\n\t__le32\tupper_device_id;\n\tu32\treserved[24];\n} __attribute__((packed, aligned(4)));\n\n \n\nstruct dereg_dev_req {\n\t__le32\ttag;\n\t__le32\tdevice_id;\n\tu32\treserved[29];\n} __attribute__((packed, aligned(4)));\n\n \nstruct dev_reg_resp {\n\t__le32\ttag;\n\t__le32\tstatus;\n\t__le32\tdevice_id;\n\tu32\treserved[12];\n} __attribute__((packed, aligned(4)));\n\n \nstruct local_phy_ctl_req {\n\t__le32\ttag;\n\t__le32\tphyop_phyid;\n\tu32\treserved1[29];\n} __attribute__((packed, aligned(4)));\n\n \n struct local_phy_ctl_resp {\n\t__le32\ttag;\n\t__le32\tphyop_phyid;\n\t__le32\tstatus;\n\tu32\treserved[12];\n} __attribute__((packed, aligned(4)));\n\n#define OP_BITS 0x0000FF00\n#define ID_BITS 0x000000FF\n\n \n\nstruct port_ctl_req {\n\t__le32\ttag;\n\t__le32\tportop_portid;\n\t__le32\tparam0;\n\t__le32\tparam1;\n\tu32\treserved1[27];\n} __attribute__((packed, aligned(4)));\n\n \nstruct hw_event_ack_req {\n\t__le32\ttag;\n\t__le32\tphyid_sea_portid;\n\t__le32\tparam0;\n\t__le32\tparam1;\n\tu32\treserved1[27];\n} __attribute__((packed, aligned(4)));\n\n \nstruct phy_start_resp {\n\t__le32\ttag;\n\t__le32\tstatus;\n\t__le32\tphyid;\n\tu32\treserved[12];\n} __attribute__((packed, aligned(4)));\n\n \nstruct phy_stop_resp {\n\t__le32\ttag;\n\t__le32\tstatus;\n\t__le32\tphyid;\n\tu32\treserved[12];\n} __attribute__((packed, aligned(4)));\n\n \nstruct ssp_completion_resp {\n\t__le32\ttag;\n\t__le32\tstatus;\n\t__le32\tparam;\n\t__le32\tssptag_rescv_rescpad;\n\tstruct ssp_response_iu ssp_resp_iu;\n\t__le32\tresidual_count;\n} __attribute__((packed, aligned(4)));\n\n#define SSP_RESCV_BIT\t0x00010000\n\n \nstruct sata_event_resp {\n\t__le32 tag;\n\t__le32 event;\n\t__le32 port_id;\n\t__le32 device_id;\n\tu32 reserved;\n\t__le32 event_param0;\n\t__le32 event_param1;\n\t__le32 sata_addr_h32;\n\t__le32 sata_addr_l32;\n\t__le32 e_udt1_udt0_crc;\n\t__le32 e_udt5_udt4_udt3_udt2;\n\t__le32 a_udt1_udt0_crc;\n\t__le32 a_udt5_udt4_udt3_udt2;\n\t__le32 hwdevid_diferr;\n\t__le32 err_framelen_byteoffset;\n\t__le32 err_dataframe;\n} __attribute__((packed, aligned(4)));\n\n \nstruct ssp_event_resp {\n\t__le32 tag;\n\t__le32 event;\n\t__le32 port_id;\n\t__le32 device_id;\n\t__le32 ssp_tag;\n\t__le32 event_param0;\n\t__le32 event_param1;\n\t__le32 sas_addr_h32;\n\t__le32 sas_addr_l32;\n\t__le32 e_udt1_udt0_crc;\n\t__le32 e_udt5_udt4_udt3_udt2;\n\t__le32 a_udt1_udt0_crc;\n\t__le32 a_udt5_udt4_udt3_udt2;\n\t__le32 hwdevid_diferr;\n\t__le32 err_framelen_byteoffset;\n\t__le32 err_dataframe;\n} __attribute__((packed, aligned(4)));\n\n \nstruct general_event_resp {\n\t__le32\tstatus;\n\t__le32\tinb_IOMB_payload[14];\n} __attribute__((packed, aligned(4)));\n\n#define GENERAL_EVENT_PAYLOAD\t14\n#define OPCODE_BITS\t0x00000fff\n\n \nstruct smp_req {\n\t__le32\ttag;\n\t__le32\tdevice_id;\n\t__le32\tlen_ip_ir;\n\t \n\t \n\t \n\t \n\t \n\tu8\tsmp_req16[16];\n\tunion {\n\t\tu8\tsmp_req[32];\n\t\tstruct {\n\t\t\t__le64 long_req_addr; \n\t\t\t__le32 long_req_size; \n\t\t\tu32\t_r_a;\n\t\t\t__le64 long_resp_addr; \n\t\t\t__le32 long_resp_size; \n\t\t\tu32\t_r_b;\n\t\t\t} long_smp_req; \n\t};\n\t__le32\trsvd[16];\n} __attribute__((packed, aligned(4)));\n \nstruct smp_completion_resp {\n\t__le32\ttag;\n\t__le32\tstatus;\n\t__le32\tparam;\n\tu8\t_r_a[252];\n} __attribute__((packed, aligned(4)));\n\n \nstruct task_abort_req {\n\t__le32\ttag;\n\t__le32\tdevice_id;\n\t__le32\ttag_to_abort;\n\t__le32\tabort_all;\n\tu32\treserved[27];\n} __attribute__((packed, aligned(4)));\n\n \nstruct task_abort_resp {\n\t__le32\ttag;\n\t__le32\tstatus;\n\t__le32\tscp;\n\tu32\treserved[12];\n} __attribute__((packed, aligned(4)));\n\n \nstruct sas_diag_start_end_req {\n\t__le32\ttag;\n\t__le32\toperation_phyid;\n\tu32\treserved[29];\n} __attribute__((packed, aligned(4)));\n\n \nstruct sas_diag_execute_req {\n\t__le32\ttag;\n\t__le32\tcmdtype_cmddesc_phyid;\n\t__le32\tpat1_pat2;\n\t__le32\tthreshold;\n\t__le32\tcodepat_errmsk;\n\t__le32\tpmon;\n\t__le32\tpERF1CTL;\n\tu32\treserved[24];\n} __attribute__((packed, aligned(4)));\n\n#define SAS_DIAG_PARAM_BYTES 24\n\n \nstruct set_dev_state_req {\n\t__le32\ttag;\n\t__le32\tdevice_id;\n\t__le32\tnds;\n\tu32\treserved[28];\n} __attribute__((packed, aligned(4)));\n\n \n\nstruct sata_start_req {\n\t__le32\ttag;\n\t__le32\tdevice_id;\n\t__le32\tdata_len;\n\t__le32\tretfis_ncqtag_atap_dir_m_dad;\n\tstruct host_to_dev_fis\tsata_fis;\n\tu32\treserved1;\n\tu32\treserved2;\t \n\t\t\t\t \n\tu32\taddr_low;\t \n\tu32\taddr_high;\t \n\t__le32\tlen;\t\t \n\t\t\t\t \n\t__le32\tesgl;\t\t \n\t__le32\tatapi_scsi_cdb[4];\t \n\t \n\t__le32\tkey_index_mode;\t \n\t__le32\tsector_cnt_enss; \n\t__le32\tkeytagl;\t \n\t__le32\tkeytagh;\t \n\t__le32\ttwk_val0;\t \n\t__le32\ttwk_val1;\t \n\t__le32\ttwk_val2;\t \n\t__le32\ttwk_val3;\t \n\t__le32\tenc_addr_low;\t \n\t__le32\tenc_addr_high;\t \n\t__le32\tenc_len;\t \n\t__le32\tenc_esgl;\t \n} __attribute__((packed, aligned(4)));\n\n \nstruct ssp_ini_tm_start_req {\n\t__le32\ttag;\n\t__le32\tdevice_id;\n\t__le32\trelate_tag;\n\t__le32\ttmf;\n\tu8\tlun[8];\n\t__le32\tds_ads_m;\n\tu32\treserved[24];\n} __attribute__((packed, aligned(4)));\n\nstruct ssp_info_unit {\n\tu8\tlun[8]; \n\tu8\treserved1; \n\tu8\tefb_prio_attr;\n\t \n\t \n\t \n\tu8\treserved2;\t \n\tu8\tadditional_cdb_len;\n\t \n\t \n\tu8\tcdb[16]; \n} __attribute__((packed, aligned(4)));\n\n \nstruct ssp_ini_io_start_req {\n\t__le32\ttag;\n\t__le32\tdevice_id;\n\t__le32\tdata_len;\n\t__le32\tdad_dir_m_tlr;\n\tstruct ssp_info_unit\tssp_iu;\n\t__le32\taddr_low;\t \n\t\t\t\t \n\t__le32\taddr_high;\t \n\t\t\t\t \n\t__le32\tlen;\t\t \n\t\t\t\t \n\t__le32\tesgl;\t\t \n\t\t\t\t \n\t \n\tu8\tudt[12];\t \n\t__le32\tsectcnt_ios;\t \n\t__le32\tkey_cmode;\t \n\t__le32\tks_enss;\t \n\t__le32\tkeytagl;\t \n\t__le32\tkeytagh;\t \n\t__le32\ttwk_val0;\t \n\t__le32\ttwk_val1;\t \n\t__le32\ttwk_val2;\t \n\t__le32\ttwk_val3;\t \n\t__le32\tenc_addr_low;\t \n\t__le32\tenc_addr_high;\t \n\t__le32\tenc_len;\t \n\t__le32\tenc_esgl;\t \n} __attribute__((packed, aligned(4)));\n\n \nstruct ssp_dif_enc_io_req {\n\t__le32\ttag;\n\t__le32\tdevice_id;\n\t__le32\tdata_len;\n\t__le32\tdirMTlr;\n\t__le32\tsspiu0;\n\t__le32\tsspiu1;\n\t__le32\tsspiu2;\n\t__le32\tsspiu3;\n\t__le32\tsspiu4;\n\t__le32\tsspiu5;\n\t__le32\tsspiu6;\n\t__le32\tepl_des;\n\t__le32\tdpl_desl_ndplr;\n\t__le32\tdpl_desh;\n\t__le32\tuum_uuv_bss_difbits;\n\tu8\tudt[12];\n\t__le32\tsectcnt_ios;\n\t__le32\tkey_cmode;\n\t__le32\tks_enss;\n\t__le32\tkeytagl;\n\t__le32\tkeytagh;\n\t__le32\ttwk_val0;\n\t__le32\ttwk_val1;\n\t__le32\ttwk_val2;\n\t__le32\ttwk_val3;\n\t__le32\taddr_low;\n\t__le32\taddr_high;\n\t__le32\tlen;\n\t__le32\tesgl;\n} __attribute__((packed, aligned(4)));\n\n \nstruct fw_flash_Update_req {\n\t__le32\ttag;\n\t__le32\tcur_image_offset;\n\t__le32\tcur_image_len;\n\t__le32\ttotal_image_len;\n\tu32\treserved0[7];\n\t__le32\tsgl_addr_lo;\n\t__le32\tsgl_addr_hi;\n\t__le32\tlen;\n\t__le32\text_reserved;\n\tu32\treserved1[16];\n} __attribute__((packed, aligned(4)));\n\n#define FWFLASH_IOMB_RESERVED_LEN 0x07\n \n struct fw_flash_Update_resp {\n\t__le32\ttag;\n\t__le32\tstatus;\n\tu32\treserved[13];\n} __attribute__((packed, aligned(4)));\n\n \nstruct get_nvm_data_req {\n\t__le32\ttag;\n\t__le32\tlen_ir_vpdd;\n\t__le32\tvpd_offset;\n\tu32\treserved[8];\n\t__le32\tresp_addr_lo;\n\t__le32\tresp_addr_hi;\n\t__le32\tresp_len;\n\tu32\treserved1[17];\n} __attribute__((packed, aligned(4)));\n\nstruct set_nvm_data_req {\n\t__le32\ttag;\n\t__le32\tlen_ir_vpdd;\n\t__le32\tvpd_offset;\n\tu32\treserved[8];\n\t__le32\tresp_addr_lo;\n\t__le32\tresp_addr_hi;\n\t__le32\tresp_len;\n\tu32\treserved1[17];\n} __attribute__((packed, aligned(4)));\n\n \nstruct set_ctrl_cfg_req {\n\t__le32\ttag;\n\t__le32\tcfg_pg[14];\n\tu32\treserved[16];\n} __attribute__((packed, aligned(4)));\n\n \nstruct get_ctrl_cfg_req {\n\t__le32\ttag;\n\t__le32\tpgcd;\n\t__le32\tint_vec;\n\tu32\treserved[28];\n} __attribute__((packed, aligned(4)));\n\n \nstruct kek_mgmt_req {\n\t__le32\ttag;\n\t__le32\tnew_curidx_ksop;\n\tu32\treserved;\n\t__le32\tkblob[12];\n\tu32\treserved1[16];\n} __attribute__((packed, aligned(4)));\n\n \nstruct dek_mgmt_req {\n\t__le32\ttag;\n\t__le32\tkidx_dsop;\n\t__le32\tdekidx;\n\t__le32\taddr_l;\n\t__le32\taddr_h;\n\t__le32\tnent;\n\t__le32\tdbf_tblsize;\n\tu32\treserved[24];\n} __attribute__((packed, aligned(4)));\n\n \nstruct set_phy_profile_req {\n\t__le32\ttag;\n\t__le32\tppc_phyid;\n\t__le32\treserved[29];\n} __attribute__((packed, aligned(4)));\n\n \nstruct get_phy_profile_req {\n\t__le32\ttag;\n\t__le32\tppc_phyid;\n\t__le32\tprofile[29];\n} __attribute__((packed, aligned(4)));\n\n \nstruct ext_flash_partition_req {\n\t__le32\ttag;\n\t__le32\tcmd;\n\t__le32\toffset;\n\t__le32\tlen;\n\tu32\treserved[7];\n\t__le32\taddr_low;\n\t__le32\taddr_high;\n\t__le32\tlen1;\n\t__le32\text;\n\tu32\treserved1[16];\n} __attribute__((packed, aligned(4)));\n\n#define TWI_DEVICE\t0x0\n#define C_SEEPROM\t0x1\n#define VPD_FLASH\t0x4\n#define AAP1_RDUMP\t0x5\n#define IOP_RDUMP\t0x6\n#define EXPAN_ROM\t0x7\n\n#define IPMode\t\t0x80000000\n#define NVMD_TYPE\t0x0000000F\n#define NVMD_STAT\t0x0000FFFF\n#define NVMD_LEN\t0xFF000000\n \nstruct get_nvm_data_resp {\n\t__le32\t\ttag;\n\t__le32\t\tir_tda_bn_dps_das_nvm;\n\t__le32\t\tdlen_status;\n\t__le32\t\tnvm_data[12];\n} __attribute__((packed, aligned(4)));\n\n \nstruct sas_diag_start_end_resp {\n\t__le32\t\ttag;\n\t__le32\t\tstatus;\n\tu32\t\treserved[13];\n} __attribute__((packed, aligned(4)));\n\n \nstruct sas_diag_execute_resp {\n\t__le32\t\ttag;\n\t__le32\t\tcmdtype_cmddesc_phyid;\n\t__le32\t\tStatus;\n\t__le32\t\tReportData;\n\tu32\t\treserved[11];\n} __attribute__((packed, aligned(4)));\n\n \nstruct set_dev_state_resp {\n\t__le32\t\ttag;\n\t__le32\t\tstatus;\n\t__le32\t\tdevice_id;\n\t__le32\t\tpds_nds;\n\tu32\t\treserved[11];\n} __attribute__((packed, aligned(4)));\n\n \n \nstruct set_ctrl_cfg_resp {\n\t__le32 tag;\n\t__le32 status;\n\t__le32 err_qlfr_pgcd;\n\tu32 reserved[12];\n} __attribute__((packed, aligned(4)));\n\nstruct get_ctrl_cfg_resp {\n\t__le32 tag;\n\t__le32 status;\n\t__le32 err_qlfr;\n\t__le32 confg_page[12];\n} __attribute__((packed, aligned(4)));\n\nstruct kek_mgmt_resp {\n\t__le32 tag;\n\t__le32 status;\n\t__le32 kidx_new_curr_ksop;\n\t__le32 err_qlfr;\n\tu32 reserved[11];\n} __attribute__((packed, aligned(4)));\n\nstruct dek_mgmt_resp {\n\t__le32 tag;\n\t__le32 status;\n\t__le32 kekidx_tbls_dsop;\n\t__le32 dekidx;\n\t__le32 err_qlfr;\n\tu32 reserved[10];\n} __attribute__((packed, aligned(4)));\n\nstruct get_phy_profile_resp {\n\t__le32 tag;\n\t__le32 status;\n\t__le32 ppc_phyid;\n\t__le32 ppc_specific_rsp[12];\n} __attribute__((packed, aligned(4)));\n\nstruct flash_op_ext_resp {\n\t__le32 tag;\n\t__le32 cmd;\n\t__le32 status;\n\t__le32 epart_size;\n\t__le32 epart_sect_size;\n\tu32 reserved[10];\n} __attribute__((packed, aligned(4)));\n\nstruct set_phy_profile_resp {\n\t__le32 tag;\n\t__le32 status;\n\t__le32 ppc_phyid;\n\t__le32 ppc_specific_rsp[12];\n} __attribute__((packed, aligned(4)));\n\nstruct ssp_coalesced_comp_resp {\n\t__le32 coal_cnt;\n\t__le32 tag0;\n\t__le32 ssp_tag0;\n\t__le32 tag1;\n\t__le32 ssp_tag1;\n\t__le32 add_tag_ssp_tag[10];\n} __attribute__((packed, aligned(4)));\n\n \n\n \nstruct SASProtocolTimerConfig {\n\t__le32 pageCode;\t\t\t \n\t__le32 MST_MSI;\t\t\t\t \n\t__le32 STP_SSP_MCT_TMO;\t\t\t \n\t__le32 STP_FRM_TMO;\t\t\t \n\t__le32 STP_IDLE_TMO;\t\t\t \n\t__le32 OPNRJT_RTRY_INTVL;\t\t \n\t__le32 Data_Cmd_OPNRJT_RTRY_TMO;\t \n\t__le32 Data_Cmd_OPNRJT_RTRY_THR;\t \n\t__le32 MAX_AIP;\t\t\t\t \n} __attribute__((packed, aligned(4)));\n\ntypedef struct SASProtocolTimerConfig SASProtocolTimerConfig_t;\n\n#define NDS_BITS 0x0F\n#define PDS_BITS 0xF0\n\n \n\n#define HW_EVENT_RESET_START\t\t\t0x01\n#define HW_EVENT_CHIP_RESET_COMPLETE\t\t0x02\n#define HW_EVENT_PHY_STOP_STATUS\t\t0x03\n#define HW_EVENT_SAS_PHY_UP\t\t\t0x04\n#define HW_EVENT_SATA_PHY_UP\t\t\t0x05\n#define HW_EVENT_SATA_SPINUP_HOLD\t\t0x06\n#define HW_EVENT_PHY_DOWN\t\t\t0x07\n#define HW_EVENT_PORT_INVALID\t\t\t0x08\n#define HW_EVENT_BROADCAST_CHANGE\t\t0x09\n#define HW_EVENT_PHY_ERROR\t\t\t0x0A\n#define HW_EVENT_BROADCAST_SES\t\t\t0x0B\n#define HW_EVENT_INBOUND_CRC_ERROR\t\t0x0C\n#define HW_EVENT_HARD_RESET_RECEIVED\t\t0x0D\n#define HW_EVENT_MALFUNCTION\t\t\t0x0E\n#define HW_EVENT_ID_FRAME_TIMEOUT\t\t0x0F\n#define HW_EVENT_BROADCAST_EXP\t\t\t0x10\n#define HW_EVENT_PHY_START_STATUS\t\t0x11\n#define HW_EVENT_LINK_ERR_INVALID_DWORD\t\t0x12\n#define HW_EVENT_LINK_ERR_DISPARITY_ERROR\t0x13\n#define HW_EVENT_LINK_ERR_CODE_VIOLATION\t0x14\n#define HW_EVENT_LINK_ERR_LOSS_OF_DWORD_SYNCH\t0x15\n#define HW_EVENT_LINK_ERR_PHY_RESET_FAILED\t0x16\n#define HW_EVENT_PORT_RECOVERY_TIMER_TMO\t0x17\n#define HW_EVENT_PORT_RECOVER\t\t\t0x18\n#define HW_EVENT_PORT_RESET_TIMER_TMO\t\t0x19\n#define HW_EVENT_PORT_RESET_COMPLETE\t\t0x20\n#define EVENT_BROADCAST_ASYNCH_EVENT\t\t0x21\n\n \n#define PORT_NOT_ESTABLISHED\t\t\t0x00\n#define PORT_VALID\t\t\t\t0x01\n#define PORT_LOSTCOMM\t\t\t\t0x02\n#define PORT_IN_RESET\t\t\t\t0x04\n#define PORT_3RD_PARTY_RESET\t\t\t0x07\n#define PORT_INVALID\t\t\t\t0x08\n\n \n\n#define IO_SUCCESS\t\t\t\t0x00\n#define IO_ABORTED\t\t\t\t0x01\n#define IO_OVERFLOW\t\t\t\t0x02\n#define IO_UNDERFLOW\t\t\t\t0x03\n#define IO_FAILED\t\t\t\t0x04\n#define IO_ABORT_RESET\t\t\t\t0x05\n#define IO_NOT_VALID\t\t\t\t0x06\n#define IO_NO_DEVICE\t\t\t\t0x07\n#define IO_ILLEGAL_PARAMETER\t\t\t0x08\n#define IO_LINK_FAILURE\t\t\t\t0x09\n#define IO_PROG_ERROR\t\t\t\t0x0A\n\n#define IO_EDC_IN_ERROR\t\t\t\t0x0B\n#define IO_EDC_OUT_ERROR\t\t\t0x0C\n#define IO_ERROR_HW_TIMEOUT\t\t\t0x0D\n#define IO_XFER_ERROR_BREAK\t\t\t0x0E\n#define IO_XFER_ERROR_PHY_NOT_READY\t\t0x0F\n#define IO_OPEN_CNX_ERROR_PROTOCOL_NOT_SUPPORTED\t0x10\n#define IO_OPEN_CNX_ERROR_ZONE_VIOLATION\t\t0x11\n#define IO_OPEN_CNX_ERROR_BREAK\t\t\t\t0x12\n#define IO_OPEN_CNX_ERROR_IT_NEXUS_LOSS\t\t\t0x13\n#define IO_OPEN_CNX_ERROR_BAD_DESTINATION\t\t0x14\n#define IO_OPEN_CNX_ERROR_CONNECTION_RATE_NOT_SUPPORTED\t0x15\n#define IO_OPEN_CNX_ERROR_STP_RESOURCES_BUSY\t\t0x16\n#define IO_OPEN_CNX_ERROR_WRONG_DESTINATION\t\t0x17\n \n#define IO_OPEN_CNX_ERROR_UNKNOWN_ERROR\t\t\t0x18\n#define IO_XFER_ERROR_NAK_RECEIVED\t\t\t0x19\n#define IO_XFER_ERROR_ACK_NAK_TIMEOUT\t\t\t0x1A\n#define IO_XFER_ERROR_PEER_ABORTED\t\t\t0x1B\n#define IO_XFER_ERROR_RX_FRAME\t\t\t\t0x1C\n#define IO_XFER_ERROR_DMA\t\t\t\t0x1D\n#define IO_XFER_ERROR_CREDIT_TIMEOUT\t\t\t0x1E\n#define IO_XFER_ERROR_SATA_LINK_TIMEOUT\t\t\t0x1F\n#define IO_XFER_ERROR_SATA\t\t\t\t0x20\n\n \n#define IO_XFER_ERROR_ABORTED_DUE_TO_SRST\t\t0x22\n#define IO_XFER_ERROR_REJECTED_NCQ_MODE\t\t\t0x21\n#define IO_XFER_ERROR_ABORTED_NCQ_MODE\t\t\t0x23\n#define IO_XFER_OPEN_RETRY_TIMEOUT\t\t\t0x24\n \n#define IO_XFER_SMP_RESP_CONNECTION_ERROR\t\t0x25\n#define IO_XFER_ERROR_UNEXPECTED_PHASE\t\t\t0x26\n#define IO_XFER_ERROR_XFER_RDY_OVERRUN\t\t\t0x27\n#define IO_XFER_ERROR_XFER_RDY_NOT_EXPECTED\t\t0x28\n#define IO_XFER_ERROR_CMD_ISSUE_ACK_NAK_TIMEOUT\t\t0x30\n\n \n#define IO_XFER_ERROR_CMD_ISSUE_BREAK_BEFORE_ACK_NAK\t0x31\n#define IO_XFER_ERROR_CMD_ISSUE_PHY_DOWN_BEFORE_ACK_NAK\t0x32\n\n#define IO_XFER_ERROR_OFFSET_MISMATCH\t\t\t0x34\n#define IO_XFER_ERROR_XFER_ZERO_DATA_LEN\t\t0x35\n#define IO_XFER_CMD_FRAME_ISSUED\t\t\t0x36\n#define IO_ERROR_INTERNAL_SMP_RESOURCE\t\t\t0x37\n#define IO_PORT_IN_RESET\t\t\t\t0x38\n#define IO_DS_NON_OPERATIONAL\t\t\t\t0x39\n#define IO_DS_IN_RECOVERY\t\t\t\t0x3A\n#define IO_TM_TAG_NOT_FOUND\t\t\t\t0x3B\n#define IO_XFER_PIO_SETUP_ERROR\t\t\t\t0x3C\n#define IO_SSP_EXT_IU_ZERO_LEN_ERROR\t\t\t0x3D\n#define IO_DS_IN_ERROR\t\t\t\t\t0x3E\n#define IO_OPEN_CNX_ERROR_HW_RESOURCE_BUSY\t\t0x3F\n#define IO_ABORT_IN_PROGRESS\t\t\t\t0x40\n#define IO_ABORT_DELAYED\t\t\t\t0x41\n#define IO_INVALID_LENGTH\t\t\t\t0x42\n\n \n\n#define IO_OPEN_CNX_ERROR_HW_RESOURCE_BUSY_ALT\t\t0x43\n#define IO_XFER_OPEN_RETRY_BACKOFF_THRESHOLD_REACHED\t0x44\n#define IO_OPEN_CNX_ERROR_IT_NEXUS_LOSS_OPEN_TMO\t0x45\n#define IO_OPEN_CNX_ERROR_IT_NEXUS_LOSS_NO_DEST\t\t0x46\n#define IO_OPEN_CNX_ERROR_IT_NEXUS_LOSS_OPEN_COLLIDE\t0x47\n#define IO_OPEN_CNX_ERROR_IT_NEXUS_LOSS_PATHWAY_BLOCKED\t0x48\n#define IO_DS_INVALID\t\t\t\t\t0x49\n#define IO_FATAL_ERROR\t\t\t\t\t0x51\n \n#define IO_XFER_ERR_LAST_PIO_DATAIN_CRC_ERR\t0x52\n#define IO_XFER_DMA_ACTIVATE_TIMEOUT\t\t0x53\n#define IO_XFER_ERROR_INTERNAL_CRC_ERROR\t0x54\n#define MPI_IO_RQE_BUSY_FULL\t\t\t0x55\n#define IO_XFER_ERR_EOB_DATA_OVERRUN\t\t0x56\n#define IO_XFER_ERROR_INVALID_SSP_RSP_FRAME\t0x57\n#define IO_OPEN_CNX_ERROR_OPEN_PREEMPTED\t0x58\n\n#define MPI_ERR_IO_RESOURCE_UNAVAILABLE\t\t0x1004\n#define MPI_ERR_ATAPI_DEVICE_BUSY\t\t0x1024\n\n#define IO_XFR_ERROR_DEK_KEY_CACHE_MISS\t\t0x2040\n \n#define IO_XFR_ERROR_DEK_KEY_TAG_MISMATCH\t0x2041\n#define IO_XFR_ERROR_CIPHER_MODE_INVALID\t0x2042\n \n#define IO_XFR_ERROR_DEK_IV_MISMATCH\t\t0x2043\n \n#define IO_XFR_ERROR_DEK_RAM_INTERFACE_ERROR\t0x2044\n \n#define IO_XFR_ERROR_INTERNAL_RAM\t\t0x2045\n \n#define IO_XFR_ERROR_DEK_INDEX_OUT_OF_BOUNDS0x2046\n\n \n#define IO_XFR_ERROR_DIF_MISMATCH\t\t\t0x3000\n#define IO_XFR_ERROR_DIF_APPLICATION_TAG_MISMATCH\t0x3001\n#define IO_XFR_ERROR_DIF_REFERENCE_TAG_MISMATCH\t\t0x3002\n#define IO_XFR_ERROR_DIF_CRC_MISMATCH\t\t\t0x3003\n\n \n#define OPR_MGMT_OP_NOT_SUPPORTED\t\t\t0x2060\n#define OPR_MGMT_MPI_ENC_ERR_OPR_PARAM_ILLEGAL\t\t0x2061\n#define OPR_MGMT_MPI_ENC_ERR_OPR_ID_NOT_FOUND\t\t0x2062\n#define OPR_MGMT_MPI_ENC_ERR_OPR_ROLE_NOT_MATCH\t\t0x2063\n#define OPR_MGMT_MPI_ENC_ERR_OPR_MAX_NUM_EXCEEDED\t0x2064\n#define OPR_MGMT_MPI_ENC_ERR_KEK_UNWRAP_FAIL\t\t0x2022\n#define OPR_MGMT_MPI_ENC_ERR_NVRAM_OPERATION_FAILURE\t0x2023\n \n\n \n#define IO_ERROR_UNKNOWN_GENERIC\t\t\t0x2023\n\n \n\n#define SPCv_MSGU_CFG_TABLE_UPDATE\t\t0x001\n#define SPCv_MSGU_CFG_TABLE_RESET\t\t0x002\n#define SPCv_MSGU_CFG_TABLE_FREEZE\t\t0x004\n#define SPCv_MSGU_CFG_TABLE_UNFREEZE\t\t0x008\n#define MSGU_IBDB_SET\t\t\t\t0x00\n#define MSGU_HOST_INT_STATUS\t\t\t0x08\n#define MSGU_HOST_INT_MASK\t\t\t0x0C\n#define MSGU_IOPIB_INT_STATUS\t\t\t0x18\n#define MSGU_IOPIB_INT_MASK\t\t\t0x1C\n#define MSGU_IBDB_CLEAR\t\t\t\t0x20\n\n#define MSGU_MSGU_CONTROL\t\t\t0x24\n#define MSGU_ODR\t\t\t\t0x20\n#define MSGU_ODCR\t\t\t\t0x28\n\n#define MSGU_ODMR\t\t\t\t0x30\n#define MSGU_ODMR_U\t\t\t\t0x34\n#define MSGU_ODMR_CLR\t\t\t\t0x38\n#define MSGU_ODMR_CLR_U\t\t\t\t0x3C\n#define MSGU_OD_RSVD\t\t\t\t0x40\n\n#define MSGU_SCRATCH_PAD_0\t\t\t0x44\n#define MSGU_SCRATCH_PAD_1\t\t\t0x48\n#define MSGU_SCRATCH_PAD_2\t\t\t0x4C\n#define MSGU_SCRATCH_PAD_3\t\t\t0x50\n#define MSGU_HOST_SCRATCH_PAD_0\t\t\t0x54\n#define MSGU_HOST_SCRATCH_PAD_1\t\t\t0x58\n#define MSGU_HOST_SCRATCH_PAD_2\t\t\t0x5C\n#define MSGU_HOST_SCRATCH_PAD_3\t\t\t0x60\n#define MSGU_HOST_SCRATCH_PAD_4\t\t\t0x64\n#define MSGU_HOST_SCRATCH_PAD_5\t\t\t0x68\n#define MSGU_SCRATCH_PAD_RSVD_0\t\t\t0x6C\n#define MSGU_SCRATCH_PAD_RSVD_1\t\t\t0x70\n\n#define MSGU_SCRATCHPAD1_RAAE_STATE_ERR(x) ((x & 0x3) == 0x2)\n#define MSGU_SCRATCHPAD1_ILA_STATE_ERR(x) (((x >> 2) & 0x3) == 0x2)\n#define MSGU_SCRATCHPAD1_BOOTLDR_STATE_ERR(x) ((((x >> 4) & 0x7) == 0x7) || \\\n\t\t\t\t\t\t(((x >> 4) & 0x7) == 0x4))\n#define MSGU_SCRATCHPAD1_IOP0_STATE_ERR(x) (((x >> 10) & 0x3) == 0x2)\n#define MSGU_SCRATCHPAD1_IOP1_STATE_ERR(x) (((x >> 12) & 0x3) == 0x2)\n#define MSGU_SCRATCHPAD1_STATE_FATAL_ERROR(x)  \\\n\t\t\t(MSGU_SCRATCHPAD1_RAAE_STATE_ERR(x) ||      \\\n\t\t\t MSGU_SCRATCHPAD1_ILA_STATE_ERR(x) ||       \\\n\t\t\t MSGU_SCRATCHPAD1_BOOTLDR_STATE_ERR(x) ||   \\\n\t\t\t MSGU_SCRATCHPAD1_IOP0_STATE_ERR(x) ||      \\\n\t\t\t MSGU_SCRATCHPAD1_IOP1_STATE_ERR(x))\n\n \n#define ODMR_MASK_ALL\t\t\t0xFFFFFFFF \n#define ODMR_CLEAR_ALL\t\t\t0\t \n \n#define ODCR_CLEAR_ALL\t\t\t0xFFFFFFFF  \n \n#define MSIX_TABLE_OFFSET\t\t0x2000\n#define MSIX_TABLE_ELEMENT_SIZE\t\t0x10\n#define MSIX_INTERRUPT_CONTROL_OFFSET\t0xC\n#define MSIX_TABLE_BASE\t\t\t(MSIX_TABLE_OFFSET + \\\n\t\t\t\t\tMSIX_INTERRUPT_CONTROL_OFFSET)\n#define MSIX_INTERRUPT_DISABLE\t\t0x1\n#define MSIX_INTERRUPT_ENABLE\t\t0x0\n\n \n#define SCRATCH_PAD_RAAE_READY\t\t0x3\n#define SCRATCH_PAD_ILA_READY\t\t0xC\n#define SCRATCH_PAD_BOOT_LOAD_SUCCESS\t0x0\n#define SCRATCH_PAD_IOP0_READY\t\t0xC00\n#define SCRATCH_PAD_IOP1_READY\t\t0x3000\n#define SCRATCH_PAD_MIPSALL_READY_16PORT\t(SCRATCH_PAD_IOP1_READY | \\\n\t\t\t\t\tSCRATCH_PAD_IOP0_READY | \\\n\t\t\t\t\tSCRATCH_PAD_ILA_READY | \\\n\t\t\t\t\tSCRATCH_PAD_RAAE_READY)\n#define SCRATCH_PAD_MIPSALL_READY_8PORT\t(SCRATCH_PAD_IOP0_READY | \\\n\t\t\t\t\tSCRATCH_PAD_ILA_READY | \\\n\t\t\t\t\tSCRATCH_PAD_RAAE_READY)\n\n \n#define SCRATCH_PAD1_BOOTSTATE_MASK\t\t0x70\t \n#define SCRATCH_PAD1_BOOTSTATE_SUCESS\t\t0x0\t \n#define SCRATCH_PAD1_BOOTSTATE_HDA_SEEPROM\t0x10\t \n#define SCRATCH_PAD1_BOOTSTATE_HDA_BOOTSTRAP\t0x20\t \n#define SCRATCH_PAD1_BOOTSTATE_HDA_SOFTRESET\t0x30\t \n#define SCRATCH_PAD1_BOOTSTATE_CRIT_ERROR\t0x40\t \n#define SCRATCH_PAD1_BOOTSTATE_R1\t\t0x50\t \n#define SCRATCH_PAD1_BOOTSTATE_R2\t\t0x60\t \n#define SCRATCH_PAD1_BOOTSTATE_FATAL\t\t0x70\t \n\n  \n#define SCRATCH_PAD2_POR\t\t0x00\t \n#define SCRATCH_PAD2_SFR\t\t0x01\t \n#define SCRATCH_PAD2_ERR\t\t0x02\t \n#define SCRATCH_PAD2_RDY\t\t0x03\t \n#define SCRATCH_PAD2_FWRDY_RST\t\t0x04\t \n#define SCRATCH_PAD2_IOPRDY_RST\t\t0x08\t \n#define SCRATCH_PAD2_STATE_MASK\t\t0xFFFFFFF4  \n#define SCRATCH_PAD2_RESERVED\t\t0x000003FC \n\n#define SCRATCH_PAD_ERROR_MASK\t\t0xFFFFFC00  \n#define SCRATCH_PAD_STATE_MASK\t\t0x00000003  \n\n \n#define NON_FATAL_SPBC_LBUS_ECC_ERR\t0x70000001\n#define NON_FATAL_BDMA_ERR\t\t0xE0000001\n#define NON_FATAL_THERM_OVERTEMP_ERR\t0x80000001\n\n \n#define MAIN_SIGNATURE_OFFSET\t\t0x00  \n#define MAIN_INTERFACE_REVISION\t\t0x04  \n#define MAIN_FW_REVISION\t\t0x08  \n#define MAIN_MAX_OUTSTANDING_IO_OFFSET\t0x0C  \n#define MAIN_MAX_SGL_OFFSET\t\t0x10  \n#define MAIN_CNTRL_CAP_OFFSET\t\t0x14  \n#define MAIN_GST_OFFSET\t\t\t0x18  \n#define MAIN_IBQ_OFFSET\t\t\t0x1C  \n#define MAIN_OBQ_OFFSET\t\t\t0x20  \n#define MAIN_IQNPPD_HPPD_OFFSET\t\t0x24  \n\n \n#define MAIN_EVENT_CRC_CHECK\t\t0x48  \n#define MAIN_EVENT_LOG_ADDR_HI\t\t0x50  \n#define MAIN_EVENT_LOG_ADDR_LO\t\t0x54  \n#define MAIN_EVENT_LOG_BUFF_SIZE\t0x58  \n#define MAIN_EVENT_LOG_OPTION\t\t0x5C  \n#define MAIN_PCS_EVENT_LOG_ADDR_HI\t0x60  \n#define MAIN_PCS_EVENT_LOG_ADDR_LO\t0x64  \n#define MAIN_PCS_EVENT_LOG_BUFF_SIZE\t0x68  \n#define MAIN_PCS_EVENT_LOG_OPTION\t0x6C  \n#define MAIN_FATAL_ERROR_INTERRUPT\t0x70  \n#define MAIN_FATAL_ERROR_RDUMP0_OFFSET\t0x74  \n#define MAIN_FATAL_ERROR_RDUMP0_LENGTH\t0x78  \n#define MAIN_FATAL_ERROR_RDUMP1_OFFSET\t0x7C  \n#define MAIN_FATAL_ERROR_RDUMP1_LENGTH\t0x80  \n#define MAIN_GPIO_LED_FLAGS_OFFSET\t0x84  \n#define MAIN_ANALOG_SETUP_OFFSET\t0x88  \n\n#define MAIN_INT_VECTOR_TABLE_OFFSET\t0x8C  \n#define MAIN_SAS_PHY_ATTR_TABLE_OFFSET\t0x90  \n#define MAIN_PORT_RECOVERY_TIMER\t0x94  \n#define MAIN_INT_REASSERTION_DELAY\t0x98  \n#define MAIN_MPI_ILA_RELEASE_TYPE\t0xA4  \n#define MAIN_MPI_INACTIVE_FW_VERSION\t0XB0  \n\n \n#define GST_GSTLEN_MPIS_OFFSET\t\t0x00\n#define GST_IQ_FREEZE_STATE0_OFFSET\t0x04\n#define GST_IQ_FREEZE_STATE1_OFFSET\t0x08\n#define GST_MSGUTCNT_OFFSET\t\t0x0C\n#define GST_IOPTCNT_OFFSET\t\t0x10\n \n#define GST_GPIO_INPUT_VAL\t\t0x38\n \n#define GST_RERRINFO_OFFSET0\t\t0x44\n#define GST_RERRINFO_OFFSET1\t\t0x48\n#define GST_RERRINFO_OFFSET2\t\t0x4c\n#define GST_RERRINFO_OFFSET3\t\t0x50\n#define GST_RERRINFO_OFFSET4\t\t0x54\n#define GST_RERRINFO_OFFSET5\t\t0x58\n#define GST_RERRINFO_OFFSET6\t\t0x5c\n#define GST_RERRINFO_OFFSET7\t\t0x60\n\n \n#define GST_MPI_STATE_UNINIT\t\t0x00\n#define GST_MPI_STATE_INIT\t\t0x01\n#define GST_MPI_STATE_TERMINATION\t0x02\n#define GST_MPI_STATE_ERROR\t\t0x03\n#define GST_MPI_STATE_MASK\t\t0x07\n\n \n\n#define PSPA_PHYSTATE0_OFFSET\t\t0x00  \n#define PSPA_OB_HW_EVENT_PID0_OFFSET\t0x04  \n#define PSPA_PHYSTATE1_OFFSET\t\t0x08  \n#define PSPA_OB_HW_EVENT_PID1_OFFSET\t0x0C  \n#define PSPA_PHYSTATE2_OFFSET\t\t0x10  \n#define PSPA_OB_HW_EVENT_PID2_OFFSET\t0x14  \n#define PSPA_PHYSTATE3_OFFSET\t\t0x18  \n#define PSPA_OB_HW_EVENT_PID3_OFFSET\t0x1C  \n#define PSPA_PHYSTATE4_OFFSET\t\t0x20  \n#define PSPA_OB_HW_EVENT_PID4_OFFSET\t0x24  \n#define PSPA_PHYSTATE5_OFFSET\t\t0x28  \n#define PSPA_OB_HW_EVENT_PID5_OFFSET\t0x2C  \n#define PSPA_PHYSTATE6_OFFSET\t\t0x30  \n#define PSPA_OB_HW_EVENT_PID6_OFFSET\t0x34  \n#define PSPA_PHYSTATE7_OFFSET\t\t0x38  \n#define PSPA_OB_HW_EVENT_PID7_OFFSET\t0x3C  \n#define PSPA_PHYSTATE8_OFFSET\t\t0x40  \n#define PSPA_OB_HW_EVENT_PID8_OFFSET\t0x44  \n#define PSPA_PHYSTATE9_OFFSET\t\t0x48  \n#define PSPA_OB_HW_EVENT_PID9_OFFSET\t0x4C  \n#define PSPA_PHYSTATE10_OFFSET\t\t0x50  \n#define PSPA_OB_HW_EVENT_PID10_OFFSET\t0x54  \n#define PSPA_PHYSTATE11_OFFSET\t\t0x58  \n#define PSPA_OB_HW_EVENT_PID11_OFFSET\t0x5C  \n#define PSPA_PHYSTATE12_OFFSET\t\t0x60  \n#define PSPA_OB_HW_EVENT_PID12_OFFSET\t0x64  \n#define PSPA_PHYSTATE13_OFFSET\t\t0x68  \n#define PSPA_OB_HW_EVENT_PID13_OFFSET\t0x6c  \n#define PSPA_PHYSTATE14_OFFSET\t\t0x70  \n#define PSPA_OB_HW_EVENT_PID14_OFFSET\t0x74  \n#define PSPA_PHYSTATE15_OFFSET\t\t0x78  \n#define PSPA_OB_HW_EVENT_PID15_OFFSET\t0x7c  \n \n\n \n#define IB_PROPERITY_OFFSET\t\t0x00\n#define IB_BASE_ADDR_HI_OFFSET\t\t0x04\n#define IB_BASE_ADDR_LO_OFFSET\t\t0x08\n#define IB_CI_BASE_ADDR_HI_OFFSET\t0x0C\n#define IB_CI_BASE_ADDR_LO_OFFSET\t0x10\n#define IB_PIPCI_BAR\t\t\t0x14\n#define IB_PIPCI_BAR_OFFSET\t\t0x18\n#define IB_RESERVED_OFFSET\t\t0x1C\n\n \n#define OB_PROPERITY_OFFSET\t\t0x00\n#define OB_BASE_ADDR_HI_OFFSET\t\t0x04\n#define OB_BASE_ADDR_LO_OFFSET\t\t0x08\n#define OB_PI_BASE_ADDR_HI_OFFSET\t0x0C\n#define OB_PI_BASE_ADDR_LO_OFFSET\t0x10\n#define OB_CIPCI_BAR\t\t\t0x14\n#define OB_CIPCI_BAR_OFFSET\t\t0x18\n#define OB_INTERRUPT_COALES_OFFSET\t0x1C\n#define OB_DYNAMIC_COALES_OFFSET\t0x20\n#define OB_PROPERTY_INT_ENABLE\t\t0x40000000\n\n#define MBIC_NMI_ENABLE_VPE0_IOP\t0x000418\n#define MBIC_NMI_ENABLE_VPE0_AAP1\t0x000418\n \n#define PCIE_EVENT_INTERRUPT_ENABLE\t0x003040\n#define PCIE_EVENT_INTERRUPT\t\t0x003044\n#define PCIE_ERROR_INTERRUPT_ENABLE\t0x003048\n#define PCIE_ERROR_INTERRUPT\t\t0x00304C\n\n \n#define SPC_REG_SOFT_RESET 0x00001000\n#define SPCv_NORMAL_RESET_VALUE\t\t0x1\n\n#define SPCv_SOFT_RESET_READ_MASK\t\t0xC0\n#define SPCv_SOFT_RESET_NO_RESET\t\t0x0\n#define SPCv_SOFT_RESET_NORMAL_RESET_OCCURED\t0x40\n#define SPCv_SOFT_RESET_HDA_MODE_OCCURED\t0x80\n#define SPCv_SOFT_RESET_CHIP_RESET_OCCURED\t0xC0\n\n \n#define SPC_SOFT_RESET_SIGNATURE\t0x252acbcd\n \n\n \n#define SPC_REG_RESET\t\t\t0x000000 \n\n \n#define SPC_REG_RESET_OSSP\t\t0x00000001\n#define SPC_REG_RESET_RAAE\t\t0x00000002\n#define SPC_REG_RESET_PCS_SPBC\t\t0x00000004\n#define SPC_REG_RESET_PCS_IOP_SS\t0x00000008\n#define SPC_REG_RESET_PCS_AAP1_SS\t0x00000010\n#define SPC_REG_RESET_PCS_AAP2_SS\t0x00000020\n#define SPC_REG_RESET_PCS_LM\t\t0x00000040\n#define SPC_REG_RESET_PCS\t\t0x00000080\n#define SPC_REG_RESET_GSM\t\t0x00000100\n#define SPC_REG_RESET_DDR2\t\t0x00010000\n#define SPC_REG_RESET_BDMA_CORE\t\t0x00020000\n#define SPC_REG_RESET_BDMA_SXCBI\t0x00040000\n#define SPC_REG_RESET_PCIE_AL_SXCBI\t0x00080000\n#define SPC_REG_RESET_PCIE_PWR\t\t0x00100000\n#define SPC_REG_RESET_PCIE_SFT\t\t0x00200000\n#define SPC_REG_RESET_PCS_SXCBI\t\t0x00400000\n#define SPC_REG_RESET_LMS_SXCBI\t\t0x00800000\n#define SPC_REG_RESET_PMIC_SXCBI\t0x01000000\n#define SPC_REG_RESET_PMIC_CORE\t\t0x02000000\n#define SPC_REG_RESET_PCIE_PC_SXCBI\t0x04000000\n#define SPC_REG_RESET_DEVICE\t\t0x80000000\n\n \n#define SPCV_IBW_AXI_TRANSLATION_LOW\t0x001010\n\n#define MBIC_AAP1_ADDR_BASE\t\t0x060000\n#define MBIC_IOP_ADDR_BASE\t\t0x070000\n#define GSM_ADDR_BASE\t\t\t0x0700000\n \n#define GSM_CONFIG_RESET\t\t0x00000000\n#define RAM_ECC_DB_ERR\t\t\t0x00000018\n#define GSM_READ_ADDR_PARITY_INDIC\t0x00000058\n#define GSM_WRITE_ADDR_PARITY_INDIC\t0x00000060\n#define GSM_WRITE_DATA_PARITY_INDIC\t0x00000068\n#define GSM_READ_ADDR_PARITY_CHECK\t0x00000038\n#define GSM_WRITE_ADDR_PARITY_CHECK\t0x00000040\n#define GSM_WRITE_DATA_PARITY_CHECK\t0x00000048\n\n#define RB6_ACCESS_REG\t\t\t0x6A0000\n#define HDAC_EXEC_CMD\t\t\t0x0002\n#define HDA_C_PA\t\t\t0xcb\n#define HDA_SEQ_ID_BITS\t\t\t0x00ff0000\n#define HDA_GSM_OFFSET_BITS\t\t0x00FFFFFF\n#define HDA_GSM_CMD_OFFSET_BITS\t\t0x42C0\n#define HDA_GSM_RSP_OFFSET_BITS\t\t0x42E0\n\n#define MBIC_AAP1_ADDR_BASE\t\t0x060000\n#define MBIC_IOP_ADDR_BASE\t\t0x070000\n#define GSM_ADDR_BASE\t\t\t0x0700000\n#define SPC_TOP_LEVEL_ADDR_BASE\t\t0x000000\n#define GSM_CONFIG_RESET_VALUE\t\t0x00003b00\n#define GPIO_ADDR_BASE\t\t\t0x00090000\n#define GPIO_GPIO_0_0UTPUT_CTL_OFFSET\t0x0000010c\n\n \n#define SPC_RB6_OFFSET\t\t\t0x80C0\n \n#define RB6_MAGIC_NUMBER_RST\t\t0x1234\n\n \n#define DEVREG_SUCCESS\t\t\t\t\t0x00\n#define DEVREG_FAILURE_OUT_OF_RESOURCE\t\t\t0x01\n#define DEVREG_FAILURE_DEVICE_ALREADY_REGISTERED\t0x02\n#define DEVREG_FAILURE_INVALID_PHY_ID\t\t\t0x03\n#define DEVREG_FAILURE_PHY_ID_ALREADY_REGISTERED\t0x04\n#define DEVREG_FAILURE_PORT_ID_OUT_OF_RANGE\t\t0x05\n#define DEVREG_FAILURE_PORT_NOT_VALID_STATE\t\t0x06\n#define DEVREG_FAILURE_DEVICE_TYPE_NOT_VALID\t\t0x07\n\n\n#define MEMBASE_II_SHIFT_REGISTER       0x1010\n#endif\n\n \n#define FW_READY_INTERVAL\t20\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}