/* Quartus II 32-bit Version 12.1 Build 177 11/07/2012 SJ Web Edition */
JedecChain;
	FileRevision(JESD32A);
	DefaultMfr(6E);

	P ActionCode(Cfg)
		Device PartName(EP3C16F484) Path("/home/alhaytham/fpgaQuartus/Labs/Lab2/output_files/") File("Uni_Shift_Reg.sof") MfrSpec(OpMask(1));

ChainEnd;

AlteraBegin;
	ChainType(JTAG);
AlteraEnd;
