{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1733620527051 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733620527052 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec  7 18:15:26 2024 " "Processing started: Sat Dec  7 18:15:26 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733620527052 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733620527052 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off final_project -c de10nano_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off final_project -c de10nano_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733620527052 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1733620534187 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1733620534188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de10nano_top-de10nano_arch " "Found design unit 1: de10nano_top-de10nano_arch" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 198 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733620547615 ""} { "Info" "ISGN_ENTITY_NAME" "1 de10nano_top " "Found entity 1: de10nano_top" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733620547615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733620547615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/soc_system.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system/synthesis/soc_system.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 soc_system-rtl " "Found design unit 1: soc_system-rtl" {  } { { "soc_system/synthesis/soc_system.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/soc_system.vhd" 87 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733620547619 ""} { "Info" "ISGN_ENTITY_NAME" "1 soc_system " "Found entity 1: soc_system" {  } { { "soc_system/synthesis/soc_system.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/soc_system.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733620547619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733620547619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "soc_system/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733620547621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733620547621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "soc_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733620547623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733620547623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0 " "Found entity 1: soc_system_mm_interconnect_0" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733620547630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733620547630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733620547631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733620547631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733620547632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733620547632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_mux " "Found entity 1: soc_system_mm_interconnect_0_rsp_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733620547634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733620547634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733620547636 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733620547636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733620547636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_demux " "Found entity 1: soc_system_mm_interconnect_0_rsp_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733620547637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733620547637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_mux " "Found entity 1: soc_system_mm_interconnect_0_cmd_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733620547639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733620547639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_demux " "Found entity 1: soc_system_mm_interconnect_0_cmd_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733620547640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733620547640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733620547641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733620547641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733620547642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733620547642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733620547647 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733620547647 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733620547647 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733620547647 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733620547647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733620547647 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1733620547654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733620547655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733620547655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "soc_system/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733620547657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733620547657 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1733620547658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733620547659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733620547659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "soc_system/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733620547660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733620547660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733620547662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733620547662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733620547663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733620547663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733620547665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733620547665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733620547668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733620547668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733620547669 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733620547669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733620547669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733620547673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733620547673 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1733620547673 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1733620547674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_002_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733620547674 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_002 " "Found entity 2: soc_system_mm_interconnect_0_router_002" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733620547674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733620547674 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1733620547675 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1733620547675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733620547676 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router " "Found entity 2: soc_system_mm_interconnect_0_router" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733620547676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733620547676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733620547682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733620547682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733620547684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733620547684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733620547687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733620547687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733620547689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733620547689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/pwm_rgb_led.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system/synthesis/submodules/pwm_rgb_led.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pwm_rgb_led-pwm_rgb_led_arch " "Found design unit 1: pwm_rgb_led-pwm_rgb_led_arch" {  } { { "soc_system/synthesis/submodules/pwm_rgb_led.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/pwm_rgb_led.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733620547690 ""} { "Info" "ISGN_ENTITY_NAME" "1 pwm_rgb_led " "Found entity 1: pwm_rgb_led" {  } { { "soc_system/synthesis/submodules/pwm_rgb_led.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/pwm_rgb_led.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733620547690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733620547690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/pwm_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system/synthesis/submodules/pwm_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pwm_controller-pwm_controller_arch " "Found design unit 1: pwm_controller-pwm_controller_arch" {  } { { "soc_system/synthesis/submodules/pwm_controller.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/pwm_controller.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733620547691 ""} { "Info" "ISGN_ENTITY_NAME" "1 pwm_controller " "Found entity 1: pwm_controller" {  } { { "soc_system/synthesis/submodules/pwm_controller.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/pwm_controller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733620547691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733620547691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/lcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system/synthesis/submodules/lcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd-lcd_arch " "Found design unit 1: lcd-lcd_arch" {  } { { "soc_system/synthesis/submodules/lcd.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/lcd.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733620547692 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd " "Found entity 1: lcd" {  } { { "soc_system/synthesis/submodules/lcd.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/lcd.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733620547692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733620547692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/keyboard.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system/synthesis/submodules/keyboard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keyboard-keyboard_arch " "Found design unit 1: keyboard-keyboard_arch" {  } { { "soc_system/synthesis/submodules/keyboard.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/keyboard.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733620547694 ""} { "Info" "ISGN_ENTITY_NAME" "1 keyboard " "Found entity 1: keyboard" {  } { { "soc_system/synthesis/submodules/keyboard.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/keyboard.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733620547694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733620547694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/async_conditioner.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system/synthesis/submodules/async_conditioner.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 async_conditioner-async_conditioner_arch " "Found design unit 1: async_conditioner-async_conditioner_arch" {  } { { "soc_system/synthesis/submodules/async_conditioner.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/async_conditioner.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733620547695 ""} { "Info" "ISGN_ENTITY_NAME" "1 async_conditioner " "Found entity 1: async_conditioner" {  } { { "soc_system/synthesis/submodules/async_conditioner.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/async_conditioner.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733620547695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733620547695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/debouncer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system/synthesis/submodules/debouncer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debouncer-debouncer_arch " "Found design unit 1: debouncer-debouncer_arch" {  } { { "soc_system/synthesis/submodules/debouncer.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/debouncer.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733620547696 ""} { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "soc_system/synthesis/submodules/debouncer.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/debouncer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733620547696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733620547696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/one_pulse.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system/synthesis/submodules/one_pulse.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 one_pulse-one_pulse_arch " "Found design unit 1: one_pulse-one_pulse_arch" {  } { { "soc_system/synthesis/submodules/one_pulse.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/one_pulse.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733620547697 ""} { "Info" "ISGN_ENTITY_NAME" "1 one_pulse " "Found entity 1: one_pulse" {  } { { "soc_system/synthesis/submodules/one_pulse.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/one_pulse.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733620547697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733620547697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/synchronizer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system/synthesis/submodules/synchronizer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 synchronizer-synchronizer_arch " "Found design unit 1: synchronizer-synchronizer_arch" {  } { { "soc_system/synthesis/submodules/synchronizer.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/synchronizer.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733620547698 ""} { "Info" "ISGN_ENTITY_NAME" "1 synchronizer " "Found entity 1: synchronizer" {  } { { "soc_system/synthesis/submodules/synchronizer.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/synchronizer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733620547698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733620547698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps " "Found entity 1: soc_system_hps" {  } { { "soc_system/synthesis/submodules/soc_system_hps.v" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/soc_system_hps.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733620547700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733620547700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_hps_io " "Found entity 1: soc_system_hps_hps_io" {  } { { "soc_system/synthesis/submodules/soc_system_hps_hps_io.v" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/soc_system_hps_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733620547701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733620547701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733620547705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733620547705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733620547706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733620547706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733620547707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733620547707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733620547709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733620547709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0.sv" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733620547711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733620547711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733620547712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733620547712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733620547714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733620547714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733620547716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733620547716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733620547717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733620547717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733620547718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733620547718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733620547720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733620547720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733620547722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733620547722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733620547723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733620547723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733620547724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733620547724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733620547728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733620547728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733620547785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733620547785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733620547794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733620547794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733620547802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733620547802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733620547803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733620547803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_hps_io_border " "Found entity 1: soc_system_hps_hps_io_border" {  } { { "soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sv" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733620547805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733620547805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_fpga_interfaces " "Found entity 1: soc_system_hps_fpga_interfaces" {  } { { "soc_system/synthesis/submodules/soc_system_hps_fpga_interfaces.sv" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/soc_system_hps_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733620547807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733620547807 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733620547814 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "de10nano_top " "Elaborating entity \"de10nano_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1733620547993 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "hdmi_tx_clk de10nano_top.vhd(45) " "VHDL Signal Declaration warning at de10nano_top.vhd(45): used implicit default value for signal \"hdmi_tx_clk\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 45 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1733620547996 "|de10nano_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "hdmi_tx_d de10nano_top.vhd(46) " "VHDL Signal Declaration warning at de10nano_top.vhd(46): used implicit default value for signal \"hdmi_tx_d\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 46 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1733620547996 "|de10nano_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "hdmi_tx_de de10nano_top.vhd(47) " "VHDL Signal Declaration warning at de10nano_top.vhd(47): used implicit default value for signal \"hdmi_tx_de\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1733620547996 "|de10nano_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "hdmi_tx_hs de10nano_top.vhd(48) " "VHDL Signal Declaration warning at de10nano_top.vhd(48): used implicit default value for signal \"hdmi_tx_hs\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1733620547996 "|de10nano_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "hdmi_tx_vs de10nano_top.vhd(50) " "VHDL Signal Declaration warning at de10nano_top.vhd(50): used implicit default value for signal \"hdmi_tx_vs\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 50 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1733620547996 "|de10nano_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "adc_convst de10nano_top.vhd(191) " "VHDL Signal Declaration warning at de10nano_top.vhd(191): used implicit default value for signal \"adc_convst\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 191 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1733620547996 "|de10nano_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "adc_sck de10nano_top.vhd(192) " "VHDL Signal Declaration warning at de10nano_top.vhd(192): used implicit default value for signal \"adc_sck\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 192 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1733620547997 "|de10nano_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "adc_sdi de10nano_top.vhd(193) " "VHDL Signal Declaration warning at de10nano_top.vhd(193): used implicit default value for signal \"adc_sdi\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 193 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1733620547997 "|de10nano_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "columns de10nano_top.vhd(293) " "VHDL Signal Declaration warning at de10nano_top.vhd(293): used implicit default value for signal \"columns\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 293 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1733620547997 "|de10nano_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system soc_system:u0 " "Elaborating entity \"soc_system\" for hierarchy \"soc_system:u0\"" {  } { { "../../hdl/de10nano_top.vhd" "u0" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733620548000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps soc_system:u0\|soc_system_hps:hps " "Elaborating entity \"soc_system_hps\" for hierarchy \"soc_system:u0\|soc_system_hps:hps\"" {  } { { "soc_system/synthesis/soc_system.vhd" "hps" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/soc_system.vhd" 425 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733620548018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_fpga_interfaces soc_system:u0\|soc_system_hps:hps\|soc_system_hps_fpga_interfaces:fpga_interfaces " "Elaborating entity \"soc_system_hps_fpga_interfaces\" for hierarchy \"soc_system:u0\|soc_system_hps:hps\|soc_system_hps_fpga_interfaces:fpga_interfaces\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps.v" "fpga_interfaces" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/soc_system_hps.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733620548028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_hps_io soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io " "Elaborating entity \"soc_system_hps_hps_io\" for hierarchy \"soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps.v" "hps_io" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/soc_system_hps.v" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733620548040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_hps_io_border soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border " "Elaborating entity \"soc_system_hps_hps_io_border\" for hierarchy \"soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_hps_io.v" "border" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/soc_system_hps_hps_io.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733620548051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sv" "hps_sdram_inst" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sv" 398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733620548057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "pll" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733620548064 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733620548065 "|de10nano_top|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1733620548065 "|de10nano_top|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "p0" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733620548067 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0.sv" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733620548075 "|de10nano_top|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0.sv" "umemphy" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733620548078 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1733620548086 "|de10nano_top|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733620548086 "|de10nano_top|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1733620548086 "|de10nano_top|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1733620548086 "|de10nano_top|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733620548089 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733620548091 "|de10nano_top|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733620548091 "|de10nano_top|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733620548093 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..140\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..140\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1733620548099 "|de10nano_top|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[107..104\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[107..104\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1733620548099 "|de10nano_top|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[71..68\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[71..68\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1733620548099 "|de10nano_top|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[35..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1733620548099 "|de10nano_top|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733620548101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733620548191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733620548212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733620548220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733620548230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733620548273 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733620548274 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733620548275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733620548275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733620548275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733620548275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733620548275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733620548275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733620548275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733620548275 ""}  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733620548275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/db/ddio_out_uqe.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733620548335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733620548335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733620548336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733620548342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733620548349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733620548353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "seq" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733620548508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "c0" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733620548517 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733620548525 "|de10nano_top|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733620548525 "|de10nano_top|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733620548526 "|de10nano_top|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733620548526 "|de10nano_top|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733620548526 "|de10nano_top|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733620548526 "|de10nano_top|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "oct" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733620548530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "dll" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733620548534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard soc_system:u0\|keyboard:keyboard_0 " "Elaborating entity \"keyboard\" for hierarchy \"soc_system:u0\|keyboard:keyboard_0\"" {  } { { "soc_system/synthesis/soc_system.vhd" "keyboard_0" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/soc_system.vhd" 535 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733620548538 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "kb_buffer keyboard.vhd(27) " "VHDL Signal Declaration warning at keyboard.vhd(27): used implicit default value for signal \"kb_buffer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "soc_system/synthesis/submodules/keyboard.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/keyboard.vhd" 27 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1733620548540 "|de10nano_top|soc_system:u0|keyboard:keyboard_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "col_db keyboard.vhd(31) " "Verilog HDL or VHDL warning at keyboard.vhd(31): object \"col_db\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/keyboard.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/keyboard.vhd" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733620548540 "|de10nano_top|soc_system:u0|keyboard:keyboard_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "async_conditioner soc_system:u0\|keyboard:keyboard_0\|async_conditioner:ASYNC_6 " "Elaborating entity \"async_conditioner\" for hierarchy \"soc_system:u0\|keyboard:keyboard_0\|async_conditioner:ASYNC_6\"" {  } { { "soc_system/synthesis/submodules/keyboard.vhd" "ASYNC_6" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/keyboard.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733620548541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synchronizer soc_system:u0\|keyboard:keyboard_0\|async_conditioner:ASYNC_6\|synchronizer:SYNCHRONIZER_COMP " "Elaborating entity \"synchronizer\" for hierarchy \"soc_system:u0\|keyboard:keyboard_0\|async_conditioner:ASYNC_6\|synchronizer:SYNCHRONIZER_COMP\"" {  } { { "soc_system/synthesis/submodules/async_conditioner.vhd" "SYNCHRONIZER_COMP" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/async_conditioner.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733620548543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer soc_system:u0\|keyboard:keyboard_0\|async_conditioner:ASYNC_6\|debouncer:DEBOUNCER_COMP " "Elaborating entity \"debouncer\" for hierarchy \"soc_system:u0\|keyboard:keyboard_0\|async_conditioner:ASYNC_6\|debouncer:DEBOUNCER_COMP\"" {  } { { "soc_system/synthesis/submodules/async_conditioner.vhd" "DEBOUNCER_COMP" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/async_conditioner.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733620548547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_pulse soc_system:u0\|keyboard:keyboard_0\|async_conditioner:ASYNC_6\|one_pulse:ONE_PULSE_COMP " "Elaborating entity \"one_pulse\" for hierarchy \"soc_system:u0\|keyboard:keyboard_0\|async_conditioner:ASYNC_6\|one_pulse:ONE_PULSE_COMP\"" {  } { { "soc_system/synthesis/submodules/async_conditioner.vhd" "ONE_PULSE_COMP" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/async_conditioner.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733620548550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd soc_system:u0\|lcd:lcd_0 " "Elaborating entity \"lcd\" for hierarchy \"soc_system:u0\|lcd:lcd_0\"" {  } { { "soc_system/synthesis/soc_system.vhd" "lcd_0" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/soc_system.vhd" 549 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733620548588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm_rgb_led soc_system:u0\|pwm_rgb_led:pwm_rgb_led_0 " "Elaborating entity \"pwm_rgb_led\" for hierarchy \"soc_system:u0\|pwm_rgb_led:pwm_rgb_led_0\"" {  } { { "soc_system/synthesis/soc_system.vhd" "pwm_rgb_led_0" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/soc_system.vhd" 562 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733620548592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm_controller soc_system:u0\|pwm_rgb_led:pwm_rgb_led_0\|pwm_controller:RED_CONTROL " "Elaborating entity \"pwm_controller\" for hierarchy \"soc_system:u0\|pwm_rgb_led:pwm_rgb_led_0\|pwm_controller:RED_CONTROL\"" {  } { { "soc_system/synthesis/submodules/pwm_rgb_led.vhd" "RED_CONTROL" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/pwm_rgb_led.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733620548597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"soc_system_mm_interconnect_0\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "soc_system/synthesis/soc_system.vhd" "mm_interconnect_0" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/soc_system.vhd" 575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733620548604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pwm_rgb_led_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pwm_rgb_led_0_avalon_slave_0_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "pwm_rgb_led_0_avalon_slave_0_translator" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 421 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733620548632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "hps_h2f_lw_axi_master_agent" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 677 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733620548640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733620548646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pwm_rgb_led_0_avalon_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pwm_rgb_led_0_avalon_slave_0_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "pwm_rgb_led_0_avalon_slave_0_agent" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 761 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733620548650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pwm_rgb_led_0_avalon_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pwm_rgb_led_0_avalon_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733620548654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pwm_rgb_led_0_avalon_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pwm_rgb_led_0_avalon_slave_0_agent_rsp_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "pwm_rgb_led_0_avalon_slave_0_agent_rsp_fifo" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733620548658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pwm_rgb_led_0_avalon_slave_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pwm_rgb_led_0_avalon_slave_0_agent_rdata_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "pwm_rgb_led_0_avalon_slave_0_agent_rdata_fifo" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 843 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733620548664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router " "Elaborating entity \"soc_system_mm_interconnect_0_router\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733620548682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\|soc_system_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\|soc_system_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733620548686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_002 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"soc_system_mm_interconnect_0_router_002\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router_002" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733620548691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_002_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002\|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_002_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002\|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733620548694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_wr_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_wr_limiter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "hps_h2f_lw_axi_master_wr_limiter" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733620548702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pwm_rgb_led_0_avalon_slave_0_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pwm_rgb_led_0_avalon_slave_0_burst_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "pwm_rgb_led_0_avalon_slave_0_burst_adapter" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733620548708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pwm_rgb_led_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pwm_rgb_led_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733620548712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pwm_rgb_led_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pwm_rgb_led_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733620548718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pwm_rgb_led_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pwm_rgb_led_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733620548721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pwm_rgb_led_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pwm_rgb_led_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733620548723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pwm_rgb_led_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pwm_rgb_led_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733620548726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pwm_rgb_led_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pwm_rgb_led_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733620548730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_demux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_demux" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733620548819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_mux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_mux" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1586 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733620548824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" "arb" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733620548828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733620548831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_demux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "rsp_demux" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1655 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733620548841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_mux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "rsp_mux" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1730 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733620548846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733620548852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733620548854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_avalon_st_adapter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"soc_system_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1788 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733620548863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733620548865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller soc_system:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"soc_system:u0\|altera_reset_controller:rst_controller\"" {  } { { "soc_system/synthesis/soc_system.vhd" "rst_controller" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/soc_system.vhd" 633 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733620548873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer soc_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"soc_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "soc_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733620548876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer soc_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"soc_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "soc_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733620548880 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "32 " "32 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1733620555149 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "gpio_1\[0\] " "Inserted always-enabled tri-state buffer between \"gpio_1\[0\]\" and its non-tri-state driver." {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 178 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1733620555261 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "gpio_1\[1\] " "Inserted always-enabled tri-state buffer between \"gpio_1\[1\]\" and its non-tri-state driver." {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 178 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1733620555261 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "gpio_1\[2\] " "Inserted always-enabled tri-state buffer between \"gpio_1\[2\]\" and its non-tri-state driver." {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 178 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1733620555261 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "gpio_1\[3\] " "Inserted always-enabled tri-state buffer between \"gpio_1\[3\]\" and its non-tri-state driver." {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 178 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1733620555261 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "gpio_1\[4\] " "Inserted always-enabled tri-state buffer between \"gpio_1\[4\]\" and its non-tri-state driver." {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 178 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1733620555261 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "gpio_1\[5\] " "Inserted always-enabled tri-state buffer between \"gpio_1\[5\]\" and its non-tri-state driver." {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 178 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1733620555261 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "gpio_1\[10\] " "Inserted always-enabled tri-state buffer between \"gpio_1\[10\]\" and its non-tri-state driver." {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 178 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1733620555261 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "gpio_1\[11\] " "Inserted always-enabled tri-state buffer between \"gpio_1\[11\]\" and its non-tri-state driver." {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 178 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1733620555261 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "gpio_1\[12\] " "Inserted always-enabled tri-state buffer between \"gpio_1\[12\]\" and its non-tri-state driver." {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 178 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1733620555261 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "gpio_1\[13\] " "Inserted always-enabled tri-state buffer between \"gpio_1\[13\]\" and its non-tri-state driver." {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 178 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1733620555261 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "gpio_1\[16\] " "Inserted always-enabled tri-state buffer between \"gpio_1\[16\]\" and its non-tri-state driver." {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 178 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1733620555261 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "gpio_1\[18\] " "Inserted always-enabled tri-state buffer between \"gpio_1\[18\]\" and its non-tri-state driver." {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 178 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1733620555261 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "gpio_1\[20\] " "Inserted always-enabled tri-state buffer between \"gpio_1\[20\]\" and its non-tri-state driver." {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 178 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1733620555261 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1733620555261 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_0\[28\] " "bidirectional pin \"gpio_0\[28\]\" has no driver" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 177 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1733620555261 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_0\[29\] " "bidirectional pin \"gpio_0\[29\]\" has no driver" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 177 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1733620555261 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_0\[30\] " "bidirectional pin \"gpio_0\[30\]\" has no driver" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 177 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1733620555261 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_0\[31\] " "bidirectional pin \"gpio_0\[31\]\" has no driver" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 177 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1733620555261 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_0\[32\] " "bidirectional pin \"gpio_0\[32\]\" has no driver" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 177 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1733620555261 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_0\[33\] " "bidirectional pin \"gpio_0\[33\]\" has no driver" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 177 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1733620555261 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_0\[34\] " "bidirectional pin \"gpio_0\[34\]\" has no driver" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 177 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1733620555261 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hdmi_i2c_scl " "bidirectional pin \"hdmi_i2c_scl\" has no driver" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 39 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1733620555261 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hdmi_i2c_sda " "bidirectional pin \"hdmi_i2c_sda\" has no driver" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1733620555261 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hdmi_i2s " "bidirectional pin \"hdmi_i2s\" has no driver" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 41 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1733620555261 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hdmi_lrclk " "bidirectional pin \"hdmi_lrclk\" has no driver" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1733620555261 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hdmi_mclk " "bidirectional pin \"hdmi_mclk\" has no driver" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 43 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1733620555261 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hdmi_sclk " "bidirectional pin \"hdmi_sclk\" has no driver" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 44 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1733620555261 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_0\[0\] " "bidirectional pin \"gpio_0\[0\]\" has no driver" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 177 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1733620555261 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_0\[1\] " "bidirectional pin \"gpio_0\[1\]\" has no driver" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 177 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1733620555261 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_0\[2\] " "bidirectional pin \"gpio_0\[2\]\" has no driver" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 177 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1733620555261 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_0\[3\] " "bidirectional pin \"gpio_0\[3\]\" has no driver" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 177 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1733620555261 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_0\[4\] " "bidirectional pin \"gpio_0\[4\]\" has no driver" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 177 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1733620555261 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_0\[5\] " "bidirectional pin \"gpio_0\[5\]\" has no driver" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 177 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1733620555261 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_0\[6\] " "bidirectional pin \"gpio_0\[6\]\" has no driver" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 177 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1733620555261 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_0\[7\] " "bidirectional pin \"gpio_0\[7\]\" has no driver" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 177 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1733620555261 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_0\[8\] " "bidirectional pin \"gpio_0\[8\]\" has no driver" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 177 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1733620555261 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_0\[9\] " "bidirectional pin \"gpio_0\[9\]\" has no driver" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 177 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1733620555261 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_0\[10\] " "bidirectional pin \"gpio_0\[10\]\" has no driver" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 177 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1733620555261 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_0\[11\] " "bidirectional pin \"gpio_0\[11\]\" has no driver" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 177 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1733620555261 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_0\[12\] " "bidirectional pin \"gpio_0\[12\]\" has no driver" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 177 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1733620555261 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_0\[13\] " "bidirectional pin \"gpio_0\[13\]\" has no driver" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 177 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1733620555261 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_0\[14\] " "bidirectional pin \"gpio_0\[14\]\" has no driver" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 177 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1733620555261 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_0\[15\] " "bidirectional pin \"gpio_0\[15\]\" has no driver" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 177 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1733620555261 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_0\[16\] " "bidirectional pin \"gpio_0\[16\]\" has no driver" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 177 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1733620555261 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_0\[17\] " "bidirectional pin \"gpio_0\[17\]\" has no driver" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 177 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1733620555261 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_0\[18\] " "bidirectional pin \"gpio_0\[18\]\" has no driver" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 177 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1733620555261 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_0\[19\] " "bidirectional pin \"gpio_0\[19\]\" has no driver" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 177 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1733620555261 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_0\[20\] " "bidirectional pin \"gpio_0\[20\]\" has no driver" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 177 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1733620555261 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_0\[21\] " "bidirectional pin \"gpio_0\[21\]\" has no driver" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 177 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1733620555261 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_0\[22\] " "bidirectional pin \"gpio_0\[22\]\" has no driver" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 177 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1733620555261 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_0\[23\] " "bidirectional pin \"gpio_0\[23\]\" has no driver" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 177 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1733620555261 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_0\[24\] " "bidirectional pin \"gpio_0\[24\]\" has no driver" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 177 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1733620555261 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_0\[25\] " "bidirectional pin \"gpio_0\[25\]\" has no driver" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 177 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1733620555261 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_0\[26\] " "bidirectional pin \"gpio_0\[26\]\" has no driver" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 177 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1733620555261 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_0\[27\] " "bidirectional pin \"gpio_0\[27\]\" has no driver" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 177 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1733620555261 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_0\[35\] " "bidirectional pin \"gpio_0\[35\]\" has no driver" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 177 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1733620555261 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "arduino_io\[0\] " "bidirectional pin \"arduino_io\[0\]\" has no driver" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 184 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1733620555261 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "arduino_io\[1\] " "bidirectional pin \"arduino_io\[1\]\" has no driver" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 184 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1733620555261 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "arduino_io\[2\] " "bidirectional pin \"arduino_io\[2\]\" has no driver" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 184 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1733620555261 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "arduino_io\[3\] " "bidirectional pin \"arduino_io\[3\]\" has no driver" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 184 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1733620555261 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "arduino_io\[4\] " "bidirectional pin \"arduino_io\[4\]\" has no driver" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 184 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1733620555261 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "arduino_io\[5\] " "bidirectional pin \"arduino_io\[5\]\" has no driver" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 184 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1733620555261 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "arduino_io\[6\] " "bidirectional pin \"arduino_io\[6\]\" has no driver" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 184 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1733620555261 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "arduino_io\[7\] " "bidirectional pin \"arduino_io\[7\]\" has no driver" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 184 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1733620555261 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "arduino_io\[8\] " "bidirectional pin \"arduino_io\[8\]\" has no driver" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 184 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1733620555261 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "arduino_io\[9\] " "bidirectional pin \"arduino_io\[9\]\" has no driver" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 184 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1733620555261 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "arduino_io\[10\] " "bidirectional pin \"arduino_io\[10\]\" has no driver" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 184 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1733620555261 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "arduino_io\[11\] " "bidirectional pin \"arduino_io\[11\]\" has no driver" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 184 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1733620555261 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "arduino_io\[12\] " "bidirectional pin \"arduino_io\[12\]\" has no driver" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 184 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1733620555261 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "arduino_io\[13\] " "bidirectional pin \"arduino_io\[13\]\" has no driver" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 184 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1733620555261 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "arduino_io\[14\] " "bidirectional pin \"arduino_io\[14\]\" has no driver" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 184 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1733620555261 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "arduino_io\[15\] " "bidirectional pin \"arduino_io\[15\]\" has no driver" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 184 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1733620555261 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "arduino_reset_n " "bidirectional pin \"arduino_reset_n\" has no driver" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 185 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1733620555261 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1733620555261 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "gpio_1\[6\] GND pin " "The pin \"gpio_1\[6\]\" is fed by GND" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 178 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1733620555263 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "gpio_1\[7\] GND pin " "The pin \"gpio_1\[7\]\" is fed by GND" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 178 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1733620555263 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "gpio_1\[8\] GND pin " "The pin \"gpio_1\[8\]\" is fed by GND" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 178 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1733620555263 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "gpio_1\[9\] GND pin " "The pin \"gpio_1\[9\]\" is fed by GND" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 178 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1733620555263 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "gpio_1\[14\] VCC pin " "The pin \"gpio_1\[14\]\" is fed by VCC" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 178 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1733620555263 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "gpio_1\[15\] VCC pin " "The pin \"gpio_1\[15\]\" is fed by VCC" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 178 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1733620555263 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "gpio_1\[17\] VCC pin " "The pin \"gpio_1\[17\]\" is fed by VCC" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 178 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1733620555263 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "gpio_1\[19\] VCC pin " "The pin \"gpio_1\[19\]\" is fed by VCC" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 178 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1733620555263 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "gpio_1\[21\] GND pin " "The pin \"gpio_1\[21\]\" is fed by GND" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 178 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1733620555263 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "gpio_1\[22\] GND pin " "The pin \"gpio_1\[22\]\" is fed by GND" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 178 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1733620555263 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "gpio_1\[23\] GND pin " "The pin \"gpio_1\[23\]\" is fed by GND" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 178 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1733620555263 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "gpio_1\[24\] GND pin " "The pin \"gpio_1\[24\]\" is fed by GND" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 178 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1733620555263 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "gpio_1\[25\] GND pin " "The pin \"gpio_1\[25\]\" is fed by GND" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 178 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1733620555263 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "gpio_1\[26\] GND pin " "The pin \"gpio_1\[26\]\" is fed by GND" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 178 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1733620555263 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "gpio_1\[27\] GND pin " "The pin \"gpio_1\[27\]\" is fed by GND" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 178 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1733620555263 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "gpio_1\[28\] GND pin " "The pin \"gpio_1\[28\]\" is fed by GND" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 178 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1733620555263 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "gpio_1\[29\] GND pin " "The pin \"gpio_1\[29\]\" is fed by GND" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 178 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1733620555263 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "gpio_1\[30\] GND pin " "The pin \"gpio_1\[30\]\" is fed by GND" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 178 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1733620555263 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "gpio_1\[31\] GND pin " "The pin \"gpio_1\[31\]\" is fed by GND" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 178 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1733620555263 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "gpio_1\[32\] GND pin " "The pin \"gpio_1\[32\]\" is fed by GND" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 178 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1733620555263 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "gpio_1\[33\] GND pin " "The pin \"gpio_1\[33\]\" is fed by GND" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 178 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1733620555263 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "gpio_1\[34\] GND pin " "The pin \"gpio_1\[34\]\" is fed by GND" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 178 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1733620555263 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "gpio_1\[35\] GND pin " "The pin \"gpio_1\[35\]\" is fed by GND" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 178 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1733620555263 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1733620555263 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "hps_ddr3_dq\[0\]~synth " "Node \"hps_ddr3_dq\[0\]~synth\"" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 64 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733620556647 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_ddr3_dq\[1\]~synth " "Node \"hps_ddr3_dq\[1\]~synth\"" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 64 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733620556647 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_ddr3_dq\[2\]~synth " "Node \"hps_ddr3_dq\[2\]~synth\"" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 64 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733620556647 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_ddr3_dq\[3\]~synth " "Node \"hps_ddr3_dq\[3\]~synth\"" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 64 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733620556647 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_ddr3_dq\[4\]~synth " "Node \"hps_ddr3_dq\[4\]~synth\"" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 64 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733620556647 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_ddr3_dq\[5\]~synth " "Node \"hps_ddr3_dq\[5\]~synth\"" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 64 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733620556647 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_ddr3_dq\[6\]~synth " "Node \"hps_ddr3_dq\[6\]~synth\"" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 64 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733620556647 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_ddr3_dq\[7\]~synth " "Node \"hps_ddr3_dq\[7\]~synth\"" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 64 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733620556647 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_ddr3_dq\[8\]~synth " "Node \"hps_ddr3_dq\[8\]~synth\"" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 64 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733620556647 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_ddr3_dq\[9\]~synth " "Node \"hps_ddr3_dq\[9\]~synth\"" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 64 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733620556647 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_ddr3_dq\[10\]~synth " "Node \"hps_ddr3_dq\[10\]~synth\"" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 64 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733620556647 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_ddr3_dq\[11\]~synth " "Node \"hps_ddr3_dq\[11\]~synth\"" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 64 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733620556647 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_ddr3_dq\[12\]~synth " "Node \"hps_ddr3_dq\[12\]~synth\"" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 64 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733620556647 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_ddr3_dq\[13\]~synth " "Node \"hps_ddr3_dq\[13\]~synth\"" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 64 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733620556647 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_ddr3_dq\[14\]~synth " "Node \"hps_ddr3_dq\[14\]~synth\"" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 64 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733620556647 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_ddr3_dq\[15\]~synth " "Node \"hps_ddr3_dq\[15\]~synth\"" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 64 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733620556647 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_ddr3_dq\[16\]~synth " "Node \"hps_ddr3_dq\[16\]~synth\"" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 64 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733620556647 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_ddr3_dq\[17\]~synth " "Node \"hps_ddr3_dq\[17\]~synth\"" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 64 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733620556647 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_ddr3_dq\[18\]~synth " "Node \"hps_ddr3_dq\[18\]~synth\"" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 64 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733620556647 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_ddr3_dq\[19\]~synth " "Node \"hps_ddr3_dq\[19\]~synth\"" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 64 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733620556647 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_ddr3_dq\[20\]~synth " "Node \"hps_ddr3_dq\[20\]~synth\"" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 64 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733620556647 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_ddr3_dq\[21\]~synth " "Node \"hps_ddr3_dq\[21\]~synth\"" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 64 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733620556647 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_ddr3_dq\[22\]~synth " "Node \"hps_ddr3_dq\[22\]~synth\"" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 64 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733620556647 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_ddr3_dq\[23\]~synth " "Node \"hps_ddr3_dq\[23\]~synth\"" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 64 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733620556647 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_ddr3_dq\[24\]~synth " "Node \"hps_ddr3_dq\[24\]~synth\"" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 64 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733620556647 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_ddr3_dq\[25\]~synth " "Node \"hps_ddr3_dq\[25\]~synth\"" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 64 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733620556647 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_ddr3_dq\[26\]~synth " "Node \"hps_ddr3_dq\[26\]~synth\"" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 64 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733620556647 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_ddr3_dq\[27\]~synth " "Node \"hps_ddr3_dq\[27\]~synth\"" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 64 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733620556647 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_ddr3_dq\[28\]~synth " "Node \"hps_ddr3_dq\[28\]~synth\"" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 64 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733620556647 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_ddr3_dq\[29\]~synth " "Node \"hps_ddr3_dq\[29\]~synth\"" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 64 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733620556647 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_ddr3_dq\[30\]~synth " "Node \"hps_ddr3_dq\[30\]~synth\"" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 64 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733620556647 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_ddr3_dq\[31\]~synth " "Node \"hps_ddr3_dq\[31\]~synth\"" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 64 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733620556647 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_ddr3_dqs_n\[0\]~synth " "Node \"hps_ddr3_dqs_n\[0\]~synth\"" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 65 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733620556647 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_ddr3_dqs_n\[1\]~synth " "Node \"hps_ddr3_dqs_n\[1\]~synth\"" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 65 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733620556647 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_ddr3_dqs_n\[2\]~synth " "Node \"hps_ddr3_dqs_n\[2\]~synth\"" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 65 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733620556647 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_ddr3_dqs_n\[3\]~synth " "Node \"hps_ddr3_dqs_n\[3\]~synth\"" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 65 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733620556647 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_ddr3_dqs_p\[0\]~synth " "Node \"hps_ddr3_dqs_p\[0\]~synth\"" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 66 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733620556647 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_ddr3_dqs_p\[1\]~synth " "Node \"hps_ddr3_dqs_p\[1\]~synth\"" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 66 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733620556647 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_ddr3_dqs_p\[2\]~synth " "Node \"hps_ddr3_dqs_p\[2\]~synth\"" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 66 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733620556647 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_ddr3_dqs_p\[3\]~synth " "Node \"hps_ddr3_dqs_p\[3\]~synth\"" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 66 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733620556647 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_enet_int_n~synth " "Node \"hps_enet_int_n~synth\"" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 78 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733620556647 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_enet_mdio~synth " "Node \"hps_enet_mdio~synth\"" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 80 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733620556647 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_i2c1_sclk~synth " "Node \"hps_i2c1_sclk~synth\"" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 91 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733620556647 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_i2c1_sdat~synth " "Node \"hps_i2c1_sdat~synth\"" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 92 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733620556647 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_key~synth " "Node \"hps_key~synth\"" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 98 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733620556647 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_led~synth " "Node \"hps_led~synth\"" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 99 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733620556647 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_sd_cmd~synth " "Node \"hps_sd_cmd~synth\"" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 106 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733620556647 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_sd_data\[0\]~synth " "Node \"hps_sd_data\[0\]~synth\"" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 107 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733620556647 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_sd_data\[1\]~synth " "Node \"hps_sd_data\[1\]~synth\"" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 107 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733620556647 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_sd_data\[2\]~synth " "Node \"hps_sd_data\[2\]~synth\"" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 107 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733620556647 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_sd_data\[3\]~synth " "Node \"hps_sd_data\[3\]~synth\"" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 107 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733620556647 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_conv_usb_n~synth " "Node \"hps_conv_usb_n~synth\"" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 115 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733620556647 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_usb_data\[0\]~synth " "Node \"hps_usb_data\[0\]~synth\"" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 122 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733620556647 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_usb_data\[1\]~synth " "Node \"hps_usb_data\[1\]~synth\"" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 122 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733620556647 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_usb_data\[2\]~synth " "Node \"hps_usb_data\[2\]~synth\"" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 122 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733620556647 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_usb_data\[3\]~synth " "Node \"hps_usb_data\[3\]~synth\"" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 122 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733620556647 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_usb_data\[4\]~synth " "Node \"hps_usb_data\[4\]~synth\"" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 122 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733620556647 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_usb_data\[5\]~synth " "Node \"hps_usb_data\[5\]~synth\"" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 122 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733620556647 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_usb_data\[6\]~synth " "Node \"hps_usb_data\[6\]~synth\"" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 122 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733620556647 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_usb_data\[7\]~synth " "Node \"hps_usb_data\[7\]~synth\"" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 122 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733620556647 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_gsensor_int~synth " "Node \"hps_gsensor_int~synth\"" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 131 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733620556647 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_i2c0_sclk~synth " "Node \"hps_i2c0_sclk~synth\"" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 132 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733620556647 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_i2c0_sdat~synth " "Node \"hps_i2c0_sdat~synth\"" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 133 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733620556647 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_ltc_gpio~synth " "Node \"hps_ltc_gpio~synth\"" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 139 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733620556647 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_spim_ss~synth " "Node \"hps_spim_ss~synth\"" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 143 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733620556647 ""} { "Warning" "WMLS_MLS_NODE_NAME" "gpio_1\[0\]~synth " "Node \"gpio_1\[0\]~synth\"" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 178 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733620556647 ""} { "Warning" "WMLS_MLS_NODE_NAME" "gpio_1\[1\]~synth " "Node \"gpio_1\[1\]~synth\"" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 178 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733620556647 ""} { "Warning" "WMLS_MLS_NODE_NAME" "gpio_1\[2\]~synth " "Node \"gpio_1\[2\]~synth\"" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 178 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733620556647 ""} { "Warning" "WMLS_MLS_NODE_NAME" "gpio_1\[3\]~synth " "Node \"gpio_1\[3\]~synth\"" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 178 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733620556647 ""} { "Warning" "WMLS_MLS_NODE_NAME" "gpio_1\[4\]~synth " "Node \"gpio_1\[4\]~synth\"" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 178 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733620556647 ""} { "Warning" "WMLS_MLS_NODE_NAME" "gpio_1\[5\]~synth " "Node \"gpio_1\[5\]~synth\"" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 178 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733620556647 ""} { "Warning" "WMLS_MLS_NODE_NAME" "gpio_1\[10\]~synth " "Node \"gpio_1\[10\]~synth\"" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 178 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733620556647 ""} { "Warning" "WMLS_MLS_NODE_NAME" "gpio_1\[11\]~synth " "Node \"gpio_1\[11\]~synth\"" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 178 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733620556647 ""} { "Warning" "WMLS_MLS_NODE_NAME" "gpio_1\[12\]~synth " "Node \"gpio_1\[12\]~synth\"" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 178 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733620556647 ""} { "Warning" "WMLS_MLS_NODE_NAME" "gpio_1\[13\]~synth " "Node \"gpio_1\[13\]~synth\"" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 178 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733620556647 ""} { "Warning" "WMLS_MLS_NODE_NAME" "gpio_1\[14\]~synth " "Node \"gpio_1\[14\]~synth\"" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 178 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733620556647 ""} { "Warning" "WMLS_MLS_NODE_NAME" "gpio_1\[15\]~synth " "Node \"gpio_1\[15\]~synth\"" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 178 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733620556647 ""} { "Warning" "WMLS_MLS_NODE_NAME" "gpio_1\[16\]~synth " "Node \"gpio_1\[16\]~synth\"" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 178 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733620556647 ""} { "Warning" "WMLS_MLS_NODE_NAME" "gpio_1\[17\]~synth " "Node \"gpio_1\[17\]~synth\"" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 178 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733620556647 ""} { "Warning" "WMLS_MLS_NODE_NAME" "gpio_1\[18\]~synth " "Node \"gpio_1\[18\]~synth\"" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 178 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733620556647 ""} { "Warning" "WMLS_MLS_NODE_NAME" "gpio_1\[19\]~synth " "Node \"gpio_1\[19\]~synth\"" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 178 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733620556647 ""} { "Warning" "WMLS_MLS_NODE_NAME" "gpio_1\[20\]~synth " "Node \"gpio_1\[20\]~synth\"" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 178 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733620556647 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1733620556647 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "hdmi_tx_clk GND " "Pin \"hdmi_tx_clk\" is stuck at GND" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733620556650 "|de10nano_top|hdmi_tx_clk"} { "Warning" "WMLS_MLS_STUCK_PIN" "hdmi_tx_d\[0\] GND " "Pin \"hdmi_tx_d\[0\]\" is stuck at GND" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733620556650 "|de10nano_top|hdmi_tx_d[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hdmi_tx_d\[1\] GND " "Pin \"hdmi_tx_d\[1\]\" is stuck at GND" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733620556650 "|de10nano_top|hdmi_tx_d[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hdmi_tx_d\[2\] GND " "Pin \"hdmi_tx_d\[2\]\" is stuck at GND" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733620556650 "|de10nano_top|hdmi_tx_d[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hdmi_tx_d\[3\] GND " "Pin \"hdmi_tx_d\[3\]\" is stuck at GND" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733620556650 "|de10nano_top|hdmi_tx_d[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hdmi_tx_d\[4\] GND " "Pin \"hdmi_tx_d\[4\]\" is stuck at GND" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733620556650 "|de10nano_top|hdmi_tx_d[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hdmi_tx_d\[5\] GND " "Pin \"hdmi_tx_d\[5\]\" is stuck at GND" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733620556650 "|de10nano_top|hdmi_tx_d[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hdmi_tx_d\[6\] GND " "Pin \"hdmi_tx_d\[6\]\" is stuck at GND" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733620556650 "|de10nano_top|hdmi_tx_d[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hdmi_tx_d\[7\] GND " "Pin \"hdmi_tx_d\[7\]\" is stuck at GND" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733620556650 "|de10nano_top|hdmi_tx_d[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hdmi_tx_d\[8\] GND " "Pin \"hdmi_tx_d\[8\]\" is stuck at GND" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733620556650 "|de10nano_top|hdmi_tx_d[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hdmi_tx_d\[9\] GND " "Pin \"hdmi_tx_d\[9\]\" is stuck at GND" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733620556650 "|de10nano_top|hdmi_tx_d[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hdmi_tx_d\[10\] GND " "Pin \"hdmi_tx_d\[10\]\" is stuck at GND" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733620556650 "|de10nano_top|hdmi_tx_d[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hdmi_tx_d\[11\] GND " "Pin \"hdmi_tx_d\[11\]\" is stuck at GND" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733620556650 "|de10nano_top|hdmi_tx_d[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hdmi_tx_d\[12\] GND " "Pin \"hdmi_tx_d\[12\]\" is stuck at GND" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733620556650 "|de10nano_top|hdmi_tx_d[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hdmi_tx_d\[13\] GND " "Pin \"hdmi_tx_d\[13\]\" is stuck at GND" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733620556650 "|de10nano_top|hdmi_tx_d[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hdmi_tx_d\[14\] GND " "Pin \"hdmi_tx_d\[14\]\" is stuck at GND" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733620556650 "|de10nano_top|hdmi_tx_d[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hdmi_tx_d\[15\] GND " "Pin \"hdmi_tx_d\[15\]\" is stuck at GND" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733620556650 "|de10nano_top|hdmi_tx_d[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hdmi_tx_d\[16\] GND " "Pin \"hdmi_tx_d\[16\]\" is stuck at GND" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733620556650 "|de10nano_top|hdmi_tx_d[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hdmi_tx_d\[17\] GND " "Pin \"hdmi_tx_d\[17\]\" is stuck at GND" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733620556650 "|de10nano_top|hdmi_tx_d[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hdmi_tx_d\[18\] GND " "Pin \"hdmi_tx_d\[18\]\" is stuck at GND" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733620556650 "|de10nano_top|hdmi_tx_d[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hdmi_tx_d\[19\] GND " "Pin \"hdmi_tx_d\[19\]\" is stuck at GND" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733620556650 "|de10nano_top|hdmi_tx_d[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hdmi_tx_d\[20\] GND " "Pin \"hdmi_tx_d\[20\]\" is stuck at GND" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733620556650 "|de10nano_top|hdmi_tx_d[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hdmi_tx_d\[21\] GND " "Pin \"hdmi_tx_d\[21\]\" is stuck at GND" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733620556650 "|de10nano_top|hdmi_tx_d[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hdmi_tx_d\[22\] GND " "Pin \"hdmi_tx_d\[22\]\" is stuck at GND" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733620556650 "|de10nano_top|hdmi_tx_d[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hdmi_tx_d\[23\] GND " "Pin \"hdmi_tx_d\[23\]\" is stuck at GND" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733620556650 "|de10nano_top|hdmi_tx_d[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hdmi_tx_de GND " "Pin \"hdmi_tx_de\" is stuck at GND" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733620556650 "|de10nano_top|hdmi_tx_de"} { "Warning" "WMLS_MLS_STUCK_PIN" "hdmi_tx_hs GND " "Pin \"hdmi_tx_hs\" is stuck at GND" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733620556650 "|de10nano_top|hdmi_tx_hs"} { "Warning" "WMLS_MLS_STUCK_PIN" "hdmi_tx_vs GND " "Pin \"hdmi_tx_vs\" is stuck at GND" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733620556650 "|de10nano_top|hdmi_tx_vs"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[0\] GND " "Pin \"led\[0\]\" is stuck at GND" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 168 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733620556650 "|de10nano_top|led[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[1\] GND " "Pin \"led\[1\]\" is stuck at GND" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 168 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733620556650 "|de10nano_top|led[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[2\] GND " "Pin \"led\[2\]\" is stuck at GND" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 168 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733620556650 "|de10nano_top|led[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[3\] GND " "Pin \"led\[3\]\" is stuck at GND" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 168 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733620556650 "|de10nano_top|led[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[4\] GND " "Pin \"led\[4\]\" is stuck at GND" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 168 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733620556650 "|de10nano_top|led[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[5\] GND " "Pin \"led\[5\]\" is stuck at GND" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 168 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733620556650 "|de10nano_top|led[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[6\] GND " "Pin \"led\[6\]\" is stuck at GND" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 168 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733620556650 "|de10nano_top|led[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adc_convst GND " "Pin \"adc_convst\" is stuck at GND" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 191 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733620556650 "|de10nano_top|adc_convst"} { "Warning" "WMLS_MLS_STUCK_PIN" "adc_sck GND " "Pin \"adc_sck\" is stuck at GND" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 192 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733620556650 "|de10nano_top|adc_sck"} { "Warning" "WMLS_MLS_STUCK_PIN" "adc_sdi GND " "Pin \"adc_sdi\" is stuck at GND" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733620556650 "|de10nano_top|adc_sdi"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1733620556650 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733620556997 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "414 " "414 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1733620558748 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "soc_system_hps_hps_io_border:border " "Timing-Driven Synthesis is running on partition \"soc_system_hps_hps_io_border:border\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733620559115 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/output_files/de10nano_top.map.smsg " "Generated suppressed messages file /home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/output_files/de10nano_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733620560026 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "10 0 0 0 0 " "Adding 10 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1733620799810 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733620799810 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fpga_clk2_50 " "No output dependent on input pin \"fpga_clk2_50\"" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733620800485 "|de10nano_top|fpga_clk2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fpga_clk3_50 " "No output dependent on input pin \"fpga_clk3_50\"" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733620800485 "|de10nano_top|fpga_clk3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hdmi_tx_int " "No output dependent on input pin \"hdmi_tx_int\"" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733620800485 "|de10nano_top|hdmi_tx_int"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "push_button_n\[0\] " "No output dependent on input pin \"push_button_n\[0\]\"" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 152 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733620800485 "|de10nano_top|push_button_n[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[0\] " "No output dependent on input pin \"sw\[0\]\"" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 161 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733620800485 "|de10nano_top|sw[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[1\] " "No output dependent on input pin \"sw\[1\]\"" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 161 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733620800485 "|de10nano_top|sw[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[2\] " "No output dependent on input pin \"sw\[2\]\"" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 161 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733620800485 "|de10nano_top|sw[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[3\] " "No output dependent on input pin \"sw\[3\]\"" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 161 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733620800485 "|de10nano_top|sw[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adc_sdo " "No output dependent on input pin \"adc_sdo\"" {  } { { "../../hdl/de10nano_top.vhd" "" { Text "/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/hdl/de10nano_top.vhd" 194 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733620800485 "|de10nano_top|adc_sdo"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1733620800485 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2914 " "Implemented 2914 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1733620800503 ""} { "Info" "ICUT_CUT_TM_OPINS" "82 " "Implemented 82 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1733620800503 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "160 " "Implemented 160 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1733620800503 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1988 " "Implemented 1988 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1733620800503 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Design Software" 0 -1 1733620800503 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "12 " "Implemented 12 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1733620800503 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1733620800503 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 262 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 262 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "694 " "Peak virtual memory: 694 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733620800595 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec  7 18:20:00 2024 " "Processing ended: Sat Dec  7 18:20:00 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733620800595 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:34 " "Elapsed time: 00:04:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733620800595 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:00 " "Total CPU time (on all processors): 00:05:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733620800595 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1733620800595 ""}
