

================================================================
== Vivado HLS Report for 'Loop_l_wr_o_fifo_pro'
================================================================
* Date:           Fri May  1 00:15:31 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        proj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   2.50|     1.956|        0.31|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1028|  1028|  1028|  1028|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+------+------+----------+-----------+-----------+------+----------+
        |                 |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+------+------+----------+-----------+-----------+------+----------+
        |- l_wr_o_fifo_L  |  1026|  1026|         4|          1|          1|  1024|    yes   |
        +-----------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     111|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     102|    -|
|Register         |        0|      -|     177|      32|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|     177|     245|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      624|   1728|  460800|  230400|   96|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln180_1_fu_151_p2             |     +    |      0|  0|  15|           1|           6|
    |add_ln180_fu_131_p2               |     +    |      0|  0|  18|          11|           1|
    |index_fu_181_p2                   |     +    |      0|  0|  17|          10|          10|
    |j_fu_187_p2                       |     +    |      0|  0|  15|           1|           6|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage0_iter3  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln180_fu_125_p2              |   icmp   |      0|  0|  13|          11|          12|
    |icmp_ln182_fu_137_p2              |   icmp   |      0|  0|  11|           6|           7|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |select_ln186_1_fu_157_p3          |  select  |      0|  0|   6|           1|           6|
    |select_ln186_fu_143_p3            |  select  |      0|  0|   6|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 111|          48|          55|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                       |  21|          4|    1|          4|
    |ap_done                         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3         |   9|          2|    1|          2|
    |ap_phi_mux_i10_0_phi_fu_107_p4  |   9|          2|    6|         12|
    |i10_0_reg_103                   |   9|          2|    6|         12|
    |indvar_flatten_reg_92           |   9|          2|   11|         22|
    |j11_0_reg_114                   |   9|          2|    6|         12|
    |real_start                      |   9|          2|    1|          2|
    |xk_fifo_V_blk_n                 |   9|          2|    1|          2|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           | 102|         22|   35|         72|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3  |   1|   0|    1|          0|
    |i10_0_reg_103            |   6|   0|    6|          0|
    |icmp_ln180_reg_197       |   1|   0|    1|          0|
    |index_reg_211            |  10|   0|   10|          0|
    |indvar_flatten_reg_92    |  11|   0|   11|          0|
    |j11_0_reg_114            |   6|   0|    6|          0|
    |select_ln186_1_reg_206   |   6|   0|    6|          0|
    |start_once_reg           |   1|   0|    1|          0|
    |tmp_6_reg_226            |  64|   0|   64|          0|
    |icmp_ln180_reg_197       |  64|  32|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 177|  32|  114|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+----------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+------------------+-----+-----+------------+----------------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs | Loop_l_wr_o_fifo_pro | return value |
|ap_rst            |  in |    1| ap_ctrl_hs | Loop_l_wr_o_fifo_pro | return value |
|ap_start          |  in |    1| ap_ctrl_hs | Loop_l_wr_o_fifo_pro | return value |
|start_full_n      |  in |    1| ap_ctrl_hs | Loop_l_wr_o_fifo_pro | return value |
|ap_done           | out |    1| ap_ctrl_hs | Loop_l_wr_o_fifo_pro | return value |
|ap_continue       |  in |    1| ap_ctrl_hs | Loop_l_wr_o_fifo_pro | return value |
|ap_idle           | out |    1| ap_ctrl_hs | Loop_l_wr_o_fifo_pro | return value |
|ap_ready          | out |    1| ap_ctrl_hs | Loop_l_wr_o_fifo_pro | return value |
|start_out         | out |    1| ap_ctrl_hs | Loop_l_wr_o_fifo_pro | return value |
|start_write       | out |    1| ap_ctrl_hs | Loop_l_wr_o_fifo_pro | return value |
|arr1_address0     | out |   10|  ap_memory |         arr1         |     array    |
|arr1_ce0          | out |    1|  ap_memory |         arr1         |     array    |
|arr1_q0           |  in |   64|  ap_memory |         arr1         |     array    |
|xk_fifo_V_din     | out |   64|   ap_fifo  |       xk_fifo_V      |    pointer   |
|xk_fifo_V_full_n  |  in |    1|   ap_fifo  |       xk_fifo_V      |    pointer   |
|xk_fifo_V_write   | out |    1|   ap_fifo  |       xk_fifo_V      |    pointer   |
+------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 6 3 
3 --> 4 
4 --> 5 
5 --> 2 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.65>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([1024 x i64]* %arr1, [1 x i8]* @p_str1, [12 x i8]* @p_str4, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 7 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %xk_fifo_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str48, i32 0, i32 0, [1 x i8]* @p_str49, [1 x i8]* @p_str50, [1 x i8]* @p_str51, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str52, [1 x i8]* @p_str53)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.65ns)   --->   "br label %0"   --->   Operation 9 'br' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 1.95>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i11 [ 0, %newFuncRoot ], [ %add_ln180, %hls_label_4 ]" [fft2d_top.cpp:180]   --->   Operation 10 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%i10_0 = phi i6 [ 0, %newFuncRoot ], [ %select_ln186_1, %hls_label_4 ]" [fft2d_top.cpp:186]   --->   Operation 11 'phi' 'i10_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%j11_0 = phi i6 [ 0, %newFuncRoot ], [ %j, %hls_label_4 ]"   --->   Operation 12 'phi' 'j11_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.94ns)   --->   "%icmp_ln180 = icmp eq i11 %indvar_flatten, -1024" [fft2d_top.cpp:180]   --->   Operation 13 'icmp' 'icmp_ln180' <Predicate = true> <Delay = 0.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.79ns)   --->   "%add_ln180 = add i11 %indvar_flatten, 1" [fft2d_top.cpp:180]   --->   Operation 14 'add' 'add_ln180' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "br i1 %icmp_ln180, label %.preheader.exitStub, label %hls_label_4" [fft2d_top.cpp:180]   --->   Operation 15 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.78ns)   --->   "%icmp_ln182 = icmp eq i6 %j11_0, -32" [fft2d_top.cpp:182]   --->   Operation 16 'icmp' 'icmp_ln182' <Predicate = (!icmp_ln180)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.38ns)   --->   "%select_ln186 = select i1 %icmp_ln182, i6 0, i6 %j11_0" [fft2d_top.cpp:186]   --->   Operation 17 'select' 'select_ln186' <Predicate = (!icmp_ln180)> <Delay = 0.38> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.78ns)   --->   "%add_ln180_1 = add i6 1, %i10_0" [fft2d_top.cpp:180]   --->   Operation 18 'add' 'add_ln180_1' <Predicate = (!icmp_ln180)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.38ns)   --->   "%select_ln186_1 = select i1 %icmp_ln182, i6 %add_ln180_1, i6 %i10_0" [fft2d_top.cpp:186]   --->   Operation 19 'select' 'select_ln186_1' <Predicate = (!icmp_ln180)> <Delay = 0.38> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln186 = trunc i6 %select_ln186_1 to i5" [fft2d_top.cpp:186]   --->   Operation 20 'trunc' 'trunc_ln186' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%shl_ln186_mid2 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %trunc_ln186, i5 0)" [fft2d_top.cpp:186]   --->   Operation 21 'bitconcatenate' 'shl_ln186_mid2' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln186 = zext i6 %select_ln186 to i10" [fft2d_top.cpp:186]   --->   Operation 22 'zext' 'zext_ln186' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.78ns)   --->   "%index = add i10 %zext_ln186, %shl_ln186_mid2" [fft2d_top.cpp:186]   --->   Operation 23 'add' 'index' <Predicate = (!icmp_ln180)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.78ns)   --->   "%j = add i6 1, %select_ln186" [fft2d_top.cpp:182]   --->   Operation 24 'add' 'j' <Predicate = (!icmp_ln180)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.23>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln187 = zext i10 %index to i64" [fft2d_top.cpp:187]   --->   Operation 25 'zext' 'zext_ln187' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%arr1_addr = getelementptr [1024 x i64]* %arr1, i64 0, i64 %zext_ln187" [fft2d_top.cpp:187]   --->   Operation 26 'getelementptr' 'arr1_addr' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_3 : Operation 27 [2/2] (1.23ns)   --->   "%tmp_6 = load i64* %arr1_addr, align 8" [fft2d_top.cpp:187]   --->   Operation 27 'load' 'tmp_6' <Predicate = (!icmp_ln180)> <Delay = 1.23> <Core = "RAM_2P_URAM">   --->   Core 43 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>

State 4 <SV = 3> <Delay = 1.23>
ST_4 : Operation 28 [1/2] (1.23ns)   --->   "%tmp_6 = load i64* %arr1_addr, align 8" [fft2d_top.cpp:187]   --->   Operation 28 'load' 'tmp_6' <Predicate = (!icmp_ln180)> <Delay = 1.23> <Core = "RAM_2P_URAM">   --->   Core 43 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>

State 5 <SV = 4> <Delay = 1.09>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @l_wr_o_fifo_L_str)"   --->   Operation 29 'specloopname' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024)"   --->   Operation 30 'speclooptripcount' 'empty' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str13)" [fft2d_top.cpp:183]   --->   Operation 31 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [fft2d_top.cpp:184]   --->   Operation 32 'specpipeline' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_5 : Operation 33 [1/1] (1.09ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i64P(i64* %xk_fifo_V, i64 %tmp_6)" [fft2d_top.cpp:187]   --->   Operation 33 'write' <Predicate = (!icmp_ln180)> <Delay = 1.09> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%empty_39 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str13, i32 %tmp_1)" [fft2d_top.cpp:188]   --->   Operation 34 'specregionend' 'empty_39' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "br label %0"   --->   Operation 35 'br' <Predicate = (!icmp_ln180)> <Delay = 0.00>

State 6 <SV = 2> <Delay = 0.00>
ST_6 : Operation 36 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 36 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ arr1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ xk_fifo_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specmemcore_ln0    (specmemcore      ) [ 0000000]
specinterface_ln0  (specinterface    ) [ 0000000]
br_ln0             (br               ) [ 0111110]
indvar_flatten     (phi              ) [ 0010000]
i10_0              (phi              ) [ 0010000]
j11_0              (phi              ) [ 0010000]
icmp_ln180         (icmp             ) [ 0011110]
add_ln180          (add              ) [ 0111110]
br_ln180           (br               ) [ 0000000]
icmp_ln182         (icmp             ) [ 0000000]
select_ln186       (select           ) [ 0000000]
add_ln180_1        (add              ) [ 0000000]
select_ln186_1     (select           ) [ 0111110]
trunc_ln186        (trunc            ) [ 0000000]
shl_ln186_mid2     (bitconcatenate   ) [ 0000000]
zext_ln186         (zext             ) [ 0000000]
index              (add              ) [ 0011000]
j                  (add              ) [ 0111110]
zext_ln187         (zext             ) [ 0000000]
arr1_addr          (getelementptr    ) [ 0010100]
tmp_6              (load             ) [ 0010010]
specloopname_ln0   (specloopname     ) [ 0000000]
empty              (speclooptripcount) [ 0000000]
tmp_1              (specregionbegin  ) [ 0000000]
specpipeline_ln184 (specpipeline     ) [ 0000000]
write_ln187        (write            ) [ 0000000]
empty_39           (specregionend    ) [ 0000000]
br_ln0             (br               ) [ 0111110]
ret_ln0            (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="arr1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="xk_fifo_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xk_fifo_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str48"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str49"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str50"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str51"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str52"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str53"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_wr_o_fifo_L_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i64P"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="write_ln187_write_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="0" slack="0"/>
<pin id="74" dir="0" index="1" bw="64" slack="0"/>
<pin id="75" dir="0" index="2" bw="64" slack="1"/>
<pin id="76" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln187/5 "/>
</bind>
</comp>

<comp id="79" class="1004" name="arr1_addr_gep_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="64" slack="0"/>
<pin id="81" dir="0" index="1" bw="1" slack="0"/>
<pin id="82" dir="0" index="2" bw="10" slack="0"/>
<pin id="83" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr1_addr/3 "/>
</bind>
</comp>

<comp id="86" class="1004" name="grp_access_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="10" slack="0"/>
<pin id="88" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="89" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="90" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="92" class="1005" name="indvar_flatten_reg_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="11" slack="1"/>
<pin id="94" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="96" class="1004" name="indvar_flatten_phi_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="1"/>
<pin id="98" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="99" dir="0" index="2" bw="11" slack="0"/>
<pin id="100" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="101" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="103" class="1005" name="i10_0_reg_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="6" slack="1"/>
<pin id="105" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i10_0 (phireg) "/>
</bind>
</comp>

<comp id="107" class="1004" name="i10_0_phi_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="1" slack="1"/>
<pin id="109" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="110" dir="0" index="2" bw="6" slack="0"/>
<pin id="111" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i10_0/2 "/>
</bind>
</comp>

<comp id="114" class="1005" name="j11_0_reg_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="6" slack="1"/>
<pin id="116" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="j11_0 (phireg) "/>
</bind>
</comp>

<comp id="118" class="1004" name="j11_0_phi_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="1"/>
<pin id="120" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="121" dir="0" index="2" bw="6" slack="0"/>
<pin id="122" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="123" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j11_0/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="icmp_ln180_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="11" slack="0"/>
<pin id="127" dir="0" index="1" bw="11" slack="0"/>
<pin id="128" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln180/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="add_ln180_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="11" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln180/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="icmp_ln182_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="6" slack="0"/>
<pin id="139" dir="0" index="1" bw="6" slack="0"/>
<pin id="140" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln182/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="select_ln186_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="1" slack="0"/>
<pin id="145" dir="0" index="1" bw="6" slack="0"/>
<pin id="146" dir="0" index="2" bw="6" slack="0"/>
<pin id="147" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln186/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="add_ln180_1_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="1" slack="0"/>
<pin id="153" dir="0" index="1" bw="6" slack="0"/>
<pin id="154" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln180_1/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="select_ln186_1_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="0"/>
<pin id="159" dir="0" index="1" bw="6" slack="0"/>
<pin id="160" dir="0" index="2" bw="6" slack="0"/>
<pin id="161" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln186_1/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="trunc_ln186_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="6" slack="0"/>
<pin id="167" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln186/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="shl_ln186_mid2_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="10" slack="0"/>
<pin id="171" dir="0" index="1" bw="5" slack="0"/>
<pin id="172" dir="0" index="2" bw="1" slack="0"/>
<pin id="173" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln186_mid2/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="zext_ln186_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="6" slack="0"/>
<pin id="179" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln186/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="index_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="6" slack="0"/>
<pin id="183" dir="0" index="1" bw="10" slack="0"/>
<pin id="184" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="index/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="j_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="0"/>
<pin id="189" dir="0" index="1" bw="6" slack="0"/>
<pin id="190" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="zext_ln187_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="10" slack="1"/>
<pin id="195" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln187/3 "/>
</bind>
</comp>

<comp id="197" class="1005" name="icmp_ln180_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="1" slack="1"/>
<pin id="199" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln180 "/>
</bind>
</comp>

<comp id="201" class="1005" name="add_ln180_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="11" slack="0"/>
<pin id="203" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="add_ln180 "/>
</bind>
</comp>

<comp id="206" class="1005" name="select_ln186_1_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="6" slack="0"/>
<pin id="208" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="select_ln186_1 "/>
</bind>
</comp>

<comp id="211" class="1005" name="index_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="10" slack="1"/>
<pin id="213" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="index "/>
</bind>
</comp>

<comp id="216" class="1005" name="j_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="6" slack="0"/>
<pin id="218" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="221" class="1005" name="arr1_addr_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="10" slack="1"/>
<pin id="223" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="arr1_addr "/>
</bind>
</comp>

<comp id="226" class="1005" name="tmp_6_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="64" slack="1"/>
<pin id="228" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="77"><net_src comp="68" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="2" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="84"><net_src comp="0" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="85"><net_src comp="50" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="91"><net_src comp="79" pin="3"/><net_sink comp="86" pin=0"/></net>

<net id="95"><net_src comp="34" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="102"><net_src comp="92" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="106"><net_src comp="36" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="113"><net_src comp="103" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="117"><net_src comp="36" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="124"><net_src comp="114" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="129"><net_src comp="96" pin="4"/><net_sink comp="125" pin=0"/></net>

<net id="130"><net_src comp="38" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="135"><net_src comp="96" pin="4"/><net_sink comp="131" pin=0"/></net>

<net id="136"><net_src comp="40" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="141"><net_src comp="118" pin="4"/><net_sink comp="137" pin=0"/></net>

<net id="142"><net_src comp="42" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="148"><net_src comp="137" pin="2"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="36" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="150"><net_src comp="118" pin="4"/><net_sink comp="143" pin=2"/></net>

<net id="155"><net_src comp="44" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="156"><net_src comp="107" pin="4"/><net_sink comp="151" pin=1"/></net>

<net id="162"><net_src comp="137" pin="2"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="151" pin="2"/><net_sink comp="157" pin=1"/></net>

<net id="164"><net_src comp="107" pin="4"/><net_sink comp="157" pin=2"/></net>

<net id="168"><net_src comp="157" pin="3"/><net_sink comp="165" pin=0"/></net>

<net id="174"><net_src comp="46" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="165" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="176"><net_src comp="48" pin="0"/><net_sink comp="169" pin=2"/></net>

<net id="180"><net_src comp="143" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="185"><net_src comp="177" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="169" pin="3"/><net_sink comp="181" pin=1"/></net>

<net id="191"><net_src comp="44" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="143" pin="3"/><net_sink comp="187" pin=1"/></net>

<net id="196"><net_src comp="193" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="200"><net_src comp="125" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="204"><net_src comp="131" pin="2"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="209"><net_src comp="157" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="214"><net_src comp="181" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="215"><net_src comp="211" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="219"><net_src comp="187" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="224"><net_src comp="79" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="229"><net_src comp="86" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="72" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: xk_fifo_V | {5 }
 - Input state : 
	Port: Loop_l_wr_o_fifo_pro : arr1 | {3 4 }
  - Chain level:
	State 1
	State 2
		icmp_ln180 : 1
		add_ln180 : 1
		br_ln180 : 2
		icmp_ln182 : 1
		select_ln186 : 2
		add_ln180_1 : 1
		select_ln186_1 : 2
		trunc_ln186 : 3
		shl_ln186_mid2 : 4
		zext_ln186 : 3
		index : 5
		j : 3
	State 3
		arr1_addr : 1
		tmp_6 : 2
	State 4
	State 5
		empty_39 : 1
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |     add_ln180_fu_131    |    0    |    18   |
|    add   |    add_ln180_1_fu_151   |    0    |    15   |
|          |       index_fu_181      |    0    |    17   |
|          |         j_fu_187        |    0    |    15   |
|----------|-------------------------|---------|---------|
|   icmp   |    icmp_ln180_fu_125    |    0    |    13   |
|          |    icmp_ln182_fu_137    |    0    |    11   |
|----------|-------------------------|---------|---------|
|  select  |   select_ln186_fu_143   |    0    |    6    |
|          |  select_ln186_1_fu_157  |    0    |    6    |
|----------|-------------------------|---------|---------|
|   write  | write_ln187_write_fu_72 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   trunc  |    trunc_ln186_fu_165   |    0    |    0    |
|----------|-------------------------|---------|---------|
|bitconcatenate|  shl_ln186_mid2_fu_169  |    0    |    0    |
|----------|-------------------------|---------|---------|
|   zext   |    zext_ln186_fu_177    |    0    |    0    |
|          |    zext_ln187_fu_193    |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   101   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   add_ln180_reg_201  |   11   |
|   arr1_addr_reg_221  |   10   |
|     i10_0_reg_103    |    6   |
|  icmp_ln180_reg_197  |    1   |
|     index_reg_211    |   10   |
| indvar_flatten_reg_92|   11   |
|     j11_0_reg_114    |    6   |
|       j_reg_216      |    6   |
|select_ln186_1_reg_206|    6   |
|     tmp_6_reg_226    |   64   |
+----------------------+--------+
|         Total        |   131  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_86 |  p0  |   2  |  10  |   20   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   20   ||  0.656  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   101  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   131  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   131  |   110  |
+-----------+--------+--------+--------+
