module wideexpr_00961(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = s2;
  assign y1 = 6'b100011;
  assign y2 = {-((ctrl[3]?(ctrl[4]?($signed((ctrl[4]?(ctrl[7]?6'sb100000:6'sb110010):(1'sb1)+(5'sb11010))))-(((ctrl[3]?-(s6):(ctrl[1]?s4:s1)))|(6'sb101001)):(((ctrl[0]?+(3'b001):$signed(3'b011)))>>>((ctrl[1]?+(5'sb00011):(5'sb11001)-(4'sb0100))))<<<({2{$signed((2'sb01)>=(1'sb1))}})):$signed({1{(+(u1))<<({3{1'sb1}})}})))};
  assign y3 = ((1'sb1)>>((~(6'sb001110))|(((|((3'sb110)!=(s0)))^(({2{s3}})<($signed(6'sb101101))))-($signed((ctrl[1]?(ctrl[1]?u0:u5):{5'sb00000,s1,s7,3'sb011}))))))^(+(($unsigned((ctrl[0]?+((2'b00)^(s6)):5'sb00011)))<<<(-($signed((ctrl[3]?(s2)^~(s0):(ctrl[4]?3'sb001:s3)))))));
  assign y4 = ((5'sb11101)<<((s3)>>(s6)))-(1'sb1);
  assign y5 = 2'sb00;
  assign y6 = -(({4{s5}})>>>(-(2'sb00)));
  assign y7 = (ctrl[2]?s1:-(-(({$signed((3'sb100)>>(s7))})<<(-(u1)))));
endmodule
