# Computer_Architecture_Project
## UW-Madison Spring 2018 ECE552
## Group Member: Peng Cheng, Yiming Liu and Yi Shen

- Implemented (in Verilog) a 5-stage pipelined processor containing a set of 16 instructions specified for a 6-bit data-path with load/store architecture.
- Built module with data forwarding to increase IPC and static branch prediction.
- Designed and implemented a cache with LRU eviction algorithm and write-through policy.
