// Seed: 3705854501
module module_0 (
    output wire id_0,
    output wor  id_1,
    output tri0 id_2
);
  id_4(
      .id_0(id_2), .id_1(id_0), .id_2(id_0)
  );
endmodule
module module_1 (
    output tri   id_0,
    input  tri   id_1,
    input  wire  id_2,
    input  wand  id_3,
    input  wire  id_4,
    input  tri1  id_5,
    output tri0  id_6,
    input  wire  id_7
    , id_16,
    input  uwire id_8,
    output wor   id_9,
    input  wor   id_10,
    output tri   id_11,
    input  uwire id_12,
    input  tri0  id_13,
    output wor   id_14
);
  assign id_16[1] = 1;
  module_0(
      id_6, id_9, id_14
  );
endmodule
