// Seed: 2860846253
module module_0;
  assign id_1 = -1 - -1;
  wire id_2;
  wire id_3;
  wire id_4;
endmodule
module module_1 (
    output uwire id_0,
    output supply1 id_1,
    output supply1 id_2,
    input wor id_3,
    output wand id_4,
    input supply0 id_5
);
  id_7(
      .id_0(1'b0), .id_1(-1)
  );
  always @(posedge -1);
  tri0 id_8, id_9, id_10, id_11, id_12, id_13;
  assign id_2 = -1;
  module_0 modCall_1 ();
  integer id_14, id_15 = id_15 - (id_9);
endmodule
