// Seed: 605878131
module module_0;
  wire id_1 = id_1;
  module_3 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
  wire id_2;
endmodule
module module_1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input  wire  id_0,
    output logic id_1,
    input  wire  id_2,
    input  tri0  id_3
);
  tri0 id_5 = -1;
  assign id_1 = 1;
  always begin : LABEL_0
    id_1 = #1 -1'b0;
  end
  module_0 modCall_1 ();
  uwire   id_6;
  supply1 id_7 = id_6;
  always id_6 = id_7 & -1;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  localparam id_6 = -1;
endmodule
