<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="Systolic-Matrix-Multiplier/design.cpp:31:19" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 64 has been inferred" OldID="for.inc.load.22, for.inc.load.54, for.inc.load.56, for.inc.load.58, for.inc.load.60, for.inc.load.62, for.inc.load.64, for.inc.load.66," ID="vec_a2934seq" BundleName="gmem1" VarName="vec_a" LoopLoc="Systolic-Matrix-Multiplier/design.cpp:31:19" LoopName="VITIS_LOOP_31_1" ParentFunc="multiplier" Length="64" Direction="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="Systolic-Matrix-Multiplier/design.cpp:31:19" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 64 has been inferred" OldID="for.inc.load.69, for.inc.load.71, for.inc.load.73, for.inc.load.75, for.inc.load.77, for.inc.load.79, for.inc.load.81, arrayidx1021.7.exit.load.1," ID="vec_b2935seq" BundleName="gmem2" VarName="vec_b" LoopLoc="Systolic-Matrix-Multiplier/design.cpp:31:19" LoopName="VITIS_LOOP_31_1" ParentFunc="multiplier" Length="64" Direction="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="Systolic-Matrix-Multiplier/design.cpp:142:27" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 64 has been inferred" OldID="for.inc188.store.16, for.inc188.store.21, for.inc188.store.26, for.inc188.store.31, for.inc188.store.36, for.inc188.store.41, for.inc188.store.46, for.inc188.store.51," ID="result2936seq" BundleName="gmem3" VarName="result" LoopLoc="Systolic-Matrix-Multiplier/design.cpp:142:27" LoopName="VITIS_LOOP_142_3" ParentFunc="multiplier" Length="64" Direction="write"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstWidenedPassed" src_info="Systolic-Matrix-Multiplier/design.cpp:142:27" msg_id="214-119" msg_severity="INFO" msg_body="Sequential write of 64 x 32bit words has been widened by 8: 8 x 256bit words" OldID="result2936seq," ID="wseq" BundleName="gmem3" VarName="result" LoopLoc="Systolic-Matrix-Multiplier/design.cpp:142:27" LoopName="VITIS_LOOP_142_3" ParentFunc="multiplier" Length="8" Direction="write"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstWidenedPassed" src_info="Systolic-Matrix-Multiplier/design.cpp:31:19" msg_id="214-119" msg_severity="INFO" msg_body="Sequential read of 64 x 32bit words has been widened by 8: 8 x 256bit words" OldID="vec_a2934seq," ID="wseq2937" BundleName="gmem1" VarName="vec_a" LoopLoc="Systolic-Matrix-Multiplier/design.cpp:31:19" LoopName="VITIS_LOOP_31_1" ParentFunc="multiplier" Length="8" Direction="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstWidenedPassed" src_info="Systolic-Matrix-Multiplier/design.cpp:31:19" msg_id="214-119" msg_severity="INFO" msg_body="Sequential read of 64 x 32bit words has been widened by 8: 8 x 256bit words" OldID="vec_b2935seq," ID="wseq2938" BundleName="gmem2" VarName="vec_b" LoopLoc="Systolic-Matrix-Multiplier/design.cpp:31:19" LoopName="VITIS_LOOP_31_1" ParentFunc="multiplier" Length="8" Direction="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstWidenedPassed" src_info="Systolic-Matrix-Multiplier/design.cpp:142:27" msg_id="214-119" msg_severity="INFO" msg_body="Sequential write of 8 x 256bit words has been widened by 2: 4 x 512bit words" OldID="wseq," ID="wseq2939" BundleName="gmem3" VarName="result" LoopLoc="Systolic-Matrix-Multiplier/design.cpp:142:27" LoopName="VITIS_LOOP_142_3" ParentFunc="multiplier" Length="4" Direction="write"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstWidenedPassed" src_info="Systolic-Matrix-Multiplier/design.cpp:31:19" msg_id="214-119" msg_severity="INFO" msg_body="Sequential read of 8 x 256bit words has been widened by 2: 4 x 512bit words" OldID="wseq2937," ID="wseq" BundleName="gmem1" VarName="vec_a" LoopLoc="Systolic-Matrix-Multiplier/design.cpp:31:19" LoopName="VITIS_LOOP_31_1" ParentFunc="multiplier" Length="4" Direction="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstWidenedPassed" src_info="Systolic-Matrix-Multiplier/design.cpp:31:19" msg_id="214-119" msg_severity="INFO" msg_body="Sequential read of 8 x 256bit words has been widened by 2: 4 x 512bit words" OldID="wseq2938," ID="wseq2941" BundleName="gmem2" VarName="vec_b" LoopLoc="Systolic-Matrix-Multiplier/design.cpp:31:19" LoopName="VITIS_LOOP_31_1" ParentFunc="multiplier" Length="4" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="Systolic-Matrix-Multiplier/design.cpp:31:19" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 4 and bit width 512 has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem1" Length="4" Width="512" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="Systolic-Matrix-Multiplier/design.cpp:31:19" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 4 and bit width 512 has been inferred on bundle 'gmem2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem2" Length="4" Width="512" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="Systolic-Matrix-Multiplier/design.cpp:142:27" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 4 and bit width 512 has been inferred on bundle 'gmem3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem3" Length="4" Width="512" Direction="write"/>
</VitisHLS:BurstInfo>

