

================================================================
== Vitis HLS Report for 'aggr_mean'
================================================================
* Date:           Thu Nov  4 13:50:37 2021

* Version:        2021.1.1 (Build 3286242 on Wed Jul 28 13:10:47 MDT 2021)
* Project:        pna_hls_test
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.899 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4907|     8227|  19.628 us|  32.908 us|  4907|  8227|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------+----------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                              |                                                    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                           Instance                           |                       Module                       |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +--------------------------------------------------------------+----------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_scatter_sum_fu_36                                         |scatter_sum                                         |     3206|     6406|  12.824 us|  25.624 us|  3206|  6406|       no|
        |grp_aggr_mean_Pipeline_1_fu_48                                |aggr_mean_Pipeline_1                                |      502|      502|   2.008 us|   2.008 us|   502|   502|       no|
        |grp_aggr_mean_Pipeline_VITIS_LOOP_81_1_fu_54                  |aggr_mean_Pipeline_VITIS_LOOP_81_1                  |      122|      242|   0.488 us|   0.968 us|   122|   242|       no|
        |grp_aggr_mean_Pipeline_VITIS_LOOP_91_2_VITIS_LOOP_93_3_fu_63  |aggr_mean_Pipeline_VITIS_LOOP_91_2_VITIS_LOOP_93_3  |     1574|     1574|   6.296 us|   6.296 us|  1574|  1574|       no|
        +--------------------------------------------------------------+----------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|        2|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|     5540|     4583|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      205|    -|
|Register             |        -|     -|       10|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|     5550|     4790|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|        1|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------------+----------------------------------------------------+---------+----+------+------+-----+
    |                           Instance                           |                       Module                       | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +--------------------------------------------------------------+----------------------------------------------------+---------+----+------+------+-----+
    |grp_aggr_mean_Pipeline_1_fu_48                                |aggr_mean_Pipeline_1                                |        0|   0|    11|    54|    0|
    |grp_aggr_mean_Pipeline_VITIS_LOOP_81_1_fu_54                  |aggr_mean_Pipeline_VITIS_LOOP_81_1                  |        0|   0|   152|   218|    0|
    |grp_aggr_mean_Pipeline_VITIS_LOOP_91_2_VITIS_LOOP_93_3_fu_63  |aggr_mean_Pipeline_VITIS_LOOP_91_2_VITIS_LOOP_93_3  |        0|   0|  5209|  4028|    0|
    |grp_scatter_sum_fu_36                                         |scatter_sum                                         |        0|   0|   168|   283|    0|
    +--------------------------------------------------------------+----------------------------------------------------+---------+----+------+------+-----+
    |Total                                                         |                                                    |        0|   0|  5540|  4583|    0|
    +--------------------------------------------------------------+----------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state2_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  37|          7|    1|          7|
    |count_V_address0    |  14|          3|    9|         27|
    |count_V_address1    |  14|          3|    9|         27|
    |count_V_ce0         |  14|          3|    1|          3|
    |count_V_ce1         |  14|          3|    1|          3|
    |count_V_d1          |  14|          3|   32|         96|
    |count_V_we1         |  14|          3|    1|          3|
    |out_0_0_0_address0  |  14|          3|   16|         48|
    |out_0_0_0_address1  |  14|          3|   16|         48|
    |out_0_0_0_ce0       |  14|          3|    1|          3|
    |out_0_0_0_ce1       |  14|          3|    1|          3|
    |out_0_0_0_d1        |  14|          3|   32|         96|
    |out_0_0_0_we1       |  14|          3|    1|          3|
    +--------------------+----+-----------+-----+-----------+
    |Total               | 205|         43|  121|        367|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------------+---+----+-----+-----------+
    |                                    Name                                   | FF| LUT| Bits| Const Bits|
    +---------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                                  |  6|   0|    6|          0|
    |grp_aggr_mean_Pipeline_1_fu_48_ap_start_reg                                |  1|   0|    1|          0|
    |grp_aggr_mean_Pipeline_VITIS_LOOP_81_1_fu_54_ap_start_reg                  |  1|   0|    1|          0|
    |grp_aggr_mean_Pipeline_VITIS_LOOP_91_2_VITIS_LOOP_93_3_fu_63_ap_start_reg  |  1|   0|    1|          0|
    |grp_scatter_sum_fu_36_ap_start_reg                                         |  1|   0|    1|          0|
    +---------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                      | 10|   0|   10|          0|
    +---------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+---------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+---------------------+-----+-----+------------+---------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|            aggr_mean|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|            aggr_mean|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|            aggr_mean|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|            aggr_mean|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|            aggr_mean|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|            aggr_mean|  return value|
|src_0_0_0_address0   |  out|   16|   ap_memory|            src_0_0_0|         array|
|src_0_0_0_ce0        |  out|    1|   ap_memory|            src_0_0_0|         array|
|src_0_0_0_q0         |   in|   32|   ap_memory|            src_0_0_0|         array|
|out_0_0_0_address0   |  out|   16|   ap_memory|            out_0_0_0|         array|
|out_0_0_0_ce0        |  out|    1|   ap_memory|            out_0_0_0|         array|
|out_0_0_0_q0         |   in|   32|   ap_memory|            out_0_0_0|         array|
|out_0_0_0_address1   |  out|   16|   ap_memory|            out_0_0_0|         array|
|out_0_0_0_ce1        |  out|    1|   ap_memory|            out_0_0_0|         array|
|out_0_0_0_we1        |  out|    1|   ap_memory|            out_0_0_0|         array|
|out_0_0_0_d1         |  out|   32|   ap_memory|            out_0_0_0|         array|
|num_of_edges_offset  |   in|    7|     ap_none|  num_of_edges_offset|        scalar|
|mean_index_address0  |  out|   16|   ap_memory|           mean_index|         array|
|mean_index_ce0       |  out|    1|   ap_memory|           mean_index|         array|
|mean_index_q0        |   in|   32|   ap_memory|           mean_index|         array|
|count_V_address0     |  out|    9|   ap_memory|              count_V|         array|
|count_V_ce0          |  out|    1|   ap_memory|              count_V|         array|
|count_V_q0           |   in|   32|   ap_memory|              count_V|         array|
|count_V_address1     |  out|    9|   ap_memory|              count_V|         array|
|count_V_ce1          |  out|    1|   ap_memory|              count_V|         array|
|count_V_we1          |  out|    1|   ap_memory|              count_V|         array|
|count_V_d1           |  out|   32|   ap_memory|              count_V|         array|
|index_buf_address0   |  out|    9|   ap_memory|            index_buf|         array|
|index_buf_ce0        |  out|    1|   ap_memory|            index_buf|         array|
|index_buf_q0         |   in|   32|   ap_memory|            index_buf|         array|
+---------------------+-----+-----+------------+---------------------+--------------+

