#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu Jan 16 00:21:15 2020
# Process ID: 2768
# Current directory: D:/BaiduNetdiskDownload/crz01/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/FPGA_RefDesign/21_Preload/SoC_HDMI/SoC_HDMI
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2384 D:\BaiduNetdiskDownload\crz01\CRZ01_DVD_V1.0\CRZ01_DVD_V1.0\CRZ01_DVD_V1.0\FPGA_RefDesign\21_Preload\SoC_HDMI\SoC_HDMI\PS_Embedded_Design.xpr
# Log file: D:/BaiduNetdiskDownload/crz01/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/FPGA_RefDesign/21_Preload/SoC_HDMI/SoC_HDMI/vivado.log
# Journal file: D:/BaiduNetdiskDownload/crz01/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/FPGA_RefDesign/21_Preload/SoC_HDMI/SoC_HDMI\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/BaiduNetdiskDownload/crz01/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/FPGA_RefDesign/21_Preload/SoC_HDMI/SoC_HDMI/PS_Embedded_Design.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'D:/BaiduNetdiskDownload/crz01/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/FPGA_RefDesign/21_Preload/SoC_HDMI/SoC_HDMI'
INFO: [Project 1-313] Project file moved from 'E:/workspace/KXZ7C01/ProductCD/SoC_HDMI' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/BaiduNetdiskDownload/crz01/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/FPGA_RefDesign/21_Preload/SoC_HDMI/SoC_HDMI/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.4/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'ps_subsys.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
ps_subsys_processing_system7_0_0
ps_subsys_axi_interconnect_1_0
ps_subsys_proc_sys_reset_0_0
ps_subsys_axi_iic_0_0
ps_subsys_xbar_0
ps_subsys_axi_interconnect_0_0
ps_subsys_xlconcat_0_0
ps_subsys_clk_wiz_0_0
ps_subsys_axi_vdma_0_0
ps_subsys_axi_uartlite_0_0
ps_subsys_auto_pc_0
ps_subsys_auto_pc_1

INFO: [Project 1-230] Project 'PS_Embedded_Design.xpr' upgraded for this version of Vivado.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 750.566 ; gain = 91.555
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
upgrade_ip [get_ips  {ps_subsys_processing_system7_0_0 ps_subsys_axi_iic_0_0 ps_subsys_axi_uartlite_0_0 ps_subsys_axi_interconnect_0_0 ps_subsys_xlconcat_0_0 ps_subsys_axi_interconnect_1_0 ps_subsys_proc_sys_reset_0_0 ps_subsys_axi_vdma_0_0 ps_subsys_clk_wiz_0_0}] -log ip_upgrade.log
Adding cell -- analog.com:user:axi_hdmi_tx:1.0 - axi_hdmi_core
Adding cell -- analog.com:user:axi_spdif_tx:1.0 - axi_spdif_tx_core
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- analog.com:user:axi_clkgen:1.0 - axi_hdmi_clkgen
Adding cell -- xilinx.com:ip:axi_iic:2.0 - axi_iic_main
Adding cell -- xilinx.com:ip:axi_vdma:6.2 - axi_hdmi_dma
Adding cell -- xilinx.com:ip:clk_wiz:5.3 - clk_wiz_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding cell -- xilinx.com:ip:processing_system7:5.5 - proc_arm
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /proc_arm/FCLK_CLK0(clk) and /axi_hdmi_clkgen/drp_clk(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /proc_arm/FCLK_CLK1(clk) and /axi_hdmi_clkgen/clk(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /axi_spdif_tx_core/spdif_data_clk(undef)
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <ps_subsys> from BD file <D:/BaiduNetdiskDownload/crz01/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/FPGA_RefDesign/21_Preload/SoC_HDMI/SoC_HDMI/PS_Embedded_Design.srcs/sources_1/bd/ps_subsys/ps_subsys.bd>
Upgrading 'D:/BaiduNetdiskDownload/crz01/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/FPGA_RefDesign/21_Preload/SoC_HDMI/SoC_HDMI/PS_Embedded_Design.srcs/sources_1/bd/ps_subsys/ps_subsys.bd'
INFO: [IP_Flow 19-3422] Upgraded ps_subsys_axi_iic_0_0 (AXI IIC 2.0) from revision 14 to revision 18
INFO: [IP_Flow 19-3422] Upgraded ps_subsys_axi_interconnect_0_0 (AXI Interconnect 2.1) from revision 12 to revision 16
INFO: [IP_Flow 19-3422] Upgraded ps_subsys_axi_interconnect_1_0 (AXI Interconnect 2.1) from revision 12 to revision 16
INFO: [IP_Flow 19-3422] Upgraded ps_subsys_axi_uartlite_0_0 (AXI Uartlite 2.0) from revision 15 to revision 19
INFO: [IP_Flow 19-1972] Upgraded ps_subsys_axi_vdma_0_0 from AXI Video Direct Memory Access 6.2 to AXI Video Direct Memory Access 6.3
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'MMCM_CLKIN1_PERIOD' from '5.000' to '5.0' has been ignored for IP 'ps_subsys_clk_wiz_0_0'
WARNING: [IP_Flow 19-3501] Upgraded ps_subsys_clk_wiz_0_0 from Clocking Wizard 5.3 to Clocking Wizard 5.4, with warnings. Please review the message log.
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_spdif_tx_core/spdif_data_clk(undef) and /clk_wiz_0_upgraded_ipi/clk_out1(clk)
INFO: [IP_Flow 19-3422] Upgraded ps_subsys_proc_sys_reset_0_0 (Processor System Reset 5.0) from revision 10 to revision 12
INFO: [IP_Flow 19-3422] Upgraded ps_subsys_processing_system7_0_0 (ZYNQ7 Processing System 5.5) from revision 3 to revision 6
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_hdmi_clkgen/drp_clk(undef) and /proc_arm_upgraded_ipi/FCLK_CLK0(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_hdmi_clkgen/clk(undef) and /proc_arm_upgraded_ipi/FCLK_CLK1(clk)
INFO: [IP_Flow 19-3422] Upgraded ps_subsys_xlconcat_0_0 (Concat 2.1) from revision 2 to revision 1
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'ps_subsys_clk_wiz_0_0' has identified issues that may require user intervention. Please review the upgrade log 'd:/BaiduNetdiskDownload/crz01/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/FPGA_RefDesign/21_Preload/SoC_HDMI/SoC_HDMI/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : <D:/BaiduNetdiskDownload/crz01/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/FPGA_RefDesign/21_Preload/SoC_HDMI/SoC_HDMI/PS_Embedded_Design.srcs/sources_1/bd/ps_subsys/ps_subsys.bd> 
Wrote  : <D:/BaiduNetdiskDownload/crz01/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/FPGA_RefDesign/21_Preload/SoC_HDMI/SoC_HDMI/PS_Embedded_Design.srcs/sources_1/bd/ps_subsys/ui/bd_3ca71b69.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/BaiduNetdiskDownload/crz01/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/FPGA_RefDesign/21_Preload/SoC_HDMI/SoC_HDMI/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 1163.250 ; gain = 403.137
export_ip_user_files -of_objects [get_ips {ps_subsys_processing_system7_0_0 ps_subsys_axi_iic_0_0 ps_subsys_axi_uartlite_0_0 ps_subsys_axi_interconnect_0_0 ps_subsys_xlconcat_0_0 ps_subsys_axi_interconnect_1_0 ps_subsys_proc_sys_reset_0_0 ps_subsys_axi_vdma_0_0 ps_subsys_clk_wiz_0_0}] -no_script -sync -force -quiet
generate_target all [get_files  D:/BaiduNetdiskDownload/crz01/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/FPGA_RefDesign/21_Preload/SoC_HDMI/SoC_HDMI/PS_Embedded_Design.srcs/sources_1/bd/ps_subsys/ps_subsys.bd]
WARNING: [BD 41-927] Following properties on pin /axi_hdmi_core/m_axis_mm2s_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=ps_subsys_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /axi_hdmi_core/s_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=ps_subsys_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /axi_spdif_tx_core/S_AXI_ACLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=ps_subsys_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /axi_spdif_tx_core/DMA_REQ_ACLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=ps_subsys_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /axi_hdmi_clkgen/s_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=ps_subsys_processing_system7_0_0_FCLK_CLK0 
Wrote  : <D:/BaiduNetdiskDownload/crz01/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/FPGA_RefDesign/21_Preload/SoC_HDMI/SoC_HDMI/PS_Embedded_Design.srcs/sources_1/bd/ps_subsys/ps_subsys.bd> 
VHDL Output written to : D:/BaiduNetdiskDownload/crz01/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/FPGA_RefDesign/21_Preload/SoC_HDMI/SoC_HDMI/PS_Embedded_Design.srcs/sources_1/bd/ps_subsys/synth/ps_subsys.v
VHDL Output written to : D:/BaiduNetdiskDownload/crz01/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/FPGA_RefDesign/21_Preload/SoC_HDMI/SoC_HDMI/PS_Embedded_Design.srcs/sources_1/bd/ps_subsys/sim/ps_subsys.v
VHDL Output written to : D:/BaiduNetdiskDownload/crz01/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/FPGA_RefDesign/21_Preload/SoC_HDMI/SoC_HDMI/PS_Embedded_Design.srcs/sources_1/bd/ps_subsys/hdl/ps_subsys_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_arm .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_hdmi_core .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_iic_main .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_spdif_tx_core .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_hdmi_dma .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_hdmi_clkgen .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/BaiduNetdiskDownload/crz01/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/FPGA_RefDesign/21_Preload/SoC_HDMI/SoC_HDMI/PS_Embedded_Design.srcs/sources_1/bd/ps_subsys/ip/ps_subsys_auto_pc_1/ps_subsys_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/BaiduNetdiskDownload/crz01/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/FPGA_RefDesign/21_Preload/SoC_HDMI/SoC_HDMI/PS_Embedded_Design.srcs/sources_1/bd/ps_subsys/ip/ps_subsys_auto_pc_0/ps_subsys_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_hdmi_interconnect/s00_couplers/auto_pc .
Exporting to file D:/BaiduNetdiskDownload/crz01/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/FPGA_RefDesign/21_Preload/SoC_HDMI/SoC_HDMI/PS_Embedded_Design.srcs/sources_1/bd/ps_subsys/hw_handoff/ps_subsys.hwh
Generated Block Design Tcl file D:/BaiduNetdiskDownload/crz01/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/FPGA_RefDesign/21_Preload/SoC_HDMI/SoC_HDMI/PS_Embedded_Design.srcs/sources_1/bd/ps_subsys/hw_handoff/ps_subsys_bd.tcl
Generated Hardware Definition File D:/BaiduNetdiskDownload/crz01/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/FPGA_RefDesign/21_Preload/SoC_HDMI/SoC_HDMI/PS_Embedded_Design.srcs/sources_1/bd/ps_subsys/synth/ps_subsys.hwdef
generate_target: Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 1322.145 ; gain = 142.129
export_ip_user_files -of_objects [get_files D:/BaiduNetdiskDownload/crz01/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/FPGA_RefDesign/21_Preload/SoC_HDMI/SoC_HDMI/PS_Embedded_Design.srcs/sources_1/bd/ps_subsys/ps_subsys.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/BaiduNetdiskDownload/crz01/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/FPGA_RefDesign/21_Preload/SoC_HDMI/SoC_HDMI/PS_Embedded_Design.srcs/sources_1/bd/ps_subsys/ps_subsys.bd] -directory D:/BaiduNetdiskDownload/crz01/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/FPGA_RefDesign/21_Preload/SoC_HDMI/SoC_HDMI/PS_Embedded_Design.ip_user_files/sim_scripts -ip_user_files_dir D:/BaiduNetdiskDownload/crz01/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/FPGA_RefDesign/21_Preload/SoC_HDMI/SoC_HDMI/PS_Embedded_Design.ip_user_files -ipstatic_source_dir D:/BaiduNetdiskDownload/crz01/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/FPGA_RefDesign/21_Preload/SoC_HDMI/SoC_HDMI/PS_Embedded_Design.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/BaiduNetdiskDownload/crz01/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/FPGA_RefDesign/21_Preload/SoC_HDMI/SoC_HDMI/PS_Embedded_Design.cache/compile_simlib/modelsim} {questa=D:/BaiduNetdiskDownload/crz01/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/FPGA_RefDesign/21_Preload/SoC_HDMI/SoC_HDMI/PS_Embedded_Design.cache/compile_simlib/questa} {riviera=D:/BaiduNetdiskDownload/crz01/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/FPGA_RefDesign/21_Preload/SoC_HDMI/SoC_HDMI/PS_Embedded_Design.cache/compile_simlib/riviera} {activehdl=D:/BaiduNetdiskDownload/crz01/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/FPGA_RefDesign/21_Preload/SoC_HDMI/SoC_HDMI/PS_Embedded_Design.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Jan 16 00:27:33 2020] Launched synth_1...
Run output will be captured here: D:/BaiduNetdiskDownload/crz01/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/FPGA_RefDesign/21_Preload/SoC_HDMI/SoC_HDMI/PS_Embedded_Design.runs/synth_1/runme.log
[Thu Jan 16 00:27:33 2020] Launched impl_1...
Run output will be captured here: D:/BaiduNetdiskDownload/crz01/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/FPGA_RefDesign/21_Preload/SoC_HDMI/SoC_HDMI/PS_Embedded_Design.runs/impl_1/runme.log
open_bd_design {D:/BaiduNetdiskDownload/crz01/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/FPGA_RefDesign/21_Preload/SoC_HDMI/SoC_HDMI/PS_Embedded_Design.srcs/sources_1/bd/ps_subsys/ps_subsys.bd}
open_bd_design {D:/BaiduNetdiskDownload/crz01/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/FPGA_RefDesign/21_Preload/SoC_HDMI/SoC_HDMI/PS_Embedded_Design.srcs/sources_1/bd/ps_subsys/ps_subsys.bd}
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jan 16 00:43:57 2020...
