    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; USB_arb_int
USB_arb_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USB_arb_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USB_arb_int__INTC_MASK EQU 0x400000
USB_arb_int__INTC_NUMBER EQU 22
USB_arb_int__INTC_PRIOR_NUM EQU 7
USB_arb_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_22
USB_arb_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USB_arb_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USB_bus_reset
USB_bus_reset__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USB_bus_reset__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USB_bus_reset__INTC_MASK EQU 0x800000
USB_bus_reset__INTC_NUMBER EQU 23
USB_bus_reset__INTC_PRIOR_NUM EQU 7
USB_bus_reset__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_23
USB_bus_reset__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USB_bus_reset__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USB_Dm
USB_Dm__0__INTTYPE EQU CYREG_PICU15_INTTYPE7
USB_Dm__0__MASK EQU 0x80
USB_Dm__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC1
USB_Dm__0__PORT EQU 15
USB_Dm__0__SHIFT EQU 7
USB_Dm__AG EQU CYREG_PRT15_AG
USB_Dm__AMUX EQU CYREG_PRT15_AMUX
USB_Dm__BIE EQU CYREG_PRT15_BIE
USB_Dm__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USB_Dm__BYP EQU CYREG_PRT15_BYP
USB_Dm__CTL EQU CYREG_PRT15_CTL
USB_Dm__DM0 EQU CYREG_PRT15_DM0
USB_Dm__DM1 EQU CYREG_PRT15_DM1
USB_Dm__DM2 EQU CYREG_PRT15_DM2
USB_Dm__DR EQU CYREG_PRT15_DR
USB_Dm__INP_DIS EQU CYREG_PRT15_INP_DIS
USB_Dm__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USB_Dm__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USB_Dm__LCD_EN EQU CYREG_PRT15_LCD_EN
USB_Dm__MASK EQU 0x80
USB_Dm__PORT EQU 15
USB_Dm__PRT EQU CYREG_PRT15_PRT
USB_Dm__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USB_Dm__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USB_Dm__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USB_Dm__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USB_Dm__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USB_Dm__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USB_Dm__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USB_Dm__PS EQU CYREG_PRT15_PS
USB_Dm__SHIFT EQU 7
USB_Dm__SLW EQU CYREG_PRT15_SLW

; USB_Dp
USB_Dp__0__INTTYPE EQU CYREG_PICU15_INTTYPE6
USB_Dp__0__MASK EQU 0x40
USB_Dp__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC0
USB_Dp__0__PORT EQU 15
USB_Dp__0__SHIFT EQU 6
USB_Dp__AG EQU CYREG_PRT15_AG
USB_Dp__AMUX EQU CYREG_PRT15_AMUX
USB_Dp__BIE EQU CYREG_PRT15_BIE
USB_Dp__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USB_Dp__BYP EQU CYREG_PRT15_BYP
USB_Dp__CTL EQU CYREG_PRT15_CTL
USB_Dp__DM0 EQU CYREG_PRT15_DM0
USB_Dp__DM1 EQU CYREG_PRT15_DM1
USB_Dp__DM2 EQU CYREG_PRT15_DM2
USB_Dp__DR EQU CYREG_PRT15_DR
USB_Dp__INP_DIS EQU CYREG_PRT15_INP_DIS
USB_Dp__INTSTAT EQU CYREG_PICU15_INTSTAT
USB_Dp__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USB_Dp__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USB_Dp__LCD_EN EQU CYREG_PRT15_LCD_EN
USB_Dp__MASK EQU 0x40
USB_Dp__PORT EQU 15
USB_Dp__PRT EQU CYREG_PRT15_PRT
USB_Dp__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USB_Dp__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USB_Dp__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USB_Dp__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USB_Dp__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USB_Dp__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USB_Dp__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USB_Dp__PS EQU CYREG_PRT15_PS
USB_Dp__SHIFT EQU 6
USB_Dp__SLW EQU CYREG_PRT15_SLW
USB_Dp__SNAP EQU CYREG_PICU_15_SNAP_15

; USB_dp_int
USB_dp_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USB_dp_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USB_dp_int__INTC_MASK EQU 0x1000
USB_dp_int__INTC_NUMBER EQU 12
USB_dp_int__INTC_PRIOR_NUM EQU 7
USB_dp_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_12
USB_dp_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USB_dp_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USB_ep_0
USB_ep_0__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USB_ep_0__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USB_ep_0__INTC_MASK EQU 0x1000000
USB_ep_0__INTC_NUMBER EQU 24
USB_ep_0__INTC_PRIOR_NUM EQU 7
USB_ep_0__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_24
USB_ep_0__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USB_ep_0__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USB_ep_1
USB_ep_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USB_ep_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USB_ep_1__INTC_MASK EQU 0x100
USB_ep_1__INTC_NUMBER EQU 8
USB_ep_1__INTC_PRIOR_NUM EQU 7
USB_ep_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_8
USB_ep_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USB_ep_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USB_ep_2
USB_ep_2__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USB_ep_2__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USB_ep_2__INTC_MASK EQU 0x200
USB_ep_2__INTC_NUMBER EQU 9
USB_ep_2__INTC_PRIOR_NUM EQU 7
USB_ep_2__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_9
USB_ep_2__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USB_ep_2__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USB_sof_int
USB_sof_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USB_sof_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USB_sof_int__INTC_MASK EQU 0x200000
USB_sof_int__INTC_NUMBER EQU 21
USB_sof_int__INTC_PRIOR_NUM EQU 7
USB_sof_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_21
USB_sof_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USB_sof_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USB_USB
USB_USB__ARB_CFG EQU CYREG_USB_ARB_CFG
USB_USB__ARB_EP1_CFG EQU CYREG_USB_ARB_EP1_CFG
USB_USB__ARB_EP1_INT_EN EQU CYREG_USB_ARB_EP1_INT_EN
USB_USB__ARB_EP1_SR EQU CYREG_USB_ARB_EP1_SR
USB_USB__ARB_EP2_CFG EQU CYREG_USB_ARB_EP2_CFG
USB_USB__ARB_EP2_INT_EN EQU CYREG_USB_ARB_EP2_INT_EN
USB_USB__ARB_EP2_SR EQU CYREG_USB_ARB_EP2_SR
USB_USB__ARB_EP3_CFG EQU CYREG_USB_ARB_EP3_CFG
USB_USB__ARB_EP3_INT_EN EQU CYREG_USB_ARB_EP3_INT_EN
USB_USB__ARB_EP3_SR EQU CYREG_USB_ARB_EP3_SR
USB_USB__ARB_EP4_CFG EQU CYREG_USB_ARB_EP4_CFG
USB_USB__ARB_EP4_INT_EN EQU CYREG_USB_ARB_EP4_INT_EN
USB_USB__ARB_EP4_SR EQU CYREG_USB_ARB_EP4_SR
USB_USB__ARB_EP5_CFG EQU CYREG_USB_ARB_EP5_CFG
USB_USB__ARB_EP5_INT_EN EQU CYREG_USB_ARB_EP5_INT_EN
USB_USB__ARB_EP5_SR EQU CYREG_USB_ARB_EP5_SR
USB_USB__ARB_EP6_CFG EQU CYREG_USB_ARB_EP6_CFG
USB_USB__ARB_EP6_INT_EN EQU CYREG_USB_ARB_EP6_INT_EN
USB_USB__ARB_EP6_SR EQU CYREG_USB_ARB_EP6_SR
USB_USB__ARB_EP7_CFG EQU CYREG_USB_ARB_EP7_CFG
USB_USB__ARB_EP7_INT_EN EQU CYREG_USB_ARB_EP7_INT_EN
USB_USB__ARB_EP7_SR EQU CYREG_USB_ARB_EP7_SR
USB_USB__ARB_EP8_CFG EQU CYREG_USB_ARB_EP8_CFG
USB_USB__ARB_EP8_INT_EN EQU CYREG_USB_ARB_EP8_INT_EN
USB_USB__ARB_EP8_SR EQU CYREG_USB_ARB_EP8_SR
USB_USB__ARB_INT_EN EQU CYREG_USB_ARB_INT_EN
USB_USB__ARB_INT_SR EQU CYREG_USB_ARB_INT_SR
USB_USB__ARB_RW1_DR EQU CYREG_USB_ARB_RW1_DR
USB_USB__ARB_RW1_RA EQU CYREG_USB_ARB_RW1_RA
USB_USB__ARB_RW1_RA_MSB EQU CYREG_USB_ARB_RW1_RA_MSB
USB_USB__ARB_RW1_WA EQU CYREG_USB_ARB_RW1_WA
USB_USB__ARB_RW1_WA_MSB EQU CYREG_USB_ARB_RW1_WA_MSB
USB_USB__ARB_RW2_DR EQU CYREG_USB_ARB_RW2_DR
USB_USB__ARB_RW2_RA EQU CYREG_USB_ARB_RW2_RA
USB_USB__ARB_RW2_RA_MSB EQU CYREG_USB_ARB_RW2_RA_MSB
USB_USB__ARB_RW2_WA EQU CYREG_USB_ARB_RW2_WA
USB_USB__ARB_RW2_WA_MSB EQU CYREG_USB_ARB_RW2_WA_MSB
USB_USB__ARB_RW3_DR EQU CYREG_USB_ARB_RW3_DR
USB_USB__ARB_RW3_RA EQU CYREG_USB_ARB_RW3_RA
USB_USB__ARB_RW3_RA_MSB EQU CYREG_USB_ARB_RW3_RA_MSB
USB_USB__ARB_RW3_WA EQU CYREG_USB_ARB_RW3_WA
USB_USB__ARB_RW3_WA_MSB EQU CYREG_USB_ARB_RW3_WA_MSB
USB_USB__ARB_RW4_DR EQU CYREG_USB_ARB_RW4_DR
USB_USB__ARB_RW4_RA EQU CYREG_USB_ARB_RW4_RA
USB_USB__ARB_RW4_RA_MSB EQU CYREG_USB_ARB_RW4_RA_MSB
USB_USB__ARB_RW4_WA EQU CYREG_USB_ARB_RW4_WA
USB_USB__ARB_RW4_WA_MSB EQU CYREG_USB_ARB_RW4_WA_MSB
USB_USB__ARB_RW5_DR EQU CYREG_USB_ARB_RW5_DR
USB_USB__ARB_RW5_RA EQU CYREG_USB_ARB_RW5_RA
USB_USB__ARB_RW5_RA_MSB EQU CYREG_USB_ARB_RW5_RA_MSB
USB_USB__ARB_RW5_WA EQU CYREG_USB_ARB_RW5_WA
USB_USB__ARB_RW5_WA_MSB EQU CYREG_USB_ARB_RW5_WA_MSB
USB_USB__ARB_RW6_DR EQU CYREG_USB_ARB_RW6_DR
USB_USB__ARB_RW6_RA EQU CYREG_USB_ARB_RW6_RA
USB_USB__ARB_RW6_RA_MSB EQU CYREG_USB_ARB_RW6_RA_MSB
USB_USB__ARB_RW6_WA EQU CYREG_USB_ARB_RW6_WA
USB_USB__ARB_RW6_WA_MSB EQU CYREG_USB_ARB_RW6_WA_MSB
USB_USB__ARB_RW7_DR EQU CYREG_USB_ARB_RW7_DR
USB_USB__ARB_RW7_RA EQU CYREG_USB_ARB_RW7_RA
USB_USB__ARB_RW7_RA_MSB EQU CYREG_USB_ARB_RW7_RA_MSB
USB_USB__ARB_RW7_WA EQU CYREG_USB_ARB_RW7_WA
USB_USB__ARB_RW7_WA_MSB EQU CYREG_USB_ARB_RW7_WA_MSB
USB_USB__ARB_RW8_DR EQU CYREG_USB_ARB_RW8_DR
USB_USB__ARB_RW8_RA EQU CYREG_USB_ARB_RW8_RA
USB_USB__ARB_RW8_RA_MSB EQU CYREG_USB_ARB_RW8_RA_MSB
USB_USB__ARB_RW8_WA EQU CYREG_USB_ARB_RW8_WA
USB_USB__ARB_RW8_WA_MSB EQU CYREG_USB_ARB_RW8_WA_MSB
USB_USB__BUF_SIZE EQU CYREG_USB_BUF_SIZE
USB_USB__BUS_RST_CNT EQU CYREG_USB_BUS_RST_CNT
USB_USB__CR0 EQU CYREG_USB_CR0
USB_USB__CR1 EQU CYREG_USB_CR1
USB_USB__CWA EQU CYREG_USB_CWA
USB_USB__CWA_MSB EQU CYREG_USB_CWA_MSB
USB_USB__DMA_THRES EQU CYREG_USB_DMA_THRES
USB_USB__DMA_THRES_MSB EQU CYREG_USB_DMA_THRES_MSB
USB_USB__DYN_RECONFIG EQU CYREG_USB_DYN_RECONFIG
USB_USB__EP_ACTIVE EQU CYREG_USB_EP_ACTIVE
USB_USB__EP_TYPE EQU CYREG_USB_EP_TYPE
USB_USB__EP0_CNT EQU CYREG_USB_EP0_CNT
USB_USB__EP0_CR EQU CYREG_USB_EP0_CR
USB_USB__EP0_DR0 EQU CYREG_USB_EP0_DR0
USB_USB__EP0_DR1 EQU CYREG_USB_EP0_DR1
USB_USB__EP0_DR2 EQU CYREG_USB_EP0_DR2
USB_USB__EP0_DR3 EQU CYREG_USB_EP0_DR3
USB_USB__EP0_DR4 EQU CYREG_USB_EP0_DR4
USB_USB__EP0_DR5 EQU CYREG_USB_EP0_DR5
USB_USB__EP0_DR6 EQU CYREG_USB_EP0_DR6
USB_USB__EP0_DR7 EQU CYREG_USB_EP0_DR7
USB_USB__MEM_DATA EQU CYREG_USB_MEM_DATA_MBASE
USB_USB__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
USB_USB__PM_ACT_MSK EQU 0x01
USB_USB__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
USB_USB__PM_STBY_MSK EQU 0x01
USB_USB__SIE_EP_INT_EN EQU CYREG_USB_SIE_EP_INT_EN
USB_USB__SIE_EP_INT_SR EQU CYREG_USB_SIE_EP_INT_SR
USB_USB__SIE_EP1_CNT0 EQU CYREG_USB_SIE_EP1_CNT0
USB_USB__SIE_EP1_CNT1 EQU CYREG_USB_SIE_EP1_CNT1
USB_USB__SIE_EP1_CR0 EQU CYREG_USB_SIE_EP1_CR0
USB_USB__SIE_EP2_CNT0 EQU CYREG_USB_SIE_EP2_CNT0
USB_USB__SIE_EP2_CNT1 EQU CYREG_USB_SIE_EP2_CNT1
USB_USB__SIE_EP2_CR0 EQU CYREG_USB_SIE_EP2_CR0
USB_USB__SIE_EP3_CNT0 EQU CYREG_USB_SIE_EP3_CNT0
USB_USB__SIE_EP3_CNT1 EQU CYREG_USB_SIE_EP3_CNT1
USB_USB__SIE_EP3_CR0 EQU CYREG_USB_SIE_EP3_CR0
USB_USB__SIE_EP4_CNT0 EQU CYREG_USB_SIE_EP4_CNT0
USB_USB__SIE_EP4_CNT1 EQU CYREG_USB_SIE_EP4_CNT1
USB_USB__SIE_EP4_CR0 EQU CYREG_USB_SIE_EP4_CR0
USB_USB__SIE_EP5_CNT0 EQU CYREG_USB_SIE_EP5_CNT0
USB_USB__SIE_EP5_CNT1 EQU CYREG_USB_SIE_EP5_CNT1
USB_USB__SIE_EP5_CR0 EQU CYREG_USB_SIE_EP5_CR0
USB_USB__SIE_EP6_CNT0 EQU CYREG_USB_SIE_EP6_CNT0
USB_USB__SIE_EP6_CNT1 EQU CYREG_USB_SIE_EP6_CNT1
USB_USB__SIE_EP6_CR0 EQU CYREG_USB_SIE_EP6_CR0
USB_USB__SIE_EP7_CNT0 EQU CYREG_USB_SIE_EP7_CNT0
USB_USB__SIE_EP7_CNT1 EQU CYREG_USB_SIE_EP7_CNT1
USB_USB__SIE_EP7_CR0 EQU CYREG_USB_SIE_EP7_CR0
USB_USB__SIE_EP8_CNT0 EQU CYREG_USB_SIE_EP8_CNT0
USB_USB__SIE_EP8_CNT1 EQU CYREG_USB_SIE_EP8_CNT1
USB_USB__SIE_EP8_CR0 EQU CYREG_USB_SIE_EP8_CR0
USB_USB__SOF0 EQU CYREG_USB_SOF0
USB_USB__SOF1 EQU CYREG_USB_SOF1
USB_USB__USB_CLK_EN EQU CYREG_USB_USB_CLK_EN
USB_USB__USBIO_CR0 EQU CYREG_USB_USBIO_CR0
USB_USB__USBIO_CR1 EQU CYREG_USB_USBIO_CR1

; UART_BUART
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB04_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB04_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB04_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB04_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB04_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB04_F1
UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
UART_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
UART_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B1_UDB07_A0
UART_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B1_UDB07_A1
UART_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
UART_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B1_UDB07_D0
UART_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B1_UDB07_D1
UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
UART_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
UART_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B1_UDB07_F0
UART_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B1_UDB07_F1
UART_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_BUART_sTX_TxSts__0__POS EQU 0
UART_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_BUART_sTX_TxSts__1__POS EQU 1
UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
UART_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
UART_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_BUART_sTX_TxSts__2__POS EQU 2
UART_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_BUART_sTX_TxSts__3__POS EQU 3
UART_BUART_sTX_TxSts__MASK EQU 0x0F
UART_BUART_sTX_TxSts__MASK_REG EQU CYREG_B1_UDB07_MSK
UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
UART_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B1_UDB07_ST

; SCL_1
SCL_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE0
SCL_1__0__MASK EQU 0x01
SCL_1__0__PC EQU CYREG_PRT12_PC0
SCL_1__0__PORT EQU 12
SCL_1__0__SHIFT EQU 0
SCL_1__AG EQU CYREG_PRT12_AG
SCL_1__BIE EQU CYREG_PRT12_BIE
SCL_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SCL_1__BYP EQU CYREG_PRT12_BYP
SCL_1__DM0 EQU CYREG_PRT12_DM0
SCL_1__DM1 EQU CYREG_PRT12_DM1
SCL_1__DM2 EQU CYREG_PRT12_DM2
SCL_1__DR EQU CYREG_PRT12_DR
SCL_1__INP_DIS EQU CYREG_PRT12_INP_DIS
SCL_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SCL_1__MASK EQU 0x01
SCL_1__PORT EQU 12
SCL_1__PRT EQU CYREG_PRT12_PRT
SCL_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SCL_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SCL_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SCL_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SCL_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SCL_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SCL_1__PS EQU CYREG_PRT12_PS
SCL_1__SHIFT EQU 0
SCL_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SCL_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SCL_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SCL_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SCL_1__SLW EQU CYREG_PRT12_SLW

; SDA_1
SDA_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE1
SDA_1__0__MASK EQU 0x02
SDA_1__0__PC EQU CYREG_PRT12_PC1
SDA_1__0__PORT EQU 12
SDA_1__0__SHIFT EQU 1
SDA_1__AG EQU CYREG_PRT12_AG
SDA_1__BIE EQU CYREG_PRT12_BIE
SDA_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SDA_1__BYP EQU CYREG_PRT12_BYP
SDA_1__DM0 EQU CYREG_PRT12_DM0
SDA_1__DM1 EQU CYREG_PRT12_DM1
SDA_1__DM2 EQU CYREG_PRT12_DM2
SDA_1__DR EQU CYREG_PRT12_DR
SDA_1__INP_DIS EQU CYREG_PRT12_INP_DIS
SDA_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SDA_1__MASK EQU 0x02
SDA_1__PORT EQU 12
SDA_1__PRT EQU CYREG_PRT12_PRT
SDA_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SDA_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SDA_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SDA_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SDA_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SDA_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SDA_1__PS EQU CYREG_PRT12_PS
SDA_1__SHIFT EQU 1
SDA_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SDA_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SDA_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SDA_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SDA_1__SLW EQU CYREG_PRT12_SLW

; isr_1
isr_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_1__INTC_MASK EQU 0x400
isr_1__INTC_NUMBER EQU 10
isr_1__INTC_PRIOR_NUM EQU 7
isr_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_10
isr_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; MIC_IN
MIC_IN__0__INTTYPE EQU CYREG_PICU2_INTTYPE6
MIC_IN__0__MASK EQU 0x40
MIC_IN__0__PC EQU CYREG_PRT2_PC6
MIC_IN__0__PORT EQU 2
MIC_IN__0__SHIFT EQU 6
MIC_IN__AG EQU CYREG_PRT2_AG
MIC_IN__AMUX EQU CYREG_PRT2_AMUX
MIC_IN__BIE EQU CYREG_PRT2_BIE
MIC_IN__BIT_MASK EQU CYREG_PRT2_BIT_MASK
MIC_IN__BYP EQU CYREG_PRT2_BYP
MIC_IN__CTL EQU CYREG_PRT2_CTL
MIC_IN__DM0 EQU CYREG_PRT2_DM0
MIC_IN__DM1 EQU CYREG_PRT2_DM1
MIC_IN__DM2 EQU CYREG_PRT2_DM2
MIC_IN__DR EQU CYREG_PRT2_DR
MIC_IN__INP_DIS EQU CYREG_PRT2_INP_DIS
MIC_IN__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
MIC_IN__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
MIC_IN__LCD_EN EQU CYREG_PRT2_LCD_EN
MIC_IN__MASK EQU 0x40
MIC_IN__PORT EQU 2
MIC_IN__PRT EQU CYREG_PRT2_PRT
MIC_IN__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
MIC_IN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
MIC_IN__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
MIC_IN__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
MIC_IN__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
MIC_IN__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
MIC_IN__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
MIC_IN__PS EQU CYREG_PRT2_PS
MIC_IN__SHIFT EQU 6
MIC_IN__SLW EQU CYREG_PRT2_SLW

; UI_ADC_bSAR_SEQ
UI_ADC_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
UI_ADC_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
UI_ADC_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
UI_ADC_bSAR_SEQ_ChannelCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
UI_ADC_bSAR_SEQ_ChannelCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
UI_ADC_bSAR_SEQ_ChannelCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB09_10_MSK
UI_ADC_bSAR_SEQ_ChannelCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
UI_ADC_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB09_10_MSK
UI_ADC_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
UI_ADC_bSAR_SEQ_ChannelCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
UI_ADC_bSAR_SEQ_ChannelCounter__CONTROL_REG EQU CYREG_B1_UDB09_CTL
UI_ADC_bSAR_SEQ_ChannelCounter__CONTROL_ST_REG EQU CYREG_B1_UDB09_ST_CTL
UI_ADC_bSAR_SEQ_ChannelCounter__COUNT_REG EQU CYREG_B1_UDB09_CTL
UI_ADC_bSAR_SEQ_ChannelCounter__COUNT_ST_REG EQU CYREG_B1_UDB09_ST_CTL
UI_ADC_bSAR_SEQ_ChannelCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
UI_ADC_bSAR_SEQ_ChannelCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
UI_ADC_bSAR_SEQ_ChannelCounter__PERIOD_REG EQU CYREG_B1_UDB09_MSK
UI_ADC_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
UI_ADC_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB09_10_ST
UI_ADC_bSAR_SEQ_ChannelCounter_ST__MASK_REG EQU CYREG_B1_UDB09_MSK
UI_ADC_bSAR_SEQ_ChannelCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
UI_ADC_bSAR_SEQ_ChannelCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
UI_ADC_bSAR_SEQ_ChannelCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
UI_ADC_bSAR_SEQ_ChannelCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB09_ST_CTL
UI_ADC_bSAR_SEQ_ChannelCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB09_ST_CTL
UI_ADC_bSAR_SEQ_ChannelCounter_ST__STATUS_REG EQU CYREG_B1_UDB09_ST
UI_ADC_bSAR_SEQ_CtrlReg__0__MASK EQU 0x01
UI_ADC_bSAR_SEQ_CtrlReg__0__POS EQU 0
UI_ADC_bSAR_SEQ_CtrlReg__1__MASK EQU 0x02
UI_ADC_bSAR_SEQ_CtrlReg__1__POS EQU 1
UI_ADC_bSAR_SEQ_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
UI_ADC_bSAR_SEQ_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
UI_ADC_bSAR_SEQ_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
UI_ADC_bSAR_SEQ_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
UI_ADC_bSAR_SEQ_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
UI_ADC_bSAR_SEQ_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB09_10_MSK
UI_ADC_bSAR_SEQ_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
UI_ADC_bSAR_SEQ_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB09_10_MSK
UI_ADC_bSAR_SEQ_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
UI_ADC_bSAR_SEQ_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
UI_ADC_bSAR_SEQ_CtrlReg__CONTROL_REG EQU CYREG_B0_UDB09_CTL
UI_ADC_bSAR_SEQ_CtrlReg__CONTROL_ST_REG EQU CYREG_B0_UDB09_ST_CTL
UI_ADC_bSAR_SEQ_CtrlReg__COUNT_REG EQU CYREG_B0_UDB09_CTL
UI_ADC_bSAR_SEQ_CtrlReg__COUNT_ST_REG EQU CYREG_B0_UDB09_ST_CTL
UI_ADC_bSAR_SEQ_CtrlReg__MASK EQU 0x03
UI_ADC_bSAR_SEQ_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
UI_ADC_bSAR_SEQ_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
UI_ADC_bSAR_SEQ_CtrlReg__PERIOD_REG EQU CYREG_B0_UDB09_MSK
UI_ADC_bSAR_SEQ_EOCSts__0__MASK EQU 0x01
UI_ADC_bSAR_SEQ_EOCSts__0__POS EQU 0
UI_ADC_bSAR_SEQ_EOCSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
UI_ADC_bSAR_SEQ_EOCSts__16BIT_STATUS_REG EQU CYREG_B0_UDB14_15_ST
UI_ADC_bSAR_SEQ_EOCSts__MASK EQU 0x01
UI_ADC_bSAR_SEQ_EOCSts__MASK_REG EQU CYREG_B0_UDB14_MSK
UI_ADC_bSAR_SEQ_EOCSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
UI_ADC_bSAR_SEQ_EOCSts__STATUS_REG EQU CYREG_B0_UDB14_ST

; UI_ADC_FinalBuf
UI_ADC_FinalBuf__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
UI_ADC_FinalBuf__DRQ_NUMBER EQU 0
UI_ADC_FinalBuf__NUMBEROF_TDS EQU 0
UI_ADC_FinalBuf__PRIORITY EQU 2
UI_ADC_FinalBuf__TERMIN_EN EQU 0
UI_ADC_FinalBuf__TERMIN_SEL EQU 0
UI_ADC_FinalBuf__TERMOUT0_EN EQU 1
UI_ADC_FinalBuf__TERMOUT0_SEL EQU 0
UI_ADC_FinalBuf__TERMOUT1_EN EQU 0
UI_ADC_FinalBuf__TERMOUT1_SEL EQU 0

; UI_ADC_IntClock
UI_ADC_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
UI_ADC_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
UI_ADC_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
UI_ADC_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UI_ADC_IntClock__INDEX EQU 0x01
UI_ADC_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UI_ADC_IntClock__PM_ACT_MSK EQU 0x02
UI_ADC_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UI_ADC_IntClock__PM_STBY_MSK EQU 0x02

; UI_ADC_IRQ
UI_ADC_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
UI_ADC_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
UI_ADC_IRQ__INTC_MASK EQU 0x80
UI_ADC_IRQ__INTC_NUMBER EQU 7
UI_ADC_IRQ__INTC_PRIOR_NUM EQU 7
UI_ADC_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_7
UI_ADC_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
UI_ADC_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; UI_ADC_SAR_ADC_SAR
UI_ADC_SAR_ADC_SAR__CLK EQU CYREG_SAR0_CLK
UI_ADC_SAR_ADC_SAR__CSR0 EQU CYREG_SAR0_CSR0
UI_ADC_SAR_ADC_SAR__CSR1 EQU CYREG_SAR0_CSR1
UI_ADC_SAR_ADC_SAR__CSR2 EQU CYREG_SAR0_CSR2
UI_ADC_SAR_ADC_SAR__CSR3 EQU CYREG_SAR0_CSR3
UI_ADC_SAR_ADC_SAR__CSR4 EQU CYREG_SAR0_CSR4
UI_ADC_SAR_ADC_SAR__CSR5 EQU CYREG_SAR0_CSR5
UI_ADC_SAR_ADC_SAR__CSR6 EQU CYREG_SAR0_CSR6
UI_ADC_SAR_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
UI_ADC_SAR_ADC_SAR__PM_ACT_MSK EQU 0x01
UI_ADC_SAR_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
UI_ADC_SAR_ADC_SAR__PM_STBY_MSK EQU 0x01
UI_ADC_SAR_ADC_SAR__SW0 EQU CYREG_SAR0_SW0
UI_ADC_SAR_ADC_SAR__SW2 EQU CYREG_SAR0_SW2
UI_ADC_SAR_ADC_SAR__SW3 EQU CYREG_SAR0_SW3
UI_ADC_SAR_ADC_SAR__SW4 EQU CYREG_SAR0_SW4
UI_ADC_SAR_ADC_SAR__SW6 EQU CYREG_SAR0_SW6
UI_ADC_SAR_ADC_SAR__TR0 EQU CYREG_SAR0_TR0
UI_ADC_SAR_ADC_SAR__WRK0 EQU CYREG_SAR0_WRK0
UI_ADC_SAR_ADC_SAR__WRK1 EQU CYREG_SAR0_WRK1

; UI_ADC_TempBuf
UI_ADC_TempBuf__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
UI_ADC_TempBuf__DRQ_NUMBER EQU 1
UI_ADC_TempBuf__NUMBEROF_TDS EQU 0
UI_ADC_TempBuf__PRIORITY EQU 2
UI_ADC_TempBuf__TERMIN_EN EQU 0
UI_ADC_TempBuf__TERMIN_SEL EQU 0
UI_ADC_TempBuf__TERMOUT0_EN EQU 1
UI_ADC_TempBuf__TERMOUT0_SEL EQU 1
UI_ADC_TempBuf__TERMOUT1_EN EQU 0
UI_ADC_TempBuf__TERMOUT1_SEL EQU 0

; UI_isr
UI_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
UI_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
UI_isr__INTC_MASK EQU 0x02
UI_isr__INTC_NUMBER EQU 1
UI_isr__INTC_PRIOR_NUM EQU 7
UI_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
UI_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
UI_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Clock_1
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x02
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x04
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x04

; MIC_GND
MIC_GND__0__INTTYPE EQU CYREG_PICU2_INTTYPE5
MIC_GND__0__MASK EQU 0x20
MIC_GND__0__PC EQU CYREG_PRT2_PC5
MIC_GND__0__PORT EQU 2
MIC_GND__0__SHIFT EQU 5
MIC_GND__AG EQU CYREG_PRT2_AG
MIC_GND__AMUX EQU CYREG_PRT2_AMUX
MIC_GND__BIE EQU CYREG_PRT2_BIE
MIC_GND__BIT_MASK EQU CYREG_PRT2_BIT_MASK
MIC_GND__BYP EQU CYREG_PRT2_BYP
MIC_GND__CTL EQU CYREG_PRT2_CTL
MIC_GND__DM0 EQU CYREG_PRT2_DM0
MIC_GND__DM1 EQU CYREG_PRT2_DM1
MIC_GND__DM2 EQU CYREG_PRT2_DM2
MIC_GND__DR EQU CYREG_PRT2_DR
MIC_GND__INP_DIS EQU CYREG_PRT2_INP_DIS
MIC_GND__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
MIC_GND__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
MIC_GND__LCD_EN EQU CYREG_PRT2_LCD_EN
MIC_GND__MASK EQU 0x20
MIC_GND__PORT EQU 2
MIC_GND__PRT EQU CYREG_PRT2_PRT
MIC_GND__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
MIC_GND__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
MIC_GND__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
MIC_GND__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
MIC_GND__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
MIC_GND__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
MIC_GND__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
MIC_GND__PS EQU CYREG_PRT2_PS
MIC_GND__SHIFT EQU 5
MIC_GND__SLW EQU CYREG_PRT2_SLW

; Timer_1_TimerUDB
Timer_1_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Timer_1_TimerUDB_rstSts_stsreg__0__POS EQU 0
Timer_1_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
Timer_1_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB07_08_ST
Timer_1_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Timer_1_TimerUDB_rstSts_stsreg__2__POS EQU 2
Timer_1_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Timer_1_TimerUDB_rstSts_stsreg__3__POS EQU 3
Timer_1_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
Timer_1_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB07_MSK
Timer_1_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
Timer_1_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB07_ST
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB05_06_MSK
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB05_06_MSK
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB05_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB05_ST_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB05_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB05_ST_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB05_MSK
Timer_1_TimerUDB_sT24_timerdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
Timer_1_TimerUDB_sT24_timerdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
Timer_1_TimerUDB_sT24_timerdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
Timer_1_TimerUDB_sT24_timerdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
Timer_1_TimerUDB_sT24_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
Timer_1_TimerUDB_sT24_timerdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
Timer_1_TimerUDB_sT24_timerdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
Timer_1_TimerUDB_sT24_timerdp_u0__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
Timer_1_TimerUDB_sT24_timerdp_u0__A0_REG EQU CYREG_B0_UDB05_A0
Timer_1_TimerUDB_sT24_timerdp_u0__A1_REG EQU CYREG_B0_UDB05_A1
Timer_1_TimerUDB_sT24_timerdp_u0__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
Timer_1_TimerUDB_sT24_timerdp_u0__D0_REG EQU CYREG_B0_UDB05_D0
Timer_1_TimerUDB_sT24_timerdp_u0__D1_REG EQU CYREG_B0_UDB05_D1
Timer_1_TimerUDB_sT24_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
Timer_1_TimerUDB_sT24_timerdp_u0__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
Timer_1_TimerUDB_sT24_timerdp_u0__F0_REG EQU CYREG_B0_UDB05_F0
Timer_1_TimerUDB_sT24_timerdp_u0__F1_REG EQU CYREG_B0_UDB05_F1
Timer_1_TimerUDB_sT24_timerdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
Timer_1_TimerUDB_sT24_timerdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
Timer_1_TimerUDB_sT24_timerdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
Timer_1_TimerUDB_sT24_timerdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
Timer_1_TimerUDB_sT24_timerdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
Timer_1_TimerUDB_sT24_timerdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
Timer_1_TimerUDB_sT24_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
Timer_1_TimerUDB_sT24_timerdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
Timer_1_TimerUDB_sT24_timerdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
Timer_1_TimerUDB_sT24_timerdp_u1__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
Timer_1_TimerUDB_sT24_timerdp_u1__A0_REG EQU CYREG_B0_UDB06_A0
Timer_1_TimerUDB_sT24_timerdp_u1__A1_REG EQU CYREG_B0_UDB06_A1
Timer_1_TimerUDB_sT24_timerdp_u1__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
Timer_1_TimerUDB_sT24_timerdp_u1__D0_REG EQU CYREG_B0_UDB06_D0
Timer_1_TimerUDB_sT24_timerdp_u1__D1_REG EQU CYREG_B0_UDB06_D1
Timer_1_TimerUDB_sT24_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
Timer_1_TimerUDB_sT24_timerdp_u1__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
Timer_1_TimerUDB_sT24_timerdp_u1__F0_REG EQU CYREG_B0_UDB06_F0
Timer_1_TimerUDB_sT24_timerdp_u1__F1_REG EQU CYREG_B0_UDB06_F1
Timer_1_TimerUDB_sT24_timerdp_u2__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
Timer_1_TimerUDB_sT24_timerdp_u2__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
Timer_1_TimerUDB_sT24_timerdp_u2__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
Timer_1_TimerUDB_sT24_timerdp_u2__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
Timer_1_TimerUDB_sT24_timerdp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
Timer_1_TimerUDB_sT24_timerdp_u2__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
Timer_1_TimerUDB_sT24_timerdp_u2__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
Timer_1_TimerUDB_sT24_timerdp_u2__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
Timer_1_TimerUDB_sT24_timerdp_u2__A0_REG EQU CYREG_B0_UDB07_A0
Timer_1_TimerUDB_sT24_timerdp_u2__A1_REG EQU CYREG_B0_UDB07_A1
Timer_1_TimerUDB_sT24_timerdp_u2__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
Timer_1_TimerUDB_sT24_timerdp_u2__D0_REG EQU CYREG_B0_UDB07_D0
Timer_1_TimerUDB_sT24_timerdp_u2__D1_REG EQU CYREG_B0_UDB07_D1
Timer_1_TimerUDB_sT24_timerdp_u2__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
Timer_1_TimerUDB_sT24_timerdp_u2__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
Timer_1_TimerUDB_sT24_timerdp_u2__F0_REG EQU CYREG_B0_UDB07_F0
Timer_1_TimerUDB_sT24_timerdp_u2__F1_REG EQU CYREG_B0_UDB07_F1

; MIDI_IN1
MIDI_IN1__0__INTTYPE EQU CYREG_PICU15_INTTYPE3
MIDI_IN1__0__MASK EQU 0x08
MIDI_IN1__0__PC EQU CYREG_IO_PC_PRT15_PC3
MIDI_IN1__0__PORT EQU 15
MIDI_IN1__0__SHIFT EQU 3
MIDI_IN1__AG EQU CYREG_PRT15_AG
MIDI_IN1__AMUX EQU CYREG_PRT15_AMUX
MIDI_IN1__BIE EQU CYREG_PRT15_BIE
MIDI_IN1__BIT_MASK EQU CYREG_PRT15_BIT_MASK
MIDI_IN1__BYP EQU CYREG_PRT15_BYP
MIDI_IN1__CTL EQU CYREG_PRT15_CTL
MIDI_IN1__DM0 EQU CYREG_PRT15_DM0
MIDI_IN1__DM1 EQU CYREG_PRT15_DM1
MIDI_IN1__DM2 EQU CYREG_PRT15_DM2
MIDI_IN1__DR EQU CYREG_PRT15_DR
MIDI_IN1__INP_DIS EQU CYREG_PRT15_INP_DIS
MIDI_IN1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
MIDI_IN1__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
MIDI_IN1__LCD_EN EQU CYREG_PRT15_LCD_EN
MIDI_IN1__MASK EQU 0x08
MIDI_IN1__PORT EQU 15
MIDI_IN1__PRT EQU CYREG_PRT15_PRT
MIDI_IN1__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
MIDI_IN1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
MIDI_IN1__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
MIDI_IN1__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
MIDI_IN1__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
MIDI_IN1__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
MIDI_IN1__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
MIDI_IN1__PS EQU CYREG_PRT15_PS
MIDI_IN1__SHIFT EQU 3
MIDI_IN1__SLW EQU CYREG_PRT15_SLW

; MIDI_IN2
MIDI_IN2__0__INTTYPE EQU CYREG_PICU12_INTTYPE2
MIDI_IN2__0__MASK EQU 0x04
MIDI_IN2__0__PC EQU CYREG_PRT12_PC2
MIDI_IN2__0__PORT EQU 12
MIDI_IN2__0__SHIFT EQU 2
MIDI_IN2__AG EQU CYREG_PRT12_AG
MIDI_IN2__BIE EQU CYREG_PRT12_BIE
MIDI_IN2__BIT_MASK EQU CYREG_PRT12_BIT_MASK
MIDI_IN2__BYP EQU CYREG_PRT12_BYP
MIDI_IN2__DM0 EQU CYREG_PRT12_DM0
MIDI_IN2__DM1 EQU CYREG_PRT12_DM1
MIDI_IN2__DM2 EQU CYREG_PRT12_DM2
MIDI_IN2__DR EQU CYREG_PRT12_DR
MIDI_IN2__INP_DIS EQU CYREG_PRT12_INP_DIS
MIDI_IN2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
MIDI_IN2__MASK EQU 0x04
MIDI_IN2__PORT EQU 12
MIDI_IN2__PRT EQU CYREG_PRT12_PRT
MIDI_IN2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
MIDI_IN2__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
MIDI_IN2__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
MIDI_IN2__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
MIDI_IN2__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
MIDI_IN2__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
MIDI_IN2__PS EQU CYREG_PRT12_PS
MIDI_IN2__SHIFT EQU 2
MIDI_IN2__SIO_CFG EQU CYREG_PRT12_SIO_CFG
MIDI_IN2__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
MIDI_IN2__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
MIDI_IN2__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
MIDI_IN2__SLW EQU CYREG_PRT12_SLW

; MIDI_OUT
MIDI_OUT__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
MIDI_OUT__0__MASK EQU 0x01
MIDI_OUT__0__PC EQU CYREG_PRT3_PC0
MIDI_OUT__0__PORT EQU 3
MIDI_OUT__0__SHIFT EQU 0
MIDI_OUT__AG EQU CYREG_PRT3_AG
MIDI_OUT__AMUX EQU CYREG_PRT3_AMUX
MIDI_OUT__BIE EQU CYREG_PRT3_BIE
MIDI_OUT__BIT_MASK EQU CYREG_PRT3_BIT_MASK
MIDI_OUT__BYP EQU CYREG_PRT3_BYP
MIDI_OUT__CTL EQU CYREG_PRT3_CTL
MIDI_OUT__DM0 EQU CYREG_PRT3_DM0
MIDI_OUT__DM1 EQU CYREG_PRT3_DM1
MIDI_OUT__DM2 EQU CYREG_PRT3_DM2
MIDI_OUT__DR EQU CYREG_PRT3_DR
MIDI_OUT__INP_DIS EQU CYREG_PRT3_INP_DIS
MIDI_OUT__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
MIDI_OUT__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
MIDI_OUT__LCD_EN EQU CYREG_PRT3_LCD_EN
MIDI_OUT__MASK EQU 0x01
MIDI_OUT__PORT EQU 3
MIDI_OUT__PRT EQU CYREG_PRT3_PRT
MIDI_OUT__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
MIDI_OUT__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
MIDI_OUT__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
MIDI_OUT__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
MIDI_OUT__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
MIDI_OUT__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
MIDI_OUT__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
MIDI_OUT__PS EQU CYREG_PRT3_PS
MIDI_OUT__SHIFT EQU 0
MIDI_OUT__SLW EQU CYREG_PRT3_SLW

; MIDI_PWR
MIDI_PWR__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
MIDI_PWR__0__MASK EQU 0x10
MIDI_PWR__0__PC EQU CYREG_PRT0_PC4
MIDI_PWR__0__PORT EQU 0
MIDI_PWR__0__SHIFT EQU 4
MIDI_PWR__AG EQU CYREG_PRT0_AG
MIDI_PWR__AMUX EQU CYREG_PRT0_AMUX
MIDI_PWR__BIE EQU CYREG_PRT0_BIE
MIDI_PWR__BIT_MASK EQU CYREG_PRT0_BIT_MASK
MIDI_PWR__BYP EQU CYREG_PRT0_BYP
MIDI_PWR__CTL EQU CYREG_PRT0_CTL
MIDI_PWR__DM0 EQU CYREG_PRT0_DM0
MIDI_PWR__DM1 EQU CYREG_PRT0_DM1
MIDI_PWR__DM2 EQU CYREG_PRT0_DM2
MIDI_PWR__DR EQU CYREG_PRT0_DR
MIDI_PWR__INP_DIS EQU CYREG_PRT0_INP_DIS
MIDI_PWR__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
MIDI_PWR__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
MIDI_PWR__LCD_EN EQU CYREG_PRT0_LCD_EN
MIDI_PWR__MASK EQU 0x10
MIDI_PWR__PORT EQU 0
MIDI_PWR__PRT EQU CYREG_PRT0_PRT
MIDI_PWR__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
MIDI_PWR__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
MIDI_PWR__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
MIDI_PWR__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
MIDI_PWR__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
MIDI_PWR__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
MIDI_PWR__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
MIDI_PWR__PS EQU CYREG_PRT0_PS
MIDI_PWR__SHIFT EQU 4
MIDI_PWR__SLW EQU CYREG_PRT0_SLW

; UI_TIMER_TimerUDB
UI_TIMER_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
UI_TIMER_TimerUDB_rstSts_stsreg__0__POS EQU 0
UI_TIMER_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
UI_TIMER_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB05_06_ST
UI_TIMER_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
UI_TIMER_TimerUDB_rstSts_stsreg__2__POS EQU 2
UI_TIMER_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
UI_TIMER_TimerUDB_rstSts_stsreg__3__POS EQU 3
UI_TIMER_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
UI_TIMER_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B1_UDB05_MSK
UI_TIMER_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
UI_TIMER_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B1_UDB05_ST
UI_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
UI_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
UI_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
UI_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
UI_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
UI_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB04_05_MSK
UI_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
UI_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB04_05_MSK
UI_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
UI_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
UI_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
UI_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
UI_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB04_CTL
UI_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB04_ST_CTL
UI_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B1_UDB04_CTL
UI_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB04_ST_CTL
UI_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
UI_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
UI_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
UI_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB04_MSK
UI_TIMER_TimerUDB_sT24_timerdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
UI_TIMER_TimerUDB_sT24_timerdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
UI_TIMER_TimerUDB_sT24_timerdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
UI_TIMER_TimerUDB_sT24_timerdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
UI_TIMER_TimerUDB_sT24_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
UI_TIMER_TimerUDB_sT24_timerdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
UI_TIMER_TimerUDB_sT24_timerdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
UI_TIMER_TimerUDB_sT24_timerdp_u0__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
UI_TIMER_TimerUDB_sT24_timerdp_u0__A0_REG EQU CYREG_B1_UDB04_A0
UI_TIMER_TimerUDB_sT24_timerdp_u0__A1_REG EQU CYREG_B1_UDB04_A1
UI_TIMER_TimerUDB_sT24_timerdp_u0__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
UI_TIMER_TimerUDB_sT24_timerdp_u0__D0_REG EQU CYREG_B1_UDB04_D0
UI_TIMER_TimerUDB_sT24_timerdp_u0__D1_REG EQU CYREG_B1_UDB04_D1
UI_TIMER_TimerUDB_sT24_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
UI_TIMER_TimerUDB_sT24_timerdp_u0__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
UI_TIMER_TimerUDB_sT24_timerdp_u0__F0_REG EQU CYREG_B1_UDB04_F0
UI_TIMER_TimerUDB_sT24_timerdp_u0__F1_REG EQU CYREG_B1_UDB04_F1
UI_TIMER_TimerUDB_sT24_timerdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
UI_TIMER_TimerUDB_sT24_timerdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
UI_TIMER_TimerUDB_sT24_timerdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB05_06_A0
UI_TIMER_TimerUDB_sT24_timerdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB05_06_A1
UI_TIMER_TimerUDB_sT24_timerdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB05_06_D0
UI_TIMER_TimerUDB_sT24_timerdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB05_06_D1
UI_TIMER_TimerUDB_sT24_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
UI_TIMER_TimerUDB_sT24_timerdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB05_06_F0
UI_TIMER_TimerUDB_sT24_timerdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB05_06_F1
UI_TIMER_TimerUDB_sT24_timerdp_u1__A0_A1_REG EQU CYREG_B1_UDB05_A0_A1
UI_TIMER_TimerUDB_sT24_timerdp_u1__A0_REG EQU CYREG_B1_UDB05_A0
UI_TIMER_TimerUDB_sT24_timerdp_u1__A1_REG EQU CYREG_B1_UDB05_A1
UI_TIMER_TimerUDB_sT24_timerdp_u1__D0_D1_REG EQU CYREG_B1_UDB05_D0_D1
UI_TIMER_TimerUDB_sT24_timerdp_u1__D0_REG EQU CYREG_B1_UDB05_D0
UI_TIMER_TimerUDB_sT24_timerdp_u1__D1_REG EQU CYREG_B1_UDB05_D1
UI_TIMER_TimerUDB_sT24_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
UI_TIMER_TimerUDB_sT24_timerdp_u1__F0_F1_REG EQU CYREG_B1_UDB05_F0_F1
UI_TIMER_TimerUDB_sT24_timerdp_u1__F0_REG EQU CYREG_B1_UDB05_F0
UI_TIMER_TimerUDB_sT24_timerdp_u1__F1_REG EQU CYREG_B1_UDB05_F1
UI_TIMER_TimerUDB_sT24_timerdp_u2__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
UI_TIMER_TimerUDB_sT24_timerdp_u2__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
UI_TIMER_TimerUDB_sT24_timerdp_u2__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
UI_TIMER_TimerUDB_sT24_timerdp_u2__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
UI_TIMER_TimerUDB_sT24_timerdp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
UI_TIMER_TimerUDB_sT24_timerdp_u2__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
UI_TIMER_TimerUDB_sT24_timerdp_u2__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
UI_TIMER_TimerUDB_sT24_timerdp_u2__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
UI_TIMER_TimerUDB_sT24_timerdp_u2__A0_REG EQU CYREG_B1_UDB06_A0
UI_TIMER_TimerUDB_sT24_timerdp_u2__A1_REG EQU CYREG_B1_UDB06_A1
UI_TIMER_TimerUDB_sT24_timerdp_u2__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
UI_TIMER_TimerUDB_sT24_timerdp_u2__D0_REG EQU CYREG_B1_UDB06_D0
UI_TIMER_TimerUDB_sT24_timerdp_u2__D1_REG EQU CYREG_B1_UDB06_D1
UI_TIMER_TimerUDB_sT24_timerdp_u2__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
UI_TIMER_TimerUDB_sT24_timerdp_u2__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
UI_TIMER_TimerUDB_sT24_timerdp_u2__F0_REG EQU CYREG_B1_UDB06_F0
UI_TIMER_TimerUDB_sT24_timerdp_u2__F1_REG EQU CYREG_B1_UDB06_F1

; ADC_SAR_1_ADC_SAR
ADC_SAR_1_ADC_SAR__CLK EQU CYREG_SAR1_CLK
ADC_SAR_1_ADC_SAR__CSR0 EQU CYREG_SAR1_CSR0
ADC_SAR_1_ADC_SAR__CSR1 EQU CYREG_SAR1_CSR1
ADC_SAR_1_ADC_SAR__CSR2 EQU CYREG_SAR1_CSR2
ADC_SAR_1_ADC_SAR__CSR3 EQU CYREG_SAR1_CSR3
ADC_SAR_1_ADC_SAR__CSR4 EQU CYREG_SAR1_CSR4
ADC_SAR_1_ADC_SAR__CSR5 EQU CYREG_SAR1_CSR5
ADC_SAR_1_ADC_SAR__CSR6 EQU CYREG_SAR1_CSR6
ADC_SAR_1_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_SAR_1_ADC_SAR__PM_ACT_MSK EQU 0x02
ADC_SAR_1_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_SAR_1_ADC_SAR__PM_STBY_MSK EQU 0x02
ADC_SAR_1_ADC_SAR__SW0 EQU CYREG_SAR1_SW0
ADC_SAR_1_ADC_SAR__SW2 EQU CYREG_SAR1_SW2
ADC_SAR_1_ADC_SAR__SW3 EQU CYREG_SAR1_SW3
ADC_SAR_1_ADC_SAR__SW4 EQU CYREG_SAR1_SW4
ADC_SAR_1_ADC_SAR__SW6 EQU CYREG_SAR1_SW6
ADC_SAR_1_ADC_SAR__TR0 EQU CYREG_SAR1_TR0
ADC_SAR_1_ADC_SAR__WRK0 EQU CYREG_SAR1_WRK0
ADC_SAR_1_ADC_SAR__WRK1 EQU CYREG_SAR1_WRK1

; ADC_SAR_1_IRQ
ADC_SAR_1_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_SAR_1_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_SAR_1_IRQ__INTC_MASK EQU 0x04
ADC_SAR_1_IRQ__INTC_NUMBER EQU 2
ADC_SAR_1_IRQ__INTC_PRIOR_NUM EQU 7
ADC_SAR_1_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
ADC_SAR_1_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_SAR_1_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; ADC_SAR_1_theACLK
ADC_SAR_1_theACLK__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
ADC_SAR_1_theACLK__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
ADC_SAR_1_theACLK__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
ADC_SAR_1_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_SAR_1_theACLK__INDEX EQU 0x00
ADC_SAR_1_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_SAR_1_theACLK__PM_ACT_MSK EQU 0x01
ADC_SAR_1_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_SAR_1_theACLK__PM_STBY_MSK EQU 0x01

; MIDI_OUT1
MIDI_OUT1__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
MIDI_OUT1__0__MASK EQU 0x02
MIDI_OUT1__0__PC EQU CYREG_PRT0_PC1
MIDI_OUT1__0__PORT EQU 0
MIDI_OUT1__0__SHIFT EQU 1
MIDI_OUT1__AG EQU CYREG_PRT0_AG
MIDI_OUT1__AMUX EQU CYREG_PRT0_AMUX
MIDI_OUT1__BIE EQU CYREG_PRT0_BIE
MIDI_OUT1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
MIDI_OUT1__BYP EQU CYREG_PRT0_BYP
MIDI_OUT1__CTL EQU CYREG_PRT0_CTL
MIDI_OUT1__DM0 EQU CYREG_PRT0_DM0
MIDI_OUT1__DM1 EQU CYREG_PRT0_DM1
MIDI_OUT1__DM2 EQU CYREG_PRT0_DM2
MIDI_OUT1__DR EQU CYREG_PRT0_DR
MIDI_OUT1__INP_DIS EQU CYREG_PRT0_INP_DIS
MIDI_OUT1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
MIDI_OUT1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
MIDI_OUT1__LCD_EN EQU CYREG_PRT0_LCD_EN
MIDI_OUT1__MASK EQU 0x02
MIDI_OUT1__PORT EQU 0
MIDI_OUT1__PRT EQU CYREG_PRT0_PRT
MIDI_OUT1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
MIDI_OUT1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
MIDI_OUT1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
MIDI_OUT1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
MIDI_OUT1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
MIDI_OUT1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
MIDI_OUT1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
MIDI_OUT1__PS EQU CYREG_PRT0_PS
MIDI_OUT1__SHIFT EQU 1
MIDI_OUT1__SLW EQU CYREG_PRT0_SLW

; MIDI_OUT2
MIDI_OUT2__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
MIDI_OUT2__0__MASK EQU 0x80
MIDI_OUT2__0__PC EQU CYREG_PRT0_PC7
MIDI_OUT2__0__PORT EQU 0
MIDI_OUT2__0__SHIFT EQU 7
MIDI_OUT2__AG EQU CYREG_PRT0_AG
MIDI_OUT2__AMUX EQU CYREG_PRT0_AMUX
MIDI_OUT2__BIE EQU CYREG_PRT0_BIE
MIDI_OUT2__BIT_MASK EQU CYREG_PRT0_BIT_MASK
MIDI_OUT2__BYP EQU CYREG_PRT0_BYP
MIDI_OUT2__CTL EQU CYREG_PRT0_CTL
MIDI_OUT2__DM0 EQU CYREG_PRT0_DM0
MIDI_OUT2__DM1 EQU CYREG_PRT0_DM1
MIDI_OUT2__DM2 EQU CYREG_PRT0_DM2
MIDI_OUT2__DR EQU CYREG_PRT0_DR
MIDI_OUT2__INP_DIS EQU CYREG_PRT0_INP_DIS
MIDI_OUT2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
MIDI_OUT2__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
MIDI_OUT2__LCD_EN EQU CYREG_PRT0_LCD_EN
MIDI_OUT2__MASK EQU 0x80
MIDI_OUT2__PORT EQU 0
MIDI_OUT2__PRT EQU CYREG_PRT0_PRT
MIDI_OUT2__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
MIDI_OUT2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
MIDI_OUT2__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
MIDI_OUT2__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
MIDI_OUT2__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
MIDI_OUT2__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
MIDI_OUT2__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
MIDI_OUT2__PS EQU CYREG_PRT0_PS
MIDI_OUT2__SHIFT EQU 7
MIDI_OUT2__SLW EQU CYREG_PRT0_SLW

; Sleep_isr
Sleep_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Sleep_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Sleep_isr__INTC_MASK EQU 0x01
Sleep_isr__INTC_NUMBER EQU 0
Sleep_isr__INTC_PRIOR_NUM EQU 7
Sleep_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
Sleep_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Sleep_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; MIDI1_UART_BUART
MIDI1_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
MIDI1_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
MIDI1_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
MIDI1_UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
MIDI1_UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
MIDI1_UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB12_13_MSK
MIDI1_UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
MIDI1_UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB12_13_MSK
MIDI1_UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
MIDI1_UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
MIDI1_UART_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB12_CTL
MIDI1_UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB12_ST_CTL
MIDI1_UART_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB12_CTL
MIDI1_UART_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB12_ST_CTL
MIDI1_UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
MIDI1_UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
MIDI1_UART_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB12_MSK
MIDI1_UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
MIDI1_UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB12_13_ST
MIDI1_UART_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB12_MSK
MIDI1_UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
MIDI1_UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
MIDI1_UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
MIDI1_UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB12_ST_CTL
MIDI1_UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB12_ST_CTL
MIDI1_UART_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB12_ST
MIDI1_UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
MIDI1_UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
MIDI1_UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
MIDI1_UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
MIDI1_UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
MIDI1_UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
MIDI1_UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
MIDI1_UART_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
MIDI1_UART_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB08_A0
MIDI1_UART_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB08_A1
MIDI1_UART_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
MIDI1_UART_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB08_D0
MIDI1_UART_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB08_D1
MIDI1_UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
MIDI1_UART_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
MIDI1_UART_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB08_F0
MIDI1_UART_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB08_F1
MIDI1_UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
MIDI1_UART_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB04_05_ST
MIDI1_UART_BUART_sRX_RxSts__3__MASK EQU 0x08
MIDI1_UART_BUART_sRX_RxSts__3__POS EQU 3
MIDI1_UART_BUART_sRX_RxSts__4__MASK EQU 0x10
MIDI1_UART_BUART_sRX_RxSts__4__POS EQU 4
MIDI1_UART_BUART_sRX_RxSts__5__MASK EQU 0x20
MIDI1_UART_BUART_sRX_RxSts__5__POS EQU 5
MIDI1_UART_BUART_sRX_RxSts__MASK EQU 0x38
MIDI1_UART_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB04_MSK
MIDI1_UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
MIDI1_UART_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB04_ST
MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB02_03_A0
MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB02_03_A1
MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB02_03_D0
MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB02_03_D1
MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB02_03_F0
MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB02_03_F1
MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB02_A0_A1
MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB02_A0
MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB02_A1
MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB02_D0_D1
MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB02_D0
MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB02_D1
MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB02_F0_F1
MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB02_F0
MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB02_F1
MIDI1_UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB00_01_A0
MIDI1_UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB00_01_A1
MIDI1_UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB00_01_D0
MIDI1_UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB00_01_D1
MIDI1_UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
MIDI1_UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB00_01_F0
MIDI1_UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB00_01_F1
MIDI1_UART_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB00_A0_A1
MIDI1_UART_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB00_A0
MIDI1_UART_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB00_A1
MIDI1_UART_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB00_D0_D1
MIDI1_UART_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB00_D0
MIDI1_UART_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB00_D1
MIDI1_UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
MIDI1_UART_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB00_F0_F1
MIDI1_UART_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB00_F0
MIDI1_UART_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB00_F1
MIDI1_UART_BUART_sTX_TxSts__0__MASK EQU 0x01
MIDI1_UART_BUART_sTX_TxSts__0__POS EQU 0
MIDI1_UART_BUART_sTX_TxSts__1__MASK EQU 0x02
MIDI1_UART_BUART_sTX_TxSts__1__POS EQU 1
MIDI1_UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
MIDI1_UART_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB00_01_ST
MIDI1_UART_BUART_sTX_TxSts__2__MASK EQU 0x04
MIDI1_UART_BUART_sTX_TxSts__2__POS EQU 2
MIDI1_UART_BUART_sTX_TxSts__3__MASK EQU 0x08
MIDI1_UART_BUART_sTX_TxSts__3__POS EQU 3
MIDI1_UART_BUART_sTX_TxSts__MASK EQU 0x0F
MIDI1_UART_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB00_MSK
MIDI1_UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
MIDI1_UART_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB00_ST

; MIDI1_UART_RXInternalInterrupt
MIDI1_UART_RXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
MIDI1_UART_RXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
MIDI1_UART_RXInternalInterrupt__INTC_MASK EQU 0x08
MIDI1_UART_RXInternalInterrupt__INTC_NUMBER EQU 3
MIDI1_UART_RXInternalInterrupt__INTC_PRIOR_NUM EQU 7
MIDI1_UART_RXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
MIDI1_UART_RXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
MIDI1_UART_RXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; MIDI1_UART_TXInternalInterrupt
MIDI1_UART_TXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
MIDI1_UART_TXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
MIDI1_UART_TXInternalInterrupt__INTC_MASK EQU 0x10
MIDI1_UART_TXInternalInterrupt__INTC_NUMBER EQU 4
MIDI1_UART_TXInternalInterrupt__INTC_PRIOR_NUM EQU 7
MIDI1_UART_TXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
MIDI1_UART_TXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
MIDI1_UART_TXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; MIDI2_UART_BUART
MIDI2_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
MIDI2_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
MIDI2_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
MIDI2_UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
MIDI2_UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
MIDI2_UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB10_11_MSK
MIDI2_UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
MIDI2_UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB10_11_MSK
MIDI2_UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
MIDI2_UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
MIDI2_UART_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB10_CTL
MIDI2_UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB10_ST_CTL
MIDI2_UART_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB10_CTL
MIDI2_UART_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB10_ST_CTL
MIDI2_UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
MIDI2_UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
MIDI2_UART_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB10_MSK
MIDI2_UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
MIDI2_UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB10_11_ST
MIDI2_UART_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB10_MSK
MIDI2_UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
MIDI2_UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
MIDI2_UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
MIDI2_UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB10_ST_CTL
MIDI2_UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB10_ST_CTL
MIDI2_UART_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB10_ST
MIDI2_UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
MIDI2_UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
MIDI2_UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
MIDI2_UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
MIDI2_UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
MIDI2_UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
MIDI2_UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
MIDI2_UART_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
MIDI2_UART_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB08_A0
MIDI2_UART_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB08_A1
MIDI2_UART_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
MIDI2_UART_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB08_D0
MIDI2_UART_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB08_D1
MIDI2_UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
MIDI2_UART_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
MIDI2_UART_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB08_F0
MIDI2_UART_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB08_F1
MIDI2_UART_BUART_sRX_RxSts__3__MASK EQU 0x08
MIDI2_UART_BUART_sRX_RxSts__3__POS EQU 3
MIDI2_UART_BUART_sRX_RxSts__4__MASK EQU 0x10
MIDI2_UART_BUART_sRX_RxSts__4__POS EQU 4
MIDI2_UART_BUART_sRX_RxSts__5__MASK EQU 0x20
MIDI2_UART_BUART_sRX_RxSts__5__POS EQU 5
MIDI2_UART_BUART_sRX_RxSts__MASK EQU 0x38
MIDI2_UART_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB11_MSK
MIDI2_UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
MIDI2_UART_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB11_ST
MIDI2_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB03_04_A0
MIDI2_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB03_04_A1
MIDI2_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB03_04_D0
MIDI2_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB03_04_D1
MIDI2_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
MIDI2_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB03_04_F0
MIDI2_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB03_04_F1
MIDI2_UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB03_A0_A1
MIDI2_UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB03_A0
MIDI2_UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB03_A1
MIDI2_UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB03_D0_D1
MIDI2_UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB03_D0
MIDI2_UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB03_D1
MIDI2_UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
MIDI2_UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB03_F0_F1
MIDI2_UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB03_F0
MIDI2_UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB03_F1
MIDI2_UART_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB15_A0_A1
MIDI2_UART_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB15_A0
MIDI2_UART_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB15_A1
MIDI2_UART_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB15_D0_D1
MIDI2_UART_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB15_D0
MIDI2_UART_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB15_D1
MIDI2_UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
MIDI2_UART_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB15_F0_F1
MIDI2_UART_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB15_F0
MIDI2_UART_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB15_F1
MIDI2_UART_BUART_sTX_TxSts__0__MASK EQU 0x01
MIDI2_UART_BUART_sTX_TxSts__0__POS EQU 0
MIDI2_UART_BUART_sTX_TxSts__1__MASK EQU 0x02
MIDI2_UART_BUART_sTX_TxSts__1__POS EQU 1
MIDI2_UART_BUART_sTX_TxSts__2__MASK EQU 0x04
MIDI2_UART_BUART_sTX_TxSts__2__POS EQU 2
MIDI2_UART_BUART_sTX_TxSts__3__MASK EQU 0x08
MIDI2_UART_BUART_sTX_TxSts__3__POS EQU 3
MIDI2_UART_BUART_sTX_TxSts__MASK EQU 0x0F
MIDI2_UART_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB15_MSK
MIDI2_UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
MIDI2_UART_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB15_ST

; MIDI2_UART_RXInternalInterrupt
MIDI2_UART_RXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
MIDI2_UART_RXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
MIDI2_UART_RXInternalInterrupt__INTC_MASK EQU 0x20
MIDI2_UART_RXInternalInterrupt__INTC_NUMBER EQU 5
MIDI2_UART_RXInternalInterrupt__INTC_PRIOR_NUM EQU 7
MIDI2_UART_RXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_5
MIDI2_UART_RXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
MIDI2_UART_RXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; MIDI2_UART_TXInternalInterrupt
MIDI2_UART_TXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
MIDI2_UART_TXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
MIDI2_UART_TXInternalInterrupt__INTC_MASK EQU 0x40
MIDI2_UART_TXInternalInterrupt__INTC_NUMBER EQU 6
MIDI2_UART_TXInternalInterrupt__INTC_PRIOR_NUM EQU 7
MIDI2_UART_TXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_6
MIDI2_UART_TXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
MIDI2_UART_TXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; POT_IN_KEY
POT_IN_KEY__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
POT_IN_KEY__0__MASK EQU 0x40
POT_IN_KEY__0__PC EQU CYREG_PRT1_PC6
POT_IN_KEY__0__PORT EQU 1
POT_IN_KEY__0__SHIFT EQU 6
POT_IN_KEY__AG EQU CYREG_PRT1_AG
POT_IN_KEY__AMUX EQU CYREG_PRT1_AMUX
POT_IN_KEY__BIE EQU CYREG_PRT1_BIE
POT_IN_KEY__BIT_MASK EQU CYREG_PRT1_BIT_MASK
POT_IN_KEY__BYP EQU CYREG_PRT1_BYP
POT_IN_KEY__CTL EQU CYREG_PRT1_CTL
POT_IN_KEY__DM0 EQU CYREG_PRT1_DM0
POT_IN_KEY__DM1 EQU CYREG_PRT1_DM1
POT_IN_KEY__DM2 EQU CYREG_PRT1_DM2
POT_IN_KEY__DR EQU CYREG_PRT1_DR
POT_IN_KEY__INP_DIS EQU CYREG_PRT1_INP_DIS
POT_IN_KEY__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
POT_IN_KEY__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
POT_IN_KEY__LCD_EN EQU CYREG_PRT1_LCD_EN
POT_IN_KEY__MASK EQU 0x40
POT_IN_KEY__PORT EQU 1
POT_IN_KEY__PRT EQU CYREG_PRT1_PRT
POT_IN_KEY__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
POT_IN_KEY__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
POT_IN_KEY__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
POT_IN_KEY__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
POT_IN_KEY__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
POT_IN_KEY__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
POT_IN_KEY__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
POT_IN_KEY__PS EQU CYREG_PRT1_PS
POT_IN_KEY__SHIFT EQU 6
POT_IN_KEY__SLW EQU CYREG_PRT1_SLW

; I2C_CharLCD_I2C_FF
I2C_CharLCD_I2C_FF__ADR EQU CYREG_I2C_ADR
I2C_CharLCD_I2C_FF__CFG EQU CYREG_I2C_CFG
I2C_CharLCD_I2C_FF__CLK_DIV1 EQU CYREG_I2C_CLK_DIV1
I2C_CharLCD_I2C_FF__CLK_DIV2 EQU CYREG_I2C_CLK_DIV2
I2C_CharLCD_I2C_FF__CSR EQU CYREG_I2C_CSR
I2C_CharLCD_I2C_FF__D EQU CYREG_I2C_D
I2C_CharLCD_I2C_FF__MCSR EQU CYREG_I2C_MCSR
I2C_CharLCD_I2C_FF__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
I2C_CharLCD_I2C_FF__PM_ACT_MSK EQU 0x04
I2C_CharLCD_I2C_FF__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
I2C_CharLCD_I2C_FF__PM_STBY_MSK EQU 0x04
I2C_CharLCD_I2C_FF__TMOUT_CFG0 EQU CYREG_I2C_TMOUT_CFG0
I2C_CharLCD_I2C_FF__TMOUT_CFG1 EQU CYREG_I2C_TMOUT_CFG1
I2C_CharLCD_I2C_FF__TMOUT_CSR EQU CYREG_I2C_TMOUT_CSR
I2C_CharLCD_I2C_FF__TMOUT_SR EQU CYREG_I2C_TMOUT_SR
I2C_CharLCD_I2C_FF__XCFG EQU CYREG_I2C_XCFG

; I2C_CharLCD_I2C_IRQ
I2C_CharLCD_I2C_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
I2C_CharLCD_I2C_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
I2C_CharLCD_I2C_IRQ__INTC_MASK EQU 0x8000
I2C_CharLCD_I2C_IRQ__INTC_NUMBER EQU 15
I2C_CharLCD_I2C_IRQ__INTC_PRIOR_NUM EQU 7
I2C_CharLCD_I2C_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_15
I2C_CharLCD_I2C_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
I2C_CharLCD_I2C_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; POT_IN_HYST
POT_IN_HYST__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
POT_IN_HYST__0__MASK EQU 0x01
POT_IN_HYST__0__PC EQU CYREG_PRT2_PC0
POT_IN_HYST__0__PORT EQU 2
POT_IN_HYST__0__SHIFT EQU 0
POT_IN_HYST__AG EQU CYREG_PRT2_AG
POT_IN_HYST__AMUX EQU CYREG_PRT2_AMUX
POT_IN_HYST__BIE EQU CYREG_PRT2_BIE
POT_IN_HYST__BIT_MASK EQU CYREG_PRT2_BIT_MASK
POT_IN_HYST__BYP EQU CYREG_PRT2_BYP
POT_IN_HYST__CTL EQU CYREG_PRT2_CTL
POT_IN_HYST__DM0 EQU CYREG_PRT2_DM0
POT_IN_HYST__DM1 EQU CYREG_PRT2_DM1
POT_IN_HYST__DM2 EQU CYREG_PRT2_DM2
POT_IN_HYST__DR EQU CYREG_PRT2_DR
POT_IN_HYST__INP_DIS EQU CYREG_PRT2_INP_DIS
POT_IN_HYST__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
POT_IN_HYST__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
POT_IN_HYST__LCD_EN EQU CYREG_PRT2_LCD_EN
POT_IN_HYST__MASK EQU 0x01
POT_IN_HYST__PORT EQU 2
POT_IN_HYST__PRT EQU CYREG_PRT2_PRT
POT_IN_HYST__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
POT_IN_HYST__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
POT_IN_HYST__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
POT_IN_HYST__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
POT_IN_HYST__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
POT_IN_HYST__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
POT_IN_HYST__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
POT_IN_HYST__PS EQU CYREG_PRT2_PS
POT_IN_HYST__SHIFT EQU 0
POT_IN_HYST__SLW EQU CYREG_PRT2_SLW

; POT_IN_VELO
POT_IN_VELO__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
POT_IN_VELO__0__MASK EQU 0x02
POT_IN_VELO__0__PC EQU CYREG_PRT2_PC1
POT_IN_VELO__0__PORT EQU 2
POT_IN_VELO__0__SHIFT EQU 1
POT_IN_VELO__AG EQU CYREG_PRT2_AG
POT_IN_VELO__AMUX EQU CYREG_PRT2_AMUX
POT_IN_VELO__BIE EQU CYREG_PRT2_BIE
POT_IN_VELO__BIT_MASK EQU CYREG_PRT2_BIT_MASK
POT_IN_VELO__BYP EQU CYREG_PRT2_BYP
POT_IN_VELO__CTL EQU CYREG_PRT2_CTL
POT_IN_VELO__DM0 EQU CYREG_PRT2_DM0
POT_IN_VELO__DM1 EQU CYREG_PRT2_DM1
POT_IN_VELO__DM2 EQU CYREG_PRT2_DM2
POT_IN_VELO__DR EQU CYREG_PRT2_DR
POT_IN_VELO__INP_DIS EQU CYREG_PRT2_INP_DIS
POT_IN_VELO__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
POT_IN_VELO__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
POT_IN_VELO__LCD_EN EQU CYREG_PRT2_LCD_EN
POT_IN_VELO__MASK EQU 0x02
POT_IN_VELO__PORT EQU 2
POT_IN_VELO__PRT EQU CYREG_PRT2_PRT
POT_IN_VELO__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
POT_IN_VELO__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
POT_IN_VELO__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
POT_IN_VELO__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
POT_IN_VELO__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
POT_IN_VELO__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
POT_IN_VELO__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
POT_IN_VELO__PS EQU CYREG_PRT2_PS
POT_IN_VELO__SHIFT EQU 1
POT_IN_VELO__SLW EQU CYREG_PRT2_SLW

; POT_IN_SCALE
POT_IN_SCALE__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
POT_IN_SCALE__0__MASK EQU 0x80
POT_IN_SCALE__0__PC EQU CYREG_PRT1_PC7
POT_IN_SCALE__0__PORT EQU 1
POT_IN_SCALE__0__SHIFT EQU 7
POT_IN_SCALE__AG EQU CYREG_PRT1_AG
POT_IN_SCALE__AMUX EQU CYREG_PRT1_AMUX
POT_IN_SCALE__BIE EQU CYREG_PRT1_BIE
POT_IN_SCALE__BIT_MASK EQU CYREG_PRT1_BIT_MASK
POT_IN_SCALE__BYP EQU CYREG_PRT1_BYP
POT_IN_SCALE__CTL EQU CYREG_PRT1_CTL
POT_IN_SCALE__DM0 EQU CYREG_PRT1_DM0
POT_IN_SCALE__DM1 EQU CYREG_PRT1_DM1
POT_IN_SCALE__DM2 EQU CYREG_PRT1_DM2
POT_IN_SCALE__DR EQU CYREG_PRT1_DR
POT_IN_SCALE__INP_DIS EQU CYREG_PRT1_INP_DIS
POT_IN_SCALE__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
POT_IN_SCALE__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
POT_IN_SCALE__LCD_EN EQU CYREG_PRT1_LCD_EN
POT_IN_SCALE__MASK EQU 0x80
POT_IN_SCALE__PORT EQU 1
POT_IN_SCALE__PRT EQU CYREG_PRT1_PRT
POT_IN_SCALE__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
POT_IN_SCALE__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
POT_IN_SCALE__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
POT_IN_SCALE__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
POT_IN_SCALE__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
POT_IN_SCALE__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
POT_IN_SCALE__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
POT_IN_SCALE__PS EQU CYREG_PRT1_PS
POT_IN_SCALE__SHIFT EQU 7
POT_IN_SCALE__SLW EQU CYREG_PRT1_SLW

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 60000000
BCLK__BUS_CLK__KHZ EQU 60000
BCLK__BUS_CLK__MHZ EQU 60
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 12
CYDEV_CHIP_DIE_PSOC5LP EQU 19
CYDEV_CHIP_DIE_PSOC5TM EQU 20
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 4
CYDEV_CHIP_FAMILY_FM3 EQU 5
CYDEV_CHIP_FAMILY_FM4 EQU 6
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 12
CYDEV_CHIP_MEMBER_4C EQU 18
CYDEV_CHIP_MEMBER_4D EQU 8
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 13
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 11
CYDEV_CHIP_MEMBER_4I EQU 17
CYDEV_CHIP_MEMBER_4J EQU 9
CYDEV_CHIP_MEMBER_4K EQU 10
CYDEV_CHIP_MEMBER_4L EQU 16
CYDEV_CHIP_MEMBER_4M EQU 15
CYDEV_CHIP_MEMBER_4N EQU 6
CYDEV_CHIP_MEMBER_4O EQU 5
CYDEV_CHIP_MEMBER_4P EQU 14
CYDEV_CHIP_MEMBER_4Q EQU 7
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 20
CYDEV_CHIP_MEMBER_5B EQU 19
CYDEV_CHIP_MEMBER_FM3 EQU 24
CYDEV_CHIP_MEMBER_FM4 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 21
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 22
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 23
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 0
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x000084FE
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP EQU 1
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000003
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
