<?xml version="1.0" encoding="UTF-8"?><!DOCTYPE us-patent-application SYSTEM "us-patent-application-v46-2022-02-17.dtd" [ ]><us-patent-application lang="EN" dtd-version="v4.6 2022-02-17" file="US20230005828A1-20230105.XML" status="PRODUCTION" id="us-patent-application" country="US" date-produced="20221221" date-publ="20230105"><us-bibliographic-data-application lang="EN" country="US"><publication-reference><document-id><country>US</country><doc-number>20230005828</doc-number><kind>A1</kind><date>20230105</date></document-id></publication-reference><application-reference appl-type="utility"><document-id><country>US</country><doc-number>17693867</doc-number><date>20220314</date></document-id></application-reference><us-application-series-code>17</us-application-series-code><priority-claims><priority-claim sequence="01" kind="national"><country>KR</country><doc-number>10-2021-0087326</doc-number><date>20210702</date></priority-claim></priority-claims><classifications-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>L</subclass><main-group>23</main-group><subgroup>498</subgroup><symbol-position>F</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>L</subclass><main-group>23</main-group><subgroup>00</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>L</subclass><main-group>23</main-group><subgroup>31</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr></classifications-ipcr><classifications-cpc><main-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>23</main-group><subgroup>49822</subgroup><symbol-position>F</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc></main-cpc><further-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>23</main-group><subgroup>562</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>23</main-group><subgroup>49827</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>24</main-group><subgroup>73</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>23</main-group><subgroup>3128</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>2224</main-group><subgroup>73204</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc></further-cpc></classifications-cpc><invention-title id="d2e61">SEMICONDUCTOR PACKAGE INCLUDING REDISTRIBUTION SUBSTRATE AND METHOD OF MANUFACTURING THE SAME</invention-title><us-parties><us-applicants><us-applicant sequence="00" app-type="applicant" designation="us-only" applicant-authority-category="assignee"><addressbook><orgname>Samsung Electronics Co., Ltd.</orgname><address><city>Suwon-si</city><country>KR</country></address></addressbook><residence><country>KR</country></residence></us-applicant></us-applicants><inventors><inventor sequence="00" designation="us-only"><addressbook><last-name>JUNG</last-name><first-name>Moongil</first-name><address><city>Asan-si</city><country>KR</country></address></addressbook></inventor><inventor sequence="01" designation="us-only"><addressbook><last-name>KU</last-name><first-name>Suhyeon</first-name><address><city>Asan-si</city><country>KR</country></address></addressbook></inventor><inventor sequence="02" designation="us-only"><addressbook><last-name>PARK</last-name><first-name>Soyoen</first-name><address><city>Cheonan-si</city><country>KR</country></address></addressbook></inventor><inventor sequence="03" designation="us-only"><addressbook><last-name>KIM</last-name><first-name>Kyungsub</first-name><address><city>Hwaseong-si</city><country>KR</country></address></addressbook></inventor></inventors></us-parties><assignees><assignee><addressbook><orgname>Samsung Electronics Co., Ltd.</orgname><role>03</role><address><city>Suwon-si</city><country>KR</country></address></addressbook></assignee></assignees></us-bibliographic-data-application><abstract id="abstract"><p id="p-0001" num="0000">A semiconductor package includes a semiconductor chip; and a redistribution substrate connected to the semiconductor chip, the redistribution structure including a conductive structure including a lower conductive pattern and a redistribution structure on the lower conductive pattern and electrically connected to the lower conductive pattern, an insulating structure covering at least a side surface of the lower conductive pattern or a side surface of the redistribution structure, and a protective layer between the insulating structure and at least one of the lower conductive pattern or the redistribution structure. The protective layer including a first protective layer in contact with at least one of a side surface of the lower conductive pattern or a side surface of the redistribution structure, and a second protective layer in contact with at least a portion of a side surface of the first protective layer.</p></abstract><drawings id="DRAWINGS"><figure id="Fig-EMI-D00000" num="00000"><img id="EMI-D00000" he="108.12mm" wi="148.84mm" file="US20230005828A1-20230105-D00000.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00001" num="00001"><img id="EMI-D00001" he="126.07mm" wi="150.88mm" file="US20230005828A1-20230105-D00001.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00002" num="00002"><img id="EMI-D00002" he="105.58mm" wi="125.39mm" file="US20230005828A1-20230105-D00002.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00003" num="00003"><img id="EMI-D00003" he="127.93mm" wi="157.82mm" file="US20230005828A1-20230105-D00003.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00004" num="00004"><img id="EMI-D00004" he="199.22mm" wi="131.57mm" file="US20230005828A1-20230105-D00004.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00005" num="00005"><img id="EMI-D00005" he="119.21mm" wi="124.21mm" file="US20230005828A1-20230105-D00005.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00006" num="00006"><img id="EMI-D00006" he="124.38mm" wi="125.81mm" file="US20230005828A1-20230105-D00006.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00007" num="00007"><img id="EMI-D00007" he="204.39mm" wi="125.65mm" file="US20230005828A1-20230105-D00007.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00008" num="00008"><img id="EMI-D00008" he="131.23mm" wi="144.36mm" file="US20230005828A1-20230105-D00008.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00009" num="00009"><img id="EMI-D00009" he="110.24mm" wi="157.90mm" file="US20230005828A1-20230105-D00009.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00010" num="00010"><img id="EMI-D00010" he="129.71mm" wi="157.82mm" file="US20230005828A1-20230105-D00010.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00011" num="00011"><img id="EMI-D00011" he="126.58mm" wi="157.90mm" file="US20230005828A1-20230105-D00011.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure></drawings><description id="description"><?summary-of-invention description="Summary of Invention" end="lead"?><heading id="h-0001" level="1">CROSS-REFERENCE TO RELATED APPLICATION(S)</heading><p id="p-0002" num="0001">This application claims the benefit below 35 USC 119(a) of Korean Patent Application No. 10-2021-0087326 filed on Jul. 2, 2021 in the Korean Intellectual Property Office, the entire disclosure of which is incorporated herein by reference for all purposes.</p><heading id="h-0002" level="1">BACKGROUND</heading><p id="p-0003" num="0002">The present inventive concepts relate to a semiconductor package including a redistribution substrate and a method of manufacturing the same.</p><p id="p-0004" num="0003">In general, semiconductor packages may comprise a printed circuit board and a semiconductor chip mounted on the printed circuit board. This type of semiconductor package structure may have difficulty in reliably packaging semiconductor chips recently required to have expected multifunctionality and/or higher levels of performance.</p><heading id="h-0003" level="1">SUMMARY</heading><p id="p-0005" num="0004">Example embodiments provide a reliable semiconductor package.</p><p id="p-0006" num="0005">Example embodiments provide a method of manufacturing a semiconductor package.</p><p id="p-0007" num="0006">According to example embodiments, a semiconductor package includes a semiconductor chip; and a redistribution substrate connected to the semiconductor chip, the redistribution structure including a conductive structure including a lower conductive pattern and a redistribution structure on the lower conductive pattern and electrically connected to the lower conductive pattern, an insulating structure covering at least a side surface of the lower conductive pattern or a side surface of the redistribution structure, and a protective layer between the insulating structure and at least one of the lower conductive pattern or the redistribution structure. The protective layer including a first protective layer in contact with at least one of a side surface of the lower conductive pattern or a side surface of the redistribution structure, and a second protective layer in contact with at least a portion of a side surface of the first protective layer.</p><p id="p-0008" num="0007">According to example embodiments, a semiconductor package includes a redistribution substrate including a conductive structure and an insulating structure covering at least a side surface of the conductive structure, a semiconductor chip on a first surface of the redistribution substrate, and an upper connection pattern between the redistribution substrate and the semiconductor chip, the upper connection pattern electrically connecting the redistribution structure substrate and the semiconductor chip. The conductive structure includes a redistribution structure including a lower conductive pattern electrically connected to a lower connection pattern, and a plurality of redistribution patterns on different levels on the lower conductive pattern, the redistribution substrate further includes a protective layer between the insulating structure and at least one of the lower conductive pattern or the redistribution structure, the protective layer includes a first protective layer in contact with at least one of a side surface of the lower conductive pattern or a side surface of the redistribution structure, and a second protective layer in contact with at least a portion of a side surface of the first protective layer, a lower redistribution pattern among the plurality of redistribution patterns includes a redistribution line, and a via connecting a portion of the redistribution line with the lower conductive pattern.</p><p id="p-0009" num="0008">According to example embodiments, a semiconductor package includes a redistribution substrate including a conductive structure including a lower conductive pattern and a redistribution structure on the lower conductive pattern and electrically connected to the lower conductive pattern, an insulating structure covering at least a side surface of the redistribution structure, and a protective layer between the insulating structure and at least one of the lower conductive pattern or the redistribution structure, the protective layer including a first protective layer and a second protective layer, the first protective layer covering at least one of a side surface of the lower conductive pattern or a side surface of the redistribution structure, and the second protective layer covering a side surface of the first protective layer, a semiconductor chip on the redistribution substrate, and a lower connection pattern below the redistribution substrate and in contact with the lower conductive pattern and the protective layer. A thickness of the first protective layer is in a range of 10 &#x212b; to 100 &#x212b;, and a thickness of the second protective layer is in a range of 100 &#x212b; to 1000 &#x212b;.</p><p id="p-0010" num="0009">According to example embodiments, a method of manufacturing a semiconductor package includes forming a lower conductive pattern on a carrier, forming a first protective layer covering a side surface of the lower conductive pattern, forming a second protective layer covering a side surface of the first protective layer, forming a structure including an insulating structure and a redistribution structure, on the lower conductive pattern, the first protective layer, and the second protective layer, mounting a semiconductor chip on the structure, and exposing the lower conductive pattern by removing the carrier.</p><?summary-of-invention description="Summary of Invention" end="tail"?><?brief-description-of-drawings description="Brief Description of Drawings" end="lead"?><description-of-drawings><heading id="h-0004" level="1">BRIEF DESCRIPTION OF DRAWINGS</heading><p id="p-0011" num="0010">The above and other aspects, features, and advantages of the present inventive concepts will be more clearly understood from the following detailed description, taken in conjunction with the accompanying drawings, in which:</p><p id="p-0012" num="0011"><figref idref="DRAWINGS">FIG. <b>1</b></figref> is a cross-sectional view illustrating a semiconductor package according to some example embodiments;</p><p id="p-0013" num="0012"><figref idref="DRAWINGS">FIG. <b>2</b></figref> is a partially enlarged view illustrating an example of a portion indicated by &#x2018;A&#x2019; in <figref idref="DRAWINGS">FIG. <b>1</b></figref>;</p><p id="p-0014" num="0013"><figref idref="DRAWINGS">FIG. <b>3</b></figref> is a cross-sectional view illustrating a modified example of a semiconductor package according to some example embodiments;</p><p id="p-0015" num="0014"><figref idref="DRAWINGS">FIG. <b>4</b></figref> is a partially enlarged view of an illustrative example of a portion indicated by &#x2018;B&#x2019; in <figref idref="DRAWINGS">FIG. <b>3</b></figref>; and</p><p id="p-0016" num="0015"><figref idref="DRAWINGS">FIGS. <b>5</b> to <b>15</b></figref> are cross-sectional views illustrating a method of manufacturing a semiconductor package according to some example embodiments.</p></description-of-drawings><?brief-description-of-drawings description="Brief Description of Drawings" end="tail"?><?detailed-description description="Detailed Description" end="lead"?><heading id="h-0005" level="1">DETAILED DESCRIPTION</heading><p id="p-0017" num="0016">Hereinafter, some example embodiments will be described with reference to the accompanying drawings, wherein like reference numerals refer to like elements throughout.</p><p id="p-0018" num="0017">When the terms &#x201c;about&#x201d; or &#x201c;substantially&#x201d; are used in this specification in connection with a numerical value, it is intended that the associated numerical value includes a manufacturing tolerance (e.g., &#xb1;10%) around the stated numerical value. Further, regardless of whether numerical values or shapes are modified as &#x201c;about&#x201d; or &#x201c;substantially,&#x201d; it will be understood that these values and shapes should be construed as including a manufacturing or operational tolerance (e.g., &#xb1;10%) around the stated numerical values or shapes.</p><p id="p-0019" num="0018">Although terms such as &#x201c;first,&#x201d; &#x201c;second,&#x201d; and &#x201c;third&#x201d; may be used herein to describe various members, components, regions, layers, or sections, these terms are only used to distinguish one member, component, region, layer, or section from another member, component, region, layer, or section. Thus, a first member, component, region, layer, or section referred to in examples described herein may also be referred to as a second member, component, region, layer, or section without departing from the teachings of the examples.</p><p id="p-0020" num="0019">Throughout the specification, the term &#x201c;level&#x201d; may be a term used to compare relative positions when viewed with reference to the accompanying drawings of cross-sectional structures. Therefore, in the following, even if there is no separate explanation or definition for the term &#x201c;level,&#x201d; it can be understood based on the accompanying drawings of the cross-sectional structure.</p><p id="p-0021" num="0020">First, a semiconductor package <b>1</b> according to some example embodiments will be described with reference to <figref idref="DRAWINGS">FIGS. <b>1</b> and <b>2</b></figref>. <figref idref="DRAWINGS">FIG. <b>1</b></figref> is a cross-sectional view illustrating a semiconductor package according to some example embodiments, and <figref idref="DRAWINGS">FIG. <b>2</b></figref> is a partially enlarged view illustrating an illustrative example of a portion indicated by &#x2018;A&#x2019; in <figref idref="DRAWINGS">FIG. <b>1</b></figref>.</p><p id="p-0022" num="0021">Referring to <figref idref="DRAWINGS">FIGS. <b>1</b> and <b>2</b></figref>, a semiconductor package <b>1</b> according to some example embodiments may include a redistribution substrate <b>60</b> and a semiconductor chip <b>100</b> on the redistribution substrate <b>60</b>.</p><p id="p-0023" num="0022">The redistribution substrate <b>60</b> may include a conductive structure <b>55</b>, a protective layer <b>10</b><i>a</i>, and an insulating structure <b>45</b>. The semiconductor chip <b>100</b> may be provided in singular or plural. For example, the semiconductor package <b>1</b> may include a single conductor chip <b>100</b> on the redistribution substrate <b>60</b> (e.g., as illustrated in <figref idref="DRAWINGS">FIG. <b>1</b></figref>) and/or may include a plurality of stacked semiconductor chips <b>100</b> and/or a plurality of semiconductor chips <b>100</b> at the same or substantially the same level.</p><p id="p-0024" num="0023">The semiconductor chip <b>100</b> may include at least one of a logic chip and a memory chip. For example, the semiconductor chip <b>100</b> may include a microprocessor such as a central processor unit (CPU), a graphic processor unit (GPU), an application processor (AP), a logic chip such as a field programmable gate array (FPGA), an application-specific integrated circuit (ASIC), and/or the like, and/or a memory chip. The memory chip may be a volatile memory chip or a non-volatile memory chip. For example, the volatile memory chip may include dynamic random access memory (DRAM), static RAM (SRAM), thyristor RAM (TRAM), zero capacitor RAM (ZRAM), or twin transistor RAM (TTRAM). In addition, the non-volatile memory chip may include, for example, a flash memory, a magnetic RAM (MRAM), a spin-transfer torque MRAM (STT-MRAM), a ferroelectric RAM (FRAM), a phase change RAM (PRAM), a resistive RAM (RRAM), a nanotube RRAM, a polymer RAM, a nano-floating gate memory, a holographic memory, a molecular electronics memory, an insulator resistance change memory, and/or the like.</p><p id="p-0025" num="0024">The insulating structure <b>45</b> may include a first insulating layer <b>15</b>, a second insulating layer <b>25</b> on the first insulating layer <b>15</b>, and a third insulating layer <b>40</b> on the second insulating layer <b>25</b>. Although the insulating structure <b>45</b> illustrates three insulating layers <b>15</b>, <b>25</b> and <b>40</b>, the example embodiments are not limited thereto, and the insulating structure <b>45</b> may be comprised of, e.g., two, four, and/or more insulating layers.</p><p id="p-0026" num="0025">The insulating structure <b>45</b> may include a polymer material. For example, at least one of the first to third insulating layers <b>15</b>, <b>25</b>, and <b>40</b> may be formed of a polymer material. For example, at least one of the first to third insulating layers <b>15</b>, <b>25</b>, and <b>40</b> may include a photoimageable dielectric (PID). For example, the PID may include a photoimageable polyimide material and/or a photoimageable ploybenzoxazole (PBO).</p><p id="p-0027" num="0026">The conductive structure <b>55</b> may include a lower conductive pattern <b>5</b> and a redistribution structure <b>35</b> disposed on the lower conductive pattern <b>5</b>. The conductive structure <b>55</b> may further include an upper conductive pattern <b>50</b> on the redistribution structure <b>35</b>. The lower conductive pattern <b>5</b> may be provided in plural. The upper conductive pattern <b>50</b> may be provided in plural.</p><p id="p-0028" num="0027">The lower conductive pattern <b>5</b> may include a lower surface <b>5</b>L, an upper surface <b>5</b>U, and a side surface <b>5</b>S. The first insulating layer <b>15</b> may surround the side surface <b>5</b>S of the lower conductive pattern <b>5</b> and may cover at least a portion of the upper surface <b>5</b>U of the lower conductive pattern <b>5</b>. A lower surface of the insulating structure <b>45</b>, for example, a lower surface <b>15</b>L of the first insulating layer <b>15</b> may be disposed on the same or substantially the same level as the lower surface <b>5</b>L of the lower conductive pattern <b>5</b>. For example, the lower surface <b>15</b>L of the first insulating layer <b>15</b> may be coplanar with the lower surface <b>5</b>L of the lower conductive pattern <b>5</b>.</p><p id="p-0029" num="0028">The lower conductive pattern <b>5</b> may be formed of a seed metal layer <b>4</b><i>a </i>and a metal material pattern <b>4</b><i>b</i>, sequentially stacked. For example, the metal material pattern <b>4</b><i>b </i>may have been grown on the seed metal layer <b>4</b><i>a</i>. The seed metal layer <b>4</b><i>a </i>and the metal material pattern <b>4</b><i>b </i>may each include a conductive material. At least one of the conductive material of the seed metal layer <b>4</b><i>a </i>and/or the metal material pattern <b>4</b><i>b </i>may be selected such that the metal material pattern <b>4</b><i>b </i>does not delaminate from the seed metal layer <b>4</b><i>a </i>due to lattice mismatch between the conductive materials and/or such that the free energy of nucleation (and/or crystal growth) is greater than a neighboring material. In some example embodiments, for example, the seed metal layer <b>4</b><i>a </i>may include a Ti material, a Ti/Cu material, and/or a Ti/W/Cu material; and/or the metal material pattern <b>4</b><i>b </i>may include a Cu material.</p><p id="p-0030" num="0029">A thickness of the seed metal layer <b>4</b><i>a </i>may be different from a thickness of the metal material pattern <b>4</b><i>b</i>. For example, the thickness of the seed metal layer <b>4</b><i>a </i>may be less than a thickness of the metal material pattern <b>4</b><i>b</i>. The thickness of the seed metal layer <b>4</b><i>a </i>may be the same or substantially the same as the thickness of the first protective layer <b>9</b><i>a </i>to be described later.</p><p id="p-0031" num="0030">The protective layer <b>10</b><i>a </i>may be disposed between the side surface <b>5</b>S of the lower conductive pattern <b>5</b> and the insulating structure <b>45</b>. The protective layer <b>10</b><i>a </i>may be disposed to cover only the side surface <b>5</b>S of the lower conductive pattern <b>5</b> and not to cover the upper surface <b>5</b>U of the lower conductive pattern <b>5</b>. The protective layer <b>10</b><i>a </i>may serve as an adhesive for bonding the lower conductive pattern <b>5</b> and the insulating structure <b>45</b>. Accordingly, the protective layer <b>10</b><i>a </i>may be referred to as an &#x2018;adhesive layer&#x2019;.</p><p id="p-0032" num="0031">The protective layer <b>10</b><i>a </i>may serve to protect the lower conductive pattern <b>5</b> by preventing the lower conductive pattern <b>5</b> from being peeled off. Accordingly, since the protective layer <b>10</b><i>a </i>may prevent a defect from occurring when the lower conductive pattern <b>5</b> is peeled off, the reliability of the semiconductor package <b>1</b> may be improved.</p><p id="p-0033" num="0032">The protective layer <b>10</b><i>a </i>may be formed of a multilayer structure. For example, the protective layer <b>10</b><i>a </i>may have a structure in which a first protective layer <b>9</b><i>a </i>and a second protective layer <b>9</b><i>b </i>are sequentially stacked on the side surface <b>5</b>S of the lower conductive pattern <b>5</b>.</p><p id="p-0034" num="0033">The first protective layer <b>9</b><i>a </i>may be in direct contact with the side surface <b>5</b>S of the lower conductive pattern <b>5</b> and may be disposed to surround the side surface <b>5</b>S of the lower conductive pattern <b>5</b>. The first protective layer <b>9</b><i>a </i>may be used as a seed metal layer for forming the second protective layer <b>9</b><i>b</i>. The first protective layer <b>9</b><i>a </i>may be formed of a conductive material. For example, the first protective layer <b>9</b><i>a </i>may include a Ti material, a Ti/W material, or a Ti/W/Cu material. The material of the first protective layer <b>9</b><i>a </i>is not limited to the above-mentioned type and may be substituted with other materials having conductivity. In some embodiments, the first protective layer <b>9</b><i>a </i>may be formed of the same or substantially the same material as the seed metal layer <b>4</b><i>a. </i></p><p id="p-0035" num="0034">A lower end <b>10</b>BEA of the first protective layer <b>9</b><i>a </i>may be disposed on the same or substantially the same level as the lower surface <b>5</b>L of the lower conductive pattern <b>5</b>. The lower end <b>10</b>BEA of the first protective layer <b>9</b><i>a </i>may contact the seed metal layer <b>4</b><i>a </i>of the lower conductive pattern <b>5</b>.</p><p id="p-0036" num="0035">An upper end <b>10</b>UEA of the first protective layer <b>9</b><i>a </i>may be disposed on the same or substantially the same level as the upper surface <b>5</b>U of the lower conductive pattern <b>5</b>. The upper end <b>10</b>UEA of the first protective layer <b>9</b><i>a </i>may contact the metal material pattern <b>4</b><i>b </i>of the lower conductive pattern <b>5</b>.</p><p id="p-0037" num="0036">The first protective layer <b>9</b><i>a </i>may be formed to have a substantially uniform thickness T1. For example, the thickness T1 of the first protective layer <b>9</b><i>a </i>may be in a range of about 10 &#x212b; to about 100 &#x212b;.</p><p id="p-0038" num="0037">The second protective layer <b>9</b><i>b </i>may be in direct contact with a portion of the side surface of the first protective layer <b>9</b><i>a </i>and may be disposed to surround the side surface of the first protective layer <b>9</b><i>a</i>. A portion of the second protective layer <b>9</b><i>b </i>may be in contact with the side surface of the first protective layer <b>9</b><i>a</i>, and a remainder thereof may not be in contact with the first protective layer <b>9</b><i>a</i>. For example, the remainder portion of the second protective layer <b>9</b><i>b </i>may extend beyond the upper end <b>10</b>UEA of the first protective layer <b>9</b><i>a </i>and/or the upper surface <b>5</b>U of the lower conductive pattern <b>5</b>.</p><p id="p-0039" num="0038">The second protective layer <b>9</b><i>b </i>may be used as a blocking layer preventing and/or mitigating the oxidation of the lower conductive pattern <b>5</b>, e.g., by an oxide material penetrating into the lower conductive pattern <b>5</b>. The second protective layer <b>9</b><i>b </i>may be formed of an insulating material. For example, the second protective layer <b>9</b><i>b </i>may include at least one of SiO<sub>2 </sub>and SiN. The material of the second protective layer <b>9</b><i>b </i>is not limited to the above-described type material, and other materials having insulating properties may also be used.</p><p id="p-0040" num="0039">A lower end <b>10</b>BEB of the second protective layer <b>9</b><i>b </i>may be disposed on a higher level than the lower surface of the insulating structure <b>45</b>, for example, the lower surface <b>15</b>L of the first insulating layer <b>15</b>.</p><p id="p-0041" num="0040">An upper end <b>10</b>UEB of the second protective layer <b>9</b><i>b </i>may be disposed on a higher level than the upper end <b>10</b>UEA of the first protective layer <b>9</b><i>a. </i></p><p id="p-0042" num="0041">The second protective layer <b>9</b><i>b </i>may be formed to have a substantially uniform thickness T2. The thickness T2 of the second protective layer <b>9</b><i>b </i>may be greater than a thickness T1 of the first protective layer <b>9</b><i>a</i>. The thickness T2 of the second protective layer <b>9</b><i>b </i>may be in a range of about 100 &#x212b; to about 1000 &#x212b;. If the thickness T2 of the second protective layer <b>9</b><i>b </i>is less than 100 &#x212b;, the blocking rate of the oxide material penetrating through the second protective layer <b>9</b><i>b </i>may be relatively lowered, and thus, the effect of preventing oxidation of the lower conductive pattern <b>5</b> may be reduced.</p><p id="p-0043" num="0042">The redistribution structure <b>35</b> may include a plurality of redistribution patterns <b>20</b> and <b>30</b> disposed at different height levels. For example, the plurality of redistribution patterns <b>20</b> and <b>30</b> may include a lower redistribution pattern <b>20</b> and an upper redistribution pattern <b>30</b>. Although <figref idref="DRAWINGS">FIG. <b>1</b></figref> illustrates that the plurality of redistribution patterns <b>20</b> and <b>30</b> comprises two redistribution patterns disposed at different levels, the example embodiments are not limited thereto. For example, the plurality of redistribution patterns may include three (and/or more) redistribution patterns. For example, one or a plurality of redistribution patterns having a structure similar to that of the upper redistribution pattern may be disposed between the lower redistribution pattern <b>20</b> and the upper redistribution pattern <b>30</b>.</p><p id="p-0044" num="0043">The lower redistribution pattern <b>20</b> may include a redistribution via <b>20</b><i>v </i>penetrating through the first insulating layer <b>15</b>, and a redistribution line <b>20</b><i>i </i>which extends from the redistribution via <b>20</b><i>v </i>and is disposed on the first insulating layer <b>15</b>. In the lower redistribution pattern <b>20</b>, the redistribution via <b>20</b><i>v </i>may penetrate the first insulating layer <b>15</b> and may contact the upper surface <b>5</b>U of the lower conductive pattern <b>5</b>. The redistribution via <b>20</b><i>v </i>may have a width less than a width of the conductive pattern <b>5</b>.</p><p id="p-0045" num="0044">The lower redistribution pattern <b>20</b> may be formed of a seed metal layer <b>18</b><i>a </i>and a metal material pattern <b>18</b><i>b </i>that are sequentially stacked. The lower redistribution pattern <b>20</b> may include conductive materials. In some example embodiments, the conductive materials of the lower redistribution pattern <b>20</b> may include substantially similar materials to the lower conductive pattern <b>5</b>. For example, the seed metal layer <b>18</b><i>a </i>may include a Ti material, a Ti/Cu material, and/or a Ti/W/Cu material, and/or the metal material pattern <b>18</b><i>b </i>may include a Cu material.</p><p id="p-0046" num="0045">The upper redistribution pattern <b>30</b> may include a redistribution via <b>30</b><i>v </i>penetrating through the second insulating layer <b>25</b> and electrically connected to the lower redistribution pattern <b>20</b>, and a redistribution line <b>30</b><i>i </i>extending from the redistribution via <b>30</b><i>v </i>and disposed on the second insulating layer <b>25</b>. In the upper redistribution pattern <b>30</b>, the redistribution via <b>30</b><i>v </i>may penetrate the second insulating layer <b>25</b> and may contact the lower redistribution pattern <b>20</b>. The upper redistribution patter <b>30</b> may include conductive materials. In some example embodiments, the conductive materials of the upper redistribution pattern <b>30</b> may include substantially similar materials to the lower conductive pattern <b>5</b> and/or the lower redistribution pattern <b>20</b>. For example, the upper redistribution pattern <b>30</b> may be formed of a seed metal layer <b>28</b><i>a </i>and a metal material pattern <b>28</b><i>b </i>that are sequentially stacked. The seed metal layer <b>28</b><i>a </i>may include a Ti material, a Ti/Cu material and/or a Ti/W/Cu material; and/or the metal material pattern <b>28</b><i>b </i>may include a Cu material. The third insulating layer <b>40</b> may cover an upper surface and a side surface of the upper redistribution pattern <b>30</b>.</p><p id="p-0047" num="0046">The upper conductive pattern <b>50</b> may include a pad portion <b>50</b><i>b </i>disposed on a level higher than the upper surface of the insulating structure <b>45</b>, for example, the upper surface <b>40</b>U of the third insulating layer <b>40</b>, and a via portion <b>50</b><i>v </i>extending downwardly from at least a portion of the pad portion <b>50</b><i>b </i>and electrically connected to the redistribution structure <b>35</b>. The insulating structure <b>45</b> may cover a side surface of the via portion <b>50</b><i>v. </i></p><p id="p-0048" num="0047">In the upper conductive pattern <b>50</b>, the via portion <b>50</b><i>v </i>may penetrate through the third insulating layer <b>40</b> and may be electrically connected to the upper redistribution pattern <b>30</b>. The pad portion <b>50</b><i>b </i>may also be referred to as a bump part and/or a bump pad.</p><p id="p-0049" num="0048">The upper conductive pattern <b>50</b> may include conductive materials. In some example embodiments, the conductive materials of the lower redistribution pattern <b>20</b> may include substantially similar materials to, e.g., the lower conductive pattern <b>5</b>. For example, the upper conductive pattern <b>50</b> may be formed of a seed metal layer <b>48</b><i>a </i>and a metal material pattern <b>48</b><i>b</i>, sequentially stacked. The seed metal layer <b>48</b><i>a </i>may include a Ti material, a Ti/Cu material, and/or a Ti/W/Cu material. The metal material pattern <b>48</b><i>b </i>may include a Cu material, a Ni material, an Au material, or a mixed material including at least two thereof.</p><p id="p-0050" num="0049">The semiconductor package <b>1</b> may further include a lower connection pattern <b>150</b> below the redistribution substrate <b>60</b>, and an upper connection pattern <b>120</b> between the redistribution substrate <b>60</b> and the semiconductor chip <b>100</b>.</p><p id="p-0051" num="0050">The lower connection pattern <b>150</b> may be electrically connected to the lower conductive pattern <b>5</b> of the redistribution substrate <b>60</b>. The upper connection pattern <b>120</b> may be electrically connected to the upper conductive pattern <b>50</b> of the redistribution substrate <b>60</b> and the pad <b>105</b> of the semiconductor chip <b>100</b>. The pad <b>105</b> of the semiconductor chip <b>100</b> may be referred to as a bump. The upper connection pattern <b>120</b> may contact the upper conductive pattern <b>50</b> of the redistribution substrate <b>60</b> and may contact the pad <b>105</b> of the semiconductor chip <b>100</b>.</p><p id="p-0052" num="0051">The upper connection pattern <b>120</b> may have a land, ball, or pin shape. The upper connection pattern <b>120</b> may be formed of a eutectic alloy and/or low-melting-point metal. For example, the upper connection pattern <b>120</b> may include a solder material, for example, an alloy including tin (Sn), include (e.g., Sn&#x2014;Ag&#x2014;Cu) and/or the like.</p><p id="p-0053" num="0052">The lower connection pattern <b>150</b> may include a eutectic alloy and/or low-melting-point metal, for example, a solder material (e.g., tin (Sn) and/or an alloy (Sn&#x2014;Ag&#x2014;Cu) containing tin (Sn). The lower connection pattern <b>150</b> may be a land, a ball, and/or a pin. The lower connection pattern <b>150</b> may also include a copper pillar and/or a solder ball.</p><p id="p-0054" num="0053">The semiconductor package <b>1</b> may further include an underfill resin <b>130</b> disposed between the redistribution substrate <b>60</b> and the plurality of semiconductor chips <b>100</b> and surrounding the side surface of the upper connection pattern <b>150</b>. The underfill resin <b>130</b> may include an insulating resin such as an epoxy resin.</p><p id="p-0055" num="0054">The semiconductor package <b>1</b> may further include an encapsulant <b>140</b> surrounding at least a side surface of the semiconductor chip <b>100</b>, on the redistribution substrate <b>60</b>. The encapsulant <b>140</b> may surround a side surface of the semiconductor chip <b>100</b> and cover an upper surface of the semiconductor chip <b>100</b>.</p><p id="p-0056" num="0055">The encapsulant <b>140</b> may include an insulating material, for example, a resin such as epoxy molding compound (EMC) and/or Ajinomoto build-up film (ABF).</p><p id="p-0057" num="0056">In some example embodiments, the underfill resin <b>130</b> may be formed in a molded under-fill (MUF) method to form a portion of the encapsulant <b>140</b>. For example, the underfill resin <b>130</b> and the encapsulant <b>140</b> may be the same or different materials.</p><p id="p-0058" num="0057">In the above-described embodiments, the redistribution substrate <b>60</b> may have a first surface <b>40</b>U and a second surface <b>15</b>L opposing each other, and the semiconductor chip <b>100</b> may be disposed on the first surface <b>40</b>U of the redistribution substrate <b>60</b>, and the lower connection pattern <b>150</b> may be disposed below the second surface <b>15</b>L of the redistribution substrate <b>60</b>. For example, the second surface <b>15</b>L may be configured to be bonded to, e.g., an external device.</p><p id="p-0059" num="0058">Next, modified examples of some components of the semiconductor package <b>1</b> described above will be described. Hereinafter, the components that may be modified or replaced among the components of the semiconductor package <b>1</b> will be mainly described, and descriptions of the remaining components will be omitted or described together with components that may be modified by directly citing the description.</p><p id="p-0060" num="0059">A semiconductor package <b>2</b> according to a modified example will be described with reference to <figref idref="DRAWINGS">FIGS. <b>3</b> and <b>4</b></figref>. <figref idref="DRAWINGS">FIG. <b>3</b></figref> is a cross-sectional view illustrating a modified example of a semiconductor package according to some example embodiments, and <figref idref="DRAWINGS">FIG. <b>4</b></figref> is a partially enlarged view illustrating an illustrative example of a portion indicated by &#x2018;B&#x2019; in <figref idref="DRAWINGS">FIG. <b>3</b></figref>.</p><p id="p-0061" num="0060">In the semiconductor package <b>2</b> of the modified example protective layers <b>10</b><i>a</i>, <b>20</b><i>a</i>, and <b>30</b><i>a </i>are formed on the side surface <b>5</b>S of the lower conductive pattern <b>5</b> and side surfaces of the redistribution structure <b>35</b>, respectively. In the modified example in <figref idref="DRAWINGS">FIG. <b>3</b></figref>, a case in which the protective layers <b>10</b><i>a</i>, <b>20</b><i>a</i>, and <b>30</b><i>a </i>are formed on all the side surface <b>5</b>S of the lower conductive pattern <b>5</b> and the side surfaces of the redistribution structure <b>35</b> is described as an example, but according to some embodiments, the protective layers <b>20</b><i>a </i>and <b>30</b><i>a </i>may be formed only on the side surfaces of the redistribution structure <b>35</b>, and/or the protective layers <b>20</b><i>a </i>and <b>30</b><i>a </i>may be formed only on some of the redistribution structures <b>35</b>. For example, the protective layers <b>20</b><i>a </i>and <b>30</b><i>a </i>may be formed on only one of the lower redistribution pattern <b>20</b> and the upper redistribution pattern <b>30</b>. Hereinafter, only the protective layers <b>20</b><i>a </i>and <b>30</b><i>a </i>formed on the side surfaces of the redistribution structure <b>35</b> will be described. Since the protective layers <b>20</b><i>a </i>and <b>30</b><i>a </i>have the same or substantially the same configuration as the aforementioned protective layer <b>10</b><i>a</i>, a detailed description thereof will be omitted.</p><p id="p-0062" num="0061">Referring to <figref idref="DRAWINGS">FIGS. <b>3</b> and <b>4</b></figref>, the protective layers <b>20</b><i>a </i>and <b>30</b><i>a </i>may be formed on the side surface <b>20</b>S of the lower redistribution pattern <b>20</b> and the side surface <b>30</b>S of the upper redistribution pattern <b>30</b>, respectively. The protective layers <b>20</b><i>a </i>and <b>30</b><i>a </i>may be formed in the same or substantially the same multi-layered structure as the aforementioned protective layer <b>10</b><i>a</i>. For example, the protective layer <b>20</b><i>a </i>may have a structure in which a first protective layer <b>19</b><i>a </i>and a second protective layer <b>19</b><i>b </i>are sequentially stacked on the side surface <b>20</b>S of the lower redistribution pattern <b>20</b>. The protective layer <b>30</b><i>a </i>may have a structure in which a first protective layer <b>29</b><i>a </i>and a second protective layer <b>29</b><i>b </i>are sequentially stacked on the side surface <b>30</b>S of the upper redistribution pattern <b>30</b>.</p><p id="p-0063" num="0062">Lower ends <b>20</b>BEA and <b>30</b>BEA of the first protective layers <b>19</b><i>a </i>and <b>29</b><i>a </i>may be disposed on the same or substantially the same level as lower surfaces of the lower redistribution pattern <b>20</b> and the redistribution lines <b>20</b><i>i </i>and <b>30</b><i>i</i>, respectively. The lower ends <b>20</b>BEA and <b>30</b>BEA of the first protective layers <b>19</b><i>a </i>and <b>29</b><i>a </i>may contact the seed metal layers <b>28</b><i>a </i>and <b>29</b><i>a </i>of the lower redistribution pattern <b>20</b> and the upper redistribution pattern <b>30</b>, respectively.</p><p id="p-0064" num="0063">The upper ends <b>20</b>UEA and <b>30</b>UEA of the first protective layers <b>19</b><i>a </i>and <b>29</b><i>a </i>may be disposed on the same or substantially the same level as the upper surfaces of the redistribution lines <b>20</b><i>i </i>and <b>30</b><i>i</i>, respectively. The upper ends <b>20</b>UEA and <b>30</b>UEA of the first protective layers <b>19</b><i>a </i>and <b>29</b><i>a </i>may contact the metal material patterns <b>18</b><i>b </i>and <b>28</b><i>b </i>of the lower conductive pattern <b>5</b>, respectively.</p><p id="p-0065" num="0064">The lower ends <b>20</b>BEB and <b>30</b>BEB of the second protective layers <b>19</b><i>b </i>and <b>29</b><i>b </i>may be disposed on a higher level than the lower surface of the insulating structure <b>45</b>, for example, the lower surfaces of the second and third insulating layers <b>25</b> and <b>40</b>, respectively.</p><p id="p-0066" num="0065">The lower ends <b>20</b>BEB and <b>30</b>BEB of the second protective layers <b>19</b><i>b </i>and <b>29</b><i>b </i>may be disposed on a higher level than the upper ends <b>20</b>UEA and <b>30</b>UEA of the first protective layers <b>19</b><i>a </i>and <b>29</b><i>a</i>, respectively.</p><p id="p-0067" num="0066">The protective layers <b>20</b><i>a </i>and <b>30</b><i>a </i>may serve to prevent the lower redistribution pattern <b>20</b> and the upper redistribution pattern <b>30</b> from peeling off, and to protect the lower redistribution pattern <b>20</b> and the upper redistribution pattern <b>30</b>. Accordingly, since the protective layers <b>20</b><i>a </i>and <b>30</b><i>a </i>may prevent defects occurring when, e.g., the lower redistribution pattern <b>20</b> and the upper redistribution pattern <b>30</b> are peeled off, the reliability of the semiconductor package <b>2</b> may be improved.</p><p id="p-0068" num="0067">Next, an illustrative example of a method of manufacturing a semiconductor package according to some example embodiments will be described with reference to <figref idref="DRAWINGS">FIGS. <b>5</b> to <b>15</b></figref>.</p><p id="p-0069" num="0068">Referring to <figref idref="DRAWINGS">FIG. <b>5</b></figref>, a lower conductive pattern <b>5</b> may be formed on a carrier <b>1000</b>. The lower conductive pattern <b>5</b> may be formed to have the same or substantially the same shape as the lower conductive pattern <b>5</b> described with reference to <figref idref="DRAWINGS">FIGS. <b>1</b> and <b>2</b></figref>. A plurality of the lower conductive patterns <b>5</b> may be formed in plural. The lower conductive pattern <b>5</b> may be formed of a seed metal layer <b>4</b><i>a </i>and a metal material pattern <b>4</b><i>b </i>that are sequentially stacked.</p><p id="p-0070" num="0069">A conductive material layer <b>9</b>L<b>1</b> and an insulating material layer <b>9</b>L<b>2</b> may be sequentially stacked to cover the lower conductive pattern <b>5</b>. The conductive material layer <b>9</b>L<b>1</b> is used to form the first protective layer <b>9</b><i>a </i>in a subsequent process, and the insulating material layer <b>9</b>L<b>2</b> is used to form the second protective layer <b>9</b><i>b </i>in a subsequent process. The conductive material layer <b>9</b>L<b>1</b> and the insulating material layer <b>9</b>L<b>2</b> may be formed of the same or substantially the same material as the first and second protective layers <b>9</b><i>a </i>and <b>9</b><i>b </i>described with reference to <figref idref="DRAWINGS">FIGS. <b>1</b> and <b>2</b></figref>.</p><p id="p-0071" num="0070">The conductive material layer <b>9</b>L<b>1</b> may be formed by, e.g., a plasma vapor deposition (PVD) process, and the insulating material layer <b>9</b>L<b>2</b> may be formed by, e.g., a chemical vapor deposition (CVD) process, but the example embodiments are not limited thereto.</p><p id="p-0072" num="0071">In an example, in the case of the conductive material layer <b>9</b>L<b>1</b> and the insulating material layer <b>9</b>L<b>2</b>, a thickness of a portion thereof (e.g., covering the upper surface of the lower conductive pattern <b>5</b> and the surface of the carrier <b>1000</b> that does not overlap the lower conductive pattern <b>5</b>) may be greater than a thickness of a portion covering the side surface of the lower conductive pattern <b>5</b>.</p><p id="p-0073" num="0072">In another example, the conductive material layer <b>9</b>L<b>1</b> and the insulating material layer <b>9</b>L<b>2</b> may each have a substantially uniform thickness.</p><p id="p-0074" num="0073">Referring to <figref idref="DRAWINGS">FIG. <b>6</b></figref>, the insulating material layer <b>9</b>L<b>2</b> is dry etched (E1) to remove the remaining regions of the insulating material layer <b>9</b>L<b>2</b> except for the region covering the side surface <b>9</b>L<b>1</b>S of the conductive material layer <b>9</b>L<b>1</b>. When dry etching is performed, the insulating material layer <b>9</b>L<b>2</b> is anisotropically etched in a direction perpendicular to the carrier <b>1000</b>, and a region of the insulating material layer <b>9</b>L<b>2</b> covering only the side surface <b>9</b>L<b>1</b>S of the conductive material layer <b>9</b>L<b>1</b> may remain, and the remaining regions thereof may be removed.</p><p id="p-0075" num="0074">Accordingly, the upper surface of the lower conductive pattern <b>5</b>, and the conductive material layer <b>9</b>L<b>1</b> stacked on the upper surface of the carrier <b>1000</b>, may be exposed. Therefore, the second protective layer <b>9</b><i>b </i>may be formed. Since the insulating material layer <b>9</b>L<b>2</b> is dry etched while the conductive material layer <b>9</b>L<b>1</b> covers the lower conductive pattern <b>5</b>, the lower conductive pattern <b>5</b> is exposed during the dry etching process, and thus, the chamber in which the dry etching process is performed may be prevented from being contaminated with the material of the lower conductive pattern <b>5</b>.</p><p id="p-0076" num="0075">Referring to <figref idref="DRAWINGS">FIG. <b>7</b></figref>, the conductive material layer <b>9</b>L<b>1</b> may be wet-etched (E2) to remove the remaining regions except for the region covering the side surface of the lower conductive pattern <b>5</b>. The wet etching may be performed using a material having a relatively high etch selectivity with respect to the conductive material layer <b>9</b>L<b>1</b>. Accordingly, the conductive material layer <b>9</b>L<b>1</b> may be etched to remove the remaining regions while the etching of the second protective layer <b>9</b><i>b </i>formed in the previous process is significantly reduced. When wet etching is performed, the conductive material layer <b>9</b>L<b>1</b> is isotropically etched, and thus, a region of the conductive material layer <b>9</b>L<b>1</b> in contact with the upper surface <b>5</b>U of the lower conductive pattern <b>5</b> and a region thereof in contact with the carrier <b>1000</b> may both be removed. Accordingly, only the region covered by the second protective layer <b>9</b><i>b </i>remains, and the first protective layer <b>9</b><i>a </i>spaced apart from an upper surface <b>1000</b>L of the carrier <b>1000</b> may be formed. Though illustrated as being completely etched away from under the lower end <b>10</b>BEA of the second protective layer <b>9</b><i>b</i>, a portion of and/or residue from the conductive material layer <b>9</b>L<b>1</b> may remain and/or the side surface of the first protective layer <b>9</b><i>a </i>exposed by the second protective layer <b>9</b><i>b </i>may be partially etched.</p><p id="p-0077" num="0076">Referring to <figref idref="DRAWINGS">FIG. <b>8</b></figref>, a first insulating layer <b>15</b> is formed on the protective layer <b>10</b>, and an opening <b>15</b><i>o </i>penetrating through the first insulating layer <b>15</b> and exposing a portion of the lower conductive pattern <b>5</b> may be formed. The first insulating layer <b>15</b> may be the same or substantially the same as the first insulating layer <b>15</b> described with reference to <figref idref="DRAWINGS">FIG. <b>1</b></figref>.</p><p id="p-0078" num="0077">Referring to <figref idref="DRAWINGS">FIG. <b>9</b></figref>, a lower redistribution pattern <b>20</b> may be formed to include a redistribution via <b>20</b><i>v </i>in contact with the lower conductive pattern <b>5</b> while filling the opening <b>15</b><i>o</i>, and a redistribution line <b>20</b><i>i </i>extending from the redistribution via <b>20</b><i>v </i>and disposed on the first insulating layer <b>15</b>. The lower redistribution pattern <b>20</b> may be formed using, e.g., a plating process. For example, forming the lower redistribution pattern <b>20</b> may include forming a seed metal layer <b>18</b><i>a</i>, forming a metal material pattern <b>18</b><i>b </i>on the seed metal layer <b>18</b><i>a </i>in a plating process, and patterning the seed metal layer <b>18</b><i>a </i>and the metal material pattern <b>18</b><i>b</i>. For example, in some embodiments, the conductive material of the seed metal layer <b>18</b><i>a </i>may be selected such that the free energy for forming the metal material pattern <b>18</b><i>b </i>on the seed metal layer <b>18</b><i>a </i>is less than the free energy for forming the conductive material of the metal material pattern <b>18</b><i>b </i>on the first insulating layer <b>15</b>.</p><p id="p-0079" num="0078">Referring to <figref idref="DRAWINGS">FIG. <b>10</b></figref>, a conductive material layer <b>19</b>L<b>1</b> and an insulating material layer <b>19</b>L<b>2</b> may be sequentially stacked to cover the lower redistribution pattern <b>20</b> in the same or substantially the same process as that of <figref idref="DRAWINGS">FIG. <b>5</b></figref>. The conductive material layer <b>19</b>L<b>1</b> and the insulating material layer <b>19</b>L<b>2</b> may be formed of the same or substantially the same material as the conductive material layer <b>9</b>L<b>1</b> and the insulating material layer <b>9</b>L<b>2</b> described with reference to <figref idref="DRAWINGS">FIG. <b>5</b></figref> and formed to have the same or substantially the same shape thereas.</p><p id="p-0080" num="0079">Referring to <figref idref="DRAWINGS">FIG. <b>11</b></figref>, a dry etching process the same or substantially the same as that performed in <figref idref="DRAWINGS">FIG. <b>6</b></figref> and a wet etching process the same or substantially the same as that performed in <figref idref="DRAWINGS">FIG. <b>7</b></figref> may be performed, to form a protective layer <b>20</b><i>a </i>including the first protective layer <b>19</b><i>a </i>and the second protective layer <b>19</b><i>b </i>on the side surface of the lower redistribution pattern <b>20</b>.</p><p id="p-0081" num="0080">Referring to <figref idref="DRAWINGS">FIG. <b>12</b></figref>, a second insulating layer <b>25</b> covering the lower redistribution pattern <b>20</b> may be formed on the first insulating layer <b>15</b>, and an opening <b>25</b><i>o </i>exposing a portion of the lower redistribution pattern <b>20</b> while penetrating through the second insulating layer <b>25</b> may be formed. The second insulating layer <b>25</b> may be the same or substantially the same as the first insulating layer <b>15</b> described with reference to <figref idref="DRAWINGS">FIG. <b>1</b></figref>.</p><p id="p-0082" num="0081">Referring to <figref idref="DRAWINGS">FIG. <b>13</b></figref>, the upper redistribution pattern <b>30</b> including a redistribution via <b>30</b><i>v </i>contacting the lower redistribution pattern <b>20</b> while filling the opening <b>25</b><i>o </i>and a redistribution line <b>30</b><i>i </i>extending from the redistribution via <b>30</b><i>v </i>and formed on the second insulating layer <b>25</b> may be formed. The upper redistribution pattern <b>30</b> may be formed in the same or substantially the same process as the lower redistribution pattern <b>20</b>. The upper redistribution pattern <b>30</b> may include a seed metal layer <b>28</b><i>a </i>and a metal material pattern <b>28</b><i>b </i>sequentially stacked. Accordingly, a redistribution structure <b>35</b> including the lower redistribution pattern <b>20</b> and the upper redistribution pattern <b>30</b> as described with reference to <figref idref="DRAWINGS">FIG. <b>1</b></figref> may be formed.</p><p id="p-0083" num="0082">A protective layer <b>30</b><i>a </i>including a first protective layer <b>29</b><i>a </i>and a second protective layer <b>29</b><i>b </i>may be formed on a side surface of the upper redistribution pattern <b>30</b>. The protective layer <b>30</b><i>a </i>may be formed using the same or substantially the same process as that of the protective layer <b>20</b><i>a </i>of the upper redistribution pattern <b>30</b>.</p><p id="p-0084" num="0083">A third insulating layer <b>40</b> covering the upper redistribution pattern <b>30</b> may be formed on the second insulating layer <b>25</b>. Accordingly, an insulating structure <b>45</b> including the first to third insulating layers <b>15</b>, <b>25</b>, and <b>40</b> as described with reference to <figref idref="DRAWINGS">FIG. <b>1</b></figref> may be formed.</p><p id="p-0085" num="0084">An upper conductive pattern <b>50</b> may be formed to include a via portion <b>50</b><i>v </i>penetrating through the third insulating layer <b>40</b> and contacting the upper redistribution pattern <b>30</b> and a pad portion <b>50</b><i>b </i>extending from the via portion <b>50</b><i>v </i>and formed on the third insulating layer <b>40</b>. The upper conductive pattern <b>50</b> may be formed of a seed metal layer <b>48</b><i>a </i>and a metal material pattern <b>48</b><i>b </i>that are sequentially stacked. Accordingly, a conductive structure <b>55</b> including the lower conductive pattern <b>5</b>, the redistribution structure <b>35</b>, and the upper conductive pattern <b>50</b> as described with reference to <figref idref="DRAWINGS">FIG. <b>1</b></figref> may be formed.</p><p id="p-0086" num="0085">Referring to <figref idref="DRAWINGS">FIG. <b>14</b></figref>, a semiconductor chip <b>100</b> may be prepared. The semiconductor chip <b>100</b> may be the semiconductor chip <b>100</b> as illustrated in <figref idref="DRAWINGS">FIG. <b>1</b></figref>.</p><p id="p-0087" num="0086">The semiconductor chip <b>100</b> may be mounted on a structure including the insulating structure <b>45</b> and the conductive structure <b>55</b>. For example, the semiconductor chip <b>100</b> may include a pad <b>105</b>, and the upper conductive pattern <b>50</b> and the pad <b>105</b> of the semiconductor chip <b>100</b> may be connected using an upper connection pattern <b>120</b>. The upper connection pattern <b>120</b> may include a solder material. For example, the upper connection pattern <b>120</b> may be formed to be bonded to the pad <b>105</b> and the upper conductive pattern <b>50</b> of the semiconductor chip <b>100</b>, using a solder reflow process. An underfill resin <b>130</b> surrounding the side surface of the upper connection pattern <b>120</b> may be formed between the insulating structure <b>45</b> and the semiconductor chip <b>100</b> and/or an encapsulant <b>140</b> covering at least a side surface of the semiconductor chip <b>100</b> may be formed on the insulating structure <b>45</b>.</p><p id="p-0088" num="0087">Referring to <figref idref="DRAWINGS">FIG. <b>15</b></figref>, the carrier (refer to <b>1000</b> in <figref idref="DRAWINGS">FIG. <b>15</b></figref>) is removed to expose the lower end of the first protective layer <b>9</b><i>a </i>in contact with the lower surface of the first insulating layer <b>15</b> and to expose the seed metal layer <b>4</b><i>a </i>of the lower conductive pattern <b>5</b>.</p><p id="p-0089" num="0088">Again, referring to <figref idref="DRAWINGS">FIG. <b>1</b></figref>, a lower connection pattern <b>150</b> in contact with the lower surface of the lower conductive pattern <b>5</b> and the lower end of the protective layer <b>10</b><i>a </i>may be formed. The lower connection pattern <b>150</b> may be formed of a solder ball.</p><p id="p-0090" num="0089">As set forth above, according to some example embodiments, a redistribution substrate may include a lower conductive pattern, a redistribution structure on the lower conductive pattern, an insulating structure covering the lower conductive pattern and side surfaces of the redistribution structure, and a protective layer between the lower conductive pattern and the insulating structure. The protective layer may serve to protect the lower conductive pattern by preventing the lower conductive pattern from being peeled off. Accordingly, since the protective layer may prevent defects from occurring while the lower conductive pattern is peeled off, the reliability of the semiconductor package may be improved.</p><p id="p-0091" num="0090">While some example embodiments have been illustrated and described above, it will be apparent to those skilled in the art that modifications and variations could be made without departing from the scope of the present inventive concepts as defined by the appended claims.</p><?detailed-description description="Detailed Description" end="tail"?></description><claims id="claims"><claim id="CLM-00001" num="00001"><claim-text><b>1</b>. A semiconductor package comprising:<claim-text>a semiconductor chip; and</claim-text><claim-text>a redistribution substrate connected to the semiconductor chip, the redistribution structure including<claim-text>a conductive structure including a lower conductive pattern, and a redistribution structure on the lower conductive pattern and electrically connected to the lower conductive pattern,</claim-text><claim-text>an insulating structure covering at least a side surface of the lower conductive pattern or a side surface of the redistribution structure, and</claim-text><claim-text>a protective layer between the insulating structure and at least one of the lower conductive pattern or the redistribution structure, the protective layer including a first protective layer in contact with at least one of a side surface of the lower conductive pattern or a side surface of the redistribution structure, and a second protective layer in contact with at least a portion of a side surface of the first protective layer.</claim-text></claim-text></claim-text></claim><claim id="CLM-00002" num="00002"><claim-text><b>2</b>. The semiconductor package of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein<claim-text>the first protective layer includes a conductive material, and</claim-text><claim-text>the second protective layer includes an insulating material.</claim-text></claim-text></claim><claim id="CLM-00003" num="00003"><claim-text><b>3</b>. The semiconductor package of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein<claim-text>the lower conductive pattern includes a seed metal layer and a metal material pattern on the seed metal layer, and</claim-text><claim-text>the seed metal layer of the lower conductive pattern is in contact with the first protective layer.</claim-text></claim-text></claim><claim id="CLM-00004" num="00004"><claim-text><b>4</b>. The semiconductor package of <claim-ref idref="CLM-00003">claim 3</claim-ref>, wherein the seed metal layer and the first protective layer include a same material.</claim-text></claim><claim id="CLM-00005" num="00005"><claim-text><b>5</b>. The semiconductor package of <claim-ref idref="CLM-00003">claim 3</claim-ref>, wherein<claim-text>a lower end of the first protective layer is in contact with the seed metal layer of the lower conductive pattern, and</claim-text><claim-text>an upper end of the first protective layer is in contact with the metal material pattern.</claim-text></claim-text></claim><claim id="CLM-00006" num="00006"><claim-text><b>6</b>. The semiconductor package of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein<claim-text>a lower end of the first protective layer is on a same level as a lower surface of the insulating structure, and</claim-text><claim-text>a lower end of the second protective layer is at a higher level than the lower surface of the insulating structure.</claim-text></claim-text></claim><claim id="CLM-00007" num="00007"><claim-text><b>7</b>. The semiconductor package of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein<claim-text>an upper end of the first protective layer is on a same level as an upper surface of the lower conductive pattern, and</claim-text><claim-text>an upper end of the second protective layer is at a higher level than the upper end of the first protective layer.</claim-text></claim-text></claim><claim id="CLM-00008" num="00008"><claim-text><b>8</b>. The semiconductor package of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein<claim-text>the redistribution structure includes a redistribution line and a redistribution via connecting a portion of the redistribution line to the lower conductive pattern, and</claim-text><claim-text>the redistribution via has a width less than a width of the lower conductive pattern.</claim-text></claim-text></claim><claim id="CLM-00009" num="00009"><claim-text><b>9</b>. The semiconductor package of <claim-ref idref="CLM-00008">claim 8</claim-ref>, wherein the protective layer is on a side surface of the redistribution line.</claim-text></claim><claim id="CLM-00010" num="00010"><claim-text><b>10</b>. The semiconductor package of <claim-ref idref="CLM-00009">claim 9</claim-ref>, wherein<claim-text>the redistribution pattern includes a seed metal layer and a metal material pattern on the seed metal layer,</claim-text><claim-text>wherein the seed metal layer is in contact with the lower conductive pattern.</claim-text></claim-text></claim><claim id="CLM-00011" num="00011"><claim-text><b>11</b>. The semiconductor package of <claim-ref idref="CLM-00010">claim 10</claim-ref>, wherein the first protective layer is in contact with the seed metal layer.</claim-text></claim><claim id="CLM-00012" num="00012"><claim-text><b>12</b>. The semiconductor package of <claim-ref idref="CLM-00011">claim 11</claim-ref>, wherein<claim-text>an upper end of the first protective layer is on a same level as an upper surface of the redistribution line, and</claim-text><claim-text>an upper end of the second protective layer is at a higher level than the upper end of the first protective layer.</claim-text></claim-text></claim><claim id="CLM-00013" num="00013"><claim-text><b>13</b>. The semiconductor package of <claim-ref idref="CLM-00001">claim 1</claim-ref>, further comprising:<claim-text>an upper connection pattern between the semiconductor chip and the redistribution substrate,</claim-text><claim-text>wherein the conductive structure further includes an upper conductive pattern electrically connected to the redistribution structure,</claim-text><claim-text>the upper conductive pattern includes a pad portion and a via portion, the pad portion at a higher level than an upper surface of the insulating structure, and the via portion connecting at least a portion of the pad portion to the redistribution structure,</claim-text><claim-text>the insulating structure covers a side surface of the via portion, and</claim-text><claim-text>the upper connection pattern is in contact with the upper conductive pattern.</claim-text></claim-text></claim><claim id="CLM-00014" num="00014"><claim-text><b>14</b>. The semiconductor package of <claim-ref idref="CLM-00013">claim 13</claim-ref>, further comprising:<claim-text>an encapsulant covering at least a side surface of the semiconductor chip and between the semiconductor chip and the redistribution substrate to surround a side surface of the upper connection pattern.</claim-text></claim-text></claim><claim id="CLM-00015" num="00015"><claim-text><b>15</b>. The semiconductor package of <claim-ref idref="CLM-00013">claim 13</claim-ref>, further comprising:<claim-text>an underfill resin surrounding a side surface of the upper connection pattern, between the semiconductor chip and the redistribution substrate; and</claim-text><claim-text>an encapsulant covering at least a side surface of the semiconductor chip, on the redistribution substrate.</claim-text></claim-text></claim><claim id="CLM-00016" num="00016"><claim-text><b>16</b>. A semiconductor package comprising:<claim-text>a redistribution substrate including a conductive structure and an insulating structure covering at least a side surface of the conductive structure;</claim-text><claim-text>a semiconductor chip on a first surface of the redistribution substrate; and</claim-text><claim-text>an upper connection pattern between the redistribution substrate and the semiconductor chip, the upper connection pattern electrically connecting the redistribution structure substrate and the semiconductor chip,</claim-text><claim-text>wherein the conductive structure includes a redistribution structure including a lower conductive pattern electrically connected to a lower connection pattern, and a plurality of redistribution patterns on different levels on the lower conductive pattern,</claim-text><claim-text>the redistribution substrate further includes a protective layer between the insulating structure and at least one of the lower conductive pattern or the redistribution structure,</claim-text><claim-text>the protective layer includes a first protective layer in contact with at least one of a side surface of the lower conductive pattern or a side surface of the redistribution structure, and a second protective layer in contact with at least a portion of a side surface of the first protective layer, and</claim-text><claim-text>a lower redistribution pattern, among the plurality of redistribution patterns, includes a redistribution line and a via connecting a portion of the redistribution line with the lower conductive pattern.</claim-text></claim-text></claim><claim id="CLM-00017" num="00017"><claim-text><b>17</b>. The semiconductor package of <claim-ref idref="CLM-00016">claim 16</claim-ref>, wherein<claim-text>the conductive structure further includes an upper conductive pattern on an upper redistribution pattern, among the plurality of redistribution patterns, and electrically connected to the upper redistribution pattern,</claim-text><claim-text>the upper connection pattern is in contact with the upper conductive pattern,</claim-text><claim-text>the lower connection pattern is in contact with a lower end of the protective layer and a lower surface of the lower conductive pattern,</claim-text><claim-text>the first protective layer includes a conductive material, and the second protective layer includes an insulating material.</claim-text></claim-text></claim><claim id="CLM-00018" num="00018"><claim-text><b>18</b>. The semiconductor package of <claim-ref idref="CLM-00017">claim 17</claim-ref>, wherein<claim-text>the conductive material includes Ti, and</claim-text><claim-text>the insulating material includes at least one of SiO<sub>2 </sub>and SiN.</claim-text></claim-text></claim><claim id="CLM-00019" num="00019"><claim-text><b>19</b>. A semiconductor package comprising:<claim-text>a redistribution substrate including<claim-text>a conductive structure including a lower conductive pattern and a redistribution structure on the lower conductive pattern and electrically connected to the lower conductive pattern,</claim-text><claim-text>an insulating structure covering at least a side surface of the redistribution structure, and</claim-text><claim-text>a protective layer between the insulating structure and at least one of the lower conductive pattern or the redistribution structure, the protective layer including a first protective layer and a second protective layer, the first protective layer covering at least one of a side surface of the lower conductive pattern or a side surface of the redistribution structure, and the second protective layer covering a side surface of the first protective layer;</claim-text></claim-text><claim-text>a semiconductor chip on the redistribution substrate; and</claim-text><claim-text>a lower connection pattern below the redistribution substrate and in contact with the lower conductive pattern and the protective layer,</claim-text><claim-text>wherein a thickness of the first protective layer is in a range of 10 &#x212b; to 100 &#x212b;, and</claim-text><claim-text>a thickness of the second protective layer is in a range of 100 &#x212b; to 1000 &#x212b;.</claim-text></claim-text></claim><claim id="CLM-00020" num="00020"><claim-text><b>20</b>. The semiconductor package of <claim-ref idref="CLM-00019">claim 19</claim-ref>, wherein<claim-text>the first protective layer includes Ti, and</claim-text><claim-text>the second protective layer includes at least one of SiO<sub>2 </sub>and SiN.</claim-text></claim-text></claim><claim id="CLM-21-22" num="21-22"><claim-text><b>21</b>.-<b>22</b>. (canceled)</claim-text></claim></claims></us-patent-application>