Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o E:/VHDL/HW5/miss-hit-logic/Miss_hit_test_isim_beh.exe -prj E:/VHDL/HW5/miss-hit-logic/Miss_hit_test_beh.prj work.Miss_hit_test 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "E:/VHDL/HW5/miss-hit-logic/Miss_Hit.vhd" into library work
Parsing VHDL file "E:/VHDL/HW5/miss-hit-logic/Miss_hit_test.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity Miss_Hit [miss_hit_default]
Compiling architecture behavior of entity miss_hit_test
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 VHDL Units
Built simulation executable E:/VHDL/HW5/miss-hit-logic/Miss_hit_test_isim_beh.exe
Fuse Memory Usage: 30468 KB
Fuse CPU Usage: 359 ms
