{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1638910590347 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638910590382 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 07 15:56:30 2021 " "Processing started: Tue Dec 07 15:56:30 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638910590382 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638910590382 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alu -c alu " "Command: quartus_map --read_settings_files=on --write_settings_files=off alu -c alu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638910590383 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1638910591441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-arch " "Found design unit 1: alu-arch" {  } { { "alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638910610410 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638910610410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638910610410 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu " "Elaborating entity \"alu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1638910610499 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "res alu.vhd(19) " "VHDL Process Statement warning at alu.vhd(19): inferring latch(es) for signal or variable \"res\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1638910610520 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[0\] alu.vhd(19) " "Inferred latch for \"res\[0\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638910610524 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[1\] alu.vhd(19) " "Inferred latch for \"res\[1\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638910610525 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[2\] alu.vhd(19) " "Inferred latch for \"res\[2\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638910610525 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[3\] alu.vhd(19) " "Inferred latch for \"res\[3\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638910610525 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[4\] alu.vhd(19) " "Inferred latch for \"res\[4\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638910610525 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[5\] alu.vhd(19) " "Inferred latch for \"res\[5\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638910610526 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[6\] alu.vhd(19) " "Inferred latch for \"res\[6\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638910610526 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[7\] alu.vhd(19) " "Inferred latch for \"res\[7\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638910610526 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[8\] alu.vhd(19) " "Inferred latch for \"res\[8\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638910610526 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[9\] alu.vhd(19) " "Inferred latch for \"res\[9\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638910610526 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[10\] alu.vhd(19) " "Inferred latch for \"res\[10\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638910610527 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[11\] alu.vhd(19) " "Inferred latch for \"res\[11\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638910610527 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[12\] alu.vhd(19) " "Inferred latch for \"res\[12\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638910610527 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[13\] alu.vhd(19) " "Inferred latch for \"res\[13\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638910610528 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[14\] alu.vhd(19) " "Inferred latch for \"res\[14\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638910610528 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[15\] alu.vhd(19) " "Inferred latch for \"res\[15\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638910610528 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[16\] alu.vhd(19) " "Inferred latch for \"res\[16\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638910610528 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[17\] alu.vhd(19) " "Inferred latch for \"res\[17\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638910610528 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[18\] alu.vhd(19) " "Inferred latch for \"res\[18\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638910610528 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[19\] alu.vhd(19) " "Inferred latch for \"res\[19\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638910610528 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[20\] alu.vhd(19) " "Inferred latch for \"res\[20\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638910610529 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[21\] alu.vhd(19) " "Inferred latch for \"res\[21\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638910610529 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[22\] alu.vhd(19) " "Inferred latch for \"res\[22\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638910610529 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[23\] alu.vhd(19) " "Inferred latch for \"res\[23\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638910610529 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[24\] alu.vhd(19) " "Inferred latch for \"res\[24\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638910610529 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[25\] alu.vhd(19) " "Inferred latch for \"res\[25\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638910610529 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[26\] alu.vhd(19) " "Inferred latch for \"res\[26\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638910610530 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[27\] alu.vhd(19) " "Inferred latch for \"res\[27\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638910610530 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[28\] alu.vhd(19) " "Inferred latch for \"res\[28\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638910610531 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[29\] alu.vhd(19) " "Inferred latch for \"res\[29\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638910610531 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[30\] alu.vhd(19) " "Inferred latch for \"res\[30\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638910610531 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[31\] alu.vhd(19) " "Inferred latch for \"res\[31\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638910610531 "|alu"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "res\[0\] " "Latch res\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[0\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[0\]" {  } { { "alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638910611952 ""}  } { { "alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638910611952 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "res\[1\] " "Latch res\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[0\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[0\]" {  } { { "alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638910611952 ""}  } { { "alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638910611952 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "res\[2\] " "Latch res\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[0\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[0\]" {  } { { "alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638910611952 ""}  } { { "alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638910611952 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "res\[3\] " "Latch res\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[0\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[0\]" {  } { { "alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638910611952 ""}  } { { "alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638910611952 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "res\[4\] " "Latch res\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[0\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[0\]" {  } { { "alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638910611952 ""}  } { { "alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638910611952 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "res\[5\] " "Latch res\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[0\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[0\]" {  } { { "alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638910611952 ""}  } { { "alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638910611952 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "res\[6\] " "Latch res\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[0\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[0\]" {  } { { "alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638910611952 ""}  } { { "alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638910611952 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "res\[7\] " "Latch res\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[0\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[0\]" {  } { { "alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638910611952 ""}  } { { "alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638910611952 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "res\[8\] " "Latch res\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[0\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[0\]" {  } { { "alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638910611952 ""}  } { { "alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638910611952 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "res\[9\] " "Latch res\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[0\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[0\]" {  } { { "alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638910611953 ""}  } { { "alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638910611953 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "res\[10\] " "Latch res\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[0\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[0\]" {  } { { "alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638910611953 ""}  } { { "alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638910611953 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "res\[11\] " "Latch res\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[0\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[0\]" {  } { { "alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638910611954 ""}  } { { "alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638910611954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "res\[12\] " "Latch res\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[0\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[0\]" {  } { { "alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638910611954 ""}  } { { "alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638910611954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "res\[13\] " "Latch res\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[0\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[0\]" {  } { { "alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638910611954 ""}  } { { "alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638910611954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "res\[14\] " "Latch res\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[0\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[0\]" {  } { { "alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638910611954 ""}  } { { "alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638910611954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "res\[15\] " "Latch res\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[0\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[0\]" {  } { { "alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638910611954 ""}  } { { "alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638910611954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "res\[16\] " "Latch res\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[3\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[3\]" {  } { { "alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638910611954 ""}  } { { "alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638910611954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "res\[17\] " "Latch res\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[3\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[3\]" {  } { { "alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638910611954 ""}  } { { "alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638910611954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "res\[18\] " "Latch res\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[3\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[3\]" {  } { { "alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638910611954 ""}  } { { "alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638910611954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "res\[19\] " "Latch res\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[3\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[3\]" {  } { { "alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638910611954 ""}  } { { "alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638910611954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "res\[20\] " "Latch res\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[3\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[3\]" {  } { { "alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638910611954 ""}  } { { "alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638910611954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "res\[21\] " "Latch res\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[3\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[3\]" {  } { { "alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638910611954 ""}  } { { "alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638910611954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "res\[22\] " "Latch res\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[3\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[3\]" {  } { { "alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638910611956 ""}  } { { "alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638910611956 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "res\[23\] " "Latch res\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[3\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[3\]" {  } { { "alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638910611956 ""}  } { { "alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638910611956 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "res\[24\] " "Latch res\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[3\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[3\]" {  } { { "alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638910611956 ""}  } { { "alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638910611956 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "res\[25\] " "Latch res\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[3\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[3\]" {  } { { "alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638910611956 ""}  } { { "alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638910611956 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "res\[26\] " "Latch res\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[3\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[3\]" {  } { { "alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638910611956 ""}  } { { "alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638910611956 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "res\[27\] " "Latch res\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[3\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[3\]" {  } { { "alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638910611956 ""}  } { { "alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638910611956 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "res\[28\] " "Latch res\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[3\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[3\]" {  } { { "alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638910611957 ""}  } { { "alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638910611957 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "res\[29\] " "Latch res\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[2\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[2\]" {  } { { "alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638910611957 ""}  } { { "alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638910611957 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "res\[30\] " "Latch res\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[2\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[2\]" {  } { { "alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638910611957 ""}  } { { "alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638910611957 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "res\[31\] " "Latch res\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[2\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[2\]" {  } { { "alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638910611957 ""}  } { { "alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638910611957 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1638910612739 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1638910613716 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638910613716 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "705 " "Implemented 705 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "73 " "Implemented 73 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1638910613939 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1638910613939 ""} { "Info" "ICUT_CUT_TM_LCELLS" "599 " "Implemented 599 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1638910613939 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1638910613939 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 65 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 65 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5025 " "Peak virtual memory: 5025 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638910613988 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 07 15:56:53 2021 " "Processing ended: Tue Dec 07 15:56:53 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638910613988 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638910613988 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638910613988 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1638910613988 ""}
