

================================================================
== Vitis HLS Report for 'huffmanDecoderLL_2_0_Pipeline_read_fname'
================================================================
* Date:           Tue Oct  8 21:19:27 2024

* Version:        2022.2 (Build 4023990 on Oct 11 2023)
* Project:        DecompressorProject
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.808 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- read_fname  |        ?|        ?|         1|          1|          1|     ?|       yes|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.50>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%lcl_tmp = alloca i32 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:961]   --->   Operation 4 'alloca' 'lcl_tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%bitbuffer_1333 = alloca i32 1"   --->   Operation 5 'alloca' 'bitbuffer_1333' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%bits_cntr_1340 = alloca i32 1"   --->   Operation 6 'alloca' 'bits_cntr_1340' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%done_1346 = alloca i32 1"   --->   Operation 7 'alloca' 'done_1346' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %huffman_input_stream, void @empty_17, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %huffman_eos_stream, void @empty_17, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%bitbuffer_14_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %bitbuffer_14"   --->   Operation 10 'read' 'bitbuffer_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%bitbuffer_15_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %bitbuffer_15"   --->   Operation 11 'read' 'bitbuffer_15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%bits_cntr_16_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %bits_cntr_16"   --->   Operation 12 'read' 'bits_cntr_16_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%done_17_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %done_17"   --->   Operation 13 'read' 'done_17_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.46ns)   --->   "%store_ln0 = store i1 %done_17_read, i1 %done_1346"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 15 [1/1] (0.50ns)   --->   "%store_ln0 = store i6 %bits_cntr_16_read, i6 %bits_cntr_1340"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.50>
ST_1 : Operation 16 [1/1] (0.46ns)   --->   "%store_ln0 = store i32 %bitbuffer_15_read, i32 %bitbuffer_1333"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 17 [1/1] (0.46ns)   --->   "%store_ln961 = store i8 %bitbuffer_14_read, i8 %lcl_tmp" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:961]   --->   Operation 17 'store' 'store_ln961' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln0 = br void %while.cond34"   --->   Operation 18 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.80>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%lcl_tmp_1 = load i8 %lcl_tmp" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:987]   --->   Operation 19 'load' 'lcl_tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%bitbuffer_1333_load = load i32 %bitbuffer_1333" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:989]   --->   Operation 20 'load' 'bitbuffer_1333_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%bits_cntr_1340_load = load i6 %bits_cntr_1340" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:997]   --->   Operation 21 'load' 'bits_cntr_1340_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln989 = trunc i32 %bitbuffer_1333_load" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:989]   --->   Operation 22 'trunc' 'trunc_ln989' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.87ns)   --->   "%icmp_ln987 = icmp_eq  i8 %lcl_tmp_1, i8 0" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:987]   --->   Operation 23 'icmp' 'icmp_ln987' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln987 = br i1 %icmp_ln987, void %while.body37, void %if.end55.loopexit.exitStub" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:987]   --->   Operation 24 'br' 'br_ln987' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%done_1346_load = load i1 %done_1346" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:993]   --->   Operation 25 'load' 'done_1346_load' <Predicate = (!icmp_ln987)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specpipeline_ln988 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_16" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:988]   --->   Operation 26 'specpipeline' 'specpipeline_ln988' <Predicate = (!icmp_ln987)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specloopname_ln987 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:987]   --->   Operation 27 'specloopname' 'specloopname_ln987' <Predicate = (!icmp_ln987)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.84ns)   --->   "%bits_cntr = add i6 %bits_cntr_1340_load, i6 56" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:991]   --->   Operation 28 'add' 'bits_cntr' <Predicate = (!icmp_ln987)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tmp = partselect i2 @_ssdm_op_PartSelect.i2.i6.i32.i32, i6 %bits_cntr, i32 4, i32 5" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:993]   --->   Operation 29 'partselect' 'tmp' <Predicate = (!icmp_ln987)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.62ns)   --->   "%icmp_ln993 = icmp_ne  i2 %tmp, i2 0" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:993]   --->   Operation 30 'icmp' 'icmp_ln993' <Predicate = (!icmp_ln987)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.14ns)   --->   "%or_ln993 = or i1 %done_1346_load, i1 %icmp_ln993" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:993]   --->   Operation 31 'or' 'or_ln993' <Predicate = (!icmp_ln987)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln993 = br i1 %or_ln993, void %if.then45, void %_ZrSILi32ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit1098" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:993]   --->   Operation 32 'br' 'br_ln993' <Predicate = (!icmp_ln987)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (2.10ns)   --->   "%tmp_data = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %huffman_input_stream" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:994]   --->   Operation 33 'read' 'tmp_data' <Predicate = (!icmp_ln987 & !or_ln993)> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %bitbuffer_1333_load, i32 8, i32 31" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:995]   --->   Operation 34 'partselect' 'tmp_1' <Predicate = (!icmp_ln987 & !or_ln993)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln995 = zext i16 %tmp_data" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:995]   --->   Operation 35 'zext' 'zext_ln995' <Predicate = (!icmp_ln987 & !or_ln993)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln995_1 = zext i6 %bits_cntr" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:995]   --->   Operation 36 'zext' 'zext_ln995_1' <Predicate = (!icmp_ln987 & !or_ln993)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (1.00ns)   --->   "%shl_ln995 = shl i31 %zext_ln995, i31 %zext_ln995_1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:995]   --->   Operation 37 'shl' 'shl_ln995' <Predicate = (!icmp_ln987 & !or_ln993)> <Delay = 1.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln995 = trunc i31 %shl_ln995" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:995]   --->   Operation 38 'trunc' 'trunc_ln995' <Predicate = (!icmp_ln987 & !or_ln993)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.17ns)   --->   "%or_ln995 = or i24 %trunc_ln995, i24 %tmp_1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:995]   --->   Operation 39 'or' 'or_ln995' <Predicate = (!icmp_ln987 & !or_ln993)> <Delay = 0.17> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i7 @_ssdm_op_PartSelect.i7.i31.i32.i32, i31 %shl_ln995, i32 24, i32 30" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:995]   --->   Operation 40 'partselect' 'tmp_3' <Predicate = (!icmp_ln987 & !or_ln993)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%bitbuffer = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i7.i24, i7 %tmp_3, i24 %or_ln995" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:995]   --->   Operation 41 'bitconcatenate' 'bitbuffer' <Predicate = (!icmp_ln987 & !or_ln993)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (2.10ns)   --->   "%done = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P0A, i1 %huffman_eos_stream" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:996]   --->   Operation 42 'read' 'done' <Predicate = (!icmp_ln987 & !or_ln993)> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_2 : Operation 43 [1/1] (0.84ns)   --->   "%bits_cntr_2 = add i6 %bits_cntr_1340_load, i6 8" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:997]   --->   Operation 43 'add' 'bits_cntr_2' <Predicate = (!icmp_ln987 & !or_ln993)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.46ns)   --->   "%store_ln996 = store i1 %done, i1 %done_1346" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:996]   --->   Operation 44 'store' 'store_ln996' <Predicate = (!icmp_ln987 & !or_ln993)> <Delay = 0.46>
ST_2 : Operation 45 [1/1] (0.50ns)   --->   "%store_ln997 = store i6 %bits_cntr_2, i6 %bits_cntr_1340" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:997]   --->   Operation 45 'store' 'store_ln997' <Predicate = (!icmp_ln987 & !or_ln993)> <Delay = 0.50>
ST_2 : Operation 46 [1/1] (0.46ns)   --->   "%br_ln998 = br void %if.end" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:998]   --->   Operation 46 'br' 'br_ln998' <Predicate = (!icmp_ln987 & !or_ln993)> <Delay = 0.46>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %bitbuffer_1333_load, i32 8, i32 31" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:999]   --->   Operation 47 'partselect' 'tmp_4' <Predicate = (!icmp_ln987 & or_ln993)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln999 = zext i24 %tmp_4" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:999]   --->   Operation 48 'zext' 'zext_ln999' <Predicate = (!icmp_ln987 & or_ln993)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.50ns)   --->   "%store_ln991 = store i6 %bits_cntr, i6 %bits_cntr_1340" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:991]   --->   Operation 49 'store' 'store_ln991' <Predicate = (!icmp_ln987 & or_ln993)> <Delay = 0.50>
ST_2 : Operation 50 [1/1] (0.46ns)   --->   "%br_ln0 = br void %if.end"   --->   Operation 50 'br' 'br_ln0' <Predicate = (!icmp_ln987 & or_ln993)> <Delay = 0.46>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%bitbuffer_2334 = phi i31 %bitbuffer, void %if.then45, i31 %zext_ln999, void %_ZrSILi32ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit1098"   --->   Operation 51 'phi' 'bitbuffer_2334' <Predicate = (!icmp_ln987)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln987 = zext i31 %bitbuffer_2334" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:987]   --->   Operation 52 'zext' 'zext_ln987' <Predicate = (!icmp_ln987)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.46ns)   --->   "%store_ln987 = store i32 %zext_ln987, i32 %bitbuffer_1333" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:987]   --->   Operation 53 'store' 'store_ln987' <Predicate = (!icmp_ln987)> <Delay = 0.46>
ST_2 : Operation 54 [1/1] (0.46ns)   --->   "%store_ln961 = store i8 %trunc_ln989, i8 %lcl_tmp" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:961]   --->   Operation 54 'store' 'store_ln961' <Predicate = (!icmp_ln987)> <Delay = 0.46>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln987 = br void %while.cond34" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:987]   --->   Operation 55 'br' 'br_ln987' <Predicate = (!icmp_ln987)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%done_1346_load_1 = load i1 %done_1346"   --->   Operation 56 'load' 'done_1346_load_1' <Predicate = (icmp_ln987)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %done_1346_out, i1 %done_1346_load_1"   --->   Operation 57 'write' 'write_ln0' <Predicate = (icmp_ln987)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%write_ln997 = write void @_ssdm_op_Write.ap_auto.i6P0A, i6 %bits_cntr_1340_out, i6 %bits_cntr_1340_load" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:997]   --->   Operation 58 'write' 'write_ln997' <Predicate = (icmp_ln987)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%write_ln989 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %bitbuffer_1333_out, i32 %bitbuffer_1333_load" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:989]   --->   Operation 59 'write' 'write_ln989' <Predicate = (icmp_ln987)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 60 'ret' 'ret_ln0' <Predicate = (icmp_ln987)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ done_17]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bits_cntr_16]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bitbuffer_15]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bitbuffer_14]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ huffman_input_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ huffman_eos_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ done_1346_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ bits_cntr_1340_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ bitbuffer_1333_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
lcl_tmp             (alloca        ) [ 011]
bitbuffer_1333      (alloca        ) [ 011]
bits_cntr_1340      (alloca        ) [ 011]
done_1346           (alloca        ) [ 011]
specinterface_ln0   (specinterface ) [ 000]
specinterface_ln0   (specinterface ) [ 000]
bitbuffer_14_read   (read          ) [ 000]
bitbuffer_15_read   (read          ) [ 000]
bits_cntr_16_read   (read          ) [ 000]
done_17_read        (read          ) [ 000]
store_ln0           (store         ) [ 000]
store_ln0           (store         ) [ 000]
store_ln0           (store         ) [ 000]
store_ln961         (store         ) [ 000]
br_ln0              (br            ) [ 000]
lcl_tmp_1           (load          ) [ 000]
bitbuffer_1333_load (load          ) [ 000]
bits_cntr_1340_load (load          ) [ 000]
trunc_ln989         (trunc         ) [ 000]
icmp_ln987          (icmp          ) [ 011]
br_ln987            (br            ) [ 000]
done_1346_load      (load          ) [ 000]
specpipeline_ln988  (specpipeline  ) [ 000]
specloopname_ln987  (specloopname  ) [ 000]
bits_cntr           (add           ) [ 000]
tmp                 (partselect    ) [ 000]
icmp_ln993          (icmp          ) [ 000]
or_ln993            (or            ) [ 011]
br_ln993            (br            ) [ 000]
tmp_data            (read          ) [ 000]
tmp_1               (partselect    ) [ 000]
zext_ln995          (zext          ) [ 000]
zext_ln995_1        (zext          ) [ 000]
shl_ln995           (shl           ) [ 000]
trunc_ln995         (trunc         ) [ 000]
or_ln995            (or            ) [ 000]
tmp_3               (partselect    ) [ 000]
bitbuffer           (bitconcatenate) [ 000]
done                (read          ) [ 000]
bits_cntr_2         (add           ) [ 000]
store_ln996         (store         ) [ 000]
store_ln997         (store         ) [ 000]
br_ln998            (br            ) [ 000]
tmp_4               (partselect    ) [ 000]
zext_ln999          (zext          ) [ 000]
store_ln991         (store         ) [ 000]
br_ln0              (br            ) [ 000]
bitbuffer_2334      (phi           ) [ 000]
zext_ln987          (zext          ) [ 000]
store_ln987         (store         ) [ 000]
store_ln961         (store         ) [ 000]
br_ln987            (br            ) [ 000]
done_1346_load_1    (load          ) [ 000]
write_ln0           (write         ) [ 000]
write_ln997         (write         ) [ 000]
write_ln989         (write         ) [ 000]
ret_ln0             (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="done_17">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="done_17"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="bits_cntr_16">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bits_cntr_16"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="bitbuffer_15">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bitbuffer_15"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="bitbuffer_14">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bitbuffer_14"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="huffman_input_stream">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="huffman_input_stream"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="huffman_eos_stream">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="huffman_eos_stream"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="done_1346_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="done_1346_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="bits_cntr_1340_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bits_cntr_1340_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="bitbuffer_1333_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bitbuffer_1333_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i6.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i31.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i31.i7.i24"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i6P0A"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="lcl_tmp_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lcl_tmp/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="bitbuffer_1333_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bitbuffer_1333/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="bits_cntr_1340_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bits_cntr_1340/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="done_1346_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="done_1346/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="bitbuffer_14_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="8" slack="0"/>
<pin id="100" dir="0" index="1" bw="8" slack="0"/>
<pin id="101" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bitbuffer_14_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="bitbuffer_15_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bitbuffer_15_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="bits_cntr_16_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="6" slack="0"/>
<pin id="112" dir="0" index="1" bw="6" slack="0"/>
<pin id="113" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bits_cntr_16_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="done_17_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="done_17_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="tmp_data_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="16" slack="0"/>
<pin id="124" dir="0" index="1" bw="16" slack="0"/>
<pin id="125" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_data/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="done_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="done/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="write_ln0_write_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="0" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="1" slack="0"/>
<pin id="138" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="write_ln997_write_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="0" slack="0"/>
<pin id="143" dir="0" index="1" bw="6" slack="0"/>
<pin id="144" dir="0" index="2" bw="6" slack="0"/>
<pin id="145" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln997/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="write_ln989_write_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="0" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="0" index="2" bw="32" slack="0"/>
<pin id="152" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln989/2 "/>
</bind>
</comp>

<comp id="155" class="1005" name="bitbuffer_2334_reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="31" slack="2147483647"/>
<pin id="157" dir="1" index="1" bw="31" slack="2147483647"/>
</pin_list>
<bind>
<opset="bitbuffer_2334 (phireg) "/>
</bind>
</comp>

<comp id="158" class="1004" name="bitbuffer_2334_phi_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="31" slack="0"/>
<pin id="160" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="161" dir="0" index="2" bw="24" slack="0"/>
<pin id="162" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bitbuffer_2334/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="24" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="0"/>
<pin id="167" dir="0" index="2" bw="5" slack="0"/>
<pin id="168" dir="0" index="3" bw="6" slack="0"/>
<pin id="169" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/2 tmp_4/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="store_ln0_store_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="store_ln0_store_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="6" slack="0"/>
<pin id="180" dir="0" index="1" bw="6" slack="0"/>
<pin id="181" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="store_ln0_store_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="0"/>
<pin id="185" dir="0" index="1" bw="32" slack="0"/>
<pin id="186" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="store_ln961_store_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="8" slack="0"/>
<pin id="190" dir="0" index="1" bw="8" slack="0"/>
<pin id="191" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln961/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="lcl_tmp_1_load_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="8" slack="1"/>
<pin id="195" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lcl_tmp_1/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="bitbuffer_1333_load_load_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="1"/>
<pin id="198" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bitbuffer_1333_load/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="bits_cntr_1340_load_load_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="6" slack="1"/>
<pin id="203" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bits_cntr_1340_load/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="trunc_ln989_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="0"/>
<pin id="207" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln989/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="icmp_ln987_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="8" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln987/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="done_1346_load_load_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="1"/>
<pin id="217" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="done_1346_load/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="bits_cntr_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="6" slack="0"/>
<pin id="220" dir="0" index="1" bw="4" slack="0"/>
<pin id="221" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="bits_cntr/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="tmp_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="2" slack="0"/>
<pin id="226" dir="0" index="1" bw="6" slack="0"/>
<pin id="227" dir="0" index="2" bw="4" slack="0"/>
<pin id="228" dir="0" index="3" bw="4" slack="0"/>
<pin id="229" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="icmp_ln993_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="2" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln993/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="or_ln993_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln993/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="zext_ln995_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="16" slack="0"/>
<pin id="248" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln995/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="zext_ln995_1_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="6" slack="0"/>
<pin id="252" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln995_1/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="shl_ln995_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="16" slack="0"/>
<pin id="256" dir="0" index="1" bw="6" slack="0"/>
<pin id="257" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln995/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="trunc_ln995_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="31" slack="0"/>
<pin id="262" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln995/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="or_ln995_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="24" slack="0"/>
<pin id="266" dir="0" index="1" bw="24" slack="0"/>
<pin id="267" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln995/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="tmp_3_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="7" slack="0"/>
<pin id="272" dir="0" index="1" bw="31" slack="0"/>
<pin id="273" dir="0" index="2" bw="6" slack="0"/>
<pin id="274" dir="0" index="3" bw="6" slack="0"/>
<pin id="275" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="bitbuffer_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="31" slack="0"/>
<pin id="282" dir="0" index="1" bw="7" slack="0"/>
<pin id="283" dir="0" index="2" bw="24" slack="0"/>
<pin id="284" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="bitbuffer/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="bits_cntr_2_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="6" slack="0"/>
<pin id="291" dir="0" index="1" bw="5" slack="0"/>
<pin id="292" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="bits_cntr_2/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="store_ln996_store_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="0"/>
<pin id="297" dir="0" index="1" bw="1" slack="1"/>
<pin id="298" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln996/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="store_ln997_store_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="6" slack="0"/>
<pin id="302" dir="0" index="1" bw="6" slack="1"/>
<pin id="303" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln997/2 "/>
</bind>
</comp>

<comp id="305" class="1004" name="zext_ln999_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="24" slack="0"/>
<pin id="307" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln999/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="store_ln991_store_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="6" slack="0"/>
<pin id="312" dir="0" index="1" bw="6" slack="1"/>
<pin id="313" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln991/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="zext_ln987_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="31" slack="0"/>
<pin id="317" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln987/2 "/>
</bind>
</comp>

<comp id="319" class="1004" name="store_ln987_store_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="31" slack="0"/>
<pin id="321" dir="0" index="1" bw="32" slack="1"/>
<pin id="322" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln987/2 "/>
</bind>
</comp>

<comp id="324" class="1004" name="store_ln961_store_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="8" slack="0"/>
<pin id="326" dir="0" index="1" bw="8" slack="1"/>
<pin id="327" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln961/2 "/>
</bind>
</comp>

<comp id="329" class="1004" name="done_1346_load_1_load_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="1" slack="1"/>
<pin id="331" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="done_1346_load_1/2 "/>
</bind>
</comp>

<comp id="333" class="1005" name="lcl_tmp_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="8" slack="0"/>
<pin id="335" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="lcl_tmp "/>
</bind>
</comp>

<comp id="340" class="1005" name="bitbuffer_1333_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="0"/>
<pin id="342" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="bitbuffer_1333 "/>
</bind>
</comp>

<comp id="347" class="1005" name="bits_cntr_1340_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="6" slack="0"/>
<pin id="349" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="bits_cntr_1340 "/>
</bind>
</comp>

<comp id="355" class="1005" name="done_1346_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="1" slack="0"/>
<pin id="357" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="done_1346 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="85"><net_src comp="18" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="18" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="18" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="18" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="102"><net_src comp="30" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="6" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="32" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="4" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="34" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="2" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="36" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="0" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="56" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="8" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="72" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="10" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="139"><net_src comp="76" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="12" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="146"><net_src comp="78" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="14" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="153"><net_src comp="80" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="16" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="170"><net_src comp="58" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="60" pin="0"/><net_sink comp="164" pin=2"/></net>

<net id="172"><net_src comp="62" pin="0"/><net_sink comp="164" pin=3"/></net>

<net id="177"><net_src comp="116" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="182"><net_src comp="110" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="187"><net_src comp="104" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="192"><net_src comp="98" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="199"><net_src comp="196" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="200"><net_src comp="196" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="204"><net_src comp="201" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="208"><net_src comp="196" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="213"><net_src comp="193" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="38" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="222"><net_src comp="201" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="46" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="230"><net_src comp="48" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="218" pin="2"/><net_sink comp="224" pin=1"/></net>

<net id="232"><net_src comp="50" pin="0"/><net_sink comp="224" pin=2"/></net>

<net id="233"><net_src comp="52" pin="0"/><net_sink comp="224" pin=3"/></net>

<net id="238"><net_src comp="224" pin="4"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="54" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="215" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="234" pin="2"/><net_sink comp="240" pin=1"/></net>

<net id="249"><net_src comp="122" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="253"><net_src comp="218" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="258"><net_src comp="246" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="250" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="263"><net_src comp="254" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="268"><net_src comp="260" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="164" pin="4"/><net_sink comp="264" pin=1"/></net>

<net id="276"><net_src comp="64" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="277"><net_src comp="254" pin="2"/><net_sink comp="270" pin=1"/></net>

<net id="278"><net_src comp="66" pin="0"/><net_sink comp="270" pin=2"/></net>

<net id="279"><net_src comp="68" pin="0"/><net_sink comp="270" pin=3"/></net>

<net id="285"><net_src comp="70" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="286"><net_src comp="270" pin="4"/><net_sink comp="280" pin=1"/></net>

<net id="287"><net_src comp="264" pin="2"/><net_sink comp="280" pin=2"/></net>

<net id="288"><net_src comp="280" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="293"><net_src comp="201" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="74" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="299"><net_src comp="128" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="304"><net_src comp="289" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="308"><net_src comp="164" pin="4"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="314"><net_src comp="218" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="318"><net_src comp="158" pin="4"/><net_sink comp="315" pin=0"/></net>

<net id="323"><net_src comp="315" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="328"><net_src comp="205" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="332"><net_src comp="329" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="336"><net_src comp="82" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="338"><net_src comp="333" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="339"><net_src comp="333" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="343"><net_src comp="86" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="345"><net_src comp="340" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="346"><net_src comp="340" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="350"><net_src comp="90" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="352"><net_src comp="347" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="353"><net_src comp="347" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="354"><net_src comp="347" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="358"><net_src comp="94" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="360"><net_src comp="355" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="361"><net_src comp="355" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="362"><net_src comp="355" pin="1"/><net_sink comp="329" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: done_1346_out | {2 }
	Port: bits_cntr_1340_out | {2 }
	Port: bitbuffer_1333_out | {2 }
 - Input state : 
	Port: huffmanDecoderLL<2, 0>_Pipeline_read_fname : done_17 | {1 }
	Port: huffmanDecoderLL<2, 0>_Pipeline_read_fname : bits_cntr_16 | {1 }
	Port: huffmanDecoderLL<2, 0>_Pipeline_read_fname : bitbuffer_15 | {1 }
	Port: huffmanDecoderLL<2, 0>_Pipeline_read_fname : bitbuffer_14 | {1 }
	Port: huffmanDecoderLL<2, 0>_Pipeline_read_fname : huffman_input_stream | {2 }
	Port: huffmanDecoderLL<2, 0>_Pipeline_read_fname : huffman_eos_stream | {2 }
  - Chain level:
	State 1
	State 2
		trunc_ln989 : 1
		icmp_ln987 : 1
		br_ln987 : 2
		bits_cntr : 1
		tmp : 2
		icmp_ln993 : 3
		or_ln993 : 4
		br_ln993 : 4
		tmp_1 : 1
		zext_ln995_1 : 2
		shl_ln995 : 3
		trunc_ln995 : 4
		or_ln995 : 5
		tmp_3 : 4
		bitbuffer : 5
		bits_cntr_2 : 1
		store_ln997 : 2
		tmp_4 : 1
		zext_ln999 : 2
		store_ln991 : 2
		bitbuffer_2334 : 6
		zext_ln987 : 7
		store_ln987 : 8
		store_ln961 : 2
		write_ln0 : 1
		write_ln997 : 1
		write_ln989 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|    shl   |        shl_ln995_fu_254       |    0    |    35   |
|----------|-------------------------------|---------|---------|
|    add   |        bits_cntr_fu_218       |    0    |    13   |
|          |       bits_cntr_2_fu_289      |    0    |    13   |
|----------|-------------------------------|---------|---------|
|    or    |        or_ln993_fu_240        |    0    |    2    |
|          |        or_ln995_fu_264        |    0    |    24   |
|----------|-------------------------------|---------|---------|
|   icmp   |       icmp_ln987_fu_209       |    0    |    15   |
|          |       icmp_ln993_fu_234       |    0    |    9    |
|----------|-------------------------------|---------|---------|
|          |  bitbuffer_14_read_read_fu_98 |    0    |    0    |
|          | bitbuffer_15_read_read_fu_104 |    0    |    0    |
|   read   | bits_cntr_16_read_read_fu_110 |    0    |    0    |
|          |    done_17_read_read_fu_116   |    0    |    0    |
|          |      tmp_data_read_fu_122     |    0    |    0    |
|          |        done_read_fu_128       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |     write_ln0_write_fu_134    |    0    |    0    |
|   write  |    write_ln997_write_fu_141   |    0    |    0    |
|          |    write_ln989_write_fu_148   |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |           grp_fu_164          |    0    |    0    |
|partselect|           tmp_fu_224          |    0    |    0    |
|          |          tmp_3_fu_270         |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   trunc  |       trunc_ln989_fu_205      |    0    |    0    |
|          |       trunc_ln995_fu_260      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |       zext_ln995_fu_246       |    0    |    0    |
|   zext   |      zext_ln995_1_fu_250      |    0    |    0    |
|          |       zext_ln999_fu_305       |    0    |    0    |
|          |       zext_ln987_fu_315       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|bitconcatenate|        bitbuffer_fu_280       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |   111   |
|----------|-------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|bitbuffer_1333_reg_340|   32   |
|bitbuffer_2334_reg_155|   31   |
|bits_cntr_1340_reg_347|    6   |
|   done_1346_reg_355  |    1   |
|    lcl_tmp_reg_333   |    8   |
+----------------------+--------+
|         Total        |   78   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   111  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   78   |    -   |
+-----------+--------+--------+
|   Total   |   78   |   111  |
+-----------+--------+--------+
