

HI-TECH Software PIC18 Macro Assembler V9.80 build 11162 
                                                                                                           Tue Sep 10 17:38:10 2013


     1                           
     2                           	; HI-TECH C Compiler for PIC18 MCUs V9.80
     3                           	; Copyright (C) 1984-2011 HI-TECH Software
     4                           
     5                           	; Auto-generated runtime startup code for final link stage.
     6                           
     7                           	;
     8                           	; Compiler options:
     9                           	;
    10                           	; --CHIP=18F46K20 -I./ c18_2.p1 addup.p1 increment.p1
    11                           	;
    12                           
    13                           
    14                           	processor	18F46K20
    15                           
    16                           	GLOBAL	_main,start
    17                           	FNROOT	_main
    18                           
    19  0000                     	pic18cxx	equ	1
    20                           
    21                           	psect	config,class=CONFIG,delta=1
    22                           	psect	idloc,class=IDLOC,delta=1
    23                           	psect	const,class=CODE,delta=1,reloc=2
    24                           	psect	smallconst,class=SMALLCONST,delta=1,reloc=2
    25                           	psect	mediumconst,class=MEDIUMCONST,delta=1,reloc=2
    26                           	psect	rbss,class=COMRAM,space=1
    27                           	psect	bss,class=RAM,space=1
    28                           	psect	rdata,class=COMRAM,space=1
    29                           	psect	irdata,class=CODE,space=0,reloc=2
    30                           	psect	bss,class=RAM,space=1
    31                           	psect	data,class=RAM,space=1
    32                           	psect	idata,class=CODE,space=0,reloc=2
    33                           	psect	nvrram,class=COMRAM,space=1
    34                           	psect	nvbit,class=COMRAM,bit,space=1
    35                           	psect	temp,ovrld,class=COMRAM,space=1
    36                           	psect	struct,ovrld,class=COMRAM,space=1
    37                           	psect	rbit,class=COMRAM,bit,space=1
    38                           	psect	bigbss,class=BIGRAM,space=1
    39                           	psect	bigdata,class=BIGRAM,space=1
    40                           	psect	ibigdata,class=CODE,space=0,reloc=2
    41                           	psect	farbss,class=FARRAM,space=0,reloc=2,delta=1
    42                           	psect	fardata,class=FARRAM,space=0,reloc=2,delta=1
    43                           	psect	ifardata,class=CODE,space=0,reloc=2,delta=1
    44                           
    45                           	psect	reset_vec,class=CODE,delta=1,reloc=2
    46                           	psect	powerup,class=CODE,delta=1,reloc=2
    47                           	psect	intcode,class=CODE,delta=1,reloc=2
    48                           	psect	intcode_body,class=CODE,delta=1,reloc=2
    49                           	psect	intcodelo,class=CODE,delta=1,reloc=2
    50                           	psect	intret,class=CODE,delta=1,reloc=2
    51                           	psect	intentry,class=CODE,delta=1,reloc=2
    52                           
    53                           	psect	intsave_regs,class=BIGRAM,space=1
    54                           	psect	init,class=CODE,delta=1,reloc=2
    55                           	psect	text,class=CODE,delta=1,reloc=2
    56                           GLOBAL	intlevel0,intlevel1,intlevel2
    57  000000                     intlevel0:
    58  000000                     intlevel1:
    59  000000                     intlevel2:
    60                           GLOBAL	intlevel3
    61  000000                     intlevel3:
    62                           	psect	end_init,class=CODE,delta=1,reloc=2
    63                           	psect	clrtext,class=CODE,delta=1,reloc=2
    64                           
    65                           	psect	eeprom_data,class=EEDATA,delta=1
    66                           	psect	smallconst
    67                           	GLOBAL	__smallconst
    68  000000                     __smallconst:
    69                           	psect	mediumconst
    70                           	GLOBAL	__mediumconst
    71  000000                     __mediumconst:
    72  0000                     wreg	EQU	0FE8h
    73  0000                     fsr0l	EQU	0FE9h
    74  0000                     fsr0h	EQU	0FEAh
    75  0000                     fsr1l	EQU	0FE1h
    76  0000                     fsr1h	EQU	0FE2h
    77  0000                     fsr2l	EQU	0FD9h
    78  0000                     fsr2h	EQU	0FDAh
    79  0000                     postinc0	EQU	0FEEh
    80  0000                     postdec0	EQU	0FEDh
    81  0000                     postinc1	EQU	0FE6h
    82  0000                     postdec1	EQU	0FE5h
    83  0000                     postinc2	EQU	0FDEh
    84  0000                     postdec2	EQU	0FDDh
    85  0000                     tblptrl	EQU	0FF6h
    86  0000                     tblptrh	EQU	0FF7h
    87  0000                     tblptru	EQU	0FF8h
    88  0000                     tablat		EQU	0FF5h
    89                           
    90                           	PSECT	ramtop,class=RAM
    91                           	GLOBAL	__S1			; top of RAM usage
    92                           	GLOBAL	__ramtop
    93                           	GLOBAL	__LRAM,__HRAM
    94  001000                     __ramtop:
    95                           
    96                           	psect	reset_vec
    97  000000                     reset_vec:
    98                           	; No powerup routine
    99                           	; No interrupt routine
   100                           	GLOBAL __accesstop
   101  0000                     __accesstop EQU 96
   102                           
   103                           
   104                           	psect	init
   105  000000                     start:
   106                           	psect	end_init
   107                           	global start_initialization
   108  000000  EFC5  F07F         	goto start_initialization	;jump to C runtime clear & initialization
   109                           
   110                           ; Config register CONFIG1H @ 0x300001
   111                           ;	Internal/External Oscillator Switchover bit
   112                           ;	IESO = OFF, Oscillator Switchover mode disabled
   113                           ;	Oscillator Selection bits
   114                           ;	FOSC = HS, HS oscillator
   115                           ;	Fail-Safe Clock Monitor Enable bit
   116                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   117                           
   118                           	psect	config,class=CONFIG,delta=1
   119  300001                     		org 0x1
   120  300001  02                 		db 0x2
   121                           
   122                           ; Config register CONFIG2L @ 0x300002
   123                           ;	Brown-out Reset Enable bits
   124                           ;	BOREN = OFF, Brown-out Reset disabled in hardware and software
   125                           ;	Brown Out Reset Voltage bits
   126                           ;	BORV = 30, VBOR set to 3.0 V nominal
   127                           ;	Power-up Timer Enable bit
   128                           ;	PWRT = OFF, PWRT disabled
   129                           
   130                           	psect	config,class=CONFIG,delta=1
   131  300002                     		org 0x2
   132  300002  01                 		db 0x1
   133                           
   134                           ; Config register CONFIG2H @ 0x300003
   135                           ;	Watchdog Timer Postscale Select bits
   136                           ;	WDTPS = 32768, 1:32768
   137                           ;	Watchdog Timer Enable bit
   138                           ;	WDTEN = OFF, WDT is controlled by SWDTEN bit of the WDTCON register
   139                           
   140                           	psect	config,class=CONFIG,delta=1
   141  300003                     		org 0x3
   142  300003  1E                 		db 0x1E
   143                           
   144                           ; Config register CONFIG3H @ 0x300005
   145                           ;	CCP2 MUX bit
   146                           ;	CCP2MX = PORTC, CCP2 input/output is multiplexed with RC1
   147                           ;	PORTB A/D Enable bit
   148                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   149                           ;	Low-Power Timer1 Oscillator Enable bit
   150                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   151                           ;	MCLR Pin Enable bit
   152                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   153                           ;	HFINTOSC Fast Start-up
   154                           ;	HFOFST = 0x1, unprogrammed default
   155                           
   156                           	psect	config,class=CONFIG,delta=1
   157  300005                     		org 0x5
   158  300005  89                 		db 0x89
   159                           
   160                           ; Config register CONFIG4L @ 0x300006
   161                           ;	Background Debugger Enable bit
   162                           ;	DEBUG = 0x1, unprogrammed default
   163                           ;	Stack Full/Underflow Reset Enable bit
   164                           ;	STVREN = ON, Stack full/underflow will cause Reset
   165                           ;	Extended Instruction Set Enable bit
   166                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mode)
   167                           ;	Single-Supply ICSP Enable bit
   168                           ;	LVP = OFF, Single-Supply ICSP disabled
   169                           
   170                           	psect	config,class=CONFIG,delta=1
   171  300006                     		org 0x6
   172  300006  81                 		db 0x81
   173                           
   174                           ; Config register CONFIG5L @ 0x300008
   175                           ;	Code Protection Block 0
   176                           ;	CP0 = OFF, Block 0 (000800-003FFFh) not code-protected
   177                           ;	Code Protection Block 1
   178                           ;	CP1 = OFF, Block 1 (004000-007FFFh) not code-protected
   179                           ;	Code Protection Block 2
   180                           ;	CP2 = OFF, Block 2 (008000-00BFFFh) not code-protected
   181                           ;	Code Protection Block 3
   182                           ;	CP3 = OFF, Block 3 (00C000-00FFFFh) not code-protected
   183                           
   184                           	psect	config,class=CONFIG,delta=1
   185  300008                     		org 0x8
   186  300008  0F                 		db 0xF
   187                           
   188                           ; Config register CONFIG5H @ 0x300009
   189                           ;	Data EEPROM Code Protection bit
   190                           ;	CPD = OFF, Data EEPROM not code-protected
   191                           ;	Boot Block Code Protection bit
   192                           ;	CPB = OFF, Boot block (000000-0007FFh) not code-protected
   193                           
   194                           	psect	config,class=CONFIG,delta=1
   195  300009                     		org 0x9
   196  300009  C0                 		db 0xC0
   197                           
   198                           ; Config register CONFIG6L @ 0x30000A
   199                           ;	Write Protection Block 0
   200                           ;	WRT0 = OFF, Block 0 (000800-003FFFh) not write-protected
   201                           ;	Write Protection Block 1
   202                           ;	WRT1 = OFF, Block 1 (004000-007FFFh) not write-protected
   203                           ;	Write Protection Block 2
   204                           ;	WRT2 = OFF, Block 2 (008000-00BFFFh) not write-protected
   205                           ;	Write Protection Block 3
   206                           ;	WRT3 = OFF, Block 3 (00C000h-00FFFFh) not write-protected
   207                           
   208                           	psect	config,class=CONFIG,delta=1
   209  30000A                     		org 0xA
   210  30000A  0F                 		db 0xF
   211                           
   212                           ; Config register CONFIG6H @ 0x30000B
   213                           ;	Boot Block Write Protection bit
   214                           ;	WRTB = OFF, Boot Block (000000-0007FFh) not write-protected
   215                           ;	Configuration Register Write Protection bit
   216                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) not write-protected
   217                           ;	Data EEPROM Write Protection bit
   218                           ;	WRTD = OFF, Data EEPROM not write-protected
   219                           
   220                           	psect	config,class=CONFIG,delta=1
   221  30000B                     		org 0xB
   222  30000B  E0                 		db 0xE0
   223                           
   224                           ; Config register CONFIG7L @ 0x30000C
   225                           ;	Table Read Protection Block 0
   226                           ;	EBTR0 = OFF, Block 0 (000800-003FFFh) not protected from table reads executed in other blocks
   227                           ;	Table Read Protection Block 1
   228                           ;	EBTR1 = OFF, Block 1 (004000-007FFFh) not protected from table reads executed in other blocks
   229                           ;	Table Read Protection Block 2
   230                           ;	EBTR2 = OFF, Block 2 (008000-00BFFFh) not protected from table reads executed in other blocks
   231                           ;	Table Read Protection Block 3
   232                           ;	EBTR3 = OFF, Block 3 (00C000-00FFFFh) not protected from table reads executed in other blocks
   233                           
   234                           	psect	config,class=CONFIG,delta=1
   235  30000C                     		org 0xC
   236  30000C  0F                 		db 0xF
   237                           
   238                           ; Config register CONFIG7H @ 0x30000D
   239                           ;	Boot Block Table Read Protection bit
   240                           ;	EBTRB = OFF, Boot Block (000000-0007FFh) not protected from table reads executed in other blocks
   241                           
   242                           	psect	config,class=CONFIG,delta=1
   243  30000D                     		org 0xD
   244  30000D  40                 		db 0x40


HI-TECH Software PICC-18 Macro Assembler V9.80 build 11162 
Symbol Table                                                                                               Tue Sep 10 17:38:10 2013

                __S1 0006                 _main FFA8                 start 0000                __HRAM 0000  
              __LRAM 0001         __mediumconst 0000           __accesstop 000060              __ramtop 1000  
start_initialization FF8A          __smallconst 0000             intlevel0 0000             intlevel1 0000  
           intlevel2 0000             intlevel3 0000             reset_vec 0000  
