//
// Copyright (c) 2015 University of Cambridge
// All rights reserved.
//
//
//  File:
//        nf_data_sink_regs_defines.txt
//
//  Description:
//        This file is automatically generated with header defines for the software
//
// This software was developed by Stanford University and the University of Cambridge Computer Laboratory
// under National Science Foundation under Grant No. CNS-0855268,
// the University of Cambridge Computer Laboratory under EPSRC INTERNET Project EP/H040536/1 and
// by the University of Cambridge Computer Laboratory under DARPA/AFRL contract FA8750-11-C-0249 ("MRC2"),
// as part of the DARPA MRC research programme.
//
// @NETFPGA_LICENSE_HEADER_START@
//
// Licensed to NetFPGA C.I.C. (NetFPGA) under one or more contributor
// license agreements.  See the NOTICE file distributed with this work for
// additional information regarding copyright ownership.  NetFPGA licenses this
// file to you under the NetFPGA Hardware-Software License, Version 1.0 (the
// "License"); you may not use this file except in compliance with the
// License.  You may obtain a copy of the License at:
//
//   http://www.netfpga-cic.org
//
// Unless required by applicable law or agreed to in writing, Work distributed
// under the License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
// CONDITIONS OF ANY KIND, either express or implied.  See the License for the
// specific language governing permissions and limitations under the License.
//
// @NETFPGA_LICENSE_HEADER_END@
//

#define SUME NF_DATA_SINK ID OFFSET 0x0
#define SUME NF_DATA_SINK ID DEFAULT 0x0000DAD1
#define SUME NF_DATA_SINK ID WIDTH 32
#define SUME NF_DATA_SINK VERSION OFFSET 0x4
<<<<<<< HEAD
#define SUME NF_DATA_SINK VERSION DEFAULT 0x1
#define SUME NF_DATA_SINK VERSION WIDTH 32
#define SUME NF_DATA_SINK RESET OFFSET 0x8
#define SUME NF_DATA_SINK RESET DEFAULT 0x0
#define SUME NF_DATA_SINK RESET WIDTH 16
=======
#define SUME NF_DATA_SINK VERSION DEFAULT 0x03071338
#define SUME NF_DATA_SINK VERSION WIDTH 32
#define SUME NF_DATA_SINK RESET OFFSET 0x8
#define SUME NF_DATA_SINK RESET DEFAULT 0x0
#define SUME NF_DATA_SINK RESET WIDTH 32
>>>>>>> 23d8fedf34a7de18430dab5b342cf8be01d13ada
#define SUME NF_DATA_SINK FLIP OFFSET 0xC
#define SUME NF_DATA_SINK FLIP DEFAULT 0x0
#define SUME NF_DATA_SINK FLIP WIDTH 32
#define SUME NF_DATA_SINK DEBUG OFFSET 0x10
#define SUME NF_DATA_SINK DEBUG DEFAULT 0x0
#define SUME NF_DATA_SINK DEBUG WIDTH 32
#define SUME NF_DATA_SINK ENABLE OFFSET 0x14
<<<<<<< HEAD
#define SUME NF_DATA_SINK ENABLE DEFAULT 0x2'b00
#define SUME NF_DATA_SINK ENABLE WIDTH 2
=======
#define SUME NF_DATA_SINK ENABLE DEFAULT 0x0
#define SUME NF_DATA_SINK ENABLE WIDTH 32
>>>>>>> 23d8fedf34a7de18430dab5b342cf8be01d13ada
#define SUME NF_DATA_SINK PKTIN OFFSET 0x18
#define SUME NF_DATA_SINK PKTIN DEFAULT 0x0
#define SUME NF_DATA_SINK PKTIN WIDTH 32
#define SUME NF_DATA_SINK BYTESINLO OFFSET 0x1c
#define SUME NF_DATA_SINK BYTESINLO DEFAULT 0x0
#define SUME NF_DATA_SINK BYTESINLO WIDTH 32
#define SUME NF_DATA_SINK BYTESINHI OFFSET 0x20
#define SUME NF_DATA_SINK BYTESINHI DEFAULT 0x0
#define SUME NF_DATA_SINK BYTESINHI WIDTH 32
#define SUME NF_DATA_SINK TIME OFFSET 0x24
#define SUME NF_DATA_SINK TIME DEFAULT 0x0
#define SUME NF_DATA_SINK TIME WIDTH 32
<<<<<<< HEAD
=======
#define SUME NF_DATA_SINK AXI_CLK OFFSET 0x28
#define SUME NF_DATA_SINK AXI_CLK DEFAULT 0x0
#define SUME NF_DATA_SINK AXI_CLK WIDTH 32
#define SUME NF_DATA_SINK AXIS_CLK OFFSET 0x2c
#define SUME NF_DATA_SINK AXIS_CLK DEFAULT 0x0
#define SUME NF_DATA_SINK AXIS_CLK WIDTH 32
#define SUME NF_DATA_SINK TKEEP_LAST_LO OFFSET 0x30
#define SUME NF_DATA_SINK TKEEP_LAST_LO DEFAULT 0x0
#define SUME NF_DATA_SINK TKEEP_LAST_LO WIDTH 32
#define SUME NF_DATA_SINK TKEEP_LAST_HI OFFSET 0x34
#define SUME NF_DATA_SINK TKEEP_LAST_HI DEFAULT 0x0
#define SUME NF_DATA_SINK TKEEP_LAST_HI WIDTH 32
>>>>>>> 23d8fedf34a7de18430dab5b342cf8be01d13ada
