###############################################################
#  Generated by:      Cadence Encounter 14.26-s039_1
#  OS:                Linux x86_64(Host ID nova.cs.northwestern.edu)
#  Generated on:      Wed Dec  7 06:38:08 2016
#  Design:            
#  Command:           save_global ../Default.globals
###############################################################
#
# Version 1.1
#

set ::TimeLib::tsgMarkCellLatchConstructFlag 1
set conf_qxconf_file {NULL}
set conf_qxlib_file {NULL}
set defHierChar {/}
set distributed_client_message_echo {1}
set gpsPrivate::dpgNewAddBufsDBUpdate 1
set gpsPrivate::lsgEnableNewDbApiInRestruct 1
set init_design_settop 0
set init_gnd_net {VSS}
set init_lef_file {
/vlsi/technology/TSMC/28nm/TSMC_IP/tsmcn28_9lm6X1Z1UUTRDL_11_30_22.tlef
/vlsi/technology/TSMC/28nm/TSMC_IP/tcbn28hpcplusbwp30p140_190a/TSMCHOME/digital/Back_End/lef/tcbn28hpcplusbwp30p140_110a/lef/tcbn28hpcplusbwp30p140.lef 
/vlsi/users/cpark/CE_493/Transformer/SRAM/INPUT_SRAM/input_mem/LEF/input_mem.lef
/vlsi/users/cpark/CE_493/Transformer/SRAM/OUTPUT_SRAM/Q_Proj_mem/q_proj_mem/LEF/q_proj_mem.lef
/vlsi/users/cpark/CE_493/Transformer/SRAM/Weight_SRAM/Wq_SRAM/Wq_mem/LEF/Wq_mem.lef
}

set init_mmmc_file {Default.view}
set init_pwr_net {VDD}
set init_top_cell {top}
set init_verilog {/vlsi/users/cpark/CE_493/Transformer/Backend/top_syn.v}
set rtl_verilog_version {2001}
set lsgOCPGainMult 1.000000
set pegDefaultResScaleFactor 1.000000
set pegDetailResScaleFactor 1.000000
set timing_library_float_precision_tol 0.000010
set timing_library_load_pin_cap_indices {}
set tso_post_client_restore_command {update_timing ; write_eco_opt_db ;}

