Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Aug 29 00:10:22 2022
| Host         : LAPTOP-3SRBJ6QE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file sys_array_wrapper_timing_summary_routed.rpt -pb sys_array_wrapper_timing_summary_routed.pb -rpx sys_array_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : sys_array_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.130        0.000                      0                 7673        0.038        0.000                      0                 7673        2.000        0.000                       0                  5495  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                             Waveform(ns)         Period(ns)      Frequency(MHz)
-----                             ------------         ----------      --------------
clk_fpga_0                        {0.000 5.000}        10.000          100.000         
sys_clock                         {0.000 4.000}        8.000           125.000         
  clk_out1_sys_array_clk_wiz_0_0  {0.000 5.000}        10.000          100.000         
  clkfbout_sys_array_clk_wiz_0_0  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                              3.291        0.000                      0                 5199        0.052        0.000                      0                 5199        4.020        0.000                       0                  3142  
sys_clock                                                                                                                                                                           2.000        0.000                       0                     1  
  clk_out1_sys_array_clk_wiz_0_0        5.700        0.000                      0                 2410        0.038        0.000                      0                 2410        4.020        0.000                       0                  2349  
  clkfbout_sys_array_clk_wiz_0_0                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                      To Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                      --------                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0                      clk_out1_sys_array_clk_wiz_0_0        3.130        0.000                      0                   64        1.636        0.000                      0                   64  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.291ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.291ns  (required time - arrival time)
  Source:                 sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.646ns  (logic 2.708ns (40.744%)  route 3.938ns (59.256%))
  Logic Levels:           8  (CARRY4=3 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.874ns = ( 12.874 - 10.000 ) 
    Source Clock Delay      (SCD):    3.182ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sys_array_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    sys_array_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  sys_array_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3142, routed)        1.888     3.182    sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X26Y102        FDRE                                         r  sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y102        FDRE (Prop_fdre_C_Q)         0.478     3.660 r  sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           0.653     4.313    sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X30Y107        LUT3 (Prop_lut3_I1_O)        0.301     4.614 f  sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.730     5.344    sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X31Y104        LUT6 (Prop_lut6_I3_O)        0.124     5.468 r  sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.872     6.340    sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X26Y106        LUT3 (Prop_lut3_I2_O)        0.150     6.490 r  sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.887     7.377    sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X28Y102        LUT4 (Prop_lut4_I3_O)        0.328     7.705 r  sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.705    sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X28Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.255 r  sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.255    sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X28Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.369 r  sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.369    sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X28Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.703 r  sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.796     9.499    sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]
    SLICE_X26Y104        LUT3 (Prop_lut3_I0_O)        0.329     9.828 r  sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]_i_1/O
                         net (fo=1, routed)           0.000     9.828    sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[9]
    SLICE_X26Y104        FDRE                                         r  sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sys_array_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    sys_array_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.179 r  sys_array_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3142, routed)        1.695    12.874    sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X26Y104        FDRE                                         r  sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/C
                         clock pessimism              0.282    13.156    
                         clock uncertainty           -0.154    13.002    
    SLICE_X26Y104        FDRE (Setup_fdre_C_D)        0.118    13.120    sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]
  -------------------------------------------------------------------
                         required time                         13.120    
                         arrival time                          -9.828    
  -------------------------------------------------------------------
                         slack                                  3.291    

Slack (MET) :             3.490ns  (required time - arrival time)
  Source:                 sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.448ns  (logic 2.501ns (38.786%)  route 3.947ns (61.214%))
  Logic Levels:           7  (CARRY4=2 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.874ns = ( 12.874 - 10.000 ) 
    Source Clock Delay      (SCD):    3.182ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sys_array_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    sys_array_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  sys_array_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3142, routed)        1.888     3.182    sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X26Y102        FDRE                                         r  sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y102        FDRE (Prop_fdre_C_Q)         0.478     3.660 r  sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           0.653     4.313    sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X30Y107        LUT3 (Prop_lut3_I1_O)        0.301     4.614 f  sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.730     5.344    sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X31Y104        LUT6 (Prop_lut6_I3_O)        0.124     5.468 r  sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.872     6.340    sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X26Y106        LUT3 (Prop_lut3_I2_O)        0.150     6.490 r  sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.887     7.377    sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X28Y102        LUT4 (Prop_lut4_I3_O)        0.328     7.705 r  sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.705    sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X28Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.255 r  sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.255    sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X28Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.494 r  sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[2]
                         net (fo=1, routed)           0.805     9.299    sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]
    SLICE_X26Y103        LUT3 (Prop_lut3_I0_O)        0.331     9.630 r  sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]_i_1/O
                         net (fo=1, routed)           0.000     9.630    sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[6]
    SLICE_X26Y103        FDRE                                         r  sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sys_array_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    sys_array_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.179 r  sys_array_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3142, routed)        1.695    12.874    sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X26Y103        FDRE                                         r  sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/C
                         clock pessimism              0.282    13.156    
                         clock uncertainty           -0.154    13.002    
    SLICE_X26Y103        FDRE (Setup_fdre_C_D)        0.118    13.120    sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]
  -------------------------------------------------------------------
                         required time                         13.120    
                         arrival time                          -9.630    
  -------------------------------------------------------------------
                         slack                                  3.490    

Slack (MET) :             3.594ns  (required time - arrival time)
  Source:                 sys_array_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_array_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.100ns  (logic 1.250ns (24.508%)  route 3.850ns (75.492%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns = ( 12.742 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sys_array_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    sys_array_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  sys_array_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3142, routed)        1.845     3.139    sys_array_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X36Y101        FDRE                                         r  sys_array_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y101        FDRE (Prop_fdre_C_Q)         0.518     3.657 r  sys_array_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_reg/Q
                         net (fo=2, routed)           0.976     4.633    sys_array_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready
    SLICE_X36Y98         LUT6 (Prop_lut6_I1_O)        0.124     4.757 r  sys_array_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=8, routed)           1.036     5.793    sys_array_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_axi_wready[0]
    SLICE_X35Y103        LUT5 (Prop_lut5_I1_O)        0.152     5.945 r  sys_array_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_4/O
                         net (fo=2, routed)           0.459     6.404    sys_array_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_4_n_0
    SLICE_X36Y103        LUT6 (Prop_lut6_I4_O)        0.332     6.736 r  sys_array_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.457     7.193    sys_array_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/f_mux_return__1
    SLICE_X35Y102        LUT5 (Prop_lut5_I4_O)        0.124     7.317 r  sys_array_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           0.922     8.239    sys_array_i/processing_system7_0/inst/M_AXI_GP0_WREADY
    PS7_X0Y0             PS7                                          r  sys_array_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sys_array_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    sys_array_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.179 r  sys_array_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3142, routed)        1.562    12.742    sys_array_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  sys_array_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism              0.129    12.870    
                         clock uncertainty           -0.154    12.716    
    PS7_X0Y0             PS7 (Setup_ps7_MAXIGP0ACLK_MAXIGP0WREADY)
                                                     -0.883    11.833    sys_array_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         11.833    
                         arrival time                          -8.239    
  -------------------------------------------------------------------
                         slack                                  3.594    

Slack (MET) :             3.599ns  (required time - arrival time)
  Source:                 sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.338ns  (logic 2.592ns (40.893%)  route 3.746ns (59.107%))
  Logic Levels:           8  (CARRY4=3 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.874ns = ( 12.874 - 10.000 ) 
    Source Clock Delay      (SCD):    3.182ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sys_array_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    sys_array_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  sys_array_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3142, routed)        1.888     3.182    sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X26Y102        FDRE                                         r  sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y102        FDRE (Prop_fdre_C_Q)         0.478     3.660 r  sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           0.653     4.313    sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X30Y107        LUT3 (Prop_lut3_I1_O)        0.301     4.614 f  sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.730     5.344    sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X31Y104        LUT6 (Prop_lut6_I3_O)        0.124     5.468 r  sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.872     6.340    sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X26Y106        LUT3 (Prop_lut3_I2_O)        0.150     6.490 r  sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.887     7.377    sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X28Y102        LUT4 (Prop_lut4_I3_O)        0.328     7.705 r  sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.705    sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X28Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.255 r  sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.255    sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X28Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.369 r  sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.369    sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X28Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.591 r  sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[0]
                         net (fo=1, routed)           0.604     9.195    sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]
    SLICE_X26Y104        LUT3 (Prop_lut3_I0_O)        0.325     9.520 r  sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]_i_1/O
                         net (fo=1, routed)           0.000     9.520    sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[8]
    SLICE_X26Y104        FDRE                                         r  sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sys_array_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    sys_array_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.179 r  sys_array_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3142, routed)        1.695    12.874    sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X26Y104        FDRE                                         r  sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/C
                         clock pessimism              0.282    13.156    
                         clock uncertainty           -0.154    13.002    
    SLICE_X26Y104        FDRE (Setup_fdre_C_D)        0.118    13.120    sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]
  -------------------------------------------------------------------
                         required time                         13.120    
                         arrival time                          -9.520    
  -------------------------------------------------------------------
                         slack                                  3.599    

Slack (MET) :             3.600ns  (required time - arrival time)
  Source:                 sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.338ns  (logic 2.575ns (40.630%)  route 3.763ns (59.370%))
  Logic Levels:           7  (CARRY4=2 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.874ns = ( 12.874 - 10.000 ) 
    Source Clock Delay      (SCD):    3.182ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sys_array_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    sys_array_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  sys_array_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3142, routed)        1.888     3.182    sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X26Y102        FDRE                                         r  sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y102        FDRE (Prop_fdre_C_Q)         0.478     3.660 r  sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           0.653     4.313    sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X30Y107        LUT3 (Prop_lut3_I1_O)        0.301     4.614 f  sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.730     5.344    sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X31Y104        LUT6 (Prop_lut6_I3_O)        0.124     5.468 r  sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.872     6.340    sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X26Y106        LUT3 (Prop_lut3_I2_O)        0.150     6.490 r  sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.887     7.377    sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X28Y102        LUT4 (Prop_lut4_I3_O)        0.328     7.705 r  sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.705    sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X28Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.255 r  sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.255    sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X28Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.568 r  sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.621     9.189    sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]
    SLICE_X26Y103        LUT3 (Prop_lut3_I0_O)        0.331     9.520 r  sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]_i_1/O
                         net (fo=1, routed)           0.000     9.520    sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[7]
    SLICE_X26Y103        FDRE                                         r  sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sys_array_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    sys_array_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.179 r  sys_array_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3142, routed)        1.695    12.874    sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X26Y103        FDRE                                         r  sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
                         clock pessimism              0.282    13.156    
                         clock uncertainty           -0.154    13.002    
    SLICE_X26Y103        FDRE (Setup_fdre_C_D)        0.118    13.120    sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]
  -------------------------------------------------------------------
                         required time                         13.120    
                         arrival time                          -9.520    
  -------------------------------------------------------------------
                         slack                                  3.600    

Slack (MET) :             3.606ns  (required time - arrival time)
  Source:                 sys_array_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_array_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_OE_reg[29]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.991ns  (logic 1.450ns (24.202%)  route 4.541ns (75.798%))
  Logic Levels:           0  
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns = ( 12.711 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sys_array_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    sys_array_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  sys_array_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3142, routed)        1.737     3.031    sys_array_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  sys_array_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[2])
                                                      1.450     4.481 r  sys_array_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[2]
                         net (fo=10, routed)          4.541     9.022    sys_array_i/axi_gpio_4/U0/gpio_core_1/s_axi_wdata[2]
    SLICE_X56Y86         FDSE                                         r  sys_array_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_OE_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sys_array_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    sys_array_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.179 r  sys_array_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3142, routed)        1.532    12.711    sys_array_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X56Y86         FDSE                                         r  sys_array_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_OE_reg[29]/C
                         clock pessimism              0.129    12.840    
                         clock uncertainty           -0.154    12.686    
    SLICE_X56Y86         FDSE (Setup_fdse_C_D)       -0.058    12.628    sys_array_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_OE_reg[29]
  -------------------------------------------------------------------
                         required time                         12.628    
                         arrival time                          -9.022    
  -------------------------------------------------------------------
                         slack                                  3.606    

Slack (MET) :             3.654ns  (required time - arrival time)
  Source:                 sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.247ns  (logic 2.664ns (42.646%)  route 3.583ns (57.354%))
  Logic Levels:           8  (CARRY4=3 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.874ns = ( 12.874 - 10.000 ) 
    Source Clock Delay      (SCD):    3.182ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sys_array_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    sys_array_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  sys_array_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3142, routed)        1.888     3.182    sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X26Y102        FDRE                                         r  sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y102        FDRE (Prop_fdre_C_Q)         0.478     3.660 r  sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           0.653     4.313    sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X30Y107        LUT3 (Prop_lut3_I1_O)        0.301     4.614 f  sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.730     5.344    sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X31Y104        LUT6 (Prop_lut6_I3_O)        0.124     5.468 r  sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.872     6.340    sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X26Y106        LUT3 (Prop_lut3_I2_O)        0.150     6.490 r  sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.887     7.377    sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X28Y102        LUT4 (Prop_lut4_I3_O)        0.328     7.705 r  sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.705    sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X28Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.255 r  sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.255    sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X28Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.369 r  sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.369    sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X28Y104        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.682 r  sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[3]
                         net (fo=1, routed)           0.441     9.123    sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]
    SLICE_X26Y104        LUT3 (Prop_lut3_I0_O)        0.306     9.429 r  sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_2/O
                         net (fo=1, routed)           0.000     9.429    sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[11]
    SLICE_X26Y104        FDRE                                         r  sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sys_array_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    sys_array_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.179 r  sys_array_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3142, routed)        1.695    12.874    sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X26Y104        FDRE                                         r  sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/C
                         clock pessimism              0.282    13.156    
                         clock uncertainty           -0.154    13.002    
    SLICE_X26Y104        FDRE (Setup_fdre_C_D)        0.081    13.083    sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]
  -------------------------------------------------------------------
                         required time                         13.083    
                         arrival time                          -9.429    
  -------------------------------------------------------------------
                         slack                                  3.654    

Slack (MET) :             3.655ns  (required time - arrival time)
  Source:                 sys_array_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_array_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_OE_reg[13]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.862ns  (logic 1.450ns (24.734%)  route 4.412ns (75.266%))
  Logic Levels:           0  
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns = ( 12.641 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sys_array_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    sys_array_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  sys_array_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3142, routed)        1.737     3.031    sys_array_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  sys_array_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[18])
                                                      1.450     4.481 r  sys_array_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[18]
                         net (fo=10, routed)          4.412     8.893    sys_array_i/axi_gpio_4/U0/gpio_core_1/s_axi_wdata[18]
    SLICE_X53Y87         FDSE                                         r  sys_array_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_OE_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sys_array_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    sys_array_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.179 r  sys_array_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3142, routed)        1.462    12.641    sys_array_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y87         FDSE                                         r  sys_array_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_OE_reg[13]/C
                         clock pessimism              0.129    12.770    
                         clock uncertainty           -0.154    12.616    
    SLICE_X53Y87         FDSE (Setup_fdse_C_D)       -0.067    12.549    sys_array_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_OE_reg[13]
  -------------------------------------------------------------------
                         required time                         12.549    
                         arrival time                          -8.893    
  -------------------------------------------------------------------
                         slack                                  3.655    

Slack (MET) :             3.675ns  (required time - arrival time)
  Source:                 sys_array_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_array_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_OE_reg[15]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.887ns  (logic 1.450ns (24.632%)  route 4.437ns (75.368%))
  Logic Levels:           0  
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns = ( 12.711 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sys_array_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    sys_array_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  sys_array_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3142, routed)        1.737     3.031    sys_array_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  sys_array_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[16])
                                                      1.450     4.481 r  sys_array_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[16]
                         net (fo=10, routed)          4.437     8.917    sys_array_i/axi_gpio_4/U0/gpio_core_1/s_axi_wdata[16]
    SLICE_X56Y86         FDSE                                         r  sys_array_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_OE_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sys_array_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    sys_array_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.179 r  sys_array_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3142, routed)        1.532    12.711    sys_array_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X56Y86         FDSE                                         r  sys_array_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_OE_reg[15]/C
                         clock pessimism              0.129    12.840    
                         clock uncertainty           -0.154    12.686    
    SLICE_X56Y86         FDSE (Setup_fdse_C_D)       -0.093    12.593    sys_array_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_OE_reg[15]
  -------------------------------------------------------------------
                         required time                         12.593    
                         arrival time                          -8.917    
  -------------------------------------------------------------------
                         slack                                  3.675    

Slack (MET) :             3.731ns  (required time - arrival time)
  Source:                 sys_array_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_array_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_OE_reg[30]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.877ns  (logic 1.450ns (24.671%)  route 4.427ns (75.329%))
  Logic Levels:           0  
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns = ( 12.711 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sys_array_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    sys_array_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  sys_array_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3142, routed)        1.737     3.031    sys_array_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  sys_array_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[1])
                                                      1.450     4.481 r  sys_array_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[1]
                         net (fo=10, routed)          4.427     8.908    sys_array_i/axi_gpio_4/U0/gpio_core_1/s_axi_wdata[1]
    SLICE_X56Y86         FDSE                                         r  sys_array_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_OE_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sys_array_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    sys_array_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.179 r  sys_array_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3142, routed)        1.532    12.711    sys_array_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X56Y86         FDSE                                         r  sys_array_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_OE_reg[30]/C
                         clock pessimism              0.129    12.840    
                         clock uncertainty           -0.154    12.686    
    SLICE_X56Y86         FDSE (Setup_fdse_C_D)       -0.047    12.639    sys_array_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_OE_reg[30]
  -------------------------------------------------------------------
                         required time                         12.639    
                         arrival time                          -8.908    
  -------------------------------------------------------------------
                         slack                                  3.731    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 sys_array_i/axi_gpio_4/U0/ip2bus_data_i_D1_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_array_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.542%)  route 0.245ns (63.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sys_array_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    sys_array_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  sys_array_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3142, routed)        0.550     0.886    sys_array_i/axi_gpio_4/U0/s_axi_aclk
    SLICE_X51Y88         FDRE                                         r  sys_array_i/axi_gpio_4/U0/ip2bus_data_i_D1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y88         FDRE (Prop_fdre_C_Q)         0.141     1.027 r  sys_array_i/axi_gpio_4/U0/ip2bus_data_i_D1_reg[27]/Q
                         net (fo=1, routed)           0.245     1.271    sys_array_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[4]
    SLICE_X45Y84         FDRE                                         r  sys_array_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sys_array_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    sys_array_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  sys_array_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3142, routed)        0.818     1.184    sys_array_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X45Y84         FDRE                                         r  sys_array_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X45Y84         FDRE (Hold_fdre_C_D)         0.071     1.220    sys_array_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.220    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 sys_array_i/axi_gpio_3/U0/ip2bus_data_i_D1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_array_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.204%)  route 0.164ns (53.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sys_array_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    sys_array_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  sys_array_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3142, routed)        0.639     0.975    sys_array_i/axi_gpio_3/U0/s_axi_aclk
    SLICE_X43Y100        FDRE                                         r  sys_array_i/axi_gpio_3/U0/ip2bus_data_i_D1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  sys_array_i/axi_gpio_3/U0/ip2bus_data_i_D1_reg[3]/Q
                         net (fo=1, routed)           0.164     1.280    sys_array_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[28]
    SLICE_X41Y99         FDRE                                         r  sys_array_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sys_array_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    sys_array_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  sys_array_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3142, routed)        0.825     1.191    sys_array_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X41Y99         FDRE                                         r  sys_array_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X41Y99         FDRE (Hold_fdre_C_D)         0.070     1.226    sys_array_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 sys_array_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio_Data_In_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_array_i/axi_gpio_4/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[11].reg1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.186ns (44.367%)  route 0.233ns (55.633%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sys_array_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    sys_array_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  sys_array_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3142, routed)        0.553     0.889    sys_array_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y97         FDRE                                         r  sys_array_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio_Data_In_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  sys_array_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio_Data_In_reg[11]/Q
                         net (fo=1, routed)           0.233     1.263    sys_array_i/axi_gpio_4/U0/gpio_core_1/gpio_Data_In[11]
    SLICE_X49Y98         LUT5 (Prop_lut5_I0_O)        0.045     1.308 r  sys_array_i/axi_gpio_4/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[11].reg1[11]_i_1/O
                         net (fo=1, routed)           0.000     1.308    sys_array_i/axi_gpio_4/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[11].reg1[11]_i_1_n_0
    SLICE_X49Y98         FDRE                                         r  sys_array_i/axi_gpio_4/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[11].reg1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sys_array_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    sys_array_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  sys_array_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3142, routed)        0.825     1.191    sys_array_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y98         FDRE                                         r  sys_array_i/axi_gpio_4/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[11].reg1_reg[11]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X49Y98         FDRE (Hold_fdre_C_D)         0.091     1.247    sys_array_i/axi_gpio_4/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[11].reg1_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.308    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 sys_array_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_array_i/axi_gpio_3/U0/gpio_core_1/Dual.gpio_Data_In_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.148ns (41.853%)  route 0.206ns (58.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sys_array_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    sys_array_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  sys_array_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3142, routed)        0.549     0.885    sys_array_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X50Y87         FDRE                                         r  sys_array_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y87         FDRE (Prop_fdre_C_Q)         0.148     1.033 r  sys_array_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/Q
                         net (fo=1, routed)           0.206     1.238    sys_array_i/axi_gpio_3/U0/gpio_core_1/gpio_io_i_d2[16]
    SLICE_X47Y91         FDRE                                         r  sys_array_i/axi_gpio_3/U0/gpio_core_1/Dual.gpio_Data_In_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sys_array_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    sys_array_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  sys_array_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3142, routed)        0.823     1.189    sys_array_i/axi_gpio_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y91         FDRE                                         r  sys_array_i/axi_gpio_3/U0/gpio_core_1/Dual.gpio_Data_In_reg[16]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X47Y91         FDRE (Hold_fdre_C_D)         0.018     1.172    sys_array_i/axi_gpio_3/U0/gpio_core_1/Dual.gpio_Data_In_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.172    
                         arrival time                           1.238    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 sys_array_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sys_array_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    sys_array_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  sys_array_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3142, routed)        0.556     0.892    sys_array_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y89         FDRE                                         r  sys_array_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y89         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  sys_array_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[13]/Q
                         net (fo=1, routed)           0.056     1.088    sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[10]
    SLICE_X34Y89         SRLC32E                                      r  sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sys_array_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    sys_array_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  sys_array_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3142, routed)        0.823     1.189    sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y89         SRLC32E                                      r  sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
                         clock pessimism             -0.284     0.905    
    SLICE_X34Y89         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.022    sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32
  -------------------------------------------------------------------
                         required time                         -1.022    
                         arrival time                           1.088    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 sys_array_i/axi_gpio_4/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[10].reg3_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_array_i/axi_gpio_4/U0/ip2bus_data_i_D1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.209ns (55.067%)  route 0.171ns (44.933%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sys_array_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    sys_array_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  sys_array_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3142, routed)        0.639     0.975    sys_array_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y100        FDRE                                         r  sys_array_i/axi_gpio_4/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[10].reg3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y100        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  sys_array_i/axi_gpio_4/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[10].reg3_reg[10]/Q
                         net (fo=1, routed)           0.171     1.310    sys_array_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/reg3[10]
    SLICE_X46Y99         LUT5 (Prop_lut5_I3_O)        0.045     1.355 r  sys_array_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[10]_i_1/O
                         net (fo=1, routed)           0.000     1.355    sys_array_i/axi_gpio_4/U0/ip2bus_data[10]
    SLICE_X46Y99         FDRE                                         r  sys_array_i/axi_gpio_4/U0/ip2bus_data_i_D1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sys_array_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    sys_array_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  sys_array_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3142, routed)        0.825     1.191    sys_array_i/axi_gpio_4/U0/s_axi_aclk
    SLICE_X46Y99         FDRE                                         r  sys_array_i/axi_gpio_4/U0/ip2bus_data_i_D1_reg[10]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X46Y99         FDRE (Hold_fdre_C_D)         0.121     1.277    sys_array_i/axi_gpio_4/U0/ip2bus_data_i_D1_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.355    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 sys_array_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_array_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[14].reg1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.182%)  route 0.249ns (63.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sys_array_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    sys_array_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  sys_array_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3142, routed)        0.544     0.880    sys_array_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X52Y80         FDRE                                         r  sys_array_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y80         FDRE (Prop_fdre_C_Q)         0.141     1.021 r  sys_array_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/Q
                         net (fo=2, routed)           0.249     1.269    sys_array_i/axi_gpio_0/U0/gpio_core_1/gpio_io_o[17]
    SLICE_X44Y78         FDRE                                         r  sys_array_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[14].reg1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sys_array_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    sys_array_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  sys_array_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3142, routed)        0.812     1.178    sys_array_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y78         FDRE                                         r  sys_array_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[14].reg1_reg[14]/C
                         clock pessimism             -0.035     1.143    
    SLICE_X44Y78         FDRE (Hold_fdre_C_D)         0.047     1.190    sys_array_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[14].reg1_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.190    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.165%)  route 0.297ns (67.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sys_array_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    sys_array_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  sys_array_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3142, routed)        0.577     0.913    sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X28Y99         FDRE                                         r  sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv/Q
                         net (fo=4, routed)           0.297     1.351    sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg_1
    SLICE_X30Y101        FDRE                                         r  sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sys_array_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    sys_array_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  sys_array_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3142, routed)        0.931     1.297    sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X30Y101        FDRE                                         r  sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
                         clock pessimism             -0.035     1.262    
    SLICE_X30Y101        FDRE (Hold_fdre_C_R)         0.009     1.271    sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.351    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_valid_i_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.165%)  route 0.297ns (67.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sys_array_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    sys_array_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  sys_array_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3142, routed)        0.577     0.913    sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X28Y99         FDRE                                         r  sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv/Q
                         net (fo=4, routed)           0.297     1.351    sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_valid_i_reg_1
    SLICE_X30Y101        FDRE                                         r  sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_valid_i_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sys_array_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    sys_array_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  sys_array_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3142, routed)        0.931     1.297    sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X30Y101        FDRE                                         r  sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_valid_i_reg/C
                         clock pessimism             -0.035     1.262    
    SLICE_X30Y101        FDRE (Hold_fdre_C_R)         0.009     1.271    sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_valid_i_reg
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.351    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_valid_i_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.165%)  route 0.297ns (67.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sys_array_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    sys_array_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  sys_array_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3142, routed)        0.577     0.913    sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X28Y99         FDRE                                         r  sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv/Q
                         net (fo=4, routed)           0.297     1.351    sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_valid_i_reg_1
    SLICE_X30Y101        FDRE                                         r  sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_valid_i_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sys_array_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    sys_array_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  sys_array_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3142, routed)        0.931     1.297    sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X30Y101        FDRE                                         r  sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_valid_i_reg/C
                         clock pessimism             -0.035     1.262    
    SLICE_X30Y101        FDRE (Hold_fdre_C_R)         0.009     1.271    sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_valid_i_reg
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.351    
  -------------------------------------------------------------------
                         slack                                  0.080    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_array_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18  sys_array_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y89    sys_array_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[10].reg3_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X45Y85    sys_array_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[11].reg3_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X45Y85    sys_array_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[12].reg3_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X46Y75    sys_array_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[13].reg3_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X46Y75    sys_array_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[14].reg3_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X44Y78    sys_array_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[15].reg3_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y89    sys_array_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[16].reg3_reg[16]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y89    sys_array_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[17].reg3_reg[17]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X42Y84    sys_array_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[18].reg3_reg[18]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y105   sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y105   sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y105   sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y105   sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y104   sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y104   sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X62Y76    sys_array_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y89    sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y89    sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y90    sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X62Y76    sys_array_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y95    sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y95    sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y96    sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y96    sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  sys_array_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  sys_array_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  sys_array_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  sys_array_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  sys_array_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  sys_array_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_array_clk_wiz_0_0
  To Clock:  clk_out1_sys_array_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        5.700ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.700ns  (required time - arrival time)
  Source:                 sys_array_i/MbyNMultiplier_0/inst/genblk1_r_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_array_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_array_i/MbyNMultiplier_0/inst/genblk1[0].genblk1[2].m/A1_reg[7][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_array_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_array_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_array_clk_wiz_0_0 rise@10.000ns - clk_out1_sys_array_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.030ns  (logic 0.774ns (19.205%)  route 3.256ns (80.795%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.701ns = ( 8.299 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.005ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_array_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_array_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sys_array_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    sys_array_i/clk_wiz_0/inst/clk_in1_sys_array_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  sys_array_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    sys_array_i/clk_wiz_0/inst/clk_out1_sys_array_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  sys_array_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2347, routed)        1.711    -1.005    sys_array_i/MbyNMultiplier_0/inst/clk
    SLICE_X54Y93         FDRE                                         r  sys_array_i/MbyNMultiplier_0/inst/genblk1_r_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y93         FDRE (Prop_fdre_C_Q)         0.478    -0.527 r  sys_array_i/MbyNMultiplier_0/inst/genblk1_r_2/Q
                         net (fo=21, routed)          3.256     2.729    sys_array_i/MbyNMultiplier_0/inst/genblk1_r_2_n_0
    SLICE_X33Y80         LUT2 (Prop_lut2_I1_O)        0.296     3.025 r  sys_array_i/MbyNMultiplier_0/inst/genblk1_gate__10/O
                         net (fo=1, routed)           0.000     3.025    sys_array_i/MbyNMultiplier_0/inst/genblk1[0].genblk1[2].m/A1_reg[7][3]_0
    SLICE_X33Y80         FDRE                                         r  sys_array_i/MbyNMultiplier_0/inst/genblk1[0].genblk1[2].m/A1_reg[7][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_array_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_array_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  sys_array_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    sys_array_i/clk_wiz_0/inst/clk_in1_sys_array_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  sys_array_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    sys_array_i/clk_wiz_0/inst/clk_out1_sys_array_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  sys_array_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2347, routed)        1.468     8.299    sys_array_i/MbyNMultiplier_0/inst/genblk1[0].genblk1[2].m/clk
    SLICE_X33Y80         FDRE                                         r  sys_array_i/MbyNMultiplier_0/inst/genblk1[0].genblk1[2].m/A1_reg[7][3]/C
                         clock pessimism              0.466     8.765    
                         clock uncertainty           -0.072     8.694    
    SLICE_X33Y80         FDRE (Setup_fdre_C_D)        0.031     8.725    sys_array_i/MbyNMultiplier_0/inst/genblk1[0].genblk1[2].m/A1_reg[7][3]
  -------------------------------------------------------------------
                         required time                          8.725    
                         arrival time                          -3.025    
  -------------------------------------------------------------------
                         slack                                  5.700    

Slack (MET) :             5.716ns  (required time - arrival time)
  Source:                 sys_array_i/MbyNMultiplier_0/inst/genblk1_r_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_array_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_array_i/MbyNMultiplier_0/inst/genblk1[0].genblk1[3].m/A1_reg[7][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_array_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_array_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_array_clk_wiz_0_0 rise@10.000ns - clk_out1_sys_array_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.058ns  (logic 0.802ns (19.763%)  route 3.256ns (80.237%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.701ns = ( 8.299 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.005ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_array_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_array_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sys_array_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    sys_array_i/clk_wiz_0/inst/clk_in1_sys_array_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  sys_array_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    sys_array_i/clk_wiz_0/inst/clk_out1_sys_array_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  sys_array_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2347, routed)        1.711    -1.005    sys_array_i/MbyNMultiplier_0/inst/clk
    SLICE_X54Y93         FDRE                                         r  sys_array_i/MbyNMultiplier_0/inst/genblk1_r_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y93         FDRE (Prop_fdre_C_Q)         0.478    -0.527 r  sys_array_i/MbyNMultiplier_0/inst/genblk1_r_2/Q
                         net (fo=21, routed)          3.256     2.729    sys_array_i/MbyNMultiplier_0/inst/genblk1_r_2_n_0
    SLICE_X33Y80         LUT2 (Prop_lut2_I1_O)        0.324     3.053 r  sys_array_i/MbyNMultiplier_0/inst/genblk1_gate__15/O
                         net (fo=1, routed)           0.000     3.053    sys_array_i/MbyNMultiplier_0/inst/genblk1[0].genblk1[3].m/A1_reg[7][3]_0
    SLICE_X33Y80         FDRE                                         r  sys_array_i/MbyNMultiplier_0/inst/genblk1[0].genblk1[3].m/A1_reg[7][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_array_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_array_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  sys_array_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    sys_array_i/clk_wiz_0/inst/clk_in1_sys_array_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  sys_array_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    sys_array_i/clk_wiz_0/inst/clk_out1_sys_array_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  sys_array_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2347, routed)        1.468     8.299    sys_array_i/MbyNMultiplier_0/inst/genblk1[0].genblk1[3].m/clk
    SLICE_X33Y80         FDRE                                         r  sys_array_i/MbyNMultiplier_0/inst/genblk1[0].genblk1[3].m/A1_reg[7][3]/C
                         clock pessimism              0.466     8.765    
                         clock uncertainty           -0.072     8.694    
    SLICE_X33Y80         FDRE (Setup_fdre_C_D)        0.075     8.769    sys_array_i/MbyNMultiplier_0/inst/genblk1[0].genblk1[3].m/A1_reg[7][3]
  -------------------------------------------------------------------
                         required time                          8.769    
                         arrival time                          -3.053    
  -------------------------------------------------------------------
                         slack                                  5.716    

Slack (MET) :             5.977ns  (required time - arrival time)
  Source:                 sys_array_i/MbyNMultiplier_0/inst/genblk1_r_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_array_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_array_i/MbyNMultiplier_0/inst/genblk1[0].genblk1[2].m/A1_reg[7][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_array_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_array_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_array_clk_wiz_0_0 rise@10.000ns - clk_out1_sys_array_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.763ns  (logic 0.776ns (20.624%)  route 2.987ns (79.376%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.700ns = ( 8.300 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.013ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_array_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_array_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sys_array_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    sys_array_i/clk_wiz_0/inst/clk_in1_sys_array_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  sys_array_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    sys_array_i/clk_wiz_0/inst/clk_out1_sys_array_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  sys_array_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2347, routed)        1.703    -1.013    sys_array_i/MbyNMultiplier_0/inst/clk
    SLICE_X54Y83         FDRE                                         r  sys_array_i/MbyNMultiplier_0/inst/genblk1_r_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y83         FDRE (Prop_fdre_C_Q)         0.478    -0.535 r  sys_array_i/MbyNMultiplier_0/inst/genblk1_r_3/Q
                         net (fo=21, routed)          2.987     2.451    sys_array_i/MbyNMultiplier_0/inst/genblk1_r_3_n_0
    SLICE_X33Y81         LUT2 (Prop_lut2_I1_O)        0.298     2.749 r  sys_array_i/MbyNMultiplier_0/inst/genblk1_gate__11/O
                         net (fo=1, routed)           0.000     2.749    sys_array_i/MbyNMultiplier_0/inst/genblk1[0].genblk1[2].m/A1_reg[7][2]_0
    SLICE_X33Y81         FDRE                                         r  sys_array_i/MbyNMultiplier_0/inst/genblk1[0].genblk1[2].m/A1_reg[7][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_array_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_array_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  sys_array_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    sys_array_i/clk_wiz_0/inst/clk_in1_sys_array_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  sys_array_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    sys_array_i/clk_wiz_0/inst/clk_out1_sys_array_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  sys_array_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2347, routed)        1.469     8.300    sys_array_i/MbyNMultiplier_0/inst/genblk1[0].genblk1[2].m/clk
    SLICE_X33Y81         FDRE                                         r  sys_array_i/MbyNMultiplier_0/inst/genblk1[0].genblk1[2].m/A1_reg[7][2]/C
                         clock pessimism              0.466     8.766    
                         clock uncertainty           -0.072     8.695    
    SLICE_X33Y81         FDRE (Setup_fdre_C_D)        0.031     8.726    sys_array_i/MbyNMultiplier_0/inst/genblk1[0].genblk1[2].m/A1_reg[7][2]
  -------------------------------------------------------------------
                         required time                          8.726    
                         arrival time                          -2.749    
  -------------------------------------------------------------------
                         slack                                  5.977    

Slack (MET) :             5.993ns  (required time - arrival time)
  Source:                 sys_array_i/MbyNMultiplier_0/inst/genblk1_r_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_array_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_array_i/MbyNMultiplier_0/inst/genblk1[0].genblk1[3].m/A1_reg[7][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_array_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_array_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_array_clk_wiz_0_0 rise@10.000ns - clk_out1_sys_array_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.791ns  (logic 0.804ns (21.211%)  route 2.987ns (78.789%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.700ns = ( 8.300 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.013ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_array_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_array_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sys_array_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    sys_array_i/clk_wiz_0/inst/clk_in1_sys_array_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  sys_array_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    sys_array_i/clk_wiz_0/inst/clk_out1_sys_array_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  sys_array_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2347, routed)        1.703    -1.013    sys_array_i/MbyNMultiplier_0/inst/clk
    SLICE_X54Y83         FDRE                                         r  sys_array_i/MbyNMultiplier_0/inst/genblk1_r_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y83         FDRE (Prop_fdre_C_Q)         0.478    -0.535 r  sys_array_i/MbyNMultiplier_0/inst/genblk1_r_3/Q
                         net (fo=21, routed)          2.987     2.451    sys_array_i/MbyNMultiplier_0/inst/genblk1_r_3_n_0
    SLICE_X33Y81         LUT2 (Prop_lut2_I1_O)        0.326     2.777 r  sys_array_i/MbyNMultiplier_0/inst/genblk1_gate__16/O
                         net (fo=1, routed)           0.000     2.777    sys_array_i/MbyNMultiplier_0/inst/genblk1[0].genblk1[3].m/A1_reg[7][2]_0
    SLICE_X33Y81         FDRE                                         r  sys_array_i/MbyNMultiplier_0/inst/genblk1[0].genblk1[3].m/A1_reg[7][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_array_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_array_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  sys_array_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    sys_array_i/clk_wiz_0/inst/clk_in1_sys_array_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  sys_array_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    sys_array_i/clk_wiz_0/inst/clk_out1_sys_array_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  sys_array_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2347, routed)        1.469     8.300    sys_array_i/MbyNMultiplier_0/inst/genblk1[0].genblk1[3].m/clk
    SLICE_X33Y81         FDRE                                         r  sys_array_i/MbyNMultiplier_0/inst/genblk1[0].genblk1[3].m/A1_reg[7][2]/C
                         clock pessimism              0.466     8.766    
                         clock uncertainty           -0.072     8.695    
    SLICE_X33Y81         FDRE (Setup_fdre_C_D)        0.075     8.770    sys_array_i/MbyNMultiplier_0/inst/genblk1[0].genblk1[3].m/A1_reg[7][2]
  -------------------------------------------------------------------
                         required time                          8.770    
                         arrival time                          -2.777    
  -------------------------------------------------------------------
                         slack                                  5.993    

Slack (MET) :             6.031ns  (required time - arrival time)
  Source:                 sys_array_i/MbyNMultiplier_0/inst/genblk1_r_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_array_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_array_i/MbyNMultiplier_0/inst/genblk1[0].genblk1[0].m/A1_reg[7][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_array_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_array_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_array_clk_wiz_0_0 rise@10.000ns - clk_out1_sys_array_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.749ns  (logic 0.774ns (20.645%)  route 2.975ns (79.355%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.701ns = ( 8.299 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.005ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_array_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_array_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sys_array_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    sys_array_i/clk_wiz_0/inst/clk_in1_sys_array_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  sys_array_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    sys_array_i/clk_wiz_0/inst/clk_out1_sys_array_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  sys_array_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2347, routed)        1.711    -1.005    sys_array_i/MbyNMultiplier_0/inst/clk
    SLICE_X54Y93         FDRE                                         r  sys_array_i/MbyNMultiplier_0/inst/genblk1_r_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y93         FDRE (Prop_fdre_C_Q)         0.478    -0.527 r  sys_array_i/MbyNMultiplier_0/inst/genblk1_r_2/Q
                         net (fo=21, routed)          2.975     2.448    sys_array_i/MbyNMultiplier_0/inst/genblk1_r_2_n_0
    SLICE_X34Y78         LUT2 (Prop_lut2_I1_O)        0.296     2.744 r  sys_array_i/MbyNMultiplier_0/inst/genblk1_gate__0/O
                         net (fo=1, routed)           0.000     2.744    sys_array_i/MbyNMultiplier_0/inst/genblk1[0].genblk1[0].m/A1_reg[7][3]_0
    SLICE_X34Y78         FDRE                                         r  sys_array_i/MbyNMultiplier_0/inst/genblk1[0].genblk1[0].m/A1_reg[7][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_array_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_array_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  sys_array_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    sys_array_i/clk_wiz_0/inst/clk_in1_sys_array_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  sys_array_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    sys_array_i/clk_wiz_0/inst/clk_out1_sys_array_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  sys_array_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2347, routed)        1.468     8.299    sys_array_i/MbyNMultiplier_0/inst/genblk1[0].genblk1[0].m/clk
    SLICE_X34Y78         FDRE                                         r  sys_array_i/MbyNMultiplier_0/inst/genblk1[0].genblk1[0].m/A1_reg[7][3]/C
                         clock pessimism              0.466     8.765    
                         clock uncertainty           -0.072     8.694    
    SLICE_X34Y78         FDRE (Setup_fdre_C_D)        0.081     8.775    sys_array_i/MbyNMultiplier_0/inst/genblk1[0].genblk1[0].m/A1_reg[7][3]
  -------------------------------------------------------------------
                         required time                          8.775    
                         arrival time                          -2.744    
  -------------------------------------------------------------------
                         slack                                  6.031    

Slack (MET) :             6.042ns  (required time - arrival time)
  Source:                 sys_array_i/MbyNMultiplier_0/inst/genblk1_r_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_array_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_array_i/MbyNMultiplier_0/inst/genblk1[0].genblk1[1].m/A1_reg[7][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_array_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_array_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_array_clk_wiz_0_0 rise@10.000ns - clk_out1_sys_array_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.775ns  (logic 0.800ns (21.192%)  route 2.975ns (78.808%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.701ns = ( 8.299 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.005ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_array_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_array_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sys_array_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    sys_array_i/clk_wiz_0/inst/clk_in1_sys_array_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  sys_array_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    sys_array_i/clk_wiz_0/inst/clk_out1_sys_array_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  sys_array_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2347, routed)        1.711    -1.005    sys_array_i/MbyNMultiplier_0/inst/clk
    SLICE_X54Y93         FDRE                                         r  sys_array_i/MbyNMultiplier_0/inst/genblk1_r_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y93         FDRE (Prop_fdre_C_Q)         0.478    -0.527 r  sys_array_i/MbyNMultiplier_0/inst/genblk1_r_2/Q
                         net (fo=21, routed)          2.975     2.448    sys_array_i/MbyNMultiplier_0/inst/genblk1_r_2_n_0
    SLICE_X34Y78         LUT2 (Prop_lut2_I1_O)        0.322     2.770 r  sys_array_i/MbyNMultiplier_0/inst/genblk1_gate__5/O
                         net (fo=1, routed)           0.000     2.770    sys_array_i/MbyNMultiplier_0/inst/genblk1[0].genblk1[1].m/A1_reg[7][3]_0
    SLICE_X34Y78         FDRE                                         r  sys_array_i/MbyNMultiplier_0/inst/genblk1[0].genblk1[1].m/A1_reg[7][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_array_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_array_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  sys_array_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    sys_array_i/clk_wiz_0/inst/clk_in1_sys_array_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  sys_array_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    sys_array_i/clk_wiz_0/inst/clk_out1_sys_array_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  sys_array_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2347, routed)        1.468     8.299    sys_array_i/MbyNMultiplier_0/inst/genblk1[0].genblk1[1].m/clk
    SLICE_X34Y78         FDRE                                         r  sys_array_i/MbyNMultiplier_0/inst/genblk1[0].genblk1[1].m/A1_reg[7][3]/C
                         clock pessimism              0.466     8.765    
                         clock uncertainty           -0.072     8.694    
    SLICE_X34Y78         FDRE (Setup_fdre_C_D)        0.118     8.812    sys_array_i/MbyNMultiplier_0/inst/genblk1[0].genblk1[1].m/A1_reg[7][3]
  -------------------------------------------------------------------
                         required time                          8.812    
                         arrival time                          -2.770    
  -------------------------------------------------------------------
                         slack                                  6.042    

Slack (MET) :             6.069ns  (required time - arrival time)
  Source:                 sys_array_i/MbyNMultiplier_0/inst/genblk1_r_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_array_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_array_i/MbyNMultiplier_0/inst/genblk1[1].genblk1[0].m/A1_reg[7][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_array_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_array_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_array_clk_wiz_0_0 rise@10.000ns - clk_out1_sys_array_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.651ns  (logic 0.774ns (21.201%)  route 2.877ns (78.799%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.709ns = ( 8.291 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.005ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_array_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_array_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sys_array_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    sys_array_i/clk_wiz_0/inst/clk_in1_sys_array_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  sys_array_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    sys_array_i/clk_wiz_0/inst/clk_out1_sys_array_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  sys_array_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2347, routed)        1.711    -1.005    sys_array_i/MbyNMultiplier_0/inst/clk
    SLICE_X54Y93         FDRE                                         r  sys_array_i/MbyNMultiplier_0/inst/genblk1_r_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y93         FDRE (Prop_fdre_C_Q)         0.478    -0.527 r  sys_array_i/MbyNMultiplier_0/inst/genblk1_r_2/Q
                         net (fo=21, routed)          2.877     2.349    sys_array_i/MbyNMultiplier_0/inst/genblk1_r_2_n_0
    SLICE_X49Y75         LUT2 (Prop_lut2_I1_O)        0.296     2.645 r  sys_array_i/MbyNMultiplier_0/inst/genblk1_gate__20/O
                         net (fo=1, routed)           0.000     2.645    sys_array_i/MbyNMultiplier_0/inst/genblk1[1].genblk1[0].m/A1_reg[7][3]_0
    SLICE_X49Y75         FDRE                                         r  sys_array_i/MbyNMultiplier_0/inst/genblk1[1].genblk1[0].m/A1_reg[7][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_array_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_array_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  sys_array_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    sys_array_i/clk_wiz_0/inst/clk_in1_sys_array_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  sys_array_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    sys_array_i/clk_wiz_0/inst/clk_out1_sys_array_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  sys_array_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2347, routed)        1.460     8.291    sys_array_i/MbyNMultiplier_0/inst/genblk1[1].genblk1[0].m/clk
    SLICE_X49Y75         FDRE                                         r  sys_array_i/MbyNMultiplier_0/inst/genblk1[1].genblk1[0].m/A1_reg[7][3]/C
                         clock pessimism              0.466     8.757    
                         clock uncertainty           -0.072     8.686    
    SLICE_X49Y75         FDRE (Setup_fdre_C_D)        0.029     8.715    sys_array_i/MbyNMultiplier_0/inst/genblk1[1].genblk1[0].m/A1_reg[7][3]
  -------------------------------------------------------------------
                         required time                          8.715    
                         arrival time                          -2.645    
  -------------------------------------------------------------------
                         slack                                  6.069    

Slack (MET) :             6.087ns  (required time - arrival time)
  Source:                 sys_array_i/MbyNMultiplier_0/inst/genblk1_r_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_array_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_array_i/MbyNMultiplier_0/inst/genblk1[1].genblk1[1].m/A1_reg[7][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_array_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_array_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_array_clk_wiz_0_0 rise@10.000ns - clk_out1_sys_array_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.679ns  (logic 0.802ns (21.800%)  route 2.877ns (78.200%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.709ns = ( 8.291 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.005ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_array_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_array_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sys_array_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    sys_array_i/clk_wiz_0/inst/clk_in1_sys_array_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  sys_array_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    sys_array_i/clk_wiz_0/inst/clk_out1_sys_array_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  sys_array_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2347, routed)        1.711    -1.005    sys_array_i/MbyNMultiplier_0/inst/clk
    SLICE_X54Y93         FDRE                                         r  sys_array_i/MbyNMultiplier_0/inst/genblk1_r_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y93         FDRE (Prop_fdre_C_Q)         0.478    -0.527 r  sys_array_i/MbyNMultiplier_0/inst/genblk1_r_2/Q
                         net (fo=21, routed)          2.877     2.349    sys_array_i/MbyNMultiplier_0/inst/genblk1_r_2_n_0
    SLICE_X49Y75         LUT2 (Prop_lut2_I1_O)        0.324     2.673 r  sys_array_i/MbyNMultiplier_0/inst/genblk1_gate__25/O
                         net (fo=1, routed)           0.000     2.673    sys_array_i/MbyNMultiplier_0/inst/genblk1[1].genblk1[1].m/A1_reg[7][3]_0
    SLICE_X49Y75         FDRE                                         r  sys_array_i/MbyNMultiplier_0/inst/genblk1[1].genblk1[1].m/A1_reg[7][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_array_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_array_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  sys_array_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    sys_array_i/clk_wiz_0/inst/clk_in1_sys_array_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  sys_array_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    sys_array_i/clk_wiz_0/inst/clk_out1_sys_array_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  sys_array_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2347, routed)        1.460     8.291    sys_array_i/MbyNMultiplier_0/inst/genblk1[1].genblk1[1].m/clk
    SLICE_X49Y75         FDRE                                         r  sys_array_i/MbyNMultiplier_0/inst/genblk1[1].genblk1[1].m/A1_reg[7][3]/C
                         clock pessimism              0.466     8.757    
                         clock uncertainty           -0.072     8.686    
    SLICE_X49Y75         FDRE (Setup_fdre_C_D)        0.075     8.761    sys_array_i/MbyNMultiplier_0/inst/genblk1[1].genblk1[1].m/A1_reg[7][3]
  -------------------------------------------------------------------
                         required time                          8.761    
                         arrival time                          -2.673    
  -------------------------------------------------------------------
                         slack                                  6.087    

Slack (MET) :             6.174ns  (required time - arrival time)
  Source:                 sys_array_i/MbyNMultiplier_0/inst/genblk1_r_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_array_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_array_i/MbyNMultiplier_0/inst/genblk1[0].genblk1[2].m/y_reg[4][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_array_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_array_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_array_clk_wiz_0_0 rise@10.000ns - clk_out1_sys_array_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.613ns  (logic 0.774ns (21.423%)  route 2.839ns (78.577%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.694ns = ( 8.306 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.005ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_array_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_array_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sys_array_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    sys_array_i/clk_wiz_0/inst/clk_in1_sys_array_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  sys_array_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    sys_array_i/clk_wiz_0/inst/clk_out1_sys_array_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  sys_array_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2347, routed)        1.711    -1.005    sys_array_i/MbyNMultiplier_0/inst/clk
    SLICE_X54Y93         FDRE                                         r  sys_array_i/MbyNMultiplier_0/inst/genblk1_r_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y93         FDRE (Prop_fdre_C_Q)         0.478    -0.527 r  sys_array_i/MbyNMultiplier_0/inst/genblk1_r_2/Q
                         net (fo=21, routed)          2.839     2.312    sys_array_i/MbyNMultiplier_0/inst/genblk1_r_2_n_0
    SLICE_X42Y87         LUT2 (Prop_lut2_I1_O)        0.296     2.608 r  sys_array_i/MbyNMultiplier_0/inst/genblk1_gate__85/O
                         net (fo=1, routed)           0.000     2.608    sys_array_i/MbyNMultiplier_0/inst/genblk1[0].genblk1[2].m/y_reg[4][0]_1
    SLICE_X42Y87         FDRE                                         r  sys_array_i/MbyNMultiplier_0/inst/genblk1[0].genblk1[2].m/y_reg[4][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_array_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_array_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  sys_array_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    sys_array_i/clk_wiz_0/inst/clk_in1_sys_array_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  sys_array_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    sys_array_i/clk_wiz_0/inst/clk_out1_sys_array_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  sys_array_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2347, routed)        1.475     8.306    sys_array_i/MbyNMultiplier_0/inst/genblk1[0].genblk1[2].m/clk
    SLICE_X42Y87         FDRE                                         r  sys_array_i/MbyNMultiplier_0/inst/genblk1[0].genblk1[2].m/y_reg[4][0]/C
                         clock pessimism              0.466     8.772    
                         clock uncertainty           -0.072     8.701    
    SLICE_X42Y87         FDRE (Setup_fdre_C_D)        0.081     8.782    sys_array_i/MbyNMultiplier_0/inst/genblk1[0].genblk1[2].m/y_reg[4][0]
  -------------------------------------------------------------------
                         required time                          8.782    
                         arrival time                          -2.608    
  -------------------------------------------------------------------
                         slack                                  6.174    

Slack (MET) :             6.185ns  (required time - arrival time)
  Source:                 sys_array_i/MbyNMultiplier_0/inst/genblk1_r_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_array_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_array_i/MbyNMultiplier_0/inst/genblk1[0].genblk1[3].m/y_reg[4][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_array_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_array_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_array_clk_wiz_0_0 rise@10.000ns - clk_out1_sys_array_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.639ns  (logic 0.800ns (21.984%)  route 2.839ns (78.016%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.694ns = ( 8.306 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.005ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_array_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_array_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sys_array_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    sys_array_i/clk_wiz_0/inst/clk_in1_sys_array_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  sys_array_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    sys_array_i/clk_wiz_0/inst/clk_out1_sys_array_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  sys_array_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2347, routed)        1.711    -1.005    sys_array_i/MbyNMultiplier_0/inst/clk
    SLICE_X54Y93         FDRE                                         r  sys_array_i/MbyNMultiplier_0/inst/genblk1_r_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y93         FDRE (Prop_fdre_C_Q)         0.478    -0.527 r  sys_array_i/MbyNMultiplier_0/inst/genblk1_r_2/Q
                         net (fo=21, routed)          2.839     2.312    sys_array_i/MbyNMultiplier_0/inst/genblk1_r_2_n_0
    SLICE_X42Y87         LUT2 (Prop_lut2_I1_O)        0.322     2.634 r  sys_array_i/MbyNMultiplier_0/inst/genblk1_gate__86/O
                         net (fo=1, routed)           0.000     2.634    sys_array_i/MbyNMultiplier_0/inst/genblk1[0].genblk1[3].m/y_reg[4][0]_1
    SLICE_X42Y87         FDRE                                         r  sys_array_i/MbyNMultiplier_0/inst/genblk1[0].genblk1[3].m/y_reg[4][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_array_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_array_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  sys_array_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    sys_array_i/clk_wiz_0/inst/clk_in1_sys_array_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  sys_array_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    sys_array_i/clk_wiz_0/inst/clk_out1_sys_array_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  sys_array_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2347, routed)        1.475     8.306    sys_array_i/MbyNMultiplier_0/inst/genblk1[0].genblk1[3].m/clk
    SLICE_X42Y87         FDRE                                         r  sys_array_i/MbyNMultiplier_0/inst/genblk1[0].genblk1[3].m/y_reg[4][0]/C
                         clock pessimism              0.466     8.772    
                         clock uncertainty           -0.072     8.701    
    SLICE_X42Y87         FDRE (Setup_fdre_C_D)        0.118     8.819    sys_array_i/MbyNMultiplier_0/inst/genblk1[0].genblk1[3].m/y_reg[4][0]
  -------------------------------------------------------------------
                         required time                          8.819    
                         arrival time                          -2.634    
  -------------------------------------------------------------------
                         slack                                  6.185    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 sys_array_i/MbyNMultiplier_0/inst/genblk1[1].genblk1[1].m/y_reg[2][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_array_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_array_i/MbyNMultiplier_0/inst/genblk1[1].genblk1[1].m/y_reg[3][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_array_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_array_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_array_clk_wiz_0_0 rise@0.000ns - clk_out1_sys_array_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.899%)  route 0.231ns (62.101%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.935ns
    Source Clock Delay      (SCD):    -0.687ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_array_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_array_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sys_array_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    sys_array_i/clk_wiz_0/inst/clk_in1_sys_array_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  sys_array_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    sys_array_i/clk_wiz_0/inst/clk_out1_sys_array_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  sys_array_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2347, routed)        0.544    -0.687    sys_array_i/MbyNMultiplier_0/inst/genblk1[1].genblk1[1].m/clk
    SLICE_X47Y76         FDRE                                         r  sys_array_i/MbyNMultiplier_0/inst/genblk1[1].genblk1[1].m/y_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.546 r  sys_array_i/MbyNMultiplier_0/inst/genblk1[1].genblk1[1].m/y_reg[2][1]/Q
                         net (fo=1, routed)           0.231    -0.315    sys_array_i/MbyNMultiplier_0/inst/genblk1[1].genblk1[1].m/y_reg[3]0[0]
    SLICE_X51Y76         FDRE                                         r  sys_array_i/MbyNMultiplier_0/inst/genblk1[1].genblk1[1].m/y_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_array_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_array_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sys_array_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    sys_array_i/clk_wiz_0/inst/clk_in1_sys_array_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  sys_array_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    sys_array_i/clk_wiz_0/inst/clk_out1_sys_array_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  sys_array_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2347, routed)        0.805    -0.935    sys_array_i/MbyNMultiplier_0/inst/genblk1[1].genblk1[1].m/clk
    SLICE_X51Y76         FDRE                                         r  sys_array_i/MbyNMultiplier_0/inst/genblk1[1].genblk1[1].m/y_reg[3][0]/C
                         clock pessimism              0.504    -0.431    
    SLICE_X51Y76         FDRE (Hold_fdre_C_D)         0.078    -0.353    sys_array_i/MbyNMultiplier_0/inst/genblk1[1].genblk1[1].m/y_reg[3][0]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 sys_array_i/MbyNMultiplier_0/inst/genblk1[1].genblk1[0].m/y_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_array_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_array_i/MbyNMultiplier_0/inst/genblk1[1].genblk1[0].m/Q1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_array_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_array_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_array_clk_wiz_0_0 rise@0.000ns - clk_out1_sys_array_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.838%)  route 0.222ns (61.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.933ns
    Source Clock Delay      (SCD):    -0.685ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_array_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_array_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sys_array_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    sys_array_i/clk_wiz_0/inst/clk_in1_sys_array_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  sys_array_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    sys_array_i/clk_wiz_0/inst/clk_out1_sys_array_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  sys_array_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2347, routed)        0.546    -0.685    sys_array_i/MbyNMultiplier_0/inst/genblk1[1].genblk1[0].m/clk
    SLICE_X47Y72         FDRE                                         r  sys_array_i/MbyNMultiplier_0/inst/genblk1[1].genblk1[0].m/y_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.544 r  sys_array_i/MbyNMultiplier_0/inst/genblk1[1].genblk1[0].m/y_reg[0][1]/Q
                         net (fo=1, routed)           0.222    -0.322    sys_array_i/MbyNMultiplier_0/inst/genblk1[1].genblk1[0].m/y_reg[1]0[0]
    SLICE_X53Y72         FDRE                                         r  sys_array_i/MbyNMultiplier_0/inst/genblk1[1].genblk1[0].m/Q1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_array_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_array_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sys_array_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    sys_array_i/clk_wiz_0/inst/clk_in1_sys_array_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  sys_array_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    sys_array_i/clk_wiz_0/inst/clk_out1_sys_array_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  sys_array_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2347, routed)        0.807    -0.933    sys_array_i/MbyNMultiplier_0/inst/genblk1[1].genblk1[0].m/clk
    SLICE_X53Y72         FDRE                                         r  sys_array_i/MbyNMultiplier_0/inst/genblk1[1].genblk1[0].m/Q1_reg[1]/C
                         clock pessimism              0.504    -0.429    
    SLICE_X53Y72         FDRE (Hold_fdre_C_D)         0.066    -0.363    sys_array_i/MbyNMultiplier_0/inst/genblk1[1].genblk1[0].m/Q1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 sys_array_i/MbyNMultiplier_0/inst/genblk1[3].genblk1[2].m/A1_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_array_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_array_i/MbyNMultiplier_0/inst/genblk1[3].genblk1[2].m/A1_reg[2][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_array_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_array_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_array_clk_wiz_0_0 rise@0.000ns - clk_out1_sys_array_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.331ns (66.625%)  route 0.166ns (33.375%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_array_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_array_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sys_array_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    sys_array_i/clk_wiz_0/inst/clk_in1_sys_array_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  sys_array_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    sys_array_i/clk_wiz_0/inst/clk_out1_sys_array_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  sys_array_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2347, routed)        0.580    -0.651    sys_array_i/MbyNMultiplier_0/inst/genblk1[3].genblk1[2].m/clk
    SLICE_X66Y98         FDRE                                         r  sys_array_i/MbyNMultiplier_0/inst/genblk1[3].genblk1[2].m/A1_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.487 r  sys_array_i/MbyNMultiplier_0/inst/genblk1[3].genblk1[2].m/A1_reg[1][5]/Q
                         net (fo=2, routed)           0.165    -0.322    sys_array_i/MbyNMultiplier_0/inst/genblk1[3].genblk1[2].m/A1_reg[1]_137[5]
    SLICE_X64Y99         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113    -0.209 r  sys_array_i/MbyNMultiplier_0/inst/genblk1[3].genblk1[2].m/A1_reg[2][5]_i_1__13/CO[3]
                         net (fo=1, routed)           0.001    -0.209    sys_array_i/MbyNMultiplier_0/inst/genblk1[3].genblk1[2].m/A1_reg[2][5]_i_1__13_n_0
    SLICE_X64Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.155 r  sys_array_i/MbyNMultiplier_0/inst/genblk1[3].genblk1[2].m/A1_reg[2][9]_i_1__13/O[0]
                         net (fo=1, routed)           0.000    -0.155    sys_array_i/MbyNMultiplier_0/inst/genblk1[3].genblk1[2].m/A12_out[6]
    SLICE_X64Y100        FDRE                                         r  sys_array_i/MbyNMultiplier_0/inst/genblk1[3].genblk1[2].m/A1_reg[2][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_array_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_array_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sys_array_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    sys_array_i/clk_wiz_0/inst/clk_in1_sys_array_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  sys_array_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    sys_array_i/clk_wiz_0/inst/clk_out1_sys_array_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  sys_array_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2347, routed)        0.935    -0.805    sys_array_i/MbyNMultiplier_0/inst/genblk1[3].genblk1[2].m/clk
    SLICE_X64Y100        FDRE                                         r  sys_array_i/MbyNMultiplier_0/inst/genblk1[3].genblk1[2].m/A1_reg[2][6]/C
                         clock pessimism              0.504    -0.301    
    SLICE_X64Y100        FDRE (Hold_fdre_C_D)         0.105    -0.196    sys_array_i/MbyNMultiplier_0/inst/genblk1[3].genblk1[2].m/A1_reg[2][6]
  -------------------------------------------------------------------
                         required time                          0.196    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 sys_array_i/MbyNMultiplier_0/inst/genblk1[3].genblk1[1].m/A1_reg[2][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_array_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_array_i/MbyNMultiplier_0/inst/genblk1[3].genblk1[1].m/A1_reg[3][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_array_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_array_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_array_clk_wiz_0_0 rise@0.000ns - clk_out1_sys_array_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.290ns (55.109%)  route 0.236ns (44.891%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_array_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_array_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sys_array_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    sys_array_i/clk_wiz_0/inst/clk_in1_sys_array_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  sys_array_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    sys_array_i/clk_wiz_0/inst/clk_out1_sys_array_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  sys_array_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2347, routed)        0.580    -0.651    sys_array_i/MbyNMultiplier_0/inst/genblk1[3].genblk1[1].m/clk
    SLICE_X65Y97         FDRE                                         r  sys_array_i/MbyNMultiplier_0/inst/genblk1[3].genblk1[1].m/A1_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.510 r  sys_array_i/MbyNMultiplier_0/inst/genblk1[3].genblk1[1].m/A1_reg[2][4]/Q
                         net (fo=2, routed)           0.236    -0.274    sys_array_i/MbyNMultiplier_0/inst/genblk1[3].genblk1[1].m/A1_reg[2]_131[4]
    SLICE_X66Y100        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.149    -0.125 r  sys_array_i/MbyNMultiplier_0/inst/genblk1[3].genblk1[1].m/A1_reg[3][6]_i_1__12/O[2]
                         net (fo=1, routed)           0.000    -0.125    sys_array_i/MbyNMultiplier_0/inst/genblk1[3].genblk1[1].m/A14_out[5]
    SLICE_X66Y100        FDRE                                         r  sys_array_i/MbyNMultiplier_0/inst/genblk1[3].genblk1[1].m/A1_reg[3][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_array_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_array_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sys_array_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    sys_array_i/clk_wiz_0/inst/clk_in1_sys_array_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  sys_array_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    sys_array_i/clk_wiz_0/inst/clk_out1_sys_array_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  sys_array_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2347, routed)        0.935    -0.805    sys_array_i/MbyNMultiplier_0/inst/genblk1[3].genblk1[1].m/clk
    SLICE_X66Y100        FDRE                                         r  sys_array_i/MbyNMultiplier_0/inst/genblk1[3].genblk1[1].m/A1_reg[3][5]/C
                         clock pessimism              0.504    -0.301    
    SLICE_X66Y100        FDRE (Hold_fdre_C_D)         0.134    -0.167    sys_array_i/MbyNMultiplier_0/inst/genblk1[3].genblk1[1].m/A1_reg[3][5]
  -------------------------------------------------------------------
                         required time                          0.167    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 sys_array_i/MbyNMultiplier_0/inst/genblk1[3].genblk1[1].m/A1_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_array_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_array_i/MbyNMultiplier_0/inst/genblk1[3].genblk1[1].m/A1_reg[3][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_array_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_array_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_array_clk_wiz_0_0 rise@0.000ns - clk_out1_sys_array_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.290ns (55.109%)  route 0.236ns (44.891%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_array_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_array_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sys_array_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    sys_array_i/clk_wiz_0/inst/clk_in1_sys_array_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  sys_array_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    sys_array_i/clk_wiz_0/inst/clk_out1_sys_array_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  sys_array_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2347, routed)        0.580    -0.651    sys_array_i/MbyNMultiplier_0/inst/genblk1[3].genblk1[1].m/clk
    SLICE_X65Y98         FDRE                                         r  sys_array_i/MbyNMultiplier_0/inst/genblk1[3].genblk1[1].m/A1_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.510 r  sys_array_i/MbyNMultiplier_0/inst/genblk1[3].genblk1[1].m/A1_reg[2][8]/Q
                         net (fo=2, routed)           0.236    -0.274    sys_array_i/MbyNMultiplier_0/inst/genblk1[3].genblk1[1].m/A1_reg[2]_131[8]
    SLICE_X66Y101        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.149    -0.125 r  sys_array_i/MbyNMultiplier_0/inst/genblk1[3].genblk1[1].m/A1_reg[3][10]_i_1__12/O[2]
                         net (fo=1, routed)           0.000    -0.125    sys_array_i/MbyNMultiplier_0/inst/genblk1[3].genblk1[1].m/A14_out[9]
    SLICE_X66Y101        FDRE                                         r  sys_array_i/MbyNMultiplier_0/inst/genblk1[3].genblk1[1].m/A1_reg[3][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_array_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_array_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sys_array_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    sys_array_i/clk_wiz_0/inst/clk_in1_sys_array_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  sys_array_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    sys_array_i/clk_wiz_0/inst/clk_out1_sys_array_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  sys_array_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2347, routed)        0.935    -0.805    sys_array_i/MbyNMultiplier_0/inst/genblk1[3].genblk1[1].m/clk
    SLICE_X66Y101        FDRE                                         r  sys_array_i/MbyNMultiplier_0/inst/genblk1[3].genblk1[1].m/A1_reg[3][9]/C
                         clock pessimism              0.504    -0.301    
    SLICE_X66Y101        FDRE (Hold_fdre_C_D)         0.134    -0.167    sys_array_i/MbyNMultiplier_0/inst/genblk1[3].genblk1[1].m/A1_reg[3][9]
  -------------------------------------------------------------------
                         required time                          0.167    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 sys_array_i/MbyNMultiplier_0/inst/genblk1[3].genblk1[2].m/A1_reg[3][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_array_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_array_i/MbyNMultiplier_0/inst/genblk1[3].genblk1[2].m/A1_reg[4][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_array_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_array_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_array_clk_wiz_0_0 rise@0.000ns - clk_out1_sys_array_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.379ns (75.121%)  route 0.126ns (24.879%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_array_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_array_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sys_array_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    sys_array_i/clk_wiz_0/inst/clk_in1_sys_array_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  sys_array_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    sys_array_i/clk_wiz_0/inst/clk_out1_sys_array_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  sys_array_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2347, routed)        0.580    -0.651    sys_array_i/MbyNMultiplier_0/inst/genblk1[3].genblk1[2].m/clk
    SLICE_X62Y99         FDRE                                         r  sys_array_i/MbyNMultiplier_0/inst/genblk1[3].genblk1[2].m/A1_reg[3][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.487 r  sys_array_i/MbyNMultiplier_0/inst/genblk1[3].genblk1[2].m/A1_reg[3][4]/Q
                         net (fo=3, routed)           0.125    -0.363    sys_array_i/MbyNMultiplier_0/inst/genblk1[3].genblk1[2].m/A1_reg[3]_139[4]
    SLICE_X60Y99         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.161    -0.202 r  sys_array_i/MbyNMultiplier_0/inst/genblk1[3].genblk1[2].m/A1_reg[4][7]_i_1__13/CO[3]
                         net (fo=1, routed)           0.001    -0.201    sys_array_i/MbyNMultiplier_0/inst/genblk1[3].genblk1[2].m/A1_reg[4][7]_i_1__13_n_0
    SLICE_X60Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.147 r  sys_array_i/MbyNMultiplier_0/inst/genblk1[3].genblk1[2].m/A1_reg[4][11]_i_1__13/O[0]
                         net (fo=1, routed)           0.000    -0.147    sys_array_i/MbyNMultiplier_0/inst/genblk1[3].genblk1[2].m/A16_out[8]
    SLICE_X60Y100        FDRE                                         r  sys_array_i/MbyNMultiplier_0/inst/genblk1[3].genblk1[2].m/A1_reg[4][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_array_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_array_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sys_array_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    sys_array_i/clk_wiz_0/inst/clk_in1_sys_array_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  sys_array_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    sys_array_i/clk_wiz_0/inst/clk_out1_sys_array_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  sys_array_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2347, routed)        0.935    -0.805    sys_array_i/MbyNMultiplier_0/inst/genblk1[3].genblk1[2].m/clk
    SLICE_X60Y100        FDRE                                         r  sys_array_i/MbyNMultiplier_0/inst/genblk1[3].genblk1[2].m/A1_reg[4][8]/C
                         clock pessimism              0.504    -0.301    
    SLICE_X60Y100        FDRE (Hold_fdre_C_D)         0.105    -0.196    sys_array_i/MbyNMultiplier_0/inst/genblk1[3].genblk1[2].m/A1_reg[4][8]
  -------------------------------------------------------------------
                         required time                          0.196    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 sys_array_i/MbyNMultiplier_0/inst/genblk1[3].genblk1[2].m/A1_reg[4][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_array_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_array_i/MbyNMultiplier_0/inst/genblk1[3].genblk1[2].m/A1_reg[5][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_array_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_array_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_array_clk_wiz_0_0 rise@0.000ns - clk_out1_sys_array_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.287ns (56.773%)  route 0.219ns (43.227%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_array_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_array_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sys_array_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    sys_array_i/clk_wiz_0/inst/clk_in1_sys_array_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  sys_array_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    sys_array_i/clk_wiz_0/inst/clk_out1_sys_array_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  sys_array_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2347, routed)        0.580    -0.651    sys_array_i/MbyNMultiplier_0/inst/genblk1[3].genblk1[2].m/clk
    SLICE_X60Y99         FDRE                                         r  sys_array_i/MbyNMultiplier_0/inst/genblk1[3].genblk1[2].m/A1_reg[4][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.510 r  sys_array_i/MbyNMultiplier_0/inst/genblk1[3].genblk1[2].m/A1_reg[4][6]/Q
                         net (fo=2, routed)           0.219    -0.292    sys_array_i/MbyNMultiplier_0/inst/genblk1[3].genblk1[2].m/A1_reg[4]_140[6]
    SLICE_X61Y100        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146    -0.146 r  sys_array_i/MbyNMultiplier_0/inst/genblk1[3].genblk1[2].m/A1_reg[5][8]_i_1__13/O[2]
                         net (fo=1, routed)           0.000    -0.146    sys_array_i/MbyNMultiplier_0/inst/genblk1[3].genblk1[2].m/A18_out[7]
    SLICE_X61Y100        FDRE                                         r  sys_array_i/MbyNMultiplier_0/inst/genblk1[3].genblk1[2].m/A1_reg[5][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_array_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_array_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sys_array_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    sys_array_i/clk_wiz_0/inst/clk_in1_sys_array_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  sys_array_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    sys_array_i/clk_wiz_0/inst/clk_out1_sys_array_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  sys_array_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2347, routed)        0.935    -0.805    sys_array_i/MbyNMultiplier_0/inst/genblk1[3].genblk1[2].m/clk
    SLICE_X61Y100        FDRE                                         r  sys_array_i/MbyNMultiplier_0/inst/genblk1[3].genblk1[2].m/A1_reg[5][7]/C
                         clock pessimism              0.504    -0.301    
    SLICE_X61Y100        FDRE (Hold_fdre_C_D)         0.105    -0.196    sys_array_i/MbyNMultiplier_0/inst/genblk1[3].genblk1[2].m/A1_reg[5][7]
  -------------------------------------------------------------------
                         required time                          0.196    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 sys_array_i/MbyNMultiplier_0/inst/genblk1[3].genblk1[1].m/A1_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_array_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_array_i/MbyNMultiplier_0/inst/genblk1[3].genblk1[1].m/A1_reg[3][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_array_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_array_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_array_clk_wiz_0_0 rise@0.000ns - clk_out1_sys_array_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.311ns (57.936%)  route 0.226ns (42.064%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_array_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_array_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sys_array_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    sys_array_i/clk_wiz_0/inst/clk_in1_sys_array_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  sys_array_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    sys_array_i/clk_wiz_0/inst/clk_out1_sys_array_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  sys_array_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2347, routed)        0.580    -0.651    sys_array_i/MbyNMultiplier_0/inst/genblk1[3].genblk1[1].m/clk
    SLICE_X65Y98         FDRE                                         r  sys_array_i/MbyNMultiplier_0/inst/genblk1[3].genblk1[1].m/A1_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.510 r  sys_array_i/MbyNMultiplier_0/inst/genblk1[3].genblk1[1].m/A1_reg[2][6]/Q
                         net (fo=2, routed)           0.226    -0.285    sys_array_i/MbyNMultiplier_0/inst/genblk1[3].genblk1[1].m/A1_reg[2]_131[6]
    SLICE_X66Y100        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117    -0.168 r  sys_array_i/MbyNMultiplier_0/inst/genblk1[3].genblk1[1].m/A1_reg[3][6]_i_1__12/CO[3]
                         net (fo=1, routed)           0.000    -0.168    sys_array_i/MbyNMultiplier_0/inst/genblk1[3].genblk1[1].m/A1_reg[3][6]_i_1__12_n_0
    SLICE_X66Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.115 r  sys_array_i/MbyNMultiplier_0/inst/genblk1[3].genblk1[1].m/A1_reg[3][10]_i_1__12/O[0]
                         net (fo=1, routed)           0.000    -0.115    sys_array_i/MbyNMultiplier_0/inst/genblk1[3].genblk1[1].m/A14_out[7]
    SLICE_X66Y101        FDRE                                         r  sys_array_i/MbyNMultiplier_0/inst/genblk1[3].genblk1[1].m/A1_reg[3][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_array_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_array_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sys_array_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    sys_array_i/clk_wiz_0/inst/clk_in1_sys_array_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  sys_array_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    sys_array_i/clk_wiz_0/inst/clk_out1_sys_array_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  sys_array_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2347, routed)        0.935    -0.805    sys_array_i/MbyNMultiplier_0/inst/genblk1[3].genblk1[1].m/clk
    SLICE_X66Y101        FDRE                                         r  sys_array_i/MbyNMultiplier_0/inst/genblk1[3].genblk1[1].m/A1_reg[3][7]/C
                         clock pessimism              0.504    -0.301    
    SLICE_X66Y101        FDRE (Hold_fdre_C_D)         0.134    -0.167    sys_array_i/MbyNMultiplier_0/inst/genblk1[3].genblk1[1].m/A1_reg[3][7]
  -------------------------------------------------------------------
                         required time                          0.167    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 sys_array_i/MbyNMultiplier_0/inst/genblk1[3].genblk1[2].m/A1_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_array_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_array_i/MbyNMultiplier_0/inst/genblk1[3].genblk1[2].m/A1_reg[2][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_array_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_array_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_array_clk_wiz_0_0 rise@0.000ns - clk_out1_sys_array_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.342ns (67.348%)  route 0.166ns (32.652%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_array_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_array_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sys_array_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    sys_array_i/clk_wiz_0/inst/clk_in1_sys_array_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  sys_array_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    sys_array_i/clk_wiz_0/inst/clk_out1_sys_array_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  sys_array_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2347, routed)        0.580    -0.651    sys_array_i/MbyNMultiplier_0/inst/genblk1[3].genblk1[2].m/clk
    SLICE_X66Y98         FDRE                                         r  sys_array_i/MbyNMultiplier_0/inst/genblk1[3].genblk1[2].m/A1_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.487 r  sys_array_i/MbyNMultiplier_0/inst/genblk1[3].genblk1[2].m/A1_reg[1][5]/Q
                         net (fo=2, routed)           0.165    -0.322    sys_array_i/MbyNMultiplier_0/inst/genblk1[3].genblk1[2].m/A1_reg[1]_137[5]
    SLICE_X64Y99         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113    -0.209 r  sys_array_i/MbyNMultiplier_0/inst/genblk1[3].genblk1[2].m/A1_reg[2][5]_i_1__13/CO[3]
                         net (fo=1, routed)           0.001    -0.209    sys_array_i/MbyNMultiplier_0/inst/genblk1[3].genblk1[2].m/A1_reg[2][5]_i_1__13_n_0
    SLICE_X64Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.144 r  sys_array_i/MbyNMultiplier_0/inst/genblk1[3].genblk1[2].m/A1_reg[2][9]_i_1__13/O[2]
                         net (fo=1, routed)           0.000    -0.144    sys_array_i/MbyNMultiplier_0/inst/genblk1[3].genblk1[2].m/A12_out[8]
    SLICE_X64Y100        FDRE                                         r  sys_array_i/MbyNMultiplier_0/inst/genblk1[3].genblk1[2].m/A1_reg[2][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_array_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_array_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sys_array_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    sys_array_i/clk_wiz_0/inst/clk_in1_sys_array_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  sys_array_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    sys_array_i/clk_wiz_0/inst/clk_out1_sys_array_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  sys_array_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2347, routed)        0.935    -0.805    sys_array_i/MbyNMultiplier_0/inst/genblk1[3].genblk1[2].m/clk
    SLICE_X64Y100        FDRE                                         r  sys_array_i/MbyNMultiplier_0/inst/genblk1[3].genblk1[2].m/A1_reg[2][8]/C
                         clock pessimism              0.504    -0.301    
    SLICE_X64Y100        FDRE (Hold_fdre_C_D)         0.105    -0.196    sys_array_i/MbyNMultiplier_0/inst/genblk1[3].genblk1[2].m/A1_reg[2][8]
  -------------------------------------------------------------------
                         required time                          0.196    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 sys_array_i/MbyNMultiplier_0/inst/genblk1[3].genblk1[2].m/A1_reg[3][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_array_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_array_i/MbyNMultiplier_0/inst/genblk1[3].genblk1[2].m/A1_reg[4][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_array_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_array_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_array_clk_wiz_0_0 rise@0.000ns - clk_out1_sys_array_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.390ns (75.652%)  route 0.126ns (24.348%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_array_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_array_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sys_array_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    sys_array_i/clk_wiz_0/inst/clk_in1_sys_array_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  sys_array_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    sys_array_i/clk_wiz_0/inst/clk_out1_sys_array_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  sys_array_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2347, routed)        0.580    -0.651    sys_array_i/MbyNMultiplier_0/inst/genblk1[3].genblk1[2].m/clk
    SLICE_X62Y99         FDRE                                         r  sys_array_i/MbyNMultiplier_0/inst/genblk1[3].genblk1[2].m/A1_reg[3][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.487 r  sys_array_i/MbyNMultiplier_0/inst/genblk1[3].genblk1[2].m/A1_reg[3][4]/Q
                         net (fo=3, routed)           0.125    -0.363    sys_array_i/MbyNMultiplier_0/inst/genblk1[3].genblk1[2].m/A1_reg[3]_139[4]
    SLICE_X60Y99         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.161    -0.202 r  sys_array_i/MbyNMultiplier_0/inst/genblk1[3].genblk1[2].m/A1_reg[4][7]_i_1__13/CO[3]
                         net (fo=1, routed)           0.001    -0.201    sys_array_i/MbyNMultiplier_0/inst/genblk1[3].genblk1[2].m/A1_reg[4][7]_i_1__13_n_0
    SLICE_X60Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.136 r  sys_array_i/MbyNMultiplier_0/inst/genblk1[3].genblk1[2].m/A1_reg[4][11]_i_1__13/O[2]
                         net (fo=1, routed)           0.000    -0.136    sys_array_i/MbyNMultiplier_0/inst/genblk1[3].genblk1[2].m/A16_out[10]
    SLICE_X60Y100        FDRE                                         r  sys_array_i/MbyNMultiplier_0/inst/genblk1[3].genblk1[2].m/A1_reg[4][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_array_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_array_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sys_array_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    sys_array_i/clk_wiz_0/inst/clk_in1_sys_array_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  sys_array_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    sys_array_i/clk_wiz_0/inst/clk_out1_sys_array_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  sys_array_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2347, routed)        0.935    -0.805    sys_array_i/MbyNMultiplier_0/inst/genblk1[3].genblk1[2].m/clk
    SLICE_X60Y100        FDRE                                         r  sys_array_i/MbyNMultiplier_0/inst/genblk1[3].genblk1[2].m/A1_reg[4][10]/C
                         clock pessimism              0.504    -0.301    
    SLICE_X60Y100        FDRE (Hold_fdre_C_D)         0.105    -0.196    sys_array_i/MbyNMultiplier_0/inst/genblk1[3].genblk1[2].m/A1_reg[4][10]
  -------------------------------------------------------------------
                         required time                          0.196    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.060    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_sys_array_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_array_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   sys_array_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_array_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y78     sys_array_i/MbyNMultiplier_0/inst/genblk1[0].genblk1[1].m/A1_reg[7][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y78     sys_array_i/MbyNMultiplier_0/inst/genblk1[0].genblk1[1].m/A1_reg[7][2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y78     sys_array_i/MbyNMultiplier_0/inst/genblk1[0].genblk1[1].m/A1_reg[7][3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y78     sys_array_i/MbyNMultiplier_0/inst/genblk1[0].genblk1[1].m/A1_reg[7][4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y81     sys_array_i/MbyNMultiplier_0/inst/genblk1[0].genblk1[1].m/A1_reg[7][5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y81     sys_array_i/MbyNMultiplier_0/inst/genblk1[0].genblk1[1].m/A1_reg[7][6]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X33Y83     sys_array_i/MbyNMultiplier_0/inst/genblk1[0].genblk1[1].m/A1_reg[7][7]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X36Y83     sys_array_i/MbyNMultiplier_0/inst/genblk1[0].genblk1[1].m/A1_reg[7][8]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  sys_array_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y74     sys_array_i/MbyNMultiplier_0/inst/genblk1[1].genblk1[1].m/A1_reg[5][0]_srl5___inst_genblk1_r_3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y75     sys_array_i/MbyNMultiplier_0/inst/genblk1[1].genblk1[1].m/A1_reg[5][1]_srl5___inst_genblk1_r_3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y74     sys_array_i/MbyNMultiplier_0/inst/genblk1[1].genblk1[1].m/A1_reg[5][2]_srl4___inst_genblk1_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y79     sys_array_i/MbyNMultiplier_0/inst/genblk1[1].genblk1[3].m/A1_reg[5][2]_srl4___inst_genblk1_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y79     sys_array_i/MbyNMultiplier_0/inst/genblk1[0].genblk1[1].m/y_reg[2][2]_srl3___inst_genblk1_r_1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y81     sys_array_i/MbyNMultiplier_0/inst/genblk1[0].genblk1[1].m/y_reg[3][2]_srl4___inst_genblk1_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y84     sys_array_i/MbyNMultiplier_0/inst/genblk1[0].genblk1[1].m/y_reg[4][2]_srl5___inst_genblk1_r_3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y84     sys_array_i/MbyNMultiplier_0/inst/genblk1[0].genblk1[1].m/y_reg[5][2]_srl6___inst_genblk1_r_4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X54Y88     sys_array_i/MbyNMultiplier_0/inst/genblk1[2].genblk1[3].m/A1_reg[5][0]_srl5___inst_genblk1_r_3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y81     sys_array_i/MbyNMultiplier_0/inst/genblk1[0].genblk1[2].m/A1_reg[5][2]_srl4___inst_genblk1_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y74     sys_array_i/MbyNMultiplier_0/inst/genblk1[1].genblk1[1].m/A1_reg[5][0]_srl5___inst_genblk1_r_3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y75     sys_array_i/MbyNMultiplier_0/inst/genblk1[1].genblk1[1].m/A1_reg[5][1]_srl5___inst_genblk1_r_3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y74     sys_array_i/MbyNMultiplier_0/inst/genblk1[1].genblk1[1].m/A1_reg[5][2]_srl4___inst_genblk1_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y81     sys_array_i/MbyNMultiplier_0/inst/genblk1[1].genblk1[3].m/A1_reg[5][0]_srl5___inst_genblk1_r_3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y81     sys_array_i/MbyNMultiplier_0/inst/genblk1[1].genblk1[3].m/A1_reg[5][1]_srl5___inst_genblk1_r_3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y94     sys_array_i/MbyNMultiplier_0/inst/genblk1[0].genblk1[3].m/y_reg[5][2]_srl6___inst_genblk1_r_4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y94     sys_array_i/MbyNMultiplier_0/inst/genblk1[0].genblk1[3].m/y_reg[5][2]_srl6___inst_genblk1_r_4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y81     sys_array_i/MbyNMultiplier_0/inst/genblk1[2].genblk1[3].m/A1_reg[5][3]_srl3___inst_genblk1_r_1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y79     sys_array_i/MbyNMultiplier_0/inst/genblk1[0].genblk1[2].m/A1_reg[5][3]_srl3___inst_genblk1_r_1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X58Y94     sys_array_i/MbyNMultiplier_0/inst/genblk1[3].genblk1[1].m/A1_reg[5][1]_srl5___inst_genblk1_r_3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_sys_array_clk_wiz_0_0
  To Clock:  clkfbout_sys_array_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_sys_array_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_array_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16   sys_array_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  sys_array_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  sys_array_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  sys_array_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  sys_array_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_sys_array_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.130ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.636ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.130ns  (required time - arrival time)
  Source:                 sys_array_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_array_i/MbyNMultiplier_0/inst/genblk1[3].genblk1[0].m/Po_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_array_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_array_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_array_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.838ns  (logic 0.419ns (22.794%)  route 1.419ns (77.206%))
  Logic Levels:           0  
  Clock Path Skew:        -4.578ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.633ns = ( 8.367 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sys_array_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    sys_array_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  sys_array_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3142, routed)        1.651     2.945    sys_array_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y94         FDRE                                         r  sys_array_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y94         FDRE (Prop_fdre_C_Q)         0.419     3.364 r  sys_array_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/Q
                         net (fo=2, routed)           1.419     4.783    sys_array_i/MbyNMultiplier_0/inst/genblk1[3].genblk1[0].m/A[3]
    SLICE_X54Y93         FDRE                                         r  sys_array_i/MbyNMultiplier_0/inst/genblk1[3].genblk1[0].m/Po_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_array_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_array_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  sys_array_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    sys_array_i/clk_wiz_0/inst/clk_in1_sys_array_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  sys_array_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    sys_array_i/clk_wiz_0/inst/clk_out1_sys_array_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  sys_array_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2347, routed)        1.536     8.367    sys_array_i/MbyNMultiplier_0/inst/genblk1[3].genblk1[0].m/clk
    SLICE_X54Y93         FDRE                                         r  sys_array_i/MbyNMultiplier_0/inst/genblk1[3].genblk1[0].m/Po_reg[3]/C
                         clock pessimism              0.000     8.367    
                         clock uncertainty           -0.263     8.104    
    SLICE_X54Y93         FDRE (Setup_fdre_C_D)       -0.191     7.913    sys_array_i/MbyNMultiplier_0/inst/genblk1[3].genblk1[0].m/Po_reg[3]
  -------------------------------------------------------------------
                         required time                          7.913    
                         arrival time                          -4.783    
  -------------------------------------------------------------------
                         slack                                  3.130    

Slack (MET) :             3.215ns  (required time - arrival time)
  Source:                 sys_array_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_array_i/MbyNMultiplier_0/inst/genblk1[0].genblk1[3].m/y_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_array_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_array_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_array_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.655ns  (logic 0.478ns (28.890%)  route 1.177ns (71.110%))
  Logic Levels:           0  
  Clock Path Skew:        -4.640ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.695ns = ( 8.305 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sys_array_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    sys_array_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  sys_array_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3142, routed)        1.651     2.945    sys_array_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X38Y92         FDRE                                         r  sys_array_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y92         FDRE (Prop_fdre_C_Q)         0.478     3.423 r  sys_array_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[7]/Q
                         net (fo=2, routed)           1.177     4.600    sys_array_i/MbyNMultiplier_0/inst/genblk1[0].genblk1[3].m/B[0]
    SLICE_X38Y85         FDRE                                         r  sys_array_i/MbyNMultiplier_0/inst/genblk1[0].genblk1[3].m/y_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_array_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_array_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  sys_array_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    sys_array_i/clk_wiz_0/inst/clk_in1_sys_array_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  sys_array_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    sys_array_i/clk_wiz_0/inst/clk_out1_sys_array_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  sys_array_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2347, routed)        1.474     8.305    sys_array_i/MbyNMultiplier_0/inst/genblk1[0].genblk1[3].m/clk
    SLICE_X38Y85         FDRE                                         r  sys_array_i/MbyNMultiplier_0/inst/genblk1[0].genblk1[3].m/y_reg[0][0]/C
                         clock pessimism              0.000     8.305    
                         clock uncertainty           -0.263     8.042    
    SLICE_X38Y85         FDRE (Setup_fdre_C_D)       -0.227     7.815    sys_array_i/MbyNMultiplier_0/inst/genblk1[0].genblk1[3].m/y_reg[0][0]
  -------------------------------------------------------------------
                         required time                          7.815    
                         arrival time                          -4.600    
  -------------------------------------------------------------------
                         slack                                  3.215    

Slack (MET) :             3.313ns  (required time - arrival time)
  Source:                 sys_array_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_array_i/MbyNMultiplier_0/inst/genblk1[2].genblk1[0].m/Po_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_array_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_array_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_array_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.576ns  (logic 0.419ns (26.580%)  route 1.157ns (73.420%))
  Logic Levels:           0  
  Clock Path Skew:        -4.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.639ns = ( 8.361 - 10.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sys_array_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    sys_array_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  sys_array_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3142, routed)        1.646     2.940    sys_array_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y86         FDRE                                         r  sys_array_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y86         FDRE (Prop_fdre_C_Q)         0.419     3.359 r  sys_array_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/Q
                         net (fo=2, routed)           1.157     4.516    sys_array_i/MbyNMultiplier_0/inst/genblk1[2].genblk1[0].m/A[6]
    SLICE_X59Y83         FDRE                                         r  sys_array_i/MbyNMultiplier_0/inst/genblk1[2].genblk1[0].m/Po_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_array_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_array_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  sys_array_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    sys_array_i/clk_wiz_0/inst/clk_in1_sys_array_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  sys_array_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    sys_array_i/clk_wiz_0/inst/clk_out1_sys_array_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  sys_array_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2347, routed)        1.530     8.361    sys_array_i/MbyNMultiplier_0/inst/genblk1[2].genblk1[0].m/clk
    SLICE_X59Y83         FDRE                                         r  sys_array_i/MbyNMultiplier_0/inst/genblk1[2].genblk1[0].m/Po_reg[6]/C
                         clock pessimism              0.000     8.361    
                         clock uncertainty           -0.263     8.098    
    SLICE_X59Y83         FDRE (Setup_fdre_C_D)       -0.268     7.830    sys_array_i/MbyNMultiplier_0/inst/genblk1[2].genblk1[0].m/Po_reg[6]
  -------------------------------------------------------------------
                         required time                          7.830    
                         arrival time                          -4.516    
  -------------------------------------------------------------------
                         slack                                  3.313    

Slack (MET) :             3.380ns  (required time - arrival time)
  Source:                 sys_array_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_array_i/MbyNMultiplier_0/inst/genblk1[2].genblk1[0].m/Po_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_array_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_array_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_array_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.721ns  (logic 0.456ns (26.493%)  route 1.265ns (73.507%))
  Logic Levels:           0  
  Clock Path Skew:        -4.574ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.638ns = ( 8.362 - 10.000 ) 
    Source Clock Delay      (SCD):    2.936ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sys_array_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    sys_array_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  sys_array_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3142, routed)        1.642     2.936    sys_array_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y82         FDRE                                         r  sys_array_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y82         FDRE (Prop_fdre_C_Q)         0.456     3.392 r  sys_array_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[12]/Q
                         net (fo=2, routed)           1.265     4.657    sys_array_i/MbyNMultiplier_0/inst/genblk1[2].genblk1[0].m/A[3]
    SLICE_X64Y81         FDRE                                         r  sys_array_i/MbyNMultiplier_0/inst/genblk1[2].genblk1[0].m/Po_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_array_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_array_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  sys_array_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    sys_array_i/clk_wiz_0/inst/clk_in1_sys_array_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  sys_array_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    sys_array_i/clk_wiz_0/inst/clk_out1_sys_array_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  sys_array_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2347, routed)        1.531     8.362    sys_array_i/MbyNMultiplier_0/inst/genblk1[2].genblk1[0].m/clk
    SLICE_X64Y81         FDRE                                         r  sys_array_i/MbyNMultiplier_0/inst/genblk1[2].genblk1[0].m/Po_reg[3]/C
                         clock pessimism              0.000     8.362    
                         clock uncertainty           -0.263     8.099    
    SLICE_X64Y81         FDRE (Setup_fdre_C_D)       -0.062     8.037    sys_array_i/MbyNMultiplier_0/inst/genblk1[2].genblk1[0].m/Po_reg[3]
  -------------------------------------------------------------------
                         required time                          8.037    
                         arrival time                          -4.657    
  -------------------------------------------------------------------
                         slack                                  3.380    

Slack (MET) :             3.400ns  (required time - arrival time)
  Source:                 sys_array_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_array_i/MbyNMultiplier_0/inst/genblk1[1].genblk1[0].m/Po_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_array_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_array_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_array_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.718ns  (logic 0.456ns (26.550%)  route 1.262ns (73.450%))
  Logic Levels:           0  
  Clock Path Skew:        -4.588ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.648ns = ( 8.352 - 10.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sys_array_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    sys_array_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  sys_array_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3142, routed)        1.646     2.940    sys_array_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y86         FDRE                                         r  sys_array_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y86         FDRE (Prop_fdre_C_Q)         0.456     3.396 r  sys_array_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[16]/Q
                         net (fo=2, routed)           1.262     4.658    sys_array_i/MbyNMultiplier_0/inst/genblk1[1].genblk1[0].m/A[7]
    SLICE_X54Y73         FDRE                                         r  sys_array_i/MbyNMultiplier_0/inst/genblk1[1].genblk1[0].m/Po_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_array_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_array_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  sys_array_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    sys_array_i/clk_wiz_0/inst/clk_in1_sys_array_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  sys_array_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    sys_array_i/clk_wiz_0/inst/clk_out1_sys_array_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  sys_array_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2347, routed)        1.521     8.352    sys_array_i/MbyNMultiplier_0/inst/genblk1[1].genblk1[0].m/clk
    SLICE_X54Y73         FDRE                                         r  sys_array_i/MbyNMultiplier_0/inst/genblk1[1].genblk1[0].m/Po_reg[7]/C
                         clock pessimism              0.000     8.352    
                         clock uncertainty           -0.263     8.089    
    SLICE_X54Y73         FDRE (Setup_fdre_C_D)       -0.031     8.058    sys_array_i/MbyNMultiplier_0/inst/genblk1[1].genblk1[0].m/Po_reg[7]
  -------------------------------------------------------------------
                         required time                          8.058    
                         arrival time                          -4.658    
  -------------------------------------------------------------------
                         slack                                  3.400    

Slack (MET) :             3.469ns  (required time - arrival time)
  Source:                 sys_array_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_array_i/MbyNMultiplier_0/inst/genblk1[3].genblk1[0].m/Po_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_array_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_array_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_array_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.457ns  (logic 0.419ns (28.753%)  route 1.038ns (71.247%))
  Logic Levels:           0  
  Clock Path Skew:        -4.578ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.633ns = ( 8.367 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sys_array_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    sys_array_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  sys_array_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3142, routed)        1.651     2.945    sys_array_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y94         FDRE                                         r  sys_array_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y94         FDRE (Prop_fdre_C_Q)         0.419     3.364 r  sys_array_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[6]/Q
                         net (fo=2, routed)           1.038     4.402    sys_array_i/MbyNMultiplier_0/inst/genblk1[3].genblk1[0].m/A[1]
    SLICE_X54Y94         FDRE                                         r  sys_array_i/MbyNMultiplier_0/inst/genblk1[3].genblk1[0].m/Po_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_array_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_array_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  sys_array_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    sys_array_i/clk_wiz_0/inst/clk_in1_sys_array_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  sys_array_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    sys_array_i/clk_wiz_0/inst/clk_out1_sys_array_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  sys_array_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2347, routed)        1.536     8.367    sys_array_i/MbyNMultiplier_0/inst/genblk1[3].genblk1[0].m/clk
    SLICE_X54Y94         FDRE                                         r  sys_array_i/MbyNMultiplier_0/inst/genblk1[3].genblk1[0].m/Po_reg[1]/C
                         clock pessimism              0.000     8.367    
                         clock uncertainty           -0.263     8.104    
    SLICE_X54Y94         FDRE (Setup_fdre_C_D)       -0.232     7.872    sys_array_i/MbyNMultiplier_0/inst/genblk1[3].genblk1[0].m/Po_reg[1]
  -------------------------------------------------------------------
                         required time                          7.872    
                         arrival time                          -4.402    
  -------------------------------------------------------------------
                         slack                                  3.469    

Slack (MET) :             3.498ns  (required time - arrival time)
  Source:                 sys_array_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_array_i/MbyNMultiplier_0/inst/genblk1[3].genblk1[0].m/Po_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_array_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_array_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_array_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.470ns  (logic 0.419ns (28.506%)  route 1.051ns (71.494%))
  Logic Levels:           0  
  Clock Path Skew:        -4.578ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.633ns = ( 8.367 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sys_array_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    sys_array_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  sys_array_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3142, routed)        1.651     2.945    sys_array_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y94         FDRE                                         r  sys_array_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y94         FDRE (Prop_fdre_C_Q)         0.419     3.364 r  sys_array_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[7]/Q
                         net (fo=2, routed)           1.051     4.415    sys_array_i/MbyNMultiplier_0/inst/genblk1[3].genblk1[0].m/A[0]
    SLICE_X54Y94         FDRE                                         r  sys_array_i/MbyNMultiplier_0/inst/genblk1[3].genblk1[0].m/Po_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_array_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_array_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  sys_array_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    sys_array_i/clk_wiz_0/inst/clk_in1_sys_array_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  sys_array_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    sys_array_i/clk_wiz_0/inst/clk_out1_sys_array_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  sys_array_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2347, routed)        1.536     8.367    sys_array_i/MbyNMultiplier_0/inst/genblk1[3].genblk1[0].m/clk
    SLICE_X54Y94         FDRE                                         r  sys_array_i/MbyNMultiplier_0/inst/genblk1[3].genblk1[0].m/Po_reg[0]/C
                         clock pessimism              0.000     8.367    
                         clock uncertainty           -0.263     8.104    
    SLICE_X54Y94         FDRE (Setup_fdre_C_D)       -0.191     7.913    sys_array_i/MbyNMultiplier_0/inst/genblk1[3].genblk1[0].m/Po_reg[0]
  -------------------------------------------------------------------
                         required time                          7.913    
                         arrival time                          -4.415    
  -------------------------------------------------------------------
                         slack                                  3.498    

Slack (MET) :             3.519ns  (required time - arrival time)
  Source:                 sys_array_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_array_i/MbyNMultiplier_0/inst/genblk1[1].genblk1[0].m/Po_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_array_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_array_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_array_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.509ns  (logic 0.456ns (30.228%)  route 1.053ns (69.772%))
  Logic Levels:           0  
  Clock Path Skew:        -4.628ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.715ns = ( 8.285 - 10.000 ) 
    Source Clock Delay      (SCD):    2.913ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sys_array_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    sys_array_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  sys_array_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3142, routed)        1.619     2.913    sys_array_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y75         FDRE                                         r  sys_array_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y75         FDRE (Prop_fdre_C_Q)         0.456     3.369 r  sys_array_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[21]/Q
                         net (fo=2, routed)           1.053     4.422    sys_array_i/MbyNMultiplier_0/inst/genblk1[1].genblk1[0].m/A[2]
    SLICE_X51Y71         FDRE                                         r  sys_array_i/MbyNMultiplier_0/inst/genblk1[1].genblk1[0].m/Po_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_array_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_array_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  sys_array_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    sys_array_i/clk_wiz_0/inst/clk_in1_sys_array_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  sys_array_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    sys_array_i/clk_wiz_0/inst/clk_out1_sys_array_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  sys_array_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2347, routed)        1.454     8.285    sys_array_i/MbyNMultiplier_0/inst/genblk1[1].genblk1[0].m/clk
    SLICE_X51Y71         FDRE                                         r  sys_array_i/MbyNMultiplier_0/inst/genblk1[1].genblk1[0].m/Po_reg[2]/C
                         clock pessimism              0.000     8.285    
                         clock uncertainty           -0.263     8.022    
    SLICE_X51Y71         FDRE (Setup_fdre_C_D)       -0.081     7.941    sys_array_i/MbyNMultiplier_0/inst/genblk1[1].genblk1[0].m/Po_reg[2]
  -------------------------------------------------------------------
                         required time                          7.941    
                         arrival time                          -4.422    
  -------------------------------------------------------------------
                         slack                                  3.519    

Slack (MET) :             3.563ns  (required time - arrival time)
  Source:                 sys_array_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_array_i/MbyNMultiplier_0/inst/genblk1[2].genblk1[0].m/Po_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_array_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_array_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_array_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.554ns  (logic 0.456ns (29.352%)  route 1.098ns (70.648%))
  Logic Levels:           0  
  Clock Path Skew:        -4.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.640ns = ( 8.360 - 10.000 ) 
    Source Clock Delay      (SCD):    2.913ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sys_array_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    sys_array_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  sys_array_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3142, routed)        1.619     2.913    sys_array_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y75         FDRE                                         r  sys_array_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y75         FDRE (Prop_fdre_C_Q)         0.456     3.369 r  sys_array_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[15]/Q
                         net (fo=2, routed)           1.098     4.467    sys_array_i/MbyNMultiplier_0/inst/genblk1[2].genblk1[0].m/A[0]
    SLICE_X61Y80         FDRE                                         r  sys_array_i/MbyNMultiplier_0/inst/genblk1[2].genblk1[0].m/Po_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_array_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_array_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  sys_array_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    sys_array_i/clk_wiz_0/inst/clk_in1_sys_array_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  sys_array_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    sys_array_i/clk_wiz_0/inst/clk_out1_sys_array_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  sys_array_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2347, routed)        1.529     8.360    sys_array_i/MbyNMultiplier_0/inst/genblk1[2].genblk1[0].m/clk
    SLICE_X61Y80         FDRE                                         r  sys_array_i/MbyNMultiplier_0/inst/genblk1[2].genblk1[0].m/Po_reg[0]/C
                         clock pessimism              0.000     8.360    
                         clock uncertainty           -0.263     8.097    
    SLICE_X61Y80         FDRE (Setup_fdre_C_D)       -0.067     8.030    sys_array_i/MbyNMultiplier_0/inst/genblk1[2].genblk1[0].m/Po_reg[0]
  -------------------------------------------------------------------
                         required time                          8.030    
                         arrival time                          -4.467    
  -------------------------------------------------------------------
                         slack                                  3.563    

Slack (MET) :             3.592ns  (required time - arrival time)
  Source:                 sys_array_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_array_i/MbyNMultiplier_0/inst/genblk1[3].genblk1[0].m/Po_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_array_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_array_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_array_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.348ns  (logic 0.419ns (31.079%)  route 0.929ns (68.921%))
  Logic Levels:           0  
  Clock Path Skew:        -4.578ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.633ns = ( 8.367 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sys_array_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    sys_array_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  sys_array_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3142, routed)        1.651     2.945    sys_array_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y94         FDRE                                         r  sys_array_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y94         FDRE (Prop_fdre_C_Q)         0.419     3.364 r  sys_array_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]/Q
                         net (fo=2, routed)           0.929     4.293    sys_array_i/MbyNMultiplier_0/inst/genblk1[3].genblk1[0].m/A[2]
    SLICE_X55Y94         FDRE                                         r  sys_array_i/MbyNMultiplier_0/inst/genblk1[3].genblk1[0].m/Po_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_array_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_array_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  sys_array_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    sys_array_i/clk_wiz_0/inst/clk_in1_sys_array_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  sys_array_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    sys_array_i/clk_wiz_0/inst/clk_out1_sys_array_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  sys_array_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2347, routed)        1.536     8.367    sys_array_i/MbyNMultiplier_0/inst/genblk1[3].genblk1[0].m/clk
    SLICE_X55Y94         FDRE                                         r  sys_array_i/MbyNMultiplier_0/inst/genblk1[3].genblk1[0].m/Po_reg[2]/C
                         clock pessimism              0.000     8.367    
                         clock uncertainty           -0.263     8.104    
    SLICE_X55Y94         FDRE (Setup_fdre_C_D)       -0.219     7.885    sys_array_i/MbyNMultiplier_0/inst/genblk1[3].genblk1[0].m/Po_reg[2]
  -------------------------------------------------------------------
                         required time                          7.885    
                         arrival time                          -4.293    
  -------------------------------------------------------------------
                         slack                                  3.592    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.636ns  (arrival time - required time)
  Source:                 sys_array_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_array_i/MbyNMultiplier_0/inst/genblk1[0].genblk1[2].m/y_reg[3][2]_srl4___inst_genblk1_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_sys_array_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_array_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_array_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        -1.807ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sys_array_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    sys_array_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  sys_array_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3142, routed)        0.554     0.890    sys_array_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y88         FDRE                                         r  sys_array_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y88         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  sys_array_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[10]/Q
                         net (fo=2, routed)           0.068     1.099    sys_array_i/MbyNMultiplier_0/inst/genblk1[0].genblk1[2].m/B[5]
    SLICE_X38Y88         SRL16E                                       r  sys_array_i/MbyNMultiplier_0/inst/genblk1[0].genblk1[2].m/y_reg[3][2]_srl4___inst_genblk1_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_array_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_array_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sys_array_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    sys_array_i/clk_wiz_0/inst/clk_in1_sys_array_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  sys_array_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    sys_array_i/clk_wiz_0/inst/clk_out1_sys_array_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  sys_array_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2347, routed)        0.822    -0.918    sys_array_i/MbyNMultiplier_0/inst/genblk1[0].genblk1[2].m/clk
    SLICE_X38Y88         SRL16E                                       r  sys_array_i/MbyNMultiplier_0/inst/genblk1[0].genblk1[2].m/y_reg[3][2]_srl4___inst_genblk1_r_2/CLK
                         clock pessimism              0.000    -0.918    
                         clock uncertainty            0.263    -0.654    
    SLICE_X38Y88         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.537    sys_array_i/MbyNMultiplier_0/inst/genblk1[0].genblk1[2].m/y_reg[3][2]_srl4___inst_genblk1_r_2
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                           1.099    
  -------------------------------------------------------------------
                         slack                                  1.636    

Slack (MET) :             1.683ns  (arrival time - required time)
  Source:                 sys_array_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_array_i/MbyNMultiplier_0/inst/genblk1[0].genblk1[2].m/Q1_reg[3]_srl2___inst_genblk1_r_0/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_sys_array_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_array_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_array_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.576%)  route 0.113ns (44.424%))
  Logic Levels:           0  
  Clock Path Skew:        -1.809ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.923ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sys_array_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    sys_array_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  sys_array_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3142, routed)        0.551     0.887    sys_array_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y83         FDRE                                         r  sys_array_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y83         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  sys_array_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[12]/Q
                         net (fo=2, routed)           0.113     1.140    sys_array_i/MbyNMultiplier_0/inst/genblk1[0].genblk1[2].m/B[3]
    SLICE_X42Y83         SRL16E                                       r  sys_array_i/MbyNMultiplier_0/inst/genblk1[0].genblk1[2].m/Q1_reg[3]_srl2___inst_genblk1_r_0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_array_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_array_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sys_array_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    sys_array_i/clk_wiz_0/inst/clk_in1_sys_array_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  sys_array_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    sys_array_i/clk_wiz_0/inst/clk_out1_sys_array_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  sys_array_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2347, routed)        0.817    -0.923    sys_array_i/MbyNMultiplier_0/inst/genblk1[0].genblk1[2].m/clk
    SLICE_X42Y83         SRL16E                                       r  sys_array_i/MbyNMultiplier_0/inst/genblk1[0].genblk1[2].m/Q1_reg[3]_srl2___inst_genblk1_r_0/CLK
                         clock pessimism              0.000    -0.923    
                         clock uncertainty            0.263    -0.659    
    SLICE_X42Y83         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.542    sys_array_i/MbyNMultiplier_0/inst/genblk1[0].genblk1[2].m/Q1_reg[3]_srl2___inst_genblk1_r_0
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                           1.140    
  -------------------------------------------------------------------
                         slack                                  1.683    

Slack (MET) :             1.694ns  (arrival time - required time)
  Source:                 sys_array_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_array_i/MbyNMultiplier_0/inst/genblk1[0].genblk1[2].m/y_reg[5][2]_srl6___inst_genblk1_r_4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_sys_array_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_array_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_array_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           0  
  Clock Path Skew:        -1.807ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sys_array_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    sys_array_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  sys_array_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3142, routed)        0.554     0.890    sys_array_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y88         FDRE                                         r  sys_array_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y88         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  sys_array_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[8]/Q
                         net (fo=2, routed)           0.124     1.155    sys_array_i/MbyNMultiplier_0/inst/genblk1[0].genblk1[2].m/B[7]
    SLICE_X38Y88         SRL16E                                       r  sys_array_i/MbyNMultiplier_0/inst/genblk1[0].genblk1[2].m/y_reg[5][2]_srl6___inst_genblk1_r_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_array_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_array_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sys_array_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    sys_array_i/clk_wiz_0/inst/clk_in1_sys_array_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  sys_array_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    sys_array_i/clk_wiz_0/inst/clk_out1_sys_array_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  sys_array_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2347, routed)        0.822    -0.918    sys_array_i/MbyNMultiplier_0/inst/genblk1[0].genblk1[2].m/clk
    SLICE_X38Y88         SRL16E                                       r  sys_array_i/MbyNMultiplier_0/inst/genblk1[0].genblk1[2].m/y_reg[5][2]_srl6___inst_genblk1_r_4/CLK
                         clock pessimism              0.000    -0.918    
                         clock uncertainty            0.263    -0.654    
    SLICE_X38Y88         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    -0.539    sys_array_i/MbyNMultiplier_0/inst/genblk1[0].genblk1[2].m/y_reg[5][2]_srl6___inst_genblk1_r_4
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                           1.155    
  -------------------------------------------------------------------
                         slack                                  1.694    

Slack (MET) :             1.694ns  (arrival time - required time)
  Source:                 sys_array_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_array_i/MbyNMultiplier_0/inst/genblk1[0].genblk1[1].m/Q1_reg[3]_srl2___inst_genblk1_r_0/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_sys_array_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_array_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_array_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (42.952%)  route 0.187ns (57.048%))
  Logic Levels:           0  
  Clock Path Skew:        -1.812ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.929ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sys_array_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    sys_array_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  sys_array_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3142, routed)        0.548     0.884    sys_array_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X35Y78         FDRE                                         r  sys_array_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y78         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  sys_array_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[20]/Q
                         net (fo=2, routed)           0.187     1.212    sys_array_i/MbyNMultiplier_0/inst/genblk1[0].genblk1[1].m/B[3]
    SLICE_X38Y77         SRL16E                                       r  sys_array_i/MbyNMultiplier_0/inst/genblk1[0].genblk1[1].m/Q1_reg[3]_srl2___inst_genblk1_r_0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_array_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_array_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sys_array_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    sys_array_i/clk_wiz_0/inst/clk_in1_sys_array_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  sys_array_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    sys_array_i/clk_wiz_0/inst/clk_out1_sys_array_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  sys_array_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2347, routed)        0.811    -0.929    sys_array_i/MbyNMultiplier_0/inst/genblk1[0].genblk1[1].m/clk
    SLICE_X38Y77         SRL16E                                       r  sys_array_i/MbyNMultiplier_0/inst/genblk1[0].genblk1[1].m/Q1_reg[3]_srl2___inst_genblk1_r_0/CLK
                         clock pessimism              0.000    -0.929    
                         clock uncertainty            0.263    -0.665    
    SLICE_X38Y77         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.482    sys_array_i/MbyNMultiplier_0/inst/genblk1[0].genblk1[1].m/Q1_reg[3]_srl2___inst_genblk1_r_0
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                           1.212    
  -------------------------------------------------------------------
                         slack                                  1.694    

Slack (MET) :             1.733ns  (arrival time - required time)
  Source:                 sys_array_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_array_i/MbyNMultiplier_0/inst/genblk1[0].genblk1[3].m/y_reg[5][2]_srl6___inst_genblk1_r_4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_sys_array_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_array_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_array_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.076%)  route 0.165ns (53.924%))
  Logic Levels:           0  
  Clock Path Skew:        -1.807ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.916ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sys_array_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    sys_array_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  sys_array_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3142, routed)        0.556     0.892    sys_array_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y94         FDRE                                         r  sys_array_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y94         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  sys_array_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=2, routed)           0.165     1.198    sys_array_i/MbyNMultiplier_0/inst/genblk1[0].genblk1[3].m/B[7]
    SLICE_X38Y94         SRL16E                                       r  sys_array_i/MbyNMultiplier_0/inst/genblk1[0].genblk1[3].m/y_reg[5][2]_srl6___inst_genblk1_r_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_array_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_array_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sys_array_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    sys_array_i/clk_wiz_0/inst/clk_in1_sys_array_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  sys_array_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    sys_array_i/clk_wiz_0/inst/clk_out1_sys_array_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  sys_array_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2347, routed)        0.824    -0.916    sys_array_i/MbyNMultiplier_0/inst/genblk1[0].genblk1[3].m/clk
    SLICE_X38Y94         SRL16E                                       r  sys_array_i/MbyNMultiplier_0/inst/genblk1[0].genblk1[3].m/y_reg[5][2]_srl6___inst_genblk1_r_4/CLK
                         clock pessimism              0.000    -0.916    
                         clock uncertainty            0.263    -0.652    
    SLICE_X38Y94         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.535    sys_array_i/MbyNMultiplier_0/inst/genblk1[0].genblk1[3].m/y_reg[5][2]_srl6___inst_genblk1_r_4
  -------------------------------------------------------------------
                         required time                          0.535    
                         arrival time                           1.198    
  -------------------------------------------------------------------
                         slack                                  1.733    

Slack (MET) :             1.746ns  (arrival time - required time)
  Source:                 sys_array_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_array_i/MbyNMultiplier_0/inst/genblk1[1].genblk1[0].m/Po_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_array_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_array_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_array_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.433%)  route 0.133ns (48.567%))
  Logic Levels:           0  
  Clock Path Skew:        -1.810ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.929ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sys_array_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    sys_array_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  sys_array_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3142, routed)        0.546     0.882    sys_array_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y78         FDRE                                         r  sys_array_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y78         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  sys_array_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[20]/Q
                         net (fo=2, routed)           0.133     1.156    sys_array_i/MbyNMultiplier_0/inst/genblk1[1].genblk1[0].m/A[3]
    SLICE_X48Y77         FDRE                                         r  sys_array_i/MbyNMultiplier_0/inst/genblk1[1].genblk1[0].m/Po_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_array_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_array_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sys_array_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    sys_array_i/clk_wiz_0/inst/clk_in1_sys_array_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  sys_array_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    sys_array_i/clk_wiz_0/inst/clk_out1_sys_array_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  sys_array_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2347, routed)        0.811    -0.929    sys_array_i/MbyNMultiplier_0/inst/genblk1[1].genblk1[0].m/clk
    SLICE_X48Y77         FDRE                                         r  sys_array_i/MbyNMultiplier_0/inst/genblk1[1].genblk1[0].m/Po_reg[3]/C
                         clock pessimism              0.000    -0.929    
                         clock uncertainty            0.263    -0.665    
    SLICE_X48Y77         FDRE (Hold_fdre_C_D)         0.075    -0.590    sys_array_i/MbyNMultiplier_0/inst/genblk1[1].genblk1[0].m/Po_reg[3]
  -------------------------------------------------------------------
                         required time                          0.590    
                         arrival time                           1.156    
  -------------------------------------------------------------------
                         slack                                  1.746    

Slack (MET) :             1.762ns  (arrival time - required time)
  Source:                 sys_array_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_array_i/MbyNMultiplier_0/inst/genblk1[0].genblk1[2].m/y_reg[2][2]_srl3___inst_genblk1_r_1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_sys_array_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_array_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_array_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.579%)  route 0.190ns (57.421%))
  Logic Levels:           0  
  Clock Path Skew:        -1.809ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.923ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sys_array_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    sys_array_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  sys_array_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3142, routed)        0.551     0.887    sys_array_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y83         FDRE                                         r  sys_array_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y83         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  sys_array_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[11]/Q
                         net (fo=2, routed)           0.190     1.218    sys_array_i/MbyNMultiplier_0/inst/genblk1[0].genblk1[2].m/B[4]
    SLICE_X42Y83         SRL16E                                       r  sys_array_i/MbyNMultiplier_0/inst/genblk1[0].genblk1[2].m/y_reg[2][2]_srl3___inst_genblk1_r_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_array_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_array_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sys_array_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    sys_array_i/clk_wiz_0/inst/clk_in1_sys_array_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  sys_array_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    sys_array_i/clk_wiz_0/inst/clk_out1_sys_array_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  sys_array_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2347, routed)        0.817    -0.923    sys_array_i/MbyNMultiplier_0/inst/genblk1[0].genblk1[2].m/clk
    SLICE_X42Y83         SRL16E                                       r  sys_array_i/MbyNMultiplier_0/inst/genblk1[0].genblk1[2].m/y_reg[2][2]_srl3___inst_genblk1_r_1/CLK
                         clock pessimism              0.000    -0.923    
                         clock uncertainty            0.263    -0.659    
    SLICE_X42Y83         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    -0.544    sys_array_i/MbyNMultiplier_0/inst/genblk1[0].genblk1[2].m/y_reg[2][2]_srl3___inst_genblk1_r_1
  -------------------------------------------------------------------
                         required time                          0.544    
                         arrival time                           1.218    
  -------------------------------------------------------------------
                         slack                                  1.762    

Slack (MET) :             1.779ns  (arrival time - required time)
  Source:                 sys_array_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_array_i/MbyNMultiplier_0/inst/genblk1[0].genblk1[0].m/Po_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_array_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_array_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_array_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.164ns (55.667%)  route 0.131ns (44.333%))
  Logic Levels:           0  
  Clock Path Skew:        -1.807ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.929ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sys_array_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    sys_array_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  sys_array_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3142, routed)        0.543     0.879    sys_array_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X36Y74         FDRE                                         r  sys_array_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y74         FDRE (Prop_fdre_C_Q)         0.164     1.043 r  sys_array_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[24]/Q
                         net (fo=2, routed)           0.131     1.173    sys_array_i/MbyNMultiplier_0/inst/genblk1[0].genblk1[0].m/A[7]
    SLICE_X36Y72         FDRE                                         r  sys_array_i/MbyNMultiplier_0/inst/genblk1[0].genblk1[0].m/Po_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_array_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_array_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sys_array_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    sys_array_i/clk_wiz_0/inst/clk_in1_sys_array_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  sys_array_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    sys_array_i/clk_wiz_0/inst/clk_out1_sys_array_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  sys_array_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2347, routed)        0.811    -0.929    sys_array_i/MbyNMultiplier_0/inst/genblk1[0].genblk1[0].m/clk
    SLICE_X36Y72         FDRE                                         r  sys_array_i/MbyNMultiplier_0/inst/genblk1[0].genblk1[0].m/Po_reg[7]/C
                         clock pessimism              0.000    -0.929    
                         clock uncertainty            0.263    -0.665    
    SLICE_X36Y72         FDRE (Hold_fdre_C_D)         0.060    -0.605    sys_array_i/MbyNMultiplier_0/inst/genblk1[0].genblk1[0].m/Po_reg[7]
  -------------------------------------------------------------------
                         required time                          0.605    
                         arrival time                           1.173    
  -------------------------------------------------------------------
                         slack                                  1.779    

Slack (MET) :             1.781ns  (arrival time - required time)
  Source:                 sys_array_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_array_i/MbyNMultiplier_0/inst/genblk1[0].genblk1[3].m/y_reg[4][2]_srl5___inst_genblk1_r_3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_sys_array_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_array_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_array_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.164ns (46.553%)  route 0.188ns (53.447%))
  Logic Levels:           0  
  Clock Path Skew:        -1.807ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sys_array_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    sys_array_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  sys_array_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3142, routed)        0.555     0.891    sys_array_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X38Y92         FDRE                                         r  sys_array_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y92         FDRE (Prop_fdre_C_Q)         0.164     1.055 r  sys_array_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/Q
                         net (fo=2, routed)           0.188     1.243    sys_array_i/MbyNMultiplier_0/inst/genblk1[0].genblk1[3].m/B[6]
    SLICE_X42Y90         SRL16E                                       r  sys_array_i/MbyNMultiplier_0/inst/genblk1[0].genblk1[3].m/y_reg[4][2]_srl5___inst_genblk1_r_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_array_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_array_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sys_array_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    sys_array_i/clk_wiz_0/inst/clk_in1_sys_array_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  sys_array_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    sys_array_i/clk_wiz_0/inst/clk_out1_sys_array_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  sys_array_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2347, routed)        0.823    -0.917    sys_array_i/MbyNMultiplier_0/inst/genblk1[0].genblk1[3].m/clk
    SLICE_X42Y90         SRL16E                                       r  sys_array_i/MbyNMultiplier_0/inst/genblk1[0].genblk1[3].m/y_reg[4][2]_srl5___inst_genblk1_r_3/CLK
                         clock pessimism              0.000    -0.917    
                         clock uncertainty            0.263    -0.653    
    SLICE_X42Y90         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    -0.538    sys_array_i/MbyNMultiplier_0/inst/genblk1[0].genblk1[3].m/y_reg[4][2]_srl5___inst_genblk1_r_3
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  1.781    

Slack (MET) :             1.794ns  (arrival time - required time)
  Source:                 sys_array_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_array_i/MbyNMultiplier_0/inst/genblk1[0].genblk1[2].m/y_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_array_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_array_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_array_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.769%)  route 0.181ns (56.231%))
  Logic Levels:           0  
  Clock Path Skew:        -1.810ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.932ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sys_array_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    sys_array_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  sys_array_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3142, routed)        0.543     0.879    sys_array_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y75         FDRE                                         r  sys_array_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y75         FDRE (Prop_fdre_C_Q)         0.141     1.020 r  sys_array_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[13]/Q
                         net (fo=2, routed)           0.181     1.201    sys_array_i/MbyNMultiplier_0/inst/genblk1[0].genblk1[2].m/B[2]
    SLICE_X48Y75         FDRE                                         r  sys_array_i/MbyNMultiplier_0/inst/genblk1[0].genblk1[2].m/y_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_array_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_array_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sys_array_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    sys_array_i/clk_wiz_0/inst/clk_in1_sys_array_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  sys_array_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    sys_array_i/clk_wiz_0/inst/clk_out1_sys_array_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  sys_array_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2347, routed)        0.808    -0.932    sys_array_i/MbyNMultiplier_0/inst/genblk1[0].genblk1[2].m/clk
    SLICE_X48Y75         FDRE                                         r  sys_array_i/MbyNMultiplier_0/inst/genblk1[0].genblk1[2].m/y_reg[0][2]/C
                         clock pessimism              0.000    -0.932    
                         clock uncertainty            0.263    -0.668    
    SLICE_X48Y75         FDRE (Hold_fdre_C_D)         0.075    -0.593    sys_array_i/MbyNMultiplier_0/inst/genblk1[0].genblk1[2].m/y_reg[0][2]
  -------------------------------------------------------------------
                         required time                          0.593    
                         arrival time                           1.201    
  -------------------------------------------------------------------
                         slack                                  1.794    





