0.6
2018.2
Jun 14 2018
20:41:02
H:/FPGA/S9miner_sample-master/P04_SD_BOOT/SD_BOOT.ip_user_files/bd/zynq/ip/zynq_processing_system7_0_0/zynq_processing_system7_0_0_sim_netlist.v,1694888657,verilog,,H:/FPGA/S9miner_sample-master/P04_SD_BOOT/SD_BOOT.ip_user_files/bd/zynq/sim/zynq.v,,zynq_processing_system7_0_0;zynq_processing_system7_0_0_processing_system7_v5_5_processing_system7,,axi_protocol_checker_v2_0_3;axi_vip_v1_1_3;processing_system7_vip_v1_0_5;smartconnect_v1_0;xilinx_vip,../../../../SD_BOOT.srcs/sources_1/bd/zynq/ipshared/5bb9/hdl/verilog;../../../../SD_BOOT.srcs/sources_1/bd/zynq/ipshared/70fd/hdl;../../../../SD_BOOT.srcs/sources_1/bd/zynq/ipshared/ec67/hdl;H:/Xilinx/Vivado/2018.2/data/xilinx_vip/include,,,,,
H:/FPGA/S9miner_sample-master/P04_SD_BOOT/SD_BOOT.ip_user_files/bd/zynq/sim/zynq.v,1694974637,verilog,,H:/FPGA/S9miner_sample-master/P04_SD_BOOT/SD_BOOT.srcs/sources_1/bd/zynq/hdl/zynq_wrapper.v,,zynq,,axi_protocol_checker_v2_0_3;axi_vip_v1_1_3;processing_system7_vip_v1_0_5;smartconnect_v1_0;xilinx_vip,../../../../SD_BOOT.srcs/sources_1/bd/zynq/ipshared/5bb9/hdl/verilog;../../../../SD_BOOT.srcs/sources_1/bd/zynq/ipshared/70fd/hdl;../../../../SD_BOOT.srcs/sources_1/bd/zynq/ipshared/ec67/hdl;H:/Xilinx/Vivado/2018.2/data/xilinx_vip/include,,,,,
H:/FPGA/S9miner_sample-master/P04_SD_BOOT/SD_BOOT.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,axi_protocol_checker_v2_0_3;axi_vip_v1_1_3;processing_system7_vip_v1_0_5;smartconnect_v1_0;xilinx_vip,,,,,,
H:/FPGA/S9miner_sample-master/P04_SD_BOOT/SD_BOOT.srcs/sources_1/bd/zynq/hdl/zynq_wrapper.v,1694974637,verilog,,,,zynq_wrapper,,axi_protocol_checker_v2_0_3;axi_vip_v1_1_3;processing_system7_vip_v1_0_5;smartconnect_v1_0;xilinx_vip,../../../../SD_BOOT.srcs/sources_1/bd/zynq/ipshared/5bb9/hdl/verilog;../../../../SD_BOOT.srcs/sources_1/bd/zynq/ipshared/70fd/hdl;../../../../SD_BOOT.srcs/sources_1/bd/zynq/ipshared/ec67/hdl;H:/Xilinx/Vivado/2018.2/data/xilinx_vip/include,,,,,
