Loading plugins phase: Elapsed time ==> 0s.202ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\bryan.lee\Documents\GitHub\hello-world\Cypress\Combine_4.0\Combine.cydsn\Combine.cyprj -d CY8C5868AXI-LP032 -s C:\Users\bryan.lee\Documents\GitHub\hello-world\Cypress\Combine_4.0\Combine.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.996ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.062ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Combine.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\bryan.lee\Documents\GitHub\hello-world\Cypress\Combine_4.0\Combine.cydsn\Combine.cyprj -dcpsoc3 Combine.v -verilog
======================================================================

======================================================================
Compiling:  Combine.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\bryan.lee\Documents\GitHub\hello-world\Cypress\Combine_4.0\Combine.cydsn\Combine.cyprj -dcpsoc3 Combine.v -verilog
======================================================================

======================================================================
Compiling:  Combine.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\bryan.lee\Documents\GitHub\hello-world\Cypress\Combine_4.0\Combine.cydsn\Combine.cyprj -dcpsoc3 -verilog Combine.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Wed May 09 15:59:32 2018


======================================================================
Compiling:  Combine.v
Program  :   vpp
Options  :    -yv2 -q10 Combine.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Wed May 09 15:59:34 2018

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BShiftReg_v2_30\BShiftReg_v2_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Combine.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Combine.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\bryan.lee\Documents\GitHub\hello-world\Cypress\Combine_4.0\Combine.cydsn\Combine.cyprj -dcpsoc3 -verilog Combine.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Wed May 09 15:59:35 2018

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\bryan.lee\Documents\GitHub\hello-world\Cypress\Combine_4.0\Combine.cydsn\codegentemp\Combine.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\bryan.lee\Documents\GitHub\hello-world\Cypress\Combine_4.0\Combine.cydsn\codegentemp\Combine.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BShiftReg_v2_30\BShiftReg_v2_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  Combine.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\bryan.lee\Documents\GitHub\hello-world\Cypress\Combine_4.0\Combine.cydsn\Combine.cyprj -dcpsoc3 -verilog Combine.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Wed May 09 15:59:38 2018

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\bryan.lee\Documents\GitHub\hello-world\Cypress\Combine_4.0\Combine.cydsn\codegentemp\Combine.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\bryan.lee\Documents\GitHub\hello-world\Cypress\Combine_4.0\Combine.cydsn\codegentemp\Combine.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BShiftReg_v2_30\BShiftReg_v2_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\shiftregReceiver:Net_1\
	\shiftregReceiver:Net_2\
	\shiftregReceiver:bSR:ctrl_f0_full\
	Net_858
	\shiftregSender:Net_2\
	\shiftregSender:bSR:ctrl_f0_full\
	Net_862
	\counterShift:Net_89\
	\counterShift:Net_95\
	\counterShift:Net_102\
	Net_848
	Net_846
	\counterPolarC:Net_49\
	\counterPolarC:Net_82\
	\counterPolarC:Net_95\
	\counterPolarC:Net_91\
	\counterPolarC:Net_102\
	\counterPolarC:CounterUDB:ctrl_cmod_2\
	\counterPolarC:CounterUDB:ctrl_cmod_1\
	\counterPolarC:CounterUDB:ctrl_cmod_0\
	Net_847
	\counterPolarC:CounterUDB:reload_tc\
	Net_508
	Net_507
	\counterPolarS:Net_49\
	\counterPolarS:Net_82\
	\counterPolarS:Net_95\
	\counterPolarS:Net_91\
	\counterPolarS:Net_102\
	\counterPolarS:CounterUDB:ctrl_cmod_2\
	\counterPolarS:CounterUDB:ctrl_cmod_1\
	\counterPolarS:CounterUDB:ctrl_cmod_0\
	Net_362
	\counterPolarS:CounterUDB:reload_tc\
	Net_501
	Net_500
	\counterANTPlus:Net_49\
	\counterANTPlus:Net_82\
	\counterANTPlus:Net_95\
	\counterANTPlus:Net_91\
	\counterANTPlus:Net_102\
	\counterANTPlus:CounterUDB:ctrl_cmod_2\
	\counterANTPlus:CounterUDB:ctrl_cmod_1\
	\counterANTPlus:CounterUDB:ctrl_cmod_0\
	Net_373
	\PWMPulseCapture:PWMUDB:km_run\
	\PWMPulseCapture:PWMUDB:ctrl_cmpmode2_2\
	\PWMPulseCapture:PWMUDB:ctrl_cmpmode2_1\
	\PWMPulseCapture:PWMUDB:ctrl_cmpmode2_0\
	\PWMPulseCapture:PWMUDB:ctrl_cmpmode1_2\
	\PWMPulseCapture:PWMUDB:ctrl_cmpmode1_1\
	\PWMPulseCapture:PWMUDB:ctrl_cmpmode1_0\
	\PWMPulseCapture:PWMUDB:capt_rising\
	\PWMPulseCapture:PWMUDB:capt_falling\
	\PWMPulseCapture:PWMUDB:trig_rise\
	\PWMPulseCapture:PWMUDB:trig_fall\
	\PWMPulseCapture:PWMUDB:sc_kill\
	\PWMPulseCapture:PWMUDB:min_kill\
	\PWMPulseCapture:PWMUDB:km_tc\
	\PWMPulseCapture:PWMUDB:db_tc\
	\PWMPulseCapture:PWMUDB:dith_sel\
	\PWMPulseCapture:PWMUDB:compare2\
	\PWMPulseCapture:Net_101\
	Net_837
	Net_838
	\PWMPulseCapture:PWMUDB:MODULE_1:b_31\
	\PWMPulseCapture:PWMUDB:MODULE_1:b_30\
	\PWMPulseCapture:PWMUDB:MODULE_1:b_29\
	\PWMPulseCapture:PWMUDB:MODULE_1:b_28\
	\PWMPulseCapture:PWMUDB:MODULE_1:b_27\
	\PWMPulseCapture:PWMUDB:MODULE_1:b_26\
	\PWMPulseCapture:PWMUDB:MODULE_1:b_25\
	\PWMPulseCapture:PWMUDB:MODULE_1:b_24\
	\PWMPulseCapture:PWMUDB:MODULE_1:b_23\
	\PWMPulseCapture:PWMUDB:MODULE_1:b_22\
	\PWMPulseCapture:PWMUDB:MODULE_1:b_21\
	\PWMPulseCapture:PWMUDB:MODULE_1:b_20\
	\PWMPulseCapture:PWMUDB:MODULE_1:b_19\
	\PWMPulseCapture:PWMUDB:MODULE_1:b_18\
	\PWMPulseCapture:PWMUDB:MODULE_1:b_17\
	\PWMPulseCapture:PWMUDB:MODULE_1:b_16\
	\PWMPulseCapture:PWMUDB:MODULE_1:b_15\
	\PWMPulseCapture:PWMUDB:MODULE_1:b_14\
	\PWMPulseCapture:PWMUDB:MODULE_1:b_13\
	\PWMPulseCapture:PWMUDB:MODULE_1:b_12\
	\PWMPulseCapture:PWMUDB:MODULE_1:b_11\
	\PWMPulseCapture:PWMUDB:MODULE_1:b_10\
	\PWMPulseCapture:PWMUDB:MODULE_1:b_9\
	\PWMPulseCapture:PWMUDB:MODULE_1:b_8\
	\PWMPulseCapture:PWMUDB:MODULE_1:b_7\
	\PWMPulseCapture:PWMUDB:MODULE_1:b_6\
	\PWMPulseCapture:PWMUDB:MODULE_1:b_5\
	\PWMPulseCapture:PWMUDB:MODULE_1:b_4\
	\PWMPulseCapture:PWMUDB:MODULE_1:b_3\
	\PWMPulseCapture:PWMUDB:MODULE_1:b_2\
	\PWMPulseCapture:PWMUDB:MODULE_1:b_1\
	\PWMPulseCapture:PWMUDB:MODULE_1:b_0\
	\PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:a_31\
	\PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:a_30\
	\PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:a_29\
	\PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:a_28\
	\PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:a_27\
	\PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:a_26\
	\PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:a_25\
	\PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:a_24\
	\PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:b_31\
	\PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:b_30\
	\PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:b_29\
	\PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:b_28\
	\PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:b_27\
	\PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:b_26\
	\PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:b_25\
	\PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:b_24\
	\PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:b_23\
	\PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:b_22\
	\PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:b_21\
	\PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:b_20\
	\PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:b_19\
	\PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:b_18\
	\PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:b_17\
	\PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:b_16\
	\PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:b_15\
	\PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:b_14\
	\PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:b_13\
	\PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:b_12\
	\PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:b_11\
	\PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:b_10\
	\PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:b_9\
	\PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:b_8\
	\PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:b_7\
	\PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:b_6\
	\PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:b_5\
	\PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:b_4\
	\PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:b_3\
	\PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:b_2\
	\PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:b_1\
	\PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:b_0\
	\PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:s_31\
	\PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:s_30\
	\PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:s_29\
	\PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:s_28\
	\PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:s_27\
	\PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:s_26\
	\PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:s_25\
	\PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:s_24\
	\PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:s_23\
	\PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:s_22\
	\PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:s_21\
	\PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:s_20\
	\PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:s_19\
	\PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:s_18\
	\PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:s_17\
	\PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:s_16\
	\PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:s_15\
	\PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:s_14\
	\PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:s_13\
	\PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:s_12\
	\PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:s_11\
	\PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:s_10\
	\PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:s_9\
	\PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:s_8\
	\PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:s_7\
	\PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:s_6\
	\PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:s_5\
	\PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:s_4\
	\PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:s_3\
	\PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:s_2\
	\PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_836
	\PWMPulseCapture:Net_113\
	\PWMPulseCapture:Net_107\
	\PWMPulseCapture:Net_114\

    Synthesized names
	\PWMPulseCapture:PWMUDB:add_vi_vv_MODGEN_1_31\
	\PWMPulseCapture:PWMUDB:add_vi_vv_MODGEN_1_30\
	\PWMPulseCapture:PWMUDB:add_vi_vv_MODGEN_1_29\
	\PWMPulseCapture:PWMUDB:add_vi_vv_MODGEN_1_28\
	\PWMPulseCapture:PWMUDB:add_vi_vv_MODGEN_1_27\
	\PWMPulseCapture:PWMUDB:add_vi_vv_MODGEN_1_26\
	\PWMPulseCapture:PWMUDB:add_vi_vv_MODGEN_1_25\
	\PWMPulseCapture:PWMUDB:add_vi_vv_MODGEN_1_24\
	\PWMPulseCapture:PWMUDB:add_vi_vv_MODGEN_1_23\
	\PWMPulseCapture:PWMUDB:add_vi_vv_MODGEN_1_22\
	\PWMPulseCapture:PWMUDB:add_vi_vv_MODGEN_1_21\
	\PWMPulseCapture:PWMUDB:add_vi_vv_MODGEN_1_20\
	\PWMPulseCapture:PWMUDB:add_vi_vv_MODGEN_1_19\
	\PWMPulseCapture:PWMUDB:add_vi_vv_MODGEN_1_18\
	\PWMPulseCapture:PWMUDB:add_vi_vv_MODGEN_1_17\
	\PWMPulseCapture:PWMUDB:add_vi_vv_MODGEN_1_16\
	\PWMPulseCapture:PWMUDB:add_vi_vv_MODGEN_1_15\
	\PWMPulseCapture:PWMUDB:add_vi_vv_MODGEN_1_14\
	\PWMPulseCapture:PWMUDB:add_vi_vv_MODGEN_1_13\
	\PWMPulseCapture:PWMUDB:add_vi_vv_MODGEN_1_12\
	\PWMPulseCapture:PWMUDB:add_vi_vv_MODGEN_1_11\
	\PWMPulseCapture:PWMUDB:add_vi_vv_MODGEN_1_10\
	\PWMPulseCapture:PWMUDB:add_vi_vv_MODGEN_1_9\
	\PWMPulseCapture:PWMUDB:add_vi_vv_MODGEN_1_8\
	\PWMPulseCapture:PWMUDB:add_vi_vv_MODGEN_1_7\
	\PWMPulseCapture:PWMUDB:add_vi_vv_MODGEN_1_6\
	\PWMPulseCapture:PWMUDB:add_vi_vv_MODGEN_1_5\
	\PWMPulseCapture:PWMUDB:add_vi_vv_MODGEN_1_4\
	\PWMPulseCapture:PWMUDB:add_vi_vv_MODGEN_1_3\
	\PWMPulseCapture:PWMUDB:add_vi_vv_MODGEN_1_2\

Deleted 178 User equations/components.
Deleted 30 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing Net_26 to zero
Aliasing \shiftregReceiver:bSR:final_load\ to zero
Aliasing \shiftregSender:Net_1\ to zero
Aliasing Net_33 to zero
Aliasing \shiftregSender:bSR:status_1\ to zero
Aliasing \shiftregSender:bSR:store\ to zero
Aliasing \counterShift:Net_82\ to zero
Aliasing \counterShift:Net_91\ to zero
Aliasing Net_403 to zero
Aliasing \lcdDisplay:tmpOE__LCDPort_net_6\ to one
Aliasing \lcdDisplay:tmpOE__LCDPort_net_5\ to one
Aliasing \lcdDisplay:tmpOE__LCDPort_net_4\ to one
Aliasing \lcdDisplay:tmpOE__LCDPort_net_3\ to one
Aliasing \lcdDisplay:tmpOE__LCDPort_net_2\ to one
Aliasing \lcdDisplay:tmpOE__LCDPort_net_1\ to one
Aliasing \lcdDisplay:tmpOE__LCDPort_net_0\ to one
Aliasing tmpOE__pinCalibrateOut_net_0 to one
Aliasing tmpOE__pinCalibrateIn_net_0 to one
Aliasing tmpOE__pinClock_net_0 to one
Aliasing tmpOE__pinShift_Load_net_0 to one
Aliasing tmpOE__pinPolarC_net_0 to one
Aliasing tmpOE__pinPolarS_net_0 to one
Aliasing tmpOE__pinPolarCLED_net_0 to one
Aliasing tmpOE__pinPolarSLED_net_0 to one
Aliasing \pgaPolarC:Net_37\ to zero
Aliasing \pgaPolarC:Net_40\ to zero
Aliasing \pgaPolarC:Net_38\ to zero
Aliasing \pgaPolarC:Net_39\ to zero
Aliasing \pgaPolarS:Net_37\ to zero
Aliasing \pgaPolarS:Net_40\ to zero
Aliasing \pgaPolarS:Net_38\ to zero
Aliasing \pgaPolarS:Net_39\ to zero
Aliasing tmpOE__pinANTPlus_net_0 to one
Aliasing tmpOE__pinANTPlusLED_net_0 to one
Aliasing \pgaANTPlus:Net_37\ to zero
Aliasing \pgaANTPlus:Net_40\ to zero
Aliasing \pgaANTPlus:Net_38\ to zero
Aliasing \pgaANTPlus:Net_39\ to zero
Aliasing \counterPolarC:Net_89\ to one
Aliasing \counterPolarC:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \counterPolarC:CounterUDB:ctrl_capmode_0\ to one
Aliasing \counterPolarC:CounterUDB:status_4\ to \counterPolarC:CounterUDB:reload\
Aliasing Net_762 to zero
Aliasing \counterPolarS:Net_89\ to one
Aliasing \counterPolarS:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \counterPolarS:CounterUDB:ctrl_capmode_0\ to one
Aliasing \counterPolarS:CounterUDB:status_4\ to \counterPolarS:CounterUDB:reload\
Aliasing \counterANTPlus:Net_89\ to one
Aliasing \counterANTPlus:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \counterANTPlus:CounterUDB:ctrl_capmode_0\ to one
Aliasing \counterANTPlus:CounterUDB:tc_i\ to \counterANTPlus:CounterUDB:reload_tc\
Aliasing tmpOE__pinButton8_net_0 to one
Aliasing tmpOE__pinButton7_net_0 to one
Aliasing tmpOE__pinButton6_net_0 to one
Aliasing tmpOE__pinButton5_net_0 to one
Aliasing tmpOE__pinDMK_net_0 to one
Aliasing tmpOE__pinButton4_net_0 to one
Aliasing tmpOE__pinButton3_net_0 to one
Aliasing \PWMPulseCapture:PWMUDB:hwCapture\ to zero
Aliasing \PWMPulseCapture:PWMUDB:trig_out\ to one
Aliasing \PWMPulseCapture:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWMPulseCapture:PWMUDB:ltch_kill_reg\\R\ to \PWMPulseCapture:PWMUDB:runmode_enable\\R\
Aliasing \PWMPulseCapture:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWMPulseCapture:PWMUDB:min_kill_reg\\R\ to \PWMPulseCapture:PWMUDB:runmode_enable\\R\
Aliasing \PWMPulseCapture:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWMPulseCapture:PWMUDB:final_kill\ to one
Aliasing \PWMPulseCapture:PWMUDB:dith_count_1\\R\ to \PWMPulseCapture:PWMUDB:runmode_enable\\R\
Aliasing \PWMPulseCapture:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWMPulseCapture:PWMUDB:dith_count_0\\R\ to \PWMPulseCapture:PWMUDB:runmode_enable\\R\
Aliasing \PWMPulseCapture:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWMPulseCapture:PWMUDB:status_6\ to zero
Aliasing \PWMPulseCapture:PWMUDB:status_4\ to zero
Aliasing \PWMPulseCapture:PWMUDB:cmp2\ to zero
Aliasing \PWMPulseCapture:PWMUDB:cmp1_status_reg\\R\ to \PWMPulseCapture:PWMUDB:runmode_enable\\R\
Aliasing \PWMPulseCapture:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWMPulseCapture:PWMUDB:cmp2_status_reg\\R\ to \PWMPulseCapture:PWMUDB:runmode_enable\\R\
Aliasing \PWMPulseCapture:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWMPulseCapture:PWMUDB:final_kill_reg\\R\ to \PWMPulseCapture:PWMUDB:runmode_enable\\R\
Aliasing \PWMPulseCapture:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWMPulseCapture:PWMUDB:cs_addr_0\ to \PWMPulseCapture:PWMUDB:runmode_enable\\R\
Aliasing \PWMPulseCapture:PWMUDB:pwm1_i\ to zero
Aliasing \PWMPulseCapture:PWMUDB:pwm2_i\ to zero
Aliasing \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:a_23\ to zero
Aliasing \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:a_22\ to zero
Aliasing \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:a_21\ to zero
Aliasing \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:a_20\ to zero
Aliasing \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:a_19\ to zero
Aliasing \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:a_18\ to zero
Aliasing \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:a_17\ to zero
Aliasing \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:a_16\ to zero
Aliasing \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:a_15\ to zero
Aliasing \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:a_14\ to zero
Aliasing \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:a_13\ to zero
Aliasing \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:a_12\ to zero
Aliasing \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:a_11\ to zero
Aliasing \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:a_10\ to zero
Aliasing \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:a_9\ to zero
Aliasing \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:a_8\ to zero
Aliasing \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:a_7\ to zero
Aliasing \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:a_6\ to zero
Aliasing \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:a_5\ to zero
Aliasing \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:a_4\ to zero
Aliasing \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:a_3\ to zero
Aliasing \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:a_2\ to zero
Aliasing \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing tmpOE__pinButton2_net_0 to one
Aliasing tmpOE__pinButton1_net_0 to one
Aliasing \shiftregReceiver:bSR:load_reg\\D\ to zero
Aliasing \shiftregSender:bSR:load_reg\\D\ to \shiftregReceiver:bSR:status_1\
Aliasing \counterPolarC:CounterUDB:cmp_out_reg_i\\D\ to \counterPolarC:CounterUDB:prevCompare\\D\
Aliasing \counterPolarS:CounterUDB:prevCapture\\D\ to \counterPolarC:CounterUDB:prevCapture\\D\
Aliasing \counterPolarS:CounterUDB:cmp_out_reg_i\\D\ to \counterPolarS:CounterUDB:prevCompare\\D\
Aliasing \counterANTPlus:CounterUDB:prevCapture\\D\ to \counterPolarC:CounterUDB:prevCapture\\D\
Aliasing \counterANTPlus:CounterUDB:cmp_out_reg_i\\D\ to \counterANTPlus:CounterUDB:prevCompare\\D\
Aliasing \PWMPulseCapture:PWMUDB:min_kill_reg\\D\ to one
Aliasing \PWMPulseCapture:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWMPulseCapture:PWMUDB:trig_last\\D\ to zero
Aliasing \PWMPulseCapture:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \PWMPulseCapture:PWMUDB:prevCompare1\\D\ to \PWMPulseCapture:PWMUDB:pwm_temp\
Aliasing \PWMPulseCapture:PWMUDB:tc_i_reg\\D\ to \PWMPulseCapture:PWMUDB:status_2\
Removing Lhs of wire \shiftregReceiver:Net_350\[0] = Net_56[1]
Removing Rhs of wire \shiftregReceiver:bSR:ctrl_clk_enable\[4] = \shiftregReceiver:bSR:control_0\[5]
Removing Lhs of wire \shiftregReceiver:bSR:status_2\[20] = zero[13]
Removing Lhs of wire Net_26[21] = zero[13]
Removing Lhs of wire \shiftregReceiver:bSR:status_0\[22] = zero[13]
Removing Lhs of wire \shiftregReceiver:bSR:final_load\[23] = zero[13]
Removing Lhs of wire \shiftregReceiver:bSR:status_1\[24] = Net_423[25]
Removing Rhs of wire Net_423[25] = \counterShift:Net_48\[144]
Removing Rhs of wire \shiftregReceiver:bSR:status_3\[26] = \shiftregReceiver:bSR:f0_blk_stat_final\[27]
Removing Rhs of wire \shiftregReceiver:bSR:status_3\[26] = \shiftregReceiver:bSR:f0_blk_stat_8\[37]
Removing Rhs of wire \shiftregReceiver:bSR:status_4\[28] = \shiftregReceiver:bSR:f0_bus_stat_final\[29]
Removing Rhs of wire \shiftregReceiver:bSR:status_4\[28] = \shiftregReceiver:bSR:f0_bus_stat_8\[38]
Removing Rhs of wire \shiftregReceiver:bSR:status_5\[30] = \shiftregReceiver:bSR:f1_blk_stat_final\[31]
Removing Rhs of wire \shiftregReceiver:bSR:status_5\[30] = \shiftregReceiver:bSR:f1_blk_stat_8\[39]
Removing Rhs of wire \shiftregReceiver:bSR:status_6\[32] = \shiftregReceiver:bSR:f1_bus_stat_final\[33]
Removing Rhs of wire \shiftregReceiver:bSR:status_6\[32] = \shiftregReceiver:bSR:f1_bus_stat_8\[40]
Removing Lhs of wire \shiftregSender:Net_350\[71] = zero[13]
Removing Lhs of wire \shiftregSender:Net_1\[72] = zero[13]
Removing Rhs of wire \shiftregSender:bSR:ctrl_clk_enable\[74] = \shiftregSender:bSR:control_0\[75]
Removing Lhs of wire \shiftregSender:bSR:status_2\[87] = zero[13]
Removing Lhs of wire Net_33[88] = zero[13]
Removing Rhs of wire \shiftregSender:bSR:status_0\[89] = \shiftregSender:bSR:final_load\[90]
Removing Lhs of wire \shiftregSender:bSR:status_1\[91] = zero[13]
Removing Rhs of wire \shiftregSender:bSR:status_3\[92] = \shiftregSender:bSR:f0_blk_stat_final\[93]
Removing Rhs of wire \shiftregSender:bSR:status_3\[92] = \shiftregSender:bSR:f0_blk_stat_8\[103]
Removing Rhs of wire \shiftregSender:bSR:status_4\[94] = \shiftregSender:bSR:f0_bus_stat_final\[95]
Removing Rhs of wire \shiftregSender:bSR:status_4\[94] = \shiftregSender:bSR:f0_bus_stat_8\[104]
Removing Rhs of wire \shiftregSender:bSR:status_5\[96] = \shiftregSender:bSR:f1_blk_stat_final\[97]
Removing Rhs of wire \shiftregSender:bSR:status_5\[96] = \shiftregSender:bSR:f1_blk_stat_8\[105]
Removing Rhs of wire \shiftregSender:bSR:status_6\[98] = \shiftregSender:bSR:f1_bus_stat_final\[99]
Removing Rhs of wire \shiftregSender:bSR:status_6\[98] = \shiftregSender:bSR:f1_bus_stat_8\[106]
Removing Lhs of wire \shiftregSender:bSR:store\[108] = zero[13]
Removing Rhs of wire Net_415[137] = \shiftregSender:bSR:so_8\[120]
Removing Lhs of wire \counterShift:Net_82\[141] = zero[13]
Removing Lhs of wire \counterShift:Net_91\[142] = zero[13]
Removing Lhs of wire Net_403[143] = zero[13]
Removing Lhs of wire \lcdDisplay:tmpOE__LCDPort_net_6\[153] = one[10]
Removing Lhs of wire \lcdDisplay:tmpOE__LCDPort_net_5\[154] = one[10]
Removing Lhs of wire \lcdDisplay:tmpOE__LCDPort_net_4\[155] = one[10]
Removing Lhs of wire \lcdDisplay:tmpOE__LCDPort_net_3\[156] = one[10]
Removing Lhs of wire \lcdDisplay:tmpOE__LCDPort_net_2\[157] = one[10]
Removing Lhs of wire \lcdDisplay:tmpOE__LCDPort_net_1\[158] = one[10]
Removing Lhs of wire \lcdDisplay:tmpOE__LCDPort_net_0\[159] = one[10]
Removing Lhs of wire tmpOE__pinCalibrateOut_net_0[177] = one[10]
Removing Lhs of wire tmpOE__pinCalibrateIn_net_0[183] = one[10]
Removing Lhs of wire tmpOE__pinClock_net_0[188] = one[10]
Removing Lhs of wire tmpOE__pinShift_Load_net_0[194] = one[10]
Removing Lhs of wire tmpOE__pinPolarC_net_0[201] = one[10]
Removing Lhs of wire tmpOE__pinPolarS_net_0[208] = one[10]
Removing Lhs of wire tmpOE__pinPolarCLED_net_0[215] = one[10]
Removing Lhs of wire tmpOE__pinPolarSLED_net_0[222] = one[10]
Removing Lhs of wire \pgaPolarC:Net_37\[230] = zero[13]
Removing Lhs of wire \pgaPolarC:Net_40\[231] = zero[13]
Removing Lhs of wire \pgaPolarC:Net_38\[232] = zero[13]
Removing Lhs of wire \pgaPolarC:Net_39\[233] = zero[13]
Removing Lhs of wire \pgaPolarS:Net_37\[240] = zero[13]
Removing Lhs of wire \pgaPolarS:Net_40\[241] = zero[13]
Removing Lhs of wire \pgaPolarS:Net_38\[242] = zero[13]
Removing Lhs of wire \pgaPolarS:Net_39\[243] = zero[13]
Removing Lhs of wire tmpOE__pinANTPlus_net_0[249] = one[10]
Removing Lhs of wire tmpOE__pinANTPlusLED_net_0[256] = one[10]
Removing Lhs of wire \pgaANTPlus:Net_37\[264] = zero[13]
Removing Lhs of wire \pgaANTPlus:Net_40\[265] = zero[13]
Removing Lhs of wire \pgaANTPlus:Net_38\[266] = zero[13]
Removing Lhs of wire \pgaANTPlus:Net_39\[267] = zero[13]
Removing Lhs of wire \counterPolarC:Net_89\[277] = one[10]
Removing Lhs of wire \counterPolarC:CounterUDB:ctrl_capmode_1\[287] = zero[13]
Removing Lhs of wire \counterPolarC:CounterUDB:ctrl_capmode_0\[288] = one[10]
Removing Lhs of wire \counterPolarC:CounterUDB:ctrl_enable\[300] = \counterPolarC:CounterUDB:control_7\[292]
Removing Rhs of wire Net_749[302] = \PWMPulseCapture:Net_96\[782]
Removing Rhs of wire Net_749[302] = \PWMPulseCapture:PWMUDB:pwm_i_reg\[774]
Removing Lhs of wire \counterPolarC:CounterUDB:reload\[307] = \counterPolarC:CounterUDB:hwCapture\[306]
Removing Lhs of wire \counterPolarC:CounterUDB:final_enable\[308] = \counterPolarC:CounterUDB:control_7\[292]
Removing Lhs of wire \counterPolarC:CounterUDB:counter_enable\[309] = \counterPolarC:CounterUDB:control_7\[292]
Removing Rhs of wire \counterPolarC:CounterUDB:status_0\[310] = \counterPolarC:CounterUDB:cmp_out_status\[311]
Removing Rhs of wire \counterPolarC:CounterUDB:status_1\[312] = \counterPolarC:CounterUDB:per_zero\[313]
Removing Rhs of wire \counterPolarC:CounterUDB:status_2\[314] = \counterPolarC:CounterUDB:overflow_status\[315]
Removing Rhs of wire \counterPolarC:CounterUDB:status_3\[316] = \counterPolarC:CounterUDB:underflow_status\[317]
Removing Lhs of wire \counterPolarC:CounterUDB:status_4\[318] = \counterPolarC:CounterUDB:hwCapture\[306]
Removing Rhs of wire \counterPolarC:CounterUDB:status_5\[319] = \counterPolarC:CounterUDB:fifo_full\[320]
Removing Rhs of wire \counterPolarC:CounterUDB:status_6\[321] = \counterPolarC:CounterUDB:fifo_nempty\[322]
Removing Lhs of wire Net_762[324] = zero[13]
Removing Lhs of wire \counterPolarC:CounterUDB:dp_dir\[326] = one[10]
Removing Rhs of wire \counterPolarC:CounterUDB:cmp_out_i\[333] = \counterPolarC:CounterUDB:cmp_equal\[334]
Removing Lhs of wire \counterPolarC:CounterUDB:cs_addr_2\[341] = one[10]
Removing Lhs of wire \counterPolarC:CounterUDB:cs_addr_1\[342] = \counterPolarC:CounterUDB:count_enable\[339]
Removing Lhs of wire \counterPolarC:CounterUDB:cs_addr_0\[343] = \counterPolarC:CounterUDB:hwCapture\[306]
Removing Lhs of wire \counterPolarS:Net_89\[378] = one[10]
Removing Lhs of wire \counterPolarS:CounterUDB:ctrl_capmode_1\[387] = zero[13]
Removing Lhs of wire \counterPolarS:CounterUDB:ctrl_capmode_0\[388] = one[10]
Removing Lhs of wire \counterPolarS:CounterUDB:ctrl_enable\[400] = \counterPolarS:CounterUDB:control_7\[392]
Removing Lhs of wire \counterPolarS:CounterUDB:reload\[406] = \counterPolarS:CounterUDB:hwCapture\[405]
Removing Lhs of wire \counterPolarS:CounterUDB:final_enable\[407] = \counterPolarS:CounterUDB:control_7\[392]
Removing Lhs of wire \counterPolarS:CounterUDB:counter_enable\[408] = \counterPolarS:CounterUDB:control_7\[392]
Removing Rhs of wire \counterPolarS:CounterUDB:status_0\[409] = \counterPolarS:CounterUDB:cmp_out_status\[410]
Removing Rhs of wire \counterPolarS:CounterUDB:status_1\[411] = \counterPolarS:CounterUDB:per_zero\[412]
Removing Rhs of wire \counterPolarS:CounterUDB:status_2\[413] = \counterPolarS:CounterUDB:overflow_status\[414]
Removing Rhs of wire \counterPolarS:CounterUDB:status_3\[415] = \counterPolarS:CounterUDB:underflow_status\[416]
Removing Lhs of wire \counterPolarS:CounterUDB:status_4\[417] = \counterPolarS:CounterUDB:hwCapture\[405]
Removing Rhs of wire \counterPolarS:CounterUDB:status_5\[418] = \counterPolarS:CounterUDB:fifo_full\[419]
Removing Rhs of wire \counterPolarS:CounterUDB:status_6\[420] = \counterPolarS:CounterUDB:fifo_nempty\[421]
Removing Lhs of wire \counterPolarS:CounterUDB:dp_dir\[424] = one[10]
Removing Lhs of wire \counterPolarS:CounterUDB:cs_addr_2\[439] = one[10]
Removing Lhs of wire \counterPolarS:CounterUDB:cs_addr_1\[440] = \counterPolarS:CounterUDB:count_enable\[437]
Removing Lhs of wire \counterPolarS:CounterUDB:cs_addr_0\[441] = \counterPolarS:CounterUDB:hwCapture\[405]
Removing Lhs of wire \counterANTPlus:Net_89\[475] = one[10]
Removing Lhs of wire \counterANTPlus:CounterUDB:ctrl_capmode_1\[484] = zero[13]
Removing Lhs of wire \counterANTPlus:CounterUDB:ctrl_capmode_0\[485] = one[10]
Removing Lhs of wire \counterANTPlus:CounterUDB:ctrl_enable\[497] = \counterANTPlus:CounterUDB:control_7\[489]
Removing Lhs of wire \counterANTPlus:CounterUDB:final_enable\[505] = \counterANTPlus:CounterUDB:control_7\[489]
Removing Lhs of wire \counterANTPlus:CounterUDB:counter_enable\[506] = \counterANTPlus:CounterUDB:control_7\[489]
Removing Rhs of wire \counterANTPlus:CounterUDB:status_0\[507] = \counterANTPlus:CounterUDB:cmp_out_status\[508]
Removing Rhs of wire \counterANTPlus:CounterUDB:status_1\[509] = \counterANTPlus:CounterUDB:per_zero\[510]
Removing Rhs of wire \counterANTPlus:CounterUDB:status_2\[511] = \counterANTPlus:CounterUDB:overflow_status\[512]
Removing Rhs of wire \counterANTPlus:CounterUDB:status_3\[513] = \counterANTPlus:CounterUDB:underflow_status\[514]
Removing Lhs of wire \counterANTPlus:CounterUDB:status_4\[515] = \counterANTPlus:CounterUDB:hwCapture\[502]
Removing Rhs of wire \counterANTPlus:CounterUDB:status_5\[516] = \counterANTPlus:CounterUDB:fifo_full\[517]
Removing Rhs of wire \counterANTPlus:CounterUDB:status_6\[518] = \counterANTPlus:CounterUDB:fifo_nempty\[519]
Removing Lhs of wire \counterANTPlus:CounterUDB:dp_dir\[522] = one[10]
Removing Lhs of wire \counterANTPlus:CounterUDB:tc_i\[527] = \counterANTPlus:CounterUDB:reload_tc\[504]
Removing Rhs of wire \counterANTPlus:CounterUDB:cmp_out_i\[529] = \counterANTPlus:CounterUDB:cmp_equal\[530]
Removing Lhs of wire \counterANTPlus:CounterUDB:cs_addr_2\[536] = one[10]
Removing Lhs of wire \counterANTPlus:CounterUDB:cs_addr_1\[537] = \counterANTPlus:CounterUDB:count_enable\[535]
Removing Lhs of wire \counterANTPlus:CounterUDB:cs_addr_0\[538] = \counterANTPlus:CounterUDB:reload\[503]
Removing Lhs of wire tmpOE__pinButton8_net_0[568] = one[10]
Removing Lhs of wire tmpOE__pinButton7_net_0[574] = one[10]
Removing Lhs of wire tmpOE__pinButton6_net_0[580] = one[10]
Removing Lhs of wire tmpOE__pinButton5_net_0[586] = one[10]
Removing Lhs of wire tmpOE__pinDMK_net_0[592] = one[10]
Removing Lhs of wire tmpOE__pinButton4_net_0[600] = one[10]
Removing Lhs of wire tmpOE__pinButton3_net_0[606] = one[10]
Removing Lhs of wire \PWMPulseCapture:PWMUDB:ctrl_enable\[624] = \PWMPulseCapture:PWMUDB:control_7\[616]
Removing Lhs of wire \PWMPulseCapture:PWMUDB:hwCapture\[634] = zero[13]
Removing Lhs of wire \PWMPulseCapture:PWMUDB:hwEnable\[635] = \PWMPulseCapture:PWMUDB:control_7\[616]
Removing Lhs of wire \PWMPulseCapture:PWMUDB:trig_out\[639] = one[10]
Removing Lhs of wire \PWMPulseCapture:PWMUDB:runmode_enable\\R\[641] = zero[13]
Removing Lhs of wire \PWMPulseCapture:PWMUDB:runmode_enable\\S\[642] = zero[13]
Removing Lhs of wire \PWMPulseCapture:PWMUDB:final_enable\[643] = \PWMPulseCapture:PWMUDB:runmode_enable\[640]
Removing Lhs of wire \PWMPulseCapture:PWMUDB:ltch_kill_reg\\R\[647] = zero[13]
Removing Lhs of wire \PWMPulseCapture:PWMUDB:ltch_kill_reg\\S\[648] = zero[13]
Removing Lhs of wire \PWMPulseCapture:PWMUDB:min_kill_reg\\R\[649] = zero[13]
Removing Lhs of wire \PWMPulseCapture:PWMUDB:min_kill_reg\\S\[650] = zero[13]
Removing Lhs of wire \PWMPulseCapture:PWMUDB:final_kill\[653] = one[10]
Removing Lhs of wire \PWMPulseCapture:PWMUDB:add_vi_vv_MODGEN_1_1\[657] = \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:s_1\[944]
Removing Lhs of wire \PWMPulseCapture:PWMUDB:add_vi_vv_MODGEN_1_0\[659] = \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:s_0\[945]
Removing Lhs of wire \PWMPulseCapture:PWMUDB:dith_count_1\\R\[660] = zero[13]
Removing Lhs of wire \PWMPulseCapture:PWMUDB:dith_count_1\\S\[661] = zero[13]
Removing Lhs of wire \PWMPulseCapture:PWMUDB:dith_count_0\\R\[662] = zero[13]
Removing Lhs of wire \PWMPulseCapture:PWMUDB:dith_count_0\\S\[663] = zero[13]
Removing Lhs of wire \PWMPulseCapture:PWMUDB:status_6\[666] = zero[13]
Removing Rhs of wire \PWMPulseCapture:PWMUDB:status_5\[667] = \PWMPulseCapture:PWMUDB:final_kill_reg\[681]
Removing Lhs of wire \PWMPulseCapture:PWMUDB:status_4\[668] = zero[13]
Removing Rhs of wire \PWMPulseCapture:PWMUDB:status_3\[669] = \PWMPulseCapture:PWMUDB:fifo_full\[688]
Removing Rhs of wire \PWMPulseCapture:PWMUDB:status_1\[671] = \PWMPulseCapture:PWMUDB:cmp2_status_reg\[680]
Removing Rhs of wire \PWMPulseCapture:PWMUDB:status_0\[672] = \PWMPulseCapture:PWMUDB:cmp1_status_reg\[679]
Removing Lhs of wire \PWMPulseCapture:PWMUDB:cmp2_status\[677] = zero[13]
Removing Lhs of wire \PWMPulseCapture:PWMUDB:cmp2\[678] = zero[13]
Removing Lhs of wire \PWMPulseCapture:PWMUDB:cmp1_status_reg\\R\[682] = zero[13]
Removing Lhs of wire \PWMPulseCapture:PWMUDB:cmp1_status_reg\\S\[683] = zero[13]
Removing Lhs of wire \PWMPulseCapture:PWMUDB:cmp2_status_reg\\R\[684] = zero[13]
Removing Lhs of wire \PWMPulseCapture:PWMUDB:cmp2_status_reg\\S\[685] = zero[13]
Removing Lhs of wire \PWMPulseCapture:PWMUDB:final_kill_reg\\R\[686] = zero[13]
Removing Lhs of wire \PWMPulseCapture:PWMUDB:final_kill_reg\\S\[687] = zero[13]
Removing Lhs of wire \PWMPulseCapture:PWMUDB:cs_addr_2\[689] = \PWMPulseCapture:PWMUDB:tc_i\[645]
Removing Lhs of wire \PWMPulseCapture:PWMUDB:cs_addr_1\[690] = \PWMPulseCapture:PWMUDB:runmode_enable\[640]
Removing Lhs of wire \PWMPulseCapture:PWMUDB:cs_addr_0\[691] = zero[13]
Removing Lhs of wire \PWMPulseCapture:PWMUDB:pwm1_i\[777] = zero[13]
Removing Lhs of wire \PWMPulseCapture:PWMUDB:pwm2_i\[779] = zero[13]
Removing Lhs of wire \PWMPulseCapture:PWMUDB:pwm_temp\[785] = \PWMPulseCapture:PWMUDB:cmp1\[675]
Removing Lhs of wire \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:a_23\[826] = zero[13]
Removing Lhs of wire \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:a_22\[827] = zero[13]
Removing Lhs of wire \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:a_21\[828] = zero[13]
Removing Lhs of wire \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:a_20\[829] = zero[13]
Removing Lhs of wire \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:a_19\[830] = zero[13]
Removing Lhs of wire \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:a_18\[831] = zero[13]
Removing Lhs of wire \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:a_17\[832] = zero[13]
Removing Lhs of wire \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:a_16\[833] = zero[13]
Removing Lhs of wire \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:a_15\[834] = zero[13]
Removing Lhs of wire \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:a_14\[835] = zero[13]
Removing Lhs of wire \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:a_13\[836] = zero[13]
Removing Lhs of wire \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:a_12\[837] = zero[13]
Removing Lhs of wire \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:a_11\[838] = zero[13]
Removing Lhs of wire \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:a_10\[839] = zero[13]
Removing Lhs of wire \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:a_9\[840] = zero[13]
Removing Lhs of wire \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:a_8\[841] = zero[13]
Removing Lhs of wire \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:a_7\[842] = zero[13]
Removing Lhs of wire \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:a_6\[843] = zero[13]
Removing Lhs of wire \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:a_5\[844] = zero[13]
Removing Lhs of wire \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:a_4\[845] = zero[13]
Removing Lhs of wire \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:a_3\[846] = zero[13]
Removing Lhs of wire \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:a_2\[847] = zero[13]
Removing Lhs of wire \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:a_1\[848] = \PWMPulseCapture:PWMUDB:MODIN1_1\[849]
Removing Lhs of wire \PWMPulseCapture:PWMUDB:MODIN1_1\[849] = \PWMPulseCapture:PWMUDB:dith_count_1\[656]
Removing Lhs of wire \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:a_0\[850] = \PWMPulseCapture:PWMUDB:MODIN1_0\[851]
Removing Lhs of wire \PWMPulseCapture:PWMUDB:MODIN1_0\[851] = \PWMPulseCapture:PWMUDB:dith_count_0\[658]
Removing Lhs of wire \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[983] = one[10]
Removing Lhs of wire \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[984] = one[10]
Removing Rhs of wire Net_682[985] = \PWMPulseCapture:Net_55\[673]
Removing Lhs of wire tmpOE__pinButton2_net_0[992] = one[10]
Removing Lhs of wire tmpOE__pinButton1_net_0[998] = one[10]
Removing Lhs of wire \statusButton:status_0\[1003] = Net_526[999]
Removing Lhs of wire \statusButton:status_1\[1004] = Net_527[993]
Removing Lhs of wire \statusButton:status_2\[1005] = Net_528[607]
Removing Lhs of wire \statusButton:status_3\[1006] = Net_529[601]
Removing Lhs of wire \statusButton:status_4\[1007] = Net_482[587]
Removing Lhs of wire \statusButton:status_5\[1008] = Net_654[581]
Removing Lhs of wire \statusButton:status_6\[1009] = Net_655[575]
Removing Lhs of wire \statusButton:status_7\[1010] = Net_656[569]
Removing Lhs of wire \shiftregReceiver:bSR:load_reg\\D\[1012] = zero[13]
Removing Lhs of wire \shiftregSender:bSR:load_reg\\D\[1013] = Net_423[25]
Removing Lhs of wire \counterPolarC:CounterUDB:prevCapture\\D\[1014] = Net_749[302]
Removing Lhs of wire \counterPolarC:CounterUDB:overflow_reg_i\\D\[1015] = \counterPolarC:CounterUDB:overflow\[325]
Removing Lhs of wire \counterPolarC:CounterUDB:underflow_reg_i\\D\[1016] = \counterPolarC:CounterUDB:underflow\[328]
Removing Lhs of wire \counterPolarC:CounterUDB:tc_reg_i\\D\[1017] = \counterPolarC:CounterUDB:tc_i\[331]
Removing Lhs of wire \counterPolarC:CounterUDB:prevCompare\\D\[1018] = \counterPolarC:CounterUDB:cmp_out_i\[333]
Removing Lhs of wire \counterPolarC:CounterUDB:cmp_out_reg_i\\D\[1019] = \counterPolarC:CounterUDB:cmp_out_i\[333]
Removing Lhs of wire \counterPolarC:CounterUDB:count_stored_i\\D\[1020] = Net_629[216]
Removing Lhs of wire \counterPolarS:CounterUDB:prevCapture\\D\[1021] = Net_749[302]
Removing Lhs of wire \counterPolarS:CounterUDB:overflow_reg_i\\D\[1022] = \counterPolarS:CounterUDB:overflow\[423]
Removing Lhs of wire \counterPolarS:CounterUDB:underflow_reg_i\\D\[1023] = \counterPolarS:CounterUDB:underflow\[426]
Removing Lhs of wire \counterPolarS:CounterUDB:tc_reg_i\\D\[1024] = \counterPolarS:CounterUDB:tc_i\[429]
Removing Lhs of wire \counterPolarS:CounterUDB:prevCompare\\D\[1025] = \counterPolarS:CounterUDB:cmp_out_i\[431]
Removing Lhs of wire \counterPolarS:CounterUDB:cmp_out_reg_i\\D\[1026] = \counterPolarS:CounterUDB:cmp_out_i\[431]
Removing Lhs of wire \counterPolarS:CounterUDB:count_stored_i\\D\[1027] = Net_371[223]
Removing Lhs of wire \counterANTPlus:CounterUDB:prevCapture\\D\[1028] = Net_749[302]
Removing Lhs of wire \counterANTPlus:CounterUDB:overflow_reg_i\\D\[1029] = \counterANTPlus:CounterUDB:overflow\[521]
Removing Lhs of wire \counterANTPlus:CounterUDB:underflow_reg_i\\D\[1030] = \counterANTPlus:CounterUDB:underflow\[524]
Removing Lhs of wire \counterANTPlus:CounterUDB:tc_reg_i\\D\[1031] = \counterANTPlus:CounterUDB:reload_tc\[504]
Removing Lhs of wire \counterANTPlus:CounterUDB:prevCompare\\D\[1032] = \counterANTPlus:CounterUDB:cmp_out_i\[529]
Removing Lhs of wire \counterANTPlus:CounterUDB:cmp_out_reg_i\\D\[1033] = \counterANTPlus:CounterUDB:cmp_out_i\[529]
Removing Lhs of wire \counterANTPlus:CounterUDB:count_stored_i\\D\[1034] = Net_382[257]
Removing Lhs of wire \PWMPulseCapture:PWMUDB:min_kill_reg\\D\[1035] = one[10]
Removing Lhs of wire \PWMPulseCapture:PWMUDB:prevCapture\\D\[1036] = zero[13]
Removing Lhs of wire \PWMPulseCapture:PWMUDB:trig_last\\D\[1037] = zero[13]
Removing Lhs of wire \PWMPulseCapture:PWMUDB:ltch_kill_reg\\D\[1040] = one[10]
Removing Lhs of wire \PWMPulseCapture:PWMUDB:prevCompare1\\D\[1043] = \PWMPulseCapture:PWMUDB:cmp1\[675]
Removing Lhs of wire \PWMPulseCapture:PWMUDB:cmp1_status_reg\\D\[1044] = \PWMPulseCapture:PWMUDB:cmp1_status\[676]
Removing Lhs of wire \PWMPulseCapture:PWMUDB:cmp2_status_reg\\D\[1045] = zero[13]
Removing Lhs of wire \PWMPulseCapture:PWMUDB:pwm_i_reg\\D\[1047] = \PWMPulseCapture:PWMUDB:pwm_i\[775]
Removing Lhs of wire \PWMPulseCapture:PWMUDB:pwm1_i_reg\\D\[1048] = zero[13]
Removing Lhs of wire \PWMPulseCapture:PWMUDB:pwm2_i_reg\\D\[1049] = zero[13]
Removing Lhs of wire \PWMPulseCapture:PWMUDB:tc_i_reg\\D\[1050] = \PWMPulseCapture:PWMUDB:status_2\[670]

------------------------------------------------------
Aliased 0 equations, 242 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\counterPolarC:CounterUDB:capt_rising\' (cost = 2):
\counterPolarC:CounterUDB:capt_rising\ <= ((not \counterPolarC:CounterUDB:prevCapture\ and Net_749));

Note:  Expanding virtual equation for '\counterPolarC:CounterUDB:capt_falling\' (cost = 1):
\counterPolarC:CounterUDB:capt_falling\ <= ((not Net_749 and \counterPolarC:CounterUDB:prevCapture\));

Note:  Expanding virtual equation for '\counterPolarC:CounterUDB:capt_either_edge\' (cost = 0):
\counterPolarC:CounterUDB:capt_either_edge\ <= ((not Net_749 and \counterPolarC:CounterUDB:prevCapture\)
	OR (not \counterPolarC:CounterUDB:prevCapture\ and Net_749));

Note:  Expanding virtual equation for '\counterPolarC:CounterUDB:overflow\' (cost = 0):
\counterPolarC:CounterUDB:overflow\ <= (\counterPolarC:CounterUDB:per_equal\);

Note:  Expanding virtual equation for '\counterPolarC:CounterUDB:underflow\' (cost = 0):
\counterPolarC:CounterUDB:underflow\ <=  ('0') ;

Note:  Expanding virtual equation for '\counterPolarS:CounterUDB:capt_rising\' (cost = 2):
\counterPolarS:CounterUDB:capt_rising\ <= ((not \counterPolarS:CounterUDB:prevCapture\ and Net_749));

Note:  Expanding virtual equation for '\counterPolarS:CounterUDB:capt_falling\' (cost = 1):
\counterPolarS:CounterUDB:capt_falling\ <= ((not Net_749 and \counterPolarS:CounterUDB:prevCapture\));

Note:  Expanding virtual equation for '\counterPolarS:CounterUDB:capt_either_edge\' (cost = 0):
\counterPolarS:CounterUDB:capt_either_edge\ <= ((not Net_749 and \counterPolarS:CounterUDB:prevCapture\)
	OR (not \counterPolarS:CounterUDB:prevCapture\ and Net_749));

Note:  Expanding virtual equation for '\counterPolarS:CounterUDB:cmp_out_i\' (cost = 0):
\counterPolarS:CounterUDB:cmp_out_i\ <= (not \counterPolarS:CounterUDB:cmp_less\);

Note:  Expanding virtual equation for '\counterPolarS:CounterUDB:overflow\' (cost = 0):
\counterPolarS:CounterUDB:overflow\ <= (\counterPolarS:CounterUDB:per_equal\);

Note:  Expanding virtual equation for '\counterPolarS:CounterUDB:underflow\' (cost = 0):
\counterPolarS:CounterUDB:underflow\ <=  ('0') ;

Note:  Expanding virtual equation for '\counterANTPlus:CounterUDB:capt_rising\' (cost = 2):
\counterANTPlus:CounterUDB:capt_rising\ <= ((not \counterANTPlus:CounterUDB:prevCapture\ and Net_749));

Note:  Expanding virtual equation for '\counterANTPlus:CounterUDB:capt_falling\' (cost = 1):
\counterANTPlus:CounterUDB:capt_falling\ <= ((not Net_749 and \counterANTPlus:CounterUDB:prevCapture\));

Note:  Expanding virtual equation for '\counterANTPlus:CounterUDB:capt_either_edge\' (cost = 0):
\counterANTPlus:CounterUDB:capt_either_edge\ <= ((not Net_749 and \counterANTPlus:CounterUDB:prevCapture\)
	OR (not \counterANTPlus:CounterUDB:prevCapture\ and Net_749));

Note:  Expanding virtual equation for '\counterANTPlus:CounterUDB:hwCapture\' (cost = 1):
\counterANTPlus:CounterUDB:hwCapture\ <= ((not \counterANTPlus:CounterUDB:prevCapture\ and Net_749));

Note:  Expanding virtual equation for '\counterANTPlus:CounterUDB:overflow\' (cost = 0):
\counterANTPlus:CounterUDB:overflow\ <= (\counterANTPlus:CounterUDB:per_equal\);

Note:  Expanding virtual equation for '\counterANTPlus:CounterUDB:underflow\' (cost = 0):
\counterANTPlus:CounterUDB:underflow\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMPulseCapture:PWMUDB:compare1\' (cost = 0):
\PWMPulseCapture:PWMUDB:compare1\ <= (not \PWMPulseCapture:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWMPulseCapture:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \PWMPulseCapture:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWMPulseCapture:PWMUDB:dith_count_1\ and \PWMPulseCapture:PWMUDB:dith_count_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\counterANTPlus:CounterUDB:reload_tc\' (cost = 0):
\counterANTPlus:CounterUDB:reload_tc\ <= (\counterANTPlus:CounterUDB:per_equal\);

Note:  Expanding virtual equation for '\PWMPulseCapture:PWMUDB:cmp1\' (cost = 0):
\PWMPulseCapture:PWMUDB:cmp1\ <= (not \PWMPulseCapture:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \PWMPulseCapture:PWMUDB:dith_count_0\ and \PWMPulseCapture:PWMUDB:dith_count_1\)
	OR (not \PWMPulseCapture:PWMUDB:dith_count_1\ and \PWMPulseCapture:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 45 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \counterPolarC:CounterUDB:status_3\ to zero
Aliasing \counterPolarC:CounterUDB:underflow\ to zero
Aliasing \counterPolarS:CounterUDB:status_3\ to zero
Aliasing \counterPolarS:CounterUDB:underflow\ to zero
Aliasing \counterANTPlus:CounterUDB:status_3\ to zero
Aliasing \counterANTPlus:CounterUDB:underflow\ to zero
Aliasing \PWMPulseCapture:PWMUDB:final_capture\ to zero
Aliasing \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWMPulseCapture:PWMUDB:final_kill_reg\\D\ to zero
Removing Lhs of wire \counterPolarC:CounterUDB:status_3\[316] = zero[13]
Removing Lhs of wire \counterPolarC:CounterUDB:underflow\[328] = zero[13]
Removing Lhs of wire \counterPolarC:CounterUDB:tc_i\[331] = \counterPolarC:CounterUDB:per_equal\[327]
Removing Lhs of wire \counterPolarS:CounterUDB:status_3\[415] = zero[13]
Removing Lhs of wire \counterPolarS:CounterUDB:underflow\[426] = zero[13]
Removing Lhs of wire \counterPolarS:CounterUDB:tc_i\[429] = \counterPolarS:CounterUDB:per_equal\[425]
Removing Lhs of wire \counterANTPlus:CounterUDB:status_3\[513] = zero[13]
Removing Lhs of wire \counterANTPlus:CounterUDB:underflow\[524] = zero[13]
Removing Lhs of wire \PWMPulseCapture:PWMUDB:final_capture\[693] = zero[13]
Removing Lhs of wire \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[954] = zero[13]
Removing Lhs of wire \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[964] = zero[13]
Removing Lhs of wire \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[974] = zero[13]
Removing Lhs of wire \PWMPulseCapture:PWMUDB:runmode_enable\\D\[1038] = \PWMPulseCapture:PWMUDB:control_7\[616]
Removing Lhs of wire \PWMPulseCapture:PWMUDB:final_kill_reg\\D\[1046] = zero[13]

------------------------------------------------------
Aliased 0 equations, 14 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\bryan.lee\Documents\GitHub\hello-world\Cypress\Combine_4.0\Combine.cydsn\Combine.cyprj -dcpsoc3 Combine.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 8s.319ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.2.0.641, Family: PSoC3, Started at: Wednesday, 09 May 2018 15:59:38
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\bryan.lee\Documents\GitHub\hello-world\Cypress\Combine_4.0\Combine.cydsn\Combine.cyprj -d CY8C5868AXI-LP032 Combine.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWMPulseCapture:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \shiftregReceiver:bSR:load_reg\ from registered to combinatorial
    Converted constant MacroCell: \counterPolarC:CounterUDB:underflow_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \counterPolarS:CounterUDB:underflow_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \counterANTPlus:CounterUDB:underflow_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \PWMPulseCapture:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWMPulseCapture:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWMPulseCapture:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWMPulseCapture:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWMPulseCapture:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWMPulseCapture:PWMUDB:pwm2_i_reg\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'clockPulseCount'. Fanout=7, Signal=Net_586
    Digital Clock 1: Automatic-assigning  clock 'clockShift'. Fanout=4, Signal=Net_32
    Digital Clock 2: Automatic-assigning  clock 'clockButtonRead'. Fanout=0, Signal=Net_530
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \shiftregReceiver:bSR:ClkEn\: with output requested to be synchronous
        ClockIn: clockShift was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: clockShift, EnableOut: Constant 1
    UDB Clk/Enable \shiftregSender:bSR:ClkEn\: with output requested to be synchronous
        ClockIn: clockShift was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: clockShift, EnableOut: Constant 1
    UDB Clk/Enable \counterPolarC:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: clockPulseCount was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: clockPulseCount, EnableOut: Constant 1
    UDB Clk/Enable \counterPolarC:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: clockPulseCount was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: clockPulseCount, EnableOut: Constant 1
    UDB Clk/Enable \counterPolarS:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: clockPulseCount was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: clockPulseCount, EnableOut: Constant 1
    UDB Clk/Enable \counterPolarS:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: clockPulseCount was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: clockPulseCount, EnableOut: Constant 1
    UDB Clk/Enable \counterANTPlus:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: clockPulseCount was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: clockPulseCount, EnableOut: Constant 1
    UDB Clk/Enable \counterANTPlus:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: clockPulseCount was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: clockPulseCount, EnableOut: Constant 1
    UDB Clk/Enable \PWMPulseCapture:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: clockPulseCount was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: clockPulseCount, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \counterANTPlus:CounterUDB:prevCapture\, Duplicate of \counterPolarC:CounterUDB:prevCapture\ 
    MacroCell: Name=\counterANTPlus:CounterUDB:prevCapture\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_586) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_749
        );
        Output = \counterANTPlus:CounterUDB:prevCapture\ (fanout=2)

    Removing \counterPolarS:CounterUDB:prevCapture\, Duplicate of \counterPolarC:CounterUDB:prevCapture\ 
    MacroCell: Name=\counterPolarS:CounterUDB:prevCapture\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_586) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_749
        );
        Output = \counterPolarS:CounterUDB:prevCapture\ (fanout=1)

    Removing \counterANTPlus:CounterUDB:hwCapture\, Duplicate of \counterPolarC:CounterUDB:hwCapture\ 
    MacroCell: Name=\counterANTPlus:CounterUDB:hwCapture\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\counterPolarC:CounterUDB:prevCapture\ * Net_749
        );
        Output = \counterANTPlus:CounterUDB:hwCapture\ (fanout=2)

    Removing \counterPolarS:CounterUDB:hwCapture\, Duplicate of \counterPolarC:CounterUDB:hwCapture\ 
    MacroCell: Name=\counterPolarS:CounterUDB:hwCapture\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\counterPolarC:CounterUDB:prevCapture\ * Net_749
        );
        Output = \counterPolarS:CounterUDB:hwCapture\ (fanout=3)

End removing duplicate macrocells: used 2 passes
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing unused cells resulting from optimization
Done removing unused cells.
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = \lcdDisplay:LCDPort(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \lcdDisplay:LCDPort(0)\__PA ,
            pad => \lcdDisplay:LCDPort(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \lcdDisplay:LCDPort(1)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \lcdDisplay:LCDPort(1)\__PA ,
            pad => \lcdDisplay:LCDPort(1)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \lcdDisplay:LCDPort(2)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \lcdDisplay:LCDPort(2)\__PA ,
            pad => \lcdDisplay:LCDPort(2)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \lcdDisplay:LCDPort(3)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \lcdDisplay:LCDPort(3)\__PA ,
            pad => \lcdDisplay:LCDPort(3)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \lcdDisplay:LCDPort(4)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \lcdDisplay:LCDPort(4)\__PA ,
            pad => \lcdDisplay:LCDPort(4)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \lcdDisplay:LCDPort(5)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \lcdDisplay:LCDPort(5)\__PA ,
            pad => \lcdDisplay:LCDPort(5)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \lcdDisplay:LCDPort(6)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \lcdDisplay:LCDPort(6)\__PA ,
            pad => \lcdDisplay:LCDPort(6)_PAD\ );
        Properties:
        {
        }

    Pin : Name = pinCalibrateOut(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => pinCalibrateOut(0)__PA ,
            pin_input => Net_415 ,
            pad => pinCalibrateOut(0)_PAD );
        Properties:
        {
        }

    Pin : Name = pinCalibrateIn(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => pinCalibrateIn(0)__PA ,
            fb => Net_56 ,
            pad => pinCalibrateIn(0)_PAD );
        Properties:
        {
        }

    Pin : Name = pinClock(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => pinClock(0)__PA ,
            pin_input => Net_32_local ,
            pad => pinClock(0)_PAD );
        Properties:
        {
        }

    Pin : Name = pinShift_Load(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => pinShift_Load(0)__PA ,
            pin_input => Net_492 ,
            pad => pinShift_Load(0)_PAD );
        Properties:
        {
        }

    Pin : Name = pinPolarC(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => pinPolarC(0)__PA ,
            analog_term => Net_426 ,
            pad => pinPolarC(0)_PAD );
        Properties:
        {
        }

    Pin : Name = pinPolarS(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => pinPolarS(0)__PA ,
            analog_term => Net_427 ,
            pad => pinPolarS(0)_PAD );
        Properties:
        {
        }

    Pin : Name = pinPolarCLED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_HI
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ANALOG, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => pinPolarCLED(0)__PA ,
            fb => Net_629 ,
            analog_term => Net_300 ,
            pad => pinPolarCLED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = pinPolarSLED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_HI
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ANALOG, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => pinPolarSLED(0)__PA ,
            fb => Net_371 ,
            analog_term => Net_302 ,
            pad => pinPolarSLED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = pinANTPlus(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => pinANTPlus(0)__PA ,
            analog_term => Net_430 ,
            pad => pinANTPlus(0)_PAD );
        Properties:
        {
        }

    Pin : Name = pinANTPlusLED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_HI
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ANALOG, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => pinANTPlusLED(0)__PA ,
            fb => Net_382 ,
            analog_term => Net_304 ,
            pad => pinANTPlusLED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = pinButton8(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => pinButton8(0)__PA ,
            fb => Net_656 ,
            pad => pinButton8(0)_PAD );
        Properties:
        {
        }

    Pin : Name = pinButton7(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => pinButton7(0)__PA ,
            fb => Net_655 ,
            pad => pinButton7(0)_PAD );
        Properties:
        {
        }

    Pin : Name = pinButton6(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => pinButton6(0)__PA ,
            fb => Net_654 ,
            pad => pinButton6(0)_PAD );
        Properties:
        {
        }

    Pin : Name = pinButton5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => pinButton5(0)__PA ,
            fb => Net_482 ,
            pad => pinButton5(0)_PAD );
        Properties:
        {
        }

    Pin : Name = pinDMK(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => pinDMK(0)__PA ,
            pad => pinDMK(0)_PAD );
        Properties:
        {
        }

    Pin : Name = pinButton4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => pinButton4(0)__PA ,
            fb => Net_529 ,
            pad => pinButton4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = pinButton3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => pinButton3(0)__PA ,
            fb => Net_528 ,
            pad => pinButton3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = pinButton2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => pinButton2(0)__PA ,
            fb => Net_527 ,
            pad => pinButton2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = pinButton1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => pinButton1(0)__PA ,
            fb => Net_526 ,
            pad => pinButton1(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\shiftregSender:bSR:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_423 * !\shiftregSender:bSR:load_reg\
        );
        Output = \shiftregSender:bSR:status_0\ (fanout=2)

    MacroCell: Name=Net_492, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_423
        );
        Output = Net_492 (fanout=1)

    MacroCell: Name=\counterPolarC:CounterUDB:hwCapture\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\counterPolarC:CounterUDB:prevCapture\ * Net_749
        );
        Output = \counterPolarC:CounterUDB:hwCapture\ (fanout=8)

    MacroCell: Name=\counterPolarC:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \counterPolarC:CounterUDB:cmp_out_i\ * 
              !\counterPolarC:CounterUDB:prevCompare\
        );
        Output = \counterPolarC:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\counterPolarC:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \counterPolarC:CounterUDB:per_equal\ * 
              !\counterPolarC:CounterUDB:overflow_reg_i\
        );
        Output = \counterPolarC:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\counterPolarC:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_629 * \counterPolarC:CounterUDB:control_7\ * 
              !\counterPolarC:CounterUDB:count_stored_i\
        );
        Output = \counterPolarC:CounterUDB:count_enable\ (fanout=1)

    MacroCell: Name=\counterPolarS:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\counterPolarS:CounterUDB:cmp_less\ * 
              !\counterPolarS:CounterUDB:prevCompare\
        );
        Output = \counterPolarS:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\counterPolarS:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \counterPolarS:CounterUDB:per_equal\ * 
              !\counterPolarS:CounterUDB:overflow_reg_i\
        );
        Output = \counterPolarS:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\counterPolarS:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_371 * \counterPolarS:CounterUDB:control_7\ * 
              !\counterPolarS:CounterUDB:count_stored_i\
        );
        Output = \counterPolarS:CounterUDB:count_enable\ (fanout=1)

    MacroCell: Name=\counterANTPlus:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\counterPolarC:CounterUDB:prevCapture\ * Net_749
            + \counterANTPlus:CounterUDB:per_equal\
        );
        Output = \counterANTPlus:CounterUDB:reload\ (fanout=1)

    MacroCell: Name=\counterANTPlus:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \counterANTPlus:CounterUDB:cmp_out_i\ * 
              !\counterANTPlus:CounterUDB:prevCompare\
        );
        Output = \counterANTPlus:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\counterANTPlus:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \counterANTPlus:CounterUDB:per_equal\ * 
              !\counterANTPlus:CounterUDB:overflow_reg_i\
        );
        Output = \counterANTPlus:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\counterANTPlus:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_382 * \counterANTPlus:CounterUDB:control_7\ * 
              !\counterANTPlus:CounterUDB:count_stored_i\
        );
        Output = \counterANTPlus:CounterUDB:count_enable\ (fanout=1)

    MacroCell: Name=\PWMPulseCapture:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMPulseCapture:PWMUDB:runmode_enable\ * 
              \PWMPulseCapture:PWMUDB:tc_i\
        );
        Output = \PWMPulseCapture:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=3)

    MacroCell: Name=__ZERO__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = __ZERO__ (fanout=1)

    MacroCell: Name=\shiftregSender:bSR:load_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_423
        );
        Output = \shiftregSender:bSR:load_reg\ (fanout=1)

    MacroCell: Name=\counterPolarC:CounterUDB:prevCapture\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_586) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_749
        );
        Output = \counterPolarC:CounterUDB:prevCapture\ (fanout=2)

    MacroCell: Name=\counterPolarC:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_586) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \counterPolarC:CounterUDB:per_equal\
        );
        Output = \counterPolarC:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\counterPolarC:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_586) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \counterPolarC:CounterUDB:cmp_out_i\
        );
        Output = \counterPolarC:CounterUDB:prevCompare\ (fanout=1)

    MacroCell: Name=\counterPolarC:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_586) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_629
        );
        Output = \counterPolarC:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\counterPolarS:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_586) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \counterPolarS:CounterUDB:per_equal\
        );
        Output = \counterPolarS:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\counterPolarS:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_586) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\counterPolarS:CounterUDB:cmp_less\
        );
        Output = \counterPolarS:CounterUDB:prevCompare\ (fanout=1)

    MacroCell: Name=\counterPolarS:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_586) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_371
        );
        Output = \counterPolarS:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\counterANTPlus:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_586) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \counterANTPlus:CounterUDB:per_equal\
        );
        Output = \counterANTPlus:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\counterANTPlus:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_586) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \counterANTPlus:CounterUDB:cmp_out_i\
        );
        Output = \counterANTPlus:CounterUDB:prevCompare\ (fanout=1)

    MacroCell: Name=\counterANTPlus:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_586) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_382
        );
        Output = \counterANTPlus:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\PWMPulseCapture:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_586) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMPulseCapture:PWMUDB:control_7\
        );
        Output = \PWMPulseCapture:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\PWMPulseCapture:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_586) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWMPulseCapture:PWMUDB:cmp1_less\
        );
        Output = \PWMPulseCapture:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWMPulseCapture:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_586) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWMPulseCapture:PWMUDB:prevCompare1\ * 
              !\PWMPulseCapture:PWMUDB:cmp1_less\
        );
        Output = \PWMPulseCapture:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_749, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_586) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMPulseCapture:PWMUDB:runmode_enable\ * 
              !\PWMPulseCapture:PWMUDB:cmp1_less\
        );
        Output = Net_749 (fanout=3)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\shiftregReceiver:bSR:sC8:BShiftRegDp:u0\
        PORT MAP (
            clock => Net_32 ,
            cs_addr_2 => \shiftregReceiver:bSR:ctrl_clk_enable\ ,
            route_si => Net_56_SYNCOUT ,
            f1_load => Net_423 ,
            f0_bus_stat_comb => \shiftregReceiver:bSR:status_4\ ,
            f0_blk_stat_comb => \shiftregReceiver:bSR:status_3\ ,
            f1_bus_stat_comb => \shiftregReceiver:bSR:status_6\ ,
            f1_blk_stat_comb => \shiftregReceiver:bSR:status_5\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101000001000111100000000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\shiftregSender:bSR:sC8:BShiftRegDp:u0\
        PORT MAP (
            clock => Net_32 ,
            cs_addr_2 => \shiftregSender:bSR:ctrl_clk_enable\ ,
            cs_addr_1 => \shiftregSender:bSR:status_0\ ,
            so_comb => Net_415 ,
            f0_bus_stat_comb => \shiftregSender:bSR:status_4\ ,
            f0_blk_stat_comb => \shiftregSender:bSR:status_3\ ,
            f1_bus_stat_comb => \shiftregSender:bSR:status_6\ ,
            f1_blk_stat_comb => \shiftregSender:bSR:status_5\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111100000000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\counterPolarC:CounterUDB:sC8:counterdp:u0\
        PORT MAP (
            clock => Net_586 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \counterPolarC:CounterUDB:count_enable\ ,
            cs_addr_0 => \counterPolarC:CounterUDB:hwCapture\ ,
            f0_load => \counterPolarC:CounterUDB:hwCapture\ ,
            ce0_comb => \counterPolarC:CounterUDB:per_equal\ ,
            z0_comb => \counterPolarC:CounterUDB:status_1\ ,
            ce1_comb => \counterPolarC:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \counterPolarC:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \counterPolarC:CounterUDB:status_5\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\counterPolarS:CounterUDB:sC8:counterdp:u0\
        PORT MAP (
            clock => Net_586 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \counterPolarS:CounterUDB:count_enable\ ,
            cs_addr_0 => \counterPolarC:CounterUDB:hwCapture\ ,
            f0_load => \counterPolarC:CounterUDB:hwCapture\ ,
            ce0_comb => \counterPolarS:CounterUDB:per_equal\ ,
            z0_comb => \counterPolarS:CounterUDB:status_1\ ,
            cl1_comb => \counterPolarS:CounterUDB:cmp_less\ ,
            f0_bus_stat_comb => \counterPolarS:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \counterPolarS:CounterUDB:status_5\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\counterANTPlus:CounterUDB:sC8:counterdp:u0\
        PORT MAP (
            clock => Net_586 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \counterANTPlus:CounterUDB:count_enable\ ,
            cs_addr_0 => \counterANTPlus:CounterUDB:reload\ ,
            f0_load => \counterPolarC:CounterUDB:hwCapture\ ,
            ce0_comb => \counterANTPlus:CounterUDB:per_equal\ ,
            z0_comb => \counterANTPlus:CounterUDB:status_1\ ,
            ce1_comb => \counterANTPlus:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \counterANTPlus:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \counterANTPlus:CounterUDB:status_5\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWMPulseCapture:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_586 ,
            cs_addr_2 => \PWMPulseCapture:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWMPulseCapture:PWMUDB:runmode_enable\ ,
            chain_out => \PWMPulseCapture:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWMPulseCapture:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWMPulseCapture:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_586 ,
            cs_addr_2 => \PWMPulseCapture:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWMPulseCapture:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWMPulseCapture:PWMUDB:cmp1_less\ ,
            z0_comb => \PWMPulseCapture:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWMPulseCapture:PWMUDB:status_3\ ,
            chain_in => \PWMPulseCapture:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWMPulseCapture:PWMUDB:sP16:pwmdp:u0\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">

    ------------------------------------------------------------
    Status register listing
    ------------------------------------------------------------

    statuscell: Name =\statusButton:sts:sts_reg\
        PORT MAP (
            status_7 => Net_656_SYNCOUT ,
            status_6 => Net_655_SYNCOUT ,
            status_5 => Net_654_SYNCOUT ,
            status_4 => Net_482_SYNCOUT ,
            status_3 => Net_529_SYNCOUT ,
            status_2 => Net_528_SYNCOUT ,
            status_1 => Net_527_SYNCOUT ,
            status_0 => Net_526_SYNCOUT );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\shiftregReceiver:bSR:StsReg\
        PORT MAP (
            clock => Net_32 ,
            status_6 => \shiftregReceiver:bSR:status_6\ ,
            status_5 => \shiftregReceiver:bSR:status_5\ ,
            status_4 => \shiftregReceiver:bSR:status_4\ ,
            status_3 => \shiftregReceiver:bSR:status_3\ ,
            status_1 => Net_423 ,
            interrupt => Net_106 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000111"
            cy_md_select = "0000111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\shiftregSender:bSR:StsReg\
        PORT MAP (
            clock => Net_32 ,
            status_6 => \shiftregSender:bSR:status_6\ ,
            status_5 => \shiftregSender:bSR:status_5\ ,
            status_4 => \shiftregSender:bSR:status_4\ ,
            status_3 => \shiftregSender:bSR:status_3\ ,
            status_0 => \shiftregSender:bSR:status_0\ ,
            interrupt => Net_71 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000111"
            cy_md_select = "0000111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\counterPolarC:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            clock => Net_586 ,
            status_6 => \counterPolarC:CounterUDB:status_6\ ,
            status_5 => \counterPolarC:CounterUDB:status_5\ ,
            status_4 => \counterPolarC:CounterUDB:hwCapture\ ,
            status_2 => \counterPolarC:CounterUDB:status_2\ ,
            status_1 => \counterPolarC:CounterUDB:status_1\ ,
            status_0 => \counterPolarC:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\counterPolarS:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            clock => Net_586 ,
            status_6 => \counterPolarS:CounterUDB:status_6\ ,
            status_5 => \counterPolarS:CounterUDB:status_5\ ,
            status_4 => \counterPolarC:CounterUDB:hwCapture\ ,
            status_2 => \counterPolarS:CounterUDB:status_2\ ,
            status_1 => \counterPolarS:CounterUDB:status_1\ ,
            status_0 => \counterPolarS:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\counterANTPlus:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            clock => Net_586 ,
            status_6 => \counterANTPlus:CounterUDB:status_6\ ,
            status_5 => \counterANTPlus:CounterUDB:status_5\ ,
            status_4 => \counterPolarC:CounterUDB:hwCapture\ ,
            status_2 => \counterANTPlus:CounterUDB:status_2\ ,
            status_1 => \counterANTPlus:CounterUDB:status_1\ ,
            status_0 => \counterANTPlus:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWMPulseCapture:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_586 ,
            status_3 => \PWMPulseCapture:PWMUDB:status_3\ ,
            status_2 => \PWMPulseCapture:PWMUDB:status_2\ ,
            status_0 => \PWMPulseCapture:PWMUDB:status_0\ ,
            interrupt => Net_682 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =pinCalibrateIn(0)_SYNC
        PORT MAP (
            in => Net_56 ,
            out => Net_56_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =pinButton1(0)_SYNC
        PORT MAP (
            in => Net_526 ,
            out => Net_526_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =pinButton2(0)_SYNC
        PORT MAP (
            in => Net_527 ,
            out => Net_527_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =pinButton3(0)_SYNC
        PORT MAP (
            in => Net_528 ,
            out => Net_528_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =pinButton4(0)_SYNC
        PORT MAP (
            in => Net_529 ,
            out => Net_529_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =pinButton5(0)_SYNC
        PORT MAP (
            in => Net_482 ,
            out => Net_482_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =pinButton6(0)_SYNC
        PORT MAP (
            in => Net_654 ,
            out => Net_654_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =pinButton7(0)_SYNC
        PORT MAP (
            in => Net_655 ,
            out => Net_655_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =pinButton8(0)_SYNC
        PORT MAP (
            in => Net_656 ,
            out => Net_656_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\shiftregReceiver:bSR:SyncCtl:CtrlReg\
        PORT MAP (
            clock => Net_32 ,
            control_7 => \shiftregReceiver:bSR:control_7\ ,
            control_6 => \shiftregReceiver:bSR:control_6\ ,
            control_5 => \shiftregReceiver:bSR:control_5\ ,
            control_4 => \shiftregReceiver:bSR:control_4\ ,
            control_3 => \shiftregReceiver:bSR:control_3\ ,
            control_2 => \shiftregReceiver:bSR:control_2\ ,
            control_1 => \shiftregReceiver:bSR:control_1\ ,
            control_0 => \shiftregReceiver:bSR:ctrl_clk_enable\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000001"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\shiftregSender:bSR:SyncCtl:CtrlReg\
        PORT MAP (
            clock => Net_32 ,
            control_7 => \shiftregSender:bSR:control_7\ ,
            control_6 => \shiftregSender:bSR:control_6\ ,
            control_5 => \shiftregSender:bSR:control_5\ ,
            control_4 => \shiftregSender:bSR:control_4\ ,
            control_3 => \shiftregSender:bSR:control_3\ ,
            control_2 => \shiftregSender:bSR:control_2\ ,
            control_1 => \shiftregSender:bSR:control_1\ ,
            control_0 => \shiftregSender:bSR:ctrl_clk_enable\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000001"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\counterPolarC:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_586 ,
            control_7 => \counterPolarC:CounterUDB:control_7\ ,
            control_6 => \counterPolarC:CounterUDB:control_6\ ,
            control_5 => \counterPolarC:CounterUDB:control_5\ ,
            control_4 => \counterPolarC:CounterUDB:control_4\ ,
            control_3 => \counterPolarC:CounterUDB:control_3\ ,
            control_2 => \counterPolarC:CounterUDB:control_2\ ,
            control_1 => \counterPolarC:CounterUDB:control_1\ ,
            control_0 => \counterPolarC:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\counterPolarS:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_586 ,
            control_7 => \counterPolarS:CounterUDB:control_7\ ,
            control_6 => \counterPolarS:CounterUDB:control_6\ ,
            control_5 => \counterPolarS:CounterUDB:control_5\ ,
            control_4 => \counterPolarS:CounterUDB:control_4\ ,
            control_3 => \counterPolarS:CounterUDB:control_3\ ,
            control_2 => \counterPolarS:CounterUDB:control_2\ ,
            control_1 => \counterPolarS:CounterUDB:control_1\ ,
            control_0 => \counterPolarS:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\counterANTPlus:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_586 ,
            control_7 => \counterANTPlus:CounterUDB:control_7\ ,
            control_6 => \counterANTPlus:CounterUDB:control_6\ ,
            control_5 => \counterANTPlus:CounterUDB:control_5\ ,
            control_4 => \counterANTPlus:CounterUDB:control_4\ ,
            control_3 => \counterANTPlus:CounterUDB:control_3\ ,
            control_2 => \counterANTPlus:CounterUDB:control_2\ ,
            control_1 => \counterANTPlus:CounterUDB:control_1\ ,
            control_0 => \counterANTPlus:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWMPulseCapture:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_586 ,
            control_7 => \PWMPulseCapture:PWMUDB:control_7\ ,
            control_6 => \PWMPulseCapture:PWMUDB:control_6\ ,
            control_5 => \PWMPulseCapture:PWMUDB:control_5\ ,
            control_4 => \PWMPulseCapture:PWMUDB:control_4\ ,
            control_3 => \PWMPulseCapture:PWMUDB:control_3\ ,
            control_2 => \PWMPulseCapture:PWMUDB:control_2\ ,
            control_1 => \PWMPulseCapture:PWMUDB:control_1\ ,
            control_0 => \PWMPulseCapture:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =isrLoadInt
        PORT MAP (
            interrupt => Net_71 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isrStoreInt
        PORT MAP (
            interrupt => Net_106 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isrPulseCapture
        PORT MAP (
            interrupt => Net_682 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    3 :    5 :    8 : 37.50 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    3 :   29 :   32 :  9.38 %
IO                            :   31 :   41 :   72 : 43.06 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    1 :    3 :    4 : 25.00 %
UDB                           :      :      :      :        
  Macrocells                  :   31 :  161 :  192 : 16.15 %
  Unique P-terms              :   28 :  356 :  384 :  7.29 %
  Total P-terms               :   30 :      :      :        
  Datapath Cells              :    7 :   17 :   24 : 29.17 %
  Status Cells                :   10 :   14 :   24 : 41.67 %
    Status Registers          :    1 :      :      :        
    StatusI Registers         :    6 :      :      :        
    Sync Cells (x9)           :    3 :      :      :        
  Control Cells               :    6 :   18 :   24 : 25.00 %
    Control Registers         :    6 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    3 :    1 :    4 : 75.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.280ms
Tech Mapping phase: Elapsed time ==> 0s.390ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_0@[IOP=(2)][IoId=(0)] : \lcdDisplay:LCDPort(0)\ (fixed)
IO_1@[IOP=(2)][IoId=(1)] : \lcdDisplay:LCDPort(1)\ (fixed)
IO_2@[IOP=(2)][IoId=(2)] : \lcdDisplay:LCDPort(2)\ (fixed)
IO_3@[IOP=(2)][IoId=(3)] : \lcdDisplay:LCDPort(3)\ (fixed)
IO_4@[IOP=(2)][IoId=(4)] : \lcdDisplay:LCDPort(4)\ (fixed)
IO_5@[IOP=(2)][IoId=(5)] : \lcdDisplay:LCDPort(5)\ (fixed)
IO_6@[IOP=(2)][IoId=(6)] : \lcdDisplay:LCDPort(6)\ (fixed)
IO_7@[IOP=(4)][IoId=(7)] : pinANTPlus(0) (fixed)
IO_0@[IOP=(6)][IoId=(0)] : pinANTPlusLED(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : pinButton1(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : pinButton2(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : pinButton3(0) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : pinButton4(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : pinButton5(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : pinButton6(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : pinButton7(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : pinButton8(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : pinCalibrateIn(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : pinCalibrateOut(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : pinClock(0) (fixed)
IO_6@[IOP=(5)][IoId=(6)] : pinDMK(0) (fixed)
IO_5@[IOP=(4)][IoId=(5)] : pinPolarC(0) (fixed)
IO_2@[IOP=(6)][IoId=(2)] : pinPolarCLED(0) (fixed)
IO_6@[IOP=(4)][IoId=(6)] : pinPolarS(0) (fixed)
IO_3@[IOP=(6)][IoId=(3)] : pinPolarSLED(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : pinShift_Load(0) (fixed)
SC[3]@[FFB(SC,3)] : \pgaANTPlus:SC\
SC[0]@[FFB(SC,0)] : \pgaPolarC:SC\
SC[2]@[FFB(SC,2)] : \pgaPolarS:SC\
Log: apr.M0058: The analog placement iterative improvement is 38% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 78% done. (App=cydsfit)
Analog Placement Results:
IO_0@[IOP=(2)][IoId=(0)] : \lcdDisplay:LCDPort(0)\ (fixed)
IO_1@[IOP=(2)][IoId=(1)] : \lcdDisplay:LCDPort(1)\ (fixed)
IO_2@[IOP=(2)][IoId=(2)] : \lcdDisplay:LCDPort(2)\ (fixed)
IO_3@[IOP=(2)][IoId=(3)] : \lcdDisplay:LCDPort(3)\ (fixed)
IO_4@[IOP=(2)][IoId=(4)] : \lcdDisplay:LCDPort(4)\ (fixed)
IO_5@[IOP=(2)][IoId=(5)] : \lcdDisplay:LCDPort(5)\ (fixed)
IO_6@[IOP=(2)][IoId=(6)] : \lcdDisplay:LCDPort(6)\ (fixed)
IO_7@[IOP=(4)][IoId=(7)] : pinANTPlus(0) (fixed)
IO_0@[IOP=(6)][IoId=(0)] : pinANTPlusLED(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : pinButton1(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : pinButton2(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : pinButton3(0) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : pinButton4(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : pinButton5(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : pinButton6(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : pinButton7(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : pinButton8(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : pinCalibrateIn(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : pinCalibrateOut(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : pinClock(0) (fixed)
IO_6@[IOP=(5)][IoId=(6)] : pinDMK(0) (fixed)
IO_5@[IOP=(4)][IoId=(5)] : pinPolarC(0) (fixed)
IO_2@[IOP=(6)][IoId=(2)] : pinPolarCLED(0) (fixed)
IO_6@[IOP=(4)][IoId=(6)] : pinPolarS(0) (fixed)
IO_3@[IOP=(6)][IoId=(3)] : pinPolarSLED(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : pinShift_Load(0) (fixed)
SC[3]@[FFB(SC,3)] : \pgaANTPlus:SC\
SC[2]@[FFB(SC,2)] : \pgaPolarC:SC\
SC[0]@[FFB(SC,0)] : \pgaPolarS:SC\

Analog Placement phase: Elapsed time ==> 1s.265ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: \pgaANTPlus:Net_17\ {
  }
  Net: Net_430 {
    p4_7
    agl7_x_p4_7
    agl7
    agl7_x_agr7
    agr7
    agr7_x_sc_3_vin
    sc_3_vin
  }
  Net: Net_304 {
    p6_0
    agl0_x_p6_0
    agl0
    agl0_x_agr0
    agr0
    agr0_x_sc_3_vout
    sc_3_vout
  }
  Net: \pgaPolarC:Net_17\ {
  }
  Net: Net_426 {
    p4_5
    agl5_x_p4_5
    agl5
    agl5_x_sc_2_vin
    sc_2_vin
  }
  Net: Net_300 {
    p6_2
    agl2_x_p6_2
    agl2
    agl2_x_sc_2_vout
    sc_2_vout
  }
  Net: \pgaPolarS:Net_17\ {
  }
  Net: Net_427 {
    p4_6
    agl6_x_p4_6
    agl6
    agl6_x_sc_0_vin
    sc_0_vin
  }
  Net: Net_302 {
    p6_3
    agl3_x_p6_3
    agl3
    agl3_x_sc_0_vout
    sc_0_vout
  }
}
Map of item to net {
  p4_7                                             -> Net_430
  agl7_x_p4_7                                      -> Net_430
  agl7                                             -> Net_430
  agl7_x_agr7                                      -> Net_430
  agr7                                             -> Net_430
  agr7_x_sc_3_vin                                  -> Net_430
  sc_3_vin                                         -> Net_430
  p6_0                                             -> Net_304
  agl0_x_p6_0                                      -> Net_304
  agl0                                             -> Net_304
  agl0_x_agr0                                      -> Net_304
  agr0                                             -> Net_304
  agr0_x_sc_3_vout                                 -> Net_304
  sc_3_vout                                        -> Net_304
  p4_5                                             -> Net_426
  agl5_x_p4_5                                      -> Net_426
  agl5                                             -> Net_426
  agl5_x_sc_2_vin                                  -> Net_426
  sc_2_vin                                         -> Net_426
  p6_2                                             -> Net_300
  agl2_x_p6_2                                      -> Net_300
  agl2                                             -> Net_300
  agl2_x_sc_2_vout                                 -> Net_300
  sc_2_vout                                        -> Net_300
  p4_6                                             -> Net_427
  agl6_x_p4_6                                      -> Net_427
  agl6                                             -> Net_427
  agl6_x_sc_0_vin                                  -> Net_427
  sc_0_vin                                         -> Net_427
  p6_3                                             -> Net_302
  agl3_x_p6_3                                      -> Net_302
  agl3                                             -> Net_302
  agl3_x_sc_0_vout                                 -> Net_302
  sc_0_vout                                        -> Net_302
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.234ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.1 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   14 :   34 :   48 :  29.17%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            3.29
                   Pterms :            2.14
               Macrocells :            2.21
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.109ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         11 :       3.36 :       2.82
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,3)][LB=1] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=__ZERO__, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = __ZERO__ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=3, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PWMPulseCapture:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_586) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMPulseCapture:PWMUDB:control_7\
        );
        Output = \PWMPulseCapture:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_749, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_586) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMPulseCapture:PWMUDB:runmode_enable\ * 
              !\PWMPulseCapture:PWMUDB:cmp1_less\
        );
        Output = Net_749 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\counterANTPlus:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\counterPolarC:CounterUDB:prevCapture\ * Net_749
            + \counterANTPlus:CounterUDB:per_equal\
        );
        Output = \counterANTPlus:CounterUDB:reload\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,0)][LB=1] #macrocells=3, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\counterPolarC:CounterUDB:prevCapture\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_586) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_749
        );
        Output = \counterPolarC:CounterUDB:prevCapture\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\PWMPulseCapture:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_586) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWMPulseCapture:PWMUDB:prevCompare1\ * 
              !\PWMPulseCapture:PWMUDB:cmp1_less\
        );
        Output = \PWMPulseCapture:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWMPulseCapture:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMPulseCapture:PWMUDB:runmode_enable\ * 
              \PWMPulseCapture:PWMUDB:tc_i\
        );
        Output = \PWMPulseCapture:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWMPulseCapture:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_586 ,
        cs_addr_2 => \PWMPulseCapture:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWMPulseCapture:PWMUDB:runmode_enable\ ,
        chain_out => \PWMPulseCapture:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWMPulseCapture:PWMUDB:sP16:pwmdp:u1\

statusicell: Name =\PWMPulseCapture:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_586 ,
        status_3 => \PWMPulseCapture:PWMUDB:status_3\ ,
        status_2 => \PWMPulseCapture:PWMUDB:status_2\ ,
        status_0 => \PWMPulseCapture:PWMUDB:status_0\ ,
        interrupt => Net_682 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWMPulseCapture:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_586 ,
        control_7 => \PWMPulseCapture:PWMUDB:control_7\ ,
        control_6 => \PWMPulseCapture:PWMUDB:control_6\ ,
        control_5 => \PWMPulseCapture:PWMUDB:control_5\ ,
        control_4 => \PWMPulseCapture:PWMUDB:control_4\ ,
        control_3 => \PWMPulseCapture:PWMUDB:control_3\ ,
        control_2 => \PWMPulseCapture:PWMUDB:control_2\ ,
        control_1 => \PWMPulseCapture:PWMUDB:control_1\ ,
        control_0 => \PWMPulseCapture:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=3, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\counterANTPlus:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \counterANTPlus:CounterUDB:per_equal\ * 
              !\counterANTPlus:CounterUDB:overflow_reg_i\
        );
        Output = \counterANTPlus:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\shiftregSender:bSR:load_reg\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_423
        );
        Output = \shiftregSender:bSR:load_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\counterPolarC:CounterUDB:hwCapture\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\counterPolarC:CounterUDB:prevCapture\ * Net_749
        );
        Output = \counterPolarC:CounterUDB:hwCapture\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,1)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\counterANTPlus:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_586) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \counterANTPlus:CounterUDB:per_equal\
        );
        Output = \counterANTPlus:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\shiftregSender:bSR:status_0\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_423 * !\shiftregSender:bSR:load_reg\
        );
        Output = \shiftregSender:bSR:status_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\shiftregSender:bSR:sC8:BShiftRegDp:u0\
    PORT MAP (
        clock => Net_32 ,
        cs_addr_2 => \shiftregSender:bSR:ctrl_clk_enable\ ,
        cs_addr_1 => \shiftregSender:bSR:status_0\ ,
        so_comb => Net_415 ,
        f0_bus_stat_comb => \shiftregSender:bSR:status_4\ ,
        f0_blk_stat_comb => \shiftregSender:bSR:status_3\ ,
        f1_bus_stat_comb => \shiftregSender:bSR:status_6\ ,
        f1_blk_stat_comb => \shiftregSender:bSR:status_5\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111100000000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\shiftregSender:bSR:StsReg\
    PORT MAP (
        clock => Net_32 ,
        status_6 => \shiftregSender:bSR:status_6\ ,
        status_5 => \shiftregSender:bSR:status_5\ ,
        status_4 => \shiftregSender:bSR:status_4\ ,
        status_3 => \shiftregSender:bSR:status_3\ ,
        status_0 => \shiftregSender:bSR:status_0\ ,
        interrupt => Net_71 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000111"
        cy_md_select = "0000111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\shiftregSender:bSR:SyncCtl:CtrlReg\
    PORT MAP (
        clock => Net_32 ,
        control_7 => \shiftregSender:bSR:control_7\ ,
        control_6 => \shiftregSender:bSR:control_6\ ,
        control_5 => \shiftregSender:bSR:control_5\ ,
        control_4 => \shiftregSender:bSR:control_4\ ,
        control_3 => \shiftregSender:bSR:control_3\ ,
        control_2 => \shiftregSender:bSR:control_2\ ,
        control_1 => \shiftregSender:bSR:control_1\ ,
        control_0 => \shiftregSender:bSR:ctrl_clk_enable\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000001"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\counterPolarS:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_586) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\counterPolarS:CounterUDB:cmp_less\
        );
        Output = \counterPolarS:CounterUDB:prevCompare\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,2)][LB=1] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\counterPolarS:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\counterPolarS:CounterUDB:cmp_less\ * 
              !\counterPolarS:CounterUDB:prevCompare\
        );
        Output = \counterPolarS:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\counterPolarS:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \counterPolarS:CounterUDB:per_equal\ * 
              !\counterPolarS:CounterUDB:overflow_reg_i\
        );
        Output = \counterPolarS:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\counterPolarS:CounterUDB:sC8:counterdp:u0\
    PORT MAP (
        clock => Net_586 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \counterPolarS:CounterUDB:count_enable\ ,
        cs_addr_0 => \counterPolarC:CounterUDB:hwCapture\ ,
        f0_load => \counterPolarC:CounterUDB:hwCapture\ ,
        ce0_comb => \counterPolarS:CounterUDB:per_equal\ ,
        z0_comb => \counterPolarS:CounterUDB:status_1\ ,
        cl1_comb => \counterPolarS:CounterUDB:cmp_less\ ,
        f0_bus_stat_comb => \counterPolarS:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \counterPolarS:CounterUDB:status_5\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\counterPolarS:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        clock => Net_586 ,
        status_6 => \counterPolarS:CounterUDB:status_6\ ,
        status_5 => \counterPolarS:CounterUDB:status_5\ ,
        status_4 => \counterPolarC:CounterUDB:hwCapture\ ,
        status_2 => \counterPolarS:CounterUDB:status_2\ ,
        status_1 => \counterPolarS:CounterUDB:status_1\ ,
        status_0 => \counterPolarS:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\counterPolarS:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_586 ,
        control_7 => \counterPolarS:CounterUDB:control_7\ ,
        control_6 => \counterPolarS:CounterUDB:control_6\ ,
        control_5 => \counterPolarS:CounterUDB:control_5\ ,
        control_4 => \counterPolarS:CounterUDB:control_4\ ,
        control_3 => \counterPolarS:CounterUDB:control_3\ ,
        control_2 => \counterPolarS:CounterUDB:control_2\ ,
        control_1 => \counterPolarS:CounterUDB:control_1\ ,
        control_0 => \counterPolarS:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\counterPolarC:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_586) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \counterPolarC:CounterUDB:cmp_out_i\
        );
        Output = \counterPolarC:CounterUDB:prevCompare\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\counterANTPlus:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \counterANTPlus:CounterUDB:cmp_out_i\ * 
              !\counterANTPlus:CounterUDB:prevCompare\
        );
        Output = \counterANTPlus:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,3)][LB=1] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\counterPolarC:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \counterPolarC:CounterUDB:per_equal\ * 
              !\counterPolarC:CounterUDB:overflow_reg_i\
        );
        Output = \counterPolarC:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\counterPolarS:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_586) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \counterPolarS:CounterUDB:per_equal\
        );
        Output = \counterPolarS:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\counterANTPlus:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_586) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \counterANTPlus:CounterUDB:cmp_out_i\
        );
        Output = \counterANTPlus:CounterUDB:prevCompare\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\counterPolarC:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_586) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \counterPolarC:CounterUDB:per_equal\
        );
        Output = \counterPolarC:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\counterANTPlus:CounterUDB:sC8:counterdp:u0\
    PORT MAP (
        clock => Net_586 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \counterANTPlus:CounterUDB:count_enable\ ,
        cs_addr_0 => \counterANTPlus:CounterUDB:reload\ ,
        f0_load => \counterPolarC:CounterUDB:hwCapture\ ,
        ce0_comb => \counterANTPlus:CounterUDB:per_equal\ ,
        z0_comb => \counterANTPlus:CounterUDB:status_1\ ,
        ce1_comb => \counterANTPlus:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \counterANTPlus:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \counterANTPlus:CounterUDB:status_5\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\counterANTPlus:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        clock => Net_586 ,
        status_6 => \counterANTPlus:CounterUDB:status_6\ ,
        status_5 => \counterANTPlus:CounterUDB:status_5\ ,
        status_4 => \counterPolarC:CounterUDB:hwCapture\ ,
        status_2 => \counterANTPlus:CounterUDB:status_2\ ,
        status_1 => \counterANTPlus:CounterUDB:status_1\ ,
        status_0 => \counterANTPlus:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\counterPolarC:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_586 ,
        control_7 => \counterPolarC:CounterUDB:control_7\ ,
        control_6 => \counterPolarC:CounterUDB:control_6\ ,
        control_5 => \counterPolarC:CounterUDB:control_5\ ,
        control_4 => \counterPolarC:CounterUDB:control_4\ ,
        control_3 => \counterPolarC:CounterUDB:control_3\ ,
        control_2 => \counterPolarC:CounterUDB:control_2\ ,
        control_1 => \counterPolarC:CounterUDB:control_1\ ,
        control_0 => \counterPolarC:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=3, #inputs=6, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\counterPolarC:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \counterPolarC:CounterUDB:cmp_out_i\ * 
              !\counterPolarC:CounterUDB:prevCompare\
        );
        Output = \counterPolarC:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\counterPolarC:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_629 * \counterPolarC:CounterUDB:control_7\ * 
              !\counterPolarC:CounterUDB:count_stored_i\
        );
        Output = \counterPolarC:CounterUDB:count_enable\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\counterANTPlus:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_586) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_382
        );
        Output = \counterANTPlus:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,5)][LB=1] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\counterANTPlus:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_382 * \counterANTPlus:CounterUDB:control_7\ * 
              !\counterANTPlus:CounterUDB:count_stored_i\
        );
        Output = \counterANTPlus:CounterUDB:count_enable\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\counterPolarC:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_586) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_629
        );
        Output = \counterPolarC:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\counterPolarS:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_586) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_371
        );
        Output = \counterPolarS:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\counterPolarS:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_371 * \counterPolarS:CounterUDB:control_7\ * 
              !\counterPolarS:CounterUDB:count_stored_i\
        );
        Output = \counterPolarS:CounterUDB:count_enable\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\counterPolarC:CounterUDB:sC8:counterdp:u0\
    PORT MAP (
        clock => Net_586 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \counterPolarC:CounterUDB:count_enable\ ,
        cs_addr_0 => \counterPolarC:CounterUDB:hwCapture\ ,
        f0_load => \counterPolarC:CounterUDB:hwCapture\ ,
        ce0_comb => \counterPolarC:CounterUDB:per_equal\ ,
        z0_comb => \counterPolarC:CounterUDB:status_1\ ,
        ce1_comb => \counterPolarC:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \counterPolarC:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \counterPolarC:CounterUDB:status_5\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\counterPolarC:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        clock => Net_586 ,
        status_6 => \counterPolarC:CounterUDB:status_6\ ,
        status_5 => \counterPolarC:CounterUDB:status_5\ ,
        status_4 => \counterPolarC:CounterUDB:hwCapture\ ,
        status_2 => \counterPolarC:CounterUDB:status_2\ ,
        status_1 => \counterPolarC:CounterUDB:status_1\ ,
        status_0 => \counterPolarC:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\counterANTPlus:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_586 ,
        control_7 => \counterANTPlus:CounterUDB:control_7\ ,
        control_6 => \counterANTPlus:CounterUDB:control_6\ ,
        control_5 => \counterANTPlus:CounterUDB:control_5\ ,
        control_4 => \counterANTPlus:CounterUDB:control_4\ ,
        control_3 => \counterANTPlus:CounterUDB:control_3\ ,
        control_2 => \counterANTPlus:CounterUDB:control_2\ ,
        control_1 => \counterANTPlus:CounterUDB:control_1\ ,
        control_0 => \counterANTPlus:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\PWMPulseCapture:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_586) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWMPulseCapture:PWMUDB:cmp1_less\
        );
        Output = \PWMPulseCapture:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWMPulseCapture:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_586 ,
        cs_addr_2 => \PWMPulseCapture:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWMPulseCapture:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWMPulseCapture:PWMUDB:cmp1_less\ ,
        z0_comb => \PWMPulseCapture:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWMPulseCapture:PWMUDB:status_3\ ,
        chain_in => \PWMPulseCapture:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWMPulseCapture:PWMUDB:sP16:pwmdp:u0\

synccell: Name =pinButton1(0)_SYNC
    PORT MAP (
        in => Net_526 ,
        out => Net_526_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =pinButton4(0)_SYNC
    PORT MAP (
        in => Net_529 ,
        out => Net_529_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =pinButton5(0)_SYNC
    PORT MAP (
        in => Net_482 ,
        out => Net_482_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =pinButton7(0)_SYNC
    PORT MAP (
        in => Net_655 ,
        out => Net_655_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_492, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_423
        );
        Output = Net_492 (fanout=1)
        Properties               : 
        {
        }
}

statuscell: Name =\statusButton:sts:sts_reg\
    PORT MAP (
        status_7 => Net_656_SYNCOUT ,
        status_6 => Net_655_SYNCOUT ,
        status_5 => Net_654_SYNCOUT ,
        status_4 => Net_482_SYNCOUT ,
        status_3 => Net_529_SYNCOUT ,
        status_2 => Net_528_SYNCOUT ,
        status_1 => Net_527_SYNCOUT ,
        status_0 => Net_526_SYNCOUT );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,2)] contents:
datapathcell: Name =\shiftregReceiver:bSR:sC8:BShiftRegDp:u0\
    PORT MAP (
        clock => Net_32 ,
        cs_addr_2 => \shiftregReceiver:bSR:ctrl_clk_enable\ ,
        route_si => Net_56_SYNCOUT ,
        f1_load => Net_423 ,
        f0_bus_stat_comb => \shiftregReceiver:bSR:status_4\ ,
        f0_blk_stat_comb => \shiftregReceiver:bSR:status_3\ ,
        f1_bus_stat_comb => \shiftregReceiver:bSR:status_6\ ,
        f1_blk_stat_comb => \shiftregReceiver:bSR:status_5\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101000001000111100000000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =pinCalibrateIn(0)_SYNC
    PORT MAP (
        in => Net_56 ,
        out => Net_56_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =pinButton2(0)_SYNC
    PORT MAP (
        in => Net_527 ,
        out => Net_527_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =pinButton3(0)_SYNC
    PORT MAP (
        in => Net_528 ,
        out => Net_528_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =pinButton6(0)_SYNC
    PORT MAP (
        in => Net_654 ,
        out => Net_654_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] contents:
statusicell: Name =\shiftregReceiver:bSR:StsReg\
    PORT MAP (
        clock => Net_32 ,
        status_6 => \shiftregReceiver:bSR:status_6\ ,
        status_5 => \shiftregReceiver:bSR:status_5\ ,
        status_4 => \shiftregReceiver:bSR:status_4\ ,
        status_3 => \shiftregReceiver:bSR:status_3\ ,
        status_1 => Net_423 ,
        interrupt => Net_106 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000111"
        cy_md_select = "0000111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\shiftregReceiver:bSR:SyncCtl:CtrlReg\
    PORT MAP (
        clock => Net_32 ,
        control_7 => \shiftregReceiver:bSR:control_7\ ,
        control_6 => \shiftregReceiver:bSR:control_6\ ,
        control_5 => \shiftregReceiver:bSR:control_5\ ,
        control_4 => \shiftregReceiver:bSR:control_4\ ,
        control_3 => \shiftregReceiver:bSR:control_3\ ,
        control_2 => \shiftregReceiver:bSR:control_2\ ,
        control_1 => \shiftregReceiver:bSR:control_1\ ,
        control_0 => \shiftregReceiver:bSR:ctrl_clk_enable\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000001"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] contents:
synccell: Name =pinButton8(0)_SYNC
    PORT MAP (
        in => Net_656 ,
        out => Net_656_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =isrLoadInt
        PORT MAP (
            interrupt => Net_71 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =isrPulseCapture
        PORT MAP (
            interrupt => Net_682 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =isrStoreInt
        PORT MAP (
            interrupt => Net_106 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = pinButton1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => pinButton1(0)__PA ,
        fb => Net_526 ,
        pad => pinButton1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = pinButton2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => pinButton2(0)__PA ,
        fb => Net_527 ,
        pad => pinButton2(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = pinButton3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => pinButton3(0)__PA ,
        fb => Net_528 ,
        pad => pinButton3(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = pinButton4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => pinButton4(0)__PA ,
        fb => Net_529 ,
        pad => pinButton4(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = pinButton5(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => pinButton5(0)__PA ,
        fb => Net_482 ,
        pad => pinButton5(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = pinButton6(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => pinButton6(0)__PA ,
        fb => Net_654 ,
        pad => pinButton6(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = pinButton7(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => pinButton7(0)__PA ,
        fb => Net_655 ,
        pad => pinButton7(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = pinButton8(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => pinButton8(0)__PA ,
        fb => Net_656 ,
        pad => pinButton8(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = \lcdDisplay:LCDPort(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \lcdDisplay:LCDPort(0)\__PA ,
        pad => \lcdDisplay:LCDPort(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \lcdDisplay:LCDPort(1)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \lcdDisplay:LCDPort(1)\__PA ,
        pad => \lcdDisplay:LCDPort(1)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \lcdDisplay:LCDPort(2)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \lcdDisplay:LCDPort(2)\__PA ,
        pad => \lcdDisplay:LCDPort(2)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \lcdDisplay:LCDPort(3)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \lcdDisplay:LCDPort(3)\__PA ,
        pad => \lcdDisplay:LCDPort(3)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \lcdDisplay:LCDPort(4)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \lcdDisplay:LCDPort(4)\__PA ,
        pad => \lcdDisplay:LCDPort(4)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \lcdDisplay:LCDPort(5)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \lcdDisplay:LCDPort(5)\__PA ,
        pad => \lcdDisplay:LCDPort(5)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \lcdDisplay:LCDPort(6)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \lcdDisplay:LCDPort(6)\__PA ,
        pad => \lcdDisplay:LCDPort(6)_PAD\ );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = pinCalibrateIn(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => pinCalibrateIn(0)__PA ,
        fb => Net_56 ,
        pad => pinCalibrateIn(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = pinClock(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => pinClock(0)__PA ,
        pin_input => Net_32_local ,
        pad => pinClock(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = pinShift_Load(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => pinShift_Load(0)__PA ,
        pin_input => Net_492 ,
        pad => pinShift_Load(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = pinCalibrateOut(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => pinCalibrateOut(0)__PA ,
        pin_input => Net_415 ,
        pad => pinCalibrateOut(0)_PAD );
    Properties:
    {
    }

Port 4 contains the following IO cells:
[IoId=5]: 
Pin : Name = pinPolarC(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => pinPolarC(0)__PA ,
        analog_term => Net_426 ,
        pad => pinPolarC(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = pinPolarS(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => pinPolarS(0)__PA ,
        analog_term => Net_427 ,
        pad => pinPolarS(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = pinANTPlus(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => pinANTPlus(0)__PA ,
        analog_term => Net_430 ,
        pad => pinANTPlus(0)_PAD );
    Properties:
    {
    }

Port 5 contains the following IO cells:
[IoId=6]: 
Pin : Name = pinDMK(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => pinDMK(0)__PA ,
        pad => pinDMK(0)_PAD );
    Properties:
    {
    }

Port 6 contains the following IO cells:
[IoId=0]: 
Pin : Name = pinANTPlusLED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_HI
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ANALOG, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => pinANTPlusLED(0)__PA ,
        fb => Net_382 ,
        analog_term => Net_304 ,
        pad => pinANTPlusLED(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = pinPolarCLED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_HI
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ANALOG, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => pinPolarCLED(0)__PA ,
        fb => Net_629 ,
        analog_term => Net_300 ,
        pad => pinPolarCLED(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = pinPolarSLED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_HI
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ANALOG, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => pinPolarSLED(0)__PA ,
        fb => Net_371 ,
        analog_term => Net_302 ,
        pad => pinPolarSLED(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
Port 15 contains the following IO cells:
ARM group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_586 ,
            dclk_0 => Net_586_local ,
            dclk_glb_1 => Net_32 ,
            dclk_1 => Net_32_local ,
            dclk_glb_2 => Net_530 ,
            dclk_2 => Net_530_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: 
    SC Block @ F(SC,0): 
    sccell: Name =\pgaPolarS:SC\
        PORT MAP (
            vref => \pgaPolarS:Net_17\ ,
            vin => Net_427 ,
            modout => \pgaPolarS:Net_41\ ,
            vout => Net_302 );
        Properties:
        {
            cy_registers = ""
        }
    SC Block @ F(SC,2): 
    sccell: Name =\pgaPolarC:SC\
        PORT MAP (
            vref => \pgaPolarC:Net_17\ ,
            vin => Net_426 ,
            modout => \pgaPolarC:Net_41\ ,
            vout => Net_300 );
        Properties:
        {
            cy_registers = ""
        }
    SC Block @ F(SC,3): 
    sccell: Name =\pgaANTPlus:SC\
        PORT MAP (
            vref => \pgaANTPlus:Net_17\ ,
            vin => Net_430 ,
            modout => \pgaANTPlus:Net_41\ ,
            vout => Net_304 );
        Properties:
        {
            cy_registers = ""
        }
SPC group 0: empty
Timer group 0: 
    Timer Block @ F(Timer,0): 
    timercell: Name =\counterShift:CounterHW\
        PORT MAP (
            clock => Net_32 ,
            enable => __ZERO__ ,
            tc => Net_423 ,
            cmp => \counterShift:Net_47\ ,
            irq => \counterShift:Net_42\ );
        Properties:
        {
            cy_registers = ""
        }
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                         | 
Port | Pin | Fixed |      Type |       Drive Mode |                    Name | Connections
-----+-----+-------+-----------+------------------+-------------------------+-----------------------------
   0 |   0 |     * |      NONE |      RES_PULL_UP |           pinButton1(0) | FB(Net_526)
     |   1 |     * |      NONE |      RES_PULL_UP |           pinButton2(0) | FB(Net_527)
     |   2 |     * |      NONE |      RES_PULL_UP |           pinButton3(0) | FB(Net_528)
     |   3 |     * |      NONE |      RES_PULL_UP |           pinButton4(0) | FB(Net_529)
     |   4 |     * |      NONE |     HI_Z_DIGITAL |           pinButton5(0) | FB(Net_482)
     |   5 |     * |      NONE |     HI_Z_DIGITAL |           pinButton6(0) | FB(Net_654)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |           pinButton7(0) | FB(Net_655)
     |   7 |     * |      NONE |     HI_Z_DIGITAL |           pinButton8(0) | FB(Net_656)
-----+-----+-------+-----------+------------------+-------------------------+-----------------------------
   2 |   0 |     * |      NONE |         CMOS_OUT | \lcdDisplay:LCDPort(0)\ | 
     |   1 |     * |      NONE |         CMOS_OUT | \lcdDisplay:LCDPort(1)\ | 
     |   2 |     * |      NONE |         CMOS_OUT | \lcdDisplay:LCDPort(2)\ | 
     |   3 |     * |      NONE |         CMOS_OUT | \lcdDisplay:LCDPort(3)\ | 
     |   4 |     * |      NONE |         CMOS_OUT | \lcdDisplay:LCDPort(4)\ | 
     |   5 |     * |      NONE |         CMOS_OUT | \lcdDisplay:LCDPort(5)\ | 
     |   6 |     * |      NONE |         CMOS_OUT | \lcdDisplay:LCDPort(6)\ | 
-----+-----+-------+-----------+------------------+-------------------------+-----------------------------
   3 |   0 |     * |      NONE |      RES_PULL_UP |       pinCalibrateIn(0) | FB(Net_56)
     |   1 |     * |      NONE |         CMOS_OUT |             pinClock(0) | In(Net_32_local)
     |   2 |     * |      NONE |         CMOS_OUT |        pinShift_Load(0) | In(Net_492)
     |   7 |     * |      NONE |    OPEN_DRAIN_LO |      pinCalibrateOut(0) | In(Net_415)
-----+-----+-------+-----------+------------------+-------------------------+-----------------------------
   4 |   5 |     * |      NONE |      HI_Z_ANALOG |            pinPolarC(0) | Analog(Net_426)
     |   6 |     * |      NONE |      HI_Z_ANALOG |            pinPolarS(0) | Analog(Net_427)
     |   7 |     * |      NONE |      HI_Z_ANALOG |           pinANTPlus(0) | Analog(Net_430)
-----+-----+-------+-----------+------------------+-------------------------+-----------------------------
   5 |   6 |     * |      NONE |      RES_PULL_UP |               pinDMK(0) | 
-----+-----+-------+-----------+------------------+-------------------------+-----------------------------
   6 |   0 |     * |      NONE |    OPEN_DRAIN_HI |        pinANTPlusLED(0) | FB(Net_382), Analog(Net_304)
     |   2 |     * |      NONE |    OPEN_DRAIN_HI |         pinPolarCLED(0) | FB(Net_629), Analog(Net_300)
     |   3 |     * |      NONE |    OPEN_DRAIN_HI |         pinPolarSLED(0) | FB(Net_371), Analog(Net_302)
----------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.124ms
Digital Placement phase: Elapsed time ==> 1s.936ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "Combine_r.vh2" --pcf-path "Combine.pco" --des-name "Combine" --dsf-path "Combine.dsf" --sdc-path "Combine.sdc" --lib-path "Combine_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 3s.400ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.289ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.060ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Warning: sta.M0021: Combine_timing.html: Warning-1350: Asynchronous path(s) exist from "ClockBlock/dclk_glb_ff_1" to "clockShift". See the timing report for details. (File=C:\Users\bryan.lee\Documents\GitHub\hello-world\Cypress\Combine_4.0\Combine.cydsn\Combine_timing.html)
Timing report is in Combine_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.571ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.271ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 8s.474ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 8s.474ms
API generation phase: Elapsed time ==> 2s.098ms
Dependency generation phase: Elapsed time ==> 0s.015ms
Cleanup phase: Elapsed time ==> 0s.002ms
