Generated by Fabric Compiler ( version 2022.2-SP4.2 <build 132111> ) at Mon Sep 25 16:01:22 2023


Cell Usage:
GTP_APM_E1                    2 uses
GTP_DFF_C                   161 uses
GTP_DFF_CE                  628 uses
GTP_DFF_P                     2 uses
GTP_DFF_PE                    1 use
GTP_GRS                       1 use
GTP_INV                       3 uses
GTP_LUT1                     15 uses
GTP_LUT2                     96 uses
GTP_LUT3                    144 uses
GTP_LUT4                     74 uses
GTP_LUT5                    499 uses
GTP_LUT5CARRY               445 uses
GTP_LUT5M                   108 uses
GTP_MUX2LUT6                103 uses
GTP_MUX2LUT7                 27 uses
GTP_PLL_E3                    1 use

I/O ports: 35
GTP_INBUF                   3 uses
GTP_IOBUF                   3 uses
GTP_OUTBUF                  8 uses
GTP_OUTBUFT                21 uses

Mapping Summary:
Total LUTs: 1381 of 22560 (6.12%)
	LUTs as dram: 0 of 7568 (0.00%)
	LUTs as logic: 1381
Total Registers: 792 of 33840 (2.34%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 60 (0.00%)

APMs:
Total APMs = 2.00 of 40 (5.00%)

Total I/O ports = 35 of 226 (15.49%)


Overview of Control Sets:

Number of unique control sets : 22

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 1        | 0                 1
  [2, 4)      | 1        | 0                 1
  [4, 6)      | 1        | 0                 1
  [6, 8)      | 1        | 0                 1
  [8, 10)     | 0        | 0                 0
  [10, 12)    | 2        | 0                 2
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 16       | 0                 16
--------------------------------------------------------------
  The maximum fanout: 106
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                163
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                629
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

View the details of control sets in the file top_cymometer_controlsets.txt.


Device Utilization Summary Of Each Module:
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name     | LUT      | FF      | Distributed RAM     | APM     | DRM     | ADC     | CGRA     | CRYSTAL     | DLL     | DQSL     | EFUSECODE     | FLSIF     | HMEMC     | HSST     | IO     | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | LUT CARRY     | LUT6 MUX     | LUT7 MUX     | LUT8 MUX     | OSC     | PCIE     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| top_cymometer        | 1381     | 792     | 0                   | 2       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 35     | 0           | 0           | 0            | 0        | 445           | 103          | 27           | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 1         | 0        | 0        
| + u_clk_test         | 38       | 24      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 22            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_cymometer        | 244      | 424     | 0                   | 2       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 155           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_div_fsm          | 260      | 176     | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 97            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_lcd_rgb_char     | 838      | 168     | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 171           | 103          | 27           | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_binary2bcd     | 93       | 108     | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_clk_div        | 18       | 2       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_lcd_display    | 536      | 1       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 14            | 103          | 27           | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_lcd_driver     | 181      | 46      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 157           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_rd_id          | 10       | 11      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_pll_100m         | 0        | 0       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Timing analysis mode : single corner

 Clock Summary:                                                                                                                        
***************************************************************************************************************************************
                                                                                      Clock   Non-clock                                
 Clock                                 Period       Waveform            Type          Loads       Loads  Sources                       
---------------------------------------------------------------------------------------------------------------------------------------
 top_cymometer|sys_clk                 1000.0000    {0.0000 500.0000}   Declared        664           2  {sys_clk}                     
 pll_100m|u_pll_100m/u_pll_e3/CLKOUT0  1000.0000    {0.0000 500.0000}   Declared         63           0  {u_pll_100m/u_pll_e3/CLKOUT0} 
 top_cymometer|clk_fx                  1000.0000    {0.0000 500.0000}   Declared         67           1  {clk_fx}                      
=======================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 Inferred_clock_group_0        asynchronous               top_cymometer|sys_clk                     
 Inferred_clock_group_1        asynchronous               pll_100m|u_pll_100m/u_pll_e3/CLKOUT0      
 Inferred_clock_group_2        asynchronous               top_cymometer|clk_fx                      
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 top_cymometer|sys_clk       1.0000 MHz    100.9591 MHz      1000.0000         9.9050        990.095
 pll_100m|u_pll_100m/u_pll_e3/CLKOUT0
                             1.0000 MHz    284.6570 MHz      1000.0000         3.5130        996.487
 top_cymometer|clk_fx        1.0000 MHz    265.9574 MHz      1000.0000         3.7600        996.240
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 top_cymometer|sys_clk  top_cymometer|sys_clk      990.095       0.000              0           1113
 pll_100m|u_pll_100m/u_pll_e3/CLKOUT0
                        pll_100m|u_pll_100m/u_pll_e3/CLKOUT0
                                                   996.487       0.000              0            122
 top_cymometer|clk_fx   top_cymometer|clk_fx       996.240       0.000              0            126
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 top_cymometer|sys_clk  top_cymometer|sys_clk        0.740       0.000              0           1113
 pll_100m|u_pll_100m/u_pll_e3/CLKOUT0
                        pll_100m|u_pll_100m/u_pll_e3/CLKOUT0
                                                     0.740       0.000              0            122
 top_cymometer|clk_fx   top_cymometer|clk_fx         0.740       0.000              0            126
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 top_cymometer|sys_clk                             499.380       0.000              0            664
 pll_100m|u_pll_100m/u_pll_e3/CLKOUT0              499.380       0.000              0             63
 top_cymometer|clk_fx                              498.862       0.000              0             67
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : u_lcd_rgb_char/u_lcd_driver/pixel_ypos[0]/CLK (GTP_DFF_C)
Endpoint    : u_lcd_rgb_char/u_lcd_display/pixel_data[0]/D (GTP_DFF_P)
Path Group  : top_cymometer|sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.445
  Launch Clock Delay      :  4.445
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_cymometer|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=619)      2.192       3.403         nt_sys_clk       
                                                                                   u_lcd_rgb_char/u_clk_div/lcd_pclk_or[0]_3/I0 (GTP_LUT5)
                                   td                    0.250       3.653 r       u_lcd_rgb_char/u_clk_div/lcd_pclk_or[0]_3/Z (GTP_LUT5)
                                   net (fanout=48)       0.792       4.445         nt_lcd_clk       
                                                                           r       u_lcd_rgb_char/u_lcd_driver/pixel_ypos[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.774 r       u_lcd_rgb_char/u_lcd_driver/pixel_ypos[0]/Q (GTP_DFF_C)
                                   net (fanout=2)        0.553       5.327         u_lcd_rgb_char/pixel_ypos [0]
                                                                                   u_lcd_rgb_char/u_lcd_driver/pixel_ypos[10:0]_inv/I0 (GTP_LUT1)
                                   td                    0.185       5.512 r       u_lcd_rgb_char/u_lcd_driver/pixel_ypos[10:0]_inv/Z (GTP_LUT1)
                                   net (fanout=2)        0.553       6.065         u_lcd_rgb_char/pixel_ypos[0]_inv
                                                                                   u_lcd_rgb_char/u_lcd_display/N55_1.fsub_2/I0 (GTP_LUT5CARRY)
                                   td                    0.258       6.323 f       u_lcd_rgb_char/u_lcd_display/N55_1.fsub_2/Z (GTP_LUT5CARRY)
                                   net (fanout=344)      2.142       8.465         u_lcd_rgb_char/u_lcd_display/N55 [4]
                                                                                   u_lcd_rgb_char/u_lcd_display/N3481_199/I1 (GTP_LUT3)
                                   td                    0.258       8.723 f       u_lcd_rgb_char/u_lcd_display/N3481_199/Z (GTP_LUT3)
                                   net (fanout=2)        0.553       9.276         u_lcd_rgb_char/u_lcd_display/_N10559
                                                                                   u_lcd_rgb_char/u_lcd_display/N3481_845/I4 (GTP_LUT5)
                                   td                    0.185       9.461 r       u_lcd_rgb_char/u_lcd_display/N3481_845/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       9.925         u_lcd_rgb_char/u_lcd_display/_N11935
                                                                                   u_lcd_rgb_char/u_lcd_display/N3481_847/I4 (GTP_LUT5)
                                   td                    0.185      10.110 r       u_lcd_rgb_char/u_lcd_display/N3481_847/Z (GTP_LUT5)
                                   net (fanout=1)        0.464      10.574         u_lcd_rgb_char/u_lcd_display/_N11937
                                                                                   u_lcd_rgb_char/u_lcd_display/N3481_858/I1 (GTP_LUT4)
                                   td                    0.191      10.765 f       u_lcd_rgb_char/u_lcd_display/N3481_858/Z (GTP_LUT4)
                                   net (fanout=1)        0.464      11.229         u_lcd_rgb_char/u_lcd_display/_N11948
                                                                                   u_lcd_rgb_char/u_lcd_display/N3481_860/I4 (GTP_LUT5)
                                   td                    0.185      11.414 r       u_lcd_rgb_char/u_lcd_display/N3481_860/Z (GTP_LUT5)
                                   net (fanout=2)        0.553      11.967         u_lcd_rgb_char/u_lcd_display/_N10822
                                                                                   u_lcd_rgb_char/u_lcd_display/N3485_10/I1 (GTP_LUT3)
                                   td                    0.185      12.152 r       u_lcd_rgb_char/u_lcd_display/N3485_10/Z (GTP_LUT3)
                                   net (fanout=2)        0.553      12.705         u_lcd_rgb_char/u_lcd_display/N3485
                                                                                   u_lcd_rgb_char/u_lcd_display/N3470_24/I0 (GTP_LUT5M)
                                   td                    0.258      12.963 f       u_lcd_rgb_char/u_lcd_display/N3470_24/Z (GTP_LUT5M)
                                   net (fanout=1)        0.464      13.427         u_lcd_rgb_char/u_lcd_display/_N2972
                                                                                   u_lcd_rgb_char/u_lcd_display/N3470_29/I0 (GTP_LUT5M)
                                   td                    0.258      13.685 f       u_lcd_rgb_char/u_lcd_display/N3470_29/Z (GTP_LUT5M)
                                   net (fanout=1)        0.464      14.149         u_lcd_rgb_char/u_lcd_display/_N2977
                                                                                   u_lcd_rgb_char/u_lcd_display/N3470_35_7/I2 (GTP_LUT5)
                                   td                    0.185      14.334 r       u_lcd_rgb_char/u_lcd_display/N3470_35_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      14.334         u_lcd_rgb_char/u_lcd_display/N3470 [0]
                                                                           r       u_lcd_rgb_char/u_lcd_display/pixel_data[0]/D (GTP_DFF_P)

 Data arrival time                                                  14.334         Logic Levels: 11 
                                                                                   Logic: 2.662ns(26.919%), Route: 7.227ns(73.081%)
----------------------------------------------------------------------------------------------------

 Clock top_cymometer|sys_clk (rising edge)
                                                      1000.000    1000.000 r                        
 sys_clk                                                 0.000    1000.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1000.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=619)      2.192    1003.403         nt_sys_clk       
                                                                                   u_lcd_rgb_char/u_clk_div/lcd_pclk_or[0]_3/I0 (GTP_LUT5)
                                   td                    0.250    1003.653 r       u_lcd_rgb_char/u_clk_div/lcd_pclk_or[0]_3/Z (GTP_LUT5)
                                   net (fanout=48)       0.792    1004.445         nt_lcd_clk       
                                                                           r       u_lcd_rgb_char/u_lcd_display/pixel_data[0]/CLK (GTP_DFF_P)
 clock pessimism                                         0.000    1004.445                          
 clock uncertainty                                      -0.050    1004.395                          

 Setup time                                              0.034    1004.429                          

 Data required time                                               1004.429                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.429                          
 Data arrival time                                                  14.334                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       990.095                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_char/u_rd_id/lcd_id[1]/CLK (GTP_DFF_CE)
Endpoint    : u_lcd_rgb_char/u_lcd_driver/pixel_ypos[10]/D (GTP_DFF_C)
Path Group  : top_cymometer|sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.445
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_cymometer|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=619)      3.204       4.415         nt_sys_clk       
                                                                           r       u_lcd_rgb_char/u_rd_id/lcd_id[1]/CLK (GTP_DFF_CE)

                                   tco                   0.329       4.744 r       u_lcd_rgb_char/u_rd_id/lcd_id[1]/Q (GTP_DFF_CE)
                                   net (fanout=4)        0.641       5.385         u_lcd_rgb_char/lcd_id [1]
                                                                                   u_lcd_rgb_char/u_clk_div/N39_11/I0 (GTP_LUT4)
                                   td                    0.290       5.675 f       u_lcd_rgb_char/u_clk_div/N39_11/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       6.139         u_lcd_rgb_char/u_clk_div/_N11888
                                                                                   u_lcd_rgb_char/u_clk_div/N39_13/I4 (GTP_LUT5)
                                   td                    0.258       6.397 f       u_lcd_rgb_char/u_clk_div/N39_13/Z (GTP_LUT5)
                                   net (fanout=31)       0.933       7.330         u_lcd_rgb_char/u_lcd_driver/h_back [2]
                                                                                   u_lcd_rgb_char/u_clk_div/N19_2/I0 (GTP_LUT2)
                                   td                    0.214       7.544 r       u_lcd_rgb_char/u_clk_div/N19_2/Z (GTP_LUT2)
                                   net (fanout=9)        0.745       8.289         u_lcd_rgb_char/u_lcd_driver/v_sync [0]
                                                                                   u_lcd_rgb_char/u_clk_div/N19/I1 (GTP_LUT2)
                                   td                    0.185       8.474 r       u_lcd_rgb_char/u_clk_div/N19/Z (GTP_LUT2)
                                   net (fanout=14)       0.802       9.276         u_lcd_rgb_char/u_clk_div/N19
                                                                                   u_lcd_rgb_char/u_lcd_driver/N16_1_2/I2 (GTP_LUT5CARRY)
                                   td                    0.284       9.560 f       u_lcd_rgb_char/u_lcd_driver/N16_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.560         u_lcd_rgb_char/u_lcd_driver/_N735
                                                                                   u_lcd_rgb_char/u_lcd_driver/N16_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.590 r       u_lcd_rgb_char/u_lcd_driver/N16_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.590         u_lcd_rgb_char/u_lcd_driver/_N736
                                                                                   u_lcd_rgb_char/u_lcd_driver/N16_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.620 r       u_lcd_rgb_char/u_lcd_driver/N16_1_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.620         u_lcd_rgb_char/u_lcd_driver/_N737
                                                                                   u_lcd_rgb_char/u_lcd_driver/N16_1_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.650 r       u_lcd_rgb_char/u_lcd_driver/N16_1_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.650         u_lcd_rgb_char/u_lcd_driver/_N738
                                                                                   u_lcd_rgb_char/u_lcd_driver/N16_1_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.680 r       u_lcd_rgb_char/u_lcd_driver/N16_1_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.680         u_lcd_rgb_char/u_lcd_driver/_N739
                                                                                   u_lcd_rgb_char/u_lcd_driver/N16_1_7/CIN (GTP_LUT5CARRY)
                                   td                    0.236       9.916 r       u_lcd_rgb_char/u_lcd_driver/N16_1_7/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464      10.380         u_lcd_rgb_char/u_lcd_driver/N16 [9]
                                                                                   u_lcd_rgb_char/u_lcd_driver/N17.lt_4/I2 (GTP_LUT5CARRY)
                                   td                    0.233      10.613 f       u_lcd_rgb_char/u_lcd_driver/N17.lt_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.613         u_lcd_rgb_char/u_lcd_driver/N17.co [8]
                                                                                   u_lcd_rgb_char/u_lcd_driver/N17.lt_5/CIN (GTP_LUT5CARRY)
                                   td                    0.236      10.849 r       u_lcd_rgb_char/u_lcd_driver/N17.lt_5/Z (GTP_LUT5CARRY)
                                   net (fanout=6)        0.693      11.542         u_lcd_rgb_char/u_lcd_driver/N17
                                                                                   u_lcd_rgb_char/u_lcd_driver/N116_1/I1 (GTP_LUT2)
                                   td                    0.185      11.727 r       u_lcd_rgb_char/u_lcd_driver/N116_1/Z (GTP_LUT2)
                                   net (fanout=7)        0.713      12.440         u_lcd_rgb_char/u_lcd_driver/N18
                                                                                   u_lcd_rgb_char/u_lcd_driver/N25.fsub_1/I3 (GTP_LUT5CARRY)
                                   td                    0.233      12.673 f       u_lcd_rgb_char/u_lcd_driver/N25.fsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.673         u_lcd_rgb_char/u_lcd_driver/N25.co [1]
                                                                                   u_lcd_rgb_char/u_lcd_driver/N25.fsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.703 r       u_lcd_rgb_char/u_lcd_driver/N25.fsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.703         u_lcd_rgb_char/u_lcd_driver/N25.co [2]
                                                                                   u_lcd_rgb_char/u_lcd_driver/N25.fsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.733 r       u_lcd_rgb_char/u_lcd_driver/N25.fsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.733         u_lcd_rgb_char/u_lcd_driver/N25.co [3]
                                                                                   u_lcd_rgb_char/u_lcd_driver/N25.fsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.763 r       u_lcd_rgb_char/u_lcd_driver/N25.fsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.763         u_lcd_rgb_char/u_lcd_driver/N25.co [4]
                                                                                   u_lcd_rgb_char/u_lcd_driver/N25.fsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.793 r       u_lcd_rgb_char/u_lcd_driver/N25.fsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.793         u_lcd_rgb_char/u_lcd_driver/N25.co [5]
                                                                                   u_lcd_rgb_char/u_lcd_driver/N25.fsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.823 r       u_lcd_rgb_char/u_lcd_driver/N25.fsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.823         u_lcd_rgb_char/u_lcd_driver/N25.co [6]
                                                                                   u_lcd_rgb_char/u_lcd_driver/N25.fsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.853 r       u_lcd_rgb_char/u_lcd_driver/N25.fsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.853         u_lcd_rgb_char/u_lcd_driver/N25.co [7]
                                                                                   u_lcd_rgb_char/u_lcd_driver/N25.fsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.883 r       u_lcd_rgb_char/u_lcd_driver/N25.fsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.883         u_lcd_rgb_char/u_lcd_driver/N25.co [8]
                                                                                   u_lcd_rgb_char/u_lcd_driver/N25.fsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.913 r       u_lcd_rgb_char/u_lcd_driver/N25.fsub_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.913         u_lcd_rgb_char/u_lcd_driver/N25.co [9]
                                                                                   u_lcd_rgb_char/u_lcd_driver/N25.fsub_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.943 r       u_lcd_rgb_char/u_lcd_driver/N25.fsub_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.943         u_lcd_rgb_char/u_lcd_driver/N25.co [10]
                                                                                   u_lcd_rgb_char/u_lcd_driver/N25.fsub_11/CIN (GTP_LUT5CARRY)
                                   td                    0.236      13.179 r       u_lcd_rgb_char/u_lcd_driver/N25.fsub_11/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.179         u_lcd_rgb_char/u_lcd_driver/N180 [10]
                                                                           r       u_lcd_rgb_char/u_lcd_driver/pixel_ypos[10]/D (GTP_DFF_C)

 Data arrival time                                                  13.179         Logic Levels: 11 
                                                                                   Logic: 3.309ns(37.757%), Route: 5.455ns(62.243%)
----------------------------------------------------------------------------------------------------

 Clock top_cymometer|sys_clk (rising edge)
                                                      1000.000    1000.000 r                        
 sys_clk                                                 0.000    1000.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1000.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=619)      2.192    1003.403         nt_sys_clk       
                                                                                   u_lcd_rgb_char/u_clk_div/lcd_pclk_or[0]_3/I0 (GTP_LUT5)
                                   td                    0.250    1003.653 r       u_lcd_rgb_char/u_clk_div/lcd_pclk_or[0]_3/Z (GTP_LUT5)
                                   net (fanout=48)       0.792    1004.445         nt_lcd_clk       
                                                                           r       u_lcd_rgb_char/u_lcd_driver/pixel_ypos[10]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1004.445                          
 clock uncertainty                                      -0.050    1004.395                          

 Setup time                                              0.034    1004.429                          

 Data required time                                               1004.429                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.429                          
 Data arrival time                                                  13.179                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       991.250                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_char/u_rd_id/lcd_id[1]/CLK (GTP_DFF_CE)
Endpoint    : u_lcd_rgb_char/u_lcd_driver/pixel_ypos[9]/D (GTP_DFF_C)
Path Group  : top_cymometer|sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.445
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_cymometer|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=619)      3.204       4.415         nt_sys_clk       
                                                                           r       u_lcd_rgb_char/u_rd_id/lcd_id[1]/CLK (GTP_DFF_CE)

                                   tco                   0.329       4.744 r       u_lcd_rgb_char/u_rd_id/lcd_id[1]/Q (GTP_DFF_CE)
                                   net (fanout=4)        0.641       5.385         u_lcd_rgb_char/lcd_id [1]
                                                                                   u_lcd_rgb_char/u_clk_div/N39_11/I0 (GTP_LUT4)
                                   td                    0.290       5.675 f       u_lcd_rgb_char/u_clk_div/N39_11/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       6.139         u_lcd_rgb_char/u_clk_div/_N11888
                                                                                   u_lcd_rgb_char/u_clk_div/N39_13/I4 (GTP_LUT5)
                                   td                    0.258       6.397 f       u_lcd_rgb_char/u_clk_div/N39_13/Z (GTP_LUT5)
                                   net (fanout=31)       0.933       7.330         u_lcd_rgb_char/u_lcd_driver/h_back [2]
                                                                                   u_lcd_rgb_char/u_clk_div/N19_2/I0 (GTP_LUT2)
                                   td                    0.214       7.544 r       u_lcd_rgb_char/u_clk_div/N19_2/Z (GTP_LUT2)
                                   net (fanout=9)        0.745       8.289         u_lcd_rgb_char/u_lcd_driver/v_sync [0]
                                                                                   u_lcd_rgb_char/u_clk_div/N19/I1 (GTP_LUT2)
                                   td                    0.185       8.474 r       u_lcd_rgb_char/u_clk_div/N19/Z (GTP_LUT2)
                                   net (fanout=14)       0.802       9.276         u_lcd_rgb_char/u_clk_div/N19
                                                                                   u_lcd_rgb_char/u_lcd_driver/N16_1_2/I2 (GTP_LUT5CARRY)
                                   td                    0.284       9.560 f       u_lcd_rgb_char/u_lcd_driver/N16_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.560         u_lcd_rgb_char/u_lcd_driver/_N735
                                                                                   u_lcd_rgb_char/u_lcd_driver/N16_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.590 r       u_lcd_rgb_char/u_lcd_driver/N16_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.590         u_lcd_rgb_char/u_lcd_driver/_N736
                                                                                   u_lcd_rgb_char/u_lcd_driver/N16_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.620 r       u_lcd_rgb_char/u_lcd_driver/N16_1_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.620         u_lcd_rgb_char/u_lcd_driver/_N737
                                                                                   u_lcd_rgb_char/u_lcd_driver/N16_1_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.650 r       u_lcd_rgb_char/u_lcd_driver/N16_1_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.650         u_lcd_rgb_char/u_lcd_driver/_N738
                                                                                   u_lcd_rgb_char/u_lcd_driver/N16_1_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.680 r       u_lcd_rgb_char/u_lcd_driver/N16_1_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.680         u_lcd_rgb_char/u_lcd_driver/_N739
                                                                                   u_lcd_rgb_char/u_lcd_driver/N16_1_7/CIN (GTP_LUT5CARRY)
                                   td                    0.236       9.916 r       u_lcd_rgb_char/u_lcd_driver/N16_1_7/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464      10.380         u_lcd_rgb_char/u_lcd_driver/N16 [9]
                                                                                   u_lcd_rgb_char/u_lcd_driver/N17.lt_4/I2 (GTP_LUT5CARRY)
                                   td                    0.233      10.613 f       u_lcd_rgb_char/u_lcd_driver/N17.lt_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.613         u_lcd_rgb_char/u_lcd_driver/N17.co [8]
                                                                                   u_lcd_rgb_char/u_lcd_driver/N17.lt_5/CIN (GTP_LUT5CARRY)
                                   td                    0.236      10.849 r       u_lcd_rgb_char/u_lcd_driver/N17.lt_5/Z (GTP_LUT5CARRY)
                                   net (fanout=6)        0.693      11.542         u_lcd_rgb_char/u_lcd_driver/N17
                                                                                   u_lcd_rgb_char/u_lcd_driver/N116_1/I1 (GTP_LUT2)
                                   td                    0.185      11.727 r       u_lcd_rgb_char/u_lcd_driver/N116_1/Z (GTP_LUT2)
                                   net (fanout=7)        0.713      12.440         u_lcd_rgb_char/u_lcd_driver/N18
                                                                                   u_lcd_rgb_char/u_lcd_driver/N25.fsub_1/I3 (GTP_LUT5CARRY)
                                   td                    0.233      12.673 f       u_lcd_rgb_char/u_lcd_driver/N25.fsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.673         u_lcd_rgb_char/u_lcd_driver/N25.co [1]
                                                                                   u_lcd_rgb_char/u_lcd_driver/N25.fsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.703 r       u_lcd_rgb_char/u_lcd_driver/N25.fsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.703         u_lcd_rgb_char/u_lcd_driver/N25.co [2]
                                                                                   u_lcd_rgb_char/u_lcd_driver/N25.fsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.733 r       u_lcd_rgb_char/u_lcd_driver/N25.fsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.733         u_lcd_rgb_char/u_lcd_driver/N25.co [3]
                                                                                   u_lcd_rgb_char/u_lcd_driver/N25.fsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.763 r       u_lcd_rgb_char/u_lcd_driver/N25.fsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.763         u_lcd_rgb_char/u_lcd_driver/N25.co [4]
                                                                                   u_lcd_rgb_char/u_lcd_driver/N25.fsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.793 r       u_lcd_rgb_char/u_lcd_driver/N25.fsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.793         u_lcd_rgb_char/u_lcd_driver/N25.co [5]
                                                                                   u_lcd_rgb_char/u_lcd_driver/N25.fsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.823 r       u_lcd_rgb_char/u_lcd_driver/N25.fsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.823         u_lcd_rgb_char/u_lcd_driver/N25.co [6]
                                                                                   u_lcd_rgb_char/u_lcd_driver/N25.fsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.853 r       u_lcd_rgb_char/u_lcd_driver/N25.fsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.853         u_lcd_rgb_char/u_lcd_driver/N25.co [7]
                                                                                   u_lcd_rgb_char/u_lcd_driver/N25.fsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.883 r       u_lcd_rgb_char/u_lcd_driver/N25.fsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.883         u_lcd_rgb_char/u_lcd_driver/N25.co [8]
                                                                                   u_lcd_rgb_char/u_lcd_driver/N25.fsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.913 r       u_lcd_rgb_char/u_lcd_driver/N25.fsub_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.913         u_lcd_rgb_char/u_lcd_driver/N25.co [9]
                                                                                   u_lcd_rgb_char/u_lcd_driver/N25.fsub_10/CIN (GTP_LUT5CARRY)
                                   td                    0.236      13.149 r       u_lcd_rgb_char/u_lcd_driver/N25.fsub_10/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.149         u_lcd_rgb_char/u_lcd_driver/N180 [9]
                                                                           r       u_lcd_rgb_char/u_lcd_driver/pixel_ypos[9]/D (GTP_DFF_C)

 Data arrival time                                                  13.149         Logic Levels: 11 
                                                                                   Logic: 3.279ns(37.543%), Route: 5.455ns(62.457%)
----------------------------------------------------------------------------------------------------

 Clock top_cymometer|sys_clk (rising edge)
                                                      1000.000    1000.000 r                        
 sys_clk                                                 0.000    1000.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1000.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=619)      2.192    1003.403         nt_sys_clk       
                                                                                   u_lcd_rgb_char/u_clk_div/lcd_pclk_or[0]_3/I0 (GTP_LUT5)
                                   td                    0.250    1003.653 r       u_lcd_rgb_char/u_clk_div/lcd_pclk_or[0]_3/Z (GTP_LUT5)
                                   net (fanout=48)       0.792    1004.445         nt_lcd_clk       
                                                                           r       u_lcd_rgb_char/u_lcd_driver/pixel_ypos[9]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1004.445                          
 clock uncertainty                                      -0.050    1004.395                          

 Setup time                                              0.034    1004.429                          

 Data required time                                               1004.429                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.429                          
 Data arrival time                                                  13.149                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       991.280                          
====================================================================================================

====================================================================================================

Startpoint  : u_cymometer/numer_reg[8]/CLK (GTP_DFF_CE)
Endpoint    : u_cymometer/dividend[8]/D (GTP_DFF_CE)
Path Group  : top_cymometer|sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_cymometer|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=619)      3.204       4.415         nt_sys_clk       
                                                                           r       u_cymometer/numer_reg[8]/CLK (GTP_DFF_CE)

                                   tco                   0.323       4.738 f       u_cymometer/numer_reg[8]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.464       5.202         u_cymometer/numer_reg [8]
                                                                           f       u_cymometer/dividend[8]/D (GTP_DFF_CE)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock top_cymometer|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=619)      3.204       4.415         nt_sys_clk       
                                                                           r       u_cymometer/dividend[8]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_cymometer/numer_reg[9]/CLK (GTP_DFF_CE)
Endpoint    : u_cymometer/dividend[9]/D (GTP_DFF_CE)
Path Group  : top_cymometer|sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_cymometer|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=619)      3.204       4.415         nt_sys_clk       
                                                                           r       u_cymometer/numer_reg[9]/CLK (GTP_DFF_CE)

                                   tco                   0.323       4.738 f       u_cymometer/numer_reg[9]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.464       5.202         u_cymometer/numer_reg [9]
                                                                           f       u_cymometer/dividend[9]/D (GTP_DFF_CE)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock top_cymometer|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=619)      3.204       4.415         nt_sys_clk       
                                                                           r       u_cymometer/dividend[9]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_cymometer/numer_reg[10]/CLK (GTP_DFF_CE)
Endpoint    : u_cymometer/dividend[10]/D (GTP_DFF_CE)
Path Group  : top_cymometer|sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_cymometer|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=619)      3.204       4.415         nt_sys_clk       
                                                                           r       u_cymometer/numer_reg[10]/CLK (GTP_DFF_CE)

                                   tco                   0.323       4.738 f       u_cymometer/numer_reg[10]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.464       5.202         u_cymometer/numer_reg [10]
                                                                           f       u_cymometer/dividend[10]/D (GTP_DFF_CE)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock top_cymometer|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=619)      3.204       4.415         nt_sys_clk       
                                                                           r       u_cymometer/dividend[10]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_cymometer/gate_fs_d0/CLK (GTP_DFF_C)
Endpoint    : u_cymometer/cnt_fs[0]/CE (GTP_DFF_CE)
Path Group  : pll_100m|u_pll_100m/u_pll_e3/CLKOUT0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.819
  Launch Clock Delay      :  0.819
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_100m|u_pll_100m/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_pll_100m/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=63)       0.819       0.819         clk_fs           
                                                                           r       u_cymometer/gate_fs_d0/CLK (GTP_DFF_C)

                                   tco                   0.329       1.148 r       u_cymometer/gate_fs_d0/Q (GTP_DFF_C)
                                   net (fanout=2)        0.553       1.701         u_cymometer/gate_fs_d0
                                                                                   u_cymometer/N7/I0 (GTP_LUT2)
                                   td                    0.206       1.907 r       u_cymometer/N7/Z (GTP_LUT2)
                                   net (fanout=31)       0.745       2.652         u_cymometer/gate_fs_nege
                                                                                   u_cymometer/N184/I0 (GTP_LUT2)
                                   td                    0.258       2.910 f       u_cymometer/N184/Z (GTP_LUT2)
                                   net (fanout=30)       0.730       3.640         u_cymometer/N184 
                                                                           f       u_cymometer/cnt_fs[0]/CE (GTP_DFF_CE)

 Data arrival time                                                   3.640         Logic Levels: 2  
                                                                                   Logic: 0.793ns(28.111%), Route: 2.028ns(71.889%)
----------------------------------------------------------------------------------------------------

 Clock pll_100m|u_pll_100m/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       u_pll_100m/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=63)       0.819    1000.819         clk_fs           
                                                                           r       u_cymometer/cnt_fs[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1000.819                          
 clock uncertainty                                      -0.150    1000.669                          

 Setup time                                             -0.542    1000.127                          

 Data required time                                               1000.127                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.127                          
 Data arrival time                                                   3.640                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.487                          
====================================================================================================

====================================================================================================

Startpoint  : u_cymometer/gate_fs_d0/CLK (GTP_DFF_C)
Endpoint    : u_cymometer/cnt_fs[1]/CE (GTP_DFF_CE)
Path Group  : pll_100m|u_pll_100m/u_pll_e3/CLKOUT0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.819
  Launch Clock Delay      :  0.819
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_100m|u_pll_100m/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_pll_100m/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=63)       0.819       0.819         clk_fs           
                                                                           r       u_cymometer/gate_fs_d0/CLK (GTP_DFF_C)

                                   tco                   0.329       1.148 r       u_cymometer/gate_fs_d0/Q (GTP_DFF_C)
                                   net (fanout=2)        0.553       1.701         u_cymometer/gate_fs_d0
                                                                                   u_cymometer/N7/I0 (GTP_LUT2)
                                   td                    0.206       1.907 r       u_cymometer/N7/Z (GTP_LUT2)
                                   net (fanout=31)       0.745       2.652         u_cymometer/gate_fs_nege
                                                                                   u_cymometer/N184/I0 (GTP_LUT2)
                                   td                    0.258       2.910 f       u_cymometer/N184/Z (GTP_LUT2)
                                   net (fanout=30)       0.730       3.640         u_cymometer/N184 
                                                                           f       u_cymometer/cnt_fs[1]/CE (GTP_DFF_CE)

 Data arrival time                                                   3.640         Logic Levels: 2  
                                                                                   Logic: 0.793ns(28.111%), Route: 2.028ns(71.889%)
----------------------------------------------------------------------------------------------------

 Clock pll_100m|u_pll_100m/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       u_pll_100m/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=63)       0.819    1000.819         clk_fs           
                                                                           r       u_cymometer/cnt_fs[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1000.819                          
 clock uncertainty                                      -0.150    1000.669                          

 Setup time                                             -0.542    1000.127                          

 Data required time                                               1000.127                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.127                          
 Data arrival time                                                   3.640                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.487                          
====================================================================================================

====================================================================================================

Startpoint  : u_cymometer/gate_fs_d0/CLK (GTP_DFF_C)
Endpoint    : u_cymometer/cnt_fs[2]/CE (GTP_DFF_CE)
Path Group  : pll_100m|u_pll_100m/u_pll_e3/CLKOUT0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.819
  Launch Clock Delay      :  0.819
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_100m|u_pll_100m/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_pll_100m/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=63)       0.819       0.819         clk_fs           
                                                                           r       u_cymometer/gate_fs_d0/CLK (GTP_DFF_C)

                                   tco                   0.329       1.148 r       u_cymometer/gate_fs_d0/Q (GTP_DFF_C)
                                   net (fanout=2)        0.553       1.701         u_cymometer/gate_fs_d0
                                                                                   u_cymometer/N7/I0 (GTP_LUT2)
                                   td                    0.206       1.907 r       u_cymometer/N7/Z (GTP_LUT2)
                                   net (fanout=31)       0.745       2.652         u_cymometer/gate_fs_nege
                                                                                   u_cymometer/N184/I0 (GTP_LUT2)
                                   td                    0.258       2.910 f       u_cymometer/N184/Z (GTP_LUT2)
                                   net (fanout=30)       0.730       3.640         u_cymometer/N184 
                                                                           f       u_cymometer/cnt_fs[2]/CE (GTP_DFF_CE)

 Data arrival time                                                   3.640         Logic Levels: 2  
                                                                                   Logic: 0.793ns(28.111%), Route: 2.028ns(71.889%)
----------------------------------------------------------------------------------------------------

 Clock pll_100m|u_pll_100m/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       u_pll_100m/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=63)       0.819    1000.819         clk_fs           
                                                                           r       u_cymometer/cnt_fs[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1000.819                          
 clock uncertainty                                      -0.150    1000.669                          

 Setup time                                             -0.542    1000.127                          

 Data required time                                               1000.127                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.127                          
 Data arrival time                                                   3.640                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.487                          
====================================================================================================

====================================================================================================

Startpoint  : u_cymometer/gate_fs/CLK (GTP_DFF_C)
Endpoint    : u_cymometer/gate_fs_d0/D (GTP_DFF_C)
Path Group  : pll_100m|u_pll_100m/u_pll_e3/CLKOUT0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.819
  Launch Clock Delay      :  0.819
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_100m|u_pll_100m/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_pll_100m/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=63)       0.819       0.819         clk_fs           
                                                                           r       u_cymometer/gate_fs/CLK (GTP_DFF_C)

                                   tco                   0.323       1.142 f       u_cymometer/gate_fs/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       1.606         u_cymometer/gate_fs
                                                                           f       u_cymometer/gate_fs_d0/D (GTP_DFF_C)

 Data arrival time                                                   1.606         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock pll_100m|u_pll_100m/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_pll_100m/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=63)       0.819       0.819         clk_fs           
                                                                           r       u_cymometer/gate_fs_d0/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       0.819                          
 clock uncertainty                                       0.000       0.819                          

 Hold time                                               0.047       0.866                          

 Data required time                                                  0.866                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.866                          
 Data arrival time                                                   1.606                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_cymometer/cnt_fs[2]/CLK (GTP_DFF_CE)
Endpoint    : u_cymometer/cnt_fs_reg[2]/D (GTP_DFF_CE)
Path Group  : pll_100m|u_pll_100m/u_pll_e3/CLKOUT0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.819
  Launch Clock Delay      :  0.819
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_100m|u_pll_100m/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_pll_100m/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=63)       0.819       0.819         clk_fs           
                                                                           r       u_cymometer/cnt_fs[2]/CLK (GTP_DFF_CE)

                                   tco                   0.323       1.142 f       u_cymometer/cnt_fs[2]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.553       1.695         u_cymometer/cnt_fs [2]
                                                                           f       u_cymometer/cnt_fs_reg[2]/D (GTP_DFF_CE)

 Data arrival time                                                   1.695         Logic Levels: 0  
                                                                                   Logic: 0.323ns(36.872%), Route: 0.553ns(63.128%)
----------------------------------------------------------------------------------------------------

 Clock pll_100m|u_pll_100m/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_pll_100m/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=63)       0.819       0.819         clk_fs           
                                                                           r       u_cymometer/cnt_fs_reg[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       0.819                          
 clock uncertainty                                       0.000       0.819                          

 Hold time                                               0.047       0.866                          

 Data required time                                                  0.866                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.866                          
 Data arrival time                                                   1.695                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.829                          
====================================================================================================

====================================================================================================

Startpoint  : u_cymometer/cnt_fs[3]/CLK (GTP_DFF_CE)
Endpoint    : u_cymometer/cnt_fs_reg[3]/D (GTP_DFF_CE)
Path Group  : pll_100m|u_pll_100m/u_pll_e3/CLKOUT0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.819
  Launch Clock Delay      :  0.819
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_100m|u_pll_100m/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_pll_100m/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=63)       0.819       0.819         clk_fs           
                                                                           r       u_cymometer/cnt_fs[3]/CLK (GTP_DFF_CE)

                                   tco                   0.323       1.142 f       u_cymometer/cnt_fs[3]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.553       1.695         u_cymometer/cnt_fs [3]
                                                                           f       u_cymometer/cnt_fs_reg[3]/D (GTP_DFF_CE)

 Data arrival time                                                   1.695         Logic Levels: 0  
                                                                                   Logic: 0.323ns(36.872%), Route: 0.553ns(63.128%)
----------------------------------------------------------------------------------------------------

 Clock pll_100m|u_pll_100m/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_pll_100m/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=63)       0.819       0.819         clk_fs           
                                                                           r       u_cymometer/cnt_fs_reg[3]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       0.819                          
 clock uncertainty                                       0.000       0.819                          

 Hold time                                               0.047       0.866                          

 Data required time                                                  0.866                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.866                          
 Data arrival time                                                   1.695                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.829                          
====================================================================================================

====================================================================================================

Startpoint  : u_cymometer/gate_fx_d2/CLK (GTP_DFF_C)
Endpoint    : u_cymometer/N58_m1/CEX (GTP_APM_E1)
Path Group  : top_cymometer|clk_fx
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_cymometer|clk_fx (rising edge)
                                                         0.000       0.000 r                        
 clk_fx                                                  0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.000       0.000         clk_fx           
                                                                                   clk_fx_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_fx_ibuf/O (GTP_INBUF)
                                   net (fanout=68)       3.204       4.415         nt_clk_fx        
                                                                           r       u_cymometer/gate_fx_d2/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_cymometer/gate_fx_d2/Q (GTP_DFF_C)
                                   net (fanout=32)       0.938       5.682         u_cymometer/gate_fx_d2
                                                                                   u_cymometer/N4/I0 (GTP_LUT2)
                                   td                    0.215       5.897 r       u_cymometer/N4/Z (GTP_LUT2)
                                   net (fanout=32)       1.273       7.170         u_cymometer/gate_fx_nege
                                                                           r       u_cymometer/N58_m1/CEX (GTP_APM_E1)

 Data arrival time                                                   7.170         Logic Levels: 1  
                                                                                   Logic: 0.544ns(19.746%), Route: 2.211ns(80.254%)
----------------------------------------------------------------------------------------------------

 Clock top_cymometer|clk_fx (rising edge)
                                                      1000.000    1000.000 r                        
 clk_fx                                                  0.000    1000.000 r       clk_fx (port)    
                                   net (fanout=1)        0.000    1000.000         clk_fx           
                                                                                   clk_fx_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       clk_fx_ibuf/O (GTP_INBUF)
                                   net (fanout=68)       3.204    1004.415         nt_clk_fx        
                                                                           r       u_cymometer/N58_m1/CLK (GTP_APM_E1)
 clock pessimism                                         0.000    1004.415                          
 clock uncertainty                                      -0.050    1004.365                          

 Setup time                                             -0.955    1003.410                          

 Data required time                                               1003.410                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.410                          
 Data arrival time                                                   7.170                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.240                          
====================================================================================================

====================================================================================================

Startpoint  : u_cymometer/gate_fx_d2/CLK (GTP_DFF_C)
Endpoint    : u_cymometer/N58_m2/CEY (GTP_APM_E1)
Path Group  : top_cymometer|clk_fx
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_cymometer|clk_fx (rising edge)
                                                         0.000       0.000 r                        
 clk_fx                                                  0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.000       0.000         clk_fx           
                                                                                   clk_fx_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_fx_ibuf/O (GTP_INBUF)
                                   net (fanout=68)       3.204       4.415         nt_clk_fx        
                                                                           r       u_cymometer/gate_fx_d2/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_cymometer/gate_fx_d2/Q (GTP_DFF_C)
                                   net (fanout=32)       0.938       5.682         u_cymometer/gate_fx_d2
                                                                                   u_cymometer/N4/I0 (GTP_LUT2)
                                   td                    0.215       5.897 r       u_cymometer/N4/Z (GTP_LUT2)
                                   net (fanout=32)       1.273       7.170         u_cymometer/gate_fx_nege
                                                                           r       u_cymometer/N58_m2/CEY (GTP_APM_E1)

 Data arrival time                                                   7.170         Logic Levels: 1  
                                                                                   Logic: 0.544ns(19.746%), Route: 2.211ns(80.254%)
----------------------------------------------------------------------------------------------------

 Clock top_cymometer|clk_fx (rising edge)
                                                      1000.000    1000.000 r                        
 clk_fx                                                  0.000    1000.000 r       clk_fx (port)    
                                   net (fanout=1)        0.000    1000.000         clk_fx           
                                                                                   clk_fx_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       clk_fx_ibuf/O (GTP_INBUF)
                                   net (fanout=68)       3.204    1004.415         nt_clk_fx        
                                                                           r       u_cymometer/N58_m2/CLK (GTP_APM_E1)
 clock pessimism                                         0.000    1004.415                          
 clock uncertainty                                      -0.050    1004.365                          

 Setup time                                             -0.863    1003.502                          

 Data required time                                               1003.502                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.502                          
 Data arrival time                                                   7.170                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.332                          
====================================================================================================

====================================================================================================

Startpoint  : u_cymometer/gate_fx_d2/CLK (GTP_DFF_C)
Endpoint    : u_cymometer/cnt_fx_reg[0]/CE (GTP_DFF_CE)
Path Group  : top_cymometer|clk_fx
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_cymometer|clk_fx (rising edge)
                                                         0.000       0.000 r                        
 clk_fx                                                  0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.000       0.000         clk_fx           
                                                                                   clk_fx_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_fx_ibuf/O (GTP_INBUF)
                                   net (fanout=68)       3.204       4.415         nt_clk_fx        
                                                                           r       u_cymometer/gate_fx_d2/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_cymometer/gate_fx_d2/Q (GTP_DFF_C)
                                   net (fanout=32)       0.938       5.682         u_cymometer/gate_fx_d2
                                                                                   u_cymometer/N4/I0 (GTP_LUT2)
                                   td                    0.213       5.895 f       u_cymometer/N4/Z (GTP_LUT2)
                                   net (fanout=32)       0.758       6.653         u_cymometer/gate_fx_nege
                                                                           f       u_cymometer/cnt_fx_reg[0]/CE (GTP_DFF_CE)

 Data arrival time                                                   6.653         Logic Levels: 1  
                                                                                   Logic: 0.542ns(24.218%), Route: 1.696ns(75.782%)
----------------------------------------------------------------------------------------------------

 Clock top_cymometer|clk_fx (rising edge)
                                                      1000.000    1000.000 r                        
 clk_fx                                                  0.000    1000.000 r       clk_fx (port)    
                                   net (fanout=1)        0.000    1000.000         clk_fx           
                                                                                   clk_fx_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       clk_fx_ibuf/O (GTP_INBUF)
                                   net (fanout=68)       3.204    1004.415         nt_clk_fx        
                                                                           r       u_cymometer/cnt_fx_reg[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1004.415                          
 clock uncertainty                                      -0.050    1004.365                          

 Setup time                                             -0.542    1003.823                          

 Data required time                                               1003.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.823                          
 Data arrival time                                                   6.653                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.170                          
====================================================================================================

====================================================================================================

Startpoint  : u_cymometer/gate_fx_d0/CLK (GTP_DFF_C)
Endpoint    : u_cymometer/gate_fx_d1/D (GTP_DFF_C)
Path Group  : top_cymometer|clk_fx
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_cymometer|clk_fx (rising edge)
                                                         0.000       0.000 r                        
 clk_fx                                                  0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.000       0.000         clk_fx           
                                                                                   clk_fx_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_fx_ibuf/O (GTP_INBUF)
                                   net (fanout=68)       3.204       4.415         nt_clk_fx        
                                                                           r       u_cymometer/gate_fx_d0/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       u_cymometer/gate_fx_d0/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         u_cymometer/gate_fx_d0
                                                                           f       u_cymometer/gate_fx_d1/D (GTP_DFF_C)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock top_cymometer|clk_fx (rising edge)
                                                         0.000       0.000 r                        
 clk_fx                                                  0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.000       0.000         clk_fx           
                                                                                   clk_fx_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_fx_ibuf/O (GTP_INBUF)
                                   net (fanout=68)       3.204       4.415         nt_clk_fx        
                                                                           r       u_cymometer/gate_fx_d1/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_cymometer/gate_fx_d1/CLK (GTP_DFF_C)
Endpoint    : u_cymometer/gate_fx_d2/D (GTP_DFF_C)
Path Group  : top_cymometer|clk_fx
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_cymometer|clk_fx (rising edge)
                                                         0.000       0.000 r                        
 clk_fx                                                  0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.000       0.000         clk_fx           
                                                                                   clk_fx_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_fx_ibuf/O (GTP_INBUF)
                                   net (fanout=68)       3.204       4.415         nt_clk_fx        
                                                                           r       u_cymometer/gate_fx_d1/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       u_cymometer/gate_fx_d1/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         u_cymometer/gate_fx_d1
                                                                           f       u_cymometer/gate_fx_d2/D (GTP_DFF_C)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock top_cymometer|clk_fx (rising edge)
                                                         0.000       0.000 r                        
 clk_fx                                                  0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.000       0.000         clk_fx           
                                                                                   clk_fx_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_fx_ibuf/O (GTP_INBUF)
                                   net (fanout=68)       3.204       4.415         nt_clk_fx        
                                                                           r       u_cymometer/gate_fx_d2/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_cymometer/cnt_fx[2]/CLK (GTP_DFF_C)
Endpoint    : u_cymometer/cnt_fx_reg[2]/D (GTP_DFF_CE)
Path Group  : top_cymometer|clk_fx
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_cymometer|clk_fx (rising edge)
                                                         0.000       0.000 r                        
 clk_fx                                                  0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.000       0.000         clk_fx           
                                                                                   clk_fx_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_fx_ibuf/O (GTP_INBUF)
                                   net (fanout=68)       3.204       4.415         nt_clk_fx        
                                                                           r       u_cymometer/cnt_fx[2]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       u_cymometer/cnt_fx[2]/Q (GTP_DFF_C)
                                   net (fanout=3)        0.605       5.343         u_cymometer/cnt_fx [2]
                                                                           f       u_cymometer/cnt_fx_reg[2]/D (GTP_DFF_CE)

 Data arrival time                                                   5.343         Logic Levels: 0  
                                                                                   Logic: 0.323ns(34.806%), Route: 0.605ns(65.194%)
----------------------------------------------------------------------------------------------------

 Clock top_cymometer|clk_fx (rising edge)
                                                         0.000       0.000 r                        
 clk_fx                                                  0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.000       0.000         clk_fx           
                                                                                   clk_fx_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_fx_ibuf/O (GTP_INBUF)
                                   net (fanout=68)       3.204       4.415         nt_clk_fx        
                                                                           r       u_cymometer/cnt_fx_reg[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.343                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.881                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_char/u_rd_id/lcd_id[1]/CLK (GTP_DFF_CE)
Endpoint    : lcd_clk (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_cymometer|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=619)      3.204       4.415         nt_sys_clk       
                                                                           r       u_lcd_rgb_char/u_rd_id/lcd_id[1]/CLK (GTP_DFF_CE)

                                   tco                   0.329       4.744 r       u_lcd_rgb_char/u_rd_id/lcd_id[1]/Q (GTP_DFF_CE)
                                   net (fanout=4)        0.641       5.385         u_lcd_rgb_char/lcd_id [1]
                                                                                   u_lcd_rgb_char/u_clk_div/N39_11/I0 (GTP_LUT4)
                                   td                    0.290       5.675 f       u_lcd_rgb_char/u_clk_div/N39_11/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       6.139         u_lcd_rgb_char/u_clk_div/_N11888
                                                                                   u_lcd_rgb_char/u_clk_div/N39_13/I4 (GTP_LUT5)
                                   td                    0.258       6.397 f       u_lcd_rgb_char/u_clk_div/N39_13/Z (GTP_LUT5)
                                   net (fanout=31)       0.933       7.330         u_lcd_rgb_char/u_lcd_driver/h_back [2]
                                                                                   u_lcd_rgb_char/u_clk_div/N19_2/I0 (GTP_LUT2)
                                   td                    0.214       7.544 r       u_lcd_rgb_char/u_clk_div/N19_2/Z (GTP_LUT2)
                                   net (fanout=9)        0.745       8.289         u_lcd_rgb_char/u_lcd_driver/v_sync [0]
                                                                                   u_lcd_rgb_char/u_clk_div/lcd_pclk_or[0]_3/I3 (GTP_LUT5)
                                   td                    0.172       8.461 f       u_lcd_rgb_char/u_clk_div/lcd_pclk_or[0]_3/Z (GTP_LUT5)
                                   net (fanout=48)       1.419       9.880         nt_lcd_clk       
                                                                                   lcd_clk_obuf/I (GTP_OUTBUF)
                                   td                    2.803      12.683 f       lcd_clk_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      12.683         lcd_clk          
 lcd_clk                                                                   f       lcd_clk (port)   

 Data arrival time                                                  12.683         Logic Levels: 5  
                                                                                   Logic: 4.066ns(49.178%), Route: 4.202ns(50.822%)
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_char/u_lcd_driver/lcd_de/CLK (GTP_DFF_C)
Endpoint    : lcd_rgb[0] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_cymometer|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=619)      2.192       3.403         nt_sys_clk       
                                                                                   u_lcd_rgb_char/u_clk_div/lcd_pclk_or[0]_3/I0 (GTP_LUT5)
                                   td                    0.250       3.653 r       u_lcd_rgb_char/u_clk_div/lcd_pclk_or[0]_3/Z (GTP_LUT5)
                                   net (fanout=48)       0.792       4.445         nt_lcd_clk       
                                                                           r       u_lcd_rgb_char/u_lcd_driver/lcd_de/CLK (GTP_DFF_C)

                                   tco                   0.329       4.774 r       u_lcd_rgb_char/u_lcd_driver/lcd_de/Q (GTP_DFF_C)
                                   net (fanout=3)        0.605       5.379         nt_lcd_de        
                                                                                   u_lcd_rgb_char/u_lcd_driver/N0/I0 (GTP_LUT2)
                                   td                    0.198       5.577 f       u_lcd_rgb_char/u_lcd_driver/N0/Z (GTP_LUT2)
                                   net (fanout=24)       1.497       7.074         u_lcd_rgb_char/lcd_rgb_o [0]
                                                                                   u_lcd_rgb_char.lcd_rgb_tri[0]/I (GTP_OUTBUFT)
                                   td                    2.803       9.877 f       u_lcd_rgb_char.lcd_rgb_tri[0]/O (GTP_OUTBUFT)
                                   net (fanout=1)        0.000       9.877         nt_lcd_rgb[0]    
 lcd_rgb[0]                                                                f       lcd_rgb[0] (port)

 Data arrival time                                                   9.877         Logic Levels: 2  
                                                                                   Logic: 3.330ns(61.303%), Route: 2.102ns(38.697%)
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_char/u_lcd_driver/lcd_de/CLK (GTP_DFF_C)
Endpoint    : lcd_rgb[1] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_cymometer|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=619)      2.192       3.403         nt_sys_clk       
                                                                                   u_lcd_rgb_char/u_clk_div/lcd_pclk_or[0]_3/I0 (GTP_LUT5)
                                   td                    0.250       3.653 r       u_lcd_rgb_char/u_clk_div/lcd_pclk_or[0]_3/Z (GTP_LUT5)
                                   net (fanout=48)       0.792       4.445         nt_lcd_clk       
                                                                           r       u_lcd_rgb_char/u_lcd_driver/lcd_de/CLK (GTP_DFF_C)

                                   tco                   0.329       4.774 r       u_lcd_rgb_char/u_lcd_driver/lcd_de/Q (GTP_DFF_C)
                                   net (fanout=3)        0.605       5.379         nt_lcd_de        
                                                                                   u_lcd_rgb_char/u_lcd_driver/N0/I0 (GTP_LUT2)
                                   td                    0.198       5.577 f       u_lcd_rgb_char/u_lcd_driver/N0/Z (GTP_LUT2)
                                   net (fanout=24)       1.497       7.074         u_lcd_rgb_char/lcd_rgb_o [0]
                                                                                   u_lcd_rgb_char.lcd_rgb_tri[1]/I (GTP_OUTBUFT)
                                   td                    2.803       9.877 f       u_lcd_rgb_char.lcd_rgb_tri[1]/O (GTP_OUTBUFT)
                                   net (fanout=1)        0.000       9.877         nt_lcd_rgb[1]    
 lcd_rgb[1]                                                                f       lcd_rgb[1] (port)

 Data arrival time                                                   9.877         Logic Levels: 2  
                                                                                   Logic: 3.330ns(61.303%), Route: 2.102ns(38.697%)
====================================================================================================

====================================================================================================

Startpoint  : lcd_rgb[7] (port)
Endpoint    : u_lcd_rgb_char/u_rd_id/lcd_id[1]/D (GTP_DFF_CE)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 lcd_rgb[7]                                              0.000       0.000 r       lcd_rgb[7] (port)
                                   net (fanout=1)        0.000       0.000         nt_lcd_rgb[7]    
                                                                                   u_lcd_rgb_char.lcd_rgb_tri[7]/IO (GTP_IOBUF)
                                   td                    1.211       1.211 r       u_lcd_rgb_char.lcd_rgb_tri[7]/O (GTP_IOBUF)
                                   net (fanout=9)        1.372       2.583         _N0              
                                                                                   u_lcd_rgb_char/u_rd_id/N35_2/I0 (GTP_LUT2)
                                   td                    0.216       2.799 f       u_lcd_rgb_char/u_rd_id/N35_2/Z (GTP_LUT2)
                                   net (fanout=1)        0.000       2.799         u_lcd_rgb_char/u_rd_id/N22 [1]
                                                                           f       u_lcd_rgb_char/u_rd_id/lcd_id[1]/D (GTP_DFF_CE)

 Data arrival time                                                   2.799         Logic Levels: 2  
                                                                                   Logic: 1.427ns(50.982%), Route: 1.372ns(49.018%)
====================================================================================================

====================================================================================================

Startpoint  : lcd_rgb[15] (port)
Endpoint    : u_lcd_rgb_char/u_rd_id/lcd_id[8]/D (GTP_DFF_CE)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 lcd_rgb[15]                                             0.000       0.000 r       lcd_rgb[15] (port)
                                   net (fanout=1)        0.000       0.000         nt_lcd_rgb[15]   
                                                                                   u_lcd_rgb_char.lcd_rgb_tri[15]/IO (GTP_IOBUF)
                                   td                    1.211       1.211 r       u_lcd_rgb_char.lcd_rgb_tri[15]/O (GTP_IOBUF)
                                   net (fanout=9)        1.372       2.583         _N1              
                                                                                   u_lcd_rgb_char/u_rd_id/N22_6[4]/I0 (GTP_LUT2)
                                   td                    0.216       2.799 f       u_lcd_rgb_char/u_rd_id/N22_6[4]/Z (GTP_LUT2)
                                   net (fanout=1)        0.000       2.799         u_lcd_rgb_char/u_rd_id/N22 [8]
                                                                           f       u_lcd_rgb_char/u_rd_id/lcd_id[8]/D (GTP_DFF_CE)

 Data arrival time                                                   2.799         Logic Levels: 2  
                                                                                   Logic: 1.427ns(50.982%), Route: 1.372ns(49.018%)
====================================================================================================

====================================================================================================

Startpoint  : lcd_rgb[7] (port)
Endpoint    : u_lcd_rgb_char/u_rd_id/lcd_id[2]/D (GTP_DFF_CE)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 lcd_rgb[7]                                              0.000       0.000 r       lcd_rgb[7] (port)
                                   net (fanout=1)        0.000       0.000         nt_lcd_rgb[7]    
                                                                                   u_lcd_rgb_char.lcd_rgb_tri[7]/IO (GTP_IOBUF)
                                   td                    1.211       1.211 r       u_lcd_rgb_char.lcd_rgb_tri[7]/O (GTP_IOBUF)
                                   net (fanout=9)        1.372       2.583         _N0              
                                                                                   u_lcd_rgb_char/u_rd_id/N22_6[1]/I0 (GTP_LUT3)
                                   td                    0.239       2.822 r       u_lcd_rgb_char/u_rd_id/N22_6[1]/Z (GTP_LUT3)
                                   net (fanout=1)        0.000       2.822         u_lcd_rgb_char/u_rd_id/N22 [2]
                                                                           r       u_lcd_rgb_char/u_rd_id/lcd_id[2]/D (GTP_DFF_CE)

 Data arrival time                                                   2.822         Logic Levels: 2  
                                                                                   Logic: 1.450ns(51.382%), Route: 1.372ns(48.618%)
====================================================================================================

{top_cymometer|sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.380     500.000         0.620           High Pulse Width                          u_clk_test/clk_out/CLK
 499.380     500.000         0.620           Low Pulse Width                           u_clk_test/clk_out/CLK
 499.380     500.000         0.620           High Pulse Width                          u_clk_test/cnt[0]/CLK
====================================================================================================

{pll_100m|u_pll_100m/u_pll_e3/CLKOUT0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.380     500.000         0.620           High Pulse Width                          u_cymometer/cnt_fs[0]/CLK
 499.380     500.000         0.620           Low Pulse Width                           u_cymometer/cnt_fs[0]/CLK
 499.380     500.000         0.620           High Pulse Width                          u_cymometer/cnt_fs[1]/CLK
====================================================================================================

{top_cymometer|clk_fx} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.862     500.000         1.138           High Pulse Width                          u_cymometer/N58_m1/CLK
 498.862     500.000         1.138           Low Pulse Width                           u_cymometer/N58_m1/CLK
 498.862     500.000         1.138           High Pulse Width                          u_cymometer/N58_m2/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+--------------------------------------------------------------------------------------------+
| Type       | File Name                                                                    
+--------------------------------------------------------------------------------------------+
| Input      | D:/ywd/dmdps2/top_cymometer/prj/compile/top_cymometer_comp.adf               
|            | D:/ywd/dmdps2/top_cymometer/prj/top_cymometer.fdc                            
| Output     | D:/ywd/dmdps2/top_cymometer/prj/synthesize/top_cymometer_syn.adf             
|            | D:/ywd/dmdps2/top_cymometer/prj/synthesize/top_cymometer_syn.vm              
|            | D:/ywd/dmdps2/top_cymometer/prj/synthesize/top_cymometer_controlsets.txt     
|            | D:/ywd/dmdps2/top_cymometer/prj/synthesize/snr.db                            
|            | D:/ywd/dmdps2/top_cymometer/prj/synthesize/top_cymometer.snr                 
+--------------------------------------------------------------------------------------------+


Flow Command: synthesize -selected_syn_tool_opt 2 
Peak memory: 304 MB
Total CPU time to synthesize completion : 0h:0m:12s
Process Total CPU time to synthesize completion : 0h:0m:12s
Total real time to synthesize completion : 0h:0m:14s
