// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module my_prj_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s (
        ap_ready,
        x_0_val1,
        x_1_val2,
        x_2_val3,
        x_3_val4,
        x_4_val5,
        x_5_val6,
        x_6_val7,
        x_7_val8,
        x_8_val9,
        x_9_val10,
        x_10_val11,
        x_11_val12,
        x_12_val13,
        x_13_val14,
        x_14_val15,
        x_15_val16,
        x_16_val,
        x_17_val,
        x_18_val,
        x_19_val,
        x_20_val,
        x_21_val,
        x_22_val,
        x_23_val,
        x_24_val,
        ap_return,
        ap_rst
);


output   ap_ready;
input  [17:0] x_0_val1;
input  [17:0] x_1_val2;
input  [17:0] x_2_val3;
input  [17:0] x_3_val4;
input  [17:0] x_4_val5;
input  [17:0] x_5_val6;
input  [17:0] x_6_val7;
input  [17:0] x_7_val8;
input  [17:0] x_8_val9;
input  [17:0] x_9_val10;
input  [17:0] x_10_val11;
input  [17:0] x_11_val12;
input  [17:0] x_12_val13;
input  [17:0] x_13_val14;
input  [17:0] x_14_val15;
input  [17:0] x_15_val16;
input  [17:0] x_16_val;
input  [17:0] x_17_val;
input  [17:0] x_18_val;
input  [17:0] x_19_val;
input  [17:0] x_20_val;
input  [17:0] x_21_val;
input  [17:0] x_22_val;
input  [17:0] x_23_val;
input  [17:0] x_24_val;
output  [17:0] ap_return;
input   ap_rst;

wire   [17:0] add_ln34_fu_202_p2;
wire   [17:0] add_ln34_2_fu_214_p2;
wire   [17:0] add_ln34_3_fu_220_p2;
wire   [17:0] add_ln34_1_fu_208_p2;
wire   [17:0] add_ln34_5_fu_232_p2;
wire   [17:0] add_ln34_7_fu_244_p2;
wire   [17:0] add_ln34_9_fu_250_p2;
wire   [17:0] add_ln34_6_fu_238_p2;
wire   [17:0] add_ln34_10_fu_256_p2;
wire   [17:0] add_ln34_4_fu_226_p2;
wire   [17:0] add_ln34_12_fu_268_p2;
wire   [17:0] add_ln34_14_fu_280_p2;
wire   [17:0] add_ln34_15_fu_286_p2;
wire   [17:0] add_ln34_13_fu_274_p2;
wire   [17:0] add_ln34_17_fu_298_p2;
wire   [17:0] add_ln34_20_fu_316_p2;
wire   [17:0] add_ln34_19_fu_310_p2;
wire   [17:0] add_ln34_21_fu_322_p2;
wire   [17:0] add_ln34_18_fu_304_p2;
wire   [17:0] add_ln34_22_fu_328_p2;
wire   [17:0] add_ln34_16_fu_292_p2;
wire   [17:0] add_ln34_23_fu_334_p2;
wire   [17:0] add_ln34_11_fu_262_p2;

assign add_ln34_10_fu_256_p2 = (add_ln34_9_fu_250_p2 + add_ln34_6_fu_238_p2);

assign add_ln34_11_fu_262_p2 = (add_ln34_10_fu_256_p2 + add_ln34_4_fu_226_p2);

assign add_ln34_12_fu_268_p2 = (x_11_val12 + x_10_val11);

assign add_ln34_13_fu_274_p2 = (add_ln34_12_fu_268_p2 + x_12_val13);

assign add_ln34_14_fu_280_p2 = (x_8_val9 + x_7_val8);

assign add_ln34_15_fu_286_p2 = (add_ln34_14_fu_280_p2 + x_9_val10);

assign add_ln34_16_fu_292_p2 = (add_ln34_15_fu_286_p2 + add_ln34_13_fu_274_p2);

assign add_ln34_17_fu_298_p2 = (x_5_val6 + x_4_val5);

assign add_ln34_18_fu_304_p2 = (add_ln34_17_fu_298_p2 + x_6_val7);

assign add_ln34_19_fu_310_p2 = (x_3_val4 + x_2_val3);

assign add_ln34_1_fu_208_p2 = (add_ln34_fu_202_p2 + x_17_val);

assign add_ln34_20_fu_316_p2 = (x_0_val1 + x_1_val2);

assign add_ln34_21_fu_322_p2 = (add_ln34_20_fu_316_p2 + add_ln34_19_fu_310_p2);

assign add_ln34_22_fu_328_p2 = (add_ln34_21_fu_322_p2 + add_ln34_18_fu_304_p2);

assign add_ln34_23_fu_334_p2 = (add_ln34_22_fu_328_p2 + add_ln34_16_fu_292_p2);

assign add_ln34_2_fu_214_p2 = (x_20_val + x_21_val);

assign add_ln34_3_fu_220_p2 = (add_ln34_2_fu_214_p2 + x_19_val);

assign add_ln34_4_fu_226_p2 = (add_ln34_3_fu_220_p2 + add_ln34_1_fu_208_p2);

assign add_ln34_5_fu_232_p2 = (x_23_val + x_24_val);

assign add_ln34_6_fu_238_p2 = (add_ln34_5_fu_232_p2 + x_22_val);

assign add_ln34_7_fu_244_p2 = (x_14_val15 + x_13_val14);

assign add_ln34_9_fu_250_p2 = (add_ln34_7_fu_244_p2 + x_15_val16);

assign add_ln34_fu_202_p2 = (x_16_val + x_18_val);

assign ap_ready = 1'b1;

assign ap_return = (add_ln34_23_fu_334_p2 + add_ln34_11_fu_262_p2);

endmodule //my_prj_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s
