// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conifer_jettag_accelerator_decision_function_85 (
        ap_clk,
        ap_rst,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        p_read13,
        p_read14,
        p_read15,
        p_read16,
        p_read17,
        p_read18,
        p_read19,
        p_read20,
        p_read21,
        p_read22,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] p_read1;
input  [17:0] p_read2;
input  [17:0] p_read3;
input  [17:0] p_read4;
input  [17:0] p_read5;
input  [17:0] p_read6;
input  [17:0] p_read7;
input  [17:0] p_read8;
input  [17:0] p_read9;
input  [17:0] p_read10;
input  [17:0] p_read11;
input  [17:0] p_read12;
input  [17:0] p_read13;
input  [17:0] p_read14;
input  [17:0] p_read15;
input  [17:0] p_read16;
input  [17:0] p_read17;
input  [17:0] p_read18;
input  [17:0] p_read19;
input  [17:0] p_read20;
input  [17:0] p_read21;
input  [17:0] p_read22;
output  [11:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_412_p2;
reg   [0:0] icmp_ln86_reg_1410;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln86_reg_1410_pp0_iter1_reg;
wire   [0:0] icmp_ln86_390_fu_418_p2;
reg   [0:0] icmp_ln86_390_reg_1416;
reg   [0:0] icmp_ln86_390_reg_1416_pp0_iter1_reg;
wire   [0:0] icmp_ln86_391_fu_424_p2;
reg   [0:0] icmp_ln86_391_reg_1427;
reg   [0:0] icmp_ln86_391_reg_1427_pp0_iter1_reg;
wire   [0:0] icmp_ln86_392_fu_430_p2;
reg   [0:0] icmp_ln86_392_reg_1433;
wire   [0:0] icmp_ln86_393_fu_436_p2;
reg   [0:0] icmp_ln86_393_reg_1438;
reg   [0:0] icmp_ln86_393_reg_1438_pp0_iter1_reg;
wire   [0:0] icmp_ln86_394_fu_442_p2;
reg   [0:0] icmp_ln86_394_reg_1444;
reg   [0:0] icmp_ln86_394_reg_1444_pp0_iter1_reg;
reg   [0:0] icmp_ln86_394_reg_1444_pp0_iter2_reg;
wire   [0:0] icmp_ln86_395_fu_448_p2;
reg   [0:0] icmp_ln86_395_reg_1450;
reg   [0:0] icmp_ln86_395_reg_1450_pp0_iter1_reg;
wire   [0:0] icmp_ln86_396_fu_454_p2;
reg   [0:0] icmp_ln86_396_reg_1456;
wire   [0:0] icmp_ln86_397_fu_460_p2;
reg   [0:0] icmp_ln86_397_reg_1462;
reg   [0:0] icmp_ln86_397_reg_1462_pp0_iter1_reg;
wire   [0:0] icmp_ln86_398_fu_466_p2;
reg   [0:0] icmp_ln86_398_reg_1468;
reg   [0:0] icmp_ln86_398_reg_1468_pp0_iter1_reg;
reg   [0:0] icmp_ln86_398_reg_1468_pp0_iter2_reg;
wire   [0:0] icmp_ln86_399_fu_472_p2;
reg   [0:0] icmp_ln86_399_reg_1474;
reg   [0:0] icmp_ln86_399_reg_1474_pp0_iter1_reg;
reg   [0:0] icmp_ln86_399_reg_1474_pp0_iter2_reg;
wire   [0:0] icmp_ln86_400_fu_478_p2;
reg   [0:0] icmp_ln86_400_reg_1480;
reg   [0:0] icmp_ln86_400_reg_1480_pp0_iter1_reg;
reg   [0:0] icmp_ln86_400_reg_1480_pp0_iter2_reg;
reg   [0:0] icmp_ln86_400_reg_1480_pp0_iter3_reg;
wire   [0:0] icmp_ln86_401_fu_484_p2;
reg   [0:0] icmp_ln86_401_reg_1486;
reg   [0:0] icmp_ln86_401_reg_1486_pp0_iter1_reg;
reg   [0:0] icmp_ln86_401_reg_1486_pp0_iter2_reg;
reg   [0:0] icmp_ln86_401_reg_1486_pp0_iter3_reg;
reg   [0:0] icmp_ln86_401_reg_1486_pp0_iter4_reg;
wire   [0:0] icmp_ln86_402_fu_490_p2;
reg   [0:0] icmp_ln86_402_reg_1492;
reg   [0:0] icmp_ln86_402_reg_1492_pp0_iter1_reg;
reg   [0:0] icmp_ln86_402_reg_1492_pp0_iter2_reg;
reg   [0:0] icmp_ln86_402_reg_1492_pp0_iter3_reg;
reg   [0:0] icmp_ln86_402_reg_1492_pp0_iter4_reg;
wire   [0:0] icmp_ln86_403_fu_496_p2;
reg   [0:0] icmp_ln86_403_reg_1498;
reg   [0:0] icmp_ln86_403_reg_1498_pp0_iter1_reg;
reg   [0:0] icmp_ln86_403_reg_1498_pp0_iter2_reg;
reg   [0:0] icmp_ln86_403_reg_1498_pp0_iter3_reg;
reg   [0:0] icmp_ln86_403_reg_1498_pp0_iter4_reg;
reg   [0:0] icmp_ln86_403_reg_1498_pp0_iter5_reg;
reg   [0:0] icmp_ln86_403_reg_1498_pp0_iter6_reg;
wire   [0:0] icmp_ln86_404_fu_502_p2;
reg   [0:0] icmp_ln86_404_reg_1504;
wire   [0:0] icmp_ln86_405_fu_508_p2;
reg   [0:0] icmp_ln86_405_reg_1509;
wire   [0:0] icmp_ln86_406_fu_514_p2;
reg   [0:0] icmp_ln86_406_reg_1514;
reg   [0:0] icmp_ln86_406_reg_1514_pp0_iter1_reg;
wire   [0:0] icmp_ln86_407_fu_520_p2;
reg   [0:0] icmp_ln86_407_reg_1519;
reg   [0:0] icmp_ln86_407_reg_1519_pp0_iter1_reg;
wire   [0:0] icmp_ln86_408_fu_526_p2;
reg   [0:0] icmp_ln86_408_reg_1524;
reg   [0:0] icmp_ln86_408_reg_1524_pp0_iter1_reg;
wire   [0:0] icmp_ln86_409_fu_532_p2;
reg   [0:0] icmp_ln86_409_reg_1529;
reg   [0:0] icmp_ln86_409_reg_1529_pp0_iter1_reg;
reg   [0:0] icmp_ln86_409_reg_1529_pp0_iter2_reg;
wire   [0:0] icmp_ln86_410_fu_538_p2;
reg   [0:0] icmp_ln86_410_reg_1534;
reg   [0:0] icmp_ln86_410_reg_1534_pp0_iter1_reg;
reg   [0:0] icmp_ln86_410_reg_1534_pp0_iter2_reg;
wire   [0:0] icmp_ln86_411_fu_544_p2;
reg   [0:0] icmp_ln86_411_reg_1539;
reg   [0:0] icmp_ln86_411_reg_1539_pp0_iter1_reg;
reg   [0:0] icmp_ln86_411_reg_1539_pp0_iter2_reg;
wire   [0:0] icmp_ln86_412_fu_550_p2;
reg   [0:0] icmp_ln86_412_reg_1544;
reg   [0:0] icmp_ln86_412_reg_1544_pp0_iter1_reg;
reg   [0:0] icmp_ln86_412_reg_1544_pp0_iter2_reg;
reg   [0:0] icmp_ln86_412_reg_1544_pp0_iter3_reg;
wire   [0:0] icmp_ln86_413_fu_556_p2;
reg   [0:0] icmp_ln86_413_reg_1549;
reg   [0:0] icmp_ln86_413_reg_1549_pp0_iter1_reg;
reg   [0:0] icmp_ln86_413_reg_1549_pp0_iter2_reg;
reg   [0:0] icmp_ln86_413_reg_1549_pp0_iter3_reg;
wire   [0:0] icmp_ln86_414_fu_562_p2;
reg   [0:0] icmp_ln86_414_reg_1554;
reg   [0:0] icmp_ln86_414_reg_1554_pp0_iter1_reg;
reg   [0:0] icmp_ln86_414_reg_1554_pp0_iter2_reg;
reg   [0:0] icmp_ln86_414_reg_1554_pp0_iter3_reg;
wire   [0:0] icmp_ln86_415_fu_568_p2;
reg   [0:0] icmp_ln86_415_reg_1559;
reg   [0:0] icmp_ln86_415_reg_1559_pp0_iter1_reg;
reg   [0:0] icmp_ln86_415_reg_1559_pp0_iter2_reg;
reg   [0:0] icmp_ln86_415_reg_1559_pp0_iter3_reg;
reg   [0:0] icmp_ln86_415_reg_1559_pp0_iter4_reg;
wire   [0:0] icmp_ln86_416_fu_574_p2;
reg   [0:0] icmp_ln86_416_reg_1564;
reg   [0:0] icmp_ln86_416_reg_1564_pp0_iter1_reg;
reg   [0:0] icmp_ln86_416_reg_1564_pp0_iter2_reg;
reg   [0:0] icmp_ln86_416_reg_1564_pp0_iter3_reg;
reg   [0:0] icmp_ln86_416_reg_1564_pp0_iter4_reg;
wire   [0:0] icmp_ln86_417_fu_580_p2;
reg   [0:0] icmp_ln86_417_reg_1569;
reg   [0:0] icmp_ln86_417_reg_1569_pp0_iter1_reg;
reg   [0:0] icmp_ln86_417_reg_1569_pp0_iter2_reg;
reg   [0:0] icmp_ln86_417_reg_1569_pp0_iter3_reg;
reg   [0:0] icmp_ln86_417_reg_1569_pp0_iter4_reg;
wire   [0:0] icmp_ln86_418_fu_586_p2;
reg   [0:0] icmp_ln86_418_reg_1574;
reg   [0:0] icmp_ln86_418_reg_1574_pp0_iter1_reg;
reg   [0:0] icmp_ln86_418_reg_1574_pp0_iter2_reg;
reg   [0:0] icmp_ln86_418_reg_1574_pp0_iter3_reg;
reg   [0:0] icmp_ln86_418_reg_1574_pp0_iter4_reg;
reg   [0:0] icmp_ln86_418_reg_1574_pp0_iter5_reg;
wire   [0:0] icmp_ln86_419_fu_592_p2;
reg   [0:0] icmp_ln86_419_reg_1579;
reg   [0:0] icmp_ln86_419_reg_1579_pp0_iter1_reg;
reg   [0:0] icmp_ln86_419_reg_1579_pp0_iter2_reg;
reg   [0:0] icmp_ln86_419_reg_1579_pp0_iter3_reg;
reg   [0:0] icmp_ln86_419_reg_1579_pp0_iter4_reg;
reg   [0:0] icmp_ln86_419_reg_1579_pp0_iter5_reg;
reg   [0:0] icmp_ln86_419_reg_1579_pp0_iter6_reg;
wire   [0:0] and_ln102_480_fu_598_p2;
reg   [0:0] and_ln102_480_reg_1584;
reg   [0:0] and_ln102_480_reg_1584_pp0_iter1_reg;
wire   [0:0] and_ln104_fu_609_p2;
reg   [0:0] and_ln104_reg_1593;
wire   [0:0] and_ln104_70_fu_619_p2;
reg   [0:0] and_ln104_70_reg_1599;
wire   [0:0] and_ln102_481_fu_624_p2;
reg   [0:0] and_ln102_481_reg_1604;
reg   [0:0] and_ln102_481_reg_1604_pp0_iter2_reg;
wire   [0:0] and_ln102_485_fu_638_p2;
reg   [0:0] and_ln102_485_reg_1611;
wire   [2:0] select_ln117_380_fu_694_p3;
reg   [2:0] select_ln117_380_reg_1616;
wire   [0:0] or_ln117_342_fu_701_p2;
reg   [0:0] or_ln117_342_reg_1621;
wire   [0:0] xor_ln104_fu_706_p2;
reg   [0:0] xor_ln104_reg_1627;
reg   [0:0] xor_ln104_reg_1627_pp0_iter3_reg;
reg   [0:0] xor_ln104_reg_1627_pp0_iter4_reg;
reg   [0:0] xor_ln104_reg_1627_pp0_iter5_reg;
reg   [0:0] xor_ln104_reg_1627_pp0_iter6_reg;
reg   [0:0] xor_ln104_reg_1627_pp0_iter7_reg;
wire   [0:0] and_ln102_fu_711_p2;
reg   [0:0] and_ln102_reg_1632;
reg   [0:0] and_ln102_reg_1632_pp0_iter3_reg;
wire   [0:0] and_ln104_71_fu_732_p2;
reg   [0:0] and_ln104_71_reg_1639;
wire   [0:0] and_ln102_483_fu_737_p2;
reg   [0:0] and_ln102_483_reg_1644;
reg   [0:0] and_ln102_483_reg_1644_pp0_iter3_reg;
reg   [0:0] and_ln102_483_reg_1644_pp0_iter4_reg;
wire   [0:0] and_ln104_73_fu_747_p2;
reg   [0:0] and_ln104_73_reg_1651;
reg   [0:0] and_ln104_73_reg_1651_pp0_iter3_reg;
reg   [0:0] and_ln104_73_reg_1651_pp0_iter4_reg;
reg   [0:0] and_ln104_73_reg_1651_pp0_iter5_reg;
reg   [0:0] and_ln104_73_reg_1651_pp0_iter6_reg;
wire   [0:0] and_ln102_487_fu_762_p2;
reg   [0:0] and_ln102_487_reg_1657;
wire   [0:0] or_ln117_345_fu_834_p2;
reg   [0:0] or_ln117_345_reg_1663;
wire   [3:0] select_ln117_386_fu_847_p3;
reg   [3:0] select_ln117_386_reg_1668;
wire   [0:0] or_ln117_347_fu_855_p2;
reg   [0:0] or_ln117_347_reg_1673;
wire   [0:0] or_ln117_351_fu_859_p2;
reg   [0:0] or_ln117_351_reg_1680;
reg   [0:0] or_ln117_351_reg_1680_pp0_iter3_reg;
reg   [0:0] or_ln117_351_reg_1680_pp0_iter4_reg;
reg   [0:0] or_ln117_351_reg_1680_pp0_iter5_reg;
reg   [0:0] or_ln117_351_reg_1680_pp0_iter6_reg;
reg   [0:0] or_ln117_351_reg_1680_pp0_iter7_reg;
wire   [0:0] and_ln102_482_fu_863_p2;
reg   [0:0] and_ln102_482_reg_1690;
wire   [0:0] and_ln104_72_fu_872_p2;
reg   [0:0] and_ln104_72_reg_1696;
reg   [0:0] and_ln104_72_reg_1696_pp0_iter4_reg;
wire   [0:0] and_ln102_488_fu_887_p2;
reg   [0:0] and_ln102_488_reg_1702;
wire   [4:0] select_ln117_392_fu_978_p3;
reg   [4:0] select_ln117_392_reg_1707;
wire   [0:0] or_ln117_353_fu_985_p2;
reg   [0:0] or_ln117_353_reg_1712;
wire   [0:0] and_ln102_490_fu_999_p2;
reg   [0:0] and_ln102_490_reg_1718;
wire   [0:0] or_ln117_357_fu_1072_p2;
reg   [0:0] or_ln117_357_reg_1724;
wire   [4:0] select_ln117_398_fu_1086_p3;
reg   [4:0] select_ln117_398_reg_1729;
wire   [0:0] or_ln117_359_fu_1094_p2;
reg   [0:0] or_ln117_359_reg_1734;
wire   [0:0] or_ln117_363_fu_1182_p2;
reg   [0:0] or_ln117_363_reg_1742;
wire   [4:0] select_ln117_404_fu_1194_p3;
reg   [4:0] select_ln117_404_reg_1748;
wire   [0:0] or_ln117_365_fu_1216_p2;
reg   [0:0] or_ln117_365_reg_1753;
wire   [4:0] select_ln117_406_fu_1228_p3;
reg   [4:0] select_ln117_406_reg_1758;
wire   [11:0] tmp_fu_1263_p67;
reg   [11:0] tmp_reg_1763;
wire    ap_block_pp0_stage0;
wire   [0:0] xor_ln104_184_fu_604_p2;
wire   [0:0] xor_ln104_186_fu_614_p2;
wire   [0:0] and_ln102_484_fu_629_p2;
wire   [0:0] xor_ln104_190_fu_633_p2;
wire   [0:0] and_ln102_493_fu_648_p2;
wire   [0:0] and_ln102_492_fu_643_p2;
wire   [0:0] xor_ln117_fu_658_p2;
wire   [0:0] and_ln102_494_fu_653_p2;
wire   [1:0] zext_ln117_fu_664_p1;
wire   [0:0] or_ln117_fu_668_p2;
wire   [1:0] select_ln117_fu_674_p3;
wire   [1:0] select_ln117_379_fu_682_p3;
wire   [2:0] zext_ln117_43_fu_690_p1;
wire   [0:0] xor_ln104_185_fu_716_p2;
wire   [0:0] xor_ln104_187_fu_727_p2;
wire   [0:0] and_ln104_69_fu_721_p2;
wire   [0:0] xor_ln104_189_fu_742_p2;
wire   [0:0] xor_ln104_191_fu_753_p2;
wire   [0:0] and_ln102_496_fu_771_p2;
wire   [0:0] and_ln102_486_fu_758_p2;
wire   [0:0] and_ln102_495_fu_767_p2;
wire   [0:0] or_ln117_341_fu_786_p2;
wire   [0:0] and_ln102_497_fu_776_p2;
wire   [2:0] select_ln117_381_fu_791_p3;
wire   [0:0] or_ln117_343_fu_798_p2;
wire   [2:0] select_ln117_382_fu_803_p3;
wire   [2:0] select_ln117_383_fu_810_p3;
wire   [0:0] and_ln102_498_fu_781_p2;
wire   [3:0] zext_ln117_44_fu_818_p1;
wire   [0:0] or_ln117_344_fu_822_p2;
wire   [3:0] select_ln117_384_fu_827_p3;
wire   [3:0] select_ln117_385_fu_839_p3;
wire   [0:0] xor_ln104_188_fu_867_p2;
wire   [0:0] xor_ln104_192_fu_877_p2;
wire   [0:0] and_ln102_499_fu_892_p2;
wire   [0:0] xor_ln104_193_fu_882_p2;
wire   [0:0] and_ln102_502_fu_906_p2;
wire   [0:0] and_ln102_500_fu_897_p2;
wire   [0:0] or_ln117_346_fu_916_p2;
wire   [0:0] and_ln102_501_fu_902_p2;
wire   [3:0] select_ln117_387_fu_921_p3;
wire   [0:0] or_ln117_348_fu_928_p2;
wire   [3:0] select_ln117_388_fu_933_p3;
wire   [0:0] or_ln117_349_fu_940_p2;
wire   [0:0] and_ln102_503_fu_911_p2;
wire   [3:0] select_ln117_389_fu_944_p3;
wire   [0:0] or_ln117_350_fu_952_p2;
wire   [3:0] select_ln117_390_fu_958_p3;
wire   [3:0] select_ln117_391_fu_966_p3;
wire   [4:0] zext_ln117_45_fu_974_p1;
wire   [0:0] xor_ln104_194_fu_990_p2;
wire   [0:0] and_ln102_505_fu_1007_p2;
wire   [0:0] and_ln102_489_fu_995_p2;
wire   [0:0] and_ln102_504_fu_1003_p2;
wire   [0:0] or_ln117_352_fu_1022_p2;
wire   [0:0] and_ln102_506_fu_1012_p2;
wire   [4:0] select_ln117_393_fu_1027_p3;
wire   [0:0] or_ln117_354_fu_1034_p2;
wire   [4:0] select_ln117_394_fu_1039_p3;
wire   [0:0] or_ln117_355_fu_1046_p2;
wire   [0:0] and_ln102_507_fu_1017_p2;
wire   [4:0] select_ln117_395_fu_1050_p3;
wire   [0:0] or_ln117_356_fu_1058_p2;
wire   [4:0] select_ln117_396_fu_1064_p3;
wire   [4:0] select_ln117_397_fu_1078_p3;
wire   [0:0] xor_ln104_195_fu_1098_p2;
wire   [0:0] and_ln102_508_fu_1108_p2;
wire   [0:0] xor_ln104_196_fu_1103_p2;
wire   [0:0] and_ln102_511_fu_1122_p2;
wire   [0:0] and_ln102_509_fu_1113_p2;
wire   [0:0] or_ln117_358_fu_1132_p2;
wire   [0:0] and_ln102_510_fu_1118_p2;
wire   [4:0] select_ln117_399_fu_1137_p3;
wire   [0:0] or_ln117_360_fu_1144_p2;
wire   [4:0] select_ln117_400_fu_1149_p3;
wire   [0:0] or_ln117_361_fu_1156_p2;
wire   [0:0] and_ln102_512_fu_1127_p2;
wire   [4:0] select_ln117_401_fu_1160_p3;
wire   [0:0] or_ln117_362_fu_1168_p2;
wire   [4:0] select_ln117_402_fu_1174_p3;
wire   [4:0] select_ln117_403_fu_1186_p3;
wire   [0:0] and_ln102_491_fu_1202_p2;
wire   [0:0] and_ln102_513_fu_1206_p2;
wire   [0:0] or_ln117_364_fu_1211_p2;
wire   [4:0] select_ln117_405_fu_1221_p3;
wire   [0:0] xor_ln104_197_fu_1236_p2;
wire   [0:0] and_ln102_514_fu_1241_p2;
wire   [0:0] and_ln102_515_fu_1246_p2;
wire   [0:0] or_ln117_366_fu_1251_p2;
wire   [11:0] tmp_fu_1263_p65;
wire   [4:0] tmp_fu_1263_p66;
wire   [0:0] or_ln117_367_fu_1399_p2;
reg   [17:0] p_read1_int_reg;
reg   [17:0] p_read2_int_reg;
reg   [17:0] p_read3_int_reg;
reg   [17:0] p_read4_int_reg;
reg   [17:0] p_read5_int_reg;
reg   [17:0] p_read6_int_reg;
reg   [17:0] p_read7_int_reg;
reg   [17:0] p_read8_int_reg;
reg   [17:0] p_read9_int_reg;
reg   [17:0] p_read10_int_reg;
reg   [17:0] p_read11_int_reg;
reg   [17:0] p_read12_int_reg;
reg   [17:0] p_read13_int_reg;
reg   [17:0] p_read14_int_reg;
reg   [17:0] p_read15_int_reg;
reg   [17:0] p_read16_int_reg;
reg   [17:0] p_read17_int_reg;
reg   [17:0] p_read18_int_reg;
reg   [17:0] p_read19_int_reg;
reg   [17:0] p_read20_int_reg;
reg   [17:0] p_read21_int_reg;
reg   [17:0] p_read22_int_reg;
wire   [4:0] tmp_fu_1263_p1;
wire   [4:0] tmp_fu_1263_p3;
wire   [4:0] tmp_fu_1263_p5;
wire   [4:0] tmp_fu_1263_p7;
wire   [4:0] tmp_fu_1263_p9;
wire   [4:0] tmp_fu_1263_p11;
wire   [4:0] tmp_fu_1263_p13;
wire   [4:0] tmp_fu_1263_p15;
wire   [4:0] tmp_fu_1263_p17;
wire   [4:0] tmp_fu_1263_p19;
wire   [4:0] tmp_fu_1263_p21;
wire   [4:0] tmp_fu_1263_p23;
wire   [4:0] tmp_fu_1263_p25;
wire   [4:0] tmp_fu_1263_p27;
wire   [4:0] tmp_fu_1263_p29;
wire   [4:0] tmp_fu_1263_p31;
wire  signed [4:0] tmp_fu_1263_p33;
wire  signed [4:0] tmp_fu_1263_p35;
wire  signed [4:0] tmp_fu_1263_p37;
wire  signed [4:0] tmp_fu_1263_p39;
wire  signed [4:0] tmp_fu_1263_p41;
wire  signed [4:0] tmp_fu_1263_p43;
wire  signed [4:0] tmp_fu_1263_p45;
wire  signed [4:0] tmp_fu_1263_p47;
wire  signed [4:0] tmp_fu_1263_p49;
wire  signed [4:0] tmp_fu_1263_p51;
wire  signed [4:0] tmp_fu_1263_p53;
wire  signed [4:0] tmp_fu_1263_p55;
wire  signed [4:0] tmp_fu_1263_p57;
wire  signed [4:0] tmp_fu_1263_p59;
wire  signed [4:0] tmp_fu_1263_p61;
wire  signed [4:0] tmp_fu_1263_p63;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_65_5_12_1_1_x7 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 12 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 12 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 12 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 12 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 12 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 12 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 12 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 12 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 12 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 12 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 12 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 12 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 12 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 12 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 12 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 12 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 12 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 12 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 12 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 12 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 12 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 12 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 12 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 12 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 12 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 12 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 12 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 12 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 12 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 12 ),
    .CASE30( 5'h1E ),
    .din30_WIDTH( 12 ),
    .CASE31( 5'h1F ),
    .din31_WIDTH( 12 ),
    .def_WIDTH( 12 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 12 ))
sparsemux_65_5_12_1_1_x7_U563(
    .din0(12'd237),
    .din1(12'd47),
    .din2(12'd81),
    .din3(12'd446),
    .din4(12'd842),
    .din5(12'd3447),
    .din6(12'd388),
    .din7(12'd3834),
    .din8(12'd147),
    .din9(12'd20),
    .din10(12'd873),
    .din11(12'd3750),
    .din12(12'd182),
    .din13(12'd3855),
    .din14(12'd2513),
    .din15(12'd3574),
    .din16(12'd4042),
    .din17(12'd3849),
    .din18(12'd500),
    .din19(12'd4081),
    .din20(12'd3950),
    .din21(12'd54),
    .din22(12'd4043),
    .din23(12'd414),
    .din24(12'd4045),
    .din25(12'd130),
    .din26(12'd3678),
    .din27(12'd110),
    .din28(12'd161),
    .din29(12'd1031),
    .din30(12'd673),
    .din31(12'd3521),
    .def(tmp_fu_1263_p65),
    .sel(tmp_fu_1263_p66),
    .dout(tmp_fu_1263_p67)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_480_reg_1584 <= and_ln102_480_fu_598_p2;
        and_ln102_480_reg_1584_pp0_iter1_reg <= and_ln102_480_reg_1584;
        and_ln102_481_reg_1604 <= and_ln102_481_fu_624_p2;
        and_ln102_481_reg_1604_pp0_iter2_reg <= and_ln102_481_reg_1604;
        and_ln102_482_reg_1690 <= and_ln102_482_fu_863_p2;
        and_ln102_483_reg_1644 <= and_ln102_483_fu_737_p2;
        and_ln102_483_reg_1644_pp0_iter3_reg <= and_ln102_483_reg_1644;
        and_ln102_483_reg_1644_pp0_iter4_reg <= and_ln102_483_reg_1644_pp0_iter3_reg;
        and_ln102_485_reg_1611 <= and_ln102_485_fu_638_p2;
        and_ln102_487_reg_1657 <= and_ln102_487_fu_762_p2;
        and_ln102_488_reg_1702 <= and_ln102_488_fu_887_p2;
        and_ln102_490_reg_1718 <= and_ln102_490_fu_999_p2;
        and_ln102_reg_1632 <= and_ln102_fu_711_p2;
        and_ln102_reg_1632_pp0_iter3_reg <= and_ln102_reg_1632;
        and_ln104_70_reg_1599 <= and_ln104_70_fu_619_p2;
        and_ln104_71_reg_1639 <= and_ln104_71_fu_732_p2;
        and_ln104_72_reg_1696 <= and_ln104_72_fu_872_p2;
        and_ln104_72_reg_1696_pp0_iter4_reg <= and_ln104_72_reg_1696;
        and_ln104_73_reg_1651 <= and_ln104_73_fu_747_p2;
        and_ln104_73_reg_1651_pp0_iter3_reg <= and_ln104_73_reg_1651;
        and_ln104_73_reg_1651_pp0_iter4_reg <= and_ln104_73_reg_1651_pp0_iter3_reg;
        and_ln104_73_reg_1651_pp0_iter5_reg <= and_ln104_73_reg_1651_pp0_iter4_reg;
        and_ln104_73_reg_1651_pp0_iter6_reg <= and_ln104_73_reg_1651_pp0_iter5_reg;
        and_ln104_reg_1593 <= and_ln104_fu_609_p2;
        icmp_ln86_390_reg_1416 <= icmp_ln86_390_fu_418_p2;
        icmp_ln86_390_reg_1416_pp0_iter1_reg <= icmp_ln86_390_reg_1416;
        icmp_ln86_391_reg_1427 <= icmp_ln86_391_fu_424_p2;
        icmp_ln86_391_reg_1427_pp0_iter1_reg <= icmp_ln86_391_reg_1427;
        icmp_ln86_392_reg_1433 <= icmp_ln86_392_fu_430_p2;
        icmp_ln86_393_reg_1438 <= icmp_ln86_393_fu_436_p2;
        icmp_ln86_393_reg_1438_pp0_iter1_reg <= icmp_ln86_393_reg_1438;
        icmp_ln86_394_reg_1444 <= icmp_ln86_394_fu_442_p2;
        icmp_ln86_394_reg_1444_pp0_iter1_reg <= icmp_ln86_394_reg_1444;
        icmp_ln86_394_reg_1444_pp0_iter2_reg <= icmp_ln86_394_reg_1444_pp0_iter1_reg;
        icmp_ln86_395_reg_1450 <= icmp_ln86_395_fu_448_p2;
        icmp_ln86_395_reg_1450_pp0_iter1_reg <= icmp_ln86_395_reg_1450;
        icmp_ln86_396_reg_1456 <= icmp_ln86_396_fu_454_p2;
        icmp_ln86_397_reg_1462 <= icmp_ln86_397_fu_460_p2;
        icmp_ln86_397_reg_1462_pp0_iter1_reg <= icmp_ln86_397_reg_1462;
        icmp_ln86_398_reg_1468 <= icmp_ln86_398_fu_466_p2;
        icmp_ln86_398_reg_1468_pp0_iter1_reg <= icmp_ln86_398_reg_1468;
        icmp_ln86_398_reg_1468_pp0_iter2_reg <= icmp_ln86_398_reg_1468_pp0_iter1_reg;
        icmp_ln86_399_reg_1474 <= icmp_ln86_399_fu_472_p2;
        icmp_ln86_399_reg_1474_pp0_iter1_reg <= icmp_ln86_399_reg_1474;
        icmp_ln86_399_reg_1474_pp0_iter2_reg <= icmp_ln86_399_reg_1474_pp0_iter1_reg;
        icmp_ln86_400_reg_1480 <= icmp_ln86_400_fu_478_p2;
        icmp_ln86_400_reg_1480_pp0_iter1_reg <= icmp_ln86_400_reg_1480;
        icmp_ln86_400_reg_1480_pp0_iter2_reg <= icmp_ln86_400_reg_1480_pp0_iter1_reg;
        icmp_ln86_400_reg_1480_pp0_iter3_reg <= icmp_ln86_400_reg_1480_pp0_iter2_reg;
        icmp_ln86_401_reg_1486 <= icmp_ln86_401_fu_484_p2;
        icmp_ln86_401_reg_1486_pp0_iter1_reg <= icmp_ln86_401_reg_1486;
        icmp_ln86_401_reg_1486_pp0_iter2_reg <= icmp_ln86_401_reg_1486_pp0_iter1_reg;
        icmp_ln86_401_reg_1486_pp0_iter3_reg <= icmp_ln86_401_reg_1486_pp0_iter2_reg;
        icmp_ln86_401_reg_1486_pp0_iter4_reg <= icmp_ln86_401_reg_1486_pp0_iter3_reg;
        icmp_ln86_402_reg_1492 <= icmp_ln86_402_fu_490_p2;
        icmp_ln86_402_reg_1492_pp0_iter1_reg <= icmp_ln86_402_reg_1492;
        icmp_ln86_402_reg_1492_pp0_iter2_reg <= icmp_ln86_402_reg_1492_pp0_iter1_reg;
        icmp_ln86_402_reg_1492_pp0_iter3_reg <= icmp_ln86_402_reg_1492_pp0_iter2_reg;
        icmp_ln86_402_reg_1492_pp0_iter4_reg <= icmp_ln86_402_reg_1492_pp0_iter3_reg;
        icmp_ln86_403_reg_1498 <= icmp_ln86_403_fu_496_p2;
        icmp_ln86_403_reg_1498_pp0_iter1_reg <= icmp_ln86_403_reg_1498;
        icmp_ln86_403_reg_1498_pp0_iter2_reg <= icmp_ln86_403_reg_1498_pp0_iter1_reg;
        icmp_ln86_403_reg_1498_pp0_iter3_reg <= icmp_ln86_403_reg_1498_pp0_iter2_reg;
        icmp_ln86_403_reg_1498_pp0_iter4_reg <= icmp_ln86_403_reg_1498_pp0_iter3_reg;
        icmp_ln86_403_reg_1498_pp0_iter5_reg <= icmp_ln86_403_reg_1498_pp0_iter4_reg;
        icmp_ln86_403_reg_1498_pp0_iter6_reg <= icmp_ln86_403_reg_1498_pp0_iter5_reg;
        icmp_ln86_404_reg_1504 <= icmp_ln86_404_fu_502_p2;
        icmp_ln86_405_reg_1509 <= icmp_ln86_405_fu_508_p2;
        icmp_ln86_406_reg_1514 <= icmp_ln86_406_fu_514_p2;
        icmp_ln86_406_reg_1514_pp0_iter1_reg <= icmp_ln86_406_reg_1514;
        icmp_ln86_407_reg_1519 <= icmp_ln86_407_fu_520_p2;
        icmp_ln86_407_reg_1519_pp0_iter1_reg <= icmp_ln86_407_reg_1519;
        icmp_ln86_408_reg_1524 <= icmp_ln86_408_fu_526_p2;
        icmp_ln86_408_reg_1524_pp0_iter1_reg <= icmp_ln86_408_reg_1524;
        icmp_ln86_409_reg_1529 <= icmp_ln86_409_fu_532_p2;
        icmp_ln86_409_reg_1529_pp0_iter1_reg <= icmp_ln86_409_reg_1529;
        icmp_ln86_409_reg_1529_pp0_iter2_reg <= icmp_ln86_409_reg_1529_pp0_iter1_reg;
        icmp_ln86_410_reg_1534 <= icmp_ln86_410_fu_538_p2;
        icmp_ln86_410_reg_1534_pp0_iter1_reg <= icmp_ln86_410_reg_1534;
        icmp_ln86_410_reg_1534_pp0_iter2_reg <= icmp_ln86_410_reg_1534_pp0_iter1_reg;
        icmp_ln86_411_reg_1539 <= icmp_ln86_411_fu_544_p2;
        icmp_ln86_411_reg_1539_pp0_iter1_reg <= icmp_ln86_411_reg_1539;
        icmp_ln86_411_reg_1539_pp0_iter2_reg <= icmp_ln86_411_reg_1539_pp0_iter1_reg;
        icmp_ln86_412_reg_1544 <= icmp_ln86_412_fu_550_p2;
        icmp_ln86_412_reg_1544_pp0_iter1_reg <= icmp_ln86_412_reg_1544;
        icmp_ln86_412_reg_1544_pp0_iter2_reg <= icmp_ln86_412_reg_1544_pp0_iter1_reg;
        icmp_ln86_412_reg_1544_pp0_iter3_reg <= icmp_ln86_412_reg_1544_pp0_iter2_reg;
        icmp_ln86_413_reg_1549 <= icmp_ln86_413_fu_556_p2;
        icmp_ln86_413_reg_1549_pp0_iter1_reg <= icmp_ln86_413_reg_1549;
        icmp_ln86_413_reg_1549_pp0_iter2_reg <= icmp_ln86_413_reg_1549_pp0_iter1_reg;
        icmp_ln86_413_reg_1549_pp0_iter3_reg <= icmp_ln86_413_reg_1549_pp0_iter2_reg;
        icmp_ln86_414_reg_1554 <= icmp_ln86_414_fu_562_p2;
        icmp_ln86_414_reg_1554_pp0_iter1_reg <= icmp_ln86_414_reg_1554;
        icmp_ln86_414_reg_1554_pp0_iter2_reg <= icmp_ln86_414_reg_1554_pp0_iter1_reg;
        icmp_ln86_414_reg_1554_pp0_iter3_reg <= icmp_ln86_414_reg_1554_pp0_iter2_reg;
        icmp_ln86_415_reg_1559 <= icmp_ln86_415_fu_568_p2;
        icmp_ln86_415_reg_1559_pp0_iter1_reg <= icmp_ln86_415_reg_1559;
        icmp_ln86_415_reg_1559_pp0_iter2_reg <= icmp_ln86_415_reg_1559_pp0_iter1_reg;
        icmp_ln86_415_reg_1559_pp0_iter3_reg <= icmp_ln86_415_reg_1559_pp0_iter2_reg;
        icmp_ln86_415_reg_1559_pp0_iter4_reg <= icmp_ln86_415_reg_1559_pp0_iter3_reg;
        icmp_ln86_416_reg_1564 <= icmp_ln86_416_fu_574_p2;
        icmp_ln86_416_reg_1564_pp0_iter1_reg <= icmp_ln86_416_reg_1564;
        icmp_ln86_416_reg_1564_pp0_iter2_reg <= icmp_ln86_416_reg_1564_pp0_iter1_reg;
        icmp_ln86_416_reg_1564_pp0_iter3_reg <= icmp_ln86_416_reg_1564_pp0_iter2_reg;
        icmp_ln86_416_reg_1564_pp0_iter4_reg <= icmp_ln86_416_reg_1564_pp0_iter3_reg;
        icmp_ln86_417_reg_1569 <= icmp_ln86_417_fu_580_p2;
        icmp_ln86_417_reg_1569_pp0_iter1_reg <= icmp_ln86_417_reg_1569;
        icmp_ln86_417_reg_1569_pp0_iter2_reg <= icmp_ln86_417_reg_1569_pp0_iter1_reg;
        icmp_ln86_417_reg_1569_pp0_iter3_reg <= icmp_ln86_417_reg_1569_pp0_iter2_reg;
        icmp_ln86_417_reg_1569_pp0_iter4_reg <= icmp_ln86_417_reg_1569_pp0_iter3_reg;
        icmp_ln86_418_reg_1574 <= icmp_ln86_418_fu_586_p2;
        icmp_ln86_418_reg_1574_pp0_iter1_reg <= icmp_ln86_418_reg_1574;
        icmp_ln86_418_reg_1574_pp0_iter2_reg <= icmp_ln86_418_reg_1574_pp0_iter1_reg;
        icmp_ln86_418_reg_1574_pp0_iter3_reg <= icmp_ln86_418_reg_1574_pp0_iter2_reg;
        icmp_ln86_418_reg_1574_pp0_iter4_reg <= icmp_ln86_418_reg_1574_pp0_iter3_reg;
        icmp_ln86_418_reg_1574_pp0_iter5_reg <= icmp_ln86_418_reg_1574_pp0_iter4_reg;
        icmp_ln86_419_reg_1579 <= icmp_ln86_419_fu_592_p2;
        icmp_ln86_419_reg_1579_pp0_iter1_reg <= icmp_ln86_419_reg_1579;
        icmp_ln86_419_reg_1579_pp0_iter2_reg <= icmp_ln86_419_reg_1579_pp0_iter1_reg;
        icmp_ln86_419_reg_1579_pp0_iter3_reg <= icmp_ln86_419_reg_1579_pp0_iter2_reg;
        icmp_ln86_419_reg_1579_pp0_iter4_reg <= icmp_ln86_419_reg_1579_pp0_iter3_reg;
        icmp_ln86_419_reg_1579_pp0_iter5_reg <= icmp_ln86_419_reg_1579_pp0_iter4_reg;
        icmp_ln86_419_reg_1579_pp0_iter6_reg <= icmp_ln86_419_reg_1579_pp0_iter5_reg;
        icmp_ln86_reg_1410 <= icmp_ln86_fu_412_p2;
        icmp_ln86_reg_1410_pp0_iter1_reg <= icmp_ln86_reg_1410;
        or_ln117_342_reg_1621 <= or_ln117_342_fu_701_p2;
        or_ln117_345_reg_1663 <= or_ln117_345_fu_834_p2;
        or_ln117_347_reg_1673 <= or_ln117_347_fu_855_p2;
        or_ln117_351_reg_1680 <= or_ln117_351_fu_859_p2;
        or_ln117_351_reg_1680_pp0_iter3_reg <= or_ln117_351_reg_1680;
        or_ln117_351_reg_1680_pp0_iter4_reg <= or_ln117_351_reg_1680_pp0_iter3_reg;
        or_ln117_351_reg_1680_pp0_iter5_reg <= or_ln117_351_reg_1680_pp0_iter4_reg;
        or_ln117_351_reg_1680_pp0_iter6_reg <= or_ln117_351_reg_1680_pp0_iter5_reg;
        or_ln117_351_reg_1680_pp0_iter7_reg <= or_ln117_351_reg_1680_pp0_iter6_reg;
        or_ln117_353_reg_1712 <= or_ln117_353_fu_985_p2;
        or_ln117_357_reg_1724 <= or_ln117_357_fu_1072_p2;
        or_ln117_359_reg_1734 <= or_ln117_359_fu_1094_p2;
        or_ln117_363_reg_1742 <= or_ln117_363_fu_1182_p2;
        or_ln117_365_reg_1753 <= or_ln117_365_fu_1216_p2;
        select_ln117_380_reg_1616 <= select_ln117_380_fu_694_p3;
        select_ln117_386_reg_1668 <= select_ln117_386_fu_847_p3;
        select_ln117_392_reg_1707 <= select_ln117_392_fu_978_p3;
        select_ln117_398_reg_1729 <= select_ln117_398_fu_1086_p3;
        select_ln117_404_reg_1748 <= select_ln117_404_fu_1194_p3;
        select_ln117_406_reg_1758 <= select_ln117_406_fu_1228_p3;
        tmp_reg_1763 <= tmp_fu_1263_p67;
        xor_ln104_reg_1627 <= xor_ln104_fu_706_p2;
        xor_ln104_reg_1627_pp0_iter3_reg <= xor_ln104_reg_1627;
        xor_ln104_reg_1627_pp0_iter4_reg <= xor_ln104_reg_1627_pp0_iter3_reg;
        xor_ln104_reg_1627_pp0_iter5_reg <= xor_ln104_reg_1627_pp0_iter4_reg;
        xor_ln104_reg_1627_pp0_iter6_reg <= xor_ln104_reg_1627_pp0_iter5_reg;
        xor_ln104_reg_1627_pp0_iter7_reg <= xor_ln104_reg_1627_pp0_iter6_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_read10_int_reg <= p_read10;
        p_read11_int_reg <= p_read11;
        p_read12_int_reg <= p_read12;
        p_read13_int_reg <= p_read13;
        p_read14_int_reg <= p_read14;
        p_read15_int_reg <= p_read15;
        p_read16_int_reg <= p_read16;
        p_read17_int_reg <= p_read17;
        p_read18_int_reg <= p_read18;
        p_read19_int_reg <= p_read19;
        p_read1_int_reg <= p_read1;
        p_read20_int_reg <= p_read20;
        p_read21_int_reg <= p_read21;
        p_read22_int_reg <= p_read22;
        p_read2_int_reg <= p_read2;
        p_read3_int_reg <= p_read3;
        p_read4_int_reg <= p_read4;
        p_read5_int_reg <= p_read5;
        p_read6_int_reg <= p_read6;
        p_read7_int_reg <= p_read7;
        p_read8_int_reg <= p_read8;
        p_read9_int_reg <= p_read9;
    end
end

assign and_ln102_480_fu_598_p2 = (icmp_ln86_392_fu_430_p2 & icmp_ln86_390_fu_418_p2);

assign and_ln102_481_fu_624_p2 = (icmp_ln86_393_reg_1438 & and_ln104_fu_609_p2);

assign and_ln102_482_fu_863_p2 = (icmp_ln86_394_reg_1444_pp0_iter2_reg & and_ln102_reg_1632);

assign and_ln102_483_fu_737_p2 = (icmp_ln86_395_reg_1450_pp0_iter1_reg & and_ln104_69_fu_721_p2);

assign and_ln102_484_fu_629_p2 = (icmp_ln86_396_reg_1456 & and_ln102_480_reg_1584);

assign and_ln102_485_fu_638_p2 = (icmp_ln86_397_reg_1462 & and_ln104_70_fu_619_p2);

assign and_ln102_486_fu_758_p2 = (icmp_ln86_398_reg_1468_pp0_iter1_reg & and_ln102_481_reg_1604);

assign and_ln102_487_fu_762_p2 = (icmp_ln86_399_reg_1474_pp0_iter1_reg & and_ln104_71_fu_732_p2);

assign and_ln102_488_fu_887_p2 = (icmp_ln86_400_reg_1480_pp0_iter2_reg & and_ln102_482_fu_863_p2);

assign and_ln102_489_fu_995_p2 = (icmp_ln86_401_reg_1486_pp0_iter3_reg & and_ln104_72_reg_1696);

assign and_ln102_490_fu_999_p2 = (icmp_ln86_402_reg_1492_pp0_iter3_reg & and_ln102_483_reg_1644_pp0_iter3_reg);

assign and_ln102_491_fu_1202_p2 = (icmp_ln86_403_reg_1498_pp0_iter5_reg & and_ln104_73_reg_1651_pp0_iter5_reg);

assign and_ln102_492_fu_643_p2 = (icmp_ln86_404_reg_1504 & and_ln102_484_fu_629_p2);

assign and_ln102_493_fu_648_p2 = (xor_ln104_190_fu_633_p2 & icmp_ln86_405_reg_1509);

assign and_ln102_494_fu_653_p2 = (and_ln102_493_fu_648_p2 & and_ln102_480_reg_1584);

assign and_ln102_495_fu_767_p2 = (icmp_ln86_406_reg_1514_pp0_iter1_reg & and_ln102_485_reg_1611);

assign and_ln102_496_fu_771_p2 = (xor_ln104_191_fu_753_p2 & icmp_ln86_407_reg_1519_pp0_iter1_reg);

assign and_ln102_497_fu_776_p2 = (and_ln104_70_reg_1599 & and_ln102_496_fu_771_p2);

assign and_ln102_498_fu_781_p2 = (icmp_ln86_408_reg_1524_pp0_iter1_reg & and_ln102_486_fu_758_p2);

assign and_ln102_499_fu_892_p2 = (xor_ln104_192_fu_877_p2 & icmp_ln86_409_reg_1529_pp0_iter2_reg);

assign and_ln102_500_fu_897_p2 = (and_ln102_499_fu_892_p2 & and_ln102_481_reg_1604_pp0_iter2_reg);

assign and_ln102_501_fu_902_p2 = (icmp_ln86_410_reg_1534_pp0_iter2_reg & and_ln102_487_reg_1657);

assign and_ln102_502_fu_906_p2 = (xor_ln104_193_fu_882_p2 & icmp_ln86_411_reg_1539_pp0_iter2_reg);

assign and_ln102_503_fu_911_p2 = (and_ln104_71_reg_1639 & and_ln102_502_fu_906_p2);

assign and_ln102_504_fu_1003_p2 = (icmp_ln86_412_reg_1544_pp0_iter3_reg & and_ln102_488_reg_1702);

assign and_ln102_505_fu_1007_p2 = (xor_ln104_194_fu_990_p2 & icmp_ln86_413_reg_1549_pp0_iter3_reg);

assign and_ln102_506_fu_1012_p2 = (and_ln102_505_fu_1007_p2 & and_ln102_482_reg_1690);

assign and_ln102_507_fu_1017_p2 = (icmp_ln86_414_reg_1554_pp0_iter3_reg & and_ln102_489_fu_995_p2);

assign and_ln102_508_fu_1108_p2 = (xor_ln104_195_fu_1098_p2 & icmp_ln86_415_reg_1559_pp0_iter4_reg);

assign and_ln102_509_fu_1113_p2 = (and_ln104_72_reg_1696_pp0_iter4_reg & and_ln102_508_fu_1108_p2);

assign and_ln102_510_fu_1118_p2 = (icmp_ln86_416_reg_1564_pp0_iter4_reg & and_ln102_490_reg_1718);

assign and_ln102_511_fu_1122_p2 = (xor_ln104_196_fu_1103_p2 & icmp_ln86_417_reg_1569_pp0_iter4_reg);

assign and_ln102_512_fu_1127_p2 = (and_ln102_511_fu_1122_p2 & and_ln102_483_reg_1644_pp0_iter4_reg);

assign and_ln102_513_fu_1206_p2 = (icmp_ln86_418_reg_1574_pp0_iter5_reg & and_ln102_491_fu_1202_p2);

assign and_ln102_514_fu_1241_p2 = (xor_ln104_197_fu_1236_p2 & icmp_ln86_419_reg_1579_pp0_iter6_reg);

assign and_ln102_515_fu_1246_p2 = (and_ln104_73_reg_1651_pp0_iter6_reg & and_ln102_514_fu_1241_p2);

assign and_ln102_fu_711_p2 = (xor_ln104_fu_706_p2 & icmp_ln86_391_reg_1427_pp0_iter1_reg);

assign and_ln104_69_fu_721_p2 = (xor_ln104_fu_706_p2 & xor_ln104_185_fu_716_p2);

assign and_ln104_70_fu_619_p2 = (xor_ln104_186_fu_614_p2 & icmp_ln86_390_reg_1416);

assign and_ln104_71_fu_732_p2 = (xor_ln104_187_fu_727_p2 & and_ln104_reg_1593);

assign and_ln104_72_fu_872_p2 = (xor_ln104_188_fu_867_p2 & and_ln102_reg_1632);

assign and_ln104_73_fu_747_p2 = (xor_ln104_189_fu_742_p2 & and_ln104_69_fu_721_p2);

assign and_ln104_fu_609_p2 = (xor_ln104_184_fu_604_p2 & icmp_ln86_reg_1410);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = ((or_ln117_367_fu_1399_p2[0:0] == 1'b1) ? tmp_reg_1763 : 12'd0);

assign icmp_ln86_390_fu_418_p2 = (($signed(p_read2_int_reg) < $signed(18'd260704)) ? 1'b1 : 1'b0);

assign icmp_ln86_391_fu_424_p2 = (($signed(p_read2_int_reg) < $signed(18'd743)) ? 1'b1 : 1'b0);

assign icmp_ln86_392_fu_430_p2 = (($signed(p_read15_int_reg) < $signed(18'd889)) ? 1'b1 : 1'b0);

assign icmp_ln86_393_fu_436_p2 = (($signed(p_read12_int_reg) < $signed(18'd277)) ? 1'b1 : 1'b0);

assign icmp_ln86_394_fu_442_p2 = (($signed(p_read17_int_reg) < $signed(18'd214)) ? 1'b1 : 1'b0);

assign icmp_ln86_395_fu_448_p2 = (($signed(p_read2_int_reg) < $signed(18'd1451)) ? 1'b1 : 1'b0);

assign icmp_ln86_396_fu_454_p2 = (($signed(p_read22_int_reg) < $signed(18'd54785)) ? 1'b1 : 1'b0);

assign icmp_ln86_397_fu_460_p2 = (($signed(p_read4_int_reg) < $signed(18'd15401)) ? 1'b1 : 1'b0);

assign icmp_ln86_398_fu_466_p2 = (($signed(p_read14_int_reg) < $signed(18'd37923)) ? 1'b1 : 1'b0);

assign icmp_ln86_399_fu_472_p2 = (($signed(p_read18_int_reg) < $signed(18'd320)) ? 1'b1 : 1'b0);

assign icmp_ln86_400_fu_478_p2 = (($signed(p_read19_int_reg) < $signed(18'd152048)) ? 1'b1 : 1'b0);

assign icmp_ln86_401_fu_484_p2 = (($signed(p_read10_int_reg) < $signed(18'd20)) ? 1'b1 : 1'b0);

assign icmp_ln86_402_fu_490_p2 = (($signed(p_read22_int_reg) < $signed(18'd38401)) ? 1'b1 : 1'b0);

assign icmp_ln86_403_fu_496_p2 = (($signed(p_read1_int_reg) < $signed(18'd89807)) ? 1'b1 : 1'b0);

assign icmp_ln86_404_fu_502_p2 = (($signed(p_read19_int_reg) < $signed(18'd32718)) ? 1'b1 : 1'b0);

assign icmp_ln86_405_fu_508_p2 = (($signed(p_read6_int_reg) < $signed(18'd635)) ? 1'b1 : 1'b0);

assign icmp_ln86_406_fu_514_p2 = (($signed(p_read19_int_reg) < $signed(18'd14635)) ? 1'b1 : 1'b0);

assign icmp_ln86_407_fu_520_p2 = (($signed(p_read5_int_reg) < $signed(18'd1336)) ? 1'b1 : 1'b0);

assign icmp_ln86_408_fu_526_p2 = (($signed(p_read8_int_reg) < $signed(18'd404)) ? 1'b1 : 1'b0);

assign icmp_ln86_409_fu_532_p2 = (($signed(p_read9_int_reg) < $signed(18'd147)) ? 1'b1 : 1'b0);

assign icmp_ln86_410_fu_538_p2 = (($signed(p_read22_int_reg) < $signed(18'd102913)) ? 1'b1 : 1'b0);

assign icmp_ln86_411_fu_544_p2 = (($signed(p_read3_int_reg) < $signed(18'd34911)) ? 1'b1 : 1'b0);

assign icmp_ln86_412_fu_550_p2 = (($signed(p_read8_int_reg) < $signed(18'd413)) ? 1'b1 : 1'b0);

assign icmp_ln86_413_fu_556_p2 = (($signed(p_read11_int_reg) < $signed(18'd304)) ? 1'b1 : 1'b0);

assign icmp_ln86_414_fu_562_p2 = (($signed(p_read7_int_reg) < $signed(18'd411)) ? 1'b1 : 1'b0);

assign icmp_ln86_415_fu_568_p2 = (($signed(p_read21_int_reg) < $signed(18'd190337)) ? 1'b1 : 1'b0);

assign icmp_ln86_416_fu_574_p2 = (($signed(p_read13_int_reg) < $signed(18'd346)) ? 1'b1 : 1'b0);

assign icmp_ln86_417_fu_580_p2 = (($signed(p_read7_int_reg) < $signed(18'd172)) ? 1'b1 : 1'b0);

assign icmp_ln86_418_fu_586_p2 = (($signed(p_read20_int_reg) < $signed(18'd187078)) ? 1'b1 : 1'b0);

assign icmp_ln86_419_fu_592_p2 = (($signed(p_read16_int_reg) < $signed(18'd18)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_412_p2 = (($signed(p_read2_int_reg) < $signed(18'd261421)) ? 1'b1 : 1'b0);

assign or_ln117_341_fu_786_p2 = (and_ln102_495_fu_767_p2 | and_ln102_480_reg_1584_pp0_iter1_reg);

assign or_ln117_342_fu_701_p2 = (and_ln102_485_fu_638_p2 | and_ln102_480_reg_1584);

assign or_ln117_343_fu_798_p2 = (or_ln117_342_reg_1621 | and_ln102_497_fu_776_p2);

assign or_ln117_344_fu_822_p2 = (icmp_ln86_390_reg_1416_pp0_iter1_reg | and_ln102_498_fu_781_p2);

assign or_ln117_345_fu_834_p2 = (icmp_ln86_390_reg_1416_pp0_iter1_reg | and_ln102_486_fu_758_p2);

assign or_ln117_346_fu_916_p2 = (or_ln117_345_reg_1663 | and_ln102_500_fu_897_p2);

assign or_ln117_347_fu_855_p2 = (icmp_ln86_390_reg_1416_pp0_iter1_reg | and_ln102_481_reg_1604);

assign or_ln117_348_fu_928_p2 = (or_ln117_347_reg_1673 | and_ln102_501_fu_902_p2);

assign or_ln117_349_fu_940_p2 = (or_ln117_347_reg_1673 | and_ln102_487_reg_1657);

assign or_ln117_350_fu_952_p2 = (or_ln117_349_fu_940_p2 | and_ln102_503_fu_911_p2);

assign or_ln117_351_fu_859_p2 = (icmp_ln86_390_reg_1416_pp0_iter1_reg | and_ln104_reg_1593);

assign or_ln117_352_fu_1022_p2 = (or_ln117_351_reg_1680_pp0_iter3_reg | and_ln102_504_fu_1003_p2);

assign or_ln117_353_fu_985_p2 = (or_ln117_351_reg_1680 | and_ln102_488_fu_887_p2);

assign or_ln117_354_fu_1034_p2 = (or_ln117_353_reg_1712 | and_ln102_506_fu_1012_p2);

assign or_ln117_355_fu_1046_p2 = (or_ln117_351_reg_1680_pp0_iter3_reg | and_ln102_482_reg_1690);

assign or_ln117_356_fu_1058_p2 = (or_ln117_355_fu_1046_p2 | and_ln102_507_fu_1017_p2);

assign or_ln117_357_fu_1072_p2 = (or_ln117_355_fu_1046_p2 | and_ln102_489_fu_995_p2);

assign or_ln117_358_fu_1132_p2 = (or_ln117_357_reg_1724 | and_ln102_509_fu_1113_p2);

assign or_ln117_359_fu_1094_p2 = (or_ln117_351_reg_1680_pp0_iter3_reg | and_ln102_reg_1632_pp0_iter3_reg);

assign or_ln117_360_fu_1144_p2 = (or_ln117_359_reg_1734 | and_ln102_510_fu_1118_p2);

assign or_ln117_361_fu_1156_p2 = (or_ln117_359_reg_1734 | and_ln102_490_reg_1718);

assign or_ln117_362_fu_1168_p2 = (or_ln117_361_fu_1156_p2 | and_ln102_512_fu_1127_p2);

assign or_ln117_363_fu_1182_p2 = (or_ln117_359_reg_1734 | and_ln102_483_reg_1644_pp0_iter4_reg);

assign or_ln117_364_fu_1211_p2 = (or_ln117_363_reg_1742 | and_ln102_513_fu_1206_p2);

assign or_ln117_365_fu_1216_p2 = (or_ln117_363_reg_1742 | and_ln102_491_fu_1202_p2);

assign or_ln117_366_fu_1251_p2 = (or_ln117_365_reg_1753 | and_ln102_515_fu_1246_p2);

assign or_ln117_367_fu_1399_p2 = (xor_ln104_reg_1627_pp0_iter7_reg | or_ln117_351_reg_1680_pp0_iter7_reg);

assign or_ln117_fu_668_p2 = (and_ln102_494_fu_653_p2 | and_ln102_484_fu_629_p2);

assign select_ln117_379_fu_682_p3 = ((or_ln117_fu_668_p2[0:0] == 1'b1) ? select_ln117_fu_674_p3 : 2'd3);

assign select_ln117_380_fu_694_p3 = ((and_ln102_480_reg_1584[0:0] == 1'b1) ? zext_ln117_43_fu_690_p1 : 3'd4);

assign select_ln117_381_fu_791_p3 = ((or_ln117_341_fu_786_p2[0:0] == 1'b1) ? select_ln117_380_reg_1616 : 3'd5);

assign select_ln117_382_fu_803_p3 = ((or_ln117_342_reg_1621[0:0] == 1'b1) ? select_ln117_381_fu_791_p3 : 3'd6);

assign select_ln117_383_fu_810_p3 = ((or_ln117_343_fu_798_p2[0:0] == 1'b1) ? select_ln117_382_fu_803_p3 : 3'd7);

assign select_ln117_384_fu_827_p3 = ((icmp_ln86_390_reg_1416_pp0_iter1_reg[0:0] == 1'b1) ? zext_ln117_44_fu_818_p1 : 4'd8);

assign select_ln117_385_fu_839_p3 = ((or_ln117_344_fu_822_p2[0:0] == 1'b1) ? select_ln117_384_fu_827_p3 : 4'd9);

assign select_ln117_386_fu_847_p3 = ((or_ln117_345_fu_834_p2[0:0] == 1'b1) ? select_ln117_385_fu_839_p3 : 4'd10);

assign select_ln117_387_fu_921_p3 = ((or_ln117_346_fu_916_p2[0:0] == 1'b1) ? select_ln117_386_reg_1668 : 4'd11);

assign select_ln117_388_fu_933_p3 = ((or_ln117_347_reg_1673[0:0] == 1'b1) ? select_ln117_387_fu_921_p3 : 4'd12);

assign select_ln117_389_fu_944_p3 = ((or_ln117_348_fu_928_p2[0:0] == 1'b1) ? select_ln117_388_fu_933_p3 : 4'd13);

assign select_ln117_390_fu_958_p3 = ((or_ln117_349_fu_940_p2[0:0] == 1'b1) ? select_ln117_389_fu_944_p3 : 4'd14);

assign select_ln117_391_fu_966_p3 = ((or_ln117_350_fu_952_p2[0:0] == 1'b1) ? select_ln117_390_fu_958_p3 : 4'd15);

assign select_ln117_392_fu_978_p3 = ((or_ln117_351_reg_1680[0:0] == 1'b1) ? zext_ln117_45_fu_974_p1 : 5'd16);

assign select_ln117_393_fu_1027_p3 = ((or_ln117_352_fu_1022_p2[0:0] == 1'b1) ? select_ln117_392_reg_1707 : 5'd17);

assign select_ln117_394_fu_1039_p3 = ((or_ln117_353_reg_1712[0:0] == 1'b1) ? select_ln117_393_fu_1027_p3 : 5'd18);

assign select_ln117_395_fu_1050_p3 = ((or_ln117_354_fu_1034_p2[0:0] == 1'b1) ? select_ln117_394_fu_1039_p3 : 5'd19);

assign select_ln117_396_fu_1064_p3 = ((or_ln117_355_fu_1046_p2[0:0] == 1'b1) ? select_ln117_395_fu_1050_p3 : 5'd20);

assign select_ln117_397_fu_1078_p3 = ((or_ln117_356_fu_1058_p2[0:0] == 1'b1) ? select_ln117_396_fu_1064_p3 : 5'd21);

assign select_ln117_398_fu_1086_p3 = ((or_ln117_357_fu_1072_p2[0:0] == 1'b1) ? select_ln117_397_fu_1078_p3 : 5'd22);

assign select_ln117_399_fu_1137_p3 = ((or_ln117_358_fu_1132_p2[0:0] == 1'b1) ? select_ln117_398_reg_1729 : 5'd23);

assign select_ln117_400_fu_1149_p3 = ((or_ln117_359_reg_1734[0:0] == 1'b1) ? select_ln117_399_fu_1137_p3 : 5'd24);

assign select_ln117_401_fu_1160_p3 = ((or_ln117_360_fu_1144_p2[0:0] == 1'b1) ? select_ln117_400_fu_1149_p3 : 5'd25);

assign select_ln117_402_fu_1174_p3 = ((or_ln117_361_fu_1156_p2[0:0] == 1'b1) ? select_ln117_401_fu_1160_p3 : 5'd26);

assign select_ln117_403_fu_1186_p3 = ((or_ln117_362_fu_1168_p2[0:0] == 1'b1) ? select_ln117_402_fu_1174_p3 : 5'd27);

assign select_ln117_404_fu_1194_p3 = ((or_ln117_363_fu_1182_p2[0:0] == 1'b1) ? select_ln117_403_fu_1186_p3 : 5'd28);

assign select_ln117_405_fu_1221_p3 = ((or_ln117_364_fu_1211_p2[0:0] == 1'b1) ? select_ln117_404_reg_1748 : 5'd29);

assign select_ln117_406_fu_1228_p3 = ((or_ln117_365_fu_1216_p2[0:0] == 1'b1) ? select_ln117_405_fu_1221_p3 : 5'd30);

assign select_ln117_fu_674_p3 = ((and_ln102_484_fu_629_p2[0:0] == 1'b1) ? zext_ln117_fu_664_p1 : 2'd2);

assign tmp_fu_1263_p65 = 'bx;

assign tmp_fu_1263_p66 = ((or_ln117_366_fu_1251_p2[0:0] == 1'b1) ? select_ln117_406_reg_1758 : 5'd31);

assign xor_ln104_184_fu_604_p2 = (icmp_ln86_390_reg_1416 ^ 1'd1);

assign xor_ln104_185_fu_716_p2 = (icmp_ln86_391_reg_1427_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_186_fu_614_p2 = (icmp_ln86_392_reg_1433 ^ 1'd1);

assign xor_ln104_187_fu_727_p2 = (icmp_ln86_393_reg_1438_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_188_fu_867_p2 = (icmp_ln86_394_reg_1444_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_189_fu_742_p2 = (icmp_ln86_395_reg_1450_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_190_fu_633_p2 = (icmp_ln86_396_reg_1456 ^ 1'd1);

assign xor_ln104_191_fu_753_p2 = (icmp_ln86_397_reg_1462_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_192_fu_877_p2 = (icmp_ln86_398_reg_1468_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_193_fu_882_p2 = (icmp_ln86_399_reg_1474_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_194_fu_990_p2 = (icmp_ln86_400_reg_1480_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_195_fu_1098_p2 = (icmp_ln86_401_reg_1486_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_196_fu_1103_p2 = (icmp_ln86_402_reg_1492_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_197_fu_1236_p2 = (icmp_ln86_403_reg_1498_pp0_iter6_reg ^ 1'd1);

assign xor_ln104_fu_706_p2 = (icmp_ln86_reg_1410_pp0_iter1_reg ^ 1'd1);

assign xor_ln117_fu_658_p2 = (1'd1 ^ and_ln102_492_fu_643_p2);

assign zext_ln117_43_fu_690_p1 = select_ln117_379_fu_682_p3;

assign zext_ln117_44_fu_818_p1 = select_ln117_383_fu_810_p3;

assign zext_ln117_45_fu_974_p1 = select_ln117_391_fu_966_p3;

assign zext_ln117_fu_664_p1 = xor_ln117_fu_658_p2;

endmodule //conifer_jettag_accelerator_decision_function_85
