#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Apr 25 16:54:58 2022
# Process ID: 9544
# Current directory: C:/Users/yvvan/Documents/Research/Approximate Computing/mac_array_4x4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13396 C:\Users\yvvan\Documents\Research\Approximate Computing\mac_array_4x4\mac_array_4x4.xpr
# Log file: C:/Users/yvvan/Documents/Research/Approximate Computing/mac_array_4x4/vivado.log
# Journal file: C:/Users/yvvan/Documents/Research/Approximate Computing/mac_array_4x4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/yvvan/Documents/Research/Approximate Computing/mac_array_4x4/mac_array_4x4.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 813.812 ; gain = 181.836
update_compile_order -fileset sources_1
close [ open {C:/Users/yvvan/Documents/Research/Approximate Computing/mac_array_4x4/mac_array_4x4.srcs/sources_1/new/register.v} w ]
add_files {{C:/Users/yvvan/Documents/Research/Approximate Computing/mac_array_4x4/mac_array_4x4.srcs/sources_1/new/register.v}}
update_compile_order -fileset sources_1
close [ open {C:/Users/yvvan/Documents/Research/Approximate Computing/mac_array_4x4/mac_array_4x4.srcs/sources_1/new/mac_unit.v} w ]
add_files {{C:/Users/yvvan/Documents/Research/Approximate Computing/mac_array_4x4/mac_array_4x4.srcs/sources_1/new/mac_unit.v}}
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7vx485tffg1157-1
Top: mac_array_4x4
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1391.328 ; gain = 173.508
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mac_array_4x4' [C:/Users/yvvan/Documents/Research/Approximate Computing/mac_array_4x4/mac_array_4x4.srcs/sources_1/new/mac_array_4x4.v:22]
INFO: [Synth 8-6157] synthesizing module 'mac_unit' [C:/Users/yvvan/Documents/Research/Approximate Computing/mac_array_4x4/mac_array_4x4.srcs/sources_1/new/mac_unit.v:23]
INFO: [Synth 8-6157] synthesizing module 'register' [C:/Users/yvvan/Documents/Research/Approximate Computing/mac_array_4x4/mac_array_4x4.srcs/sources_1/new/register.v:23]
	Parameter WORD_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register' (1#1) [C:/Users/yvvan/Documents/Research/Approximate Computing/mac_array_4x4/mac_array_4x4.srcs/sources_1/new/register.v:23]
INFO: [Synth 8-6157] synthesizing module 'register__parameterized0' [C:/Users/yvvan/Documents/Research/Approximate Computing/mac_array_4x4/mac_array_4x4.srcs/sources_1/new/register.v:23]
	Parameter WORD_SIZE bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register__parameterized0' (1#1) [C:/Users/yvvan/Documents/Research/Approximate Computing/mac_array_4x4/mac_array_4x4.srcs/sources_1/new/register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mac_unit' (2#1) [C:/Users/yvvan/Documents/Research/Approximate Computing/mac_array_4x4/mac_array_4x4.srcs/sources_1/new/mac_unit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mac_array_4x4' (3#1) [C:/Users/yvvan/Documents/Research/Approximate Computing/mac_array_4x4/mac_array_4x4.srcs/sources_1/new/mac_array_4x4.v:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1455.848 ; gain = 238.027
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1455.848 ; gain = 238.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1455.848 ; gain = 238.027
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1584.445 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:29 ; elapsed = 00:00:16 . Memory (MB): peak = 1674.215 ; gain = 456.395
12 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:28 . Memory (MB): peak = 1674.215 ; gain = 847.590
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yvvan/Documents/Research/Approximate Computing/mac_array_4x4/mac_array_4x4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mac_array_4x4_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yvvan/Documents/Research/Approximate Computing/mac_array_4x4/mac_array_4x4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mac_array_4x4_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/Research/Approximate Computing/mac_array_4x4/mac_array_4x4.srcs/sources_1/new/mac_array_4x4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_array_4x4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/Research/Approximate Computing/mac_array_4x4/mac_array_4x4.srcs/sources_1/new/mac_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/Research/Approximate Computing/mac_array_4x4/mac_array_4x4.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/Research/Approximate Computing/mac_array_4x4/mac_array_4x4.srcs/sim_1/new/mac_array_4x4_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_array_4x4_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/Research/Approximate Computing/mac_array_4x4/mac_array_4x4.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yvvan/Documents/Research/Approximate Computing/mac_array_4x4/mac_array_4x4.sim/sim_1/behav/xsim'
"xelab -wto e3ab4e0eb16e4fa9804676fc809e81fa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mac_array_4x4_tb_behav xil_defaultlib.mac_array_4x4_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto e3ab4e0eb16e4fa9804676fc809e81fa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mac_array_4x4_tb_behav xil_defaultlib.mac_array_4x4_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3633] port 'sout22' is already connected [C:/Users/yvvan/Documents/Research/Approximate Computing/mac_array_4x4/mac_array_4x4.srcs/sim_1/new/mac_array_4x4_tb.v:34]
ERROR: [VRFC 10-3633] port 'sout21' is already connected [C:/Users/yvvan/Documents/Research/Approximate Computing/mac_array_4x4/mac_array_4x4.srcs/sim_1/new/mac_array_4x4_tb.v:37]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/yvvan/Documents/Research/Approximate Computing/mac_array_4x4/mac_array_4x4.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/yvvan/Documents/Research/Approximate Computing/mac_array_4x4/mac_array_4x4.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1782.684 ; gain = 17.746
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yvvan/Documents/Research/Approximate Computing/mac_array_4x4/mac_array_4x4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mac_array_4x4_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yvvan/Documents/Research/Approximate Computing/mac_array_4x4/mac_array_4x4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mac_array_4x4_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/Research/Approximate Computing/mac_array_4x4/mac_array_4x4.srcs/sources_1/new/mac_array_4x4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_array_4x4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/Research/Approximate Computing/mac_array_4x4/mac_array_4x4.srcs/sources_1/new/mac_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/Research/Approximate Computing/mac_array_4x4/mac_array_4x4.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/Research/Approximate Computing/mac_array_4x4/mac_array_4x4.srcs/sim_1/new/mac_array_4x4_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_array_4x4_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yvvan/Documents/Research/Approximate Computing/mac_array_4x4/mac_array_4x4.sim/sim_1/behav/xsim'
"xelab -wto e3ab4e0eb16e4fa9804676fc809e81fa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mac_array_4x4_tb_behav xil_defaultlib.mac_array_4x4_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto e3ab4e0eb16e4fa9804676fc809e81fa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mac_array_4x4_tb_behav xil_defaultlib.mac_array_4x4_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.register(WORD_SIZE=17)
Compiling module xil_defaultlib.mac_unit
Compiling module xil_defaultlib.mac_array_4x4
Compiling module xil_defaultlib.mac_array_4x4_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mac_array_4x4_tb_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/yvvan/Documents/Research/Approximate -notrace
couldn't read file "C:/Users/yvvan/Documents/Research/Approximate": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 25 18:58:39 2022...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/yvvan/Documents/Research/Approximate Computing/mac_array_4x4/mac_array_4x4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mac_array_4x4_tb_behav -key {Behavioral:sim_1:Functional:mac_array_4x4_tb} -tclbatch {mac_array_4x4_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source mac_array_4x4_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 240 ns : File "C:/Users/yvvan/Documents/Research/Approximate Computing/mac_array_4x4/mac_array_4x4.srcs/sim_1/new/mac_array_4x4_tb.v" Line 137
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mac_array_4x4_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1782.684 ; gain = 0.000
save_wave_config {C:/Users/yvvan/Documents/Research/Approximate Computing/mac_array_4x4/mac_array_4x4_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse {{C:/Users/yvvan/Documents/Research/Approximate Computing/mac_array_4x4/mac_array_4x4_tb_behav.wcfg}}
set_property xsim.view {{C:/Users/yvvan/Documents/Research/Approximate Computing/mac_array_4x4/mac_array_4x4_tb_behav.wcfg}} [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yvvan/Documents/Research/Approximate Computing/mac_array_4x4/mac_array_4x4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mac_array_4x4_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yvvan/Documents/Research/Approximate Computing/mac_array_4x4/mac_array_4x4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mac_array_4x4_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/Research/Approximate Computing/mac_array_4x4/mac_array_4x4.srcs/sources_1/new/mac_array_4x4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_array_4x4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/Research/Approximate Computing/mac_array_4x4/mac_array_4x4.srcs/sources_1/new/mac_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/Research/Approximate Computing/mac_array_4x4/mac_array_4x4.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/Research/Approximate Computing/mac_array_4x4/mac_array_4x4.srcs/sim_1/new/mac_array_4x4_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_array_4x4_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yvvan/Documents/Research/Approximate Computing/mac_array_4x4/mac_array_4x4.sim/sim_1/behav/xsim'
"xelab -wto e3ab4e0eb16e4fa9804676fc809e81fa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mac_array_4x4_tb_behav xil_defaultlib.mac_array_4x4_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto e3ab4e0eb16e4fa9804676fc809e81fa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mac_array_4x4_tb_behav xil_defaultlib.mac_array_4x4_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.register(WORD_SIZE=17)
Compiling module xil_defaultlib.mac_unit
Compiling module xil_defaultlib.mac_array_4x4
Compiling module xil_defaultlib.mac_array_4x4_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mac_array_4x4_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/yvvan/Documents/Research/Approximate Computing/mac_array_4x4/mac_array_4x4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mac_array_4x4_tb_behav -key {Behavioral:sim_1:Functional:mac_array_4x4_tb} -tclbatch {mac_array_4x4_tb.tcl} -view {{C:/Users/yvvan/Documents/Research/Approximate Computing/mac_array_4x4/mac_array_4x4_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config {C:/Users/yvvan/Documents/Research/Approximate Computing/mac_array_4x4/mac_array_4x4_tb_behav.wcfg}
source mac_array_4x4_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 340 ns : File "C:/Users/yvvan/Documents/Research/Approximate Computing/mac_array_4x4/mac_array_4x4.srcs/sim_1/new/mac_array_4x4_tb.v" Line 137
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mac_array_4x4_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1790.820 ; gain = 0.000
save_wave_config {C:/Users/yvvan/Documents/Research/Approximate Computing/mac_array_4x4/mac_array_4x4_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yvvan/Documents/Research/Approximate Computing/mac_array_4x4/mac_array_4x4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mac_array_4x4_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yvvan/Documents/Research/Approximate Computing/mac_array_4x4/mac_array_4x4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mac_array_4x4_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/Research/Approximate Computing/mac_array_4x4/mac_array_4x4.srcs/sources_1/new/mac_array_4x4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_array_4x4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/Research/Approximate Computing/mac_array_4x4/mac_array_4x4.srcs/sources_1/new/mac_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/Research/Approximate Computing/mac_array_4x4/mac_array_4x4.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/Research/Approximate Computing/mac_array_4x4/mac_array_4x4.srcs/sim_1/new/mac_array_4x4_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_array_4x4_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yvvan/Documents/Research/Approximate Computing/mac_array_4x4/mac_array_4x4.sim/sim_1/behav/xsim'
"xelab -wto e3ab4e0eb16e4fa9804676fc809e81fa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mac_array_4x4_tb_behav xil_defaultlib.mac_array_4x4_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto e3ab4e0eb16e4fa9804676fc809e81fa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mac_array_4x4_tb_behav xil_defaultlib.mac_array_4x4_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.register(WORD_SIZE=17)
Compiling module xil_defaultlib.mac_unit
Compiling module xil_defaultlib.mac_array_4x4
Compiling module xil_defaultlib.mac_array_4x4_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mac_array_4x4_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/yvvan/Documents/Research/Approximate Computing/mac_array_4x4/mac_array_4x4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mac_array_4x4_tb_behav -key {Behavioral:sim_1:Functional:mac_array_4x4_tb} -tclbatch {mac_array_4x4_tb.tcl} -view {{C:/Users/yvvan/Documents/Research/Approximate Computing/mac_array_4x4/mac_array_4x4_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config {C:/Users/yvvan/Documents/Research/Approximate Computing/mac_array_4x4/mac_array_4x4_tb_behav.wcfg}
source mac_array_4x4_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 360 ns : File "C:/Users/yvvan/Documents/Research/Approximate Computing/mac_array_4x4/mac_array_4x4.srcs/sim_1/new/mac_array_4x4_tb.v" Line 142
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mac_array_4x4_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1790.820 ; gain = 0.000
launch_runs synth_1 -jobs 4
[Mon Apr 25 19:30:33 2022] Launched synth_1...
Run output will be captured here: C:/Users/yvvan/Documents/Research/Approximate Computing/mac_array_4x4/mac_array_4x4.runs/synth_1/runme.log
set_property part xc7a35tcpg236-1 [current_project]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/yvvan/Documents/Research/Approximate Computing/mac_array_4x4/mac_array_4x4.srcs/sim_1/new/mac_array_4x4_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/yvvan/Documents/Research/Approximate Computing/mac_array_4x4/mac_array_4x4.srcs/sources_1/new/register.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/yvvan/Documents/Research/Approximate Computing/mac_array_4x4/mac_array_4x4.srcs/sources_1/new/mac_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/yvvan/Documents/Research/Approximate Computing/mac_array_4x4/mac_array_4x4.srcs/sources_1/new/mac_array_4x4.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/yvvan/Documents/Research/Approximate Computing/mac_array_4x4/mac_array_4x4.srcs/sim_1/new/mac_array_4x4_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/yvvan/Documents/Research/Approximate Computing/mac_array_4x4/mac_array_4x4.srcs/sources_1/new/register.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/yvvan/Documents/Research/Approximate Computing/mac_array_4x4/mac_array_4x4.srcs/sources_1/new/mac_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/yvvan/Documents/Research/Approximate Computing/mac_array_4x4/mac_array_4x4.srcs/sources_1/new/mac_array_4x4.v:]
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: mac_array_4x4
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1809.273 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mac_array_4x4' [C:/Users/yvvan/Documents/Research/Approximate Computing/mac_array_4x4/mac_array_4x4.srcs/sources_1/new/mac_array_4x4.v:22]
INFO: [Synth 8-6157] synthesizing module 'mac_unit' [C:/Users/yvvan/Documents/Research/Approximate Computing/mac_array_4x4/mac_array_4x4.srcs/sources_1/new/mac_unit.v:23]
INFO: [Synth 8-6157] synthesizing module 'register' [C:/Users/yvvan/Documents/Research/Approximate Computing/mac_array_4x4/mac_array_4x4.srcs/sources_1/new/register.v:23]
	Parameter WORD_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register' (1#1) [C:/Users/yvvan/Documents/Research/Approximate Computing/mac_array_4x4/mac_array_4x4.srcs/sources_1/new/register.v:23]
INFO: [Synth 8-6157] synthesizing module 'register__parameterized0' [C:/Users/yvvan/Documents/Research/Approximate Computing/mac_array_4x4/mac_array_4x4.srcs/sources_1/new/register.v:23]
	Parameter WORD_SIZE bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register__parameterized0' (1#1) [C:/Users/yvvan/Documents/Research/Approximate Computing/mac_array_4x4/mac_array_4x4.srcs/sources_1/new/register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mac_unit' (2#1) [C:/Users/yvvan/Documents/Research/Approximate Computing/mac_array_4x4/mac_array_4x4.srcs/sources_1/new/mac_unit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mac_array_4x4' (3#1) [C:/Users/yvvan/Documents/Research/Approximate Computing/mac_array_4x4/mac_array_4x4.srcs/sources_1/new/mac_array_4x4.v:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1809.273 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1809.273 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1809.273 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1809.273 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1809.273 ; gain = 0.000
12 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 1809.273 ; gain = 0.000
reset_run synth_1
launch_runs synth_1 -jobs 4
[Mon Apr 25 19:33:00 2022] Launched synth_1...
Run output will be captured here: C:/Users/yvvan/Documents/Research/Approximate Computing/mac_array_4x4/mac_array_4x4.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 240 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1809.273 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

report_power -name {power_1}
Command: report_power -name power_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
1 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2422.562 ; gain = 518.977
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Apr 25 19:51:30 2022...
