[top_tb] Starting test at 0
[CSR] STATUS=0x00000008 @335000
[CSR] FIFO_STAT=0x00000100 @365000
[QSPI] SCLK posedge #1 @365000
[QSPI] SCLK posedge #2 @385000
[CSR] STATUS=0x00000008 @395000
[QSPI] SCLK posedge #3 @405000
[CSR] FIFO_STAT=0x00000100 @425000
[QSPI] SCLK posedge #4 @425000
[QSPI] SCLK posedge #5 @445000
[CSR] STATUS=0x00000008 @455000
[QSPI] SCLK posedge #6 @465000
[CSR] FIFO_STAT=0x00000100 @485000
[QSPI] SCLK posedge #7 @485000
[QSPI] SCLK posedge #8 @505000
[CSR] STATUS=0x00000008 @515000
[CSR] FIFO_STAT=0x00000100 @545000
[CSR] STATUS=0x00000008 @575000
[CSR] FIFO_STAT=0x00000100 @605000
[CSR] STATUS=0x00000008 @635000
[CSR] FIFO_STAT=0x00000100 @665000
[CSR] STATUS=0x00000008 @695000
[CSR] FIFO_STAT=0x00000100 @725000
[CSR] STATUS=0x00000008 @755000
[CSR] FIFO_STAT=0x00000100 @785000
[CSR] RX level 0 -> 1 @1865000 (FIFO_STAT=0x00000110)
[AXI]  W 0xffffffff strb=1111 @1885000
[AXI]  W 0xffffffff strb=1111 @1895000
[AXI]  B resp OK @1895000
[AXI]  B resp OK @1905000
[CSR] RX level 1 -> 0 @1925000 (FIFO_STAT=0x00000100)
[top_tb] Global timeout reached â€” finishing.
