$comment
	File created using the following command:
		vcd file FlipFlopD4BitRegister.msim.vcd -direction
$end
$date
	Tue Nov 15 22:48:34 2022
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module FlipFlopD4BitRegister_vlg_vec_tst $end
$var reg 1 ! clk $end
$var reg 1 " I0 $end
$var reg 1 # I1 $end
$var reg 1 $ I2 $end
$var reg 1 % I3 $end
$var wire 1 & Q0 $end
$var wire 1 ' Q1 $end
$var wire 1 ( Q2 $end
$var wire 1 ) Q3 $end
$var wire 1 * sampler $end
$scope module i1 $end
$var wire 1 + gnd $end
$var wire 1 , vcc $end
$var wire 1 - unknown $end
$var tri1 1 . devclrn $end
$var tri1 1 / devpor $end
$var tri1 1 0 devoe $end
$var wire 1 1 Q3~output_o $end
$var wire 1 2 Q2~output_o $end
$var wire 1 3 Q1~output_o $end
$var wire 1 4 Q0~output_o $end
$var wire 1 5 clk~input_o $end
$var wire 1 6 clk~inputclkctrl_outclk $end
$var wire 1 7 I3~input_o $end
$var wire 1 8 F3|Q~q $end
$var wire 1 9 I2~input_o $end
$var wire 1 : F2|Q~feeder_combout $end
$var wire 1 ; F2|Q~q $end
$var wire 1 < I1~input_o $end
$var wire 1 = F1|Q~feeder_combout $end
$var wire 1 > F1|Q~q $end
$var wire 1 ? I0~input_o $end
$var wire 1 @ F0|Q~feeder_combout $end
$var wire 1 A F0|Q~q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
0%
0&
0'
0(
0)
x*
0+
1,
x-
1.
1/
10
01
02
03
04
05
06
07
08
09
0:
0;
0<
0=
0>
0?
0@
0A
$end
#80000
1"
1#
1?
1<
0*
1@
1=
#100000
1!
15
16
1*
1A
1>
14
13
1&
1'
#120000
0"
0#
0?
0<
0*
0@
0=
#200000
0!
05
06
1*
#280000
1%
1#
17
1<
0*
1=
#300000
1!
15
16
1*
0A
18
04
11
0&
1)
#320000
0#
0<
0*
0=
#340000
0%
07
1*
#400000
0!
05
06
0*
#480000
1$
1"
1%
19
1?
17
1*
1:
1@
#500000
1!
15
16
0*
1A
0>
1;
14
03
12
1&
0'
1(
#520000
0$
0"
0%
09
0?
07
1*
0:
0@
#600000
0!
05
06
0*
#700000
1!
15
16
1*
0A
0;
08
04
02
01
0&
0(
0)
#780000
1#
1$
1"
1%
1<
19
1?
17
0*
1=
1:
1@
#800000
0!
05
06
1*
#820000
0#
0$
0"
0%
0<
09
0?
07
0*
0=
0:
0@
#900000
1!
15
16
1*
#1000000
