# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
source a.b-DataPath_sim.src
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 11:59:02 on Aug 26,2022
# vcom -reportprogress 300 -work work ../000-globals.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package myTypes
# End time: 11:59:02 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 11:59:02 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.a-IF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_IF
# -- Compiling architecture structure of DLX_IF
# End time: 11:59:02 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 11:59:02 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/rf_constants.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Compiling package rf_constants
# End time: 11:59:02 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 11:59:02 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity counter
# -- Compiling architecture BEHAVIOR of counter
# End time: 11:59:03 on Aug 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 11:59:03 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/mux2to1_1bit_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1_1b
# -- Compiling architecture behavior of mux2to1_1b
# End time: 11:59:03 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 11:59:03 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/mux2to1_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1
# -- Compiling architecture behavior of mux2to1
# End time: 11:59:03 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 11:59:03 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/address_converter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity address_converter
# -- Compiling architecture behavior of address_converter
# End time: 11:59:03 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 11:59:03 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_phys_async.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity RF_phys
# -- Compiling architecture behavior_async of RF_phys
# End time: 11:59:03 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 11:59:03 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF_datapath
# -- Compiling architecture BEHAVIOR of RF_datapath
# End time: 11:59:03 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 11:59:03 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_cu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF_CU
# -- Compiling architecture BEHAVIOR of RF_CU
# End time: 11:59:03 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 11:59:03 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF
# -- Compiling architecture STRUCTURE of RF
# End time: 11:59:04 on Aug 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 11:59:04 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package myTypes
# -- Compiling entity DLX_ID
# -- Compiling architecture structure of DLX_ID
# End time: 11:59:04 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 11:59:04 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_DP
# -- Compiling architecture structure of DLX_DP
# End time: 11:59:04 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 11:59:04 on Aug 26,2022
# vcom -reportprogress 300 -work work ../test_bench_and_memory/a.c-IRAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_textio
# -- Compiling entity IRAM
# -- Compiling architecture IRam_Bhe of IRAM
# End time: 11:59:04 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 11:59:04 on Aug 26,2022
# vcom -reportprogress 300 -work work a.b-DataPath_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_DP_tb
# -- Compiling architecture structure of DLX_DP_tb
# End time: 11:59:04 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -t 100ps work.DLX_DP_tb 
# Start time: 11:59:04 on Aug 26,2022
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.mytypes
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.math_real(body)
# Loading work.rf_constants
# Loading ieee.std_logic_textio(body)
# Loading work.dlx_dp_tb(structure)#1
# Loading work.rf(structure)#1
# ** Fatal: (vsim-3348) Port length (4) does not match actual length (5) for port "/dlx_dp_tb/dut/id_stage/regfile/ADD_WR".
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile File: ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.vhd Line: 25
# FATAL ERROR while loading design
# Error loading design
# End time: 11:59:06 on Aug 26,2022, Elapsed time: 0:00:02
# Errors: 1, Warnings: 0
source a.b-DataPath_sim.src
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:17:56 on Aug 26,2022
# vcom -reportprogress 300 -work work ../000-globals.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package myTypes
# End time: 12:17:56 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:17:56 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.a-IF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_IF
# -- Compiling architecture structure of DLX_IF
# End time: 12:17:56 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:17:56 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/rf_constants.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Compiling package rf_constants
# End time: 12:17:56 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:17:56 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity counter
# -- Compiling architecture BEHAVIOR of counter
# End time: 12:17:57 on Aug 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:17:57 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/mux2to1_1bit_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1_1b
# -- Compiling architecture behavior of mux2to1_1b
# End time: 12:17:57 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:17:57 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/mux2to1_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1
# -- Compiling architecture behavior of mux2to1
# End time: 12:17:57 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:17:57 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/address_converter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity address_converter
# -- Compiling architecture behavior of address_converter
# End time: 12:17:57 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:17:57 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_phys_async.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity RF_phys
# -- Compiling architecture behavior_async of RF_phys
# End time: 12:17:57 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:17:57 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF_datapath
# -- Compiling architecture BEHAVIOR of RF_datapath
# End time: 12:17:57 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:17:57 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_cu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF_CU
# -- Compiling architecture BEHAVIOR of RF_CU
# End time: 12:17:57 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:17:57 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF
# -- Compiling architecture STRUCTURE of RF
# End time: 12:17:58 on Aug 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:17:58 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package myTypes
# -- Compiling entity DLX_ID
# -- Compiling architecture structure of DLX_ID
# End time: 12:17:58 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:17:58 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_DP
# -- Compiling architecture structure of DLX_DP
# End time: 12:17:58 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:17:58 on Aug 26,2022
# vcom -reportprogress 300 -work work ../test_bench_and_memory/a.c-IRAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_textio
# -- Compiling entity IRAM
# -- Compiling architecture IRam_Bhe of IRAM
# End time: 12:17:58 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:17:58 on Aug 26,2022
# vcom -reportprogress 300 -work work a.b-DataPath_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_DP_tb
# -- Compiling architecture structure of DLX_DP_tb
# End time: 12:17:58 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -t 100ps work.DLX_DP_tb 
# Start time: 12:17:58 on Aug 26,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.mytypes
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.math_real(body)
# Loading work.rf_constants
# Loading ieee.std_logic_textio(body)
# Loading work.dlx_dp_tb(structure)#1
# Loading work.rf(structure)#1
# ** Fatal: (vsim-3348) Port length (4) does not match actual length (5) for port "/dlx_dp_tb/dut/id_stage/regfile/ADD_WR".
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile File: ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.vhd Line: 25
# FATAL ERROR while loading design
# Error loading design
# End time: 12:18:00 on Aug 26,2022, Elapsed time: 0:00:02
# Errors: 1, Warnings: 0
source a.b-DataPath_sim.src
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:19:27 on Aug 26,2022
# vcom -reportprogress 300 -work work ../000-globals.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package myTypes
# End time: 12:19:27 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:19:27 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.a-IF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_IF
# -- Compiling architecture structure of DLX_IF
# End time: 12:19:28 on Aug 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:19:28 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/rf_constants.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Compiling package rf_constants
# End time: 12:19:28 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:19:28 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity counter
# -- Compiling architecture BEHAVIOR of counter
# End time: 12:19:28 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:19:28 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/mux2to1_1bit_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1_1b
# -- Compiling architecture behavior of mux2to1_1b
# End time: 12:19:28 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:19:28 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/mux2to1_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1
# -- Compiling architecture behavior of mux2to1
# End time: 12:19:28 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:19:28 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/address_converter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity address_converter
# -- Compiling architecture behavior of address_converter
# End time: 12:19:28 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:19:28 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_phys_async.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity RF_phys
# -- Compiling architecture behavior_async of RF_phys
# End time: 12:19:28 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:19:28 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF_datapath
# -- Compiling architecture BEHAVIOR of RF_datapath
# End time: 12:19:29 on Aug 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:19:29 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_cu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF_CU
# -- Compiling architecture BEHAVIOR of RF_CU
# End time: 12:19:29 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:19:29 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF
# -- Compiling architecture STRUCTURE of RF
# End time: 12:19:29 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:19:29 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package myTypes
# -- Compiling entity DLX_ID
# -- Compiling architecture structure of DLX_ID
# End time: 12:19:29 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:19:29 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_DP
# -- Compiling architecture structure of DLX_DP
# End time: 12:19:29 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:19:29 on Aug 26,2022
# vcom -reportprogress 300 -work work ../test_bench_and_memory/a.c-IRAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_textio
# -- Compiling entity IRAM
# -- Compiling architecture IRam_Bhe of IRAM
# End time: 12:19:29 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:19:29 on Aug 26,2022
# vcom -reportprogress 300 -work work a.b-DataPath_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_DP_tb
# -- Compiling architecture structure of DLX_DP_tb
# End time: 12:19:29 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -t 100ps work.DLX_DP_tb 
# Start time: 12:19:29 on Aug 26,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Error: ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_datapath.vhd(220): (vopt-1144) Value -1 (of type std.STANDARD.NATURAL) is out of range 0 to 2147483647.
# ** Note: Vopt Compiler exiting
# ** Error: (vopt-2064) Compiler back-end code generation process terminated with code 2.
# Error loading design
# End time: 12:19:30 on Aug 26,2022, Elapsed time: 0:00:01
# Errors: 2, Warnings: 0
source a.b-DataPath_sim.src
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:23:12 on Aug 26,2022
# vcom -reportprogress 300 -work work ../000-globals.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package myTypes
# End time: 12:23:12 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:23:12 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.a-IF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_IF
# -- Compiling architecture structure of DLX_IF
# End time: 12:23:12 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:23:12 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/rf_constants.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Compiling package rf_constants
# End time: 12:23:12 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:23:12 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity counter
# -- Compiling architecture BEHAVIOR of counter
# End time: 12:23:12 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:23:12 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/mux2to1_1bit_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1_1b
# -- Compiling architecture behavior of mux2to1_1b
# End time: 12:23:13 on Aug 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:23:13 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/mux2to1_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1
# -- Compiling architecture behavior of mux2to1
# End time: 12:23:13 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:23:13 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/address_converter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity address_converter
# -- Compiling architecture behavior of address_converter
# End time: 12:23:13 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:23:13 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_phys_async.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity RF_phys
# -- Compiling architecture behavior_async of RF_phys
# End time: 12:23:13 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:23:13 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF_datapath
# -- Compiling architecture BEHAVIOR of RF_datapath
# End time: 12:23:13 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:23:13 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_cu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF_CU
# -- Compiling architecture BEHAVIOR of RF_CU
# End time: 12:23:13 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:23:13 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF
# -- Compiling architecture STRUCTURE of RF
# End time: 12:23:13 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:23:14 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package myTypes
# -- Compiling entity DLX_ID
# -- Compiling architecture structure of DLX_ID
# End time: 12:23:14 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:23:14 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_DP
# -- Compiling architecture structure of DLX_DP
# End time: 12:23:14 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:23:14 on Aug 26,2022
# vcom -reportprogress 300 -work work ../test_bench_and_memory/a.c-IRAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_textio
# -- Compiling entity IRAM
# -- Compiling architecture IRam_Bhe of IRAM
# End time: 12:23:14 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:23:14 on Aug 26,2022
# vcom -reportprogress 300 -work work a.b-DataPath_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_DP_tb
# -- Compiling architecture structure of DLX_DP_tb
# End time: 12:23:14 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -t 100ps work.DLX_DP_tb 
# Start time: 12:23:14 on Aug 26,2022
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.mytypes
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.math_real(body)
# Loading work.rf_constants
# ** Error: X <= 0.0 in LOG2(X)
#    Time: 0 ps  Iteration: 0  Region: /rf_constants File: ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/rf_constants.vhd
# ** Error (suppressible): (vsim-3706) Floating point value -1e+308 cannot be represented as a 32-bit integer.  Result truncated to -2147483648.
#    Time: 0 ps  Iteration: 0  Region: /rf_constants File: ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/rf_constants.vhd
# Loading ieee.std_logic_textio(body)
# Loading work.dlx_dp_tb(structure)#1
# Error loading design
# End time: 12:23:16 on Aug 26,2022, Elapsed time: 0:00:02
# Errors: 2, Warnings: 0
source a.b-DataPath_sim.src
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:28:59 on Aug 26,2022
# vcom -reportprogress 300 -work work ../000-globals.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package myTypes
# End time: 12:28:59 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:28:59 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.a-IF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_IF
# -- Compiling architecture structure of DLX_IF
# End time: 12:28:59 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:28:59 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/rf_constants.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Compiling package rf_constants
# End time: 12:29:00 on Aug 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:29:00 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity counter
# -- Compiling architecture BEHAVIOR of counter
# End time: 12:29:00 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:29:00 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/mux2to1_1bit_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1_1b
# -- Compiling architecture behavior of mux2to1_1b
# End time: 12:29:00 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:29:00 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/mux2to1_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1
# -- Compiling architecture behavior of mux2to1
# End time: 12:29:00 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:29:00 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/address_converter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity address_converter
# -- Compiling architecture behavior of address_converter
# End time: 12:29:00 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:29:00 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_phys_async.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity RF_phys
# -- Compiling architecture behavior_async of RF_phys
# End time: 12:29:00 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:29:00 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF_datapath
# -- Compiling architecture BEHAVIOR of RF_datapath
# End time: 12:29:00 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:29:00 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_cu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF_CU
# -- Compiling architecture BEHAVIOR of RF_CU
# End time: 12:29:01 on Aug 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:29:01 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF
# -- Compiling architecture STRUCTURE of RF
# End time: 12:29:01 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:29:01 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package myTypes
# -- Compiling entity DLX_ID
# -- Compiling architecture structure of DLX_ID
# End time: 12:29:01 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:29:01 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_DP
# -- Compiling architecture structure of DLX_DP
# End time: 12:29:01 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:29:01 on Aug 26,2022
# vcom -reportprogress 300 -work work ../test_bench_and_memory/a.c-IRAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_textio
# -- Compiling entity IRAM
# -- Compiling architecture IRam_Bhe of IRAM
# End time: 12:29:01 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:29:01 on Aug 26,2022
# vcom -reportprogress 300 -work work a.b-DataPath_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_DP_tb
# -- Compiling architecture structure of DLX_DP_tb
# End time: 12:29:01 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -t 100ps work.DLX_DP_tb 
# Start time: 12:29:01 on Aug 26,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.mytypes
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.math_real(body)
# Loading work.rf_constants
# Loading ieee.std_logic_textio(body)
# Loading work.dlx_dp_tb(structure)#1
# Loading work.rf(structure)#1
# Loading work.counter(behavior)#1
# Loading work.mux2to1(behavior)#2
# Loading work.rf_phys(behavior_async)#1
run 10 ns
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/mem
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_dp_tb/dut/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/SF_converter
# ** Warning: (vsim-7) Failed to open VHDL file "hex.txt" in r mode.
# No such file or directory. (errno = ENOENT)
#    Time: 2 ns  Iteration: 1  Instance: /dlx_dp_tb/mem
# ** Fatal: (vsim-7) Failed to open VHDL file "hex.txt" in r mode.
# No such file or directory. (errno = ENOENT)
#    Time: 2 ns  Iteration: 1  Process: /dlx_dp_tb/mem/FILL_MEM_P File: ../test_bench_and_memory/a.c-IRAM.vhd
# Fatal error in Process FILL_MEM_P at ../test_bench_and_memory/a.c-IRAM.vhd line 45
# 
# HDL call sequence:
# Stopped at ../test_bench_and_memory/a.c-IRAM.vhd 45 Process FILL_MEM_P
# 
run 10 ns
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at ../test_bench_and_memory/a.c-IRAM.vhd 45 Process FILL_MEM_P
# 
quit -sim
# End time: 12:35:01 on Aug 26,2022, Elapsed time: 0:06:00
# Errors: 3, Warnings: 30
source a.b-DataPath_sim.src
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:35:06 on Aug 26,2022
# vcom -reportprogress 300 -work work ../000-globals.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package myTypes
# End time: 12:35:06 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:35:06 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.a-IF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_IF
# -- Compiling architecture structure of DLX_IF
# End time: 12:35:06 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:35:06 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/rf_constants.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Compiling package rf_constants
# End time: 12:35:06 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:35:06 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity counter
# -- Compiling architecture BEHAVIOR of counter
# End time: 12:35:06 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:35:06 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/mux2to1_1bit_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1_1b
# -- Compiling architecture behavior of mux2to1_1b
# End time: 12:35:06 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:35:07 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/mux2to1_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1
# -- Compiling architecture behavior of mux2to1
# End time: 12:35:07 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:35:07 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/address_converter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity address_converter
# -- Compiling architecture behavior of address_converter
# End time: 12:35:07 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:35:07 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_phys_async.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity RF_phys
# -- Compiling architecture behavior_async of RF_phys
# End time: 12:35:07 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:35:07 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF_datapath
# -- Compiling architecture BEHAVIOR of RF_datapath
# End time: 12:35:07 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:35:07 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_cu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF_CU
# -- Compiling architecture BEHAVIOR of RF_CU
# End time: 12:35:07 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:35:07 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF
# -- Compiling architecture STRUCTURE of RF
# End time: 12:35:07 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:35:07 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package myTypes
# -- Compiling entity DLX_ID
# -- Compiling architecture structure of DLX_ID
# End time: 12:35:08 on Aug 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:35:08 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_DP
# -- Compiling architecture structure of DLX_DP
# End time: 12:35:08 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:35:08 on Aug 26,2022
# vcom -reportprogress 300 -work work ../test_bench_and_memory/a.c-IRAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_textio
# -- Compiling entity IRAM
# ** Error: ../test_bench_and_memory/a.c-IRAM.vhd(13): (vcom-1136) Unknown identifier "N".
# ** Error: ../test_bench_and_memory/a.c-IRAM.vhd(13): Type error in range expression.
# ** Note: ../test_bench_and_memory/a.c-IRAM.vhd(22): VHDL Compiler exiting
# End time: 12:35:08 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# /software/mentor/questa10.7c/questasim/linux_x86_64/vcom failed.
source a.b-DataPath_sim.src
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:35:48 on Aug 26,2022
# vcom -reportprogress 300 -work work ../000-globals.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package myTypes
# End time: 12:35:48 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:35:48 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.a-IF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_IF
# -- Compiling architecture structure of DLX_IF
# End time: 12:35:48 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:35:48 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/rf_constants.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Compiling package rf_constants
# End time: 12:35:49 on Aug 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:35:49 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity counter
# -- Compiling architecture BEHAVIOR of counter
# End time: 12:35:49 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:35:49 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/mux2to1_1bit_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1_1b
# -- Compiling architecture behavior of mux2to1_1b
# End time: 12:35:49 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:35:49 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/mux2to1_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1
# -- Compiling architecture behavior of mux2to1
# End time: 12:35:49 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:35:49 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/address_converter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity address_converter
# -- Compiling architecture behavior of address_converter
# End time: 12:35:49 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:35:49 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_phys_async.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity RF_phys
# -- Compiling architecture behavior_async of RF_phys
# End time: 12:35:49 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:35:49 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF_datapath
# -- Compiling architecture BEHAVIOR of RF_datapath
# End time: 12:35:49 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:35:49 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_cu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF_CU
# -- Compiling architecture BEHAVIOR of RF_CU
# End time: 12:35:50 on Aug 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:35:50 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF
# -- Compiling architecture STRUCTURE of RF
# End time: 12:35:50 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:35:50 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package myTypes
# -- Compiling entity DLX_ID
# -- Compiling architecture structure of DLX_ID
# End time: 12:35:50 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:35:50 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_DP
# -- Compiling architecture structure of DLX_DP
# End time: 12:35:50 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:35:50 on Aug 26,2022
# vcom -reportprogress 300 -work work ../test_bench_and_memory/a.c-IRAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_textio
# -- Compiling entity IRAM
# ** Error (suppressible): ../test_bench_and_memory/a.c-IRAM.vhd(13): (vcom-1272) Length of expected is 93; length of actual is 7.
# ** Note: ../test_bench_and_memory/a.c-IRAM.vhd(22): VHDL Compiler exiting
# End time: 12:35:50 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# /software/mentor/questa10.7c/questasim/linux_x86_64/vcom failed.
source a.b-DataPath_sim.src
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:36:15 on Aug 26,2022
# vcom -reportprogress 300 -work work ../000-globals.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package myTypes
# End time: 12:36:15 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:36:15 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.a-IF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_IF
# -- Compiling architecture structure of DLX_IF
# End time: 12:36:16 on Aug 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:36:16 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/rf_constants.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Compiling package rf_constants
# End time: 12:36:16 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:36:16 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity counter
# -- Compiling architecture BEHAVIOR of counter
# End time: 12:36:16 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:36:16 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/mux2to1_1bit_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1_1b
# -- Compiling architecture behavior of mux2to1_1b
# End time: 12:36:16 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:36:16 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/mux2to1_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1
# -- Compiling architecture behavior of mux2to1
# End time: 12:36:16 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:36:16 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/address_converter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity address_converter
# -- Compiling architecture behavior of address_converter
# End time: 12:36:16 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:36:16 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_phys_async.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity RF_phys
# -- Compiling architecture behavior_async of RF_phys
# End time: 12:36:16 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:36:16 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF_datapath
# -- Compiling architecture BEHAVIOR of RF_datapath
# End time: 12:36:17 on Aug 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:36:17 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_cu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF_CU
# -- Compiling architecture BEHAVIOR of RF_CU
# End time: 12:36:17 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:36:17 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF
# -- Compiling architecture STRUCTURE of RF
# End time: 12:36:17 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:36:17 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package myTypes
# -- Compiling entity DLX_ID
# -- Compiling architecture structure of DLX_ID
# End time: 12:36:17 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:36:17 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_DP
# -- Compiling architecture structure of DLX_DP
# End time: 12:36:17 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:36:17 on Aug 26,2022
# vcom -reportprogress 300 -work work ../test_bench_and_memory/a.c-IRAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_textio
# -- Compiling entity IRAM
# -- Compiling architecture IRam_Bhe of IRAM
# End time: 12:36:17 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:36:17 on Aug 26,2022
# vcom -reportprogress 300 -work work a.b-DataPath_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_DP_tb
# -- Compiling architecture structure of DLX_DP_tb
# ** Error: a.b-DataPath_tb.vhd(55): (vcom-1136) Unknown identifier "N".
# ** Error: a.b-DataPath_tb.vhd(55): Type error in range expression.
# ** Note: a.b-DataPath_tb.vhd(157): VHDL Compiler exiting
# End time: 12:36:17 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# /software/mentor/questa10.7c/questasim/linux_x86_64/vcom failed.
source a.b-DataPath_sim.src
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:36:36 on Aug 26,2022
# vcom -reportprogress 300 -work work ../000-globals.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package myTypes
# End time: 12:36:36 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:36:36 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.a-IF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_IF
# -- Compiling architecture structure of DLX_IF
# End time: 12:36:36 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:36:36 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/rf_constants.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Compiling package rf_constants
# End time: 12:36:36 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:36:36 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity counter
# -- Compiling architecture BEHAVIOR of counter
# End time: 12:36:36 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:36:36 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/mux2to1_1bit_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1_1b
# -- Compiling architecture behavior of mux2to1_1b
# End time: 12:36:37 on Aug 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:36:37 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/mux2to1_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1
# -- Compiling architecture behavior of mux2to1
# End time: 12:36:37 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:36:37 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/address_converter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity address_converter
# -- Compiling architecture behavior of address_converter
# End time: 12:36:37 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:36:37 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_phys_async.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity RF_phys
# -- Compiling architecture behavior_async of RF_phys
# End time: 12:36:37 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:36:37 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF_datapath
# -- Compiling architecture BEHAVIOR of RF_datapath
# End time: 12:36:37 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:36:37 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_cu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF_CU
# -- Compiling architecture BEHAVIOR of RF_CU
# End time: 12:36:37 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:36:37 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF
# -- Compiling architecture STRUCTURE of RF
# End time: 12:36:37 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:36:38 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package myTypes
# -- Compiling entity DLX_ID
# -- Compiling architecture structure of DLX_ID
# End time: 12:36:38 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:36:38 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_DP
# -- Compiling architecture structure of DLX_DP
# End time: 12:36:38 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:36:38 on Aug 26,2022
# vcom -reportprogress 300 -work work ../test_bench_and_memory/a.c-IRAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_textio
# -- Compiling entity IRAM
# -- Compiling architecture IRam_Bhe of IRAM
# End time: 12:36:38 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:36:38 on Aug 26,2022
# vcom -reportprogress 300 -work work a.b-DataPath_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_DP_tb
# -- Compiling architecture structure of DLX_DP_tb
# End time: 12:36:38 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -t 100ps work.DLX_DP_tb 
# Start time: 12:36:38 on Aug 26,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.mytypes
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.math_real(body)
# Loading work.rf_constants
# Loading ieee.std_logic_textio(body)
# Loading work.dlx_dp_tb(structure)#1
# Loading work.rf(structure)#1
# Loading work.counter(behavior)#1
# Loading work.mux2to1(behavior)#2
# Loading work.rf_phys(behavior_async)#1
run 10 ns
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/mem
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_dp_tb/dut/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/SF_converter
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 2 ns  Iteration: 1  Instance: /dlx_dp_tb/mem
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 2 ns  Iteration: 1  Instance: /dlx_dp_tb/mem
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 2 ns  Iteration: 1  Instance: /dlx_dp_tb/mem
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 2 ns  Iteration: 1  Instance: /dlx_dp_tb/mem
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 2 ns  Iteration: 1  Instance: /dlx_dp_tb/mem
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 2 ns  Iteration: 1  Instance: /dlx_dp_tb/mem
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 2 ns  Iteration: 1  Instance: /dlx_dp_tb/mem
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 2 ns  Iteration: 1  Instance: /dlx_dp_tb/mem
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 2 ns  Iteration: 1  Instance: /dlx_dp_tb/mem
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 2 ns  Iteration: 1  Instance: /dlx_dp_tb/mem
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 2 ns  Iteration: 1  Instance: /dlx_dp_tb/mem
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 2 ns  Iteration: 1  Instance: /dlx_dp_tb/mem
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 2 ns  Iteration: 1  Instance: /dlx_dp_tb/mem
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 2 ns  Iteration: 1  Instance: /dlx_dp_tb/mem
# Causality operation skipped due to absence of debug database file
quit -sim
# End time: 12:38:19 on Aug 26,2022, Elapsed time: 0:01:41
# Errors: 0, Warnings: 44
source a.b-DataPath_sim.src
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:38:22 on Aug 26,2022
# vcom -reportprogress 300 -work work ../000-globals.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package myTypes
# End time: 12:38:22 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:38:23 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.a-IF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_IF
# -- Compiling architecture structure of DLX_IF
# End time: 12:38:23 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:38:23 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/rf_constants.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Compiling package rf_constants
# End time: 12:38:23 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:38:23 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity counter
# -- Compiling architecture BEHAVIOR of counter
# End time: 12:38:23 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:38:23 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/mux2to1_1bit_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1_1b
# -- Compiling architecture behavior of mux2to1_1b
# End time: 12:38:23 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:38:23 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/mux2to1_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1
# -- Compiling architecture behavior of mux2to1
# End time: 12:38:23 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:38:23 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/address_converter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity address_converter
# -- Compiling architecture behavior of address_converter
# End time: 12:38:23 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:38:23 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_phys_async.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity RF_phys
# -- Compiling architecture behavior_async of RF_phys
# End time: 12:38:23 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:38:24 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF_datapath
# -- Compiling architecture BEHAVIOR of RF_datapath
# End time: 12:38:24 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:38:24 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_cu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF_CU
# -- Compiling architecture BEHAVIOR of RF_CU
# End time: 12:38:24 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:38:24 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF
# -- Compiling architecture STRUCTURE of RF
# End time: 12:38:24 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:38:24 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package myTypes
# -- Compiling entity DLX_ID
# -- Compiling architecture structure of DLX_ID
# End time: 12:38:24 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:38:24 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_DP
# -- Compiling architecture structure of DLX_DP
# End time: 12:38:24 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:38:24 on Aug 26,2022
# vcom -reportprogress 300 -work work ../test_bench_and_memory/a.c-IRAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_textio
# -- Compiling entity IRAM
# -- Compiling architecture IRam_Bhe of IRAM
# End time: 12:38:24 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:38:24 on Aug 26,2022
# vcom -reportprogress 300 -work work a.b-DataPath_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_DP_tb
# -- Compiling architecture structure of DLX_DP_tb
# End time: 12:38:25 on Aug 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -t 100ps work.DLX_DP_tb 
# Start time: 12:38:25 on Aug 26,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.mytypes
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.math_real(body)
# Loading work.rf_constants
# Loading ieee.std_logic_textio(body)
# Loading work.dlx_dp_tb(structure)#1
# Loading work.rf(structure)#1
# Loading work.counter(behavior)#1
# Loading work.mux2to1(behavior)#2
# Loading work.rf_phys(behavior_async)#1
run 10 ns
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/mem
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_dp_tb/dut/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/SF_converter
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 2 ns  Iteration: 1  Instance: /dlx_dp_tb/mem
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 2 ns  Iteration: 1  Instance: /dlx_dp_tb/mem
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 2 ns  Iteration: 1  Instance: /dlx_dp_tb/mem
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 2 ns  Iteration: 1  Instance: /dlx_dp_tb/mem
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 2 ns  Iteration: 1  Instance: /dlx_dp_tb/mem
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 2 ns  Iteration: 1  Instance: /dlx_dp_tb/mem
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 2 ns  Iteration: 1  Instance: /dlx_dp_tb/mem
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 2 ns  Iteration: 1  Instance: /dlx_dp_tb/mem
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 2 ns  Iteration: 1  Instance: /dlx_dp_tb/mem
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 2 ns  Iteration: 1  Instance: /dlx_dp_tb/mem
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 2 ns  Iteration: 1  Instance: /dlx_dp_tb/mem
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 2 ns  Iteration: 1  Instance: /dlx_dp_tb/mem
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 2 ns  Iteration: 1  Instance: /dlx_dp_tb/mem
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 2 ns  Iteration: 1  Instance: /dlx_dp_tb/mem
quit -sim
# End time: 12:39:28 on Aug 26,2022, Elapsed time: 0:01:03
# Errors: 0, Warnings: 43
source a.b-DataPath_sim.src
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:39:30 on Aug 26,2022
# vcom -reportprogress 300 -work work ../000-globals.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package myTypes
# End time: 12:39:30 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:39:30 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.a-IF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_IF
# -- Compiling architecture structure of DLX_IF
# End time: 12:39:30 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:39:30 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/rf_constants.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Compiling package rf_constants
# End time: 12:39:30 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:39:30 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity counter
# -- Compiling architecture BEHAVIOR of counter
# End time: 12:39:30 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:39:30 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/mux2to1_1bit_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1_1b
# -- Compiling architecture behavior of mux2to1_1b
# End time: 12:39:30 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:39:31 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/mux2to1_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1
# -- Compiling architecture behavior of mux2to1
# End time: 12:39:31 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:39:31 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/address_converter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity address_converter
# -- Compiling architecture behavior of address_converter
# End time: 12:39:31 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:39:31 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_phys_async.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity RF_phys
# -- Compiling architecture behavior_async of RF_phys
# End time: 12:39:31 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:39:31 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF_datapath
# -- Compiling architecture BEHAVIOR of RF_datapath
# End time: 12:39:31 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:39:31 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_cu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF_CU
# -- Compiling architecture BEHAVIOR of RF_CU
# End time: 12:39:31 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:39:31 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF
# -- Compiling architecture STRUCTURE of RF
# End time: 12:39:31 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:39:31 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package myTypes
# -- Compiling entity DLX_ID
# -- Compiling architecture structure of DLX_ID
# End time: 12:39:32 on Aug 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:39:32 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_DP
# -- Compiling architecture structure of DLX_DP
# End time: 12:39:32 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:39:32 on Aug 26,2022
# vcom -reportprogress 300 -work work ../test_bench_and_memory/a.c-IRAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_textio
# -- Compiling entity IRAM
# -- Compiling architecture IRam_Bhe of IRAM
# End time: 12:39:32 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:39:32 on Aug 26,2022
# vcom -reportprogress 300 -work work a.b-DataPath_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_DP_tb
# -- Compiling architecture structure of DLX_DP_tb
# End time: 12:39:32 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -t 100ps work.DLX_DP_tb 
# Start time: 12:39:32 on Aug 26,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.mytypes
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.math_real(body)
# Loading work.rf_constants
# Loading ieee.std_logic_textio(body)
# Loading work.dlx_dp_tb(structure)#1
# Loading work.rf(structure)#1
# Loading work.counter(behavior)#1
# Loading work.mux2to1(behavior)#2
# Loading work.rf_phys(behavior_async)#1
run 50 ns
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/mem
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_dp_tb/dut/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/SF_converter
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 2 ns  Iteration: 1  Instance: /dlx_dp_tb/mem
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 2 ns  Iteration: 1  Instance: /dlx_dp_tb/mem
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 2 ns  Iteration: 1  Instance: /dlx_dp_tb/mem
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 2 ns  Iteration: 1  Instance: /dlx_dp_tb/mem
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 2 ns  Iteration: 1  Instance: /dlx_dp_tb/mem
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 2 ns  Iteration: 1  Instance: /dlx_dp_tb/mem
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 2 ns  Iteration: 1  Instance: /dlx_dp_tb/mem
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 2 ns  Iteration: 1  Instance: /dlx_dp_tb/mem
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 2 ns  Iteration: 1  Instance: /dlx_dp_tb/mem
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 2 ns  Iteration: 1  Instance: /dlx_dp_tb/mem
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 2 ns  Iteration: 1  Instance: /dlx_dp_tb/mem
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 2 ns  Iteration: 1  Instance: /dlx_dp_tb/mem
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 2 ns  Iteration: 1  Instance: /dlx_dp_tb/mem
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 2 ns  Iteration: 1  Instance: /dlx_dp_tb/mem
quit -sim
# End time: 12:40:56 on Aug 26,2022, Elapsed time: 0:01:24
# Errors: 0, Warnings: 43
source a.b-DataPath_sim.src
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:41:59 on Aug 26,2022
# vcom -reportprogress 300 -work work ../000-globals.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package myTypes
# End time: 12:41:59 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:41:59 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.a-IF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_IF
# -- Compiling architecture structure of DLX_IF
# End time: 12:41:59 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:41:59 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/rf_constants.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Compiling package rf_constants
# End time: 12:41:59 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:41:59 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity counter
# -- Compiling architecture BEHAVIOR of counter
# End time: 12:41:59 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:41:59 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/mux2to1_1bit_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1_1b
# -- Compiling architecture behavior of mux2to1_1b
# End time: 12:41:59 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:41:59 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/mux2to1_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1
# -- Compiling architecture behavior of mux2to1
# End time: 12:41:59 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:41:59 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/address_converter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity address_converter
# -- Compiling architecture behavior of address_converter
# End time: 12:42:00 on Aug 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:42:00 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_phys_async.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity RF_phys
# -- Compiling architecture behavior_async of RF_phys
# End time: 12:42:00 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:42:00 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF_datapath
# -- Compiling architecture BEHAVIOR of RF_datapath
# End time: 12:42:00 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:42:00 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_cu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF_CU
# -- Compiling architecture BEHAVIOR of RF_CU
# End time: 12:42:00 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:42:00 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF
# -- Compiling architecture STRUCTURE of RF
# End time: 12:42:00 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:42:00 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package myTypes
# -- Compiling entity DLX_ID
# -- Compiling architecture structure of DLX_ID
# End time: 12:42:00 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:42:00 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_DP
# -- Compiling architecture structure of DLX_DP
# End time: 12:42:01 on Aug 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:42:01 on Aug 26,2022
# vcom -reportprogress 300 -work work ../test_bench_and_memory/a.c-IRAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_textio
# -- Compiling entity IRAM
# -- Compiling architecture IRam_Bhe of IRAM
# End time: 12:42:01 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:42:01 on Aug 26,2022
# vcom -reportprogress 300 -work work a.b-DataPath_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_DP_tb
# -- Compiling architecture structure of DLX_DP_tb
# End time: 12:42:01 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -t 100ps work.DLX_DP_tb 
# Start time: 12:42:01 on Aug 26,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.mytypes
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.math_real(body)
# Loading work.rf_constants
# Loading ieee.std_logic_textio(body)
# Loading work.dlx_dp_tb(structure)#1
# Loading work.rf(structure)#1
# Loading work.counter(behavior)#1
# Loading work.mux2to1(behavior)#2
# Loading work.rf_phys(behavior_async)#1
add wave *
add wave -position insertpoint sim:/dlx_dp_tb/*
add wave  \
sim:/dlx_dp_tb/clk_i \
sim:/dlx_dp_tb/rst_i \
sim:/dlx_dp_tb/npc_sel_i \
sim:/dlx_dp_tb/pc_latch_en_i \
sim:/dlx_dp_tb/ir_latch_en_i \
sim:/dlx_dp_tb/npc_latch_en_i \
sim:/dlx_dp_tb/call_i \
sim:/dlx_dp_tb/ret_i \
sim:/dlx_dp_tb/spill_i \
sim:/dlx_dp_tb/fill_i \
sim:/dlx_dp_tb/rf_en_i \
sim:/dlx_dp_tb/rs1_en_i \
sim:/dlx_dp_tb/rs2_en_i \
sim:/dlx_dp_tb/rf_wr_en_i \
sim:/dlx_dp_tb/imm_isoff_i \
sim:/dlx_dp_tb/ram_addr_i \
sim:/dlx_dp_tb/ram_data_i
add wave -group "Controls" \
sim:/dlx_dp_tb/npc_sel_i \
sim:/dlx_dp_tb/pc_latch_en_i \
sim:/dlx_dp_tb/ir_latch_en_i \
sim:/dlx_dp_tb/npc_latch_en_i \
sim:/dlx_dp_tb/call_i \
sim:/dlx_dp_tb/ret_i \
sim:/dlx_dp_tb/spill_i \
sim:/dlx_dp_tb/fill_i \
sim:/dlx_dp_tb/rf_en_i \
sim:/dlx_dp_tb/rs1_en_i \
sim:/dlx_dp_tb/rs2_en_i \
sim:/dlx_dp_tb/rf_wr_en_i \
sim:/dlx_dp_tb/imm_isoff_i \



add wave -divider "IRAM" \
sim:/dlx_dp_tb/ram_addr_i \
sim:/dlx_dp_tb/ram_data_i
add wave  \
sim:/dlx_dp_tb/dut/npc_id_i
add wave  \
sim:/dlx_dp_tb/dut/ir \
sim:/dlx_dp_tb/dut/rs1_id_i \
sim:/dlx_dp_tb/dut/rs2_id_i \
sim:/dlx_dp_tb/dut/rd_id_i \
sim:/dlx_dp_tb/dut/imm_id_i
add wave  \
sim:/dlx_dp_tb/dut/rf_out1_id_o \
sim:/dlx_dp_tb/dut/rf_out2_id_o \
sim:/dlx_dp_tb/dut/imm_id_o
add wave  \
sim:/dlx_dp_tb/dut/id_stage/regfile/DataPath/Physical_RF/ADD_WR \
sim:/dlx_dp_tb/dut/id_stage/regfile/DataPath/Physical_RF/ADD_RD1 \
sim:/dlx_dp_tb/dut/id_stage/regfile/DataPath/Physical_RF/ADD_RD2
add wave  \
sim:/dlx_dp_tb/dut/id_stage/regfile/DataPath/Physical_RF/REGISTERS
quit -sim
# End time: 12:57:26 on Aug 26,2022, Elapsed time: 0:15:25
# Errors: 0, Warnings: 0
source a.b-DataPath_sim.src
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:57:44 on Aug 26,2022
# vcom -reportprogress 300 -work work ../000-globals.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package myTypes
# End time: 12:57:45 on Aug 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:57:45 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.a-IF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_IF
# -- Compiling architecture structure of DLX_IF
# End time: 12:57:45 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:57:45 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/rf_constants.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Compiling package rf_constants
# End time: 12:57:45 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:57:45 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity counter
# -- Compiling architecture BEHAVIOR of counter
# End time: 12:57:45 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:57:45 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/mux2to1_1bit_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1_1b
# -- Compiling architecture behavior of mux2to1_1b
# End time: 12:57:45 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:57:45 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/mux2to1_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1
# -- Compiling architecture behavior of mux2to1
# End time: 12:57:45 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:57:45 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/address_converter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity address_converter
# -- Compiling architecture behavior of address_converter
# End time: 12:57:45 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:57:45 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_phys_async.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity RF_phys
# -- Compiling architecture behavior_async of RF_phys
# End time: 12:57:46 on Aug 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:57:46 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF_datapath
# -- Compiling architecture BEHAVIOR of RF_datapath
# End time: 12:57:46 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:57:46 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_cu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF_CU
# -- Compiling architecture BEHAVIOR of RF_CU
# End time: 12:57:46 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:57:46 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF
# -- Compiling architecture STRUCTURE of RF
# End time: 12:57:46 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:57:46 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package myTypes
# -- Compiling entity DLX_ID
# -- Compiling architecture structure of DLX_ID
# End time: 12:57:46 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:57:46 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_DP
# -- Compiling architecture structure of DLX_DP
# End time: 12:57:46 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:57:46 on Aug 26,2022
# vcom -reportprogress 300 -work work ../test_bench_and_memory/a.c-IRAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_textio
# -- Compiling entity IRAM
# -- Compiling architecture IRam_Bhe of IRAM
# End time: 12:57:46 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:57:46 on Aug 26,2022
# vcom -reportprogress 300 -work work a.b-DataPath_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_DP_tb
# -- Compiling architecture structure of DLX_DP_tb
# End time: 12:57:47 on Aug 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -t 100ps work.DLX_DP_tb 
# Start time: 12:57:47 on Aug 26,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.mytypes
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.math_real(body)
# Loading work.rf_constants
# Loading ieee.std_logic_textio(body)
# Loading work.dlx_dp_tb(structure)#1
# Loading work.rf(structure)#1
# Loading work.counter(behavior)#1
# Loading work.mux2to1(behavior)#2
# Loading work.rf_phys(behavior_async)#1
# invalid command name "sim:/dlx_dp_tb/dut/rs1_id_i"
source a.b-DataPath_sim.src
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:58:17 on Aug 26,2022
# vcom -reportprogress 300 -work work ../000-globals.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package myTypes
# End time: 12:58:17 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:58:17 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.a-IF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_IF
# -- Compiling architecture structure of DLX_IF
# End time: 12:58:17 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:58:17 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/rf_constants.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Compiling package rf_constants
# End time: 12:58:17 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:58:17 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity counter
# -- Compiling architecture BEHAVIOR of counter
# End time: 12:58:17 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:58:17 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/mux2to1_1bit_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1_1b
# -- Compiling architecture behavior of mux2to1_1b
# End time: 12:58:18 on Aug 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:58:18 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/mux2to1_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1
# -- Compiling architecture behavior of mux2to1
# End time: 12:58:18 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:58:18 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/address_converter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity address_converter
# -- Compiling architecture behavior of address_converter
# End time: 12:58:18 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:58:18 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_phys_async.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity RF_phys
# -- Compiling architecture behavior_async of RF_phys
# End time: 12:58:18 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:58:18 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF_datapath
# -- Compiling architecture BEHAVIOR of RF_datapath
# End time: 12:58:18 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:58:18 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_cu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF_CU
# -- Compiling architecture BEHAVIOR of RF_CU
# End time: 12:58:18 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:58:18 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF
# -- Compiling architecture STRUCTURE of RF
# End time: 12:58:19 on Aug 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:58:19 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package myTypes
# -- Compiling entity DLX_ID
# -- Compiling architecture structure of DLX_ID
# End time: 12:58:19 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:58:19 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_DP
# -- Compiling architecture structure of DLX_DP
# End time: 12:58:19 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:58:19 on Aug 26,2022
# vcom -reportprogress 300 -work work ../test_bench_and_memory/a.c-IRAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_textio
# -- Compiling entity IRAM
# -- Compiling architecture IRam_Bhe of IRAM
# End time: 12:58:19 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:58:19 on Aug 26,2022
# vcom -reportprogress 300 -work work a.b-DataPath_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_DP_tb
# -- Compiling architecture structure of DLX_DP_tb
# End time: 12:58:19 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:58:21 on Aug 26,2022, Elapsed time: 0:00:34
# Errors: 1, Warnings: 0
# vsim -t 100ps work.DLX_DP_tb 
# Start time: 12:58:21 on Aug 26,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.mytypes
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.math_real(body)
# Loading work.rf_constants
# Loading ieee.std_logic_textio(body)
# Loading work.dlx_dp_tb(structure)#1
# Loading work.rf(structure)#1
# Loading work.counter(behavior)#1
# Loading work.mux2to1(behavior)#2
# Loading work.rf_phys(behavior_async)#1

run 50 ns
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/mem
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_dp_tb/dut/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/SF_converter
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 2 ns  Iteration: 1  Instance: /dlx_dp_tb/mem
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 2 ns  Iteration: 1  Instance: /dlx_dp_tb/mem
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 2 ns  Iteration: 1  Instance: /dlx_dp_tb/mem
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 2 ns  Iteration: 1  Instance: /dlx_dp_tb/mem
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 2 ns  Iteration: 1  Instance: /dlx_dp_tb/mem
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 2 ns  Iteration: 1  Instance: /dlx_dp_tb/mem
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 2 ns  Iteration: 1  Instance: /dlx_dp_tb/mem
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 2 ns  Iteration: 1  Instance: /dlx_dp_tb/mem
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 2 ns  Iteration: 1  Instance: /dlx_dp_tb/mem
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 2 ns  Iteration: 1  Instance: /dlx_dp_tb/mem
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 2 ns  Iteration: 1  Instance: /dlx_dp_tb/mem
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 2 ns  Iteration: 1  Instance: /dlx_dp_tb/mem
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 2 ns  Iteration: 1  Instance: /dlx_dp_tb/mem
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 2 ns  Iteration: 1  Instance: /dlx_dp_tb/mem
quit -sim
# End time: 13:16:54 on Aug 26,2022, Elapsed time: 0:18:33
# Errors: 0, Warnings: 43
source a.b-DataPath_sim.src
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 13:18:25 on Aug 26,2022
# vcom -reportprogress 300 -work work ../000-globals.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package myTypes
# End time: 13:18:25 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 13:18:25 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.a-IF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_IF
# -- Compiling architecture structure of DLX_IF
# End time: 13:18:25 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 13:18:25 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/rf_constants.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Compiling package rf_constants
# End time: 13:18:25 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 13:18:26 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity counter
# -- Compiling architecture BEHAVIOR of counter
# End time: 13:18:26 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 13:18:26 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/mux2to1_1bit_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1_1b
# -- Compiling architecture behavior of mux2to1_1b
# End time: 13:18:26 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 13:18:26 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/mux2to1_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1
# -- Compiling architecture behavior of mux2to1
# End time: 13:18:26 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 13:18:26 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/address_converter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity address_converter
# -- Compiling architecture behavior of address_converter
# End time: 13:18:26 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 13:18:26 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_phys_async.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity RF_phys
# -- Compiling architecture behavior_async of RF_phys
# End time: 13:18:26 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 13:18:26 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF_datapath
# -- Compiling architecture BEHAVIOR of RF_datapath
# End time: 13:18:26 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 13:18:26 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_cu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF_CU
# -- Compiling architecture BEHAVIOR of RF_CU
# End time: 13:18:27 on Aug 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 13:18:27 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF
# -- Compiling architecture STRUCTURE of RF
# End time: 13:18:27 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 13:18:27 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package myTypes
# -- Compiling entity DLX_ID
# -- Compiling architecture structure of DLX_ID
# End time: 13:18:27 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 13:18:27 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_DP
# -- Compiling architecture structure of DLX_DP
# End time: 13:18:27 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 13:18:27 on Aug 26,2022
# vcom -reportprogress 300 -work work ../test_bench_and_memory/a.c-IRAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_textio
# -- Compiling entity IRAM
# -- Compiling architecture IRam_Bhe of IRAM
# End time: 13:18:27 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 13:18:27 on Aug 26,2022
# vcom -reportprogress 300 -work work a.b-DataPath_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_DP_tb
# -- Compiling architecture structure of DLX_DP_tb
# End time: 13:18:27 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -t 100ps work.DLX_DP_tb 
# Start time: 13:18:27 on Aug 26,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.mytypes
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.math_real(body)
# Loading work.rf_constants
# Loading ieee.std_logic_textio(body)
# Loading work.dlx_dp_tb(structure)#1
# Loading work.rf(structure)#1
# Loading work.counter(behavior)#1
# Loading work.mux2to1(behavior)#2
# Loading work.rf_phys(behavior_async)#1
add wave  \
sim:/dlx_dp_tb/mem/IRAM_mem
run 10 ns
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/mem
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_dp_tb/dut/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/SF_converter
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 2 ns  Iteration: 1  Instance: /dlx_dp_tb/mem
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2 ns  Iteration: 1  Instance: /dlx_dp_tb/mem
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2 ns  Iteration: 1  Instance: /dlx_dp_tb/mem
run 10 ns
run 10 ns
quit -sim
# End time: 13:32:57 on Aug 26,2022, Elapsed time: 0:14:30
# Errors: 1, Warnings: 31
source a.b-DataPath_sim.src
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 13:33:02 on Aug 26,2022
# vcom -reportprogress 300 -work work ../000-globals.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package myTypes
# End time: 13:33:03 on Aug 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 13:33:03 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.a-IF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_IF
# -- Compiling architecture structure of DLX_IF
# End time: 13:33:03 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 13:33:03 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/rf_constants.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Compiling package rf_constants
# End time: 13:33:03 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 13:33:03 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity counter
# -- Compiling architecture BEHAVIOR of counter
# End time: 13:33:03 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 13:33:03 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/mux2to1_1bit_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1_1b
# -- Compiling architecture behavior of mux2to1_1b
# End time: 13:33:03 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 13:33:03 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/mux2to1_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1
# -- Compiling architecture behavior of mux2to1
# End time: 13:33:03 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 13:33:03 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/address_converter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity address_converter
# -- Compiling architecture behavior of address_converter
# End time: 13:33:03 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 13:33:03 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_phys_async.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity RF_phys
# -- Compiling architecture behavior_async of RF_phys
# End time: 13:33:04 on Aug 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 13:33:04 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF_datapath
# -- Compiling architecture BEHAVIOR of RF_datapath
# End time: 13:33:04 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 13:33:04 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_cu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF_CU
# -- Compiling architecture BEHAVIOR of RF_CU
# End time: 13:33:04 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 13:33:04 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF
# -- Compiling architecture STRUCTURE of RF
# End time: 13:33:04 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 13:33:04 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package myTypes
# -- Compiling entity DLX_ID
# -- Compiling architecture structure of DLX_ID
# End time: 13:33:04 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 13:33:04 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_DP
# -- Compiling architecture structure of DLX_DP
# End time: 13:33:04 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 13:33:04 on Aug 26,2022
# vcom -reportprogress 300 -work work ../test_bench_and_memory/a.c-IRAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_textio
# -- Compiling entity IRAM
# -- Compiling architecture IRam_Bhe of IRAM
# End time: 13:33:05 on Aug 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 13:33:05 on Aug 26,2022
# vcom -reportprogress 300 -work work a.b-DataPath_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_DP_tb
# -- Compiling architecture structure of DLX_DP_tb
# End time: 13:33:05 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -t 100ps work.DLX_DP_tb 
# Start time: 13:33:05 on Aug 26,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.mytypes
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.math_real(body)
# Loading work.rf_constants
# Loading ieee.std_logic_textio(body)
# Loading work.dlx_dp_tb(structure)#1
# Loading work.rf(structure)#1
# Loading work.counter(behavior)#1
# Loading work.mux2to1(behavior)#2
# Loading work.rf_phys(behavior_async)#1
run 30 ns
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/mem
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_dp_tb/dut/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/SF_converter
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 2 ns  Iteration: 1  Instance: /dlx_dp_tb/mem
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2 ns  Iteration: 1  Instance: /dlx_dp_tb/mem
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2 ns  Iteration: 1  Instance: /dlx_dp_tb/mem
quit -sim
# End time: 13:35:52 on Aug 26,2022, Elapsed time: 0:02:47
# Errors: 1, Warnings: 31
run 30 ns
# No Design Loaded!
source a.b-DataPath_sim.src
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 13:35:58 on Aug 26,2022
# vcom -reportprogress 300 -work work ../000-globals.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package myTypes
# End time: 13:35:58 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 13:35:58 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.a-IF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_IF
# -- Compiling architecture structure of DLX_IF
# End time: 13:35:58 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 13:35:58 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/rf_constants.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Compiling package rf_constants
# End time: 13:35:58 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 13:35:58 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity counter
# -- Compiling architecture BEHAVIOR of counter
# End time: 13:35:59 on Aug 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 13:35:59 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/mux2to1_1bit_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1_1b
# -- Compiling architecture behavior of mux2to1_1b
# End time: 13:35:59 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 13:35:59 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/mux2to1_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1
# -- Compiling architecture behavior of mux2to1
# End time: 13:35:59 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 13:35:59 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/address_converter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity address_converter
# -- Compiling architecture behavior of address_converter
# End time: 13:35:59 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 13:35:59 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_phys_async.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity RF_phys
# -- Compiling architecture behavior_async of RF_phys
# End time: 13:35:59 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 13:35:59 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF_datapath
# -- Compiling architecture BEHAVIOR of RF_datapath
# End time: 13:35:59 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 13:35:59 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_cu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF_CU
# -- Compiling architecture BEHAVIOR of RF_CU
# End time: 13:36:00 on Aug 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 13:36:00 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF
# -- Compiling architecture STRUCTURE of RF
# End time: 13:36:00 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 13:36:00 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package myTypes
# -- Compiling entity DLX_ID
# -- Compiling architecture structure of DLX_ID
# End time: 13:36:00 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 13:36:00 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_DP
# -- Compiling architecture structure of DLX_DP
# End time: 13:36:00 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 13:36:00 on Aug 26,2022
# vcom -reportprogress 300 -work work ../test_bench_and_memory/a.c-IRAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_textio
# -- Compiling entity IRAM
# -- Compiling architecture IRam_Bhe of IRAM
# End time: 13:36:00 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 13:36:00 on Aug 26,2022
# vcom -reportprogress 300 -work work a.b-DataPath_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_DP_tb
# -- Compiling architecture structure of DLX_DP_tb
# End time: 13:36:00 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -t 100ps work.DLX_DP_tb 
# Start time: 13:36:00 on Aug 26,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.mytypes
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.math_real(body)
# Loading work.rf_constants
# Loading ieee.std_logic_textio(body)
# Loading work.dlx_dp_tb(structure)#1
# Loading work.rf(structure)#1
# Loading work.counter(behavior)#1
# Loading work.mux2to1(behavior)#2
# Loading work.rf_phys(behavior_async)#1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/mem
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_dp_tb/dut/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/SF_converter
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 2 ns  Iteration: 1  Instance: /dlx_dp_tb/mem
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2 ns  Iteration: 1  Instance: /dlx_dp_tb/mem
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2 ns  Iteration: 1  Instance: /dlx_dp_tb/mem
quit -sim
# End time: 13:39:56 on Aug 26,2022, Elapsed time: 0:03:56
# Errors: 1, Warnings: 31
source a.b-DataPath_sim.src
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 13:39:59 on Aug 26,2022
# vcom -reportprogress 300 -work work ../000-globals.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package myTypes
# End time: 13:39:59 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 13:39:59 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.a-IF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_IF
# -- Compiling architecture structure of DLX_IF
# End time: 13:39:59 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 13:39:59 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/rf_constants.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Compiling package rf_constants
# End time: 13:39:59 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 13:39:59 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity counter
# -- Compiling architecture BEHAVIOR of counter
# End time: 13:40:00 on Aug 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 13:40:00 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/mux2to1_1bit_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1_1b
# -- Compiling architecture behavior of mux2to1_1b
# End time: 13:40:00 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 13:40:00 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/mux2to1_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1
# -- Compiling architecture behavior of mux2to1
# End time: 13:40:00 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 13:40:00 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/address_converter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity address_converter
# -- Compiling architecture behavior of address_converter
# End time: 13:40:00 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 13:40:00 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_phys_async.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity RF_phys
# -- Compiling architecture behavior_async of RF_phys
# End time: 13:40:00 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 13:40:00 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF_datapath
# -- Compiling architecture BEHAVIOR of RF_datapath
# End time: 13:40:00 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 13:40:00 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_cu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF_CU
# -- Compiling architecture BEHAVIOR of RF_CU
# End time: 13:40:00 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 13:40:00 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF
# -- Compiling architecture STRUCTURE of RF
# End time: 13:40:01 on Aug 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 13:40:01 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package myTypes
# -- Compiling entity DLX_ID
# -- Compiling architecture structure of DLX_ID
# End time: 13:40:01 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 13:40:01 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_DP
# -- Compiling architecture structure of DLX_DP
# End time: 13:40:01 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 13:40:01 on Aug 26,2022
# vcom -reportprogress 300 -work work ../test_bench_and_memory/a.c-IRAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_textio
# -- Compiling entity IRAM
# -- Compiling architecture IRam_Bhe of IRAM
# End time: 13:40:01 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 13:40:01 on Aug 26,2022
# vcom -reportprogress 300 -work work a.b-DataPath_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_DP_tb
# -- Compiling architecture structure of DLX_DP_tb
# End time: 13:40:01 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -t 100ps work.DLX_DP_tb 
# Start time: 13:40:01 on Aug 26,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.mytypes
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.math_real(body)
# Loading work.rf_constants
# Loading ieee.std_logic_textio(body)
# Loading work.dlx_dp_tb(structure)#1
# Loading work.rf(structure)#1
# Loading work.counter(behavior)#1
# Loading work.mux2to1(behavior)#2
# Loading work.rf_phys(behavior_async)#1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/mem
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_dp_tb/dut/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_dp_tb/mem
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_dp_tb/mem
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/SF_converter
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 2 ns  Iteration: 1  Instance: /dlx_dp_tb/mem
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2 ns  Iteration: 1  Instance: /dlx_dp_tb/mem
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2 ns  Iteration: 1  Instance: /dlx_dp_tb/mem
quit
quit -sim
# End time: 13:45:26 on Aug 26,2022, Elapsed time: 0:05:25
# Errors: 1, Warnings: 33
source a.b-DataPath_sim.src
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 13:45:29 on Aug 26,2022
# vcom -reportprogress 300 -work work ../000-globals.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package myTypes
# End time: 13:45:29 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 13:45:29 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.a-IF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_IF
# -- Compiling architecture structure of DLX_IF
# End time: 13:45:29 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 13:45:29 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/rf_constants.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Compiling package rf_constants
# End time: 13:45:29 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 13:45:29 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity counter
# -- Compiling architecture BEHAVIOR of counter
# End time: 13:45:30 on Aug 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 13:45:30 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/mux2to1_1bit_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1_1b
# -- Compiling architecture behavior of mux2to1_1b
# End time: 13:45:30 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 13:45:30 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/mux2to1_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1
# -- Compiling architecture behavior of mux2to1
# End time: 13:45:30 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 13:45:30 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/address_converter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity address_converter
# -- Compiling architecture behavior of address_converter
# End time: 13:45:30 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 13:45:30 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_phys_async.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity RF_phys
# -- Compiling architecture behavior_async of RF_phys
# End time: 13:45:30 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 13:45:30 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF_datapath
# -- Compiling architecture BEHAVIOR of RF_datapath
# End time: 13:45:30 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 13:45:30 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_cu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF_CU
# -- Compiling architecture BEHAVIOR of RF_CU
# End time: 13:45:30 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 13:45:30 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF
# -- Compiling architecture STRUCTURE of RF
# End time: 13:45:31 on Aug 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 13:45:31 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package myTypes
# -- Compiling entity DLX_ID
# -- Compiling architecture structure of DLX_ID
# End time: 13:45:31 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 13:45:31 on Aug 26,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_DP
# -- Compiling architecture structure of DLX_DP
# End time: 13:45:31 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 13:45:31 on Aug 26,2022
# vcom -reportprogress 300 -work work ../test_bench_and_memory/a.c-IRAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_textio
# -- Compiling entity IRAM
# -- Compiling architecture IRam_Bhe of IRAM
# End time: 13:45:31 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 13:45:31 on Aug 26,2022
# vcom -reportprogress 300 -work work a.b-DataPath_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_DP_tb
# -- Compiling architecture structure of DLX_DP_tb
# End time: 13:45:31 on Aug 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -t 100ps work.DLX_DP_tb 
# Start time: 13:45:31 on Aug 26,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.mytypes
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.math_real(body)
# Loading work.rf_constants
# Loading ieee.std_logic_textio(body)
# Loading work.dlx_dp_tb(structure)#1
# Loading work.rf(structure)#1
# Loading work.counter(behavior)#1
# Loading work.mux2to1(behavior)#2
# Loading work.rf_phys(behavior_async)#1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/mem
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dut/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_dp_tb/dut/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_dp_tb/mem
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_dp_tb/mem
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_dp_tb/dut/id_stage/regfile/DataPath/SF_converter
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 2 ns  Iteration: 1  Instance: /dlx_dp_tb/mem
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2 ns  Iteration: 1  Instance: /dlx_dp_tb/mem
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2 ns  Iteration: 1  Instance: /dlx_dp_tb/mem
# End time: 13:46:44 on Aug 26,2022, Elapsed time: 0:01:13
# Errors: 1, Warnings: 33
