Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Nov 10 02:24:27 2025
| Host         : Sid running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 230 register/latch pins with no clock driven by root clock pin: rehaan/clk1/slow_clk_reg/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: rehaan/clk2/slow_clk_reg/Q (HIGH)

 There are 1632 register/latch pins with no clock driven by root clock pin: rehaan/disp_ctrl/clk1/slow_clk_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: sidu/u_cap/sclk_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: sidu/u_cs/cs_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2622 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 45 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.276     -108.259                    145                 5989        0.031        0.000                      0                 5989        3.750        0.000                       0                  2674  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -6.276     -108.259                    145                 5989        0.031        0.000                      0                 5989        3.750        0.000                       0                  2674  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          145  Failing Endpoints,  Worst Slack       -6.276ns,  Total Violation     -108.259ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.276ns  (required time - arrival time)
  Source:                 sidu/u_peak/maxvalue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sidu/u_scan/seg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.226ns  (logic 7.574ns (46.678%)  route 8.652ns (53.322%))
  Logic Levels:           19  (CARRY4=7 DSP48E1=1 LUT1=1 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2673, routed)        1.564     5.085    sidu/u_peak/clk_IBUF_BUFG
    SLICE_X56Y15         FDRE                                         r  sidu/u_peak/maxvalue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y15         FDRE (Prop_fdre_C_Q)         0.518     5.603 f  sidu/u_peak/maxvalue_reg[0]/Q
                         net (fo=10, routed)          0.163     5.767    sidu/u_peak/Q[0]
    SLICE_X57Y15         LUT1 (Prop_lut1_I0_O)        0.124     5.891 r  sidu/u_peak/diff0_carry_i_1/O
                         net (fo=1, routed)           0.338     6.229    sidu/u_map/p_0_in[0]
    SLICE_X54Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.824 r  sidu/u_map/diff0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.824    sidu/u_map/diff0_carry_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.941 r  sidu/u_map/diff0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.941    sidu/u_map/diff0_carry__0_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.058 f  sidu/u_map/diff0_carry__1/CO[3]
                         net (fo=1, routed)           0.617     7.675    sidu/u_peak/CO[0]
    SLICE_X54Y18         LUT3 (Prop_lut3_I0_O)        0.124     7.799 r  sidu/u_peak/prod_i_1/O
                         net (fo=4, routed)           0.580     8.379    sidu/u_map/maxvalue_reg[11][10]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[13]_P[16])
                                                      3.841    12.220 r  sidu/u_map/prod/P[16]
                         net (fo=8, routed)           1.250    13.469    sidu/u_map/prod__0[16]
    SLICE_X50Y16         LUT5 (Prop_lut5_I0_O)        0.124    13.593 r  sidu/u_map/hundreds0_carry_i_9/O
                         net (fo=10, routed)          0.434    14.027    sidu/u_map/hundreds0_carry_i_9_n_0
    SLICE_X53Y16         LUT4 (Prop_lut4_I0_O)        0.124    14.151 r  sidu/u_map/hundreds0_carry_i_10/O
                         net (fo=25, routed)          0.394    14.544    sidu/u_map/val_9992
    SLICE_X52Y17         LUT2 (Prop_lut2_I0_O)        0.124    14.668 r  sidu/u_map/hundreds0_carry_i_12/O
                         net (fo=9, routed)           0.488    15.156    sidu/u_map/val_999[1]
    SLICE_X53Y17         LUT2 (Prop_lut2_I1_O)        0.124    15.280 r  sidu/u_map/hundreds0_carry_i_5/O
                         net (fo=1, routed)           0.000    15.280    sidu/u_map_n_36
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.678 r  sidu/hundreds0_carry/CO[3]
                         net (fo=1, routed)           0.000    15.678    sidu/hundreds0_carry_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.792 r  sidu/hundreds0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.792    sidu/hundreds0_carry__0_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.906 r  sidu/hundreds0_carry__1/CO[3]
                         net (fo=23, routed)          1.313    17.219    sidu/u_map/prod_2[0]
    SLICE_X51Y19         LUT6 (Prop_lut6_I2_O)        0.124    17.343 r  sidu/u_map/hundreds0__22_carry__0_i_1/O
                         net (fo=1, routed)           0.322    17.666    sidu/u_map_n_26
    SLICE_X52Y19         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    18.062 r  sidu/hundreds0__22_carry__0/CO[3]
                         net (fo=7, routed)           0.730    18.791    sidu/u_map/prod_3[0]
    SLICE_X51Y19         LUT6 (Prop_lut6_I5_O)        0.124    18.915 r  sidu/u_map/seg[2]_i_9/O
                         net (fo=6, routed)           0.664    19.579    sidu/u_map/seg[2]_i_9_n_0
    SLICE_X49Y20         LUT6 (Prop_lut6_I0_O)        0.124    19.703 r  sidu/u_map/seg[3]_i_6/O
                         net (fo=2, routed)           0.561    20.264    sidu/u_map/seg[3]_i_6_n_0
    SLICE_X53Y21         LUT6 (Prop_lut6_I0_O)        0.124    20.388 r  sidu/u_map/seg[0]_i_2/O
                         net (fo=1, routed)           0.799    21.187    sidu/u_map/seg[0]_i_2_n_0
    SLICE_X51Y21         LUT6 (Prop_lut6_I3_O)        0.124    21.311 r  sidu/u_map/seg[0]_i_1/O
                         net (fo=1, routed)           0.000    21.311    sidu/u_scan/idx_reg[0]_0[0]
    SLICE_X51Y21         FDRE                                         r  sidu/u_scan/seg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2673, routed)        1.440    14.781    sidu/u_scan/clk_IBUF_BUFG
    SLICE_X51Y21         FDRE                                         r  sidu/u_scan/seg_reg[0]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X51Y21         FDRE (Setup_fdre_C_D)        0.029    15.035    sidu/u_scan/seg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.035    
                         arrival time                         -21.311    
  -------------------------------------------------------------------
                         slack                                 -6.276    

Slack (VIOLATED) :        -5.854ns  (required time - arrival time)
  Source:                 sidu/u_peak/maxvalue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sidu/u_scan/seg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.803ns  (logic 7.574ns (47.927%)  route 8.229ns (52.073%))
  Logic Levels:           19  (CARRY4=7 DSP48E1=1 LUT1=1 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2673, routed)        1.564     5.085    sidu/u_peak/clk_IBUF_BUFG
    SLICE_X56Y15         FDRE                                         r  sidu/u_peak/maxvalue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y15         FDRE (Prop_fdre_C_Q)         0.518     5.603 f  sidu/u_peak/maxvalue_reg[0]/Q
                         net (fo=10, routed)          0.163     5.767    sidu/u_peak/Q[0]
    SLICE_X57Y15         LUT1 (Prop_lut1_I0_O)        0.124     5.891 r  sidu/u_peak/diff0_carry_i_1/O
                         net (fo=1, routed)           0.338     6.229    sidu/u_map/p_0_in[0]
    SLICE_X54Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.824 r  sidu/u_map/diff0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.824    sidu/u_map/diff0_carry_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.941 r  sidu/u_map/diff0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.941    sidu/u_map/diff0_carry__0_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.058 f  sidu/u_map/diff0_carry__1/CO[3]
                         net (fo=1, routed)           0.617     7.675    sidu/u_peak/CO[0]
    SLICE_X54Y18         LUT3 (Prop_lut3_I0_O)        0.124     7.799 r  sidu/u_peak/prod_i_1/O
                         net (fo=4, routed)           0.580     8.379    sidu/u_map/maxvalue_reg[11][10]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[13]_P[16])
                                                      3.841    12.220 r  sidu/u_map/prod/P[16]
                         net (fo=8, routed)           1.250    13.469    sidu/u_map/prod__0[16]
    SLICE_X50Y16         LUT5 (Prop_lut5_I0_O)        0.124    13.593 r  sidu/u_map/hundreds0_carry_i_9/O
                         net (fo=10, routed)          0.434    14.027    sidu/u_map/hundreds0_carry_i_9_n_0
    SLICE_X53Y16         LUT4 (Prop_lut4_I0_O)        0.124    14.151 r  sidu/u_map/hundreds0_carry_i_10/O
                         net (fo=25, routed)          0.394    14.544    sidu/u_map/val_9992
    SLICE_X52Y17         LUT2 (Prop_lut2_I0_O)        0.124    14.668 r  sidu/u_map/hundreds0_carry_i_12/O
                         net (fo=9, routed)           0.488    15.156    sidu/u_map/val_999[1]
    SLICE_X53Y17         LUT2 (Prop_lut2_I1_O)        0.124    15.280 r  sidu/u_map/hundreds0_carry_i_5/O
                         net (fo=1, routed)           0.000    15.280    sidu/u_map_n_36
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.678 r  sidu/hundreds0_carry/CO[3]
                         net (fo=1, routed)           0.000    15.678    sidu/hundreds0_carry_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.792 r  sidu/hundreds0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.792    sidu/hundreds0_carry__0_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.906 r  sidu/hundreds0_carry__1/CO[3]
                         net (fo=23, routed)          1.313    17.219    sidu/u_map/prod_2[0]
    SLICE_X51Y19         LUT6 (Prop_lut6_I2_O)        0.124    17.343 r  sidu/u_map/hundreds0__22_carry__0_i_1/O
                         net (fo=1, routed)           0.322    17.666    sidu/u_map_n_26
    SLICE_X52Y19         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    18.062 r  sidu/hundreds0__22_carry__0/CO[3]
                         net (fo=7, routed)           0.730    18.791    sidu/u_map/prod_3[0]
    SLICE_X51Y19         LUT6 (Prop_lut6_I5_O)        0.124    18.915 r  sidu/u_map/seg[2]_i_9/O
                         net (fo=6, routed)           0.659    19.574    sidu/u_map/seg[2]_i_9_n_0
    SLICE_X49Y20         LUT6 (Prop_lut6_I0_O)        0.124    19.698 r  sidu/u_map/seg[6]_i_16/O
                         net (fo=1, routed)           0.294    19.993    sidu/u_map/seg[6]_i_16_n_0
    SLICE_X49Y21         LUT6 (Prop_lut6_I0_O)        0.124    20.117 r  sidu/u_map/seg[6]_i_5/O
                         net (fo=2, routed)           0.648    20.765    sidu/u_map/seg[6]_i_5_n_0
    SLICE_X48Y22         LUT6 (Prop_lut6_I3_O)        0.124    20.889 r  sidu/u_map/seg[6]_i_1/O
                         net (fo=1, routed)           0.000    20.889    sidu/u_scan/idx_reg[0]_0[6]
    SLICE_X48Y22         FDRE                                         r  sidu/u_scan/seg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2673, routed)        1.437    14.778    sidu/u_scan/clk_IBUF_BUFG
    SLICE_X48Y22         FDRE                                         r  sidu/u_scan/seg_reg[6]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X48Y22         FDRE (Setup_fdre_C_D)        0.032    15.035    sidu/u_scan/seg_reg[6]
  -------------------------------------------------------------------
                         required time                         15.035    
                         arrival time                         -20.889    
  -------------------------------------------------------------------
                         slack                                 -5.854    

Slack (VIOLATED) :        -5.851ns  (required time - arrival time)
  Source:                 sidu/u_peak/maxvalue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sidu/u_scan/seg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.804ns  (logic 7.574ns (47.926%)  route 8.230ns (52.074%))
  Logic Levels:           19  (CARRY4=7 DSP48E1=1 LUT1=1 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2673, routed)        1.564     5.085    sidu/u_peak/clk_IBUF_BUFG
    SLICE_X56Y15         FDRE                                         r  sidu/u_peak/maxvalue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y15         FDRE (Prop_fdre_C_Q)         0.518     5.603 f  sidu/u_peak/maxvalue_reg[0]/Q
                         net (fo=10, routed)          0.163     5.767    sidu/u_peak/Q[0]
    SLICE_X57Y15         LUT1 (Prop_lut1_I0_O)        0.124     5.891 r  sidu/u_peak/diff0_carry_i_1/O
                         net (fo=1, routed)           0.338     6.229    sidu/u_map/p_0_in[0]
    SLICE_X54Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.824 r  sidu/u_map/diff0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.824    sidu/u_map/diff0_carry_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.941 r  sidu/u_map/diff0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.941    sidu/u_map/diff0_carry__0_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.058 f  sidu/u_map/diff0_carry__1/CO[3]
                         net (fo=1, routed)           0.617     7.675    sidu/u_peak/CO[0]
    SLICE_X54Y18         LUT3 (Prop_lut3_I0_O)        0.124     7.799 r  sidu/u_peak/prod_i_1/O
                         net (fo=4, routed)           0.580     8.379    sidu/u_map/maxvalue_reg[11][10]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[13]_P[16])
                                                      3.841    12.220 r  sidu/u_map/prod/P[16]
                         net (fo=8, routed)           1.250    13.469    sidu/u_map/prod__0[16]
    SLICE_X50Y16         LUT5 (Prop_lut5_I0_O)        0.124    13.593 r  sidu/u_map/hundreds0_carry_i_9/O
                         net (fo=10, routed)          0.434    14.027    sidu/u_map/hundreds0_carry_i_9_n_0
    SLICE_X53Y16         LUT4 (Prop_lut4_I0_O)        0.124    14.151 r  sidu/u_map/hundreds0_carry_i_10/O
                         net (fo=25, routed)          0.394    14.544    sidu/u_map/val_9992
    SLICE_X52Y17         LUT2 (Prop_lut2_I0_O)        0.124    14.668 r  sidu/u_map/hundreds0_carry_i_12/O
                         net (fo=9, routed)           0.488    15.156    sidu/u_map/val_999[1]
    SLICE_X53Y17         LUT2 (Prop_lut2_I1_O)        0.124    15.280 r  sidu/u_map/hundreds0_carry_i_5/O
                         net (fo=1, routed)           0.000    15.280    sidu/u_map_n_36
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.678 r  sidu/hundreds0_carry/CO[3]
                         net (fo=1, routed)           0.000    15.678    sidu/hundreds0_carry_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.792 r  sidu/hundreds0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.792    sidu/hundreds0_carry__0_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.906 r  sidu/hundreds0_carry__1/CO[3]
                         net (fo=23, routed)          1.313    17.219    sidu/u_map/prod_2[0]
    SLICE_X51Y19         LUT6 (Prop_lut6_I2_O)        0.124    17.343 r  sidu/u_map/hundreds0__22_carry__0_i_1/O
                         net (fo=1, routed)           0.322    17.666    sidu/u_map_n_26
    SLICE_X52Y19         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    18.062 r  sidu/hundreds0__22_carry__0/CO[3]
                         net (fo=7, routed)           0.730    18.791    sidu/u_map/prod_3[0]
    SLICE_X51Y19         LUT6 (Prop_lut6_I5_O)        0.124    18.915 r  sidu/u_map/seg[2]_i_9/O
                         net (fo=6, routed)           0.659    19.574    sidu/u_map/seg[2]_i_9_n_0
    SLICE_X49Y20         LUT6 (Prop_lut6_I0_O)        0.124    19.698 r  sidu/u_map/seg[6]_i_16/O
                         net (fo=1, routed)           0.294    19.993    sidu/u_map/seg[6]_i_16_n_0
    SLICE_X49Y21         LUT6 (Prop_lut6_I0_O)        0.124    20.117 r  sidu/u_map/seg[6]_i_5/O
                         net (fo=2, routed)           0.648    20.765    sidu/u_map/seg[6]_i_5_n_0
    SLICE_X49Y19         LUT6 (Prop_lut6_I2_O)        0.124    20.889 r  sidu/u_map/seg[3]_i_1/O
                         net (fo=1, routed)           0.000    20.889    sidu/u_scan/idx_reg[0]_0[3]
    SLICE_X49Y19         FDRE                                         r  sidu/u_scan/seg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2673, routed)        1.440    14.781    sidu/u_scan/clk_IBUF_BUFG
    SLICE_X49Y19         FDRE                                         r  sidu/u_scan/seg_reg[3]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X49Y19         FDRE (Setup_fdre_C_D)        0.032    15.038    sidu/u_scan/seg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.038    
                         arrival time                         -20.889    
  -------------------------------------------------------------------
                         slack                                 -5.851    

Slack (VIOLATED) :        -5.653ns  (required time - arrival time)
  Source:                 sidu/u_peak/maxvalue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sidu/u_scan/seg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.605ns  (logic 7.574ns (48.536%)  route 8.031ns (51.464%))
  Logic Levels:           19  (CARRY4=7 DSP48E1=1 LUT1=1 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2673, routed)        1.564     5.085    sidu/u_peak/clk_IBUF_BUFG
    SLICE_X56Y15         FDRE                                         r  sidu/u_peak/maxvalue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y15         FDRE (Prop_fdre_C_Q)         0.518     5.603 f  sidu/u_peak/maxvalue_reg[0]/Q
                         net (fo=10, routed)          0.163     5.767    sidu/u_peak/Q[0]
    SLICE_X57Y15         LUT1 (Prop_lut1_I0_O)        0.124     5.891 r  sidu/u_peak/diff0_carry_i_1/O
                         net (fo=1, routed)           0.338     6.229    sidu/u_map/p_0_in[0]
    SLICE_X54Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.824 r  sidu/u_map/diff0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.824    sidu/u_map/diff0_carry_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.941 r  sidu/u_map/diff0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.941    sidu/u_map/diff0_carry__0_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.058 f  sidu/u_map/diff0_carry__1/CO[3]
                         net (fo=1, routed)           0.617     7.675    sidu/u_peak/CO[0]
    SLICE_X54Y18         LUT3 (Prop_lut3_I0_O)        0.124     7.799 r  sidu/u_peak/prod_i_1/O
                         net (fo=4, routed)           0.580     8.379    sidu/u_map/maxvalue_reg[11][10]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[13]_P[16])
                                                      3.841    12.220 r  sidu/u_map/prod/P[16]
                         net (fo=8, routed)           1.250    13.469    sidu/u_map/prod__0[16]
    SLICE_X50Y16         LUT5 (Prop_lut5_I0_O)        0.124    13.593 r  sidu/u_map/hundreds0_carry_i_9/O
                         net (fo=10, routed)          0.434    14.027    sidu/u_map/hundreds0_carry_i_9_n_0
    SLICE_X53Y16         LUT4 (Prop_lut4_I0_O)        0.124    14.151 r  sidu/u_map/hundreds0_carry_i_10/O
                         net (fo=25, routed)          0.394    14.544    sidu/u_map/val_9992
    SLICE_X52Y17         LUT2 (Prop_lut2_I0_O)        0.124    14.668 r  sidu/u_map/hundreds0_carry_i_12/O
                         net (fo=9, routed)           0.488    15.156    sidu/u_map/val_999[1]
    SLICE_X53Y17         LUT2 (Prop_lut2_I1_O)        0.124    15.280 r  sidu/u_map/hundreds0_carry_i_5/O
                         net (fo=1, routed)           0.000    15.280    sidu/u_map_n_36
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.678 r  sidu/hundreds0_carry/CO[3]
                         net (fo=1, routed)           0.000    15.678    sidu/hundreds0_carry_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.792 r  sidu/hundreds0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.792    sidu/hundreds0_carry__0_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.906 r  sidu/hundreds0_carry__1/CO[3]
                         net (fo=23, routed)          1.313    17.219    sidu/u_map/prod_2[0]
    SLICE_X51Y19         LUT6 (Prop_lut6_I2_O)        0.124    17.343 r  sidu/u_map/hundreds0__22_carry__0_i_1/O
                         net (fo=1, routed)           0.322    17.666    sidu/u_map_n_26
    SLICE_X52Y19         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    18.062 r  sidu/hundreds0__22_carry__0/CO[3]
                         net (fo=7, routed)           0.967    19.028    sidu/u_map/prod_3[0]
    SLICE_X51Y20         LUT6 (Prop_lut6_I1_O)        0.124    19.152 r  sidu/u_map/seg[6]_i_14/O
                         net (fo=3, routed)           0.446    19.598    sidu/u_map/seg[6]_i_14_n_0
    SLICE_X50Y20         LUT2 (Prop_lut2_I0_O)        0.124    19.722 r  sidu/u_map/seg[5]_i_10/O
                         net (fo=1, routed)           0.571    20.293    sidu/u_map/seg[5]_i_10_n_0
    SLICE_X51Y21         LUT6 (Prop_lut6_I0_O)        0.124    20.417 r  sidu/u_map/seg[5]_i_6/O
                         net (fo=1, routed)           0.149    20.566    sidu/u_map/seg[5]_i_6_n_0
    SLICE_X51Y21         LUT6 (Prop_lut6_I5_O)        0.124    20.690 r  sidu/u_map/seg[5]_i_1/O
                         net (fo=1, routed)           0.000    20.690    sidu/u_scan/idx_reg[0]_0[5]
    SLICE_X51Y21         FDRE                                         r  sidu/u_scan/seg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2673, routed)        1.440    14.781    sidu/u_scan/clk_IBUF_BUFG
    SLICE_X51Y21         FDRE                                         r  sidu/u_scan/seg_reg[5]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X51Y21         FDRE (Setup_fdre_C_D)        0.031    15.037    sidu/u_scan/seg_reg[5]
  -------------------------------------------------------------------
                         required time                         15.037    
                         arrival time                         -20.690    
  -------------------------------------------------------------------
                         slack                                 -5.653    

Slack (VIOLATED) :        -5.653ns  (required time - arrival time)
  Source:                 sidu/u_peak/maxvalue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sidu/u_scan/seg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.652ns  (logic 7.574ns (48.391%)  route 8.078ns (51.609%))
  Logic Levels:           19  (CARRY4=7 DSP48E1=1 LUT1=1 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2673, routed)        1.564     5.085    sidu/u_peak/clk_IBUF_BUFG
    SLICE_X56Y15         FDRE                                         r  sidu/u_peak/maxvalue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y15         FDRE (Prop_fdre_C_Q)         0.518     5.603 f  sidu/u_peak/maxvalue_reg[0]/Q
                         net (fo=10, routed)          0.163     5.767    sidu/u_peak/Q[0]
    SLICE_X57Y15         LUT1 (Prop_lut1_I0_O)        0.124     5.891 r  sidu/u_peak/diff0_carry_i_1/O
                         net (fo=1, routed)           0.338     6.229    sidu/u_map/p_0_in[0]
    SLICE_X54Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.824 r  sidu/u_map/diff0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.824    sidu/u_map/diff0_carry_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.941 r  sidu/u_map/diff0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.941    sidu/u_map/diff0_carry__0_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.058 f  sidu/u_map/diff0_carry__1/CO[3]
                         net (fo=1, routed)           0.617     7.675    sidu/u_peak/CO[0]
    SLICE_X54Y18         LUT3 (Prop_lut3_I0_O)        0.124     7.799 r  sidu/u_peak/prod_i_1/O
                         net (fo=4, routed)           0.580     8.379    sidu/u_map/maxvalue_reg[11][10]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[13]_P[16])
                                                      3.841    12.220 r  sidu/u_map/prod/P[16]
                         net (fo=8, routed)           1.250    13.469    sidu/u_map/prod__0[16]
    SLICE_X50Y16         LUT5 (Prop_lut5_I0_O)        0.124    13.593 r  sidu/u_map/hundreds0_carry_i_9/O
                         net (fo=10, routed)          0.434    14.027    sidu/u_map/hundreds0_carry_i_9_n_0
    SLICE_X53Y16         LUT4 (Prop_lut4_I0_O)        0.124    14.151 r  sidu/u_map/hundreds0_carry_i_10/O
                         net (fo=25, routed)          0.394    14.544    sidu/u_map/val_9992
    SLICE_X52Y17         LUT2 (Prop_lut2_I0_O)        0.124    14.668 r  sidu/u_map/hundreds0_carry_i_12/O
                         net (fo=9, routed)           0.488    15.156    sidu/u_map/val_999[1]
    SLICE_X53Y17         LUT2 (Prop_lut2_I1_O)        0.124    15.280 r  sidu/u_map/hundreds0_carry_i_5/O
                         net (fo=1, routed)           0.000    15.280    sidu/u_map_n_36
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.678 r  sidu/hundreds0_carry/CO[3]
                         net (fo=1, routed)           0.000    15.678    sidu/hundreds0_carry_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.792 r  sidu/hundreds0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.792    sidu/hundreds0_carry__0_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.906 r  sidu/hundreds0_carry__1/CO[3]
                         net (fo=23, routed)          1.313    17.219    sidu/u_map/prod_2[0]
    SLICE_X51Y19         LUT6 (Prop_lut6_I2_O)        0.124    17.343 r  sidu/u_map/hundreds0__22_carry__0_i_1/O
                         net (fo=1, routed)           0.322    17.666    sidu/u_map_n_26
    SLICE_X52Y19         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    18.062 r  sidu/hundreds0__22_carry__0/CO[3]
                         net (fo=7, routed)           0.730    18.791    sidu/u_map/prod_3[0]
    SLICE_X51Y19         LUT6 (Prop_lut6_I5_O)        0.124    18.915 r  sidu/u_map/seg[2]_i_9/O
                         net (fo=6, routed)           0.505    19.420    sidu/u_map/seg[2]_i_9_n_0
    SLICE_X53Y20         LUT6 (Prop_lut6_I2_O)        0.124    19.544 r  sidu/u_map/seg[4]_i_7/O
                         net (fo=1, routed)           0.151    19.695    sidu/u_map/seg[4]_i_7_n_0
    SLICE_X53Y20         LUT6 (Prop_lut6_I0_O)        0.124    19.819 r  sidu/u_map/seg[4]_i_3/O
                         net (fo=1, routed)           0.794    20.613    sidu/u_map/seg[4]_i_3_n_0
    SLICE_X50Y20         LUT6 (Prop_lut6_I3_O)        0.124    20.737 r  sidu/u_map/seg[4]_i_1/O
                         net (fo=1, routed)           0.000    20.737    sidu/u_scan/idx_reg[0]_0[4]
    SLICE_X50Y20         FDRE                                         r  sidu/u_scan/seg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2673, routed)        1.441    14.782    sidu/u_scan/clk_IBUF_BUFG
    SLICE_X50Y20         FDRE                                         r  sidu/u_scan/seg_reg[4]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X50Y20         FDRE (Setup_fdre_C_D)        0.077    15.084    sidu/u_scan/seg_reg[4]
  -------------------------------------------------------------------
                         required time                         15.084    
                         arrival time                         -20.737    
  -------------------------------------------------------------------
                         slack                                 -5.653    

Slack (VIOLATED) :        -5.571ns  (required time - arrival time)
  Source:                 sidu/u_peak/maxvalue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sidu/u_scan/seg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.521ns  (logic 7.574ns (48.798%)  route 7.947ns (51.202%))
  Logic Levels:           19  (CARRY4=7 DSP48E1=1 LUT1=1 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2673, routed)        1.564     5.085    sidu/u_peak/clk_IBUF_BUFG
    SLICE_X56Y15         FDRE                                         r  sidu/u_peak/maxvalue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y15         FDRE (Prop_fdre_C_Q)         0.518     5.603 f  sidu/u_peak/maxvalue_reg[0]/Q
                         net (fo=10, routed)          0.163     5.767    sidu/u_peak/Q[0]
    SLICE_X57Y15         LUT1 (Prop_lut1_I0_O)        0.124     5.891 r  sidu/u_peak/diff0_carry_i_1/O
                         net (fo=1, routed)           0.338     6.229    sidu/u_map/p_0_in[0]
    SLICE_X54Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.824 r  sidu/u_map/diff0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.824    sidu/u_map/diff0_carry_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.941 r  sidu/u_map/diff0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.941    sidu/u_map/diff0_carry__0_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.058 f  sidu/u_map/diff0_carry__1/CO[3]
                         net (fo=1, routed)           0.617     7.675    sidu/u_peak/CO[0]
    SLICE_X54Y18         LUT3 (Prop_lut3_I0_O)        0.124     7.799 r  sidu/u_peak/prod_i_1/O
                         net (fo=4, routed)           0.580     8.379    sidu/u_map/maxvalue_reg[11][10]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[13]_P[16])
                                                      3.841    12.220 r  sidu/u_map/prod/P[16]
                         net (fo=8, routed)           1.250    13.469    sidu/u_map/prod__0[16]
    SLICE_X50Y16         LUT5 (Prop_lut5_I0_O)        0.124    13.593 r  sidu/u_map/hundreds0_carry_i_9/O
                         net (fo=10, routed)          0.434    14.027    sidu/u_map/hundreds0_carry_i_9_n_0
    SLICE_X53Y16         LUT4 (Prop_lut4_I0_O)        0.124    14.151 r  sidu/u_map/hundreds0_carry_i_10/O
                         net (fo=25, routed)          0.394    14.544    sidu/u_map/val_9992
    SLICE_X52Y17         LUT2 (Prop_lut2_I0_O)        0.124    14.668 r  sidu/u_map/hundreds0_carry_i_12/O
                         net (fo=9, routed)           0.488    15.156    sidu/u_map/val_999[1]
    SLICE_X53Y17         LUT2 (Prop_lut2_I1_O)        0.124    15.280 r  sidu/u_map/hundreds0_carry_i_5/O
                         net (fo=1, routed)           0.000    15.280    sidu/u_map_n_36
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.678 r  sidu/hundreds0_carry/CO[3]
                         net (fo=1, routed)           0.000    15.678    sidu/hundreds0_carry_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.792 r  sidu/hundreds0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.792    sidu/hundreds0_carry__0_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.906 r  sidu/hundreds0_carry__1/CO[3]
                         net (fo=23, routed)          1.313    17.219    sidu/u_map/prod_2[0]
    SLICE_X51Y19         LUT6 (Prop_lut6_I2_O)        0.124    17.343 r  sidu/u_map/hundreds0__22_carry__0_i_1/O
                         net (fo=1, routed)           0.322    17.666    sidu/u_map_n_26
    SLICE_X52Y19         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    18.062 r  sidu/hundreds0__22_carry__0/CO[3]
                         net (fo=7, routed)           0.730    18.791    sidu/u_map/prod_3[0]
    SLICE_X51Y19         LUT6 (Prop_lut6_I5_O)        0.124    18.915 r  sidu/u_map/seg[2]_i_9/O
                         net (fo=6, routed)           0.472    19.388    sidu/u_map/seg[2]_i_9_n_0
    SLICE_X48Y19         LUT6 (Prop_lut6_I2_O)        0.124    19.512 r  sidu/u_map/seg[1]_i_5/O
                         net (fo=1, routed)           0.421    19.932    sidu/u_map/seg[1]_i_5_n_0
    SLICE_X48Y20         LUT6 (Prop_lut6_I0_O)        0.124    20.056 r  sidu/u_map/seg[1]_i_2/O
                         net (fo=1, routed)           0.426    20.482    sidu/u_map/seg[1]_i_2_n_0
    SLICE_X48Y20         LUT6 (Prop_lut6_I3_O)        0.124    20.606 r  sidu/u_map/seg[1]_i_1/O
                         net (fo=1, routed)           0.000    20.606    sidu/u_scan/idx_reg[0]_0[1]
    SLICE_X48Y20         FDRE                                         r  sidu/u_scan/seg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2673, routed)        1.440    14.781    sidu/u_scan/clk_IBUF_BUFG
    SLICE_X48Y20         FDRE                                         r  sidu/u_scan/seg_reg[1]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X48Y20         FDRE (Setup_fdre_C_D)        0.029    15.035    sidu/u_scan/seg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.035    
                         arrival time                         -20.606    
  -------------------------------------------------------------------
                         slack                                 -5.571    

Slack (VIOLATED) :        -5.101ns  (required time - arrival time)
  Source:                 sidu/u_peak/maxvalue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sidu/u_scan/seg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.050ns  (logic 7.450ns (49.500%)  route 7.600ns (50.500%))
  Logic Levels:           18  (CARRY4=7 DSP48E1=1 LUT1=1 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2673, routed)        1.564     5.085    sidu/u_peak/clk_IBUF_BUFG
    SLICE_X56Y15         FDRE                                         r  sidu/u_peak/maxvalue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y15         FDRE (Prop_fdre_C_Q)         0.518     5.603 f  sidu/u_peak/maxvalue_reg[0]/Q
                         net (fo=10, routed)          0.163     5.767    sidu/u_peak/Q[0]
    SLICE_X57Y15         LUT1 (Prop_lut1_I0_O)        0.124     5.891 r  sidu/u_peak/diff0_carry_i_1/O
                         net (fo=1, routed)           0.338     6.229    sidu/u_map/p_0_in[0]
    SLICE_X54Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.824 r  sidu/u_map/diff0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.824    sidu/u_map/diff0_carry_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.941 r  sidu/u_map/diff0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.941    sidu/u_map/diff0_carry__0_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.058 f  sidu/u_map/diff0_carry__1/CO[3]
                         net (fo=1, routed)           0.617     7.675    sidu/u_peak/CO[0]
    SLICE_X54Y18         LUT3 (Prop_lut3_I0_O)        0.124     7.799 r  sidu/u_peak/prod_i_1/O
                         net (fo=4, routed)           0.580     8.379    sidu/u_map/maxvalue_reg[11][10]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[13]_P[16])
                                                      3.841    12.220 r  sidu/u_map/prod/P[16]
                         net (fo=8, routed)           1.250    13.469    sidu/u_map/prod__0[16]
    SLICE_X50Y16         LUT5 (Prop_lut5_I0_O)        0.124    13.593 r  sidu/u_map/hundreds0_carry_i_9/O
                         net (fo=10, routed)          0.434    14.027    sidu/u_map/hundreds0_carry_i_9_n_0
    SLICE_X53Y16         LUT4 (Prop_lut4_I0_O)        0.124    14.151 r  sidu/u_map/hundreds0_carry_i_10/O
                         net (fo=25, routed)          0.394    14.544    sidu/u_map/val_9992
    SLICE_X52Y17         LUT2 (Prop_lut2_I0_O)        0.124    14.668 r  sidu/u_map/hundreds0_carry_i_12/O
                         net (fo=9, routed)           0.488    15.156    sidu/u_map/val_999[1]
    SLICE_X53Y17         LUT2 (Prop_lut2_I1_O)        0.124    15.280 r  sidu/u_map/hundreds0_carry_i_5/O
                         net (fo=1, routed)           0.000    15.280    sidu/u_map_n_36
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.678 r  sidu/hundreds0_carry/CO[3]
                         net (fo=1, routed)           0.000    15.678    sidu/hundreds0_carry_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.792 r  sidu/hundreds0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.792    sidu/hundreds0_carry__0_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.906 r  sidu/hundreds0_carry__1/CO[3]
                         net (fo=23, routed)          1.313    17.219    sidu/u_map/prod_2[0]
    SLICE_X51Y19         LUT6 (Prop_lut6_I2_O)        0.124    17.343 r  sidu/u_map/hundreds0__22_carry__0_i_1/O
                         net (fo=1, routed)           0.322    17.666    sidu/u_map_n_26
    SLICE_X52Y19         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    18.062 r  sidu/hundreds0__22_carry__0/CO[3]
                         net (fo=7, routed)           0.730    18.791    sidu/u_map/prod_3[0]
    SLICE_X51Y19         LUT6 (Prop_lut6_I5_O)        0.124    18.915 r  sidu/u_map/seg[2]_i_9/O
                         net (fo=6, routed)           0.629    19.544    sidu/u_map/seg[2]_i_9_n_0
    SLICE_X48Y19         LUT6 (Prop_lut6_I3_O)        0.124    19.668 r  sidu/u_map/seg[2]_i_5/O
                         net (fo=1, routed)           0.343    20.012    sidu/u_map/seg[2]_i_5_n_0
    SLICE_X49Y19         LUT6 (Prop_lut6_I5_O)        0.124    20.136 r  sidu/u_map/seg[2]_i_1/O
                         net (fo=1, routed)           0.000    20.136    sidu/u_scan/idx_reg[0]_0[2]
    SLICE_X49Y19         FDRE                                         r  sidu/u_scan/seg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2673, routed)        1.440    14.781    sidu/u_scan/clk_IBUF_BUFG
    SLICE_X49Y19         FDRE                                         r  sidu/u_scan/seg_reg[2]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X49Y19         FDRE (Setup_fdre_C_D)        0.029    15.035    sidu/u_scan/seg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.035    
                         arrival time                         -20.136    
  -------------------------------------------------------------------
                         slack                                 -5.101    

Slack (VIOLATED) :        -1.141ns  (required time - arrival time)
  Source:                 adhavan/ifft_output_buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rehaan/wave_reader/flat_reg[1742]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.723ns  (logic 2.728ns (25.440%)  route 7.995ns (74.560%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2673, routed)        1.599     5.120    adhavan/clk_IBUF_BUFG
    RAMB18_X1Y8          RAMB18E1                                     r  adhavan/ifft_output_buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y8          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[14])
                                                      2.454     7.574 r  adhavan/ifft_output_buffer_reg/DOBDO[14]
                         net (fo=34, routed)          5.512    13.086    rehaan/wave_reader/wave_data[4]
    SLICE_X51Y92         LUT6 (Prop_lut6_I2_O)        0.124    13.210 r  rehaan/wave_reader/i___407/O
                         net (fo=4, routed)           1.504    14.714    rehaan/wave_reader/i___407_n_0
    SLICE_X40Y89         LUT3 (Prop_lut3_I1_O)        0.150    14.864 r  rehaan/wave_reader/flat[3790]_i_1/O
                         net (fo=2, routed)           0.979    15.843    rehaan/wave_reader/flat[3790]_i_1_n_0
    SLICE_X34Y97         FDRE                                         r  rehaan/wave_reader/flat_reg[1742]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2673, routed)        1.435    14.776    rehaan/wave_reader/clk_IBUF_BUFG
    SLICE_X34Y97         FDRE                                         r  rehaan/wave_reader/flat_reg[1742]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X34Y97         FDRE (Setup_fdre_C_D)       -0.218    14.702    rehaan/wave_reader/flat_reg[1742]
  -------------------------------------------------------------------
                         required time                         14.702    
                         arrival time                         -15.843    
  -------------------------------------------------------------------
                         slack                                 -1.141    

Slack (VIOLATED) :        -1.108ns  (required time - arrival time)
  Source:                 manu/u_dc_l/y_prev_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manu/u_dc_l/sample_out_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.079ns  (logic 6.842ns (61.756%)  route 4.237ns (38.244%))
  Logic Levels:           10  (CARRY4=6 DSP48E1=1 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2673, routed)        1.569     5.090    manu/u_dc_l/clk
    SLICE_X11Y5          FDCE                                         r  manu/u_dc_l/y_prev_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDCE (Prop_fdce_C_Q)         0.456     5.546 r  manu/u_dc_l/y_prev_reg[15]/Q
                         net (fo=15, routed)          0.789     6.335    manu/u_dc_l/y_prev[15]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_A[19]_P[17])
                                                      3.841    10.176 r  manu/u_dc_l/sample_out4/P[17]
                         net (fo=2, routed)           1.288    11.464    manu/u_dc_l/sample_out3[2]
    SLICE_X12Y6          LUT3 (Prop_lut3_I1_O)        0.153    11.617 r  manu/u_dc_l/sample_out[3]_i_3/O
                         net (fo=2, routed)           0.708    12.325    manu/u_dc_l/sample_out[3]_i_3_n_0
    SLICE_X12Y6          LUT4 (Prop_lut4_I3_O)        0.331    12.656 r  manu/u_dc_l/sample_out[3]_i_6/O
                         net (fo=1, routed)           0.000    12.656    manu/u_dc_l/sample_out[3]_i_6_n_0
    SLICE_X12Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.032 r  manu/u_dc_l/sample_out_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.032    manu/u_dc_l/sample_out_reg[3]_i_2_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.149 r  manu/u_dc_l/sample_out_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.149    manu/u_dc_l/sample_out_reg[7]_i_2_n_0
    SLICE_X12Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.266 r  manu/u_dc_l/sample_out_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.266    manu/u_dc_l/sample_out_reg[11]_i_2_n_0
    SLICE_X12Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.383 r  manu/u_dc_l/sample_out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.383    manu/u_dc_l/sample_out_reg[15]_i_2_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.602 r  manu/u_dc_l/sample_out_reg[15]_i_14/O[0]
                         net (fo=2, routed)           0.604    14.206    manu/u_dc_l/sample_out_reg[15]_i_14_n_7
    SLICE_X13Y10         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.786    14.992 f  manu/u_dc_l/sample_out_reg[15]_i_3/CO[1]
                         net (fo=16, routed)          0.848    15.840    manu/u_dc_l/sample_out1
    SLICE_X11Y8          LUT3 (Prop_lut3_I1_O)        0.329    16.169 r  manu/u_dc_l/sample_out[9]_i_1/O
                         net (fo=1, routed)           0.000    16.169    manu/u_dc_l/p_0_in[9]
    SLICE_X11Y8          FDCE                                         r  manu/u_dc_l/sample_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2673, routed)        1.450    14.791    manu/u_dc_l/clk
    SLICE_X11Y8          FDCE                                         r  manu/u_dc_l/sample_out_reg[9]/C
                         clock pessimism              0.273    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X11Y8          FDCE (Setup_fdce_C_D)        0.032    15.061    manu/u_dc_l/sample_out_reg[9]
  -------------------------------------------------------------------
                         required time                         15.061    
                         arrival time                         -16.169    
  -------------------------------------------------------------------
                         slack                                 -1.108    

Slack (VIOLATED) :        -1.104ns  (required time - arrival time)
  Source:                 manu/u_dc_l/y_prev_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manu/u_dc_l/sample_out_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.074ns  (logic 6.842ns (61.784%)  route 4.232ns (38.216%))
  Logic Levels:           10  (CARRY4=6 DSP48E1=1 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2673, routed)        1.569     5.090    manu/u_dc_l/clk
    SLICE_X11Y5          FDCE                                         r  manu/u_dc_l/y_prev_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDCE (Prop_fdce_C_Q)         0.456     5.546 r  manu/u_dc_l/y_prev_reg[15]/Q
                         net (fo=15, routed)          0.789     6.335    manu/u_dc_l/y_prev[15]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_A[19]_P[17])
                                                      3.841    10.176 r  manu/u_dc_l/sample_out4/P[17]
                         net (fo=2, routed)           1.288    11.464    manu/u_dc_l/sample_out3[2]
    SLICE_X12Y6          LUT3 (Prop_lut3_I1_O)        0.153    11.617 r  manu/u_dc_l/sample_out[3]_i_3/O
                         net (fo=2, routed)           0.708    12.325    manu/u_dc_l/sample_out[3]_i_3_n_0
    SLICE_X12Y6          LUT4 (Prop_lut4_I3_O)        0.331    12.656 r  manu/u_dc_l/sample_out[3]_i_6/O
                         net (fo=1, routed)           0.000    12.656    manu/u_dc_l/sample_out[3]_i_6_n_0
    SLICE_X12Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.032 r  manu/u_dc_l/sample_out_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.032    manu/u_dc_l/sample_out_reg[3]_i_2_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.149 r  manu/u_dc_l/sample_out_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.149    manu/u_dc_l/sample_out_reg[7]_i_2_n_0
    SLICE_X12Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.266 r  manu/u_dc_l/sample_out_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.266    manu/u_dc_l/sample_out_reg[11]_i_2_n_0
    SLICE_X12Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.383 r  manu/u_dc_l/sample_out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.383    manu/u_dc_l/sample_out_reg[15]_i_2_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.602 r  manu/u_dc_l/sample_out_reg[15]_i_14/O[0]
                         net (fo=2, routed)           0.604    14.206    manu/u_dc_l/sample_out_reg[15]_i_14_n_7
    SLICE_X13Y10         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.786    14.992 f  manu/u_dc_l/sample_out_reg[15]_i_3/CO[1]
                         net (fo=16, routed)          0.843    15.835    manu/u_dc_l/sample_out1
    SLICE_X11Y8          LUT3 (Prop_lut3_I1_O)        0.329    16.164 r  manu/u_dc_l/sample_out[8]_i_1/O
                         net (fo=1, routed)           0.000    16.164    manu/u_dc_l/p_0_in[8]
    SLICE_X11Y8          FDCE                                         r  manu/u_dc_l/sample_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2673, routed)        1.450    14.791    manu/u_dc_l/clk
    SLICE_X11Y8          FDCE                                         r  manu/u_dc_l/sample_out_reg[8]/C
                         clock pessimism              0.273    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X11Y8          FDCE (Setup_fdce_C_D)        0.031    15.060    manu/u_dc_l/sample_out_reg[8]
  -------------------------------------------------------------------
                         required time                         15.060    
                         arrival time                         -16.164    
  -------------------------------------------------------------------
                         slack                                 -1.104    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 manu/u_da2/u_spi/sh_a_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manu/u_da2/u_spi/sh_a_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.219%)  route 0.200ns (51.781%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2673, routed)        0.561     1.444    manu/u_da2/u_spi/clk
    SLICE_X36Y10         FDCE                                         r  manu/u_da2/u_spi/sh_a_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y10         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  manu/u_da2/u_spi/sh_a_reg[1]/Q
                         net (fo=1, routed)           0.200     1.785    manu/u_da2/u_spi/sh_a_reg_n_0_[1]
    SLICE_X33Y10         LUT5 (Prop_lut5_I4_O)        0.045     1.830 r  manu/u_da2/u_spi/sh_a[2]_i_1/O
                         net (fo=1, routed)           0.000     1.830    manu/u_da2/u_spi/p_0_in[2]
    SLICE_X33Y10         FDCE                                         r  manu/u_da2/u_spi/sh_a_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2673, routed)        0.830     1.957    manu/u_da2/u_spi/clk
    SLICE_X33Y10         FDCE                                         r  manu/u_da2/u_spi/sh_a_reg[2]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X33Y10         FDCE (Hold_fdce_C_D)         0.091     1.799    manu/u_da2/u_spi/sh_a_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 sidu/u_pack/wr_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sidu/u_bram/mem_reg/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.072%)  route 0.106ns (42.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2673, routed)        0.562     1.445    sidu/u_pack/clk_IBUF_BUFG
    SLICE_X49Y14         FDRE                                         r  sidu/u_pack/wr_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y14         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  sidu/u_pack/wr_data_reg[1]/Q
                         net (fo=1, routed)           0.106     1.692    sidu/u_bram/wr_data_reg[11][1]
    RAMB18_X1Y6          RAMB18E1                                     r  sidu/u_bram/mem_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2673, routed)        0.869     1.997    sidu/u_bram/clk_IBUF_BUFG
    RAMB18_X1Y6          RAMB18E1                                     r  sidu/u_bram/mem_reg/CLKARDCLK
                         clock pessimism             -0.498     1.499    
    RAMB18_X1Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.155     1.654    sidu/u_bram/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.692    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 manu/g_fifo.u_bridge/prefetch_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manu/g_fifo.u_bridge/sample_l_16_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (39.003%)  route 0.221ns (60.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2673, routed)        0.563     1.446    manu/g_fifo.u_bridge/clk
    SLICE_X40Y6          FDCE                                         r  manu/g_fifo.u_bridge/prefetch_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y6          FDCE (Prop_fdce_C_Q)         0.141     1.587 r  manu/g_fifo.u_bridge/prefetch_reg[18]/Q
                         net (fo=1, routed)           0.221     1.808    manu/g_fifo.u_bridge/p_0_in[2]
    SLICE_X34Y6          FDCE                                         r  manu/g_fifo.u_bridge/sample_l_16_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2673, routed)        0.831     1.958    manu/g_fifo.u_bridge/clk
    SLICE_X34Y6          FDCE                                         r  manu/g_fifo.u_bridge/sample_l_16_reg[2]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X34Y6          FDCE (Hold_fdce_C_D)         0.059     1.768    manu/g_fifo.u_bridge/sample_l_16_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 sidu/u_pack/wr_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sidu/u_bram/mem_reg/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.614%)  route 0.108ns (43.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2673, routed)        0.562     1.445    sidu/u_pack/clk_IBUF_BUFG
    SLICE_X49Y14         FDRE                                         r  sidu/u_pack/wr_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y14         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  sidu/u_pack/wr_data_reg[3]/Q
                         net (fo=1, routed)           0.108     1.694    sidu/u_bram/wr_data_reg[11][3]
    RAMB18_X1Y6          RAMB18E1                                     r  sidu/u_bram/mem_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2673, routed)        0.869     1.997    sidu/u_bram/clk_IBUF_BUFG
    RAMB18_X1Y6          RAMB18E1                                     r  sidu/u_bram/mem_reg/CLKARDCLK
                         clock pessimism             -0.498     1.499    
    RAMB18_X1Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[3])
                                                      0.155     1.654    sidu/u_bram/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 sidu/u_pack/wr_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sidu/u_bram/mem_reg/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.614%)  route 0.108ns (43.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2673, routed)        0.562     1.445    sidu/u_pack/clk_IBUF_BUFG
    SLICE_X49Y15         FDRE                                         r  sidu/u_pack/wr_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y15         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  sidu/u_pack/wr_data_reg[6]/Q
                         net (fo=1, routed)           0.108     1.694    sidu/u_bram/wr_data_reg[11][6]
    RAMB18_X1Y6          RAMB18E1                                     r  sidu/u_bram/mem_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2673, routed)        0.869     1.997    sidu/u_bram/clk_IBUF_BUFG
    RAMB18_X1Y6          RAMB18E1                                     r  sidu/u_bram/mem_reg/CLKARDCLK
                         clock pessimism             -0.498     1.499    
    RAMB18_X1Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[6])
                                                      0.155     1.654    sidu/u_bram/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 manu/g_fifo.u_bridge/prefetch_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manu/g_fifo.u_bridge/sample_l_16_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.080%)  route 0.239ns (62.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2673, routed)        0.561     1.444    manu/g_fifo.u_bridge/clk
    SLICE_X39Y10         FDCE                                         r  manu/g_fifo.u_bridge/prefetch_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y10         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  manu/g_fifo.u_bridge/prefetch_reg[21]/Q
                         net (fo=1, routed)           0.239     1.824    manu/g_fifo.u_bridge/p_0_in[5]
    SLICE_X32Y9          FDCE                                         r  manu/g_fifo.u_bridge/sample_l_16_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2673, routed)        0.831     1.958    manu/g_fifo.u_bridge/clk
    SLICE_X32Y9          FDCE                                         r  manu/g_fifo.u_bridge/sample_l_16_reg[5]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X32Y9          FDCE (Hold_fdce_C_D)         0.070     1.779    manu/g_fifo.u_bridge/sample_l_16_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 manu/g_fifo.u_bridge/prefetch_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manu/g_fifo.u_bridge/sample_l_16_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.164ns (42.627%)  route 0.221ns (57.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2673, routed)        0.561     1.444    manu/g_fifo.u_bridge/clk
    SLICE_X38Y10         FDCE                                         r  manu/g_fifo.u_bridge/prefetch_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y10         FDCE (Prop_fdce_C_Q)         0.164     1.608 r  manu/g_fifo.u_bridge/prefetch_reg[26]/Q
                         net (fo=1, routed)           0.221     1.829    manu/g_fifo.u_bridge/p_0_in[10]
    SLICE_X32Y9          FDCE                                         r  manu/g_fifo.u_bridge/sample_l_16_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2673, routed)        0.831     1.958    manu/g_fifo.u_bridge/clk
    SLICE_X32Y9          FDCE                                         r  manu/g_fifo.u_bridge/sample_l_16_reg[10]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X32Y9          FDCE (Hold_fdce_C_D)         0.070     1.779    manu/g_fifo.u_bridge/sample_l_16_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 manu/g_fifo.u_bridge/prefetch_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manu/g_fifo.u_bridge/sample_l_16_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.164ns (40.675%)  route 0.239ns (59.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2673, routed)        0.561     1.444    manu/g_fifo.u_bridge/clk
    SLICE_X38Y10         FDCE                                         r  manu/g_fifo.u_bridge/prefetch_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y10         FDCE (Prop_fdce_C_Q)         0.164     1.608 r  manu/g_fifo.u_bridge/prefetch_reg[24]/Q
                         net (fo=1, routed)           0.239     1.847    manu/g_fifo.u_bridge/p_0_in[8]
    SLICE_X30Y9          FDCE                                         r  manu/g_fifo.u_bridge/sample_l_16_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2673, routed)        0.831     1.958    manu/g_fifo.u_bridge/clk
    SLICE_X30Y9          FDCE                                         r  manu/g_fifo.u_bridge/sample_l_16_reg[8]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X30Y9          FDCE (Hold_fdce_C_D)         0.084     1.793    manu/g_fifo.u_bridge/sample_l_16_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 manu/g_fifo.u_bridge/prefetch_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manu/g_fifo.u_bridge/sample_l_16_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.853%)  route 0.252ns (64.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2673, routed)        0.559     1.442    manu/g_fifo.u_bridge/clk
    SLICE_X41Y13         FDCE                                         r  manu/g_fifo.u_bridge/prefetch_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y13         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  manu/g_fifo.u_bridge/prefetch_reg[25]/Q
                         net (fo=1, routed)           0.252     1.835    manu/g_fifo.u_bridge/p_0_in[9]
    SLICE_X32Y9          FDCE                                         r  manu/g_fifo.u_bridge/sample_l_16_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2673, routed)        0.831     1.958    manu/g_fifo.u_bridge/clk
    SLICE_X32Y9          FDCE                                         r  manu/g_fifo.u_bridge/sample_l_16_reg[9]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X32Y9          FDCE (Hold_fdce_C_D)         0.072     1.781    manu/g_fifo.u_bridge/sample_l_16_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 manu/g_fifo.u_bridge/prefetch_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manu/g_fifo.u_bridge/sample_l_16_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.164ns (39.008%)  route 0.256ns (60.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2673, routed)        0.561     1.444    manu/g_fifo.u_bridge/clk
    SLICE_X38Y10         FDCE                                         r  manu/g_fifo.u_bridge/prefetch_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y10         FDCE (Prop_fdce_C_Q)         0.164     1.608 r  manu/g_fifo.u_bridge/prefetch_reg[27]/Q
                         net (fo=1, routed)           0.256     1.865    manu/g_fifo.u_bridge/p_0_in[11]
    SLICE_X30Y9          FDCE                                         r  manu/g_fifo.u_bridge/sample_l_16_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2673, routed)        0.831     1.958    manu/g_fifo.u_bridge/clk
    SLICE_X30Y9          FDCE                                         r  manu/g_fifo.u_bridge/sample_l_16_reg[11]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X30Y9          FDCE (Hold_fdce_C_D)         0.087     1.796    manu/g_fifo.u_bridge/sample_l_16_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.068    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y10   adhavan/fft_mag_buffer_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y8    adhavan/ifft_output_buffer_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y6    sidu/u_bram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y10   adhavan/fft_mag_buffer_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y8    adhavan/ifft_output_buffer_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y2    manu/g_fifo.u_bridge/u_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y2    manu/g_fifo.u_bridge/u_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y6    sidu/u_bram/mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X28Y6    manu/u_ramp_l/sample_out_reg[10]/C
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y19   adhavan/sample_buffer_reg_0_63_6_8/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y19   adhavan/sample_buffer_reg_0_63_6_8/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y19   adhavan/sample_buffer_reg_0_63_6_8/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y19   adhavan/sample_buffer_reg_0_63_6_8/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y22   adhavan/sample_buffer_reg_128_191_12_14/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y22   adhavan/sample_buffer_reg_128_191_12_14/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y22   adhavan/sample_buffer_reg_128_191_12_14/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y22   adhavan/sample_buffer_reg_128_191_12_14/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y21   adhavan/sample_buffer_reg_128_191_9_11/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y21   adhavan/sample_buffer_reg_128_191_9_11/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y16   adhavan/sample_buffer_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y16   adhavan/sample_buffer_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y16   adhavan/sample_buffer_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y16   adhavan/sample_buffer_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y22   adhavan/sample_buffer_reg_0_63_12_14/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y22   adhavan/sample_buffer_reg_0_63_12_14/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y22   adhavan/sample_buffer_reg_0_63_12_14/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y22   adhavan/sample_buffer_reg_0_63_12_14/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y17   adhavan/sample_buffer_reg_0_63_15_15/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y17   adhavan/sample_buffer_reg_0_63_15_15/SP/CLK



