#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sat Oct 15 21:52:34 2022
# Process ID: 12416
# Current directory: C:/Users/quark/Desktop/ov5640/mi/CH23_AXI_VDMA_OV5640/Miz_sys
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10152 C:\Users\quark\Desktop\ov5640\mi\CH23_AXI_VDMA_OV5640\Miz_sys\Miz_sys.xpr
# Log file: C:/Users/quark/Desktop/ov5640/mi/CH23_AXI_VDMA_OV5640/Miz_sys/vivado.log
# Journal file: C:/Users/quark/Desktop/ov5640/mi/CH23_AXI_VDMA_OV5640/Miz_sys\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/quark/Desktop/ov5640/mi/CH23_AXI_VDMA_OV5640/Miz_sys/Miz_sys.xpr
INFO: [Project 1-313] Project file moved from 'L:/REV2019/MZ7XAB/MZ7XA_7010/02_example_SOC/CH23_AXI_VDMA_OV5640/Miz_sys' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/quark/Desktop/ov5640/mi/CH23_AXI_VDMA_OV5640/Miz_sys/user_src'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/softwares/vitis/Vivado/2020.1/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'system.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
system_auto_pc_1
system_processing_system7_0_axi_periph_1
system_clk_wiz_0_0
system_rst_processing_system7_0_50M_0
system_axi_vdma_0_1
system_v_tc_0_0
system_axi_mem_intercon_1
system_v_vid_in_axi4s_0_0
system_v_axi4s_vid_out_0_0
system_xlconstant_1_0
system_xbar_0
system_auto_pc_0

INFO: [Project 1-230] Project 'Miz_sys.xpr' upgraded for this version of Vivado.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 1061.703 ; gain = 0.000
report_ip_status -name ip_status 
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /HDMI_FPGA_ML_0/PXLCLK_I(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /HDMI_FPGA_ML_0/RST_N(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_axi4s_vid_out_0/aclken(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_axi4s_vid_out_0/aresetn(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_axi4s_vid_out_0/vid_io_out_ce(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_tc_0/clken(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_tc_0/resetn(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_vid_in_axi4s_0/aclken(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_vid_in_axi4s_0/aresetn(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out2(clk) and /HDMI_FPGA_ML_0/PXLCLK_5X_I(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /HDMI_CLK_P(clk) and /HDMI_FPGA_ML_0/HDMI_CLK_P(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /HDMI_CLK_N(clk) and /HDMI_FPGA_ML_0/HDMI_CLK_N(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_0/FCLK_CLK1(clk) and /MSXBO_OVSensorRGB565_0/cmos_clk_i(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /MSXBO_OVSensorRGB565_0/clk_ce(undef) and /v_vid_in_axi4s_0/vid_io_in_ce(ce)
update_compile_order -fileset sources_1
upgrade_ip [get_ips  {system_v_axi4s_vid_out_0_0 system_axi_mem_intercon_1 system_processing_system7_0_axi_periph_1 system_v_tc_0_0 system_xlconstant_1_0 system_v_vid_in_axi4s_0_0 system_clk_wiz_0_0 system_axi_vdma_0_1 system_rst_processing_system7_0_50M_0}] -log ip_upgrade.log
Adding component instance block -- xilinx.com:user:HDMI_FPGA_ML:1.0 - HDMI_FPGA_ML_0
Adding component instance block -- xilinx.com:user:MSXBO_OVSensorRGB565:1.0 - MSXBO_OVSensorRGB565_0
Adding component instance block -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding component instance block -- xilinx.com:ip:clk_wiz:5.4 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_50M
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding component instance block -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding component instance block -- xilinx.com:ip:v_tc:6.1 - v_tc_0
Adding component instance block -- xilinx.com:ip:v_vid_in_axi4s:4.0 - v_vid_in_axi4s_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /HDMI_FPGA_ML_0/PXLCLK_I(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /HDMI_FPGA_ML_0/RST_N(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_axi4s_vid_out_0/aclken(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_axi4s_vid_out_0/aresetn(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_axi4s_vid_out_0/vid_io_out_ce(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_tc_0/clken(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_tc_0/resetn(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_vid_in_axi4s_0/aclken(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_vid_in_axi4s_0/aresetn(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out2(clk) and /HDMI_FPGA_ML_0/PXLCLK_5X_I(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /HDMI_CLK_P(clk) and /HDMI_FPGA_ML_0/HDMI_CLK_P(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /HDMI_CLK_N(clk) and /HDMI_FPGA_ML_0/HDMI_CLK_N(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_0/FCLK_CLK1(clk) and /MSXBO_OVSensorRGB565_0/cmos_clk_i(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /MSXBO_OVSensorRGB565_0/clk_ce(undef) and /v_vid_in_axi4s_0/vid_io_in_ce(ce)
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <system> from BD file <C:/Users/quark/Desktop/ov5640/mi/CH23_AXI_VDMA_OV5640/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd>
Upgrading 'C:/Users/quark/Desktop/ov5640/mi/CH23_AXI_VDMA_OV5640/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3422] Upgraded system_axi_mem_intercon_1 (AXI Interconnect 2.1) from revision 16 to revision 22
INFO: [IP_Flow 19-3422] Upgraded system_axi_vdma_0_1 (AXI Video Direct Memory Access 6.3) from revision 3 to revision 9
INFO: [IP_Flow 19-1972] Upgraded system_clk_wiz_0_0 from Clocking Wizard 5.4 to Clocking Wizard 6.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /HDMI_FPGA_ML_0/PXLCLK_I(undef) and /clk_wiz_0_upgraded_ipi/clk_out1(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /HDMI_FPGA_ML_0/PXLCLK_5X_I(undef) and /clk_wiz_0_upgraded_ipi/clk_out2(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /HDMI_FPGA_ML_0/RST_N(rst) and /clk_wiz_0_upgraded_ipi/locked(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /v_axi4s_vid_out_0/aclken(ce) and /clk_wiz_0_upgraded_ipi/locked(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /v_axi4s_vid_out_0/aresetn(rst) and /clk_wiz_0_upgraded_ipi/locked(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /v_axi4s_vid_out_0/vid_io_out_ce(ce) and /clk_wiz_0_upgraded_ipi/locked(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /v_tc_0/clken(ce) and /clk_wiz_0_upgraded_ipi/locked(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /v_tc_0/resetn(rst) and /clk_wiz_0_upgraded_ipi/locked(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /v_vid_in_axi4s_0/aclken(ce) and /clk_wiz_0_upgraded_ipi/locked(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /v_vid_in_axi4s_0/aresetn(rst) and /clk_wiz_0_upgraded_ipi/locked(undef)
INFO: [IP_Flow 19-3422] Upgraded system_processing_system7_0_axi_periph_1 (AXI Interconnect 2.1) from revision 16 to revision 22
INFO: [IP_Flow 19-3422] Upgraded system_rst_processing_system7_0_50M_0 (Processor System Reset 5.0) from revision 12 to revision 13
INFO: [IP_Flow 19-3422] Upgraded system_v_axi4s_vid_out_0_0 (AXI4-Stream to Video Out 4.0) from revision 8 to revision 10
WARNING: [IP_Flow 19-4698] Upgrade has added port 'fifo_read_level'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'system_v_axi4s_vid_out_0_0'. These changes may impact your design.
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_axi4s_vid_out_0_upgraded_ipi/aclken(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_axi4s_vid_out_0_upgraded_ipi/aresetn(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_axi4s_vid_out_0_upgraded_ipi/vid_io_out_ce(ce)
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'GEN_F0_VSYNC_HSTART' from '640' to '1280' has been ignored for IP 'system_v_tc_0_0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'GEN_F0_VSYNC_HEND' from '695' to '1280' has been ignored for IP 'system_v_tc_0_0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'GEN_F0_VBLANK_HSTART' from '640' to '1280' has been ignored for IP 'system_v_tc_0_0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'GEN_F0_VBLANK_HEND' from '640' to '1280' has been ignored for IP 'system_v_tc_0_0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'GEN_F1_VSYNC_HSTART' from '695' to '1280' has been ignored for IP 'system_v_tc_0_0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'GEN_F1_VSYNC_HEND' from '695' to '1280' has been ignored for IP 'system_v_tc_0_0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'GEN_F1_VBLANK_HSTART' from '640' to '1280' has been ignored for IP 'system_v_tc_0_0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'GEN_F1_VBLANK_HEND' from '640' to '1280' has been ignored for IP 'system_v_tc_0_0'
WARNING: [IP_Flow 19-3501] Upgraded system_v_tc_0_0 from Video Timing Controller 6.1 to Video Timing Controller 6.2, with warnings. Please review the message log.
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_tc_0_upgraded_ipi/clken(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_tc_0_upgraded_ipi/resetn(rst)
INFO: [IP_Flow 19-3422] Upgraded system_v_vid_in_axi4s_0_0 (Video In to AXI4-Stream 4.0) from revision 7 to revision 9
WARNING: [BD 41-1731] Type mismatch between connected pins: /MSXBO_OVSensorRGB565_0/clk_ce(undef) and /v_vid_in_axi4s_0_upgraded_ipi/vid_io_in_ce(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_vid_in_axi4s_0_upgraded_ipi/aclken(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_vid_in_axi4s_0_upgraded_ipi/aresetn(rst)
INFO: [IP_Flow 19-3422] Upgraded system_xlconstant_1_0 (Constant 1.1) from revision 3 to revision 7
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'system_v_axi4s_vid_out_0_0' has identified issues that may require user intervention. Please review the upgrade log 'c:/Users/quark/Desktop/ov5640/mi/CH23_AXI_VDMA_OV5640/Miz_sys/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'system_v_tc_0_0' has identified issues that may require user intervention. Please review the upgrade log 'c:/Users/quark/Desktop/ov5640/mi/CH23_AXI_VDMA_OV5640/Miz_sys/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : <C:\Users\quark\Desktop\ov5640\mi\CH23_AXI_VDMA_OV5640\Miz_sys\Miz_sys.srcs\sources_1\bd\system\system.bd> 
INFO: [BD 41-2124] The block design file <C:/Users/quark/Desktop/ov5640/mi/CH23_AXI_VDMA_OV5640/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd> has changed from an XML format to a JSON format. All flows are expected to work as in prior versions of Vivado. Please contact your Xilinx Support representative, in case of any issues.
Wrote  : <C:/Users/quark/Desktop/ov5640/mi/CH23_AXI_VDMA_OV5640/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/quark/Desktop/ov5640/mi/CH23_AXI_VDMA_OV5640/Miz_sys/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 1289.430 ; gain = 176.297
export_ip_user_files -of_objects [get_ips {system_v_axi4s_vid_out_0_0 system_axi_mem_intercon_1 system_processing_system7_0_axi_periph_1 system_v_tc_0_0 system_xlconstant_1_0 system_v_vid_in_axi4s_0_0 system_clk_wiz_0_0 system_axi_vdma_0_1 system_rst_processing_system7_0_50M_0}] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/quark/Desktop/ov5640/mi/CH23_AXI_VDMA_OV5640/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd]
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
Wrote  : <C:\Users\quark\Desktop\ov5640\mi\CH23_AXI_VDMA_OV5640\Miz_sys\Miz_sys.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/quark/Desktop/ov5640/mi/CH23_AXI_VDMA_OV5640/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/quark/Desktop/ov5640/mi/CH23_AXI_VDMA_OV5640/Miz_sys/Miz_sys.srcs/sources_1/bd/system/synth/system.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/quark/Desktop/ov5640/mi/CH23_AXI_VDMA_OV5640/Miz_sys/Miz_sys.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : C:/Users/quark/Desktop/ov5640/mi/CH23_AXI_VDMA_OV5640/Miz_sys/Miz_sys.srcs/sources_1/bd/system/hdl/system_wrapper.v
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block HDMI_FPGA_ML_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_vid_in_axi4s_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MSXBO_OVSensorRGB565_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/quark/Desktop/ov5640/mi/CH23_AXI_VDMA_OV5640/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/quark/Desktop/ov5640/mi/CH23_AXI_VDMA_OV5640/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/quark/Desktop/ov5640/mi/CH23_AXI_VDMA_OV5640/Miz_sys/Miz_sys.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Users/quark/Desktop/ov5640/mi/CH23_AXI_VDMA_OV5640/Miz_sys/Miz_sys.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Users/quark/Desktop/ov5640/mi/CH23_AXI_VDMA_OV5640/Miz_sys/Miz_sys.srcs/sources_1/bd/system/synth/system.hwdef
generate_target: Time (s): cpu = 00:00:58 ; elapsed = 00:00:56 . Memory (MB): peak = 1536.887 ; gain = 247.457
export_ip_user_files -of_objects [get_files C:/Users/quark/Desktop/ov5640/mi/CH23_AXI_VDMA_OV5640/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/quark/Desktop/ov5640/mi/CH23_AXI_VDMA_OV5640/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd] -directory C:/Users/quark/Desktop/ov5640/mi/CH23_AXI_VDMA_OV5640/Miz_sys/Miz_sys.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/quark/Desktop/ov5640/mi/CH23_AXI_VDMA_OV5640/Miz_sys/Miz_sys.ip_user_files -ipstatic_source_dir C:/Users/quark/Desktop/ov5640/mi/CH23_AXI_VDMA_OV5640/Miz_sys/Miz_sys.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/quark/Desktop/ov5640/mi/CH23_AXI_VDMA_OV5640/Miz_sys/Miz_sys.cache/compile_simlib/modelsim} {questa=C:/Users/quark/Desktop/ov5640/mi/CH23_AXI_VDMA_OV5640/Miz_sys/Miz_sys.cache/compile_simlib/questa} {riviera=C:/Users/quark/Desktop/ov5640/mi/CH23_AXI_VDMA_OV5640/Miz_sys/Miz_sys.cache/compile_simlib/riviera} {activehdl=C:/Users/quark/Desktop/ov5640/mi/CH23_AXI_VDMA_OV5640/Miz_sys/Miz_sys.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
copy_run -name impl_1_copy_1 [get_runs impl_1] -parent_run synth_1
impl_1_copy_1
set_property board_part tul.com.tw:pynq-z2:part0:1.0 [current_project]
WARNING: [Project 1-153] The current project device 'xc7z010clg400-1' does not match with the device on the 'TUL.COM.TW:PYNQ-Z2:PART0:1.0' board part. A device change to match the device on 'TUL.COM.TW:PYNQ-Z2:PART0:1.0' board part is being done. Please upgrade the IP in the project via the upgrade_ip command or by selecting Reports => Reports IP Status.
INFO: [Project 1-152] Project part set to zynq (xc7z020clg400-1)
report_ip_status -name ip_status 
upgrade_ip [get_ips  {system_HDMI_FPGA_ML_0_0 system_processing_system7_0_0 system_v_axi4s_vid_out_0_0 system_axi_mem_intercon_1 system_processing_system7_0_axi_periph_1 system_util_vector_logic_0_0 system_v_tc_0_0 system_xlconstant_1_0 system_v_vid_in_axi4s_0_0 system_clk_wiz_0_0 system_MSXBO_OVSensorRGB565_0_0 system_axi_vdma_0_1 system_rst_processing_system7_0_50M_0}] -log ip_upgrade.log
Upgrading 'C:/Users/quark/Desktop/ov5640/mi/CH23_AXI_VDMA_OV5640/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3420] Updated system_HDMI_FPGA_ML_0_0 to use current project options
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /HDMI_FPGA_ML_0_upgraded_ipi/PXLCLK_I(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out2(clk) and /HDMI_FPGA_ML_0_upgraded_ipi/PXLCLK_5X_I(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /HDMI_FPGA_ML_0_upgraded_ipi/RST_N(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /HDMI_CLK_P(clk) and /HDMI_FPGA_ML_0_upgraded_ipi/HDMI_CLK_P(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /HDMI_CLK_N(clk) and /HDMI_FPGA_ML_0_upgraded_ipi/HDMI_CLK_N(undef)
INFO: [IP_Flow 19-3420] Updated system_MSXBO_OVSensorRGB565_0_0 to use current project options
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_0/FCLK_CLK1(clk) and /MSXBO_OVSensorRGB565_0_upgraded_ipi/cmos_clk_i(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /v_vid_in_axi4s_0/vid_io_in_ce(ce) and /MSXBO_OVSensorRGB565_0_upgraded_ipi/clk_ce(undef)
INFO: [IP_Flow 19-3420] Updated system_axi_mem_intercon_1 to use current project options
INFO: [IP_Flow 19-3420] Updated system_axi_vdma_0_1 to use current project options
INFO: [IP_Flow 19-3420] Updated system_clk_wiz_0_0 to use current project options
WARNING: [BD 41-1731] Type mismatch between connected pins: /HDMI_FPGA_ML_0/PXLCLK_I(undef) and /clk_wiz_0_upgraded_ipi/clk_out1(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /HDMI_FPGA_ML_0/PXLCLK_5X_I(undef) and /clk_wiz_0_upgraded_ipi/clk_out2(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /v_axi4s_vid_out_0/aclken(ce) and /clk_wiz_0_upgraded_ipi/locked(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /v_axi4s_vid_out_0/aresetn(rst) and /clk_wiz_0_upgraded_ipi/locked(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /v_axi4s_vid_out_0/vid_io_out_ce(ce) and /clk_wiz_0_upgraded_ipi/locked(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /v_tc_0/clken(ce) and /clk_wiz_0_upgraded_ipi/locked(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /v_tc_0/resetn(rst) and /clk_wiz_0_upgraded_ipi/locked(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /v_vid_in_axi4s_0/aclken(ce) and /clk_wiz_0_upgraded_ipi/locked(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /v_vid_in_axi4s_0/aresetn(rst) and /clk_wiz_0_upgraded_ipi/locked(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /HDMI_FPGA_ML_0/RST_N(rst) and /clk_wiz_0_upgraded_ipi/locked(undef)
INFO: [IP_Flow 19-3420] Updated system_processing_system7_0_0 to use current project options
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-1731] Type mismatch between connected pins: /MSXBO_OVSensorRGB565_0/cmos_clk_i(undef) and /processing_system7_0_upgraded_ipi/FCLK_CLK1(clk)
INFO: [IP_Flow 19-3420] Updated system_processing_system7_0_axi_periph_1 to use current project options
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [IP_Flow 19-3420] Updated system_rst_processing_system7_0_50M_0 to use current project options
INFO: [IP_Flow 19-3420] Updated system_util_vector_logic_0_0 to use current project options
INFO: [IP_Flow 19-3420] Updated system_v_axi4s_vid_out_0_0 to use current project options
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_axi4s_vid_out_0_upgraded_ipi/aclken(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_axi4s_vid_out_0_upgraded_ipi/aresetn(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_axi4s_vid_out_0_upgraded_ipi/vid_io_out_ce(ce)
INFO: [IP_Flow 19-3420] Updated system_v_tc_0_0 to use current project options
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_tc_0_upgraded_ipi/clken(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_tc_0_upgraded_ipi/resetn(rst)
INFO: [IP_Flow 19-3420] Updated system_v_vid_in_axi4s_0_0 to use current project options
WARNING: [BD 41-1731] Type mismatch between connected pins: /MSXBO_OVSensorRGB565_0/clk_ce(undef) and /v_vid_in_axi4s_0_upgraded_ipi/vid_io_in_ce(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_vid_in_axi4s_0_upgraded_ipi/aclken(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_vid_in_axi4s_0_upgraded_ipi/aresetn(rst)
INFO: [IP_Flow 19-3420] Updated system_xlconstant_1_0 to use current project options
Wrote  : <C:\Users\quark\Desktop\ov5640\mi\CH23_AXI_VDMA_OV5640\Miz_sys\Miz_sys.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/quark/Desktop/ov5640/mi/CH23_AXI_VDMA_OV5640/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/quark/Desktop/ov5640/mi/CH23_AXI_VDMA_OV5640/Miz_sys/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 1913.148 ; gain = 103.926
export_ip_user_files -of_objects [get_ips {system_HDMI_FPGA_ML_0_0 system_processing_system7_0_0 system_v_axi4s_vid_out_0_0 system_axi_mem_intercon_1 system_processing_system7_0_axi_periph_1 system_util_vector_logic_0_0 system_v_tc_0_0 system_xlconstant_1_0 system_v_vid_in_axi4s_0_0 system_clk_wiz_0_0 system_MSXBO_OVSensorRGB565_0_0 system_axi_vdma_0_1 system_rst_processing_system7_0_50M_0}] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/quark/Desktop/ov5640/mi/CH23_AXI_VDMA_OV5640/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd]
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
Wrote  : <C:\Users\quark\Desktop\ov5640\mi\CH23_AXI_VDMA_OV5640\Miz_sys\Miz_sys.srcs\sources_1\bd\system\system.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/quark/Desktop/ov5640/mi/CH23_AXI_VDMA_OV5640/Miz_sys/Miz_sys.srcs/sources_1/bd/system/synth/system.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/quark/Desktop/ov5640/mi/CH23_AXI_VDMA_OV5640/Miz_sys/Miz_sys.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : C:/Users/quark/Desktop/ov5640/mi/CH23_AXI_VDMA_OV5640/Miz_sys/Miz_sys.srcs/sources_1/bd/system/hdl/system_wrapper.v
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block HDMI_FPGA_ML_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_vid_in_axi4s_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MSXBO_OVSensorRGB565_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/quark/Desktop/ov5640/mi/CH23_AXI_VDMA_OV5640/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/quark/Desktop/ov5640/mi/CH23_AXI_VDMA_OV5640/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/quark/Desktop/ov5640/mi/CH23_AXI_VDMA_OV5640/Miz_sys/Miz_sys.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Users/quark/Desktop/ov5640/mi/CH23_AXI_VDMA_OV5640/Miz_sys/Miz_sys.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Users/quark/Desktop/ov5640/mi/CH23_AXI_VDMA_OV5640/Miz_sys/Miz_sys.srcs/sources_1/bd/system/synth/system.hwdef
generate_target: Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1959.531 ; gain = 46.383
export_ip_user_files -of_objects [get_files C:/Users/quark/Desktop/ov5640/mi/CH23_AXI_VDMA_OV5640/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/quark/Desktop/ov5640/mi/CH23_AXI_VDMA_OV5640/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd] -directory C:/Users/quark/Desktop/ov5640/mi/CH23_AXI_VDMA_OV5640/Miz_sys/Miz_sys.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/quark/Desktop/ov5640/mi/CH23_AXI_VDMA_OV5640/Miz_sys/Miz_sys.ip_user_files -ipstatic_source_dir C:/Users/quark/Desktop/ov5640/mi/CH23_AXI_VDMA_OV5640/Miz_sys/Miz_sys.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/quark/Desktop/ov5640/mi/CH23_AXI_VDMA_OV5640/Miz_sys/Miz_sys.cache/compile_simlib/modelsim} {questa=C:/Users/quark/Desktop/ov5640/mi/CH23_AXI_VDMA_OV5640/Miz_sys/Miz_sys.cache/compile_simlib/questa} {riviera=C:/Users/quark/Desktop/ov5640/mi/CH23_AXI_VDMA_OV5640/Miz_sys/Miz_sys.cache/compile_simlib/riviera} {activehdl=C:/Users/quark/Desktop/ov5640/mi/CH23_AXI_VDMA_OV5640/Miz_sys/Miz_sys.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_CRYSTAL_PERIPHERAL_FREQMHZ {50}] [get_bd_cells processing_system7_0]
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
endgroup
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1} CONFIG.PCW_ENET_RESET_ENABLE {0} CONFIG.PCW_I2C0_PERIPHERAL_ENABLE {0} CONFIG.PCW_GPIO_MIO_GPIO_ENABLE {0} CONFIG.PCW_GPIO_EMIO_GPIO_ENABLE {1} CONFIG.PCW_GPIO_EMIO_GPIO_IO {4}] [get_bd_cells processing_system7_0]
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
delete_bd_objs [get_bd_intf_nets processing_system7_0_IIC_0]
endgroup
report_ip_status -name ip_status 
delete_bd_objs [get_bd_intf_ports IIC_0]
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
startgroup
set_property -dict [list CONFIG.PCW_UIPARAM_DDR_FREQ_MHZ {525} CONFIG.PCW_UIPARAM_DDR_CWL {6} CONFIG.PCW_UIPARAM_DDR_T_RCD {13.125} CONFIG.PCW_UIPARAM_DDR_T_RP {13.125} CONFIG.PCW_UIPARAM_DDR_T_RC {50.625} CONFIG.PCW_UIPARAM_DDR_T_RAS_MIN {35} CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 {0.04} CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 {0.058} CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 {-0.009} CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 {-0.033} CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY0 {0.223} CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY1 {0.212} CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY2 {0.085} CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY3 {0.092} CONFIG.PCW_UIPARAM_DDR_BUS_WIDTH {16 Bit} CONFIG.PCW_UIPARAM_DDR_PARTNO {Custom}] [get_bd_cells processing_system7_0]
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
endgroup
delete_bd_objs [get_bd_nets MSXBO_OVSensorRGB565_0_cmos_xclk_o]
add_files {C:/Users/quark/Desktop/ov5640/mi/CH23_AXI_VDMA_OV5640/Miz_sys/user_src/ov5640_config/i2c_ov5640_rgb565_cfg.v C:/Users/quark/Desktop/ov5640/mi/CH23_AXI_VDMA_OV5640/Miz_sys/user_src/ov5640_config/i2c_dri.v C:/Users/quark/Desktop/ov5640/mi/CH23_AXI_VDMA_OV5640/Miz_sys/user_src/ov5640_config/top.v}
update_compile_order -fileset sources_1
create_bd_cell -type module -reference cam_config_top cam_config_top_0
INFO: [IP_Flow 19-4821] For module 'cam_config_top', parameter 'BIT_CTRL' is inferred to be bitString format.
INFO: [IP_Flow 19-5107] Inferred bus interface 'cam_rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'cam_rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
WARNING: [IP_Flow 19-3157] Bus Interface 'cam_rst_n': Bus parameter POLARITY is ACTIVE_LOW but port 'cam_rst_n' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-3157] Bus Interface 'rst_n': Bus parameter POLARITY is ACTIVE_LOW but port 'rst_n' is not *resetn - please double check the POLARITY setting.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/quark/Desktop/ov5640/mi/CH23_AXI_VDMA_OV5640/Miz_sys/user_src'.
set_property location {6 2068 1035} [get_bd_cells cam_config_top_0]
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
startgroup
set_property -dict [list CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1} CONFIG.PCW_GPIO_EMIO_GPIO_IO {3}] [get_bd_cells processing_system7_0]
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
endgroup
create_bd_port -dir O led_cam_init
connect_bd_net [get_bd_ports led_cam_init] [get_bd_pins cam_config_top_0/cam_init_done]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_1
endgroup
set_property -dict [list CONFIG.PRIM_SOURCE {No_buffer}] [get_bd_cells clk_wiz_1]
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {24} CONFIG.USE_RESET {false} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {50.250} CONFIG.MMCM_CLKOUT0_DIVIDE_F {41.875} CONFIG.CLKOUT1_JITTER {305.592} CONFIG.CLKOUT1_PHASE_ERROR {298.923}] [get_bd_cells clk_wiz_1]
set_property location {2833 1036} [get_bd_ports cmos_xclk_o]
connect_bd_net [get_bd_ports cmos_xclk_o] [get_bd_pins clk_wiz_1/clk_out1]
connect_bd_net [get_bd_pins clk_wiz_1/clk_in1] [get_bd_pins processing_system7_0/FCLK_CLK0]
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
copy_bd_objs /  [get_bd_cells {clk_wiz_1}]
set_property location {5 1724 992} [get_bd_cells clk_wiz_2]
endgroup
connect_bd_net [get_bd_pins clk_wiz_2/clk_in1] [get_bd_pins processing_system7_0/FCLK_CLK0]
startgroup
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {50} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {10.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {20.000} CONFIG.CLKOUT1_JITTER {151.636} CONFIG.CLKOUT1_PHASE_ERROR {98.575}] [get_bd_cells clk_wiz_2]
endgroup
connect_bd_net [get_bd_pins clk_wiz_2/clk_out1] [get_bd_pins cam_config_top_0/clk_50m]
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_2/clk_out1(clk) and /cam_config_top_0/clk_50m(undef)
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
set_property location {5 1668 1129} [get_bd_cells xlconstant_0]
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins cam_config_top_0/rst_n]
startgroup
copy_bd_objs /  [get_bd_ports {cmos_xclk_o}]
set_property location {2819 1077} [get_bd_ports cmos_xclk_o1]
endgroup
startgroup
copy_bd_objs /  [get_bd_ports {cmos_xclk_o1}]
set_property location {2831 1131} [get_bd_ports cmos_xclk_o2]
endgroup
set_property name cam_scl [get_bd_ports cmos_xclk_o1]
set_property name cam_sda [get_bd_ports cmos_xclk_o2]
connect_bd_net [get_bd_ports cam_scl] [get_bd_pins cam_config_top_0/cam_scl]
connect_bd_net [get_bd_ports cam_sda] [get_bd_pins cam_config_top_0/cam_xclk]
delete_bd_objs [get_bd_nets cam_config_top_0_cam_xclk]
delete_bd_objs [get_bd_ports cam_sda]
create_bd_port -dir IO cam_sda
connect_bd_net [get_bd_ports cam_sda] [get_bd_pins cam_config_top_0/cam_sda]
save_bd_design
Wrote  : <C:\Users\quark\Desktop\ov5640\mi\CH23_AXI_VDMA_OV5640\Miz_sys\Miz_sys.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/quark/Desktop/ov5640/mi/CH23_AXI_VDMA_OV5640/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
launch_runs synth_1 -jobs 4
clk_domain: system_processing_system7_0_0_FCLK_CLK0, clk_domain_1: system_clk_wiz_1_0_clk_out1, clkDomainValSrc_1: DEFAULT, clk_domain_ctrl: 0
clk_domain: system_processing_system7_0_0_FCLK_CLK0, clk_domain_1: system_clk_wiz_1_1_clk_out1, clkDomainValSrc_1: DEFAULT, clk_domain_ctrl: 0
clk_domain: system_processing_system7_0_0_FCLK_CLK0, clk_domain_1: system_processing_system7_0_0_FCLK_CLK0, clkDomainValSrc_1: PROPAGATED, clk_domain_ctrl: 0
clk_domain: system_processing_system7_0_0_FCLK_CLK0, clk_domain_1: system_processing_system7_0_0_FCLK_CLK0, clkDomainValSrc_1: PROPAGATED, clk_domain_ctrl: 0
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_2 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_2 clk_wiz propagate
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/cam_config_top_0/cam_pclk
/cam_config_top_0/cam_vsync
/cam_config_top_0/cam_href
/cam_config_top_0/cam_data

Wrote  : <C:\Users\quark\Desktop\ov5640\mi\CH23_AXI_VDMA_OV5640\Miz_sys\Miz_sys.srcs\sources_1\bd\system\system.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/quark/Desktop/ov5640/mi/CH23_AXI_VDMA_OV5640/Miz_sys/Miz_sys.srcs/sources_1/bd/system/synth/system.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/quark/Desktop/ov5640/mi/CH23_AXI_VDMA_OV5640/Miz_sys/Miz_sys.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : C:/Users/quark/Desktop/ov5640/mi/CH23_AXI_VDMA_OV5640/Miz_sys/Miz_sys.srcs/sources_1/bd/system/hdl/system_wrapper.v
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block cam_config_top_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/quark/Desktop/ov5640/mi/CH23_AXI_VDMA_OV5640/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/quark/Desktop/ov5640/mi/CH23_AXI_VDMA_OV5640/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/quark/Desktop/ov5640/mi/CH23_AXI_VDMA_OV5640/Miz_sys/Miz_sys.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Users/quark/Desktop/ov5640/mi/CH23_AXI_VDMA_OV5640/Miz_sys/Miz_sys.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Users/quark/Desktop/ov5640/mi/CH23_AXI_VDMA_OV5640/Miz_sys/Miz_sys.srcs/sources_1/bd/system/synth/system.hwdef
[Sat Oct 15 22:19:31 2022] Launched synth_1...
Run output will be captured here: C:/Users/quark/Desktop/ov5640/mi/CH23_AXI_VDMA_OV5640/Miz_sys/Miz_sys.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:57 ; elapsed = 00:01:04 . Memory (MB): peak = 2106.828 ; gain = 41.230
create_bd_port -dir O gpio
delete_bd_objs [get_bd_ports gpio]
create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 gpio_led
connect_bd_intf_net [get_bd_intf_ports gpio_led] [get_bd_intf_pins processing_system7_0/GPIO_0]
save_bd_design
Wrote  : <C:\Users\quark\Desktop\ov5640\mi\CH23_AXI_VDMA_OV5640\Miz_sys\Miz_sys.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/quark/Desktop/ov5640/mi/CH23_AXI_VDMA_OV5640/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
clk_domain: system_processing_system7_0_0_FCLK_CLK0, clk_domain_1: system_processing_system7_0_0_FCLK_CLK0, clkDomainValSrc_1: PROPAGATED, clk_domain_ctrl: 0
clk_domain: system_processing_system7_0_0_FCLK_CLK0, clk_domain_1: system_processing_system7_0_0_FCLK_CLK0, clkDomainValSrc_1: PROPAGATED, clk_domain_ctrl: 0
clk_domain: system_processing_system7_0_0_FCLK_CLK0, clk_domain_1: system_processing_system7_0_0_FCLK_CLK0, clkDomainValSrc_1: PROPAGATED, clk_domain_ctrl: 0
clk_domain: system_processing_system7_0_0_FCLK_CLK0, clk_domain_1: system_processing_system7_0_0_FCLK_CLK0, clkDomainValSrc_1: PROPAGATED, clk_domain_ctrl: 0
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_2 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_2 clk_wiz propagate
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/cam_config_top_0/cam_pclk
/cam_config_top_0/cam_vsync
/cam_config_top_0/cam_href
/cam_config_top_0/cam_data

Wrote  : <C:\Users\quark\Desktop\ov5640\mi\CH23_AXI_VDMA_OV5640\Miz_sys\Miz_sys.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/quark/Desktop/ov5640/mi/CH23_AXI_VDMA_OV5640/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/quark/Desktop/ov5640/mi/CH23_AXI_VDMA_OV5640/Miz_sys/Miz_sys.srcs/sources_1/bd/system/synth/system.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/quark/Desktop/ov5640/mi/CH23_AXI_VDMA_OV5640/Miz_sys/Miz_sys.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : C:/Users/quark/Desktop/ov5640/mi/CH23_AXI_VDMA_OV5640/Miz_sys/Miz_sys.srcs/sources_1/bd/system/hdl/system_wrapper.v
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/quark/Desktop/ov5640/mi/CH23_AXI_VDMA_OV5640/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/quark/Desktop/ov5640/mi/CH23_AXI_VDMA_OV5640/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/quark/Desktop/ov5640/mi/CH23_AXI_VDMA_OV5640/Miz_sys/Miz_sys.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Users/quark/Desktop/ov5640/mi/CH23_AXI_VDMA_OV5640/Miz_sys/Miz_sys.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Users/quark/Desktop/ov5640/mi/CH23_AXI_VDMA_OV5640/Miz_sys/Miz_sys.srcs/sources_1/bd/system/synth/system.hwdef
[Sat Oct 15 22:25:52 2022] Launched synth_1...
Run output will be captured here: C:/Users/quark/Desktop/ov5640/mi/CH23_AXI_VDMA_OV5640/Miz_sys/Miz_sys.runs/synth_1/runme.log
[Sat Oct 15 22:25:52 2022] Launched impl_1...
Run output will be captured here: C:/Users/quark/Desktop/ov5640/mi/CH23_AXI_VDMA_OV5640/Miz_sys/Miz_sys.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 2118.223 ; gain = 11.395
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Oct 15 22:32:25 2022] Launched synth_1...
Run output will be captured here: C:/Users/quark/Desktop/ov5640/mi/CH23_AXI_VDMA_OV5640/Miz_sys/Miz_sys.runs/synth_1/runme.log
[Sat Oct 15 22:32:25 2022] Launched impl_1...
Run output will be captured here: C:/Users/quark/Desktop/ov5640/mi/CH23_AXI_VDMA_OV5640/Miz_sys/Miz_sys.runs/impl_1/runme.log
set_property pfm_name {} [get_files -all {C:/Users/quark/Desktop/ov5640/mi/CH23_AXI_VDMA_OV5640/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd}]
write_hw_platform -fixed -include_bit -force -file C:/Users/quark/Desktop/ov5640/mi/CH23_AXI_VDMA_OV5640/Miz_sys/system_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: C:/Users/quark/Desktop/ov5640/mi/CH23_AXI_VDMA_OV5640/Miz_sys/system_wrapper.xsa ...
INFO: [Hsi 55-2053] elapsed time for repository (C:/softwares/vitis/Vivado/2020.1/data\embeddedsw) loading 1 seconds
INFO: [Vivado 12-4896] Successfully created Hardware Platform: C:/Users/quark/Desktop/ov5640/mi/CH23_AXI_VDMA_OV5640/Miz_sys/system_wrapper.xsa
write_hw_platform: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2897.570 ; gain = 78.004
exit
INFO: [Common 17-206] Exiting Vivado at Sat Oct 15 22:40:01 2022...
