{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1413803837862 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1413803837862 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 20 16:47:17 2014 " "Processing started: Mon Oct 20 16:47:17 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1413803837862 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1413803837862 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lc3b -c lc3b " "Command: quartus_map --read_settings_files=on --write_settings_files=off lc3b -c lc3b" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1413803837862 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1413803838268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lc3b.v 1 1 " "Found 1 design units, including 1 entities, in source file lc3b.v" { { "Info" "ISGN_ENTITY_NAME" "1 lc3b " "Found entity 1: lc3b" {  } { { "lc3b.v" "" { Text "C:/Users/Ashish/Desktop/lc3b/lc3b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413803838315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413803838315 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lc3b " "Elaborating entity \"lc3b\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1413803838362 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "N1 lc3b.v(16) " "Verilog HDL warning at lc3b.v(16): object N1 used but never assigned" {  } { { "lc3b.v" "" { Text "C:/Users/Ashish/Desktop/lc3b/lc3b.v" 16 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1413803838362 "|lc3b"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "Z1 lc3b.v(20) " "Verilog HDL warning at lc3b.v(20): object Z1 used but never assigned" {  } { { "lc3b.v" "" { Text "C:/Users/Ashish/Desktop/lc3b/lc3b.v" 20 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1413803838362 "|lc3b"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "P1 lc3b.v(24) " "Verilog HDL warning at lc3b.v(24): object P1 used but never assigned" {  } { { "lc3b.v" "" { Text "C:/Users/Ashish/Desktop/lc3b/lc3b.v" 24 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1413803838362 "|lc3b"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "N1 0 lc3b.v(16) " "Net \"N1\" at lc3b.v(16) has no driver or initial value, using a default initial value '0'" {  } { { "lc3b.v" "" { Text "C:/Users/Ashish/Desktop/lc3b/lc3b.v" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1413803838362 "|lc3b"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Z1 0 lc3b.v(20) " "Net \"Z1\" at lc3b.v(20) has no driver or initial value, using a default initial value '0'" {  } { { "lc3b.v" "" { Text "C:/Users/Ashish/Desktop/lc3b/lc3b.v" 20 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1413803838362 "|lc3b"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "P1 0 lc3b.v(24) " "Net \"P1\" at lc3b.v(24) has no driver or initial value, using a default initial value '0'" {  } { { "lc3b.v" "" { Text "C:/Users/Ashish/Desktop/lc3b/lc3b.v" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1413803838362 "|lc3b"}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "controlpath.v(214) " "Verilog HDL information at controlpath.v(214): always construct contains both blocking and non-blocking assignments" {  } { { "controlpath.v" "" { Text "C:/Users/Ashish/Desktop/lc3b/controlpath.v" 214 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1413803838362 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "N n controlpath.v(29) " "Verilog HDL Declaration information at controlpath.v(29): object \"N\" differs only in case from object \"n\" in the same scope" {  } { { "controlpath.v" "" { Text "C:/Users/Ashish/Desktop/lc3b/controlpath.v" 29 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1413803838362 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Z z controlpath.v(29) " "Verilog HDL Declaration information at controlpath.v(29): object \"Z\" differs only in case from object \"z\" in the same scope" {  } { { "controlpath.v" "" { Text "C:/Users/Ashish/Desktop/lc3b/controlpath.v" 29 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1413803838362 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "P p controlpath.v(29) " "Verilog HDL Declaration information at controlpath.v(29): object \"P\" differs only in case from object \"p\" in the same scope" {  } { { "controlpath.v" "" { Text "C:/Users/Ashish/Desktop/lc3b/controlpath.v" 29 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1413803838362 ""}
{ "Warning" "WSGN_SEARCH_FILE" "controlpath.v 1 1 " "Using design file controlpath.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 controlpath " "Found entity 1: controlpath" {  } { { "controlpath.v" "" { Text "C:/Users/Ashish/Desktop/lc3b/controlpath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413803838362 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1413803838362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlpath controlpath:C " "Elaborating entity \"controlpath\" for hierarchy \"controlpath:C\"" {  } { { "lc3b.v" "C" { Text "C:/Users/Ashish/Desktop/lc3b/lc3b.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413803838378 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "lshift controlpath.v(39) " "Output port \"lshift\" at controlpath.v(39) has no driver" {  } { { "controlpath.v" "" { Text "C:/Users/Ashish/Desktop/lc3b/controlpath.v" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1413803838378 "|lc3b|controlpath:C"}
{ "Warning" "WSGN_SEARCH_FILE" "datapath.v 1 1 " "Using design file datapath.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.v" "" { Text "C:/Users/Ashish/Desktop/lc3b/datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413803838378 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1413803838378 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "opmuxOut datapath.v(46) " "Verilog HDL Implicit Net warning at datapath.v(46): created implicit net for \"opmuxOut\"" {  } { { "datapath.v" "" { Text "C:/Users/Ashish/Desktop/lc3b/datapath.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413803838378 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "increasedPC datapath.v(57) " "Verilog HDL Implicit Net warning at datapath.v(57): created implicit net for \"increasedPC\"" {  } { { "datapath.v" "" { Text "C:/Users/Ashish/Desktop/lc3b/datapath.v" 57 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413803838378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:D " "Elaborating entity \"datapath\" for hierarchy \"datapath:D\"" {  } { { "lc3b.v" "D" { Text "C:/Users/Ashish/Desktop/lc3b/lc3b.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413803838378 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pc.v 1 1 " "Using design file pc.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.v" "" { Text "C:/Users/Ashish/Desktop/lc3b/pc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413803838393 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1413803838393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc datapath:D\|pc:pc1 " "Elaborating entity \"pc\" for hierarchy \"datapath:D\|pc:pc1\"" {  } { { "datapath.v" "pc1" { Text "C:/Users/Ashish/Desktop/lc3b/datapath.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413803838393 ""}
{ "Warning" "WSGN_SEARCH_FILE" "alu.v 1 1 " "Using design file alu.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/Ashish/Desktop/lc3b/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413803838409 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1413803838409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu datapath:D\|alu:alu1 " "Elaborating entity \"alu\" for hierarchy \"datapath:D\|alu:alu1\"" {  } { { "datapath.v" "alu1" { Text "C:/Users/Ashish/Desktop/lc3b/datapath.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413803838409 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "alu.v(27) " "Verilog HDL warning at alu.v(27): converting signed shift amount to unsigned" {  } { { "alu.v" "" { Text "C:/Users/Ashish/Desktop/lc3b/alu.v" 27 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Quartus II" 0 -1 1413803838409 "|lc3b|datapath:D|alu:alu1"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "alu.v(28) " "Verilog HDL warning at alu.v(28): converting signed shift amount to unsigned" {  } { { "alu.v" "" { Text "C:/Users/Ashish/Desktop/lc3b/alu.v" 28 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Quartus II" 0 -1 1413803838409 "|lc3b|datapath:D|alu:alu1"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "alu.v(29) " "Verilog HDL warning at alu.v(29): converting signed shift amount to unsigned" {  } { { "alu.v" "" { Text "C:/Users/Ashish/Desktop/lc3b/alu.v" 29 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Quartus II" 0 -1 1413803838409 "|lc3b|datapath:D|alu:alu1"}
{ "Warning" "WSGN_SEARCH_FILE" "mar.v 1 1 " "Using design file mar.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mar " "Found entity 1: mar" {  } { { "mar.v" "" { Text "C:/Users/Ashish/Desktop/lc3b/mar.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413803838409 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1413803838409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mar datapath:D\|mar:mar1 " "Elaborating entity \"mar\" for hierarchy \"datapath:D\|mar:mar1\"" {  } { { "datapath.v" "mar1" { Text "C:/Users/Ashish/Desktop/lc3b/datapath.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413803838409 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mdr.v 1 1 " "Using design file mdr.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mdr " "Found entity 1: mdr" {  } { { "mdr.v" "" { Text "C:/Users/Ashish/Desktop/lc3b/mdr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413803838425 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1413803838425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mdr datapath:D\|mdr:mdr1 " "Elaborating entity \"mdr\" for hierarchy \"datapath:D\|mdr:mdr1\"" {  } { { "datapath.v" "mdr1" { Text "C:/Users/Ashish/Desktop/lc3b/datapath.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413803838425 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "load LOAD memory.v(17) " "Verilog HDL Declaration information at memory.v(17): object \"load\" differs only in case from object \"LOAD\" in the same scope" {  } { { "memory.v" "" { Text "C:/Users/Ashish/Desktop/lc3b/memory.v" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1413803838440 ""}
{ "Warning" "WSGN_SEARCH_FILE" "memory.v 1 1 " "Using design file memory.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.v" "" { Text "C:/Users/Ashish/Desktop/lc3b/memory.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413803838440 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1413803838440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory datapath:D\|memory:memory1 " "Elaborating entity \"memory\" for hierarchy \"datapath:D\|memory:memory1\"" {  } { { "datapath.v" "memory1" { Text "C:/Users/Ashish/Desktop/lc3b/datapath.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413803838440 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "q\[510..511\] 0 memory.v(16) " "Net \"q\[510..511\]\" at memory.v(16) has no driver or initial value, using a default initial value '0'" {  } { { "memory.v" "" { Text "C:/Users/Ashish/Desktop/lc3b/memory.v" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1413803838471 "|lc3b|datapath:D|memory:memory1"}
{ "Warning" "WSGN_SEARCH_FILE" "register.v 1 1 " "Using design file register.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.v" "" { Text "C:/Users/Ashish/Desktop/lc3b/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413803838471 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1413803838471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register datapath:D\|memory:memory1\|register:MEMORY\[0\].memEven " "Elaborating entity \"register\" for hierarchy \"datapath:D\|memory:memory1\|register:MEMORY\[0\].memEven\"" {  } { { "memory.v" "MEMORY\[0\].memEven" { Text "C:/Users/Ashish/Desktop/lc3b/memory.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413803838487 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "load LOAD registerfile.v(11) " "Verilog HDL Declaration information at registerfile.v(11): object \"load\" differs only in case from object \"LOAD\" in the same scope" {  } { { "registerfile.v" "" { Text "C:/Users/Ashish/Desktop/lc3b/registerfile.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1413803838690 ""}
{ "Warning" "WSGN_SEARCH_FILE" "registerfile.v 1 1 " "Using design file registerfile.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 registerFile " "Found entity 1: registerFile" {  } { { "registerfile.v" "" { Text "C:/Users/Ashish/Desktop/lc3b/registerfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413803838690 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1413803838690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerFile datapath:D\|registerFile:registerFile1 " "Elaborating entity \"registerFile\" for hierarchy \"datapath:D\|registerFile:registerFile1\"" {  } { { "datapath.v" "registerFile1" { Text "C:/Users/Ashish/Desktop/lc3b/datapath.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413803838706 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ir.v 1 1 " "Using design file ir.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ir " "Found entity 1: ir" {  } { { "ir.v" "" { Text "C:/Users/Ashish/Desktop/lc3b/ir.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413803838706 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1413803838706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ir datapath:D\|ir:ir1 " "Elaborating entity \"ir\" for hierarchy \"datapath:D\|ir:ir1\"" {  } { { "datapath.v" "ir1" { Text "C:/Users/Ashish/Desktop/lc3b/datapath.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413803838706 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cc.v 1 1 " "Using design file cc.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cc " "Found entity 1: cc" {  } { { "cc.v" "" { Text "C:/Users/Ashish/Desktop/lc3b/cc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413803838721 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1413803838721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cc datapath:D\|cc:cc1 " "Elaborating entity \"cc\" for hierarchy \"datapath:D\|cc:cc1\"" {  } { { "datapath.v" "cc1" { Text "C:/Users/Ashish/Desktop/lc3b/datapath.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413803838721 ""}
{ "Warning" "WSGN_SEARCH_FILE" "srmux.v 1 1 " "Using design file srmux.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 srMux " "Found entity 1: srMux" {  } { { "srmux.v" "" { Text "C:/Users/Ashish/Desktop/lc3b/srmux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413803838737 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1413803838737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "srMux datapath:D\|srMux:srMux1 " "Elaborating entity \"srMux\" for hierarchy \"datapath:D\|srMux:srMux1\"" {  } { { "datapath.v" "srMux1" { Text "C:/Users/Ashish/Desktop/lc3b/datapath.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413803838737 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mdrmux.v 1 1 " "Using design file mdrmux.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mdrMux " "Found entity 1: mdrMux" {  } { { "mdrmux.v" "" { Text "C:/Users/Ashish/Desktop/lc3b/mdrmux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413803838737 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1413803838737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mdrMux datapath:D\|mdrMux:mdrMux1 " "Elaborating entity \"mdrMux\" for hierarchy \"datapath:D\|mdrMux:mdrMux1\"" {  } { { "datapath.v" "mdrMux1" { Text "C:/Users/Ashish/Desktop/lc3b/datapath.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413803838737 ""}
{ "Warning" "WSGN_SEARCH_FILE" "marmux.v 1 1 " "Using design file marmux.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 marMux " "Found entity 1: marMux" {  } { { "marmux.v" "" { Text "C:/Users/Ashish/Desktop/lc3b/marmux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413803838753 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1413803838753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "marMux datapath:D\|marMux:marMux1 " "Elaborating entity \"marMux\" for hierarchy \"datapath:D\|marMux:marMux1\"" {  } { { "datapath.v" "marMux1" { Text "C:/Users/Ashish/Desktop/lc3b/datapath.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413803838753 ""}
{ "Warning" "WSGN_SEARCH_FILE" "muxpc.v 1 1 " "Using design file muxpc.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 muxPC " "Found entity 1: muxPC" {  } { { "muxpc.v" "" { Text "C:/Users/Ashish/Desktop/lc3b/muxpc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413803838753 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1413803838753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxPC datapath:D\|muxPC:muxPC1 " "Elaborating entity \"muxPC\" for hierarchy \"datapath:D\|muxPC:muxPC1\"" {  } { { "datapath.v" "muxPC1" { Text "C:/Users/Ashish/Desktop/lc3b/datapath.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413803838753 ""}
{ "Warning" "WSGN_SEARCH_FILE" "opmux.v 1 1 " "Using design file opmux.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 opMux " "Found entity 1: opMux" {  } { { "opmux.v" "" { Text "C:/Users/Ashish/Desktop/lc3b/opmux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413803838768 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1413803838768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "opMux datapath:D\|opMux:opMux1 " "Elaborating entity \"opMux\" for hierarchy \"datapath:D\|opMux:opMux1\"" {  } { { "datapath.v" "opMux1" { Text "C:/Users/Ashish/Desktop/lc3b/datapath.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413803838768 ""}
{ "Warning" "WSGN_SEARCH_FILE" "drmux.v 1 1 " "Using design file drmux.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 drMux " "Found entity 1: drMux" {  } { { "drmux.v" "" { Text "C:/Users/Ashish/Desktop/lc3b/drmux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413803838784 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1413803838784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "drMux datapath:D\|drMux:drMux1 " "Elaborating entity \"drMux\" for hierarchy \"datapath:D\|drMux:drMux1\"" {  } { { "datapath.v" "drMux1" { Text "C:/Users/Ashish/Desktop/lc3b/datapath.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413803838784 ""}
{ "Warning" "WSGN_SEARCH_FILE" "adjmux.v 1 1 " "Using design file adjmux.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 adjMux " "Found entity 1: adjMux" {  } { { "adjmux.v" "" { Text "C:/Users/Ashish/Desktop/lc3b/adjmux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413803838784 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1413803838784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adjMux datapath:D\|adjMux:adjMux1 " "Elaborating entity \"adjMux\" for hierarchy \"datapath:D\|adjMux:adjMux1\"" {  } { { "datapath.v" "adjMux1" { Text "C:/Users/Ashish/Desktop/lc3b/datapath.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413803838784 ""}
{ "Warning" "WSGN_SEARCH_FILE" "regmux.v 1 1 " "Using design file regmux.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 regMux " "Found entity 1: regMux" {  } { { "regmux.v" "" { Text "C:/Users/Ashish/Desktop/lc3b/regmux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413803838800 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1413803838800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regMux datapath:D\|regMux:regMux1 " "Elaborating entity \"regMux\" for hierarchy \"datapath:D\|regMux:regMux1\"" {  } { { "datapath.v" "regMux1" { Text "C:/Users/Ashish/Desktop/lc3b/datapath.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413803838800 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pcadder.v 1 1 " "Using design file pcadder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 pcadder " "Found entity 1: pcadder" {  } { { "pcadder.v" "" { Text "C:/Users/Ashish/Desktop/lc3b/pcadder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413803838815 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1413803838815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcadder datapath:D\|pcadder:pcadder1 " "Elaborating entity \"pcadder\" for hierarchy \"datapath:D\|pcadder:pcadder1\"" {  } { { "datapath.v" "pcadder1" { Text "C:/Users/Ashish/Desktop/lc3b/datapath.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413803838815 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pcincrement.v 1 1 " "Using design file pcincrement.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 pcIncrement " "Found entity 1: pcIncrement" {  } { { "pcincrement.v" "" { Text "C:/Users/Ashish/Desktop/lc3b/pcincrement.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413803838815 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1413803838815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcIncrement datapath:D\|pcIncrement:pcIncrement1 " "Elaborating entity \"pcIncrement\" for hierarchy \"datapath:D\|pcIncrement:pcIncrement1\"" {  } { { "datapath.v" "pcIncrement1" { Text "C:/Users/Ashish/Desktop/lc3b/datapath.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413803838815 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 pcincrement.v(4) " "Verilog HDL assignment warning at pcincrement.v(4): truncated value with size 32 to match size of target (16)" {  } { { "pcincrement.v" "" { Text "C:/Users/Ashish/Desktop/lc3b/pcincrement.v" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1413803838815 "|lc3b|datapath:D|pcIncrement:pcIncrement1"}
{ "Warning" "WSGN_SEARCH_FILE" "gencc.v 1 1 " "Using design file gencc.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 genCC " "Found entity 1: genCC" {  } { { "gencc.v" "" { Text "C:/Users/Ashish/Desktop/lc3b/gencc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413803838831 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1413803838831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "genCC datapath:D\|genCC:genCC1 " "Elaborating entity \"genCC\" for hierarchy \"datapath:D\|genCC:genCC1\"" {  } { { "datapath.v" "genCC1" { Text "C:/Users/Ashish/Desktop/lc3b/datapath.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413803838831 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "523 " "523 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1413803840800 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Ashish/Desktop/lc3b/output_files/lc3b.map.smsg " "Generated suppressed messages file C:/Users/Ashish/Desktop/lc3b/output_files/lc3b.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1413803840862 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1413803841128 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413803841128 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "lc3b.v" "" { Text "C:/Users/Ashish/Desktop/lc3b/lc3b.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413803841175 "|lc3b|clock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset1 " "No output dependent on input pin \"reset1\"" {  } { { "lc3b.v" "" { Text "C:/Users/Ashish/Desktop/lc3b/lc3b.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413803841175 "|lc3b|reset1"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1413803841175 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1413803841175 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1413803841175 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1413803841175 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 41 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "628 " "Peak virtual memory: 628 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1413803841268 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 20 16:47:21 2014 " "Processing ended: Mon Oct 20 16:47:21 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1413803841268 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1413803841268 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1413803841268 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1413803841268 ""}
