address;name;access;dtype;type;min_value;max_value0;Icav_loops;read_diag;float;mv;;1;Qcav_loops;read_diag;float;mv;;2;Icontrol;read_diag;float;mv;;3;Qcontrol;read_diag;float;mv;;4;IControl 1;read_diag;float;mv;;5;QControl 1;read_diag;float;mv;;6;IControl 2;read_diag;float;mv;;7;QControl 2;read_diag;float;mv;;8;Ierror;read_diag;float;mv;;9;Qerror;read_diag;float;mv;;10;IErrorAccum;read_diag;float;mv;;11;QErrorAccum;read_diag;float;mv;;12;Iref;read_diag;float;mv;;13;Qref;read_diag;float;mv;;14;I Fw Cav_loops;read_diag;float;mv;;15;Q Fw Cav_loops;read_diag;float;mv;;16;I Fw Tet1_loops;read_diag;float;mv;;17;Q Fw Tet1_loops;read_diag;float;mv;;18;I Fw Tet2_loops;read_diag;float;mv;;19;Q Fw Tet2_loops;read_diag;float;mv;;20;I Fw Circ In_loops;read_diag;float;mv;;21;Q Fw Circ In_loops;read_diag;float;mv;;22;IMO;read_diag;float;mv;;23;QMO;read_diag;float;mv;;24;ISpare1;read_diag;float;mv;;25;QSpare1;read_diag;float;mv;;26;ISpare2;read_diag;float;mv;;27;QSpare2;read_diag;float;mv;;28;I Mux Cav;read_diag;float;mv;;29;Q Mux Cav;read_diag;float;mv;;30;I Mux Fw Cav;read_diag;float;mv;;31;Q Mux Fw Cav;read_diag;float;mv;;32;I Mux Fw Tet1;read_diag;float;mv;;33;Q Mux Fw Tet1;read_diag;float;mv;;34;I Mux Fw Tet2;read_diag;float;mv;;35;Q Mux Fw Tet2;read_diag;float;mv;;36;I Mux Fw Circ In;read_diag;float;mv;;37;Q Mux Fw Circ In;read_diag;float;mv;;38;Amp Cav;read_diag;float;mv;;39;Amp Fw;read_diag;float;mv;;40;Ang Cav Fw;read_diag;float;angle;;41;Ang Cav L;read_diag;float;angle;;42;Ang Fw L;read_diag;float;angle;;43;Vaccum1;read_diag;float;bool;;44;Vaccum2;read_diag;float;bool;;50;VCXO_Powered;read_diag;float;bool;;51;VCXO_Ref;read_diag;float;bool;;52;VCXO_Locked;read_diag;float;bool;;53;VCXO Cable disconnected;read_diag;float;bool;;299;tuning On;read_diag;float;bool;;300;Tuning On Fw Min Tuning Enable latch;read_diag;float;bool;;301;Freq Up;read_diag;float;bool;;302;Manual Tuning On;read_diag;float;bool;;303;Manual Tuning Freq Up;read_diag;float;bool;;400;EPS_ITCK_Delay;read_diag;float;bool;;401;FIM_ITCK_Delay;read_diag;float;bool;;402;FDL_trig_HW_input;read_diag;float;bool;;403;FDL_trig_SW_input;read_diag;float;bool;;