/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [2:0] _02_;
  reg [31:0] _03_;
  reg [11:0] _04_;
  wire [23:0] celloutsig_0_0z;
  wire [14:0] celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [6:0] celloutsig_0_14z;
  wire [8:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [2:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [15:0] celloutsig_0_21z;
  wire [3:0] celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire [8:0] celloutsig_0_29z;
  wire [9:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_38z;
  wire [13:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_54z;
  wire [5:0] celloutsig_0_59z;
  wire [8:0] celloutsig_0_5z;
  wire [4:0] celloutsig_0_60z;
  wire celloutsig_0_6z;
  wire [7:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [10:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [19:0] celloutsig_1_12z;
  wire [16:0] celloutsig_1_13z;
  wire [2:0] celloutsig_1_14z;
  wire [8:0] celloutsig_1_18z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [6:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [15:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [9:0] celloutsig_1_7z;
  wire [4:0] celloutsig_1_8z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_1z = ~(celloutsig_1_0z[9] & celloutsig_1_0z[7]);
  assign celloutsig_0_8z = ~(_01_ & celloutsig_0_6z);
  assign celloutsig_0_35z = celloutsig_0_6z | ~(celloutsig_0_3z[2]);
  assign celloutsig_0_54z = ~(celloutsig_0_6z ^ celloutsig_0_12z);
  assign celloutsig_0_25z = ~(celloutsig_0_21z[11] ^ celloutsig_0_0z[5]);
  always_ff @(negedge clkin_data[96], posedge clkin_data[128])
    if (clkin_data[128]) _03_ <= 32'd0;
    else _03_ <= in_data[187:156];
  reg [8:0] _11_;
  always_ff @(posedge clkin_data[64], posedge clkin_data[128])
    if (clkin_data[128]) _11_ <= 9'h000;
    else _11_ <= { celloutsig_1_18z[7:2], celloutsig_1_14z };
  assign out_data[104:96] = _11_;
  always_ff @(posedge clkin_data[32], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _04_ <= 12'h000;
    else _04_ <= celloutsig_0_3z[12:1];
  reg [2:0] _13_;
  always_ff @(negedge clkin_data[32], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _13_ <= 3'h0;
    else _13_ <= { celloutsig_0_0z[12], celloutsig_0_1z, celloutsig_0_1z };
  assign { _02_[2], _00_, _01_ } = _13_;
  assign celloutsig_0_59z = celloutsig_0_14z[6:1] & { celloutsig_0_3z[4:0], celloutsig_0_1z };
  assign celloutsig_0_60z = { celloutsig_0_34z[2:0], celloutsig_0_25z, celloutsig_0_38z } & { celloutsig_0_19z, celloutsig_0_35z, celloutsig_0_54z };
  assign celloutsig_1_5z = { celloutsig_1_0z[8:5], celloutsig_1_0z, celloutsig_1_4z } & { celloutsig_1_3z[1:0], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_0_21z = { celloutsig_0_19z[1], _04_, celloutsig_0_19z } & { celloutsig_0_14z[5:0], celloutsig_0_6z, celloutsig_0_12z, celloutsig_0_14z, celloutsig_0_16z };
  assign celloutsig_1_4z = in_data[175:159] == in_data[137:121];
  assign celloutsig_1_6z = { celloutsig_1_3z[6:3], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_4z } == in_data[112:106];
  assign celloutsig_1_11z = celloutsig_1_0z[10:2] == celloutsig_1_0z[8:0];
  assign celloutsig_0_1z = celloutsig_0_0z[10:4] == celloutsig_0_0z[14:8];
  assign celloutsig_0_12z = celloutsig_0_3z[7:5] >= celloutsig_0_0z[10:8];
  assign celloutsig_0_6z = { celloutsig_0_5z[3], _02_[2], _00_, _01_ } > { celloutsig_0_3z[11:9], celloutsig_0_4z };
  assign celloutsig_0_16z = { celloutsig_0_10z[11:10], celloutsig_0_10z[10], celloutsig_0_10z[11], celloutsig_0_10z[7:6] } > { in_data[40:37], celloutsig_0_6z, celloutsig_0_13z };
  assign celloutsig_1_10z = ! { celloutsig_1_8z[4:3], celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_1z };
  assign celloutsig_0_13z = ! { celloutsig_0_5z[4:0], celloutsig_0_6z };
  assign celloutsig_1_0z = in_data[130:120] % { 1'h1, in_data[141:132] };
  assign celloutsig_0_15z = { celloutsig_0_5z[6:2], celloutsig_0_8z, _02_[2], _00_, _01_ } % { 1'h1, celloutsig_0_10z[11], celloutsig_0_14z };
  assign celloutsig_1_3z = celloutsig_1_1z ? celloutsig_1_0z[10:4] : in_data[151:145];
  assign celloutsig_1_8z = celloutsig_1_6z ? celloutsig_1_0z[7:3] : { celloutsig_1_5z[10:7], celloutsig_1_2z };
  assign { celloutsig_1_13z[9:6], celloutsig_1_13z[0] } = _03_[1] ? { celloutsig_1_12z[4:1], celloutsig_1_4z } : { celloutsig_1_10z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_11z, celloutsig_1_6z };
  assign celloutsig_0_14z = celloutsig_0_7z[6] ? celloutsig_0_3z[6:0] : { 1'h0, celloutsig_0_7z[5:0] };
  assign celloutsig_0_23z = celloutsig_0_14z[1] ? { _04_[2:1], celloutsig_0_12z, celloutsig_0_4z } : { celloutsig_0_21z[14], celloutsig_0_19z };
  assign celloutsig_0_3z = ~ celloutsig_0_0z[14:1];
  assign celloutsig_1_12z = { celloutsig_1_3z[6:5], celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_11z } | { _03_[15:5], celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_11z };
  assign celloutsig_0_4z = & { _00_, _01_, celloutsig_0_3z[11:3], _02_[2] };
  assign celloutsig_1_2z = | { celloutsig_1_1z, celloutsig_1_0z[7:2] };
  assign celloutsig_0_38z = ~^ { celloutsig_0_10z[11:10], celloutsig_0_10z[10], celloutsig_0_10z[11] };
  assign celloutsig_0_34z = { celloutsig_0_21z[10:2], celloutsig_0_4z } >> { celloutsig_0_23z[0], celloutsig_0_29z };
  assign celloutsig_0_19z = celloutsig_0_3z[3:1] >> celloutsig_0_3z[8:6];
  assign celloutsig_1_14z = { celloutsig_1_0z[1:0], celloutsig_1_6z } << { celloutsig_1_12z[6:5], celloutsig_1_13z[9] };
  assign celloutsig_0_7z = celloutsig_0_5z[7:0] <<< { celloutsig_0_5z[5:3], celloutsig_0_1z, celloutsig_0_1z, _02_[2], _00_, _01_ };
  assign celloutsig_1_7z = { celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_4z } ~^ { celloutsig_1_0z[9:1], celloutsig_1_2z };
  assign celloutsig_1_18z = { celloutsig_1_7z[5:2], celloutsig_1_8z } ~^ { celloutsig_1_5z[11:4], celloutsig_1_6z };
  assign celloutsig_0_0z = in_data[29:6] ^ in_data[63:40];
  assign celloutsig_0_5z = { celloutsig_0_3z[5:0], _02_[2], _00_, _01_ } ^ in_data[53:45];
  assign celloutsig_0_29z = { celloutsig_0_15z[8:2], celloutsig_0_12z, celloutsig_0_12z } ^ celloutsig_0_0z[11:3];
  assign { celloutsig_0_10z[7:0], celloutsig_0_10z[10], celloutsig_0_10z[14:11] } = ~ { celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_5z[7:5], celloutsig_0_1z };
  assign _02_[1:0] = { _00_, _01_ };
  assign celloutsig_0_10z[9:8] = { celloutsig_0_10z[10], celloutsig_0_10z[11] };
  assign { celloutsig_1_13z[16:10], celloutsig_1_13z[5:1] } = { celloutsig_1_12z[11:5], celloutsig_1_8z };
  assign { out_data[136:128], out_data[37:32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_0_59z, celloutsig_0_60z };
endmodule
