
*** Running vivado
    with args -log DDU.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source DDU.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source DDU.tcl -notrace
Command: synth_design -top DDU -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 45212 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 468.031 ; gain = 100.781
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'DDU' [D:/Xilinx/hw/lab6/CPU/DDU.v:23]
	Parameter length bound to: 50 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_1' [D:/Xilinx/hw/lab6/CPU/CPU.runs/synth_1/.Xil/Vivado-49272-LAPTOP-3J2V42RO/realtime/clk_wiz_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_1' (1#1) [D:/Xilinx/hw/lab6/CPU/CPU.runs/synth_1/.Xil/Vivado-49272-LAPTOP-3J2V42RO/realtime/clk_wiz_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'frequency' [D:/Xilinx/hw/lab6/CPU/DDU.v:284]
INFO: [Synth 8-6155] done synthesizing module 'frequency' (2#1) [D:/Xilinx/hw/lab6/CPU/DDU.v:284]
INFO: [Synth 8-6157] synthesizing module 'CPU' [D:/Xilinx/hw/lab6/CPU/CPU.v:23]
	Parameter NUM bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Control' [D:/Xilinx/hw/lab6/CPU/Control.v:23]
	Parameter start bound to: 4'b1111 
	Parameter s0 bound to: 4'b0000 
	Parameter s1 bound to: 4'b0001 
	Parameter s2 bound to: 4'b0010 
	Parameter s3 bound to: 4'b0011 
	Parameter s4 bound to: 4'b0100 
	Parameter s5 bound to: 4'b0101 
	Parameter s6 bound to: 4'b0110 
	Parameter s7 bound to: 4'b0111 
	Parameter s8 bound to: 4'b1000 
	Parameter s9 bound to: 4'b1001 
	Parameter s10 bound to: 4'b1010 
	Parameter s11 bound to: 4'b1011 
	Parameter s12 bound to: 4'b1100 
	Parameter s13 bound to: 4'b1101 
	Parameter s14 bound to: 4'b1110 
	Parameter LW bound to: 6'b100011 
	Parameter SW bound to: 6'b101011 
	Parameter R_type bound to: 6'b000000 
	Parameter BEQ bound to: 6'b000100 
	Parameter J bound to: 6'b000010 
	Parameter BNE bound to: 6'b000101 
	Parameter ADDI bound to: 6'b001000 
	Parameter ANDI bound to: 6'b001100 
	Parameter ORI bound to: 6'b001101 
	Parameter XORI bound to: 6'b001110 
	Parameter SLTI bound to: 6'b001010 
	Parameter IOLW bound to: 6'b111111 
INFO: [Synth 8-226] default block is never used [D:/Xilinx/hw/lab6/CPU/Control.v:70]
INFO: [Synth 8-6155] done synthesizing module 'Control' (3#1) [D:/Xilinx/hw/lab6/CPU/Control.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU_control' [D:/Xilinx/hw/lab6/CPU/ALU_control.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU_control' (4#1) [D:/Xilinx/hw/lab6/CPU/ALU_control.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/Xilinx/hw/lab6/CPU/ALU.v:23]
	Parameter ADD bound to: 4'b0010 
	Parameter SUB bound to: 4'b0110 
	Parameter AND bound to: 4'b0000 
	Parameter OR bound to: 4'b0001 
	Parameter XOR bound to: 4'b1110 
	Parameter NOR bound to: 4'b1111 
	Parameter SLT bound to: 4'b0111 
INFO: [Synth 8-6155] done synthesizing module 'ALU' (5#1) [D:/Xilinx/hw/lab6/CPU/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'dist_mem_gen_0' [D:/Xilinx/hw/lab6/CPU/CPU.runs/synth_1/.Xil/Vivado-49272-LAPTOP-3J2V42RO/realtime/dist_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dist_mem_gen_0' (6#1) [D:/Xilinx/hw/lab6/CPU/CPU.runs/synth_1/.Xil/Vivado-49272-LAPTOP-3J2V42RO/realtime/dist_mem_gen_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Registers' [D:/Xilinx/hw/lab6/CPU/Registers.v:23]
	Parameter RF_DATA_WIDTH bound to: 32 - type: integer 
	Parameter RF_ADDER_WIDTH bound to: 5 - type: integer 
	Parameter NUM bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Registers' (7#1) [D:/Xilinx/hw/lab6/CPU/Registers.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CPU' (8#1) [D:/Xilinx/hw/lab6/CPU/CPU.v:23]
INFO: [Synth 8-6157] synthesizing module 'display' [D:/Xilinx/hw/lab6/CPU/DDU.v:209]
	Parameter length bound to: 30 - type: integer 
	Parameter Y bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BCD7' [D:/Xilinx/hw/lab6/CPU/DDU.v:236]
INFO: [Synth 8-6155] done synthesizing module 'BCD7' (9#1) [D:/Xilinx/hw/lab6/CPU/DDU.v:236]
INFO: [Synth 8-6157] synthesizing module 'vga' [D:/Xilinx/hw/lab6/CPU/DDU.v:265]
	Parameter size bound to: 25 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga' (10#1) [D:/Xilinx/hw/lab6/CPU/DDU.v:265]
INFO: [Synth 8-6155] done synthesizing module 'display' (11#1) [D:/Xilinx/hw/lab6/CPU/DDU.v:209]
INFO: [Synth 8-6157] synthesizing module 'display__parameterized0' [D:/Xilinx/hw/lab6/CPU/DDU.v:209]
	Parameter length bound to: 30 - type: integer 
	Parameter Y bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'display__parameterized0' (11#1) [D:/Xilinx/hw/lab6/CPU/DDU.v:209]
INFO: [Synth 8-6157] synthesizing module 'display__parameterized1' [D:/Xilinx/hw/lab6/CPU/DDU.v:209]
	Parameter length bound to: 30 - type: integer 
	Parameter Y bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'display__parameterized1' (11#1) [D:/Xilinx/hw/lab6/CPU/DDU.v:209]
INFO: [Synth 8-6157] synthesizing module 'display__parameterized2' [D:/Xilinx/hw/lab6/CPU/DDU.v:209]
	Parameter length bound to: 30 - type: integer 
	Parameter Y bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'display__parameterized2' (11#1) [D:/Xilinx/hw/lab6/CPU/DDU.v:209]
INFO: [Synth 8-6157] synthesizing module 'display__parameterized3' [D:/Xilinx/hw/lab6/CPU/DDU.v:209]
	Parameter length bound to: 30 - type: integer 
	Parameter Y bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'display__parameterized3' (11#1) [D:/Xilinx/hw/lab6/CPU/DDU.v:209]
INFO: [Synth 8-6157] synthesizing module 'display__parameterized4' [D:/Xilinx/hw/lab6/CPU/DDU.v:209]
	Parameter length bound to: 30 - type: integer 
	Parameter Y bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'display__parameterized4' (11#1) [D:/Xilinx/hw/lab6/CPU/DDU.v:209]
INFO: [Synth 8-6157] synthesizing module 'display__parameterized5' [D:/Xilinx/hw/lab6/CPU/DDU.v:209]
	Parameter length bound to: 30 - type: integer 
	Parameter Y bound to: 13 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'display__parameterized5' (11#1) [D:/Xilinx/hw/lab6/CPU/DDU.v:209]
INFO: [Synth 8-6157] synthesizing module 'display__parameterized6' [D:/Xilinx/hw/lab6/CPU/DDU.v:209]
	Parameter length bound to: 30 - type: integer 
	Parameter Y bound to: 15 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'display__parameterized6' (11#1) [D:/Xilinx/hw/lab6/CPU/DDU.v:209]
WARNING: [Synth 8-5788] Register inc1_reg in module DDU is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Xilinx/hw/lab6/CPU/DDU.v:164]
WARNING: [Synth 8-5788] Register dec1_reg in module DDU is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Xilinx/hw/lab6/CPU/DDU.v:171]
WARNING: [Synth 8-5788] Register step1_reg in module DDU is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Xilinx/hw/lab6/CPU/DDU.v:196]
INFO: [Synth 8-6155] done synthesizing module 'DDU' (12#1) [D:/Xilinx/hw/lab6/CPU/DDU.v:23]
WARNING: [Synth 8-3331] design DDU has unconnected port select
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 524.176 ; gain = 156.926
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 524.176 ; gain = 156.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 524.176 ; gain = 156.926
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Xilinx/hw/lab6/CPU/CPU.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0/dist_mem_gen_0_in_context.xdc] for cell 'top/U8'
Finished Parsing XDC File [d:/Xilinx/hw/lab6/CPU/CPU.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0/dist_mem_gen_0_in_context.xdc] for cell 'top/U8'
Parsing XDC File [d:/Xilinx/hw/lab6/CPU/CPU.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1/clk_wiz_1_in_context.xdc] for cell 'DUT1'
Finished Parsing XDC File [d:/Xilinx/hw/lab6/CPU/CPU.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1/clk_wiz_1_in_context.xdc] for cell 'DUT1'
Parsing XDC File [D:/Xilinx/hw/lab6/CPU/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [D:/Xilinx/hw/lab6/CPU/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Xilinx/hw/lab6/CPU/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DDU_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DDU_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 888.219 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 888.219 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 888.219 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 888.219 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 888.219 ; gain = 520.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 888.219 ; gain = 520.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk100M. (constraint file  d:/Xilinx/hw/lab6/CPU/CPU.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1/clk_wiz_1_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk100M. (constraint file  d:/Xilinx/hw/lab6/CPU/CPU.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1/clk_wiz_1_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for top/U8. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DUT1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 888.219 ; gain = 520.969
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "pulse" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "ALU_input_s" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "ALU_input_s" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Xilinx/hw/lab6/CPU/DDU.v:171]
INFO: [Synth 8-802] inferred FSM for state register 'an_reg' in module 'DDU'
INFO: [Synth 8-5546] ROM "seg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "an" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'IO_reg' [D:/Xilinx/hw/lab6/CPU/Control.v:86]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 888.219 ; gain = 520.969
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 65    
	   2 Input     10 Bit       Adders := 129   
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 7     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 6     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 6     
	   2 Input     10 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
	  17 Input      7 Bit        Muxes := 72    
	   9 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	  13 Input      3 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
	  16 Input      1 Bit        Muxes := 12    
	   9 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module DDU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   9 Input      8 Bit        Muxes := 1     
	   9 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   9 Input      1 Bit        Muxes := 1     
Module frequency 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Control 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   8 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	  13 Input      3 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 3     
	  16 Input      1 Bit        Muxes := 12    
Module ALU_control 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
Module Registers 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 7     
Module CPU 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 6     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 6     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
Module BCD7 
Detailed RTL Component Info : 
+---Muxes : 
	  17 Input      7 Bit        Muxes := 1     
Module vga 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "an" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "frequency/pulse" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design DDU has unconnected port select
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 888.219 ; gain = 520.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+----------------------+-----------+----------------------+---------------+
|Module Name | RTL Object           | Inference | Size (Depth x Width) | Primitives    | 
+------------+----------------------+-----------+----------------------+---------------+
|DDU         | top/U10/register_reg | Implied   | 32 x 32              | RAM32M x 60   | 
+------------+----------------------+-----------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'DUT1/clk_out1' to pin 'DUT1/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 888.219 ; gain = 520.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 959.055 ; gain = 591.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+------------+----------------------+-----------+----------------------+---------------+
|Module Name | RTL Object           | Inference | Size (Depth x Width) | Primitives    | 
+------------+----------------------+-----------+----------------------+---------------+
|DDU         | top/U10/register_reg | Implied   | 32 x 32              | RAM32M x 60   | 
+------------+----------------------+-----------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 1003.617 ; gain = 636.367
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop vga_HS_reg is being inverted and renamed to vga_HS_reg_inv.
INFO: [Synth 8-5365] Flop vga_VS_reg is being inverted and renamed to vga_VS_reg_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:51 ; elapsed = 00:00:54 . Memory (MB): peak = 1003.617 ; gain = 636.367
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:51 ; elapsed = 00:00:54 . Memory (MB): peak = 1003.617 ; gain = 636.367
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 1003.617 ; gain = 636.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 1003.617 ; gain = 636.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 1003.617 ; gain = 636.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 1003.617 ; gain = 636.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |clk_wiz_1      |         1|
|2     |dist_mem_gen_0 |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |clk_wiz_1      |     1|
|2     |dist_mem_gen_0 |     1|
|3     |BUFG           |     1|
|4     |CARRY4         |   988|
|5     |LUT1           |   474|
|6     |LUT2           |  2530|
|7     |LUT3           |   995|
|8     |LUT4           |   137|
|9     |LUT5           |   172|
|10    |LUT6           |   867|
|11    |RAM32M         |    60|
|12    |FDCE           |   169|
|13    |FDPE           |     4|
|14    |FDRE           |   138|
|15    |FDSE           |     4|
|16    |LD             |     1|
|17    |IBUF           |    21|
|18    |OBUF           |    45|
+------+---------------+------+

Report Instance Areas: 
+------+------------+------------------------+------+
|      |Instance    |Module                  |Cells |
+------+------------+------------------------+------+
|1     |top         |                        |  6671|
|2     |  frequency |frequency               |    38|
|3     |  display0  |display                 |     5|
|4     |    b00     |vga_6                   |     5|
|5     |  display1  |display__parameterized0 |     5|
|6     |    b00     |vga_5                   |     5|
|7     |  display2  |display__parameterized1 |     5|
|8     |    b00     |vga_4                   |     5|
|9     |  display3  |display__parameterized2 |     5|
|10    |    b00     |vga_3                   |     5|
|11    |  display4  |display__parameterized3 |     5|
|12    |    b00     |vga_2                   |     5|
|13    |  display5  |display__parameterized4 |     5|
|14    |    b00     |vga_1                   |     5|
|15    |  display6  |display__parameterized5 |     5|
|16    |    b00     |vga_0                   |     5|
|17    |  display7  |display__parameterized6 |     5|
|18    |    b00     |vga                     |     5|
|19    |  top       |CPU                     |  1525|
|20    |    U1      |Control                 |   493|
|21    |    U10     |Registers               |   637|
|22    |    U2      |ALU                     |    39|
+------+------------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 1003.617 ; gain = 636.367
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:43 ; elapsed = 00:00:47 . Memory (MB): peak = 1003.617 ; gain = 272.324
Synthesis Optimization Complete : Time (s): cpu = 00:00:52 ; elapsed = 00:00:55 . Memory (MB): peak = 1003.617 ; gain = 636.367
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1049 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1003.617 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 61 instances were transformed.
  LD => LDCE: 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 60 instances

INFO: [Common 17-83] Releasing license: Synthesis
64 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 1003.617 ; gain = 647.832
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1003.617 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Xilinx/hw/lab6/CPU/CPU.runs/synth_1/DDU.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file DDU_utilization_synth.rpt -pb DDU_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu May 30 19:40:38 2019...
