Netlist file: reports/fpga/EPFL/sa/net/ctrl_k6_3.net Architecture file: arch/k6-n1.xml
Array size: 8 x 8 logic blocks 
#block name	X	Y	subblk	block_number

#----------	--	--	------	------------
out_0:7	5	0	0	#0
out_0:9	5	0	0	#0
out_0:22	5	0	0	#0
out_0:24	5	0	0	#0
out_1:7	7	9	0	#1
out_1:9	7	9	0	#1
out_1:18	7	9	0	#1
out_1:22	7	9	0	#1
out_1:32	7	9	0	#1
out_2:14	0	4	0	#2
out_2:18	0	4	0	#2
3	6	6	0	#3
out_4:7	4	0	0	#4
out_4:18	4	0	0	#4
out_4:22	4	0	0	#4
out_4:24	4	0	0	#4
out_5:7	5	9	0	#5
out_5:9	5	9	0	#5
out_5:18	5	9	0	#5
out_5:22	5	9	0	#5
out_6:3	9	1	0	#6
out_6:9	9	1	0	#6
out_6:18	9	1	0	#6
out_6:24	9	1	0	#6
7	6	9	0	#7
out_8:7	2	9	0	#8
out_8:9	2	9	0	#8
out_8:18	2	9	0	#8
out_8:22	2	9	0	#8
9	9	6	0	#9
out_10:7	0	5	0	#10
out_10:9	0	5	0	#10
out_10:18	0	5	0	#10
out_10:22	0	5	0	#10
11	8	5	0	#11
out_12:7	9	2	0	#12
out_12:9	9	2	0	#12
out_12:18	9	2	0	#12
out_12:22	9	2	0	#12
out_13:7	9	7	0	#13
out_13:9	9	7	0	#13
out_13:18	9	7	0	#13
out_13:22	9	7	0	#13
14	6	5	0	#14
out_15:7	7	0	0	#15
out_15:9	7	0	0	#15
out_15:18	7	0	0	#15
out_15:24	7	0	0	#15
out_16:7	0	7	0	#16
out_16:9	0	7	0	#16
out_16:18	0	7	0	#16
out_16:22	0	7	0	#16
out_17:7	8	0	0	#17
out_17:9	8	0	0	#17
out_17:18	8	0	0	#17
out_17:24	8	0	0	#17
18	9	5	0	#18
out_19:7	1	9	0	#19
out_19:9	1	9	0	#19
out_19:18	1	9	0	#19
out_19:22	1	9	0	#19
out_20:7	9	3	0	#20
out_20:9	9	3	0	#20
out_20:18	9	3	0	#20
out_20:22	9	3	0	#20
out_21:7	9	4	0	#21
out_21:9	9	4	0	#21
out_21:18	9	4	0	#21
out_21:22	9	4	0	#21
22	4	9	0	#22
out_23:7	9	8	0	#23
out_23:9	9	8	0	#23
out_23:18	9	8	0	#23
out_23:22	9	8	0	#23
24	6	0	0	#24
out_25:7	3	9	0	#25
out_25:9	3	9	0	#25
out_25:18	3	9	0	#25
out_25:22	3	9	0	#25
26	3	0	0	#26
out_27:7	0	6	0	#27
out_27:9	0	6	0	#27
out_27:18	0	6	0	#27
out_27:22	0	6	0	#27
out_28:7	0	8	0	#28
out_28:9	0	8	0	#28
out_28:18	0	8	0	#28
out_28:22	0	8	0	#28
out_29:7	8	9	0	#29
out_29:9	8	9	0	#29
out_29:18	8	9	0	#29
out_29:22	8	9	0	#29
out_30:24	2	0	0	#30
out_31:11	0	3	0	#31
32	7	6	0	#32
