Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Jan 12 21:28:44 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly/post_route_timing.rpt
| Design       : fht_bfly
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
rstn                           a_FF_reg[0]/R                  inf           
rstn                           a_FF_reg[1]/R                  inf           
rstn                           a_FF_reg[2]/R                  inf           
rstn                           b_FF_reg[0]/R                  inf           
rstn                           b_FF_reg[1]/R                  inf           
rstn                           b_FF_reg[2]/R                  inf           
rstn                           a_FF_reg[6]/R                  inf           
rstn                           a_FF_reg[7]/R                  inf           
rstn                           b_FF_reg[6]/R                  inf           
rstn                           b_FF_reg[7]/R                  inf           
rstn                           a_FF_reg[4]/R                  inf           
rstn                           a_FF_reg[5]/R                  inf           
rstn                           b_FF_reg[3]/R                  inf           
rstn                           b_FF_reg[4]/R                  inf           
rstn                           b_FF_reg[5]/R                  inf           
rstn                           a_FF_reg[3]/R                  inf           
valid                          a_FF_reg[0]/CE                 inf           
a[0]                           a_FF_reg[0]/D                  inf           
valid                          a_FF_reg[1]/CE                 inf           
a[1]                           a_FF_reg[1]/D                  inf           
valid                          a_FF_reg[2]/CE                 inf           
a[2]                           a_FF_reg[2]/D                  inf           
valid                          a_FF_reg[3]/CE                 inf           
a[3]                           a_FF_reg[3]/D                  inf           
valid                          a_FF_reg[4]/CE                 inf           
a[4]                           a_FF_reg[4]/D                  inf           
valid                          a_FF_reg[5]/CE                 inf           
a[5]                           a_FF_reg[5]/D                  inf           
valid                          a_FF_reg[6]/CE                 inf           
a[6]                           a_FF_reg[6]/D                  inf           
valid                          a_FF_reg[7]/CE                 inf           
a[7]                           a_FF_reg[7]/D                  inf           
valid                          b_FF_reg[0]/CE                 inf           
b[0]                           b_FF_reg[0]/D                  inf           
valid                          b_FF_reg[1]/CE                 inf           
b[1]                           b_FF_reg[1]/D                  inf           
valid                          b_FF_reg[2]/CE                 inf           
b[2]                           b_FF_reg[2]/D                  inf           
valid                          b_FF_reg[3]/CE                 inf           
b[3]                           b_FF_reg[3]/D                  inf           
valid                          b_FF_reg[4]/CE                 inf           
b[4]                           b_FF_reg[4]/D                  inf           
valid                          b_FF_reg[5]/CE                 inf           
b[5]                           b_FF_reg[5]/D                  inf           
valid                          b_FF_reg[6]/CE                 inf           
b[6]                           b_FF_reg[6]/D                  inf           
valid                          b_FF_reg[7]/CE                 inf           
b[7]                           b_FF_reg[7]/D                  inf           
a_FF_reg[2]/C                  d[7]                           inf           
a_FF_reg[2]/C                  d[8]                           inf           
b_FF_reg[1]/C                  c[6]                           inf           
a_FF_reg[2]/C                  d[6]                           inf           
b_FF_reg[1]/C                  c[8]                           inf           
b_FF_reg[1]/C                  c[7]                           inf           
a_FF_reg[2]/C                  d[5]                           inf           
b_FF_reg[1]/C                  d[4]                           inf           
b_FF_reg[1]/C                  c[4]                           inf           
b_FF_reg[1]/C                  c[3]                           inf           
b_FF_reg[1]/C                  c[5]                           inf           
a_FF_reg[2]/C                  d[3]                           inf           
b_FF_reg[1]/C                  d[1]                           inf           
b_FF_reg[1]/C                  c[1]                           inf           
b_FF_reg[2]/C                  c[2]                           inf           
b_FF_reg[2]/C                  d[2]                           inf           
b_FF_reg[0]/C                  c[0]                           inf           
b_FF_reg[0]/C                  d[0]                           inf           



