// Seed: 2990682380
module module_0 (
    input  tri1  id_0,
    output wor   id_1,
    output tri0  id_2,
    input  uwire id_3
);
  wire id_5 = !id_3;
  wire id_6;
endmodule
module module_1 (
    output supply1 id_0,
    output supply0 id_1,
    input wor id_2,
    input wand id_3
    , id_26,
    input supply1 id_4,
    input supply0 id_5,
    output supply1 id_6,
    input tri id_7,
    input wire id_8,
    input wand id_9,
    input tri id_10,
    output uwire id_11,
    output uwire id_12,
    output wor id_13,
    output wor id_14,
    input uwire id_15,
    output uwire id_16,
    input uwire id_17,
    output wor id_18,
    output tri1 id_19,
    output tri id_20,
    output wand id_21,
    input supply1 id_22,
    input wand id_23
    , id_27,
    input wire id_24
);
  wire id_28;
  wire id_29;
  module_0(
      id_8, id_21, id_12, id_5
  );
  wire id_30;
  wire id_31;
endmodule
