{
  "nodes":
  [
    {
      "type":"kernel"
      , "id":2
      , "name":"kernel_aLoader_class"
      , "children":
      [
        {
          "type":"bb"
          , "id":3
          , "name":"kernel_aLoader_class.B0"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"9"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":4
          , "name":"kernel_aLoader_class.B1"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"8"
              , "II":"2"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"6"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":5
          , "name":"kernel_aLoader_class.B2"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"9"
              , "II":"2"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"8"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":6
          , "name":"kernel_aLoader_class.B3"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"2"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":7
          , "name":"kernel_aLoader_class.B4"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"5"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"9"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":8
          , "name":"kernel_aLoader_class.B5"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"2"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":9
          , "name":"kernel_aLoader_class.B6"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":10
          , "name":"kernel_aLoader_class.B7"
          , "children":
          [
            {
              "type":"inst"
              , "id":12
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                    , "line":298
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"72"
                  , "Latency":"156"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":13
              , "name":"Pipe Write"
              , "debug":
              [
                [
                  {
                    "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                    , "line":82
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Depth":"256"
                  , "Stall-free":"No"
                  , "Start Cycle":"229"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/qah1476410829821.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":15
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                    , "line":294
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"16"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":16
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"229"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"229"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":11
          , "name":"kernel_aLoader_class.B8"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"csr"
          , "id":17
          , "name":"Register Map"
          , "debug":
          [
            [
              {
                "filename":"hardware_demo.prj/k0_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handler_csr.hpp"
                , "line":1
              }
            ]
          ]
          , "children":
          [
            {
              "type":"interface"
              , "id":18
              , "name":"start"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                    , "line":288
                  }
                ]
              ]
            }
            , {
              "type":"interface"
              , "id":19
              , "name":"done"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                    , "line":288
                  }
                ]
              ]
            }
            , {
              "type":"interface"
              , "id":20
              , "name":"busy"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                    , "line":288
                  }
                ]
              ]
            }
            , {
              "type":"interface"
              , "id":21
              , "name":"arg_A_extent_1"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                    , "line":288
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Stable":"No"
                  , "Width":"32 bits"
                  , "Kernel":"k0_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handler"
                }
              ]
            }
            , {
              "type":"interface"
              , "id":22
              , "name":"arg_B_extent_0"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                    , "line":288
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Stable":"No"
                  , "Width":"32 bits"
                  , "Kernel":"k0_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handler"
                }
              ]
            }
            , {
              "type":"interface"
              , "id":23
              , "name":"arg_B_extent_1"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                    , "line":288
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Stable":"No"
                  , "Width":"32 bits"
                  , "Kernel":"k0_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handler"
                }
              ]
            }
            , {
              "type":"interface"
              , "id":24
              , "name":"arg_A_serializer_mem_channel"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                    , "line":288
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Stable":"No"
                  , "Width":"64 bits"
                  , "Kernel":"k0_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handler"
                  , "Alignment":"1024"
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":26
      , "name":"kernel_aFeeder_class"
      , "children":
      [
        {
          "type":"bb"
          , "id":27
          , "name":"kernel_aFeeder_class.B0"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"2"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":28
          , "name":"kernel_aFeeder_class.B1"
          , "children":
          [
            {
              "type":"inst"
              , "id":29
              , "name":"Pipe Read"
              , "debug":
              [
                [
                  {
                    "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                    , "line":67
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Depth":"256"
                  , "Stall-free":"No"
                  , "Start Cycle":"4"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/qah1476410829821.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":30
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                    , "line":348
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"DB"
                  , "Start Cycle":"9"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":31
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                    , "line":351
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"DB"
                  , "Start Cycle":"10"
                  , "Latency":"3"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":32
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                    , "line":348
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"DB"
                  , "Start Cycle":"11"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":33
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                    , "line":351
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"DB"
                  , "Start Cycle":"12"
                  , "Latency":"3"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":34
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                    , "line":348
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"DB"
                  , "Start Cycle":"13"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":35
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                    , "line":351
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"DB"
                  , "Start Cycle":"14"
                  , "Latency":"3"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":36
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                    , "line":348
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"DB"
                  , "Start Cycle":"15"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":37
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                    , "line":351
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"DB"
                  , "Start Cycle":"16"
                  , "Latency":"3"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":38
              , "name":"Pipe Write"
              , "debug":
              [
                [
                  {
                    "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                    , "line":82
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Depth":"256"
                  , "Stall-free":"No"
                  , "Start Cycle":"23"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/qah1476410829821.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":40
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                    , "line":330
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"41"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":41
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"23"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"23"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"csr"
          , "id":42
          , "name":"Register Map"
          , "debug":
          [
            [
              {
                "filename":"hardware_demo.prj/k1_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handler_csr.hpp"
                , "line":1
              }
            ]
          ]
          , "children":
          [
            {
              "type":"interface"
              , "id":43
              , "name":"start"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                    , "line":316
                  }
                ]
              ]
            }
            , {
              "type":"interface"
              , "id":44
              , "name":"done"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                    , "line":316
                  }
                ]
              ]
            }
            , {
              "type":"interface"
              , "id":45
              , "name":"busy"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                    , "line":316
                  }
                ]
              ]
            }
          ]
        }
        , {
          "type":"memtype"
          , "id":46
          , "name":"On-chip Memory"
          , "children":
          [
            {
              "type":"memsys"
              , "id":47
              , "name":"DB"
              , "debug":
              [
                [
                  {
                    "filename":"sgemm.sycl.h"
                    , "line":324
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Requested size":"2048 bytes"
                  , "Implemented size":"2048 bytes"
                  , "Number of banks":"4"
                  , "Bank width":"128 bits"
                  , "Bank depth":"32 words"
                  , "Number of replicates":"1"
                  , "Number of private copies":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/chn1469549457114.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":60
      , "name":"kernel_bLoader_class"
      , "children":
      [
        {
          "type":"bb"
          , "id":61
          , "name":"kernel_bLoader_class.B0"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"9"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":62
          , "name":"kernel_bLoader_class.B1"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"8"
              , "II":"2"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"64"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":63
          , "name":"kernel_bLoader_class.B2"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"9"
              , "II":"2"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"66"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":64
          , "name":"kernel_bLoader_class.B3"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"2"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":65
          , "name":"kernel_bLoader_class.B4"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"5"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"67"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":66
          , "name":"kernel_bLoader_class.B5"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"2"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":67
          , "name":"kernel_bLoader_class.B6"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":68
          , "name":"kernel_bLoader_class.B7"
          , "children":
          [
            {
              "type":"inst"
              , "id":70
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                    , "line":523
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"71"
                  , "Latency":"156"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":71
              , "name":"Pipe Write"
              , "debug":
              [
                [
                  {
                    "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                    , "line":82
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Depth":"256"
                  , "Stall-free":"No"
                  , "Start Cycle":"228"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/qah1476410829821.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":73
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                    , "line":519
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"74"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":74
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"228"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"228"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":69
          , "name":"kernel_bLoader_class.B8"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"csr"
          , "id":75
          , "name":"Register Map"
          , "debug":
          [
            [
              {
                "filename":"hardware_demo.prj/k2_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handler_csr.hpp"
                , "line":1
              }
            ]
          ]
          , "children":
          [
            {
              "type":"interface"
              , "id":76
              , "name":"start"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                    , "line":513
                  }
                ]
              ]
            }
            , {
              "type":"interface"
              , "id":77
              , "name":"done"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                    , "line":513
                  }
                ]
              ]
            }
            , {
              "type":"interface"
              , "id":78
              , "name":"busy"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                    , "line":513
                  }
                ]
              ]
            }
            , {
              "type":"interface"
              , "id":79
              , "name":"arg_A_extent_1"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                    , "line":513
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Stable":"No"
                  , "Width":"32 bits"
                  , "Kernel":"k2_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handler"
                }
              ]
            }
            , {
              "type":"interface"
              , "id":80
              , "name":"arg_B_extent_0"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                    , "line":513
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Stable":"No"
                  , "Width":"32 bits"
                  , "Kernel":"k2_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handler"
                }
              ]
            }
            , {
              "type":"interface"
              , "id":81
              , "name":"arg_B_extent_1"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                    , "line":513
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Stable":"No"
                  , "Width":"32 bits"
                  , "Kernel":"k2_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handler"
                }
              ]
            }
            , {
              "type":"interface"
              , "id":82
              , "name":"arg_B_serializer_mem_channel"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                    , "line":513
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Stable":"No"
                  , "Width":"64 bits"
                  , "Kernel":"k2_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handler"
                  , "Alignment":"1024"
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":83
      , "name":"kernel_bFeeder_class"
      , "children":
      [
        {
          "type":"bb"
          , "id":84
          , "name":"kernel_bFeeder_class.B0"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"2"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":85
          , "name":"kernel_bFeeder_class.B1"
          , "children":
          [
            {
              "type":"inst"
              , "id":86
              , "name":"Pipe Read"
              , "debug":
              [
                [
                  {
                    "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                    , "line":67
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Depth":"256"
                  , "Stall-free":"No"
                  , "Start Cycle":"4"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/qah1476410829821.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":87
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                    , "line":573
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"DB"
                  , "Start Cycle":"9"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":88
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                    , "line":576
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"DB"
                  , "Start Cycle":"10"
                  , "Latency":"3"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":89
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                    , "line":573
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"DB"
                  , "Start Cycle":"11"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":90
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                    , "line":576
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"DB"
                  , "Start Cycle":"12"
                  , "Latency":"3"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":91
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                    , "line":573
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"DB"
                  , "Start Cycle":"13"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":92
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                    , "line":576
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"DB"
                  , "Start Cycle":"14"
                  , "Latency":"3"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":93
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                    , "line":573
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"DB"
                  , "Start Cycle":"15"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":94
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                    , "line":576
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"DB"
                  , "Start Cycle":"16"
                  , "Latency":"3"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":95
              , "name":"Pipe Write"
              , "debug":
              [
                [
                  {
                    "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                    , "line":82
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Depth":"256"
                  , "Stall-free":"No"
                  , "Start Cycle":"23"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/qah1476410829821.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":97
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                    , "line":555
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"98"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":98
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"23"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"23"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"csr"
          , "id":99
          , "name":"Register Map"
          , "debug":
          [
            [
              {
                "filename":"hardware_demo.prj/k3_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handler_csr.hpp"
                , "line":1
              }
            ]
          ]
          , "children":
          [
            {
              "type":"interface"
              , "id":100
              , "name":"start"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                    , "line":541
                  }
                ]
              ]
            }
            , {
              "type":"interface"
              , "id":101
              , "name":"done"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                    , "line":541
                  }
                ]
              ]
            }
            , {
              "type":"interface"
              , "id":102
              , "name":"busy"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                    , "line":541
                  }
                ]
              ]
            }
          ]
        }
        , {
          "type":"memtype"
          , "id":103
          , "name":"On-chip Memory"
          , "children":
          [
            {
              "type":"memsys"
              , "id":104
              , "name":"DB"
              , "debug":
              [
                [
                  {
                    "filename":"sgemm.sycl.h"
                    , "line":549
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Requested size":"2048 bytes"
                  , "Implemented size":"2048 bytes"
                  , "Number of banks":"4"
                  , "Bank width":"128 bits"
                  , "Bank depth":"32 words"
                  , "Number of replicates":"1"
                  , "Number of private copies":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/chn1469549457114.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":117
      , "name":"kernel_SignalGenerator"
      , "children":
      [
        {
          "type":"bb"
          , "id":118
          , "name":"kernel_SignalGenerator.B0"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"9"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":119
          , "name":"kernel_SignalGenerator.B1"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"7"
              , "II":"2"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"121"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":120
          , "name":"kernel_SignalGenerator.B2"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"5"
              , "II":"2"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"123"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":121
          , "name":"kernel_SignalGenerator.B3"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"2"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":122
          , "name":"kernel_SignalGenerator.B4"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"7"
              , "II":"2"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"124"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":123
          , "name":"kernel_SignalGenerator.B5"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"2"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":124
          , "name":"kernel_SignalGenerator.B6"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"2"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":125
          , "name":"kernel_SignalGenerator.B7"
          , "children":
          [
            {
              "type":"inst"
              , "id":127
              , "name":"Pipe Write"
              , "debug":
              [
                [
                  {
                    "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                    , "line":82
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Depth":"256"
                  , "Stall-free":"No"
                  , "Start Cycle":"6"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/qah1476410829821.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":129
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                    , "line":595
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"130"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":130
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"6"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"6"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":126
          , "name":"kernel_SignalGenerator.B8"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"csr"
          , "id":131
          , "name":"Register Map"
          , "debug":
          [
            [
              {
                "filename":"hardware_demo.prj/k4_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handler_csr.hpp"
                , "line":1
              }
            ]
          ]
          , "children":
          [
            {
              "type":"interface"
              , "id":132
              , "name":"start"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                    , "line":591
                  }
                ]
              ]
            }
            , {
              "type":"interface"
              , "id":133
              , "name":"done"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                    , "line":591
                  }
                ]
              ]
            }
            , {
              "type":"interface"
              , "id":134
              , "name":"busy"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                    , "line":591
                  }
                ]
              ]
            }
            , {
              "type":"interface"
              , "id":135
              , "name":"arg_A_extent_1"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                    , "line":591
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Stable":"No"
                  , "Width":"32 bits"
                  , "Kernel":"k4_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handler"
                }
              ]
            }
            , {
              "type":"interface"
              , "id":136
              , "name":"arg_B_extent_0"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                    , "line":591
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Stable":"No"
                  , "Width":"32 bits"
                  , "Kernel":"k4_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handler"
                }
              ]
            }
            , {
              "type":"interface"
              , "id":137
              , "name":"arg_B_extent_1"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                    , "line":591
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Stable":"No"
                  , "Width":"32 bits"
                  , "Kernel":"k4_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handler"
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":138
      , "name":"kernel_Product_class"
      , "children":
      [
        {
          "type":"bb"
          , "id":139
          , "name":"kernel_Product_class.B0"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"2"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":140
          , "name":"kernel_Product_class.B1"
          , "children":
          [
            {
              "type":"inst"
              , "id":141
              , "name":"Pipe Read"
              , "debug":
              [
                [
                  {
                    "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                    , "line":67
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Depth":"256"
                  , "Stall-free":"No"
                  , "Start Cycle":"4"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/qah1476410829821.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":142
              , "name":"Pipe Read"
              , "debug":
              [
                [
                  {
                    "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                    , "line":67
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Depth":"256"
                  , "Stall-free":"No"
                  , "Start Cycle":"5"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/qah1476410829821.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":143
              , "name":"Pipe Read"
              , "debug":
              [
                [
                  {
                    "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                    , "line":67
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Depth":"256"
                  , "Stall-free":"No"
                  , "Start Cycle":"5"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/qah1476410829821.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":144
              , "name":"Pipe Write"
              , "debug":
              [
                [
                  {
                    "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                    , "line":82
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Depth":"256"
                  , "Stall-free":"No"
                  , "Start Cycle":"30"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/qah1476410829821.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":146
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                    , "line":624
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"147"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":147
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"30"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"30"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"csr"
          , "id":148
          , "name":"Register Map"
          , "debug":
          [
            [
              {
                "filename":"hardware_demo.prj/k5_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handler_csr.hpp"
                , "line":1
              }
            ]
          ]
          , "children":
          [
            {
              "type":"interface"
              , "id":149
              , "name":"start"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                    , "line":615
                  }
                ]
              ]
            }
            , {
              "type":"interface"
              , "id":150
              , "name":"done"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                    , "line":615
                  }
                ]
              ]
            }
            , {
              "type":"interface"
              , "id":151
              , "name":"busy"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                    , "line":615
                  }
                ]
              ]
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":152
      , "name":"kernel_cLoader_class"
      , "children":
      [
        {
          "type":"bb"
          , "id":153
          , "name":"kernel_cLoader_class.B0"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"9"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":154
          , "name":"kernel_cLoader_class.B1"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"6"
              , "II":"2"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"156"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":155
          , "name":"kernel_cLoader_class.B2"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"5"
              , "II":"2"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"157"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":156
          , "name":"kernel_cLoader_class.B3"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"2"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":157
          , "name":"kernel_cLoader_class.B4"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"2"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":158
          , "name":"kernel_cLoader_class.B5"
          , "children":
          [
            {
              "type":"inst"
              , "id":160
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                    , "line":858
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"5"
                  , "Latency":"156"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":161
              , "name":"Pipe Write"
              , "debug":
              [
                [
                  {
                    "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                    , "line":82
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Depth":"256"
                  , "Stall-free":"No"
                  , "Start Cycle":"162"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/qah1476410829821.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":163
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                    , "line":855
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"164"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":164
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"162"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"162"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":159
          , "name":"kernel_cLoader_class.B6"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"csr"
          , "id":165
          , "name":"Register Map"
          , "debug":
          [
            [
              {
                "filename":"hardware_demo.prj/k6_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handler_csr.hpp"
                , "line":1
              }
            ]
          ]
          , "children":
          [
            {
              "type":"interface"
              , "id":166
              , "name":"start"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                    , "line":850
                  }
                ]
              ]
            }
            , {
              "type":"interface"
              , "id":167
              , "name":"done"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                    , "line":850
                  }
                ]
              ]
            }
            , {
              "type":"interface"
              , "id":168
              , "name":"busy"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                    , "line":850
                  }
                ]
              ]
            }
            , {
              "type":"interface"
              , "id":169
              , "name":"arg_A_extent_1"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                    , "line":850
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Stable":"No"
                  , "Width":"32 bits"
                  , "Kernel":"k6_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handler"
                }
              ]
            }
            , {
              "type":"interface"
              , "id":170
              , "name":"arg_B_extent_0"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                    , "line":850
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Stable":"No"
                  , "Width":"32 bits"
                  , "Kernel":"k6_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handler"
                }
              ]
            }
            , {
              "type":"interface"
              , "id":171
              , "name":"arg_p3"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                    , "line":850
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Stable":"No"
                  , "Width":"32 bits"
                  , "Kernel":"k6_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handler"
                }
              ]
            }
            , {
              "type":"interface"
              , "id":172
              , "name":"arg_C_serializer_mem_channel"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                    , "line":850
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Stable":"No"
                  , "Width":"64 bits"
                  , "Kernel":"k6_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handler"
                  , "Alignment":"1024"
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":173
      , "name":"kernel_Out_class"
      , "children":
      [
        {
          "type":"bb"
          , "id":174
          , "name":"kernel_Out_class.B0"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"9"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":175
          , "name":"kernel_Out_class.B1"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"5"
              , "II":"2"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"177"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":176
          , "name":"kernel_Out_class.B2"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"5"
              , "II":"2"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"178"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":177
          , "name":"kernel_Out_class.B3"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"2"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":178
          , "name":"kernel_Out_class.B4"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"2"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":179
          , "name":"kernel_Out_class.B5"
          , "children":
          [
            {
              "type":"inst"
              , "id":181
              , "name":"Pipe Read"
              , "debug":
              [
                [
                  {
                    "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                    , "line":67
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Depth":"256"
                  , "Stall-free":"No"
                  , "Start Cycle":"5"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/qah1476410829821.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":182
              , "name":"Pipe Read"
              , "debug":
              [
                [
                  {
                    "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                    , "line":67
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Depth":"256"
                  , "Stall-free":"No"
                  , "Start Cycle":"5"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/qah1476410829821.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":183
              , "name":"Pipe Write"
              , "debug":
              [
                [
                  {
                    "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                    , "line":82
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Depth":"256"
                  , "Stall-free":"No"
                  , "Start Cycle":"17"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/qah1476410829821.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":185
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                    , "line":879
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"186"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":186
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"17"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"17"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":180
          , "name":"kernel_Out_class.B6"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"csr"
          , "id":187
          , "name":"Register Map"
          , "debug":
          [
            [
              {
                "filename":"hardware_demo.prj/k7_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handler_csr.hpp"
                , "line":1
              }
            ]
          ]
          , "children":
          [
            {
              "type":"interface"
              , "id":188
              , "name":"start"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                    , "line":876
                  }
                ]
              ]
            }
            , {
              "type":"interface"
              , "id":189
              , "name":"done"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                    , "line":876
                  }
                ]
              ]
            }
            , {
              "type":"interface"
              , "id":190
              , "name":"busy"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                    , "line":876
                  }
                ]
              ]
            }
            , {
              "type":"interface"
              , "id":191
              , "name":"arg_A_extent_1"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                    , "line":876
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Stable":"No"
                  , "Width":"32 bits"
                  , "Kernel":"k7_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handler"
                }
              ]
            }
            , {
              "type":"interface"
              , "id":192
              , "name":"arg_B_extent_0"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                    , "line":876
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Stable":"No"
                  , "Width":"32 bits"
                  , "Kernel":"k7_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handler"
                }
              ]
            }
            , {
              "type":"interface"
              , "id":193
              , "name":"arg_p3"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                    , "line":876
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Stable":"No"
                  , "Width":"32 bits"
                  , "Kernel":"k7_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handler"
                }
              ]
            }
            , {
              "type":"interface"
              , "id":194
              , "name":"arg_p2"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                    , "line":876
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Stable":"No"
                  , "Width":"32 bits"
                  , "Kernel":"k7_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handler"
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":195
      , "name":"kernel_unloader_class"
      , "children":
      [
        {
          "type":"bb"
          , "id":196
          , "name":"kernel_unloader_class.B0"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"9"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":197
          , "name":"kernel_unloader_class.B1"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"6"
              , "II":"2"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"199"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":198
          , "name":"kernel_unloader_class.B2"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"5"
              , "II":"2"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"200"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":199
          , "name":"kernel_unloader_class.B3"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"2"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":200
          , "name":"kernel_unloader_class.B4"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"2"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":201
          , "name":"kernel_unloader_class.B5"
          , "children":
          [
            {
              "type":"inst"
              , "id":203
              , "name":"Pipe Read"
              , "debug":
              [
                [
                  {
                    "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                    , "line":67
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Depth":"256"
                  , "Stall-free":"No"
                  , "Start Cycle":"9"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/qah1476410829821.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":204
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                    , "line":979
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"9"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":205
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                    , "line":977
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"206"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":206
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"11"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"11"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":202
          , "name":"kernel_unloader_class.B6"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"csr"
          , "id":207
          , "name":"Register Map"
          , "debug":
          [
            [
              {
                "filename":"hardware_demo.prj/k8_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handler_csr.hpp"
                , "line":1
              }
            ]
          ]
          , "children":
          [
            {
              "type":"interface"
              , "id":208
              , "name":"start"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                    , "line":972
                  }
                ]
              ]
            }
            , {
              "type":"interface"
              , "id":209
              , "name":"done"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                    , "line":972
                  }
                ]
              ]
            }
            , {
              "type":"interface"
              , "id":210
              , "name":"busy"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                    , "line":972
                  }
                ]
              ]
            }
            , {
              "type":"interface"
              , "id":211
              , "name":"arg_A_extent_1"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                    , "line":972
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Stable":"No"
                  , "Width":"32 bits"
                  , "Kernel":"k8_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handler"
                }
              ]
            }
            , {
              "type":"interface"
              , "id":212
              , "name":"arg_B_extent_0"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                    , "line":972
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Stable":"No"
                  , "Width":"32 bits"
                  , "Kernel":"k8_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handler"
                }
              ]
            }
            , {
              "type":"interface"
              , "id":213
              , "name":"arg_unloader_mem_channel"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                    , "line":972
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Stable":"No"
                  , "Width":"64 bits"
                  , "Kernel":"k8_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handler"
                  , "Alignment":"1024"
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "type":"memtype"
      , "id":1
      , "name":"Global Memory"
      , "children":
      [
        {
          "type":"memsys"
          , "id":25
          , "name":"DDR"
          , "details":
          [
            {
              "type":"table"
              , "Number of banks":"2"
            }
          ]
        }
      ]
    }
    , {
      "type":"pipe"
      , "id":184
      , "name":"sycl::_V1::ext::intel::pipe<pipe_wrapper<t2sp::sgemm::Out_channel_pipe, sycl::_V1::vec<float, 4>"
      , "debug":
      [
        [
          {
            "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
            , "line":876
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Width":"128 bits"
          , "Depth":"256"
        }
      ]
    }
    , {
      "type":"pipe"
      , "id":145
      , "name":"sycl::_V1::ext::intel::pipe<pipe_wrapper<t2sp::sgemm::Product_channel_pipe, sycl::_V1::vec<float, 4>"
      , "debug":
      [
        [
          {
            "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
            , "line":615
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Width":"128 bits"
          , "Depth":"256"
        }
      ]
    }
    , {
      "type":"pipe"
      , "id":39
      , "name":"sycl::_V1::ext::intel::pipe<pipe_wrapper<t2sp::sgemm::aFeeder_channel_pipe, fpga_tools::Tuple<sycl::_V1::vec<float, 4>"
      , "debug":
      [
        [
          {
            "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
            , "line":316
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Width":"512 bits"
          , "Depth":"256"
        }
      ]
    }
    , {
      "type":"pipe"
      , "id":14
      , "name":"sycl::_V1::ext::intel::pipe<pipe_wrapper<t2sp::sgemm::aLoader_channel_pipe, sycl::_V1::vec<float, 4>"
      , "debug":
      [
        [
          {
            "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
            , "line":288
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Width":"128 bits"
          , "Depth":"256"
        }
      ]
    }
    , {
      "type":"pipe"
      , "id":96
      , "name":"sycl::_V1::ext::intel::pipe<pipe_wrapper<t2sp::sgemm::bFeeder_channel_pipe, fpga_tools::Tuple<sycl::_V1::vec<float, 4>"
      , "debug":
      [
        [
          {
            "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
            , "line":541
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Width":"512 bits"
          , "Depth":"256"
        }
      ]
    }
    , {
      "type":"pipe"
      , "id":72
      , "name":"sycl::_V1::ext::intel::pipe<pipe_wrapper<t2sp::sgemm::bLoader_channel_pipe, sycl::_V1::vec<float, 4>"
      , "debug":
      [
        [
          {
            "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
            , "line":513
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Width":"128 bits"
          , "Depth":"256"
        }
      ]
    }
    , {
      "type":"pipe"
      , "id":162
      , "name":"sycl::_V1::ext::intel::pipe<pipe_wrapper<t2sp::sgemm::cLoader_channel_pipe, sycl::_V1::vec<float, 4>"
      , "debug":
      [
        [
          {
            "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
            , "line":850
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Width":"128 bits"
          , "Depth":"256"
        }
      ]
    }
    , {
      "type":"pipe"
      , "id":128
      , "name":"sycl::_V1::ext::intel::pipe<t2sp::sgemm::_SignalGenerator_channel_pipe, t2sp::sgemm::signals_t, 256>"
      , "debug":
      [
        [
          {
            "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
            , "line":591
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Width":"32 bits"
          , "Depth":"256"
        }
      ]
    }
  ]
  , "links":
  [
    {
      "from":13
      , "to":14
    }
    , {
      "from":18
      , "to":3
    }
    , {
      "from":11
      , "to":19
    }
    , {
      "from":3
      , "to":20
      , "reverse":2
    }
    , {
      "from":21
      , "to":4
    }
    , {
      "from":22
      , "to":3
    }
    , {
      "from":23
      , "to":15
    }
    , {
      "from":24
      , "to":15
    }
    , {
      "from":6
      , "to":4
    }
    , {
      "from":3
      , "to":4
    }
    , {
      "from":8
      , "to":5
    }
    , {
      "from":4
      , "to":5
    }
    , {
      "from":8
      , "to":6
    }
    , {
      "from":9
      , "to":7
    }
    , {
      "from":5
      , "to":7
    }
    , {
      "from":9
      , "to":8
    }
    , {
      "from":16
      , "to":9
    }
    , {
      "from":16
      , "to":15
    }
    , {
      "from":7
      , "to":15
    }
    , {
      "from":12
      , "to":16
    }
    , {
      "from":13
      , "to":16
    }
    , {
      "from":6
      , "to":11
    }
    , {
      "from":15
      , "to":12
    }
    , {
      "from":12
      , "to":13
    }
    , {
      "from":25
      , "to":12
    }
    , {
      "from":14
      , "to":29
    }
    , {
      "from":38
      , "to":39
    }
    , {
      "from":43
      , "to":27
    }
    , {
      "from":27
      , "to":45
      , "reverse":2
    }
    , {
      "from":47
      , "to":31
    }
    , {
      "from":47
      , "to":33
    }
    , {
      "from":47
      , "to":35
    }
    , {
      "from":47
      , "to":37
    }
    , {
      "from":30
      , "to":47
    }
    , {
      "from":32
      , "to":47
    }
    , {
      "from":34
      , "to":47
    }
    , {
      "from":36
      , "to":47
    }
    , {
      "from":41
      , "to":40
    }
    , {
      "from":27
      , "to":40
    }
    , {
      "from":29
      , "to":41
    }
    , {
      "from":30
      , "to":41
    }
    , {
      "from":31
      , "to":41
    }
    , {
      "from":32
      , "to":41
    }
    , {
      "from":33
      , "to":41
    }
    , {
      "from":34
      , "to":41
    }
    , {
      "from":35
      , "to":41
    }
    , {
      "from":36
      , "to":41
    }
    , {
      "from":37
      , "to":41
    }
    , {
      "from":38
      , "to":41
    }
    , {
      "from":40
      , "to":29
    }
    , {
      "from":29
      , "to":30
    }
    , {
      "from":29
      , "to":31
    }
    , {
      "from":29
      , "to":32
    }
    , {
      "from":29
      , "to":33
    }
    , {
      "from":29
      , "to":34
    }
    , {
      "from":29
      , "to":35
    }
    , {
      "from":29
      , "to":36
    }
    , {
      "from":29
      , "to":37
    }
    , {
      "from":30
      , "to":38
    }
    , {
      "from":31
      , "to":38
    }
    , {
      "from":32
      , "to":38
    }
    , {
      "from":33
      , "to":38
    }
    , {
      "from":34
      , "to":38
    }
    , {
      "from":35
      , "to":38
    }
    , {
      "from":36
      , "to":38
    }
    , {
      "from":37
      , "to":38
    }
    , {
      "from":71
      , "to":72
    }
    , {
      "from":76
      , "to":61
    }
    , {
      "from":69
      , "to":77
    }
    , {
      "from":61
      , "to":78
      , "reverse":2
    }
    , {
      "from":79
      , "to":62
    }
    , {
      "from":80
      , "to":73
    }
    , {
      "from":81
      , "to":73
    }
    , {
      "from":82
      , "to":73
    }
    , {
      "from":64
      , "to":62
    }
    , {
      "from":61
      , "to":62
    }
    , {
      "from":66
      , "to":63
    }
    , {
      "from":62
      , "to":63
    }
    , {
      "from":66
      , "to":64
    }
    , {
      "from":67
      , "to":65
    }
    , {
      "from":63
      , "to":65
    }
    , {
      "from":67
      , "to":66
    }
    , {
      "from":74
      , "to":67
    }
    , {
      "from":74
      , "to":73
    }
    , {
      "from":65
      , "to":73
    }
    , {
      "from":70
      , "to":74
    }
    , {
      "from":71
      , "to":74
    }
    , {
      "from":64
      , "to":69
    }
    , {
      "from":73
      , "to":70
    }
    , {
      "from":70
      , "to":71
    }
    , {
      "from":25
      , "to":70
    }
    , {
      "from":72
      , "to":86
    }
    , {
      "from":95
      , "to":96
    }
    , {
      "from":100
      , "to":84
    }
    , {
      "from":84
      , "to":102
      , "reverse":2
    }
    , {
      "from":104
      , "to":88
    }
    , {
      "from":104
      , "to":90
    }
    , {
      "from":104
      , "to":92
    }
    , {
      "from":104
      , "to":94
    }
    , {
      "from":87
      , "to":104
    }
    , {
      "from":89
      , "to":104
    }
    , {
      "from":91
      , "to":104
    }
    , {
      "from":93
      , "to":104
    }
    , {
      "from":98
      , "to":97
    }
    , {
      "from":84
      , "to":97
    }
    , {
      "from":86
      , "to":98
    }
    , {
      "from":87
      , "to":98
    }
    , {
      "from":88
      , "to":98
    }
    , {
      "from":89
      , "to":98
    }
    , {
      "from":90
      , "to":98
    }
    , {
      "from":91
      , "to":98
    }
    , {
      "from":92
      , "to":98
    }
    , {
      "from":93
      , "to":98
    }
    , {
      "from":94
      , "to":98
    }
    , {
      "from":95
      , "to":98
    }
    , {
      "from":97
      , "to":86
    }
    , {
      "from":86
      , "to":87
    }
    , {
      "from":86
      , "to":88
    }
    , {
      "from":86
      , "to":89
    }
    , {
      "from":86
      , "to":90
    }
    , {
      "from":86
      , "to":91
    }
    , {
      "from":86
      , "to":92
    }
    , {
      "from":86
      , "to":93
    }
    , {
      "from":86
      , "to":94
    }
    , {
      "from":87
      , "to":95
    }
    , {
      "from":88
      , "to":95
    }
    , {
      "from":89
      , "to":95
    }
    , {
      "from":90
      , "to":95
    }
    , {
      "from":91
      , "to":95
    }
    , {
      "from":92
      , "to":95
    }
    , {
      "from":93
      , "to":95
    }
    , {
      "from":94
      , "to":95
    }
    , {
      "from":127
      , "to":128
    }
    , {
      "from":132
      , "to":118
    }
    , {
      "from":126
      , "to":133
    }
    , {
      "from":118
      , "to":134
      , "reverse":2
    }
    , {
      "from":135
      , "to":119
    }
    , {
      "from":136
      , "to":118
    }
    , {
      "from":137
      , "to":122
    }
    , {
      "from":121
      , "to":119
    }
    , {
      "from":118
      , "to":119
    }
    , {
      "from":123
      , "to":120
    }
    , {
      "from":119
      , "to":120
    }
    , {
      "from":123
      , "to":121
    }
    , {
      "from":124
      , "to":122
    }
    , {
      "from":120
      , "to":122
    }
    , {
      "from":124
      , "to":123
    }
    , {
      "from":130
      , "to":124
    }
    , {
      "from":130
      , "to":129
    }
    , {
      "from":122
      , "to":129
    }
    , {
      "from":127
      , "to":130
    }
    , {
      "from":121
      , "to":126
    }
    , {
      "from":129
      , "to":127
    }
    , {
      "from":128
      , "to":141
    }
    , {
      "from":96
      , "to":142
    }
    , {
      "from":39
      , "to":143
    }
    , {
      "from":144
      , "to":145
    }
    , {
      "from":149
      , "to":139
    }
    , {
      "from":139
      , "to":151
      , "reverse":2
    }
    , {
      "from":147
      , "to":146
    }
    , {
      "from":139
      , "to":146
    }
    , {
      "from":141
      , "to":147
    }
    , {
      "from":142
      , "to":147
    }
    , {
      "from":143
      , "to":147
    }
    , {
      "from":144
      , "to":147
    }
    , {
      "from":146
      , "to":141
    }
    , {
      "from":141
      , "to":142
    }
    , {
      "from":141
      , "to":143
    }
    , {
      "from":141
      , "to":144
    }
    , {
      "from":142
      , "to":144
    }
    , {
      "from":143
      , "to":144
    }
    , {
      "from":161
      , "to":162
    }
    , {
      "from":166
      , "to":153
    }
    , {
      "from":159
      , "to":167
    }
    , {
      "from":153
      , "to":168
      , "reverse":2
    }
    , {
      "from":169
      , "to":153
    }
    , {
      "from":170
      , "to":153
    }
    , {
      "from":171
      , "to":153
    }
    , {
      "from":172
      , "to":163
    }
    , {
      "from":156
      , "to":154
    }
    , {
      "from":153
      , "to":154
    }
    , {
      "from":157
      , "to":155
    }
    , {
      "from":154
      , "to":155
    }
    , {
      "from":157
      , "to":156
    }
    , {
      "from":164
      , "to":157
    }
    , {
      "from":164
      , "to":163
    }
    , {
      "from":155
      , "to":163
    }
    , {
      "from":160
      , "to":164
    }
    , {
      "from":161
      , "to":164
    }
    , {
      "from":156
      , "to":159
    }
    , {
      "from":163
      , "to":160
    }
    , {
      "from":160
      , "to":161
    }
    , {
      "from":25
      , "to":160
    }
    , {
      "from":145
      , "to":181
    }
    , {
      "from":162
      , "to":182
    }
    , {
      "from":183
      , "to":184
    }
    , {
      "from":188
      , "to":174
    }
    , {
      "from":180
      , "to":189
    }
    , {
      "from":174
      , "to":190
      , "reverse":2
    }
    , {
      "from":191
      , "to":174
    }
    , {
      "from":192
      , "to":174
    }
    , {
      "from":193
      , "to":185
    }
    , {
      "from":194
      , "to":185
    }
    , {
      "from":177
      , "to":175
    }
    , {
      "from":174
      , "to":175
    }
    , {
      "from":178
      , "to":176
    }
    , {
      "from":175
      , "to":176
    }
    , {
      "from":178
      , "to":177
    }
    , {
      "from":186
      , "to":178
    }
    , {
      "from":186
      , "to":185
    }
    , {
      "from":176
      , "to":185
    }
    , {
      "from":181
      , "to":186
    }
    , {
      "from":182
      , "to":186
    }
    , {
      "from":183
      , "to":186
    }
    , {
      "from":177
      , "to":180
    }
    , {
      "from":185
      , "to":181
    }
    , {
      "from":185
      , "to":182
    }
    , {
      "from":181
      , "to":183
    }
    , {
      "from":182
      , "to":183
    }
    , {
      "from":184
      , "to":203
    }
    , {
      "from":208
      , "to":196
    }
    , {
      "from":202
      , "to":209
    }
    , {
      "from":196
      , "to":210
      , "reverse":2
    }
    , {
      "from":211
      , "to":196
    }
    , {
      "from":212
      , "to":196
    }
    , {
      "from":213
      , "to":205
    }
    , {
      "from":199
      , "to":197
    }
    , {
      "from":196
      , "to":197
    }
    , {
      "from":200
      , "to":198
    }
    , {
      "from":197
      , "to":198
    }
    , {
      "from":200
      , "to":199
    }
    , {
      "from":206
      , "to":200
    }
    , {
      "from":206
      , "to":205
    }
    , {
      "from":198
      , "to":205
    }
    , {
      "from":203
      , "to":206
    }
    , {
      "from":204
      , "to":206
    }
    , {
      "from":199
      , "to":202
    }
    , {
      "from":205
      , "to":203
    }
    , {
      "from":203
      , "to":204
    }
    , {
      "from":204
      , "to":25
    }
  ]
}
