                                                                                                 LTM2810
                                                                    7.5kVRMS SPI/Digital or I2C µModule
                                                                         Isolator with Transformer Driver
FEATURES                                                                                DESCRIPTION
nn 6-Channel Logic Isolator: 7500VRMS for 1 Minute                                      The LTM®2810 is a complete galvanic digital µModule®
nn 16.2mm Creepage                                                                      (micromodule) isolator. No external components are
nn CSA – UL – IEC Recognition Pending                                                   required. Individual 3V to 5.5V supplies power each side
nn 3V to 5.5V Supply Operation                                                          of the digital isolator. Separate logic supply pins allow
nn Transformer Driver with Integrated Isolated Side LDO
                                                                                        easy interfacing with different logic levels from 1.62V to
nn SPI/Digital (LTM2810-S) or I2C (LTM2810-I) Options
                                                                                        5.5V, independent of the main supply.
nn High Common Mode Transient Immunity: 50kV/μs
nn High Speed Operation:                                                                Module options are available with compatibility to SPI
   nn 10MHz Digital Isolation                                                           (LTM2810-S) and I2C (LTM2810-I), master mode only,
   nn 4MHz/8MHz SPI Isolation                                                           specifications.
   nn 400kHz I2C Isolation
                                                                                        The module includes an integrated transformer driver on
nn Operation Up to 125°C (H-Grade)
                                                                                        the logic side and an LDO on the isolated side to regulate
nn 1.62V to 5.5V Logic Supplies for Flexible Digital
                                                                                        the rectified transformer output. The LDO output is nomi-
   Interfacing                                                                          nally 5V but may be overdriven.
nn ±25kV ESD HBM Across the Isolation Barrier
nn Maximum Continuous Working Voltage: 1kV
                                            RMS, 1.6kVDC
                                                                                        Coupled inductors provide 7500VRMS of isolation between
nn Low Current Shutdown Mode (<10µA)                                                    the input and output logic interface. This device is ideal for
nn 22mm × 6.25mm × 2.06mm BGA Package                                                   systems with different ground potentials, allowing unin-
                                                                                        terrupted communication through large common mode
APPLICATIONS                                                                            transients faster than 50kV/μs.
nn EV/HEV Systems                                                                       All registered trademarks and trademarks are the property of their respective owners.
nn Industrial and Metering Systems
nn Test and Measurement Equipment
nn Medical Equipment
TYPICAL APPLICATION
                    Isolated 4MHz SPI Interface                                                 LTM2810-I Operating Through 70kV/µs CM Transients
                                                                     2.2µF                                 SCL2 = I1
                       ST2 ST1                              VIN
        5V           PVCC                                                                                               SCL 1V/DIV                   DO1 1V/DIV
                     VCC                             LTM2810-S
                     VL                                      VL2                                                                                      GND2-GND
                                 ISOLATION BARRIER
                     ON                                      ON2                                                                                      250V/DIV
       SCK           DI1                                      O1      SCK2
      MOSI           DI2                                     O2P      MOSI
        SS           DI3                                     O2N
                                                                                                                                                             2810 TA01b
                     DO1E                                     O3      SS
      MISO           DO1                                       I1     MISO
                        GND                          GND2   01E
                                                                      2810 F01a
                                                                                                                                                                                Rev 0
Document Feedback                                                    For more information www.analog.com                                                                        1


LTM2810
ABSOLUTE MAXIMUM RATINGS                                                     (Note 1)
Supply Voltages                                                                      Isolated Signals
    PVCC to GND............................................. –0.3V to 6V                AVL2, I1, I2, I3, O1, O1E, O2P, O3, ON2,
    VCC to GND............................................... –0.3V to 6V               SCL2, SDA2.......................GND2 – 0.3V to VL2 + 0.3V
    VL to GND................................................. –0.3V to 6V              O2N............................................ GND2 – 0.3V to 6.3V
Isolated Supply Voltages                                                             Operating Temperature Range (Note 4)
    VIN to GND2............................................ –0.3V to 45V                LTM2810C................................................ 0°C to 70°C
    VL2 to GND2............................................. –0.3V to 6V                LTM2810I..............................................–40°C to 85°C
Logic Signals                                                                           LTM2810H.......................................... –40°C to 125°C
    DI1, DI2, DI3, DO1, DO1E, DO2P,                                                  Maximum Internal Operating Temperature............. 125°C
    DO3, ON, SCL, ST1, ST2........ GND – 0.3V to VL + 0.3V                           Storage Temperature Range................... –55°C to 125°C
    DO2N, SDA................................... GND – 0.3V to 6.3V                  Peak Body Reflow Temperature............................. 260°C
PIN CONFIGURATION
 LTM2810-I                                                                         LTM2810-S
                                    TOP VIEW                                                                             TOP VIEW
                           1    2     3    4    5      6                                                      1     2      3    4    5      6
                          DI3  SDA   SCL  ON     VL   ST1                                                    DI3   DI2    DI1  ON     VL   ST1
                    A                                                                                  A
                          DO3       GND  DO1   PVCC GND                                                      DO3 DO2N DO2P DO1      PVCC GND
                    B                                                                                  B
                    C                                                                                  C
                                  GND          VCC    ST2                                                         GND         DO1E   VCC   ST2
                    D                                                                                  D
                     E                                                                                  E
                     F                                                                                  F
                    G                                                                                  G
                    H                                                                                  H
                     J                                                                                  J
                    K                                                                                  K
                     L                                                                                  L
                    M                                                                                  M
                    N                                                                                  N
                    P                                                                                  P
                    R                                                                                  R
                    S                                                                                  S
                     T                                                                                  T
                    U                                                                                  U
                                    GND2               VIN                                                        GND2         O1E GND2     VIN
                    V                                                                                  V
                          O3             SCL2  AVL2 GND2                                                      O3   O2N    O2P  O1   AVL2 GND2
                    W                                                                                  W
                               SDA2
                    X                                                                                  X
                           I3         I1 ON2       VL2                                                        I3    I2     I1 ON2       VL2
                                  BGA PACKAGE                                                                          BGA PACKAGE
                       36-PIN (22mm × 6.25mm × 2.06mm)                                                    36-PIN (22mm × 6.25mm × 2.06mm)
               TJMAX = 125°C, JA = 49.6°C/W, JCBOTOM = 34°C/W,                                  TJMAX = 125°C, JA = 49.6°C/W, JCBOTOM = 34°C/W,
                        JCTOP = 26°C/W, JB = 33.7°C/W                                                    JCTOP = 26°C/W, JB = 33.7°C/W
               VALUES DETERMINED PER JESD51-9, WEIGHT = 0.5g                                     VALUES DETERMINED PER JESD51-9, WEIGHT = 0.5g
                                                                                                                                                         Rev 0
2                                                               For more information www.analog.com


                                                                                                                                      LTM2810
ORDER INFORMATION
LEAD FREE FINISH             TRAY                       PART MARKING*           PACKAGE DESCRIPTION                               TEMPERATURE RANGE
LTM2810CY-I#PBF              LTM2810CY-I#PBF            LTM2810Y-I              36-Lead (22mm × 6.25mm × 2.06mm) BGA              0°C to 70°C
LTM2810IY-I#PBF              LTM2810IY-I#PBF            LTM2810Y-I              36-Lead (22mm × 6.25mm × 2.06mm) BGA              –40°C to 85°C
LTM2810HY-I#PBF              LTM2810HY-I#PBF            LTM2810Y-I              36-Lead (22mm × 6.25mm × 2.06mm) BGA              –40°C to 125°C
LTM2810CY-S#PBF              LTM2810CY-S#PBF            LTM2810Y-S              36-Lead (22mm × 6.25mm × 2.06mm) BGA              0°C to 70°C
LTM2810IY-S#PBF              LTM2810IY-S#PBF            LTM2810Y-S              36-Lead (22mm × 6.25mm × 2.06mm) BGA              –40°C to 85°C
LTM2810HY-S#PBF              LTM2810HY-S#PBF            LTM2810Y-S              36-Lead (22mm × 6.25mm × 2.06mm) BGA              –40°C to 125°C
• Device temperature grade is indicated by a label on the shipping container.     • This product is not recommended for second side reflow.
                                                                                    This product is moisture sensitive. For more information, go to
• Pad or ball finish code is per IPC/JEDEC J-STD-609.
                                                                                    Recommended BGA PCB Assembly and Manufacturing Procedures.
• BGA Package and Tray Drawings
ELECTRICAL CHARACTERISTICS                                           The l denotes the specifications which apply over the full operating
temperature range, otherwise specifications are at TA = 25°C. PVCC = VCC = 5V, VL = VL2 = 3.3V, VIN = GND = GND2 = 0V, ON = VL, and
ON2 = VL2 unless otherwise noted. Specifications apply to all options unless otherwise noted.
SYMBOL        PARAMETER                         CONDITIONS                                                   MIN            TYP         MAX         UNITS
Input Supplies
              Operating Voltage Range           VCC, PVCC, VL (LTM2810-I), VL2                       l        3.0                        5.5            V
                                                VL (LTM2810-S)                                       l       1.62                        5.5            V
                                                VIN                                                  l         3.6                        38            V
VL2           Output Variation (Note 7)         VL2 + 1V ≤ VIN ≤ 38V, ILOAD = 0 to 100mA             l       –0.2                        0.2            V
AVL2          Adjust Pin Voltage (Note 7)       VL2 + 1V ≤ VIN ≤ 38V, ILOAD = 0 to 100mA             l        580           600          620          mV
              Supply Current                    ICC, PICC, IL, ON = ON2 = 0V                         l                        0           10           µA
                                                IVIN, VIN = 6V, ON2 = 0V                             l                       40           80           µA
                                                ICC, PICC                                            l                      3.2            5          mA
                                                IVIN, VIN = 5V, VL2 Adjusted to 3V                   l                      3.6            6          mA
                                                IL (LTM2810-S)                                       l                                    10           µA
                                                IL (LTM2810-I)                                                                           150           µA
              VL2 Current Limit                 VIN = 7V, VL2 = 0V                                                          200                       mA
                                                VIN = VL2(NOMINAL) + 1V, ∆VL2 = –5%                  l        110                                     mA
              ST1, ST2 Output Current           (Note 2)                                                                    400                       mA
Logic – DI1, DI2, DI3, DO1, DO1E, DO2N, DO2P, DO3, I1, I2, I3, O1, O1E, O2N, O2P, O3, ON, ON2 (VL = VL or VL2)
VITH          Input Threshold Voltage           1.62V ≤ VL < 2.35                                    l     0.25 • VL                  0.75 • VL         V
                                                2.35V ≤ VL                                           l     0.33 • VL                  0.67 • VL         V
IIN           Input Current                                                                          l                        0           ±5           µA
VO            Output Voltage                    ILOAD = 1mA, 1.62V ≤ VL < 3V                         l        0.4                     VL – 0.4          V
                                                ILOAD = 4mA, 3V ≤ VL                                 l        0.4                     VL – 0.4          V
                                                DO1 (LTM2810-I), ILOAD = 2mA, 3V ≤ VL                l        0.4                     VL – 0.4          V
                                                DO2N, ILOAD = 1mA, 1.62V ≤ VL < 3V                   l        0.4                                       V
                                                DO2N, O2N, ILOAD = 4mA, 3V ≤ VL                      l        0.4                                       V
                                                DO2P, ILOAD = 1mA, 1.62V ≤ VL < 3V                   l                                VL – 0.4          V
                                                DO2P, O2P, ILOAD = 4mA, 3V ≤ VL                      l                                VL – 0.4          V
              Output High Resistance            (Note 3)                                                                     40                         Ω
              Output Low Resistance             (Note 3)                                                                     40                         Ω
                                                                                                                                                       Rev 0
                                                             For more information www.analog.com                                                      3


LTM2810
ELECTRICAL CHARACTERISTICS                                          The l denotes the specifications which apply over the full operating
temperature range, otherwise specifications are at TA = 25°C. PVCC = VCC = 5V, VL = VL2 = 3.3V, VIN = GND = GND2 = 0V, ON = VL, and
ON2 = VL2 unless otherwise noted. Specifications apply to all options unless otherwise noted.
SYMBOL        PARAMETER                        CONDITIONS                                             MIN         TYP         MAX        UNITS
I2C – SCL, SCL2, SDA, SDA2 (LTM2810-I) (V   L = VL or VL2)
VITH          Input Threshold Voltage          3V ≤ VL ≤ 5.5V                                   l   0.3 • VL                 0.7 • VL         V
VHYS          Input Hysteresis                 3V ≤ VL ≤ 5.5V                                                   0.05 • VL                     V
IIN           Input Current                                                                     l                   0           ±5          µA
VO            Output Voltage                   SCL2, ILOAD = 2mA, 3V ≤ VL ≤ 5.5V                l     0.4                    VL – 0.4         V
VOL           Output Low Voltage               SDA, ILOAD = 3mA                                 l                               0.4           V
                                               SDA2 = No Load, SDA = 0V, 4.5V ≤ VL < 5.5V       l                              0.45           V
                                               SDA2 = No Load, SDA = 0V, 3V ≤ VL < 4.5V         l                  0.3         0.55           V
              SDA, SDA2 Slew Rate                                                               l      1                                  V/µs
ISC           Short-Circuit Current            SDA2 = 0, SDA = VL                               l                              100         mA
                                               0V ≤ SCL2 ≤ VL                                                      ±30                     mA
                                               SDA = 0, SDA2 = VL                                                   6                      mA
                                               SDA = VL, SDA2 = 0                                                 –1.8                     mA
ESD (HBM) (Note 2)
              Isolation Boundary               (VIN, VL2, GND2) to (PVCC, VCC, VL, GND) in Any                     ±25                      kV
                                               Combination
SWITCHING CHARACTERISTICS                                           The l denotes the specifications which apply over the full operating
temperature range, otherwise specifications are at TA = 25°C. PVCC = VCC = 5V, VL = VL2 = 3.3V, VIN = GND = GND2 = 0V, ON = VL, and
ON2 = VL2 unless otherwise noted. Specifications apply to all options unless otherwise noted.
SYMBOL      PARAMETER                                   CONDITIONS                                           MIN         TYP       MAX    UNITS
Power Driver – ST1, ST2
            Drive Frequency                                                                                                2                MHz
            Duty Cycle                                                                                       49           50        51         %
Power Supply Generator
            VL2 Supply Start-Up Time                    VIN  to VL2 > 4.75V                                              50                 ms
Logic Timing
            Maximum Data Rate                           Input  Output, CL = 15pF (Note 3)             l     10                             MHz
                                                        Bidirectional SPI Communication                l      4                             MHz
                                                        Unidirectional SPI Communication               l      8                             MHz
tPHL, tPLH Propagation Delay                            Input  Output, CL = 15pF (Figure 1)           l     30           45        100       ns
tPZH, tPZL DO1, O1 Enable Time (Figure 2)               xO1E =  to xO1 High, RPD = 1kΩ, xI1 = High    l                             50       ns
            ONx Enable Time (Figure 4)                  ONx =  to xOx High, RPD = 1kΩ, xIx = High     l                             60       μs
tPHZ, tPLZ DO1, O1 Disable Time (Figure 2)              xO1E =  to xO1 Low, RPD = 1kΩ, xI1 = High     l                             50       ns
            ONx Disable Time (Figure 4)                 ONx =  to xOx Low, RPD = 1kΩ, xIx = High      l                            100       ns
I2C Timing
            Maximum Data Rate                           (Note 3)                                       l     400                             kHz
tPHL, tPLH Propagation Delay (Figure 3)                 SCL  SCL2                                     l                 150        250       ns
                                                        SDA  SDA2                                     l                 150        300       ns
                                                        SDA2  SDA, RPU = 1kΩ                          l                 300        500       ns
tR          Rise Time (30% to 70%) (Figure 3)           SDA2, CL = 200pF                               l     40                     350       ns
                                                        SDA, RPU = 1kΩ, CL = 200pF                     l     40                     350       ns
                                                        SCL2, CL = 200pF                               l                            250       ns
tF          Fall Time (70% to 30%) (Figure 3)           SDA2, CL = 200pF                               l     40                     250       ns
                                                        SDA, RPU = 1kΩ, CL = 200pF                     l     40                     250       ns
                                                        SCL2, CL = 200pF                               l                            250       ns
                                                                                                                                            Rev 0
4                                                          For more information www.analog.com


                                                                                                                                         LTM2810
SWITCHING CHARACTERISTICS                                          The l denotes the specifications which apply over the full operating
temperature range, otherwise specifications are at TA = 25°C. PVCC = VCC = 5V, VL = VL2 = 3.3V, VIN = GND = GND2 = 0V, ON = VL, and
ON2 = VL2 unless otherwise noted. Specifications apply to all options unless otherwise noted.
SYMBOL        PARAMETER                                CONDITIONS                                                     MIN          TYP        MAX       UNITS
tPZH, tPZL ONx Enable Time                             ON =  to SDA Low, RPU = 1kΩ, SDA2 = 0V                 l                                60          μs
                                                       ON2 =  to (SCL2, SDA2) Low, (SCL, SDA) = 0V            l                                60          μs
tPHZ, tPLZ ONx Disable Time                            ON =  to SDA High, RPU = 1kΩ, SDA2 = 0V                l                                80          ns
                                                       ON2 =  to SCL2 High, SCL = 0V                          l                                80          ns
                                                       ON2 =  to SDA2 High, SDA = 0V                          l                               225          ns
tSP           Pulse Width of Spikes Suppressed by                                                              l       0                        50          ns
              Input Filter
ISOLATION CHARACTERISTICS                                          TA = 25°C.
SYMBOL        PARAMETER                                 CONDITIONS                                              MIN          TYP          MAX           UNITS
VISO          Rated Dielectric Insulation Voltage       1 Minute, Derived from 1 Second Test                    7500                                     VRMS
                                                        1 Second (Notes 5, 6)                                   9000                                     VRMS
              Common Mode Transient Immunity            PVCC = VCC = VL = ON = 5V, VL2 = ON2 = 5V                50            75                        kV/µs
                                                        VCM = 1kV, ∆t = 20ns (Note 2)
VIORM         Maximum Continuous Working Voltage        (Notes 2, 5)                                            1600                                       VDC
                                                                                                                1000                                     VRMS
              Partial Discharge                         VPD = 2650VPEAK (Note 5)                                                            5               pC
CTI           Comparative Tracking Index                IEC 60112 (Note 2), Material Group I                    600                                      VRMS
              Depth of Erosion                          IEC 60112 (Note 2)                                                  0.017                         mm
DTI           Distance Through Insulation               (Note 2)                                                              0.2                         mm
              Input to Output Resistance                (Notes 2, 5)                                              1             5                          TΩ
              Input to Output Capacitance               (Notes 2, 5)                                                            2                           pF
              Creepage Distance                         (Note 2)                                                             16.2                         mm
Note 1: Stresses beyond those listed under Absolute Maximum Ratings              Note 5: Device is considered a 2-terminal device. Pin group A1 through C6
may cause permanent damage to the device. Exposure to any Absolute               shorted together and pin group V1 through X6 shorted together.
Maximum Rating condition for extended periods may affect device                  Note 6: The rated dielectric insulation voltage should not be interpreted as
reliability and lifetime.                                                        a continuous voltage rating.
Note 2: Guaranteed by design and not subject to production test.                 Note 7: Maximum junction temperature limits operating conditions. The
Note 3: Guaranteed by other measured parameters and is not tested directly.      regulated output voltage specification does not apply for all possible
Note 4: This µModule isolator includes overtemperature protection that           combinations of input voltage and output current. Limit the output current
is intended to protect the device during momentary overload conditions.          range if operating at the maximum input-to-output voltage differential.
Junction temperature will exceed 125°C when overtemperature protection           Limit the input-to-output voltage differential if operating at maximum
is active. Continuous operation above specified maximum operating                output current. Current limit foldback will limit the maximum output
junction temperature may result in device degradation or failure.                current as a function of input-to-output voltage.
                                                                                                                                                          Rev 0
                                                            For more information www.analog.com                                                           5


LTM2810
TYPICAL PERFORMANCE CHARACTERISTICS                                                                                                                         TA = 25°C, PVCC = VCC = 5V, VL = VL2 = 3.3V,
GND = GND2 = 0V, ON = VL, and ON2 = VL2, unless otherwise noted.
                           PVCC Supply Current vs                                                             VCC Supply Current vs
                           Temperature                                                                        Temperature                                                                           VL Supply Current vs Temperature
                     4.0                                                                                4.0                                                                                   200
                                                                                                                                                                                              190
                     3.5                                                                                3.5
                                                                                                                                                                                              180
                     3.0                                                                                3.0
                                                                                                                                                                                              170
      CURRENT (mA)                                                                CURRENT (mA)                                                                         CURRENT (µA)
                     2.5                                                                                2.5                                                                                   160
                     2.0                                                                                2.0                                                                                   150
                                                                                                                                                                                              140
                     1.5              PVCC = 3V                                                         1.5
                                      PVCC = 3.3V                                                                                                                                             130
                     1.0              PVCC = 3.6V                                                       1.0                                                                                             LTM2810-I
                                      PVCC = 4.5V                                                                                                                                             120
                                                                                                                          VCC = 3.3V                                                                            VL = 3.3V
                     0.5              PVCC = 5V                                                         0.5                                                                                   110
                                                                                                                          VCC = 5V                                                                              VL = 5V
                                      PVCC = 5.5V
                      0                                                                                  0                                                                                    100
                       –50    –25     0    25   50    75      100     125                                 –50       –25        0    25   50    75     100       125                              –50      –25       0    25   50    75      100       125
                                       TEMPERATURE (°C)                                                                         TEMPERATURE (°C)                                                                     TEMPERATURE (°C)
                                                                 2810 G01                                                                                  2810 G02                                                                           2810 G03
                           VIN Supply Current vs                                                              Logic Input Threshold vs                                                              Logic Output Voltage vs Load
                           Temperature                                                                        VL Supply Voltage                                                                     Current
                     4.0                                                                                3.5                                                                                     6
                     3.9
                                                                                                        3.0                                                                                     5
                     3.8                                                                                                                                                                                        VLx = 5.5V
                                                                                THRESHOLD VOLTAGE (V)
                     3.7                                                                                2.5                                                                                                     VLx = 3.3V
                                                                                                                                                                         OUTPUT VOLTAGE (V)
                                                                                                                              INPUT RISING                                                      4               VLx = 1.62V
     CURRENT (mA)
                     3.6
                                                                                                        2.0
                     3.5                                                                                                                     INPUT FALLING                                      3
                                                                                                        1.5
                     3.4
                                                                                                                                                                                                2
                     3.3                                                                                1.0
                     3.2
                                    VIN = 4V                                                            0.5                                                                                     1
                     3.1            VIN = 38V
                     3.0                                                                                  0                                                                                     0
                        –50   –25     0    25   50    75      100     125                                     1           2         3       4        5            6                                 0     1     2     3 4 5 6 7 8                 9     10
                                       TEMPERATURE (°C)                                                                       VLx SUPPLY VOLTAGE (V)                                                                |LOAD CURRENT| (mA)
                                                                 2810 G04                                                                                  2810 G05                                                                               2810 G06
                           SDA Low Level Output Voltage vs                                                    SDA2 Low Level Output Voltage                                                         Supply Current vs Data Rate, All
                           Temperature                                                                        vs Temperature                                                                        Channels
                     0.5                                                                                0.5                                                                                    16
                           LTM2810-I                                                                              LTM2810-I
                           SDA RPU = 1.1k                                                                                                                                                                       I L AT V L = 3.3V
                                                                                                                                                                                               14               I CC AT V CC = 3.3V or 5V
                     0.4                                                                                0.4                                                                                                     I L2 AT V L2 = 3.3V
                                                                                                                                                                                               12               I L AT V L = 5V
OUTPUT VOLTAGE (V)                                                            OUTPUT VOLTAGE (V)
                                                                                                                                                                                                                I L2 AT V L2 = 5V
                                                                                                                                                                              CURRENT (mA)
                     0.3                                                                                0.3                                                                                    10
                                                                                                                                                                                                8
                     0.2                                                                                0.2                                                                                     6
                                                                                                                                                                                                4
                     0.1                                                                                0.1
                                                            VL = 3.3V                                                                               VL2 = 3.3V                                  2
                                                            VL = 5V                                                                                 VL2 = 5V
                       0                                                                                  0                                                                                     0
                        –50   –25      0    25   50    75     100       125                                –50       –25       0    25   50    75        100     125                             10k                100k         1M                   10M
                                        TEMPERATURE (°C)                                                                        TEMPERATURE (°C)                                                                     FREQUENCY (Hz)
                                                                 2810 G07                                                                                   2810 G08                                                                          2810 G09
                                                                                                                                                                                                                                                      Rev 0
6                                                                                                         For more information www.analog.com


                                                                                                                                                                              LTM2810
TYPICAL PERFORMANCE CHARACTERISTICS                                                                                                 TA = 25°C, PVCC = VCC = 5V, VL = VL2 = 3.3V,
GND = GND2 = 0V, ON = VL, and ON2 = VL2, unless otherwise noted.
                                       ST1 and ST2 Current Limit vs                                                             ST1 and ST2 Current Limit vs
                                       Temperature Histogram                                                                    Temperature Histogram
                                  40                                                                                      30
                                                                   PVCC = 5V                                                                              PVCC = 3.3V
                                  35                                   130°C                                                                                     130°C
                                                                                                                          25
                                                                       25°C                                                                                      25°C
                                  30                                   –60°C                                                                                     –60°C
               DISTRIBUTION (%)                                                                       DISTRIBUTION (%)
                                                                                                                          20
                                  25
                                  20                                                                                      15
                                  15
                                                                                                                          10
                                  10
                                                                                                                           5
                                   5
                                   0                                                                                       0
                                    350 375 400 425 450 475 500 525 550 575 600                                             500 540 580 620 660 700 740 780 820 860 900
                                                CURRENT LIMIT (mA)                                                                      CURRENT LIMIT (mA)
                                                                        2810 G10                                                                                   2810 G11
                                       VL2 Transient Response                                                                   Thermal Derating
                                                                                                                          3.0
                                        VIN = 6V
                 VL2                                                                                                      2.5
            50mV/DIV
                                                                                                  POWER DISSIPATION (W)
                                                                                                                          2.0
                                                                                                                          1.5
               ILOAD                                                                                                      1.0
            50mA/DIV
                                                     50µs/DIV
                                                                        2810 G12                                          0.5
                                                                                                                           0
                                                                                                                                0    25   50     75   100    125        150
                                                                                                                                      AMBIENT TEMPERATURE (°C)
                                                                                                                                                                   2810 G13
                                                                                                                                LIMITED BY MAXIMUM
                                                                                                                                INTERNAL OPERATING TEMPERATURE
                                                                                                                                θJA = 50°C/W
                                                                                                                                                                                   Rev 0
                                                                         For more information www.analog.com                                                                       7


LTM2810
PIN FUNCTIONS
LTM2810-S, Logic Side                                                   DO1 (B4): Digital Output, Referenced to VL and GND.
                                                                        Logic output connected to I1 through the isolation bar-
DI3 (A1): Digital Input, Referenced to VL and GND. Logic
                                                                        rier. Under the condition of an isolation communication
input connected to O3 through the isolation barrier. The
                                                                        failure this output is in a high impedance state.
logic state on DI3 translates to the same logic state on
O3. Connect to GND or VL if not used.                                   PVCC (B5): Bridge Driver Supply Voltage. Operating volt-
                                                                        age is 3V to 5.5V, connect to GND to disable bridge driver.
DI2 (A2): Digital Input, Referenced to VL and GND. Logic
                                                                        Internally bypassed with 2.2μF.
input connected to O2N and O2P through the isolation
barrier. The logic state on DI2 translates to the same logic            DO1E (C4): Digital Output Enable, Referenced to VL and
state on O2N and O2P. Connect to GND or VL if not used.                 GND. A logic high on DO1E places the logic side DO1 pin
DI1 (A3): Digital Input, Referenced to VL and GND. Logic                in a high impedance state, a logic low enables the output.
input connected to O1 through the isolation barrier. The                Connect to GND or VL if not used.
logic state on DI1 translates to the same logic state on                VCC (C5): Supply Voltage. Operating voltage is 3V to 5.5V.
O1. Connect to GND or VL if not used.                                   Internally bypassed with 1μF.
ON (A4): Enable, Referenced to VL and GND. Enables data                 GND (B6, C1 to C3): Circuit Ground.
communication through the isolation barrier. If ON is high
the part is enabled and communications are functional to                LTM2810-S, Isolated Side
the isolated side. If ON is low the logic side is held in reset,        O1E (V4): Digital Output Enable, Referenced to VL2 and
all digital outputs are in a high impedance state. Connect              GND2. A logic high on O1E places the isolated side O1 pin
to VL if not driven.                                                    in a high impedance state, a logic low enables the output.
VL (A5): Logic Supply. Interface supply voltage for pins                Connect to GND2 or VL2 if not used.
DI1, DI2, DI3, DO1, DO2P, DO3, DO1E, and ON. Operating                  VIN (V6): Internal LDO Input Voltage. Operating voltage is
voltage is 1.62V to 5.5V. Internally bypassed with 1μF.                 3.6V to 38V. Internally bypassed with 0.1μF.
ST1, ST2 (A6, C6): Bridge Driver Outputs, Referenced                    O3 (W1): Digital Output, Referenced to VL2 and GND2.
to PVCC and GND. Each output runs at 50% duty cycle,                    Logic output connected to DI3 through the isolation bar-
ST1 is 180 degrees out of phase with ST2. Operating                     rier. Under the condition of an isolation communication
frequency is 2MHz. Bridge driver is enabled when PVCC                   failure O3 defaults to a high state.
is between 3V to 5.5V and ON is high.
                                                                        O2N (W2): Open Drain Pull-Down Output to GND2. Logic
DO3 (B1): Digital Output, Referenced to VL and GND.                     output connected to DI2 through the isolation barrier.
Logic output connected to I3 through the isolation bar-                 Under the condition of an isolation communication failure
rier. Under the condition of an isolation communication                 O2N defaults to a low state.
failure this output is in a high impedance state.
                                                                        O2P (W3): Open Drain Pull-Up Output to VL2. Logic out-
DO2N (B2): Open Drain Pull-Down Output to GND. Logic                    put connected to DI2 through the isolation barrier. Under
output connected to I2 through the isolation barrier. Under             the condition of an isolation communication failure O2P
the condition of an isolation communication failure this                defaults to a low state.
output is in a high impedance state.
                                                                        O1 (W4): Digital Output, Referenced to VL2 and GND2.
DO2P (B3): Open Drain Pull-Up Output to VL. Logic out-                  Logic output connected to DI1 through the isolation bar-
put connected to I2 through the isolation barrier. Under                rier. Under the condition of an isolation communication
the condition of an isolation communication failure this                failure O1 defaults to a low state.
output is in a high impedance state.
                                                                        AVL2 (W5): VL2 LDO Adjust Pin.
                                                                                                                               Rev 0
8                                                  For more information www.analog.com


                                                                                                                  LTM2810
PIN FUNCTIONS
I3 (X1): Digital Input, Referenced to VL2 and GND2. Logic             ON (A4): Enable, Referenced to VL and GND. Enables data
input connected to DO3 through the isolation barrier. The             communication through the isolation barrier. If ON is high
logic state on I3 translates to the same logic state on DO3.          the part is enabled and communications are functional to
Connect to GND2 or VL2 if not used.                                   the isolated side. If ON is low the logic side is held in reset,
                                                                      all digital outputs are in a high impedance state. Connect
I2 (X2): Digital Input, Referenced to VL2 and GND2. Logic
input connected to DO2N and DO2P through the isolation                to VL if not driven.
barrier. The logic state on I2 translates to the same logic           VL (A5): Logic Supply. Interface supply voltage for pins
state on DO2N and DO2P. Connect to GND2 or VL2 if not                 SCL, DI3, DO1, DO3, and ON. Operating voltage is 3V to
used.                                                                 5.5V. Internally bypassed with 1μF.
I1 (X3): Digital Input, Referenced to VL2 and GND2. Logic             ST1, ST2 (A6, C6): Bridge Driver Outputs, Referenced
input connected to DO1 through the isolation barrier. The             to PVCC and GND. Each output runs at 50% duty cycle,
logic state on I1 translates to the same logic state on DO1.          ST1 is 180 degrees out of phase with ST2. Operating
Connect to GND2 or VL2 if not used.                                   frequency is 2MHz. Bridge driver is enabled when PVCC
                                                                      is between 3V to 5.5V and ON is high.
ON2 (X4): Enable, Referenced to VL2 and GND2. Enables
data communication through the isolation barrier. If ON2              DO3 (B1): Digital Output, Referenced to VL and GND.
is high the part is enabled and communications are func-              Logic output connected to I3 through the isolation bar-
tional to the logic side. If ON2 is low the isolated side is          rier. Under the condition of an isolation communication
held in reset, O1, O2N and O2P are in a low state, and O3             failure this output is in a high impedance state.
is in a high state. Connect to VL2 if not driven.                     DO1 (B4): Digital Output, Referenced to VL and GND.
VL2 (X5, X6): Logic Supply, Referred to GND2. Interface               Logic output connected to I1 through the isolation bar-
supply voltage for pins O1, O2P, O3, I1, I2, I3, O1E, and             rier. Under the condition of an isolation communication
ON2. Operating voltage is 3V to 5.5V. Internally bypassed             failure this output is in a high impedance state.
with 6.6μF.
                                                                      PVCC (B5): Bridge Driver Supply Voltage. Operating volt-
GND2 (V1 to V3, V5, W6): Isolated Ground.                             age is 3V to 5.5V, connect to GND to disable bridge driver.
                                                                      Internally bypassed with 2.2μF.
LTM2810-I, Logic Side
                                                                      VCC (C5): Supply Voltage. Operating voltage is 3V to 5.5V.
DI3 (A1): Digital Input, Referenced to VL and GND. Logic              Internally bypassed with 1μF.
input connected to O3 through the isolation barrier. The
                                                                      GND (B3, B6, C1 to C4): Circuit Ground.
logic state on DI3 translates to the same logic state on
O3. Connect to GND or VL if not used.                                 LTM2810-I, Isolated Side
SDA (A2, B2): Serial I2C Data Pins, Referenced to VL and              VIN (V6): Internal LDO Input Voltage. Operating voltage is
GND. Bidirectional logic pins connected to isolated side              3.6V to 38V. Bypassed with 0.1μF.
SDA2 pins through the isolation barrier. Under the condi-
tion of an isolation communication failure pins are in a              O3 (W1): Digital Output, Referenced to VL2 and GND2.
high impedance state. Pull up to VL if not used.                      Logic output connected to DI3 through the isolation bar-
                                                                      rier. Under the condition of an isolation communication
SCL (A3): Serial I2C Clock Input, Referenced to VL and
                                                                      failure O3 defaults to a high state.
GND. Logic input connected to isolated side SCL2 pin
through the isolation barrier. Clock is unidirectional from           SDA2 (W2, W3, X2): Serial I2C Data Pins, Referenced
logic to isolated side. Pull up to VL if not used.                    to VL2 and GND2. Bidirectional logic pins connected to
                                                                      logic side SDA pins through the isolation barrier. Output
                                                                      is biased high by a 1.8mA current source. Do not connect
                                                                                                                                  Rev 0
                                                 For more information www.analog.com                                              9


LTM2810
PIN FUNCTIONS
an external pull-up device to SDA2. Under the condition               I1 (X3): Digital Input, Referenced to VL2 and GND2. Logic
of an isolation communication failure outputs default to              input connected to DO1 through the isolation barrier. The
a high state. Pins connected internally.                              logic state on I1 translates to the same logic state on DO1.
                                                                      Connect to GND2 or VL2 if not used.
SCL2 (W4): Serial I2C Clock Output, Referenced to VL2
and GND2. Logic output connected to logic side SCL pin                ON2 (X4): Enable, Referenced to VL2 and GND2. Enables
through the isolation barrier. Clock is unidirectional from           data communication through the isolation barrier. If ON2
logic to isolated side. SCL2 has a push-pull output stage;            is high the part is enabled and communications are func-
do not connect an external pull-up device. Under the con-             tional to the logic side. If ON2 is low the isolated side is
dition of an isolation communication failure this output              held in reset, all digital outputs are in a high state. Connect
defaults to a high state.                                             to VL2 if not driven.
AVL2 (W5): VL2 LDO Adjust Pin.                                        VL2 (X5, X6): Logic Supply, Referred to GND2. Interface
I3 (X1): Digital Input, Referenced to VL2 and GND2. Logic             supply voltage for pins SCL2, SDA2, I1, I3, O3, and ON2.
input connected to DO3 through the isolation barrier. The             Operating voltage is 3V to 5.5V. Internally bypassed with
logic state on I3 translates to the same logic state on DO3.          6.6μF.
Connect to GND2 or VL2 if not used.                                   GND2 (W6, V1 to V5): Isolated Ground.
                                                                                                                                  Rev 0
10                                               For more information www.analog.com


                                                                                                                                   LTM2810
BLOCK DIAGRAM
                                                                       LTM2810-S
                                                                                            2.2µF
        PVCC     2.2µF         ST1      ST2                                           VIN
        VCC      1µF
                                                                                              0.1µF
                                                                                                             GND2
        VL       1µF
                                                   ISOLATION BARRIER
                                                                                                                          R1
                                                                                                                          13K
        GND                                                                                                  AVL2
                                                                                    REG
                                                                                                                          R2
                                                                                                      10nF                56.2K
                                                                                                              VL2
                                                                            6.6µF                                            3.3VOUT
                               BRIDGE
               PVCC
                               DRIVER
                                                                                                              ON2
                             ISOLATED                                           ISOLATED
                         COMMUNICATIONS                                     COMMUNICATIONS
        ON                  INTERFACE                                          INTERFACE                      O1E
        DI1                                                                                                    O1
                                                                                                              O2P
        DI2
                                                                                                              O2N
        DI3                                                                                                    O3
        DO1E
        DO1                                                                                                    I1
        DO2P
                                                                                                               I2
        D02N
        D03                                                                                                    I3
                          VL         VCC
                                                                                                              2810 BD-S
                                                                                                                                        Rev 0
                                              For more information www.analog.com                                                      11


LTM2810
BLOCK DIAGRAM
                                                                     LTM2810-I
                                                                                            2.2µF
          PVCC     2.2µF         ST1      ST2                                         VIN
          VCC      1µF
                                                                                              0.1µF
                                                                                                             GND2
          VL       1µF
                                                     ISOLATION BARRIER
          GND                                                                                                AVL2
                                                                                    REG
                                                                                                      10nF
                                                                                                              VL2
                                                                            6.6µF                                          5VOUT
                                 BRIDGE
                 PVCC
                                 DRIVER
                                                                                                              ON2
                               ISOLATED                                          ISOLATED
                           COMMUNICATIONS                                    COMMUNICATIONS
          ON                  INTERFACE                                         INTERFACE
          SCL                                                                                                SCL2
          SDA
                                                                                                             SDA2
          DI3                                                                                                  O3
          DO1                                                                                                   I1
          D03                                                                                                   I3
                            VL         VCC
                                                                                                               2810 BD-I
                                                                                                                                   Rev 0
12                                           For more information www.analog.com


                                                                                                        LTM2810
TEST CIRCUIT
                                                                    VL
                                                             DIx            ½VL
                                           Ox                       0V
                                                                                          tPLH  tPHL
    DIx                                CL                         VOH
                                                                                 90%                 10%
                                                              Ox                      ½VL2
                                                                   VOL         10%                    90%
                                                                             tR                            tF
                                                                   VL2
                                                               Ix          ½VL2
      DOx                                                           0V
                                                                                          tPLH  tPHL
                 CL                     Ix                        VOH
                                                                                 90%                 10%
                                                            DOx                       ½VL
                                                                   VOL         10%                    90%
                                                                             tR                            tF
                                                                                                                 2810 F01
                                              Figure 1. Logic Timing Measurements
                            VL2 OR 0V                             VL2
                                                            O1E           ½VL2
                                                                   0V
                                                                                       tPZH    tPHZ
                                         O1                       VOH
                                    CL                       O1                      ½VL2            VOH – 0.5V
                                                                   0V
                                                                                        tPZL   tPLZ
                    O1E                                           VL2
                                                             O1                       ½VL2           VOL + 0.5V
                                                                  VOL
         VL OR 0V                                                  VL
                                                          DO1E             ½VL
                                                                   0V
                                                                                       tPZH    tPHZ
     DO1                                                          VOH
                                                           DO1                                       VOH – 0.5V
                CL                                                                   ½VL
                                                                   0V
                                                                                        tPZL   tPLZ
                       DO1E                                        VL
                                                           DO1                        ½VL            VOL + 0.5V
                                                                  VOL
                                                                                                                2810 F02
                                              Figure 2. Logic Enable/Disable Time
                                                                                                                           Rev 0
                                                 For more information www.analog.com                                      13


LTM2810
TEST CIRCUIT
             VL
                                                                   VL
          RL
                                                           SDA                 ½VL
                                             SDA2                  0V
                                                                                          tPHL tPLH
       SDA                               CL                      VOH                 30%                 70%
                                                          SDA2                ½VL2
                                                                                       70%             30%
                                                                  VOL
                                                                                            tF        tR
             VL
                                                                  VL2
          RL
                                                          SDA2                 ½VL2
    SDA                                                            0V
                                                                                          tPHL tPLH
        CL                               SDA2                      VL                30%                 70%
                                                           SDA                 ½VL
                                                                                       70%             30%
                                                                 VOL
                                                                                            tF        tR
                                                                                                                             2810 F03
                                           Figure 3. I2C Timing Measurements
                           VL2 OR 0V                           VL2
                                                         ON2            ½VL2
                                 RL                             0V
                                                                                      tPZH      tPHZ
       DIx                            Ox                      VOH
                                                          Ox                                                 VOH – 0.5V
                                   CL                                               ½VL2
                                                                0V
                                                                                       tPZL      tPLZ
                     ON2                                       VL2
                                                          Ox                         ½VL2                    VOL + 0.5V
                                                               VOL
           VL OR 0V                                             VL
                                                          ON             ½VL
                RL                                              0V
                                                                                      tPZH      tPHZ
      DOx                          Ix                         VOH
                                                         DOx                                                 VOH – 0.5V
                  CL                                                                ½VL
                                                                0V
                                                                                       tPZL      tPLZ
                        ON                                      VL
                                                         DOx                         ½VL                     VOL + 0.5V
                                                               VOL
                                                                                                                        2810 F04
                                            Figure 4. ONx Enable/Disable Time
                                                                                                                                      Rev 0
14                                            For more information www.analog.com


                                                                                                                                                       LTM2810
APPLICATIONS INFORMATION
Overview                                                                              Bridge Driver Supply (PVCC)
The LTM2810 digital µModule isolator provides a gal-                                  The integrated bridge driver is powered by a 3V to 5.5V
vanically-isolated robust logic interface, complete with                              supply on the logic side of the isolation interface. The
decoupling capacitors. The LTM2810 is ideal for use in                                bridge driver may be disabled by tying PVCC to GND. PVCC
networks where grounds can take on different voltages.                                is bypassed internally with a 2.2µF ceramic capacitor.
Isolation in the LTM2810 blocks high voltage differences
and eliminates ground loops, and is extremely tolerant of                             LDO Input Supply (VIN)
common mode transients between ground planes. Error-                                  The isolated side includes an integrated LDO powered by
free operation is maintained through common mode events                               VIN, with a nominal output voltage of 5V on VL2. Input
as fast as 50kV/μs providing excellent noise isolation.                               operating range is 4V to 38V. VIN is bypassed internally
                                                                                      with a 0.1µF ceramic capacitor. VIN may be grounded or
Input Supply (VCC)                                                                    left unconnected if VL2 is driven by an external supply.
The LTM2810 is powered by a 3V to 5.5V supply on the
logic side of the isolation interface. The input supply                               Logic Supplies (VL, VL2)
provides power to the internal isolated communications                                Separate logic supply pins, VL and VL2, allow the LTM2810
interface and is completely independent of either the logic                           to interface with any logic signal from 1.62V to 5.5V on
power supply or bridge driver supply. VCC is bypassed                                 the logic side of the SPI/Digital version, 3V to 5.5V for the
internally with a 1µF ceramic capacitor.                                              logic and isolated sides of the I2C version and isolated side
                                                                                      of the SPI/Digital version, as shown in Figure 5.
                         GROUNDED OR OPEN                                                                       3.6V TO 38V INPUT
                                               VIN                                                                             VIN          R1
    3V TO 5.5V    PVCC                                                            3V TO 5.5V     PVCC                        LTM2810-I      OPTIONAL
                         ISOLATION BARRIER                                                               ISOLATION BARRIER
    3V TO 5.5V    VCC                        LTM2810-S                            3V TO 5.5V     VCC                                 AVL2
  1.62V TO 5.5V   VL                                                              3V TO 5.5V     VL                                         R2
                                                     VL2   3V TO 5.5V INPUT
                                                                                                                                            OPTIONAL
                                                                                                                                      VL2               3V TO 5.5V OUTPUT
                                                                                                                                            VL2 = 0.6V(1 + R2/R1)
                   GND                       GND2                                                 GND                        GND2
                                                                                                                                                                    2810 F05
                                                                Figure 5. Supplies are Independent
                                                                                                                                                                               Rev 0
                                                                   For more information www.analog.com                                                              15


LTM2810
APPLICATIONS INFORMATION
With VIN driven, the VL2 output may be adjusted from the              Channel Timing Uncertainty
nominal 5V by connecting a voltage divider to the AVL2                Multiple channels are supported across the isolation bound-
pin as shown in Figure 5. Select the voltage divider ratio            ary by encoding and decoding of the inputs and outputs. Up
so that the AVL2 voltage is 0.6V. The value of R1 should              to three signals in each direction are assembled as serial
be no greater than 13kΩ to minimize errors in the output              packets and transferred across the isolation barrier. The
voltage caused by the adjust pin bias current and internal            time required to transfer all three bits is 100ns maximum,
voltage divider.                                                      and sets the limit for how often a signal can change on the
There is no interdependency between VCC, VL, and PVCC.                opposite side of the barrier. Encoding and transmission is
They may simultaneously operate at any voltage within their           independent for each data direction. The technique used
specified operating ranges and may sequence in any order.             assigns DI1(-S) or SCL(-I) on the logic side, and I1(-S or -I)
VL is bypassed internally with a 1µF ceramic capacitor and            on the isolated side, the highest priority such that there
VL2 is bypassed internally by a 6.6µF ceramic capacitor.              is no jitter on the associated output channels, only delay.
                                                                      This preemptive scheme will produce a certain amount of
Hot Plugging Safely                                                   uncertainty on the other isolation channels. The resulting
Caution must be exercised in applications where power is              pulse width uncertainty on these low priority channels is
plugged into the LTM2810’s power supplies, VCC, PVCC,                 typically ±6ns, but may vary up to ±44ns if the low priority
VL, or VL2 due to the integrated ceramic decoupling capaci-           channels are not encoded within the same high priority
tors. The parasitic cable inductance along with the high-Q            serial packet.
characteristics of ceramic capacitors can cause substantial
                                                                      Serial Peripheral Interface (SPI) Bus
ringing which could exceed the maximum voltage ratings
and damage the LTM2810. Refer to Application Note 88,                 The LTM2810-S provides an SPI compatible isolated
entitled Ceramic Input Capacitors Can Cause Overvoltage               interface. The maximum data rate is a function of the
Transients for a detailed discussion and mitigation of this           inherent channel propagation delays, channel to channel
phenomenon.                                                           pulse width uncertainty, and data direction requirements.
                                                                      Channel timing is detailed in Figures 6 through 9, Table 2,
Isolation Transformer                                                 and Table 3. The SPI protocol supports four unique timing
Because of the wide voltage range for VIN, there are many             configurations defined by the clock polarity (CPOL) and
options for the isolation transformer and rectifier topology.         clock phase (CPHA) summarized in Table 1.
The selected transformer should meet the application’s                Table 1. SPI Mode
isolation requirements, have a minimum volt-second rating                 CPOL        CPHA         DATA TO (CLOCK) RELATIONSHIP
greater than 0.5 • PVCC µVS and a current rating sufficient                 0           0      Sample (Rising)       Setup (Falling)
for the LTM2810’s IVIN plus any application load. Different                 0           1       Setup (Rising)      Sample (Falling)
winding configurations and turns ratios allow the accom-                    1           0      Sample (Falling)      Setup (Rising)
modation of different input or isolated output voltages as                  1           1       Setup (Falling)     Sample (Rising)
illustrated by Figures 14 to 18.
                                                                                                                                     Rev 0
16                                               For more information www.analog.com


                                                                                                              LTM2810
APPLICATIONS INFORMATION
The maximum data rate for bidirectional communication                • SDO to SCK (master sample SDO, subsequent SDO
is 4MHz, based on a synchronous system, as detailed in                  valid)
the timing waveforms. Slightly higher data rates may be
                                                                        t8          Setup data transition SDI and SCK
achieved by skewing the clock duty cycle and minimizing
the DO1 (SDO) to DI1 (SCK) setup time, however the clock                t8 → t10    ≈ 50ns, SDI to SDI2 and SCK to SCK2
rate is still dominated by the system propagation delays. A                         propagation delay
discussion of the critical timing paths relative to Figure 6            t10         SDO2 data transition in response to SCK2
and Figure 7 follows. For SPI communication DI1 = SCK,
DI2 = SDI, DI3 = CS, DO1 = SDO, O1 = SCK2, O2N and                      t10 → t11 ≈ 50ns, SDO2 to SDO propagation delay
O2P = SDI2, O3 = CS2, and I1 = SDO2.                                    t11 → t12 Setup time for master SDO to SCK
• CS to SCK (master sample SDO, 1st SDO valid)                       Maximum data rate for single direction communication,
   t0 → t1      ≈ 50ns, CS to CS2 propagation delay                  master to slave, is 8MHz, limited by the systems encod-
                                                                     ing/decoding scheme or propagation delay. Timing details
   t1 → t1+ Isolated slave device propagation (response              for both variations of clock phase are shown in Figure 8,
                time), asserts SDO2                                  Figure 9, and Table 3.
   t1 → t3      ≈ 50ns, SDO2 to SDO propagation delay                Additional requirements to insure maximum data rate are:
   t3 → t5      Setup time for master SDO to SCK                     • CS is transmitted prior to (asynchronous) or within the
• SDI to SCK (master data write to slave)                               same (synchronous) data packet as SDI
   t2 → t4      ≈ 50ns, SDI to SDI2 propagation delay                • SDI and SCK setup data transition occur within the same
                                                                        data packet. Referencing Figure 6, SDI can precede SCK
   t5 → t6      ≈ 50ns, SCK to SCK2 propagation delay
                                                                        by up to 13ns (t7 → t8) or lag SCK by 3ns (t8 → t9)
   t2 → t5      ≥ 50ns, SDI to SCK, separate packet non-zero            and not violate this requirement. Similarly in Figure 8,
                setup time                                              SDI can precede SCK by up to 13ns (t4 → t5) or lag
   t4 → t6      ≥ 50ns, SDI2 to SCK2, separate packet non-              SCK by 3ns (t5 → t6).
                zero setup time
                                                                                                                            Rev 0
                                                For more information www.analog.com                                     17


LTM2810
APPLICATIONS INFORMATION
       CPHA = 0
     CS = DO1E
            CS2
             SDI
           SDI2
 SCK (CPOL = 0)
SCK2 (CPOL = 0)
 SCK (CPOL = 1)
SCK2 (CPOL = 1)
            SDO      INVALID
          SDO2
                 t0      t1 t2  t3 t4  t5  t6    t 7 t8 t9 t10    t11 t12                t13  t14  t15      t17  t18
                                                                                                                     2810 F06
                                           Figure 6. SPI Timing Bidirectional, CPHA = 0
       CPHA = 1
      CS = DO1E
             CS2
             SDI
            SDI2
 SCK (CPOL = 0)
SCK2 (CPOL = 0)
 SCK (CPOL = 1)
SCK2 (CPOL = 1)
            SDO       INVALID
           SDO2
                  t0      t1 t2  t3 t4  t5  t6    t7 t8 t9  t10    t11 t12                t13  t14  t15 t16  t17  t18
                                                                                                                      2810 F07
                                           Figure 7. SPI Timing, Bidirectional, CPHA = 1
                                                                                                                      Rev 0
18                                                  For more information www.analog.com


                                                                                                                                 LTM2810
APPLICATIONS INFORMATION
Table 2. Bidirectional SPI Timing Event Description
TIME                   CPHA     EVENT DESCRIPTION
t0                      0, 1    Asynchronous chip select, may be synchronous to SDI but may not lag by more than 3ns. Logic side slave data
                                output enabled, initial data is not equivalent to slave device data output.
t0, t1, t17, t18        0, 1    Propagation delay chip select, logic to isolated side, 50ns typical.
t1                      0, 1    Slave device chip select output data enable.
t2                       0      Start of data transmission, data setup.
                         1      Start of transmission, data and clock setup. Data transition must be within –13ns to 3ns of clock edge.
t1 to t3                0, 1    Propagation delay of slave data, isolated to logic side, 50ns typical.
t3                      0, 1    Slave data output valid, logic side.
t2 to t4                 0      Propagation delay of data, logic side to isolated side.
                         1      Propagation delay of data and clock, logic side to isolated side.
t5                      0, 1    Logic side data sample time, half clock period delay from data setup transition.
t5, t6                  0, 1    Propagation delay of clock, logic to isolated side.
t6                      0, 1    Isolated side data sample time.
t8                      0, 1    Synchronous data and clock transition, logic side.
t7, t8                  0, 1    Data to clock delay, must be ≤ 13ns.
t8, t9                  0, 1    Clock to data delay, must be ≤ 3ns.
t8, t10                 0, 1    Propagation delay clock and data, logic to isolated side.
t10, t14                0, 1    Slave device data transition.
t10, t11, t14, t15      0, 1    Propagation delay slave data, isolated to logic side.
t11, t12                0, 1    Slave data output to sample clock setup time.
t13                      0      Last data and clock transition logic side.
                         1      Last sample clock transition logic side.
t13, t14                 0      Propagation delay data and clock, logic to isolated side.
                         1      Propagation delay clock, logic to isolated side.
t15                      0      Last slave data output transition logic side.
                         1      Last slave data output and data transition, logic side.
t15, t16                 1      Propagation delay data, logic to isolated side.
t17                     0, 1    Asynchronous chip select transition, end of transmission. Disable slave data output logic side.
t18                     0, 1    Chip select transition isolated side, slave data output disabled.
                                                                                                                                            Rev 0
                                                         For more information www.analog.com                                            19


LTM2810
APPLICATIONS INFORMATION
              CPHA = 0
             CS = DO1E
                   CS2
                    SDI
                  SDI2
        SCK (CPOL = 0)
       SCK2 (CPOL = 0)
        SCK (CPOL = 1)
       SCK2 (CPOL = 1)
                         t0  t1 t2     t3  t4 t 5 t 6  t7                 t8  t9      t11  t12
                                                                                                2810 F08
                              Figure 8. SPI Timing, Unidirectional, CPHA = 0
              CPHA = 1
            CS = DO1E
                   CS2
                   SDI
                  SDI2
        SCK (CPOL = 0)
       SCK2 (CPOL = 0)
        SCK (CPOL = 1)
       SCK2 (CPOL = 1)
                        t0  t1 t2     t3  t4 t 5 t 6  t7                 t8  t9  t10 t11  t12
                                                                                               2810 F09
                             Figure 9. SPI Timing, Unidirectional, CPHA = 1
                                                                                                         Rev 0
20                                   For more information www.analog.com


                                                                                                                                LTM2810
APPLICATIONS INFORMATION
Table 3. Unidirectional SPI Timing Event Description
TIME                  CPHA     EVENT DESCRIPTION
t0                     0, 1    Asynchronous chip select, may be synchronous to SDI but may not lag by more than 3ns.
t0, t1                 0, 1    Propagation delay chip select, logic to isolated side.
t2                      0      Start of data transmission, data setup.
                        1      Start of transmission, data and clock setup. Data transition must be within –13ns to 3ns of clock edge.
t2, t3                  0      Propagation delay of data, logic side to isolated side.
                        1      Propagation delay of data and clock, logic side to isolated side.
t3                     0, 1    Logic side data sample time, half clock period delay from data setup transition.
t3 to t5               0, 1    Clock propagation delay, clock and data transition.
t4, t5                 0, 1    Data to clock delay, must be ≤ 13ns.
t5, t6                 0, 1    Clock to data delay, must be ≤ 3ns.
t5 to t7               0, 1    Data and clock propagation delay.
t8                      0      Last clock and data transition.
                        1      Last clock transition.
t8, t9                  0      Clock and data propagation delay.
                        1      Clock propagation delay.
t9, t10                 1      Data propagation delay.
t11                    0, 1    Asynchronous chip select transition, end of transmission.
t12                    0, 1    Chip select transition isolated side.
                                                                                                                                        Rev 0
                                                        For more information www.analog.com                                            21


LTM2810
APPLICATIONS INFORMATION
Inter-IC Communication (I2C) Bus                                          The isolated side bidirectional serial data pin, SDA2,
                                                                          simplified schematic is shown in Figure 11. An internal
The LTM2810-I provides an isolated I2C compatible inter-
                                                                          1.8mA current source provides a pull-up for SDA2. Do not
face supporting master mode only, with a unidirectional
                                                                          connect any other pull-up device to SDA2. This current
clock (SCL), and bidirectional data (SDA). The maximum
                                                                          source is sufficient to satisfy the system requirements
data rate is 400kHz which supports fast-mode I2C. Timing
is detailed in Figure 10. The data rate is limited by the slave           for bus capacitances greater than 200pF in fast mode and
acknowledge setup time (tSU;ACK), consisting of the I2C                   greater than 400pF in standard mode.
standard minimum setup time (tSU;DAT) of 100ns, maximum                   Additional proprietary circuitry monitors the slew rate on
clock propagation delay of 225ns, glitch filter and isolated              the SDA and SDA2 signals to manage directional control
data delay of 500ns maximum, and the combined isolated                    across the isolation barrier. Slew rates on both pins must
and logic data fall time of 300ns at maximum bus load-                    be greater than 1V/μs for proper operation.
ing. The total setup time reduces the I2C data hold time
(tHD;DAT) to a maximum of 175ns, guaranteeing sufficient
data setup time (tSU;ACK).
     SDA
                                                                                                      SLAVE ACK
    SDA2
     SCL
                                        1                               8                                9
     SCL2
                                                                                                                               2810 F10
              START  tPROP                                                      tSU; ACK                               STOP
                              tSU;DAT           tHD;DAT
                                                     Figure 10. I2C Timing Diagram
                                                              GLITCH
                                                              FILTER                     1.8mA
                                           TO LOGIC SIDE                                         SDA2
                                                 FROM LOGIC SIDE
                                                                                         2810 F11
                                               Figure 11. Isolated SDA2 Pin Schematic
                                                                                                                                     Rev 0
22                                                   For more information www.analog.com


                                                                                                                                LTM2810
APPLICATIONS INFORMATION
The logic side bidirectional serial data pin, SDA, requires a                          from SCL2 to GND2 or RC low pass filter (R = 500Ω,
pull-up resistor or current source connected to VL. Follow                             C = 100pF) can be used to decrease the rise and fall times
the requirements in Figure 12 and Figure 13 for the ap-                                and minimize noise.
propriate pull-up resistor on SDA that satisfies the desired                           Some consideration must be given to signal coupling
rise time specifications and VOL maximum limits for fast                               between SCL2 and SDA2. Separate these signals on a
and standard modes. The resistance curves represent the
                                                                                       printed circuit board or route with ground between. If these
maximum resistance boundary; any value may be used to
                                                                                       signals are wired off board, twist SCL2 with VL2 and/or
the left of the appropriate curve.                                                     GND2 and SDA2 with GND2 and/or VL2; do not twist SCL2
The isolated side clock pin, SCL2, has a weak push-pull                                and SDA2 together. If coupling between SCL2 and SDA2
output driver; do not connect an external pull-up device.                              is unavoidable, place the aforementioned RC filter at the
SCL2 is compatible with I2C devices without clock stretch-                             SCL2 pin to reduce noise injection onto SDA2.
ing. On lightly loaded connections, a 100pF capacitor
                                                         30
                                                                                        VL = 3V
                                                                                        VL = 3.3V
                                                         25                             VL = 3.6V
                                                                                        VL = 4.5V TO 5.5V
                                                         20
                                        RPULL-UP (kΩ)
                                                         15
                                                         10
                                                          5
                                                          0
                                                              10                  100                    1000
                                                                                CBUS (pF)
                                                                                                     2810 F12
                                Figure 12. Maximum Standard Speed Pull-Up Resistance on SDA
                                                         10
                                                                                        VL = 3V
                                                          9                             VL = 3.3V
                                                                                        VL = 3.6V
                                                          8
                                                                                        VL = 4.5V TO 5.5V
                                                          7
                                         RPULL-UP (kΩ)
                                                          6
                                                          5
                                                          4
                                                          3
                                                          2
                                                          1
                                                          0
                                                              10                  100                     1000
                                                                                CBUS (pF)
                                                                                                      2810 F13
                                   Figure 13. Maximum Fast Speed Pull-Up Resistance on SDA
                                                                                                                                               Rev 0
                                                                   For more information www.analog.com                                    23


LTM2810
APPLICATIONS INFORMATION
RF, Magnetic Field Immunity                                               placed as close to the power and ground terminals as
The isolator µModule technology used within the LTM2810                   possible, is recommended. Alternatively, a number of
has been independently evaluated, and successfully passed                 smaller value parallel capacitors may be used to reduce
the RF and magnetic field immunity testing requirements                   ESL and achieve the same net capacitance.
per European Standard EN 55024, in accordance with the                 • Do not place copper on the PCB between the inner col-
following test standards:                                                 umns of pads. This area must remain open to withstand
EN 61000-4-3 Radiated, radio-frequency, electromag-                       the rated isolation voltage.
                     netic field immunity                              • The use of solid ground planes for GND and GND2
EN 61000-4-8 Power frequency magnetic field immunity                      is recommended for non-EMI critical applications to
                                                                          optimize signal fidelity, and minimize RF emissions
EN 61000-4-9 Pulsed magnetic field immunity                               due to uncoupled PCB trace conduction. The drawback
Tests were performed using an unshielded test card de-                    of using ground planes where EMI is of concern, is
signed per the data sheet PCB layout recommendations.                     the creation of a dipole antenna structure which can
Specific limits per test are detailed in Table 4.                         radiate differential voltages formed between GND and
                                                                          GND2. If ground planes are used, it is recommended
Table 4. EMC Immunity Tests                                               to minimize their area, and use contiguous planes as
TEST                             FREQUENCY    FIELD STRENGTH              any openings or splits can exacerbate RF emissions.
EN 61000-4-3 Annex D           80MHz to 1GHz       10V/m
                               1.4MHz to 2GHz       3V/m
                                                                       • For large ground planes a small capacitance (≤ 330pF)
                               2GHz to 2.7GHz       1V/m
                                                                          from GND to GND2, either discrete or embedded within
                                                                          the substrate, provides a low impedance current return
EN 61000-4-8 Level 4           50Hz and 60Hz       30A/m
                                                                          path for the module parasitic capacitance, minimizing
EN 61000-4-8 Level 5                60Hz          100A/m*
                                                                          any high frequency differential voltages and substantially
EN 61000-4-9 Level 5                Pulse         1000A/m
                                                                          reducing radiated emissions. Discrete capacitance will
* Non IEC method.
                                                                          not be as effective due to parasitic ESL. In addition, volt-
                                                                          age rating, leakage, and clearance must be considered
PCB Layout                                                                for component selection. Embedding the capacitance
                                                                          within the PCB substrate provides a near ideal capacitor
The high integration of the LTM2810 makes PCB layout                      and eliminates component selection issues; however,
very simple. However, to optimize its electrical isolation                the PCB must be 4 layers. Care must be exercised in
characteristics and EMI performance, some layout con-                     applying either technique to ensure the voltage rating
siderations are necessary.                                                of the barrier is not compromised.
• Input and output supply decoupling is not required,                  • In applications without an embedded PCB substrate
    since these components are integrated within the pack-                capacitance, a slot may be added between the logic
    age. An additional bulk capacitor with a value of 6.8µF               side and isolated side device pins. The slot extends the
    to 22µF with 1Ω to 3Ω of ESR is recommended. The                      creepage path between terminals on the PCB side, and
    high ESR of this capacitor reduces board resonances                   may reduce leakage caused by PCB contamination. The
    and minimizes voltage spikes caused by hot plugging                   slot should be placed in the middle of the device and
    of the supply voltage. For EMI sensitive applications, an             extend beyond the package perimeter.
    additional low ESL ceramic capacitor of 1µF to 4.7µF,
                                                                                                                                  Rev 0
24                                                For more information www.analog.com


                                                                                                                                       LTM2810
TYPICAL APPLICATIONS
                                                      TR1
                                                  •                       •
                                                                                  BAT54           2.2µF
                                                  •                       •
                                                                                  BAT54
                                                                                                          TR1: BH ELECTRONICS LOO-3422
                                                                                                               WURTH ELEKTRONIK 750316917
                                        ST2 ST1                                        VIN
                          5V          PVCC
                                      VCC                                       LTM2810-S
                                      VL                                                   VL2            5V AT 100mA
                                                      ISOLATION BARRIER
                                      ON                                                   ON2
                      SCK             DI1                                                    O1           SCK2
                       SDI            DI2                                                  O2P            SDI2
                          CS          DI3                                                  O2N
                                      DO1E                                                   O3           CS2
                      SDO             DO1                                                    I1           SDO2
                                         GND                                    GND2   01E
                                                                                                                 2810 F14
                Figure 14. Isolated SPI with 5V Input and 5V Regulated Output
                                                      TR1
                                                  •                         •
                                                                                   BAT54          2.2µF
                                                  •                         •                              TR1: BH ELECTRONICS LOO-3422
                                                                                   BAT54                        WURTH ELEKTRONIK 750316917
                                        ST2 ST1                                           VIN
                5V                    PVCC                                                          6.04k
                                                                                 LTM2810-I
                                      VCC
                                                                                           AVL2
                                                        ISOLATION BARRIER
                                      VL
                     5k        5k                                                                   27.4k
                                      ON
                                                                                            VL2           3.3V AT 100mA
               SCL                    SCL
                                                                                           ON2
               SDA                    SDA
                                                                                           SCL2           SCL2
                                                                                          SDA2            SDA2
                                            GND                                 GND2
                                                                                                                            2810 F15
               Figure 15. Isolated I2C with 5V Input and 3.3V Regulated Output
                                                                                                                                              Rev 0
                                    For more information www.analog.com                                                                      25


LTM2810
TYPICAL APPLICATIONS
                                                                                      BAT54
                                                 TR1
                                             •                       •
                                                                                                            2.2µF
                                                                                 BAT54
                                             •                       •
                                                                                 BAT54
                                                                                      BAT54                 TR1: BH ELECTRONICS LOO-3422
                                   ST2 ST1                                                                       WURTH ELEKTRONIK 750316917
                                                                                  VIN
                      3.3V       PVCC
                                 VCC                                      LTM2810-S
                                 VL                                               VL2                 5V AT 100mA
                                                 ISOLATION BARRIER
                                 ON                                              ON2
                      SCK        DI1                                                  O1              SCK2
                       SDI       DI2                                             O2P                  SDI2
                       CS        DI3                                             O2N
                                 DO1E                                                 O3              CS2
                      SDO        DO1                                                  I1              SDO2
                                       GND                               GND2   O1E        2810 F16
               Figure 16. Isolated SPI with 3.3V Input and 5V Regulated Output
                                                                                                                                              Rev 0
26                             For more information www.analog.com


                                                                                                                                              LTM2810
TYPICAL APPLICATIONS
                                                TR1
                                                                                                                    IN                  OUT        5V AT 100mA
                                                •                       •
                                                                               BAT54                 2.2µF                   LT1761-5           2.2µF
                                                                                                                    SHDN
                                                                                                                              GND
                                                •                       •
                                                                               BAT54
                                      ST2 ST1                                          VIN                               TR1: BH ELECTRONICS LOO-3422
                          5V        PVCC                                                                 6.04k                WURTH ELEKTRONIK 750316917
                                                                            LTM2810-S
                                    VCC
                                                                                        AVL2
                                    VL
                                                                                                         27.4k
                                                    ISOLATION BARRIER
                                    ON
                                                                                         VL2                 3.3V AT 100mA
                         SCK        DI1
                                                                                        ON2
                          SDI       DI2
                                                                                         O1                  SCK2
                          CS        DI3
                                                                                        O2P                  SDI2
                                    DO1E
                                                                                        O2N
                         SDO        DO1
                                                                                         O3                  CS2
                                                                                             I1              SDO2
                                          GND                               GND2    O1E           2810 F17
             Figure 17. Isolated SPI with 3.3V Input with 3.3V and 5V Regulated Outputs
                                                                                                                                                           Rev 0
                                   For more information www.analog.com                                                                                  27


LTM2810
TYPICAL APPLICATIONS
                                                                                   BAT54
                                              TR1
TR1: BH ELECTRONICS LOO-3422              •                       •
     WURTH ELEKTRONIK 750316917                                                                     2.2µF
                                          •                       •
                                                                               BAT54
                                                                                                                                                                 VCCUV
                                ST2 ST1                                                     VL2                                                    TIMER             OVLO
                  5V                                                           VIN                                                         1nF
                             PVCC                                                                                                                                    GND
                             VCC                                       LTM2810-S                  100k                                                     LTC7003
                             VL                                                    I2                                                              FAULT
                                                                                                                                                                                           INPUT SUPPLY
                             ON                                                    O3                                                              INP               TGUP
                 CLK         DI1                                                   O1                       SCK                 AIN                IMON          TGDN                     Q1
                                              ISOLATION BARRIER
                CONV         DI2                                              O2P                           CONV                REF                ISET
                                                                                                                                                                       TS
                GATE         DI3                                              O2N                                  LTC2312-14              2.2µF
                                                                                                                                                                            0.1µF
                 SDO         DO1                                                   I1                       SDO                 GND
                                                                                                                                                                                               VL2
                             DO2P                                                                                                                  VCC                BST
                                                                                           100k
               FAULT         DO2N                                                                             OVDD        VDD                      RUN               SNS+
                                                                                                                                      5V
                                                                               VL2                                                                 VIN                                    RS
                                                                              ON2                                                                                    SNS–
                              DO1E GND                                GND2   O1E                                                                                               TO LOAD
                           *NOTE: IMON VALID WHEN INP (GATE) IS HIGH FOLLOWED BY 150µs OF BLANKING TIME.
                                                                                                                                                                               2810 F18
                                  TGUP – TS VOLTAGE IS APPROXIMATELY 7V.
                                     Figure 18. High Voltage Switch Controller with Current Readback
                                                                                                                                                                                                     Rev 0
28                                                                                  For more information www.analog.com


                                                                                                                                                                                                                                                        LTM2810
PACKAGE DESCRIPTION
                                                                                                                                    BGA Package
                                                                                                                         36-Lead (22mm × 6.25mm × 2.06mm)
                                                                                                                         (Reference LTC DWG# 05-08-1588 Rev Ø)
                                                                                                                                                                         A
                                                                                                                                                                             Z                                                                                 SEE NOTES
                                                                                                                                                                                                                                              DETAIL A
              aaa Z                                                                                                                                                                                                                                                  6
                                                  E                        Y
                                                                                 X                                                                                     A2                    SEE NOTES                6   5       4       3   2     1
                                                                                                                                                                                                                                                             PIN 1
                                                                                                                                                                                                      3
                                                                                                                                                                                                                                                         A
                                                                                                                                                   Z
      PIN “A1”                                                                                                                                                                                   b                                                       B
                                                                                                                                         A1
      CORNER
                                                                                                                                                                                                                                                         C
          4                                                                                                             ccc Z
                                                                                                                                                                                                                                                         D
                                                                                                                                                                                                                                                         E
                                                                                                                                                                                                                                                         F
                                                                                                                                b1
                                                                                                                        MOLD
                                                                                                                                                                                                                                                         G
                                                                                                                         CAP
                                                                                                                                        SUBSTRATE                                                                                                        H
                                                                                                                                              H1
                                                                                                                          H2                                                                                                                             J
                                                                                                                                                                                                                                                         K
                                                                                 D                           // bbb Z   DETAIL B
                                                                                                                                                                                                          F                                              L
                                                                                                                                                                                                                                                         M
                                                                                                                                                                                                                                                         N
                                                                                                    Øb (36 PLACES)
                                                                                                                                                                                                                                                         P
                                                                                                                                     ddd M Z X Y
                                                                                                                                     eee M Z                                                                                                             R
                                                                                                                                                                                                                                                         S
                                                                                                                                                                                                                                                         T
                                                                                                                                                                                                                                                         U
                                                                                                                                                                                                                                                         V
                                                                                                                        DETAIL A                                                                                                                         W
                                                                                                                                                                                                              e
                                                                                                                                                                                                                                                         X
                                                                                            aaa Z
                                                                                                                                                                                                                              e               b
                               PACKAGE TOP VIEW                                                                                                                                                                                       G
                                                                                                                                                                  DETAIL B
                                                                                                                                                              PACKAGE SIDE VIEW                                    PACKAGE BOTTOM VIEW
                      2.80   2.20             0.00
                        2.50        1.50   0.50       0.50   1.50   2.50
                                                                                                                                                                                         NOTES:
                                                                                10.375
                                                                                                                                                                                         1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994
 0.50 ±0.025 Ø 36x                                                              9.375
                                                                                                                                                                                         2. ALL DIMENSIONS ARE IN MILLIMETERS
                                                                                8.375
                                                                                                                                         DIMENSIONS                                      3       BALL DESIGNATION PER JESD MS-028 AND JEP95
                                                                                                     SYMBOL               MIN           NOM            MAX     NOTES
                                                                                                                                                                                         4           DETAILS OF PIN #1 IDENTIFIER ARE OPTIONAL,
                                                                                                        A                 1.81           2.06          2.31                                          BUT MUST BE LOCATED WITHIN THE ZONE INDICATED.
                                                                                                       A1                 0.40           0.50          0.60    BALL HT                               THE PIN #1 IDENTIFIER MAY BE EITHER A MOLD OR
                                                                                                       A2                 1.41           1.56          1.71                                          MARKED FEATURE
                                                                                                         b                0.50           0.60          0.70    BALL DIMENSION            5. PRIMARY DATUM -Z- IS SEATING PLANE
                                                                                                        b1                0.47           0.50          0.53    PAD DIMENSION
                                                                                                                                                                                         6                        PACKAGE ROW AND COLUMN LABELING MAY VARY
                                                                                                        D                                22.0                                                         !           AMONG µModule PRODUCTS. REVIEW EACH PACKAGE
                                                                                                         E                               6.25                                                                     LAYOUT CAREFULLY
                                                                                                         e                                1.0
                                                                               0.00                      F                              20.75
                                                                                                        G                                 5.0
                                                                                                       H1                 0.46           0.56 0.66    SUBSTRATE THK
                                                                                                       H2                 0.95           1.00 1.05    MOLD CAP HT
                                                                                                       aaa                                    0.15
                                                                                                       bbb                                    0.10
                                                                                                       ccc                                    0.15
                                                                                                       ddd                                    0.15
                                                                                                                                                                                                                                      LTMXXXXXX
                                                                                                       eee                                    0.08                                                                                     µModule
                                                                                                                                                                                  COMPONENT
                                                                                                                               TOTAL NUMBER OF BALLS: 36                             PIN “A1”
                                                                                8.375
                                                                                9.375
                                                                                                                                                                                    TRAY PIN 1
                                                                                         10.075                                                                                         BEVEL
                                                                                10.375
                                                                                         10.675                                                                                                                    PACKAGE IN TRAY LOADING ORIENTATION
                                                                                                                                                                                                                                                                BGA 36 0817 REV Ø
                        SUGGESTED PCB LAYOUT
                              TOP VIEW
                                                                                                                                                                                                                                                                                    Rev 0
                                                  Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog
                                                  Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications
                                                  subject to change without notice. No license For  moreby
                                                                                               is granted information   www.analog.com
                                                                                                            implication or otherwise under any patent or patent rights of Analog Devices.                                                                                   29


LTM2810
TYPICAL APPLICATION
                                                    TR1
                                                •                       •
                                                                              BAT54                2.2µF           INPUT SUPPLY
                                                                                                      1µF
 TR1: BH ELECTRONICS LOO-3422
      WURTH ELEKTRONIK 750316917                •                       •                                   BYP           IP      CLKO
                                                                              BAT54
                                                                                                            AD1
                                                                                                            AD0                   CLKI
                                                                                                            DGND                                   0.1µF
                                      ST2 ST1                                                                             300µΩ CFP
                                                                                      VIN                   AGND
          5V                    PVCC                                                                                                         1µF
                                                                                                                                                   0.1µF
                                VCC                                         LTM2810-I                         LTC2947             CFM
                                VL                                                  SCL2                    SCL
                5k    5k
                                ON                                                  SDA2                    SDI                    VP                                      SUPPLY RETURN
                                                    ISOLATION BARRIER
        SCL                     SCL                                                                         SDO                    VM
        SDA                     SDA                                                     I3                  ALERT
      ALERT                     DO3                                                                         OVDD
                                                                                             10k            DVDD
                                                                                                            AVCC
                                                                                                                          1M
                                                                                      ON2
                                                                                      VL2
                                       GND                                   GND2                                                        +    –
                                                                                                                     TO LOAD                                  2810 F19
                           Figure 19. High Voltage 30A Power/Energy Monitor with Integrated Sense Resistor
RELATED PARTS
PART NUMBER DESCRIPTION                                                                                                    COMMENTS
LTM2881         Isolated RS485/RS422 µModule Transceiver with Integrated DC/DC Converter                                   20Mbps 2500VRMS Isolation with Power in LGA/BGA
                                                                                                                           Package
LTM2882         Dual Isolated RS232 µModule Transceiver with Integrated DC/DC Converter                                    2500VRMS Isolation with Power in LGA/BGA Package
LTM2883         SPI/Digital or I2C Isolated µModule with Adjustable 5V, and ±12.5V Nominal                                 2500VRMS Isolation with Power in BGA Package
                Voltage Rails
LTM2884         Isolated High Speed USB µModule with Integrated DC/DC Converter                                            2500VRMS Isolation with Power in BGA Package
LTM2885         Isolated RS485/RS422 µModule Transceiver with Integrated DC/DC Converter                                   20Mbps 6500VRMS Isolation with Power in BGA
                                                                                                                           Package
LTM2886         SPI/Digital or I2C Isolated µModule with Adjustable 5V, and Fixed ±5V Power Rails 2500VRMS Isolation with Power in BGA Package
LTM2887         SPI/Digital or I2C Isolated µModule with Two Adjustable 5V Rails                                           2500VRMS Isolation with Power in BGA Package
LTM2889         Isolated CAN µModule Transceiver with Integrated DC/DC Converter                                           4Mbps 2500VRMS Isolation with Power in BGA Package
LTM2892         SPI/Digital or I2C Isolated µModule                                                                        3500VRMS Isolation in BGA Package
LTM2893         Complete 100MHz SPI ADC µModule Isolator                                                                   6000VRMS Isolation in BGA Package
LTM2894         Complete Isolated USB µModule Transceiver                                                                  7500VRMS Isolation in BGA Package
LTM2895         Complete 100MHz DAC SPI Serial Interface µModule Isolator                                                  6000VRMS Isolation in BGA Package
LTM9100         Anyside™ Isolated Switch Controller with I2C Command and Telemetry                                         5000VRMS Isolation in BGA Package, 10-Bit Current
LTC®2946        Wide Range I2C Power, Energy and Charge Monitor                                                            0V to 100V Operation, 12-Bit ADC with ±0.4% TUE
LTC2947         30A Integrated Sense Resistor I2C Power, Energy and Charge Monitor                                         0V to 15V Operation, 16-Bit ADC
LTC7003         Fast 60V Protected High Side NMOS Static Switch Driver                                                     3.5V to 60V Operation, IQ = 35µA, Turn-On (CL = 1nF)
                                                                                                                           = 35ns, Internal Charge Pump
                                                                                                                                                                                   Rev 0
30
                                                                                                                                                                                   02/19
                                                                                                                                                                         www.analog.com
                                                                                                                                                            ANALOG DEVICES, INC. 2019


Mouser Electronics
Authorized Distributor
Click to View Pricing, Inventory, Delivery & Lifecycle Information:
Analog Devices Inc.:
  LTM2810CY-I#PBF LTM2810CY-S#PBF LTM2810IY-S#PBF LTM2810HY-S#PBF LTM2810IY-I#PBF LTM2810HY-
I#PBF DC2832A-A DC2832A-B
