INFO: [VRFC 10-163] Analyzing VHDL file "E:/第七学期/计算机组织与系统结构实习/体系实习2018_lab1.1/vivado_project_lab1.1_V2/35T/project/project_1.srcs/sources_1/ip/reset_sys_1/sim/reset_sys.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity reset_sys
