<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>precision-converters-firmware: Class Hierarchy</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">precision-converters-firmware
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">Class Hierarchy</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock">
<p><a href="hierarchy.html">Go to the textual class hierarchy</a></p>
</div><table border="0" cellspacing="10" cellpadding="0">
<tr><td><img src="inherit_graph_0.png" border="0" usemap="#a_____d_m_a___handle_type_def" alt=""/>
<map name="a_____d_m_a___handle_type_def" id="a_____d_m_a___handle_type_def">
<area shape="rect" href="struct_____d_m_a___handle_type_def.html" title="DMA handle Structure definition." alt="" coords="5,5,179,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_1.png" border="0" usemap="#a____iar__u32" alt=""/>
<map name="a____iar__u32" id="a____iar__u32">
<area shape="rect" href="struct____iar__u32.html" title=" " alt="" coords="5,5,89,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_2.png" border="0" usemap="#a_____s_p_i___handle_type_def" alt=""/>
<map name="a_____s_p_i___handle_type_def" id="a_____s_p_i___handle_type_def">
<area shape="rect" href="struct_____s_p_i___handle_type_def.html" title="SPI handle Structure definition." alt="" coords="5,5,168,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_3.png" border="0" usemap="#a_____u_a_r_t___handle_type_def" alt=""/>
<map name="a_____u_a_r_t___handle_type_def" id="a_____u_a_r_t___handle_type_def">
<area shape="rect" href="struct_____u_a_r_t___handle_type_def.html" title="UART handle Structure definition." alt="" coords="5,5,183,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_4.png" border="0" usemap="#aad4170__cached__reg" alt=""/>
<map name="aad4170__cached__reg" id="aad4170__cached__reg">
<area shape="rect" href="structad4170__cached__reg.html" title="Cached register." alt="" coords="5,5,156,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_5.png" border="0" usemap="#aad5933__config__data" alt=""/>
<map name="aad5933__config__data" id="aad5933__config__data">
<area shape="rect" href="structad5933__config__data.html" title=" " alt="" coords="5,5,157,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_6.png" border="0" usemap="#aad7124__setup__config" alt=""/>
<map name="aad7124__setup__config" id="aad7124__setup__config">
<area shape="rect" href="structad7124__setup__config.html" title=" " alt="" coords="5,5,164,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_7.png" border="0" usemap="#aad717x__setup__config" alt=""/>
<map name="aad717x__setup__config" id="aad717x__setup__config">
<area shape="rect" href="structad717x__setup__config.html" title=" " alt="" coords="5,5,164,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_8.png" border="0" usemap="#aad77681__dev" alt=""/>
<map name="aad77681__dev" id="aad77681__dev">
<area shape="rect" href="structad77681__dev.html" title=" " alt="" coords="5,5,115,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_9.png" border="0" usemap="#aad77681__init__param" alt=""/>
<map name="aad77681__init__param" id="aad77681__init__param">
<area shape="rect" href="structad77681__init__param.html" title=" " alt="" coords="5,5,160,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_10.png" border="0" usemap="#aad77681__status__registers" alt=""/>
<map name="aad77681__status__registers" id="aad77681__status__registers">
<area shape="rect" href="structad77681__status__registers.html" title=" " alt="" coords="5,5,195,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_11.png" border="0" usemap="#aadc__calibration__configs" alt=""/>
<map name="aadc__calibration__configs" id="aadc__calibration__configs">
<area shape="rect" href="structadc__calibration__configs.html" title=" " alt="" coords="5,5,180,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_12.png" border="0" usemap="#a_a_d_c___common___type_def" alt=""/>
<map name="a_a_d_c___common___type_def" id="a_a_d_c___common___type_def">
<area shape="rect" href="struct_a_d_c___common___type_def.html" title=" " alt="" coords="5,5,181,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_13.png" border="0" usemap="#aadc__data" alt=""/>
<map name="aadc__data" id="aadc__data">
<area shape="rect" href="structadc__data.html" title=" " alt="" coords="5,5,87,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_14.png" border="0" usemap="#a_a_d_c___type_def" alt=""/>
<map name="a_a_d_c___type_def" id="a_a_d_c___type_def">
<area shape="rect" href="struct_a_d_c___type_def.html" title="Analog to Digital Converter." alt="" coords="5,5,116,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_15.png" border="0" usemap="#aadi__fft__init__params" alt=""/>
<map name="aadi__fft__init__params" id="aadi__fft__init__params">
<area shape="rect" href="structadi__fft__init__params.html" title=" " alt="" coords="5,5,152,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_16.png" border="0" usemap="#aadi__fft__measurements" alt=""/>
<map name="aadi__fft__measurements" id="aadi__fft__measurements">
<area shape="rect" href="structadi__fft__measurements.html" title=" " alt="" coords="5,5,173,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_17.png" border="0" usemap="#aadi__fft__processing" alt=""/>
<map name="aadi__fft__processing" id="aadi__fft__processing">
<area shape="rect" href="structadi__fft__processing.html" title=" " alt="" coords="5,5,145,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_18.png" border="0" usemap="#a_a_p_s_r___type" alt=""/>
<map name="a_a_p_s_r___type" id="a_a_p_s_r___type">
<area shape="rect" href="union_a_p_s_r___type.html" title="Union type to access the Application Program Status Register (APSR)." alt="" coords="5,5,99,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_19.png" border="0" usemap="#a_a_r_m___m_p_u___region__t" alt=""/>
<map name="a_a_r_m___m_p_u___region__t" id="a_a_r_m___m_p_u___region__t">
<area shape="rect" href="struct_a_r_m___m_p_u___region__t.html" title=" " alt="" coords="5,5,159,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_20.png" border="0" usemap="#aboard__info" alt=""/>
<map name="aboard__info" id="aboard__info">
<area shape="rect" href="structboard__info.html" title=" " alt="" coords="5,5,96,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_21.png" border="0" usemap="#a_c_a_n___f_i_f_o_mail_box___type_def" alt=""/>
<map name="a_c_a_n___f_i_f_o_mail_box___type_def" id="a_c_a_n___f_i_f_o_mail_box___type_def">
<area shape="rect" href="struct_c_a_n___f_i_f_o_mail_box___type_def.html" title="Controller Area Network FIFOMailBox." alt="" coords="5,5,205,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_22.png" border="0" usemap="#a_c_a_n___filter_register___type_def" alt=""/>
<map name="a_c_a_n___filter_register___type_def" id="a_c_a_n___filter_register___type_def">
<area shape="rect" href="struct_c_a_n___filter_register___type_def.html" title="Controller Area Network FilterRegister." alt="" coords="5,5,149,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_23.png" border="0" usemap="#a_c_a_n___tx_mail_box___type_def" alt=""/>
<map name="a_c_a_n___tx_mail_box___type_def" id="a_c_a_n___tx_mail_box___type_def">
<area shape="rect" href="struct_c_a_n___tx_mail_box___type_def.html" title="Controller Area Network TxMailBox." alt="" coords="5,5,192,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_24.png" border="0" usemap="#a_c_a_n___type_def" alt=""/>
<map name="a_c_a_n___type_def" id="a_c_a_n___type_def">
<area shape="rect" href="struct_c_a_n___type_def.html" title="Controller Area Network." alt="" coords="5,5,116,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_25.png" border="0" usemap="#acn0586__dev" alt=""/>
<map name="acn0586__dev" id="acn0586__dev">
<area shape="rect" href="structcn0586__dev.html" title="cn0586 CFTL structure." alt="" coords="5,5,105,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_26.png" border="0" usemap="#aconsole__menu" alt=""/>
<map name="aconsole__menu" id="aconsole__menu">
<area shape="rect" href="structconsole__menu.html" title=" " alt="" coords="5,5,121,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_27.png" border="0" usemap="#aconsole__menu__item" alt=""/>
<map name="aconsole__menu__item" id="aconsole__menu__item">
<area shape="rect" href="structconsole__menu__item.html" title=" " alt="" coords="5,5,159,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_28.png" border="0" usemap="#aconsole__menu__state" alt=""/>
<map name="aconsole__menu__state" id="aconsole__menu__state">
<area shape="rect" href="structconsole__menu__state.html" title=" " alt="" coords="5,5,161,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_29.png" border="0" usemap="#a_c_o_n_t_r_o_l___type" alt=""/>
<map name="a_c_o_n_t_r_o_l___type" id="a_c_o_n_t_r_o_l___type">
<area shape="rect" href="union_c_o_n_t_r_o_l___type.html" title="Union type to access the Control Registers (CONTROL)." alt="" coords="5,5,128,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_30.png" border="0" usemap="#a_core_debug___type" alt=""/>
<map name="a_core_debug___type" id="a_core_debug___type">
<area shape="rect" href="struct_core_debug___type.html" title="Structure type to access the Core Debug Register (CoreDebug)." alt="" coords="5,5,136,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_31.png" border="0" usemap="#a_c_r_c___type_def" alt=""/>
<map name="a_c_r_c___type_def" id="a_c_r_c___type_def">
<area shape="rect" href="struct_c_r_c___type_def.html" title="CRC calculation unit." alt="" coords="5,5,115,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_32.png" border="0" usemap="#a_d_a_c___type_def" alt=""/>
<map name="a_d_a_c___type_def" id="a_d_a_c___type_def">
<area shape="rect" href="struct_d_a_c___type_def.html" title="Digital to Analog Converter." alt="" coords="5,5,116,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_33.png" border="0" usemap="#a_d_b_g_m_c_u___type_def" alt=""/>
<map name="a_d_b_g_m_c_u___type_def" id="a_d_b_g_m_c_u___type_def">
<area shape="rect" href="struct_d_b_g_m_c_u___type_def.html" title="Debug MCU." alt="" coords="5,5,148,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_34.png" border="0" usemap="#a_d_c_b___type" alt=""/>
<map name="a_d_c_b___type" id="a_d_c_b___type">
<area shape="rect" href="struct_d_c_b___type.html" title="Structure type to access the Debug Control Block Registers (DCB)." alt="" coords="5,5,92,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_35.png" border="0" usemap="#a_d_c_m_i___type_def" alt=""/>
<map name="a_d_c_m_i___type_def" id="a_d_c_m_i___type_def">
<area shape="rect" href="struct_d_c_m_i___type_def.html" title="DCMI." alt="" coords="5,5,123,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_36.png" border="0" usemap="#a_d_i_b___type" alt=""/>
<map name="a_d_i_b___type" id="a_d_i_b___type">
<area shape="rect" href="struct_d_i_b___type.html" title="Structure type to access the Debug Identification Block Registers (DIB)." alt="" coords="5,5,88,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_37.png" border="0" usemap="#a_d_m_a2_d___type_def" alt=""/>
<map name="a_d_m_a2_d___type_def" id="a_d_m_a2_d___type_def">
<area shape="rect" href="struct_d_m_a2_d___type_def.html" title="DMA2D Controller." alt="" coords="5,5,136,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_38.png" border="0" usemap="#a_d_m_a___init_type_def" alt=""/>
<map name="a_d_m_a___init_type_def" id="a_d_m_a___init_type_def">
<area shape="rect" href="struct_d_m_a___init_type_def.html" title="DMA Configuration Structure definition." alt="" coords="5,5,140,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_39.png" border="0" usemap="#a_d_m_a___stream___type_def" alt=""/>
<map name="a_d_m_a___stream___type_def" id="a_d_m_a___stream___type_def">
<area shape="rect" href="struct_d_m_a___stream___type_def.html" title="DMA Controller." alt="" coords="5,5,172,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_40.png" border="0" usemap="#a_d_m_a___type_def" alt=""/>
<map name="a_d_m_a___type_def" id="a_d_m_a___type_def">
<area shape="rect" href="struct_d_m_a___type_def.html" title=" " alt="" coords="5,5,119,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_41.png" border="0" usemap="#a_d_s_i___type_def" alt=""/>
<map name="a_d_s_i___type_def" id="a_d_s_i___type_def">
<area shape="rect" href="struct_d_s_i___type_def.html" title="DSI Controller." alt="" coords="5,5,109,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_42.png" border="0" usemap="#a_d_w_t___type" alt=""/>
<map name="a_d_w_t___type" id="a_d_w_t___type">
<area shape="rect" href="struct_d_w_t___type.html" title="Structure type to access the Data Watchpoint and Trace Register (DWT)." alt="" coords="5,5,96,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_43.png" border="0" usemap="#a_e_m_s_s___type" alt=""/>
<map name="a_e_m_s_s___type" id="a_e_m_s_s___type">
<area shape="rect" href="struct_e_m_s_s___type.html" title=" " alt="" coords="5,5,100,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_44.png" border="0" usemap="#a_err_bnk___type" alt=""/>
<map name="a_err_bnk___type" id="a_err_bnk___type">
<area shape="rect" href="struct_err_bnk___type.html" title="Structure type to access the Error Banking Registers (ERRBNK)." alt="" coords="5,5,108,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_45.png" border="0" usemap="#a_e_t_h___type_def" alt=""/>
<map name="a_e_t_h___type_def" id="a_e_t_h___type_def">
<area shape="rect" href="struct_e_t_h___type_def.html" title="Ethernet MAC." alt="" coords="5,5,113,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_46.png" border="0" usemap="#a_e_w_i_c___type" alt=""/>
<map name="a_e_w_i_c___type" id="a_e_w_i_c___type">
<area shape="rect" href="struct_e_w_i_c___type.html" title="Structure type to access the External Wakeup Interrupt Controller Registers (EWIC)." alt="" coords="5,5,99,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_47.png" border="0" usemap="#a_e_x_t_i___config_type_def" alt=""/>
<map name="a_e_x_t_i___config_type_def" id="a_e_x_t_i___config_type_def">
<area shape="rect" href="struct_e_x_t_i___config_type_def.html" title="EXTI Configuration structure definition." alt="" coords="5,5,157,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_48.png" border="0" usemap="#a_e_x_t_i___handle_type_def" alt=""/>
<map name="a_e_x_t_i___handle_type_def" id="a_e_x_t_i___handle_type_def">
<area shape="rect" href="struct_e_x_t_i___handle_type_def.html" title="EXTI Handle structure definition." alt="" coords="5,5,163,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_49.png" border="0" usemap="#a_e_x_t_i___type_def" alt=""/>
<map name="a_e_x_t_i___type_def" id="a_e_x_t_i___type_def">
<area shape="rect" href="struct_e_x_t_i___type_def.html" title="External Interrupt/Event Controller." alt="" coords="5,5,116,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_50.png" border="0" usemap="#a_f_l_a_s_h___erase_init_type_def" alt=""/>
<map name="a_f_l_a_s_h___erase_init_type_def" id="a_f_l_a_s_h___erase_init_type_def">
<area shape="rect" href="struct_f_l_a_s_h___erase_init_type_def.html" title="FLASH Erase structure definition." alt="" coords="5,5,188,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_51.png" border="0" usemap="#a_f_l_a_s_h___o_b_program_init_type_def" alt=""/>
<map name="a_f_l_a_s_h___o_b_program_init_type_def" id="a_f_l_a_s_h___o_b_program_init_type_def">
<area shape="rect" href="struct_f_l_a_s_h___o_b_program_init_type_def.html" title="FLASH Option Bytes Program structure definition." alt="" coords="5,5,225,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_52.png" border="0" usemap="#a_f_l_a_s_h___process_type_def" alt=""/>
<map name="a_f_l_a_s_h___process_type_def" id="a_f_l_a_s_h___process_type_def">
<area shape="rect" href="struct_f_l_a_s_h___process_type_def.html" title="FLASH handle Structure definition." alt="" coords="5,5,180,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_53.png" border="0" usemap="#a_f_l_a_s_h___type_def" alt=""/>
<map name="a_f_l_a_s_h___type_def" id="a_f_l_a_s_h___type_def">
<area shape="rect" href="struct_f_l_a_s_h___type_def.html" title="FLASH Registers." alt="" coords="5,5,131,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_54.png" border="0" usemap="#a_f_m_c___bank1___type_def" alt=""/>
<map name="a_f_m_c___bank1___type_def" id="a_f_m_c___bank1___type_def">
<area shape="rect" href="struct_f_m_c___bank1___type_def.html" title="Flexible Memory Controller." alt="" coords="5,5,164,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_55.png" border="0" usemap="#a_f_m_c___bank1_e___type_def" alt=""/>
<map name="a_f_m_c___bank1_e___type_def" id="a_f_m_c___bank1_e___type_def">
<area shape="rect" href="struct_f_m_c___bank1_e___type_def.html" title="Flexible Memory Controller Bank1E." alt="" coords="5,5,172,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_56.png" border="0" usemap="#a_f_m_c___bank3___type_def" alt=""/>
<map name="a_f_m_c___bank3___type_def" id="a_f_m_c___bank3___type_def">
<area shape="rect" href="struct_f_m_c___bank3___type_def.html" title="Flexible Memory Controller Bank3." alt="" coords="5,5,164,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_57.png" border="0" usemap="#a_f_m_c___bank5__6___type_def" alt=""/>
<map name="a_f_m_c___bank5__6___type_def" id="a_f_m_c___bank5__6___type_def">
<area shape="rect" href="struct_f_m_c___bank5__6___type_def.html" title="Flexible Memory Controller Bank5_6." alt="" coords="5,5,180,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_58.png" border="0" usemap="#a_f_p_u___type" alt=""/>
<map name="a_f_p_u___type" id="a_f_p_u___type">
<area shape="rect" href="struct_f_p_u___type.html" title="Structure type to access the Floating Point Unit (FPU)." alt="" coords="5,5,91,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_59.png" border="0" usemap="#a_g_p_i_o___init_type_def" alt=""/>
<map name="a_g_p_i_o___init_type_def" id="a_g_p_i_o___init_type_def">
<area shape="rect" href="struct_g_p_i_o___init_type_def.html" title="GPIO Init structure definition" alt="" coords="5,5,140,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_60.png" border="0" usemap="#a_g_p_i_o___type_def" alt=""/>
<map name="a_g_p_i_o___type_def" id="a_g_p_i_o___type_def">
<area shape="rect" href="struct_g_p_i_o___type_def.html" title="General Purpose I/O." alt="" coords="5,5,120,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_61.png" border="0" usemap="#a_i2_c___handle_type_def" alt=""/>
<map name="a_i2_c___handle_type_def" id="a_i2_c___handle_type_def">
<area shape="rect" href="struct_i2_c___handle_type_def.html" title=" " alt="" coords="5,5,155,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_62.png" border="0" usemap="#a_i2_c___init_type_def" alt=""/>
<map name="a_i2_c___init_type_def" id="a_i2_c___init_type_def">
<area shape="rect" href="struct_i2_c___init_type_def.html" title=" " alt="" coords="5,5,129,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_63.png" border="0" usemap="#a_i2_c___type_def" alt=""/>
<map name="a_i2_c___type_def" id="a_i2_c___type_def">
<area shape="rect" href="struct_i2_c___type_def.html" title="Inter&#45;integrated Circuit Interface." alt="" coords="5,5,108,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_64.png" border="0" usemap="#a_i_c_b___type" alt=""/>
<map name="a_i_c_b___type" id="a_i_c_b___type">
<area shape="rect" href="struct_i_c_b___type.html" title="Structure type to access the Implementation Control Block (ICB)." alt="" coords="5,5,87,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_65.png" border="0" usemap="#a_i_p_s_r___type" alt=""/>
<map name="a_i_p_s_r___type" id="a_i_p_s_r___type">
<area shape="rect" href="union_i_p_s_r___type.html" title="Union type to access the Interrupt Program Status Register (IPSR)." alt="" coords="5,5,93,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_66.png" border="0" usemap="#a_i_t_m___type" alt=""/>
<map name="a_i_t_m___type" id="a_i_t_m___type">
<area shape="rect" href="struct_i_t_m___type.html" title="Structure type to access the Instrumentation Trace Macrocell Register (ITM)." alt="" coords="5,5,88,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_67.png" border="0" usemap="#a_i_w_d_g___type_def" alt=""/>
<map name="a_i_w_d_g___type_def" id="a_i_w_d_g___type_def">
<area shape="rect" href="struct_i_w_d_g___type_def.html" title="Independent WATCHDOG." alt="" coords="5,5,124,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_68.png" border="0" usemap="#a_l_l___u_t_i_l_s___clk_init_type_def" alt=""/>
<map name="a_l_l___u_t_i_l_s___clk_init_type_def" id="a_l_l___u_t_i_l_s___clk_init_type_def">
<area shape="rect" href="struct_l_l___u_t_i_l_s___clk_init_type_def.html" title="UTILS System, AHB and APB buses clock configuration structure definition." alt="" coords="5,5,188,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_69.png" border="0" usemap="#a_l_l___u_t_i_l_s___p_l_l_init_type_def" alt=""/>
<map name="a_l_l___u_t_i_l_s___p_l_l_init_type_def" id="a_l_l___u_t_i_l_s___p_l_l_init_type_def">
<area shape="rect" href="struct_l_l___u_t_i_l_s___p_l_l_init_type_def.html" title="UTILS PLL structure definition." alt="" coords="5,5,188,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_70.png" border="0" usemap="#altc2488__dev" alt=""/>
<map name="altc2488__dev" id="altc2488__dev">
<area shape="rect" href="structltc2488__dev.html" title="Device driver structure." alt="" coords="5,5,107,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_71.png" border="0" usemap="#altc2488__dev__init" alt=""/>
<map name="altc2488__dev__init" id="altc2488__dev__init">
<area shape="rect" href="structltc2488__dev__init.html" title="Device driver initialization parameters." alt="" coords="5,5,135,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_72.png" border="0" usemap="#a_l_t_d_c___layer___type_def" alt=""/>
<map name="a_l_t_d_c___layer___type_def" id="a_l_t_d_c___layer___type_def">
<area shape="rect" href="struct_l_t_d_c___layer___type_def.html" title="LCD&#45;TFT Display layer x Controller." alt="" coords="5,5,164,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_73.png" border="0" usemap="#a_l_t_d_c___type_def" alt=""/>
<map name="a_l_t_d_c___type_def" id="a_l_t_d_c___type_def">
<area shape="rect" href="struct_l_t_d_c___type_def.html" title="LCD&#45;TFT Display Controller." alt="" coords="5,5,120,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_74.png" border="0" usemap="#a_mem_sys_ctl___type" alt=""/>
<map name="a_mem_sys_ctl___type" id="a_mem_sys_ctl___type">
<area shape="rect" href="struct_mem_sys_ctl___type.html" title="Structure type to access the Memory System Control Registers (MEMSYSCTL)." alt="" coords="5,5,139,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_75.png" border="0" usemap="#a_n_v_i_c___type" alt=""/>
<map name="a_n_v_i_c___type" id="a_n_v_i_c___type">
<area shape="rect" href="struct_n_v_i_c___type.html" title="Structure type to access the Nested Vectored Interrupt Controller (NVIC)." alt="" coords="5,5,96,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_76.png" border="0" usemap="#apl__gui__desc" alt=""/>
<map name="apl__gui__desc" id="apl__gui__desc">
<area shape="rect" href="structpl__gui__desc.html" title=" " alt="" coords="5,5,104,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_77.png" border="0" usemap="#apl__gui__device__param" alt=""/>
<map name="apl__gui__device__param" id="apl__gui__device__param">
<area shape="rect" href="structpl__gui__device__param.html" title=" " alt="" coords="5,5,165,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_78.png" border="0" usemap="#apl__gui__init__param" alt=""/>
<map name="apl__gui__init__param" id="apl__gui__init__param">
<area shape="rect" href="structpl__gui__init__param.html" title=" " alt="" coords="5,5,144,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_79.png" border="0" usemap="#apl__gui__views" alt=""/>
<map name="apl__gui__views" id="apl__gui__views">
<area shape="rect" href="structpl__gui__views.html" title=" " alt="" coords="5,5,112,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_80.png" border="0" usemap="#a_prc_cfg_inf___type" alt=""/>
<map name="a_prc_cfg_inf___type" id="a_prc_cfg_inf___type">
<area shape="rect" href="struct_prc_cfg_inf___type.html" title="Structure type to access the Processor Configuration Information Registerss (PRCCFGINF)." alt="" coords="5,5,124,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_81.png" border="0" usemap="#a_p_w_r___p_v_d_type_def" alt=""/>
<map name="a_p_w_r___p_v_d_type_def" id="a_p_w_r___p_v_d_type_def">
<area shape="rect" href="struct_p_w_r___p_v_d_type_def.html" title="PWR PVD configuration structure definition." alt="" coords="5,5,144,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_82.png" border="0" usemap="#a_p_w_r___type_def" alt=""/>
<map name="a_p_w_r___type_def" id="a_p_w_r___type_def">
<area shape="rect" href="struct_p_w_r___type_def.html" title="Power Control." alt="" coords="5,5,117,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_83.png" border="0" usemap="#a_pwr_mod_ctl___type" alt=""/>
<map name="a_pwr_mod_ctl___type" id="a_pwr_mod_ctl___type">
<area shape="rect" href="struct_pwr_mod_ctl___type.html" title="Structure type to access the Power Mode Control Registers (PWRMODCTL)." alt="" coords="5,5,135,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_84.png" border="0" usemap="#a_q_u_a_d_s_p_i___type_def" alt=""/>
<map name="a_q_u_a_d_s_p_i___type_def" id="a_q_u_a_d_s_p_i___type_def">
<area shape="rect" href="struct_q_u_a_d_s_p_i___type_def.html" title="QUAD Serial Peripheral Interface." alt="" coords="5,5,147,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_85.png" border="0" usemap="#a_r_c_c___clk_init_type_def" alt=""/>
<map name="a_r_c_c___clk_init_type_def" id="a_r_c_c___clk_init_type_def">
<area shape="rect" href="struct_r_c_c___clk_init_type_def.html" title="RCC System, AHB and APB busses clock configuration structure definition." alt="" coords="5,5,156,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_86.png" border="0" usemap="#a_r_c_c___osc_init_type_def" alt=""/>
<map name="a_r_c_c___osc_init_type_def" id="a_r_c_c___osc_init_type_def">
<area shape="rect" href="struct_r_c_c___osc_init_type_def.html" title="RCC Internal/External Oscillator (HSE, HSI, LSE and LSI) configuration structure definition." alt="" coords="5,5,160,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_87.png" border="0" usemap="#a_r_c_c___p_l_l_init_type_def" alt=""/>
<map name="a_r_c_c___p_l_l_init_type_def" id="a_r_c_c___p_l_l_init_type_def">
<area shape="rect" href="struct_r_c_c___p_l_l_init_type_def.html" title="RCC PLL configuration structure definition." alt="" coords="5,5,157,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_88.png" border="0" usemap="#a_r_c_c___type_def" alt=""/>
<map name="a_r_c_c___type_def" id="a_r_c_c___type_def">
<area shape="rect" href="struct_r_c_c___type_def.html" title="Reset and Clock Control." alt="" coords="5,5,115,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_89.png" border="0" usemap="#a_r_n_g___type_def" alt=""/>
<map name="a_r_n_g___type_def" id="a_r_n_g___type_def">
<area shape="rect" href="struct_r_n_g___type_def.html" title="RNG." alt="" coords="5,5,116,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_90.png" border="0" usemap="#a_r_t_c___type_def" alt=""/>
<map name="a_r_t_c___type_def" id="a_r_t_c___type_def">
<area shape="rect" href="struct_r_t_c___type_def.html" title="Real&#45;Time Clock." alt="" coords="5,5,112,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_91.png" border="0" usemap="#a_r_t_d" alt=""/>
<map name="a_r_t_d" id="a_r_t_d">
<area shape="rect" href="class_r_t_d.html" title=" " alt="" coords="5,31,53,57"/>
<area shape="rect" href="class_p_t100.html" title=" " alt="" coords="105,5,168,32"/>
<area shape="rect" href="class_p_t1000.html" title=" " alt="" coords="101,56,172,83"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_92.png" border="0" usemap="#a_s_a_i___block___type_def" alt=""/>
<map name="a_s_a_i___block___type_def" id="a_s_a_i___block___type_def">
<area shape="rect" href="struct_s_a_i___block___type_def.html" title=" " alt="" coords="5,5,152,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_93.png" border="0" usemap="#a_s_a_i___type_def" alt=""/>
<map name="a_s_a_i___type_def" id="a_s_a_i___type_def">
<area shape="rect" href="struct_s_a_i___type_def.html" title="Serial Audio Interface." alt="" coords="5,5,109,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_94.png" border="0" usemap="#a_s_c_b___type" alt=""/>
<map name="a_s_c_b___type" id="a_s_c_b___type">
<area shape="rect" href="struct_s_c_b___type.html" title="Structure type to access the System Control Block (SCB)." alt="" coords="5,5,91,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_95.png" border="0" usemap="#a_s_cn_s_c_b___type" alt=""/>
<map name="a_s_cn_s_c_b___type" id="a_s_cn_s_c_b___type">
<area shape="rect" href="struct_s_cn_s_c_b___type.html" title="Structure type to access the System Control and ID Register not in the SCB." alt="" coords="5,5,116,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_96.png" border="0" usemap="#a_s_d_i_o___type_def" alt=""/>
<map name="a_s_d_i_o___type_def" id="a_s_d_i_o___type_def">
<area shape="rect" href="struct_s_d_i_o___type_def.html" title="SD host Interface." alt="" coords="5,5,120,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_97.png" border="0" usemap="#a_s_p_i___init_type_def" alt=""/>
<map name="a_s_p_i___init_type_def" id="a_s_p_i___init_type_def">
<area shape="rect" href="struct_s_p_i___init_type_def.html" title="SPI Configuration Structure definition." alt="" coords="5,5,128,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_98.png" border="0" usemap="#a_s_p_i___type_def" alt=""/>
<map name="a_s_p_i___type_def" id="a_s_p_i___type_def">
<area shape="rect" href="struct_s_p_i___type_def.html" title="Serial Peripheral Interface." alt="" coords="5,5,108,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_99.png" border="0" usemap="#a_s_t_l___type" alt=""/>
<map name="a_s_t_l___type" id="a_s_t_l___type">
<area shape="rect" href="struct_s_t_l___type.html" title="Structure type to access the Software Test Library Observation Registerss (STL)." alt="" coords="5,5,88,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_100.png" border="0" usemap="#a_s_y_s_c_f_g___type_def" alt=""/>
<map name="a_s_y_s_c_f_g___type_def" id="a_s_y_s_c_f_g___type_def">
<area shape="rect" href="struct_s_y_s_c_f_g___type_def.html" title="System configuration controller." alt="" coords="5,5,139,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_101.png" border="0" usemap="#a_sys_tick___type" alt=""/>
<map name="a_sys_tick___type" id="a_sys_tick___type">
<area shape="rect" href="struct_sys_tick___type.html" title="Structure type to access the System Timer (SysTick)." alt="" coords="5,5,115,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_102.png" border="0" usemap="#a_t___u_i_n_t32" alt=""/>
<map name="a_t___u_i_n_t32" id="a_t___u_i_n_t32">
<area shape="rect" href="struct_t___u_i_n_t32.html" title=" " alt="" coords="5,5,91,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_103.png" border="0" usemap="#atemp__loopup" alt=""/>
<map name="atemp__loopup" id="atemp__loopup">
<area shape="rect" href="structtemp__loopup.html" title=" " alt="" coords="5,5,112,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_104.png" border="0" usemap="#athermistor" alt=""/>
<map name="athermistor" id="athermistor">
<area shape="rect" href="classthermistor.html" title=" " alt="" coords="5,31,96,57"/>
<area shape="rect" href="classntc__10k__44031rc.html" title=" " alt="" coords="144,5,276,32"/>
<area shape="rect" href="classptc__ky81__110.html" title=" " alt="" coords="155,56,265,83"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_105.png" border="0" usemap="#a_thermocouple" alt=""/>
<map name="a_thermocouple" id="a_thermocouple">
<area shape="rect" href="class_thermocouple.html" title=" " alt="" coords="5,183,120,209"/>
<area shape="rect" href="class_thermocouple___type___b.html" title=" " alt="" coords="169,5,337,32"/>
<area shape="rect" href="class_thermocouple___type___e.html" title=" " alt="" coords="169,56,336,83"/>
<area shape="rect" href="class_thermocouple___type___j.html" title=" " alt="" coords="171,107,334,133"/>
<area shape="rect" href="class_thermocouple___type___k.html" title=" " alt="" coords="169,157,337,184"/>
<area shape="rect" href="class_thermocouple___type___n.html" title=" " alt="" coords="168,208,337,235"/>
<area shape="rect" href="class_thermocouple___type___r.html" title=" " alt="" coords="169,259,337,285"/>
<area shape="rect" href="class_thermocouple___type___s.html" title=" " alt="" coords="169,309,336,336"/>
<area shape="rect" href="class_thermocouple___type___t.html" title=" " alt="" coords="169,360,336,387"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_106.png" border="0" usemap="#a_thermocouple_1_1thermocouple__poly__subrange" alt=""/>
<map name="a_thermocouple_1_1thermocouple__poly__subrange" id="a_thermocouple_1_1thermocouple__poly__subrange">
<area shape="rect" href="struct_thermocouple_1_1thermocouple__poly__subrange.html" title=" " alt="" coords="5,5,219,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_107.png" border="0" usemap="#a_t_i_m___base___init_type_def" alt=""/>
<map name="a_t_i_m___base___init_type_def" id="a_t_i_m___base___init_type_def">
<area shape="rect" href="struct_t_i_m___base___init_type_def.html" title="TIM Time base Configuration Structure definition." alt="" coords="5,5,172,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_108.png" border="0" usemap="#a_t_i_m___break_dead_time_config_type_def" alt=""/>
<map name="a_t_i_m___break_dead_time_config_type_def" id="a_t_i_m___break_dead_time_config_type_def">
<area shape="rect" href="struct_t_i_m___break_dead_time_config_type_def.html" title="TIM Break input(s) and Dead time configuration Structure definition." alt="" coords="5,5,257,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_109.png" border="0" usemap="#a_t_i_m___clear_input_config_type_def" alt=""/>
<map name="a_t_i_m___clear_input_config_type_def" id="a_t_i_m___clear_input_config_type_def">
<area shape="rect" href="struct_t_i_m___clear_input_config_type_def.html" title="TIM Clear Input Configuration Handle Structure definition." alt="" coords="5,5,220,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_110.png" border="0" usemap="#a_t_i_m___clock_config_type_def" alt=""/>
<map name="a_t_i_m___clock_config_type_def" id="a_t_i_m___clock_config_type_def">
<area shape="rect" href="struct_t_i_m___clock_config_type_def.html" title="Clock Configuration Handle Structure definition." alt="" coords="5,5,188,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_111.png" border="0" usemap="#a_t_i_m___encoder___init_type_def" alt=""/>
<map name="a_t_i_m___encoder___init_type_def" id="a_t_i_m___encoder___init_type_def">
<area shape="rect" href="struct_t_i_m___encoder___init_type_def.html" title="TIM Encoder Configuration Structure definition." alt="" coords="5,5,192,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_112.png" border="0" usemap="#a_t_i_m___hall_sensor___init_type_def" alt=""/>
<map name="a_t_i_m___hall_sensor___init_type_def" id="a_t_i_m___hall_sensor___init_type_def">
<area shape="rect" href="struct_t_i_m___hall_sensor___init_type_def.html" title="TIM Hall sensor Configuration Structure definition." alt="" coords="5,5,209,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_113.png" border="0" usemap="#a_t_i_m___handle_type_def" alt=""/>
<map name="a_t_i_m___handle_type_def" id="a_t_i_m___handle_type_def">
<area shape="rect" href="struct_t_i_m___handle_type_def.html" title="TIM Time Base Handle Structure definition." alt="" coords="5,5,157,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_114.png" border="0" usemap="#a_t_i_m___i_c___init_type_def" alt=""/>
<map name="a_t_i_m___i_c___init_type_def" id="a_t_i_m___i_c___init_type_def">
<area shape="rect" href="struct_t_i_m___i_c___init_type_def.html" title="TIM Input Capture Configuration Structure definition." alt="" coords="5,5,152,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_115.png" border="0" usemap="#a_t_i_m___master_config_type_def" alt=""/>
<map name="a_t_i_m___master_config_type_def" id="a_t_i_m___master_config_type_def">
<area shape="rect" href="struct_t_i_m___master_config_type_def.html" title="TIM Master configuration Structure definition." alt="" coords="5,5,197,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_116.png" border="0" usemap="#a_t_i_m___o_c___init_type_def" alt=""/>
<map name="a_t_i_m___o_c___init_type_def" id="a_t_i_m___o_c___init_type_def">
<area shape="rect" href="struct_t_i_m___o_c___init_type_def.html" title="TIM Output Compare Configuration Structure definition." alt="" coords="5,5,159,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_117.png" border="0" usemap="#a_t_i_m___one_pulse___init_type_def" alt=""/>
<map name="a_t_i_m___one_pulse___init_type_def" id="a_t_i_m___one_pulse___init_type_def">
<area shape="rect" href="struct_t_i_m___one_pulse___init_type_def.html" title="TIM One Pulse Mode Configuration Structure definition." alt="" coords="5,5,200,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_118.png" border="0" usemap="#a_t_i_m___slave_config_type_def" alt=""/>
<map name="a_t_i_m___slave_config_type_def" id="a_t_i_m___slave_config_type_def">
<area shape="rect" href="struct_t_i_m___slave_config_type_def.html" title="TIM Slave configuration Structure definition." alt="" coords="5,5,188,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_119.png" border="0" usemap="#a_t_i_m___type_def" alt=""/>
<map name="a_t_i_m___type_def" id="a_t_i_m___type_def">
<area shape="rect" href="struct_t_i_m___type_def.html" title="TIM." alt="" coords="5,5,112,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_120.png" border="0" usemap="#a_t_p_i___type" alt=""/>
<map name="a_t_p_i___type" id="a_t_p_i___type">
<area shape="rect" href="struct_t_p_i___type.html" title="Structure type to access the Trace Port Interface Register (TPI)." alt="" coords="5,5,84,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_121.png" border="0" usemap="#a_u_a_r_t___init_type_def" alt=""/>
<map name="a_u_a_r_t___init_type_def" id="a_u_a_r_t___init_type_def">
<area shape="rect" href="struct_u_a_r_t___init_type_def.html" title="UART Init Structure definition." alt="" coords="5,5,144,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_122.png" border="0" usemap="#a_u_s_a_r_t___type_def" alt=""/>
<map name="a_u_s_a_r_t___type_def" id="a_u_s_a_r_t___type_def">
<area shape="rect" href="struct_u_s_a_r_t___type_def.html" title="Universal Synchronous Asynchronous Receiver Transmitter." alt="" coords="5,5,132,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_123.png" border="0" usemap="#a_u_s_b___o_t_g___device_type_def" alt=""/>
<map name="a_u_s_b___o_t_g___device_type_def" id="a_u_s_b___o_t_g___device_type_def">
<area shape="rect" href="struct_u_s_b___o_t_g___device_type_def.html" title="USB_OTG_device_Registers." alt="" coords="5,5,195,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_124.png" border="0" usemap="#a_u_s_b___o_t_g___global_type_def" alt=""/>
<map name="a_u_s_b___o_t_g___global_type_def" id="a_u_s_b___o_t_g___global_type_def">
<area shape="rect" href="struct_u_s_b___o_t_g___global_type_def.html" title="USB_OTG_Core_Registers." alt="" coords="5,5,192,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_125.png" border="0" usemap="#a_u_s_b___o_t_g___host_channel_type_def" alt=""/>
<map name="a_u_s_b___o_t_g___host_channel_type_def" id="a_u_s_b___o_t_g___host_channel_type_def">
<area shape="rect" href="struct_u_s_b___o_t_g___host_channel_type_def.html" title="USB_OTG_Host_Channel_Specific_Registers." alt="" coords="5,5,232,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_126.png" border="0" usemap="#a_u_s_b___o_t_g___host_type_def" alt=""/>
<map name="a_u_s_b___o_t_g___host_type_def" id="a_u_s_b___o_t_g___host_type_def">
<area shape="rect" href="struct_u_s_b___o_t_g___host_type_def.html" title="USB_OTG_Host_Mode_Register_Structures." alt="" coords="5,5,180,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_127.png" border="0" usemap="#a_u_s_b___o_t_g___i_n_endpoint_type_def" alt=""/>
<map name="a_u_s_b___o_t_g___i_n_endpoint_type_def" id="a_u_s_b___o_t_g___i_n_endpoint_type_def">
<area shape="rect" href="struct_u_s_b___o_t_g___i_n_endpoint_type_def.html" title="USB_OTG_IN_Endpoint&#45;Specific_Register." alt="" coords="5,5,220,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_128.png" border="0" usemap="#a_u_s_b___o_t_g___o_u_t_endpoint_type_def" alt=""/>
<map name="a_u_s_b___o_t_g___o_u_t_endpoint_type_def" id="a_u_s_b___o_t_g___o_u_t_endpoint_type_def">
<area shape="rect" href="struct_u_s_b___o_t_g___o_u_t_endpoint_type_def.html" title="USB_OTG_OUT_Endpoint&#45;Specific_Registers." alt="" coords="5,5,235,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_129.png" border="0" usemap="#a_w_w_d_g___type_def" alt=""/>
<map name="a_w_w_d_g___type_def" id="a_w_w_d_g___type_def">
<area shape="rect" href="struct_w_w_d_g___type_def.html" title="Window WATCHDOG." alt="" coords="5,5,133,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_130.png" border="0" usemap="#ax_p_s_r___type" alt=""/>
<map name="ax_p_s_r___type" id="ax_p_s_r___type">
<area shape="rect" href="unionx_p_s_r___type.html" title="Union type to access the Special&#45;Purpose Program Status Registers (xPSR)." alt="" coords="5,5,97,32"/>
</map>
</td></tr>
</table>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
