Analysis & Synthesis report for z80mini
Mon Mar 18 02:08:22 2024
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Parameter Settings for Inferred Entity Instance: frequency_generator:fg0|lpm_counter:con_counter_rtl_0
  9. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                   ;
+-----------------------------+--------------------------------------------------+
; Analysis & Synthesis Status ; Successful - Mon Mar 18 02:08:22 2024            ;
; Quartus II 64-Bit Version   ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name               ; z80mini                                          ;
; Top-level Entity Name       ; z80mini                                          ;
; Family                      ; MAX7000S                                         ;
; Total macrocells            ; 104                                              ;
; Total pins                  ; 61                                               ;
+-----------------------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                ;
+----------------------------------------------------------------------------+-----------------+---------------+
; Option                                                                     ; Setting         ; Default Value ;
+----------------------------------------------------------------------------+-----------------+---------------+
; Device                                                                     ; EPM7128SLC84-15 ;               ;
; Top-level entity name                                                      ; z80mini         ; z80mini       ;
; Family name                                                                ; MAX7000S        ; Cyclone IV GX ;
; Use smart compilation                                                      ; On              ; Off           ;
; Optimization Technique                                                     ; Area            ; Speed         ;
; Auto Resource Sharing                                                      ; On              ; Off           ;
; Use LogicLock Constraints during Resource Balancing                        ; Off             ; On            ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On              ; On            ;
; Enable compact report table                                                ; Off             ; Off           ;
; Create Debugging Nodes for IP Cores                                        ; Off             ; Off           ;
; Preserve fewer node names                                                  ; On              ; On            ;
; Disable OpenCore Plus hardware evaluation                                  ; Off             ; Off           ;
; Verilog Version                                                            ; Verilog_2001    ; Verilog_2001  ;
; VHDL Version                                                               ; VHDL_1993       ; VHDL_1993     ;
; State Machine Processing                                                   ; Auto            ; Auto          ;
; Safe State Machine                                                         ; Off             ; Off           ;
; Extract Verilog State Machines                                             ; On              ; On            ;
; Extract VHDL State Machines                                                ; On              ; On            ;
; Ignore Verilog initial constructs                                          ; Off             ; Off           ;
; Iteration limit for constant Verilog loops                                 ; 5000            ; 5000          ;
; Iteration limit for non-constant Verilog loops                             ; 250             ; 250           ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On              ; On            ;
; Infer RAMs from Raw Logic                                                  ; On              ; On            ;
; Parallel Synthesis                                                         ; On              ; On            ;
; NOT Gate Push-Back                                                         ; On              ; On            ;
; Power-Up Don't Care                                                        ; On              ; On            ;
; Remove Duplicate Registers                                                 ; On              ; On            ;
; Ignore CARRY Buffers                                                       ; Off             ; Off           ;
; Ignore CASCADE Buffers                                                     ; Off             ; Off           ;
; Ignore GLOBAL Buffers                                                      ; Off             ; Off           ;
; Ignore ROW GLOBAL Buffers                                                  ; Off             ; Off           ;
; Ignore LCELL Buffers                                                       ; Auto            ; Auto          ;
; Ignore SOFT Buffers                                                        ; Off             ; Off           ;
; Limit AHDL Integers to 32 Bits                                             ; Off             ; Off           ;
; Allow XOR Gate Usage                                                       ; On              ; On            ;
; Auto Logic Cell Insertion                                                  ; On              ; On            ;
; Parallel Expander Chain Length                                             ; 4               ; 4             ;
; Auto Parallel Expanders                                                    ; On              ; On            ;
; Auto Open-Drain Pins                                                       ; On              ; On            ;
; Maximum Fan-in Per Macrocell                                               ; 100             ; 100           ;
; Ignore translate_off and synthesis_off directives                          ; Off             ; Off           ;
; Report Parameter Settings                                                  ; On              ; On            ;
; Report Source Assignments                                                  ; On              ; On            ;
; Report Connectivity Checks                                                 ; On              ; On            ;
; HDL message level                                                          ; Level2          ; Level2        ;
; Suppress Register Optimization Related Messages                            ; Off             ; Off           ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000            ; 5000          ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000            ; 5000          ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100             ; 100           ;
; Block Design Naming                                                        ; Auto            ; Auto          ;
; Synthesis Effort                                                           ; Auto            ; Auto          ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On              ; On            ;
; Pre-Mapping Resynthesis Optimization                                       ; Off             ; Off           ;
; Analysis & Synthesis Message Level                                         ; Medium          ; Medium        ;
; Disable Register Merging Across Hierarchies                                ; Auto            ; Auto          ;
; Synthesis Seed                                                             ; 1               ; 1             ;
+----------------------------------------------------------------------------+-----------------+---------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 48          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-48        ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------+-----------------+------------------------+----------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                                                         ; Used in Netlist ; File Type              ; File Name with Absolute Path                                                                             ; Library ;
+----------------------------------------------------------------------------------------------------------+-----------------+------------------------+----------------------------------------------------------------------------------------------------------+---------+
; //wsl.localhost/Ubuntu/home/tomat/Zeal-8-bit-OS/target/z80mini/Hardware/Verilog/UART_poll/z80mini.v      ; yes             ; User Verilog HDL File  ; //wsl.localhost/Ubuntu/home/tomat/Zeal-8-bit-OS/target/z80mini/Hardware/Verilog/UART_poll/z80mini.v      ;         ;
; //wsl.localhost/Ubuntu/home/tomat/Zeal-8-bit-OS/target/z80mini/Hardware/Verilog/UART_poll/Clock.v        ; yes             ; User Verilog HDL File  ; //wsl.localhost/Ubuntu/home/tomat/Zeal-8-bit-OS/target/z80mini/Hardware/Verilog/UART_poll/Clock.v        ;         ;
; //wsl.localhost/Ubuntu/home/tomat/Zeal-8-bit-OS/target/z80mini/Hardware/Verilog/UART_poll/PS2_receiver.v ; yes             ; User Verilog HDL File  ; //wsl.localhost/Ubuntu/home/tomat/Zeal-8-bit-OS/target/z80mini/Hardware/Verilog/UART_poll/PS2_receiver.v ;         ;
; //wsl.localhost/Ubuntu/home/tomat/Zeal-8-bit-OS/target/z80mini/Hardware/Verilog/UART_poll/Sig_cond.v     ; yes             ; User Verilog HDL File  ; //wsl.localhost/Ubuntu/home/tomat/Zeal-8-bit-OS/target/z80mini/Hardware/Verilog/UART_poll/Sig_cond.v     ;         ;
; lpm_counter.tdf                                                                                          ; yes             ; Megafunction           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf                                        ;         ;
; lpm_constant.inc                                                                                         ; yes             ; Megafunction           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_constant.inc                                       ;         ;
; lpm_decode.inc                                                                                           ; yes             ; Megafunction           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc                                         ;         ;
; lpm_add_sub.inc                                                                                          ; yes             ; Megafunction           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.inc                                        ;         ;
; cmpconst.inc                                                                                             ; yes             ; Megafunction           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/cmpconst.inc                                           ;         ;
; lpm_compare.inc                                                                                          ; yes             ; Megafunction           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.inc                                        ;         ;
; lpm_counter.inc                                                                                          ; yes             ; Megafunction           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.inc                                        ;         ;
; dffeea.inc                                                                                               ; yes             ; Megafunction           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/dffeea.inc                                             ;         ;
; alt_counter_stratix.inc                                                                                  ; yes             ; Megafunction           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                ;         ;
; aglobal130.inc                                                                                           ; yes             ; Megafunction           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc                                         ;         ;
+----------------------------------------------------------------------------------------------------------+-----------------+------------------------+----------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+----------------------+----------------------+
; Resource             ; Usage                ;
+----------------------+----------------------+
; Logic cells          ; 104                  ;
; Total registers      ; 64                   ;
; I/O pins             ; 61                   ;
; Shareable expanders  ; 7                    ;
; Parallel expanders   ; 7                    ;
; Maximum fan-out node ; CLK50MHz             ;
; Maximum fan-out      ; 64                   ;
; Total fan-out        ; 1111                 ;
; Average fan-out      ; 6.46                 ;
+----------------------+----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                       ;
+---------------------------------------+------------+------+----------------------------------------------------------------+--------------+
; Compilation Hierarchy Node            ; Macrocells ; Pins ; Full Hierarchy Name                                            ; Library Name ;
+---------------------------------------+------------+------+----------------------------------------------------------------+--------------+
; |z80mini                              ; 104        ; 61   ; |z80mini                                                       ; work         ;
;    |PS2_receiver:ps2r|                ; 28         ; 0    ; |z80mini|PS2_receiver:ps2r                                     ; work         ;
;    |frequency_generator:fg0|          ; 11         ; 0    ; |z80mini|frequency_generator:fg0                               ; work         ;
;       |lpm_counter:con_counter_rtl_0| ; 6          ; 0    ; |z80mini|frequency_generator:fg0|lpm_counter:con_counter_rtl_0 ; work         ;
;    |signal_conditioner:res_con|       ; 2          ; 0    ; |z80mini|signal_conditioner:res_con                            ; work         ;
+---------------------------------------+------------+------+----------------------------------------------------------------+--------------+


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: frequency_generator:fg0|lpm_counter:con_counter_rtl_0 ;
+------------------------+-------------------+-----------------------------------------------------------+
; Parameter Name         ; Value             ; Type                                                      ;
+------------------------+-------------------+-----------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON                ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF               ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS    ; ON                ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF               ; IGNORE_CASCADE                                            ;
; LPM_WIDTH              ; 6                 ; Untyped                                                   ;
; LPM_DIRECTION          ; UP                ; Untyped                                                   ;
; LPM_MODULUS            ; 0                 ; Untyped                                                   ;
; LPM_AVALUE             ; UNUSED            ; Untyped                                                   ;
; LPM_SVALUE             ; UNUSED            ; Untyped                                                   ;
; LPM_PORT_UPDOWN        ; PORT_CONNECTIVITY ; Untyped                                                   ;
; DEVICE_FAMILY          ; MAX7000S          ; Untyped                                                   ;
; CARRY_CHAIN            ; MANUAL            ; Untyped                                                   ;
; CARRY_CHAIN_LENGTH     ; 48                ; CARRY_CHAIN_LENGTH                                        ;
; NOT_GATE_PUSH_BACK     ; ON                ; NOT_GATE_PUSH_BACK                                        ;
; CARRY_CNT_EN           ; SMART             ; Untyped                                                   ;
; LABWIDE_SCLR           ; ON                ; Untyped                                                   ;
; USE_NEW_VERSION        ; TRUE              ; Untyped                                                   ;
; CBXI_PARAMETER         ; NOTHING           ; Untyped                                                   ;
+------------------------+-------------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Mon Mar 18 02:08:18 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off z80mini -c z80mini
Info: Parallel Compilation has detected 48 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 16 of the 16 physical processors detected instead.
Warning: Verilog HDL Declaration warning at z80mini.v(15): "do" is SystemVerilog-2005 keyword
Info: Found 1 design units, including 1 entities, in source file z80mini.v
    Info: Found entity 1: z80mini
Info: Found 1 design units, including 1 entities, in source file clock.v
    Info: Found entity 1: frequency_generator
Info: Found 1 design units, including 1 entities, in source file io_wait.v
    Info: Found entity 1: IO_wait
Info: Found 1 design units, including 1 entities, in source file ps2_receiver.v
    Info: Found entity 1: PS2_receiver
Info: Found 1 design units, including 1 entities, in source file sig_cond.v
    Info: Found entity 1: signal_conditioner
Info: Elaborating entity "z80mini" for the top level hierarchy
Info: Elaborating entity "frequency_generator" for hierarchy "frequency_generator:fg0"
Warning: Verilog HDL assignment warning at Clock.v(15): truncated value with size 32 to match size of target (6)
Warning: Verilog HDL assignment warning at Clock.v(16): truncated value with size 32 to match size of target (3)
Info: Elaborating entity "signal_conditioner" for hierarchy "signal_conditioner:res_con"
Info: Elaborating entity "PS2_receiver" for hierarchy "PS2_receiver:ps2r"
Info: Inferred 1 megafunctions from design logic
    Info: Inferred lpm_counter megafunction (LPM_WIDTH=6) from the following logic: "frequency_generator:fg0|con_counter_rtl_0"
Info: Elaborated megafunction instantiation "frequency_generator:fg0|lpm_counter:con_counter_rtl_0"
Info: Instantiated megafunction "frequency_generator:fg0|lpm_counter:con_counter_rtl_0" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "6"
    Info: Parameter "LPM_DIRECTION" = "UP"
    Info: Parameter "LPM_TYPE" = "LPM_COUNTER"
Warning: The following nodes have both tri-state and non-tri-state drivers
    Warning: Inserted always-enabled tri-state buffer between "RS" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "RW" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "E" and its non-tri-state driver.
Warning: The following tri-state nodes are fed by constants
    Warning: The pin "EXT_P[0]" is fed by GND
    Warning: The pin "EXT_P[1]" is fed by GND
Warning: TRI or OPNDRN buffers permanently enabled
    Warning: Node "RS~synth"
    Warning: Node "RW~synth"
    Warning: Node "E~synth"
Info: Promoted pin-driven signal(s) to global signal
    Info: Promoted clock signal driven by pin "CLK50MHz" to global clock signal
Warning: Design contains 9 input pin(s) that do not drive logic
    Warning: No output dependent on input pin "A[2]"
    Warning: No output dependent on input pin "A[8]"
    Warning: No output dependent on input pin "A[9]"
    Warning: No output dependent on input pin "A[10]"
    Warning: No output dependent on input pin "A[11]"
    Warning: No output dependent on input pin "A[12]"
    Warning: No output dependent on input pin "A[13]"
    Warning: No output dependent on input pin "nHALT"
    Warning: No output dependent on input pin "CONIRQ"
Info: Implemented 172 device resources after synthesis - the final resource count might be different
    Info: Implemented 25 input pins
    Info: Implemented 14 output pins
    Info: Implemented 22 bidirectional pins
    Info: Implemented 104 macrocells
    Info: Implemented 7 shareable expanders
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 24 warnings
    Info: Peak virtual memory: 4588 megabytes
    Info: Processing ended: Mon Mar 18 02:08:23 2024
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:01


