Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_axi_interfaces_top glbl -Oenable_linking_all_libraries -prj axi_interfaces.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_20 -L floating_point_v7_1_14 --lib ieee_proposed=./ieee_proposed -s axi_interfaces -debug wave 
Multi-threading is on. Using 22 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/master/HLS/labA_InterfaceSynthesis/lab4/axi_interfaces_prj/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/master/HLS/labA_InterfaceSynthesis/lab4/axi_interfaces_prj/solution1/sim/verilog/AESL_axi_s_d_i_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_d_i_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/master/HLS/labA_InterfaceSynthesis/lab4/axi_interfaces_prj/solution1/sim/verilog/AESL_axi_s_d_i_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_d_i_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/master/HLS/labA_InterfaceSynthesis/lab4/axi_interfaces_prj/solution1/sim/verilog/AESL_axi_s_d_i_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_d_i_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/master/HLS/labA_InterfaceSynthesis/lab4/axi_interfaces_prj/solution1/sim/verilog/AESL_axi_s_d_i_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_d_i_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/master/HLS/labA_InterfaceSynthesis/lab4/axi_interfaces_prj/solution1/sim/verilog/AESL_axi_s_d_i_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_d_i_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/master/HLS/labA_InterfaceSynthesis/lab4/axi_interfaces_prj/solution1/sim/verilog/AESL_axi_s_d_i_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_d_i_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/master/HLS/labA_InterfaceSynthesis/lab4/axi_interfaces_prj/solution1/sim/verilog/AESL_axi_s_d_i_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_d_i_6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/master/HLS/labA_InterfaceSynthesis/lab4/axi_interfaces_prj/solution1/sim/verilog/AESL_axi_s_d_i_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_d_i_7
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/master/HLS/labA_InterfaceSynthesis/lab4/axi_interfaces_prj/solution1/sim/verilog/AESL_axi_s_d_o_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_d_o_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/master/HLS/labA_InterfaceSynthesis/lab4/axi_interfaces_prj/solution1/sim/verilog/AESL_axi_s_d_o_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_d_o_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/master/HLS/labA_InterfaceSynthesis/lab4/axi_interfaces_prj/solution1/sim/verilog/AESL_axi_s_d_o_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_d_o_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/master/HLS/labA_InterfaceSynthesis/lab4/axi_interfaces_prj/solution1/sim/verilog/AESL_axi_s_d_o_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_d_o_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/master/HLS/labA_InterfaceSynthesis/lab4/axi_interfaces_prj/solution1/sim/verilog/AESL_axi_s_d_o_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_d_o_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/master/HLS/labA_InterfaceSynthesis/lab4/axi_interfaces_prj/solution1/sim/verilog/AESL_axi_s_d_o_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_d_o_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/master/HLS/labA_InterfaceSynthesis/lab4/axi_interfaces_prj/solution1/sim/verilog/AESL_axi_s_d_o_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_d_o_6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/master/HLS/labA_InterfaceSynthesis/lab4/axi_interfaces_prj/solution1/sim/verilog/AESL_axi_s_d_o_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_d_o_7
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/master/HLS/labA_InterfaceSynthesis/lab4/axi_interfaces_prj/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_idx0_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/master/HLS/labA_InterfaceSynthesis/lab4/axi_interfaces_prj/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_kernel_monitor_top
WARNING: [VRFC 10-3824] variable 'block_delay' must explicitly be declared as automatic or static [D:/master/HLS/labA_InterfaceSynthesis/lab4/axi_interfaces_prj/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/master/HLS/labA_InterfaceSynthesis/lab4/axi_interfaces_prj/solution1/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/master/HLS/labA_InterfaceSynthesis/lab4/axi_interfaces_prj/solution1/sim/verilog/axi_interfaces.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_axi_interfaces_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/master/HLS/labA_InterfaceSynthesis/lab4/axi_interfaces_prj/solution1/sim/verilog/axi_interfaces.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_interfaces
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/master/HLS/labA_InterfaceSynthesis/lab4/axi_interfaces_prj/solution1/sim/verilog/axi_interfaces_regslice_both.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_interfaces_regslice_both
INFO: [VRFC 10-311] analyzing module axi_interfaces_regslice_both_w1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/master/HLS/labA_InterfaceSynthesis/lab4/axi_interfaces_prj/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3645] port 'axis_block_info' remains unconnected for this instance [D:/master/HLS/labA_InterfaceSynthesis/lab4/axi_interfaces_prj/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v:33]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.axi_interfaces_regslice_both(Dat...
Compiling module xil_defaultlib.axi_interfaces
Compiling module xil_defaultlib.fifo(DEPTH=4,WIDTH=16)
Compiling module xil_defaultlib.AESL_axi_s_d_o_0
Compiling module xil_defaultlib.AESL_axi_s_d_o_1
Compiling module xil_defaultlib.AESL_axi_s_d_o_2
Compiling module xil_defaultlib.AESL_axi_s_d_o_3
Compiling module xil_defaultlib.AESL_axi_s_d_o_4
Compiling module xil_defaultlib.AESL_axi_s_d_o_5
Compiling module xil_defaultlib.AESL_axi_s_d_o_6
Compiling module xil_defaultlib.AESL_axi_s_d_o_7
Compiling module xil_defaultlib.AESL_axi_s_d_i_0
Compiling module xil_defaultlib.AESL_axi_s_d_i_1
Compiling module xil_defaultlib.AESL_axi_s_d_i_2
Compiling module xil_defaultlib.AESL_axi_s_d_i_3
Compiling module xil_defaultlib.AESL_axi_s_d_i_4
Compiling module xil_defaultlib.AESL_axi_s_d_i_5
Compiling module xil_defaultlib.AESL_axi_s_d_i_6
Compiling module xil_defaultlib.AESL_axi_s_d_i_7
Compiling module xil_defaultlib.AESL_deadlock_idx0_monitor
Compiling module xil_defaultlib.AESL_deadlock_kernel_monitor_top...
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.rewind_loop_intf
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_axi_interfaces_top
Compiling module work.glbl
Built simulation snapshot axi_interfaces
