--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml jesd204b_rx4_exdes.twx jesd204b_rx4_exdes.ncd -o
jesd204b_rx4_exdes.twr jesd204b_rx4_exdes.pcf

Design file:              jesd204b_rx4_exdes.ncd
Physical constraint file: jesd204b_rx4_exdes.pcf
Device,package,speed:     xc7a200t,fbg676,C,-2 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: PATH "TS_D2_TO_T2_ila_pro_0_path" TIG;

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X16Y31.C5), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.042ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      3.007ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y33.AQ      Tcklo                 0.525   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X18Y32.A6      net (fanout=1)        0.239   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X18Y32.A       Tilo                  0.105   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X17Y29.A2      net (fanout=2)        0.895   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X17Y29.A       Tilo                  0.105   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111
    SLICE_X16Y31.D2      net (fanout=1)        0.782   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110
    SLICE_X16Y31.D       Tilo                  0.105   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112
    SLICE_X16Y31.C5      net (fanout=1)        0.220   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111
    SLICE_X16Y31.CLK     Tas                   0.031   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      3.007ns (0.871ns logic, 2.136ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X19Y32.AX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.106ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.071ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y33.AQ      Tcklo                 0.525   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X18Y32.A6      net (fanout=1)        0.239   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X18Y32.A       Tilo                  0.105   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X19Y32.AX      net (fanout=2)        0.155   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X19Y32.CLK     Tdick                 0.047   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.071ns (0.677ns logic, 0.394ns route)
                                                       (63.2% logic, 36.8% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X18Y32.A6), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     0.832ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      0.797ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y33.AQ      Tcklo                 0.525   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X18Y32.A6      net (fanout=1)        0.239   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X18Y32.CLK     Tas                   0.033   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      0.797ns (0.558ns logic, 0.239ns route)
                                                       (70.0% logic, 30.0% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_D2_TO_T2_ila_pro_0_path" TIG;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X18Y32.A6), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.182ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      0.217ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y33.AQ      Tcklo                 0.181   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X18Y32.A6      net (fanout=1)        0.111   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X18Y32.CLK     Tah         (-Th)     0.075   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      0.217ns (0.106ns logic, 0.111ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X19Y32.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.298ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      0.333ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y33.AQ      Tcklo                 0.181   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X18Y32.A6      net (fanout=1)        0.111   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X18Y32.A       Tilo                  0.045   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X19Y32.AX      net (fanout=2)        0.066   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X19Y32.CLK     Tckdi       (-Th)     0.070   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      0.333ns (0.156ns logic, 0.177ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X16Y31.C5), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.090ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      1.125ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y33.AQ      Tcklo                 0.181   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X18Y32.A6      net (fanout=1)        0.111   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X18Y32.A       Tilo                  0.045   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X17Y29.A2      net (fanout=2)        0.386   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X17Y29.A       Tilo                  0.045   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111
    SLICE_X16Y31.D2      net (fanout=1)        0.300   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110
    SLICE_X16Y31.D       Tilo                  0.045   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112
    SLICE_X16Y31.C5      net (fanout=1)        0.088   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111
    SLICE_X16Y31.CLK     Tah         (-Th)     0.076   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      1.125ns (0.240ns logic, 0.885ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J2_TO_D2_ila_pro_0_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J3_TO_D2_ila_pro_0_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J4_TO_D2_ila_pro_0_path" TIG;

 12 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X18Y33.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     4.189ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.189ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y54.CMUX    Tshcko                0.483   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X26Y54.C2      net (fanout=1)        0.660   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X26Y54.C       Tilo                  0.105   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<6>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X19Y30.B4      net (fanout=10)       2.302   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X19Y30.B       Tilo                  0.105   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X18Y33.CLK     net (fanout=4)        0.534   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.189ns (0.693ns logic, 3.496ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.994ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      3.994ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y44.AQ      Tcko                  0.379   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    SLICE_X24Y44.C1      net (fanout=3)        0.575   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<0>
    SLICE_X24Y44.C       Tilo                  0.105   icon_control0<6>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X19Y30.B1      net (fanout=9)        2.296   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X19Y30.B       Tilo                  0.105   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X18Y33.CLK     net (fanout=4)        0.534   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      3.994ns (0.589ns logic, 3.405ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.672ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      3.672ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y43.AMUX    Tshcko                0.485   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<10>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    SLICE_X19Y31.A3      net (fanout=8)        1.792   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<8>
    SLICE_X19Y31.A       Tilo                  0.105   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X19Y30.B2      net (fanout=1)        0.651   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X19Y30.B       Tilo                  0.105   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X18Y33.CLK     net (fanout=4)        0.534   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      3.672ns (0.695ns logic, 2.977ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X18Y33.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.802ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      1.299ns (Levels of Logic = 0)
  Clock Path Skew:      -1.468ns (2.450 - 3.918)
  Source Clock:         q0_clk0_refclk_i rising at 0.000ns
  Destination Clock:    icon_control0<13> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y29.AMUX    Tshcko                0.485   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly<4>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X18Y33.SR      net (fanout=10)       0.560   U_ila_pro_0/U0/I_NO_D.U_ILA/iARM
    SLICE_X18Y33.CLK     Trck                  0.254   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.299ns (0.739ns logic, 0.560ns route)
                                                       (56.9% logic, 43.1% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_J4_TO_D2_ila_pro_0_path" TIG;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X18Y33.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.890ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      0.540ns (Levels of Logic = 0)
  Clock Path Skew:      1.395ns (2.394 - 0.999)
  Source Clock:         q0_clk0_refclk_i rising at 0.000ns
  Destination Clock:    icon_control0<13> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y29.AMUX    Tshcko                0.182   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly<4>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X18Y33.SR      net (fanout=10)       0.295   U_ila_pro_0/U0/I_NO_D.U_ILA/iARM
    SLICE_X18Y33.CLK     Tremck      (-Th)    -0.063   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.540ns (0.245ns logic, 0.295ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1922 paths analyzed, 327 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.541ns.
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[13].SI_CFG/I_YESLUT6.U_SRLC16E (SLICE_X36Y25.CE), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     24.459ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[13].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Requirement:          30.000ns
  Data Path Delay:      5.506ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[13].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y54.CMUX    Tshcko                0.483   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X26Y54.C2      net (fanout=1)        0.660   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X26Y54.C       Tilo                  0.105   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<6>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X22Y42.D2      net (fanout=10)       1.654   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X22Y42.D       Tilo                  0.105   icon_control0<19>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[15].U_LCE
    SLICE_X36Y25.CE      net (fanout=15)       2.081   icon_control0<19>
    SLICE_X36Y25.CLK     Tceck                 0.418   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/and_out<13>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[13].SI_CFG/I_YESLUT6.U_SRLC16E
    -------------------------------------------------  ---------------------------
    Total                                      5.506ns (1.111ns logic, 4.395ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.164ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[13].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Requirement:          30.000ns
  Data Path Delay:      4.801ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[13].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y45.DQ      Tcko                  0.379   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X24Y44.B1      net (fanout=4)        0.681   U_icon_pro/U0/U_ICON/iCORE_ID<3>
    SLICE_X24Y44.B       Tilo                  0.105   icon_control0<6>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X22Y42.D1      net (fanout=10)       1.032   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X22Y42.D       Tilo                  0.105   icon_control0<19>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[15].U_LCE
    SLICE_X36Y25.CE      net (fanout=15)       2.081   icon_control0<19>
    SLICE_X36Y25.CLK     Tceck                 0.418   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/and_out<13>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[13].SI_CFG/I_YESLUT6.U_SRLC16E
    -------------------------------------------------  ---------------------------
    Total                                      4.801ns (1.007ns logic, 3.794ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.165ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[13].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Requirement:          30.000ns
  Data Path Delay:      4.800ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[13].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y45.BQ      Tcko                  0.379   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    SLICE_X24Y44.B2      net (fanout=4)        0.680   U_icon_pro/U0/U_ICON/iCORE_ID<1>
    SLICE_X24Y44.B       Tilo                  0.105   icon_control0<6>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X22Y42.D1      net (fanout=10)       1.032   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X22Y42.D       Tilo                  0.105   icon_control0<19>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[15].U_LCE
    SLICE_X36Y25.CE      net (fanout=15)       2.081   icon_control0<19>
    SLICE_X36Y25.CLK     Tceck                 0.418   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/and_out<13>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[13].SI_CFG/I_YESLUT6.U_SRLC16E
    -------------------------------------------------  ---------------------------
    Total                                      4.800ns (1.007ns logic, 3.793ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[11].SI_CFG/I_YESLUT6.U_SRLC16E (SLICE_X40Y27.CE), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     24.559ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[11].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Requirement:          30.000ns
  Data Path Delay:      5.406ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[11].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y54.CMUX    Tshcko                0.483   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X26Y54.C2      net (fanout=1)        0.660   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X26Y54.C       Tilo                  0.105   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<6>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X22Y42.D2      net (fanout=10)       1.654   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X22Y42.D       Tilo                  0.105   icon_control0<19>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[15].U_LCE
    SLICE_X40Y27.CE      net (fanout=15)       1.981   icon_control0<19>
    SLICE_X40Y27.CLK     Tceck                 0.418   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/and_out<11>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[11].SI_CFG/I_YESLUT6.U_SRLC16E
    -------------------------------------------------  ---------------------------
    Total                                      5.406ns (1.111ns logic, 4.295ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.264ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[11].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Requirement:          30.000ns
  Data Path Delay:      4.701ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[11].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y45.DQ      Tcko                  0.379   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X24Y44.B1      net (fanout=4)        0.681   U_icon_pro/U0/U_ICON/iCORE_ID<3>
    SLICE_X24Y44.B       Tilo                  0.105   icon_control0<6>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X22Y42.D1      net (fanout=10)       1.032   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X22Y42.D       Tilo                  0.105   icon_control0<19>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[15].U_LCE
    SLICE_X40Y27.CE      net (fanout=15)       1.981   icon_control0<19>
    SLICE_X40Y27.CLK     Tceck                 0.418   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/and_out<11>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[11].SI_CFG/I_YESLUT6.U_SRLC16E
    -------------------------------------------------  ---------------------------
    Total                                      4.701ns (1.007ns logic, 3.694ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.265ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[11].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Requirement:          30.000ns
  Data Path Delay:      4.700ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[11].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y45.BQ      Tcko                  0.379   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    SLICE_X24Y44.B2      net (fanout=4)        0.680   U_icon_pro/U0/U_ICON/iCORE_ID<1>
    SLICE_X24Y44.B       Tilo                  0.105   icon_control0<6>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X22Y42.D1      net (fanout=10)       1.032   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X22Y42.D       Tilo                  0.105   icon_control0<19>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[15].U_LCE
    SLICE_X40Y27.CE      net (fanout=15)       1.981   icon_control0<19>
    SLICE_X40Y27.CLK     Tceck                 0.418   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/and_out<11>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[11].SI_CFG/I_YESLUT6.U_SRLC16E
    -------------------------------------------------  ---------------------------
    Total                                      4.700ns (1.007ns logic, 3.693ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[15].SI_CFG/I_YESLUT6.U_SRLC16E (SLICE_X36Y26.CE), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     24.567ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[15].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Requirement:          30.000ns
  Data Path Delay:      5.398ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[15].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y54.CMUX    Tshcko                0.483   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X26Y54.C2      net (fanout=1)        0.660   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X26Y54.C       Tilo                  0.105   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<6>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X22Y42.D2      net (fanout=10)       1.654   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X22Y42.D       Tilo                  0.105   icon_control0<19>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[15].U_LCE
    SLICE_X36Y26.CE      net (fanout=15)       1.973   icon_control0<19>
    SLICE_X36Y26.CLK     Tceck                 0.418   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/and_out<14>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[15].SI_CFG/I_YESLUT6.U_SRLC16E
    -------------------------------------------------  ---------------------------
    Total                                      5.398ns (1.111ns logic, 4.287ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.272ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[15].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Requirement:          30.000ns
  Data Path Delay:      4.693ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[15].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y45.DQ      Tcko                  0.379   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X24Y44.B1      net (fanout=4)        0.681   U_icon_pro/U0/U_ICON/iCORE_ID<3>
    SLICE_X24Y44.B       Tilo                  0.105   icon_control0<6>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X22Y42.D1      net (fanout=10)       1.032   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X22Y42.D       Tilo                  0.105   icon_control0<19>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[15].U_LCE
    SLICE_X36Y26.CE      net (fanout=15)       1.973   icon_control0<19>
    SLICE_X36Y26.CLK     Tceck                 0.418   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/and_out<14>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[15].SI_CFG/I_YESLUT6.U_SRLC16E
    -------------------------------------------------  ---------------------------
    Total                                      4.693ns (1.007ns logic, 3.686ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.273ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[15].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Requirement:          30.000ns
  Data Path Delay:      4.692ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[15].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y45.BQ      Tcko                  0.379   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    SLICE_X24Y44.B2      net (fanout=4)        0.680   U_icon_pro/U0/U_ICON/iCORE_ID<1>
    SLICE_X24Y44.B       Tilo                  0.105   icon_control0<6>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X22Y42.D1      net (fanout=10)       1.032   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X22Y42.D       Tilo                  0.105   icon_control0<19>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[15].U_LCE
    SLICE_X36Y26.CE      net (fanout=15)       1.973   icon_control0<19>
    SLICE_X36Y26.CLK     Tceck                 0.418   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/and_out<14>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[15].SI_CFG/I_YESLUT6.U_SRLC16E
    -------------------------------------------------  ---------------------------
    Total                                      4.692ns (1.007ns logic, 3.685ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X18Y32.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.152ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.152ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y32.AQ      Tcko                  0.141   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    SLICE_X18Y32.A5      net (fanout=1)        0.086   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
    SLICE_X18Y32.CLK     Tah         (-Th)     0.075   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      0.152ns (0.066ns logic, 0.086ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_STAT/U_TDO (SLICE_X21Y45.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.179ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_STAT/U_STAT_CNT/G[2].U_FDRE (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_STAT/U_TDO (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.179ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_STAT/U_STAT_CNT/G[2].U_FDRE to U_icon_pro/U0/U_ICON/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y45.CQ      Tcko                  0.164   U_icon_pro/U0/U_ICON/U_STAT/iSTAT_CNT<3>
                                                       U_icon_pro/U0/U_ICON/U_STAT/U_STAT_CNT/G[2].U_FDRE
    SLICE_X21Y45.A6      net (fanout=2)        0.061   U_icon_pro/U0/U_ICON/U_STAT/iSTAT_CNT<2>
    SLICE_X21Y45.CLK     Tah         (-Th)     0.046   U_icon_pro/U0/U_ICON/iTDO_VEC<15>
                                                       U_icon_pro/U0/U_ICON/U_STAT/U_TDO_next
                                                       U_icon_pro/U0/U_ICON/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      0.179ns (0.118ns logic, 0.061ns route)
                                                       (65.9% logic, 34.1% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[3].U_FDRE (SLICE_X25Y37.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.207ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[3].U_FDRE (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[3].U_FDRE (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.207ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[3].U_FDRE to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[3].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y37.DQ      Tcko                  0.141   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[3].U_FDRE
    SLICE_X25Y37.DX      net (fanout=3)        0.138   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr<3>
    SLICE_X25Y37.CLK     Tckdi       (-Th)     0.072   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[3].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      0.207ns (0.069ns logic, 0.138ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 27.830ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLKA)
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/CLKARDCLK
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/CLKARDCLK
  Location pin: RAMB18_X1Y13.CLKARDCLK
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------
Slack: 28.292ns (period - (min low pulse limit / (low pulse / period)))
  Period: 30.000ns
  Low pulse: 15.000ns
  Low pulse limit: 0.854ns (Tmpw)
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD/O/CLK
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLA/CLK
  Location pin: SLICE_X36Y30.CLK
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------
Slack: 28.292ns (period - (min high pulse limit / (high pulse / period)))
  Period: 30.000ns
  High pulse: 15.000ns
  High pulse limit: 0.854ns (Tmpw)
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD/O/CLK
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLA/CLK
  Location pin: SLICE_X36Y30.CLK
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.585ns.
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (SLICE_X25Y43.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    11.415ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      3.550ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y93.DQ      Tcko                  0.379   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X26Y69.D2      net (fanout=3)        1.409   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X26Y69.D       Tilo                  0.105   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X25Y43.CE      net (fanout=3)        1.489   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X25Y43.CLK     Tceck                 0.168   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<10>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      3.550ns (0.652ns logic, 2.898ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (SLICE_X25Y43.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    11.415ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      3.550ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y93.DQ      Tcko                  0.379   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X26Y69.D2      net (fanout=3)        1.409   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X26Y69.D       Tilo                  0.105   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X25Y43.CE      net (fanout=3)        1.489   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X25Y43.CLK     Tceck                 0.168   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<10>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      3.550ns (0.652ns logic, 2.898ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (SLICE_X25Y43.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    11.415ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      3.550ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y93.DQ      Tcko                  0.379   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X26Y69.D2      net (fanout=3)        1.409   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X26Y69.D       Tilo                  0.105   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X25Y43.CE      net (fanout=3)        1.489   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X25Y43.CLK     Tceck                 0.168   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<10>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      3.550ns (0.652ns logic, 2.898ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (SLICE_X27Y54.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.245ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.280ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y93.DQ      Tcko                  0.141   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X27Y69.A1      net (fanout=3)        0.670   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X27Y69.A       Tilo                  0.045   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X27Y54.SR      net (fanout=3)        0.406   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X27Y54.CLK     Tcksr       (-Th)    -0.018   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    -------------------------------------------------  ---------------------------
    Total                                      1.280ns (0.204ns logic, 1.076ns route)
                                                       (15.9% logic, 84.1% route)
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (SLICE_X26Y54.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.248ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.283ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y93.DQ      Tcko                  0.141   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X27Y69.A1      net (fanout=3)        0.670   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X27Y69.A       Tilo                  0.045   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X26Y54.SR      net (fanout=3)        0.409   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X26Y54.CLK     Tcksr       (-Th)    -0.018   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<6>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      1.283ns (0.204ns logic, 1.079ns route)
                                                       (15.9% logic, 84.1% route)
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR (SLICE_X26Y54.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.248ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.283ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y93.DQ      Tcko                  0.141   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X27Y69.A1      net (fanout=3)        0.670   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X27Y69.A       Tilo                  0.045   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X26Y54.SR      net (fanout=3)        0.409   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X26Y54.CLK     Tcksr       (-Th)    -0.018   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<6>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      1.283ns (0.204ns logic, 1.079ns route)
                                                       (15.9% logic, 84.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   0.897ns.
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X29Y93.D3), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    14.103ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          15.000ns
  Data Path Delay:      0.862ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    U_icon_pro/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y93.DQ      Tcko                  0.379   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X29Y93.D3      net (fanout=3)        0.411   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X29Y93.CLK     Tas                   0.072   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.862ns (0.451ns logic, 0.411ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X29Y93.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.265ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    U_icon_pro/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y93.DQ      Tcko                  0.141   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X29Y93.D3      net (fanout=3)        0.171   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X29Y93.CLK     Tah         (-Th)     0.047   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.265ns (0.094ns logic, 0.171ns route)
                                                       (35.5% logic, 64.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J_TO_D_path" TIG;

 383 paths analyzed, 101 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE (SLICE_X17Y29.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     5.178ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE (FF)
  Data Path Delay:      5.143ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    q0_clk0_refclk_i rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y54.CMUX    Tshcko                0.483   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X26Y54.C2      net (fanout=1)        0.660   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X26Y54.C       Tilo                  0.105   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<6>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X18Y31.B4      net (fanout=10)       2.199   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X18Y31.B       Tilo                  0.105   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[8].U_LCE
    SLICE_X18Y31.A4      net (fanout=2)        0.371   icon_control0<12>
    SLICE_X18Y31.A       Tilo                  0.105   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_CLEAR
    SLICE_X17Y29.SR      net (fanout=3)        0.784   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iCLR
    SLICE_X17Y29.CLK     Trck                  0.331   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE
    -------------------------------------------------  ---------------------------
    Total                                      5.143ns (1.129ns logic, 4.014ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.936ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE (FF)
  Data Path Delay:      4.901ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    q0_clk0_refclk_i rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y44.AQ      Tcko                  0.379   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    SLICE_X24Y44.C1      net (fanout=3)        0.575   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<0>
    SLICE_X24Y44.C       Tilo                  0.105   icon_control0<6>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X18Y31.B2      net (fanout=9)        2.146   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X18Y31.B       Tilo                  0.105   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[8].U_LCE
    SLICE_X18Y31.A4      net (fanout=2)        0.371   icon_control0<12>
    SLICE_X18Y31.A       Tilo                  0.105   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_CLEAR
    SLICE_X17Y29.SR      net (fanout=3)        0.784   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iCLR
    SLICE_X17Y29.CLK     Trck                  0.331   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE
    -------------------------------------------------  ---------------------------
    Total                                      4.901ns (1.025ns logic, 3.876ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.635ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE (FF)
  Data Path Delay:      4.600ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    q0_clk0_refclk_i rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y43.AMUX    Tshcko                0.485   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<10>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    SLICE_X19Y31.A3      net (fanout=8)        1.792   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<8>
    SLICE_X19Y31.AMUX    Tilo                  0.286   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[8].U_LUT
    SLICE_X18Y31.B5      net (fanout=1)        0.341   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<8>
    SLICE_X18Y31.B       Tilo                  0.105   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[8].U_LCE
    SLICE_X18Y31.A4      net (fanout=2)        0.371   icon_control0<12>
    SLICE_X18Y31.A       Tilo                  0.105   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_CLEAR
    SLICE_X17Y29.SR      net (fanout=3)        0.784   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iCLR
    SLICE_X17Y29.CLK     Trck                  0.331   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE
    -------------------------------------------------  ---------------------------
    Total                                      4.600ns (1.312ns logic, 3.288ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0 (SLICE_X14Y28.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     5.096ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0 (FF)
  Data Path Delay:      5.061ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    q0_clk0_refclk_i rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y54.CMUX    Tshcko                0.483   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X26Y54.C2      net (fanout=1)        0.660   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X26Y54.C       Tilo                  0.105   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<6>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X16Y32.C1      net (fanout=10)       2.381   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X16Y32.C       Tilo                  0.105   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE
    SLICE_X16Y32.D4      net (fanout=3)        0.371   icon_control0<5>
    SLICE_X16Y32.D       Tilo                  0.105   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_CLEAR
    SLICE_X14Y28.SR      net (fanout=3)        0.593   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR
    SLICE_X14Y28.CLK     Trck                  0.258   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDIN<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      5.061ns (1.056ns logic, 4.005ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.353ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0 (FF)
  Data Path Delay:      4.318ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    q0_clk0_refclk_i rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y45.DQ      Tcko                  0.379   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X24Y44.B1      net (fanout=4)        0.681   U_icon_pro/U0/U_ICON/iCORE_ID<3>
    SLICE_X24Y44.B       Tilo                  0.105   icon_control0<6>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X16Y32.C2      net (fanout=10)       1.721   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X16Y32.C       Tilo                  0.105   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE
    SLICE_X16Y32.D4      net (fanout=3)        0.371   icon_control0<5>
    SLICE_X16Y32.D       Tilo                  0.105   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_CLEAR
    SLICE_X14Y28.SR      net (fanout=3)        0.593   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR
    SLICE_X14Y28.CLK     Trck                  0.258   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDIN<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      4.318ns (0.952ns logic, 3.366ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.352ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0 (FF)
  Data Path Delay:      4.317ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    q0_clk0_refclk_i rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y45.BQ      Tcko                  0.379   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    SLICE_X24Y44.B2      net (fanout=4)        0.680   U_icon_pro/U0/U_ICON/iCORE_ID<1>
    SLICE_X24Y44.B       Tilo                  0.105   icon_control0<6>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X16Y32.C2      net (fanout=10)       1.721   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X16Y32.C       Tilo                  0.105   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE
    SLICE_X16Y32.D4      net (fanout=3)        0.371   icon_control0<5>
    SLICE_X16Y32.D       Tilo                  0.105   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_CLEAR
    SLICE_X14Y28.SR      net (fanout=3)        0.593   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR
    SLICE_X14Y28.CLK     Trck                  0.258   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDIN<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      4.317ns (0.952ns logic, 3.365ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT1 (SLICE_X14Y28.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     5.096ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT1 (FF)
  Data Path Delay:      5.061ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    q0_clk0_refclk_i rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y54.CMUX    Tshcko                0.483   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X26Y54.C2      net (fanout=1)        0.660   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X26Y54.C       Tilo                  0.105   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<6>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X16Y32.C1      net (fanout=10)       2.381   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X16Y32.C       Tilo                  0.105   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE
    SLICE_X16Y32.D4      net (fanout=3)        0.371   icon_control0<5>
    SLICE_X16Y32.D       Tilo                  0.105   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_CLEAR
    SLICE_X14Y28.SR      net (fanout=3)        0.593   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR
    SLICE_X14Y28.CLK     Trck                  0.258   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDIN<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT1
    -------------------------------------------------  ---------------------------
    Total                                      5.061ns (1.056ns logic, 4.005ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.353ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT1 (FF)
  Data Path Delay:      4.318ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    q0_clk0_refclk_i rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y45.DQ      Tcko                  0.379   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X24Y44.B1      net (fanout=4)        0.681   U_icon_pro/U0/U_ICON/iCORE_ID<3>
    SLICE_X24Y44.B       Tilo                  0.105   icon_control0<6>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X16Y32.C2      net (fanout=10)       1.721   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X16Y32.C       Tilo                  0.105   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE
    SLICE_X16Y32.D4      net (fanout=3)        0.371   icon_control0<5>
    SLICE_X16Y32.D       Tilo                  0.105   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_CLEAR
    SLICE_X14Y28.SR      net (fanout=3)        0.593   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR
    SLICE_X14Y28.CLK     Trck                  0.258   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDIN<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT1
    -------------------------------------------------  ---------------------------
    Total                                      4.318ns (0.952ns logic, 3.366ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.352ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT1 (FF)
  Data Path Delay:      4.317ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    q0_clk0_refclk_i rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y45.BQ      Tcko                  0.379   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    SLICE_X24Y44.B2      net (fanout=4)        0.680   U_icon_pro/U0/U_ICON/iCORE_ID<1>
    SLICE_X24Y44.B       Tilo                  0.105   icon_control0<6>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X16Y32.C2      net (fanout=10)       1.721   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X16Y32.C       Tilo                  0.105   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE
    SLICE_X16Y32.D4      net (fanout=3)        0.371   icon_control0<5>
    SLICE_X16Y32.D       Tilo                  0.105   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_CLEAR
    SLICE_X14Y28.SR      net (fanout=3)        0.593   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR
    SLICE_X14Y28.CLK     Trck                  0.258   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDIN<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT1
    -------------------------------------------------  ---------------------------
    Total                                      4.317ns (0.952ns logic, 3.365ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_J_TO_D_path" TIG;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR (SLICE_X22Y28.D5), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.121ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR (FF)
  Data Path Delay:      0.156ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    q0_clk0_refclk_i rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y28.DQ      Tcko                  0.141   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<8>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL
    SLICE_X22Y28.D5      net (fanout=2)        0.091   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<8>
    SLICE_X22Y28.CLK     Tah         (-Th)     0.076   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_CAP_ADDR_MUX
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.156ns (0.065ns logic, 0.091ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RISING (SLICE_X17Y31.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.313ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RISING (FF)
  Data Path Delay:      0.348ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    q0_clk0_refclk_i rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RISING
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y32.BQ      Tcko                  0.141   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/ACTRESET_pulse
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT
    SLICE_X17Y31.SR      net (fanout=1)        0.115   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/ACTRESET_pulse
    SLICE_X17Y31.CLK     Tremck      (-Th)    -0.092   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/ACT_dstat
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RISING
    -------------------------------------------------  ---------------------------
    Total                                      0.348ns (0.233ns logic, 0.115ns route)
                                                       (67.0% logic, 33.0% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR (SLICE_X22Y29.D6), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.152ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR (FF)
  Data Path Delay:      0.187ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    q0_clk0_refclk_i rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y29.DQ      Tcko                  0.141   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<4>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL
    SLICE_X22Y29.D6      net (fanout=2)        0.122   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<4>
    SLICE_X22Y29.CLK     Tah         (-Th)     0.076   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_CAP_ADDR_MUX
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.187ns (0.065ns logic, 0.122ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_D_TO_J_path" TIG;

 209 paths analyzed, 194 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X16Y31.C5), 7 paths
--------------------------------------------------------------------------------
Delay (setup path):     2.847ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.812ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         q0_clk0_refclk_i rising
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y27.AQ      Tcko                  0.433   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER
    SLICE_X17Y29.B3      net (fanout=2)        0.688   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat
    SLICE_X17Y29.B       Tilo                  0.105   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110
    SLICE_X17Y29.A4      net (fanout=1)        0.343   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19
    SLICE_X17Y29.A       Tilo                  0.105   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111
    SLICE_X16Y31.D2      net (fanout=1)        0.782   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110
    SLICE_X16Y31.D       Tilo                  0.105   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112
    SLICE_X16Y31.C5      net (fanout=1)        0.220   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111
    SLICE_X16Y31.CLK     Tas                   0.031   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.812ns (0.779ns logic, 2.033ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.681ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STATE1 (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.646ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         q0_clk0_refclk_i rising
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STATE1 to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y26.BQ      Tcko                  0.379   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STATE1
    SLICE_X17Y29.B4      net (fanout=1)        0.576   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat<1>
    SLICE_X17Y29.B       Tilo                  0.105   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110
    SLICE_X17Y29.A4      net (fanout=1)        0.343   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19
    SLICE_X17Y29.A       Tilo                  0.105   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111
    SLICE_X16Y31.D2      net (fanout=1)        0.782   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110
    SLICE_X16Y31.D       Tilo                  0.105   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112
    SLICE_X16Y31.C5      net (fanout=1)        0.220   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111
    SLICE_X16Y31.CLK     Tas                   0.031   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.646ns (0.725ns logic, 1.921ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.513ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_ARM (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.478ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         q0_clk0_refclk_i rising
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_ARM to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y26.AQ      Tcko                  0.433   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_ARM
    SLICE_X18Y29.D1      net (fanout=2)        0.979   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat
    SLICE_X18Y29.D       Tilo                  0.105   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_HCMP_Q
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19
    SLICE_X16Y31.D4      net (fanout=1)        0.605   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O18
    SLICE_X16Y31.D       Tilo                  0.105   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112
    SLICE_X16Y31.C5      net (fanout=1)        0.220   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111
    SLICE_X16Y31.CLK     Tas                   0.031   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.478ns (0.674ns logic, 1.804ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X16Y31.C6), 10 paths
--------------------------------------------------------------------------------
Delay (setup path):     2.284ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[8].U_NSQ (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.249ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         q0_clk0_refclk_i rising
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[8].U_NSQ to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y27.AQ      Tcko                  0.433   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<9>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[8].U_NSQ
    SLICE_X17Y27.D1      net (fanout=1)        0.552   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<8>
    SLICE_X17Y27.D       Tilo                  0.105   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/EXTCAP_READY_dstat
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O113
    SLICE_X17Y27.C1      net (fanout=1)        0.659   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112
    SLICE_X17Y27.C       Tilo                  0.105   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/EXTCAP_READY_dstat
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O114
    SLICE_X16Y31.C6      net (fanout=1)        0.364   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O113
    SLICE_X16Y31.CLK     Tas                   0.031   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.249ns (0.674ns logic, 1.575ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.260ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[7].U_NSQ (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.225ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         q0_clk0_refclk_i rising
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[7].U_NSQ to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y27.DMUX    Tshcko                0.527   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[7].U_NSQ
    SLICE_X18Y26.A2      net (fanout=1)        0.658   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<7>
    SLICE_X18Y26.A       Tilo                  0.105   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_STATE<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_3
    SLICE_X17Y27.C5      net (fanout=1)        0.435   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_3
    SLICE_X17Y27.C       Tilo                  0.105   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/EXTCAP_READY_dstat
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O114
    SLICE_X16Y31.C6      net (fanout=1)        0.364   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O113
    SLICE_X16Y31.CLK     Tas                   0.031   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.225ns (0.768ns logic, 1.457ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.196ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[6].U_NSQ (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.161ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         q0_clk0_refclk_i rising
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[6].U_NSQ to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y27.CMUX    Tshcko                0.525   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[6].U_NSQ
    SLICE_X18Y26.A4      net (fanout=1)        0.596   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<6>
    SLICE_X18Y26.A       Tilo                  0.105   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_STATE<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_3
    SLICE_X17Y27.C5      net (fanout=1)        0.435   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_3
    SLICE_X17Y27.C       Tilo                  0.105   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/EXTCAP_READY_dstat
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O114
    SLICE_X16Y31.C6      net (fanout=1)        0.364   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O113
    SLICE_X16Y31.CLK     Tas                   0.031   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.161ns (0.766ns logic, 1.395ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE (SLICE_X19Y30.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.277ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[2].U_FD (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE (FF)
  Data Path Delay:      2.242ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         q0_clk0_refclk_i rising
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[2].U_FD to U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y25.BMUX    Tshcko                0.482   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DSTAT_en_dly3
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[2].U_FD
    SLICE_X19Y30.A1      net (fanout=1)        0.903   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT_dly<2>
    SLICE_X19Y30.A       Tilo                  0.105   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR
    SLICE_X19Y30.SR      net (fanout=3)        0.421   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR
    SLICE_X19Y30.CLK     Trck                  0.331   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE
    -------------------------------------------------  ---------------------------
    Total                                      2.242ns (0.918ns logic, 1.324ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_q0_clk0_refclk_i = PERIOD TIMEGRP "q0_clk0_refclk_i" 
8.138 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 818 paths analyzed, 369 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.254ns.
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_OUTREG.U_DOUT (SLICE_X25Y28.A2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.884ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_OUTREG.U_DOUT (FF)
  Requirement:          8.138ns
  Data Path Delay:      3.182ns (Levels of Logic = 2)
  Clock Path Skew:      -0.037ns (0.762 - 0.799)
  Source Clock:         q0_clk0_refclk_i rising at 0.000ns
  Destination Clock:    q0_clk0_refclk_i rising at 8.138ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_OUTREG.U_DOUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y27.DMUX    Tshcko                0.485   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG
    SLICE_X22Y37.A2      net (fanout=17)       1.222   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn
    SLICE_X22Y37.AMUX    Tilo                  0.274   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/iDOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_NMU_EQ1.U_iDOUT/I_YESLUT6.U_SRLC16E
    SLICE_X25Y28.A2      net (fanout=1)        1.155   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/iDOUT
    SLICE_X25Y28.CLK     Tas                   0.046   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/iTRIGGER
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/iDOUT_rt
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_OUTREG.U_DOUT
    -------------------------------------------------  ---------------------------
    Total                                      3.182ns (0.805ns logic, 2.377ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE0 (SLICE_X24Y28.A1), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.145ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE0 (FF)
  Requirement:          8.138ns
  Data Path Delay:      2.914ns (Levels of Logic = 2)
  Clock Path Skew:      -0.044ns (0.762 - 0.806)
  Source Clock:         q0_clk0_refclk_i rising at 0.000ns
  Destination Clock:    q0_clk0_refclk_i rising at 8.138ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y26.DQ      Tcko                  0.433   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_STATE<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG
    SLICE_X20Y30.C2      net (fanout=21)       1.326   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_STATE<0>
    SLICE_X20Y30.C       Tilo                  0.105   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCE/I_YESLUT6.U_SRLC16E
    SLICE_X24Y28.A1      net (fanout=4)        1.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CE
    SLICE_X24Y28.CLK     Tas                   0.050   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_WR_ADDR<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CE_rt
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE0
    -------------------------------------------------  ---------------------------
    Total                                      2.914ns (0.588ns logic, 2.326ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.524ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE0 (FF)
  Requirement:          8.138ns
  Data Path Delay:      2.558ns (Levels of Logic = 2)
  Clock Path Skew:      -0.021ns (0.115 - 0.136)
  Source Clock:         q0_clk0_refclk_i rising at 0.000ns
  Destination Clock:    q0_clk0_refclk_i rising at 8.138ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y25.DQ      Tcko                  0.379   U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR
    SLICE_X20Y30.C4      net (fanout=20)       1.024   U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER
    SLICE_X20Y30.C       Tilo                  0.105   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCE/I_YESLUT6.U_SRLC16E
    SLICE_X24Y28.A1      net (fanout=4)        1.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CE
    SLICE_X24Y28.CLK     Tas                   0.050   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_WR_ADDR<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CE_rt
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE0
    -------------------------------------------------  ---------------------------
    Total                                      2.558ns (0.534ns logic, 2.024ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.604ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE0 (FF)
  Requirement:          8.138ns
  Data Path Delay:      2.455ns (Levels of Logic = 2)
  Clock Path Skew:      -0.044ns (0.762 - 0.806)
  Source Clock:         q0_clk0_refclk_i rising at 0.000ns
  Destination Clock:    q0_clk0_refclk_i rising at 8.138ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y26.DQ      Tcko                  0.433   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_STATE<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG
    SLICE_X20Y30.C3      net (fanout=21)       0.867   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_STATE<1>
    SLICE_X20Y30.C       Tilo                  0.105   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCE/I_YESLUT6.U_SRLC16E
    SLICE_X24Y28.A1      net (fanout=4)        1.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CE
    SLICE_X24Y28.CLK     Tas                   0.050   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_WR_ADDR<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CE_rt
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE0
    -------------------------------------------------  ---------------------------
    Total                                      2.455ns (0.588ns logic, 1.867ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE (SLICE_X21Y28.SR), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.159ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE (FF)
  Requirement:          8.138ns
  Data Path Delay:      2.904ns (Levels of Logic = 1)
  Clock Path Skew:      -0.040ns (0.766 - 0.806)
  Source Clock:         q0_clk0_refclk_i rising at 0.000ns
  Destination Clock:    q0_clk0_refclk_i rising at 8.138ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y26.DQ      Tcko                  0.433   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_STATE<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG
    SLICE_X16Y24.A2      net (fanout=21)       0.923   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_STATE<0>
    SLICE_X16Y24.AMUX    Tilo                  0.419   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_MUXF7
    SLICE_X21Y28.SR      net (fanout=3)        0.777   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X21Y28.CLK     Tsrck                 0.352   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<9>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      2.904ns (1.204ns logic, 1.700ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.170ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE (FF)
  Requirement:          8.138ns
  Data Path Delay:      2.893ns (Levels of Logic = 1)
  Clock Path Skew:      -0.040ns (0.766 - 0.806)
  Source Clock:         q0_clk0_refclk_i rising at 0.000ns
  Destination Clock:    q0_clk0_refclk_i rising at 8.138ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y26.DQ      Tcko                  0.433   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_STATE<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG
    SLICE_X16Y24.B2      net (fanout=21)       0.917   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_STATE<0>
    SLICE_X16Y24.AMUX    Topba                 0.414   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_MUXF7
    SLICE_X21Y28.SR      net (fanout=3)        0.777   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X21Y28.CLK     Tsrck                 0.352   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<9>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      2.893ns (1.199ns logic, 1.694ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.171ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE (FF)
  Requirement:          8.138ns
  Data Path Delay:      2.900ns (Levels of Logic = 1)
  Clock Path Skew:      -0.032ns (0.766 - 0.798)
  Source Clock:         q0_clk0_refclk_i rising at 0.000ns
  Destination Clock:    q0_clk0_refclk_i rising at 8.138ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y25.BQ      Tcko                  0.379   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAPTURE
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY
    SLICE_X16Y24.B5      net (fanout=19)       0.978   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAPTURE
    SLICE_X16Y24.AMUX    Topba                 0.414   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_MUXF7
    SLICE_X21Y28.SR      net (fanout=3)        0.777   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X21Y28.CLK     Tsrck                 0.352   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<9>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      2.900ns (1.145ns logic, 1.755ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_q0_clk0_refclk_i = PERIOD TIMEGRP "q0_clk0_refclk_i" 8.138 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1 (RAMB18_X1Y13.ADDRBWRADDR7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.109ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_CAP_ADDR (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.163ns (Levels of Logic = 0)
  Clock Path Skew:      0.054ns (0.117 - 0.063)
  Source Clock:         q0_clk0_refclk_i rising at 8.138ns
  Destination Clock:    q0_clk0_refclk_i rising at 8.138ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_CAP_ADDR to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X23Y30.DQ           Tcko                  0.141   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_WR_ADDR<3>
                                                            U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_CAP_ADDR
    RAMB18_X1Y13.ADDRBWRADDR7 net (fanout=1)        0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_WR_ADDR<3>
    RAMB18_X1Y13.CLKBWRCLK    Trckc_ADDRB (-Th)     0.183   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1
                                                            U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1
    ------------------------------------------------------  ---------------------------
    Total                                           0.163ns (-0.042ns logic, 0.205ns route)
                                                            (-25.8% logic, 125.8% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1 (RAMB18_X1Y13.DIBDI0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.118ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_TRIG1 (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.200ns (Levels of Logic = 0)
  Clock Path Skew:      0.082ns (0.408 - 0.326)
  Source Clock:         q0_clk0_refclk_i rising at 8.138ns
  Destination Clock:    q0_clk0_refclk_i rising at 8.138ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_TRIG1 to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X24Y27.AQ        Tcko                  0.141   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_WR_EN
                                                         U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_TRIG1
    RAMB18_X1Y13.DIBDI0    net (fanout=2)        0.355   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_TRIGGER_OUT
    RAMB18_X1Y13.CLKBWRCLK Trckd_DIB   (-Th)     0.296   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1
                                                         U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1
    ---------------------------------------------------  ---------------------------
    Total                                        0.200ns (-0.155ns logic, 0.355ns route)
                                                         (-77.5% logic, 177.5% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1 (RAMB18_X1Y13.DIBDI6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.161ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[5].I_SRLT_NE_0.FF (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.243ns (Levels of Logic = 0)
  Clock Path Skew:      0.082ns (0.408 - 0.326)
  Source Clock:         q0_clk0_refclk_i rising at 8.138ns
  Destination Clock:    q0_clk0_refclk_i rising at 8.138ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[5].I_SRLT_NE_0.FF to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X36Y32.CQ        Tcko                  0.164   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA<4>
                                                         U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[5].I_SRLT_NE_0.FF
    RAMB18_X1Y13.DIBDI6    net (fanout=1)        0.375   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA<5>
    RAMB18_X1Y13.CLKBWRCLK Trckd_DIB   (-Th)     0.296   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1
                                                         U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1
    ---------------------------------------------------  ---------------------------
    Total                                        0.243ns (-0.132ns logic, 0.375ns route)
                                                         (-54.3% logic, 154.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_q0_clk0_refclk_i = PERIOD TIMEGRP "q0_clk0_refclk_i" 8.138 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.968ns (period - min period limit)
  Period: 8.138ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLKA)
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/CLKBWRCLK
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/CLKBWRCLK
  Location pin: RAMB18_X1Y13.CLKBWRCLK
  Clock network: q0_clk0_refclk_i
--------------------------------------------------------------------------------
Slack: 6.430ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.138ns
  Low pulse: 4.069ns
  Low pulse limit: 0.854ns (Tmpw)
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA<4>/CLK
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[3].I_SRLT_NE_0.DLY9/SRL16E/CLK
  Location pin: SLICE_X36Y32.CLK
  Clock network: q0_clk0_refclk_i
--------------------------------------------------------------------------------
Slack: 6.430ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.138ns
  High pulse: 4.069ns
  High pulse limit: 0.854ns (Tmpw)
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA<4>/CLK
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[3].I_SRLT_NE_0.DLY9/SRL16E/CLK
  Location pin: SLICE_X36Y32.CLK
  Clock network: q0_clk0_refclk_i
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_drpclk_in_i = PERIOD TIMEGRP "drpclk_in_i" 10 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5197 paths analyzed, 1561 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.714ns.
--------------------------------------------------------------------------------

Paths for end point jesd204b_rx4_init_i/gt0_rxresetfsm_i/rx_state_FSM_FFd2 (SLICE_X79Y71.A1), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.967ns (requirement - (data path - clock path skew + uncertainty))
  Source:               jesd204b_rx4_init_i/rx_cdrlocked (FF)
  Destination:          jesd204b_rx4_init_i/gt0_rxresetfsm_i/rx_state_FSM_FFd2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.947ns (Levels of Logic = 2)
  Clock Path Skew:      -0.051ns (0.642 - 0.693)
  Source Clock:         drpclk_in_i rising at 0.000ns
  Destination Clock:    drpclk_in_i rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: jesd204b_rx4_init_i/rx_cdrlocked to jesd204b_rx4_init_i/gt0_rxresetfsm_i/rx_state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y50.AQ      Tcko                  0.379   jesd204b_rx4_init_i/rx_cdrlocked
                                                       jesd204b_rx4_init_i/rx_cdrlocked
    SLICE_X83Y85.D1      net (fanout=17)       2.029   jesd204b_rx4_init_i/rx_cdrlocked
    SLICE_X83Y85.D       Tilo                  0.105   jesd204b_rx4_init_i/gt0_rxresetfsm_i/MMCM_RESET
                                                       jesd204b_rx4_init_i/gt0_rxresetfsm_i/rx_state_FSM_FFd2-In3
    SLICE_X79Y71.A1      net (fanout=1)        1.359   jesd204b_rx4_init_i/gt0_rxresetfsm_i/rx_state_FSM_FFd2-In3
    SLICE_X79Y71.CLK     Tas                   0.075   jesd204b_rx4_init_i/gt0_rxresetfsm_i/rx_state_FSM_FFd3
                                                       jesd204b_rx4_init_i/gt0_rxresetfsm_i/rx_state_FSM_FFd2-In4
                                                       jesd204b_rx4_init_i/gt0_rxresetfsm_i/rx_state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.947ns (0.559ns logic, 3.388ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.509ns (requirement - (data path - clock path skew + uncertainty))
  Source:               jesd204b_rx4_init_i/gt0_rxresetfsm_i/rx_state_FSM_FFd4 (FF)
  Destination:          jesd204b_rx4_init_i/gt0_rxresetfsm_i/rx_state_FSM_FFd2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.428ns (Levels of Logic = 2)
  Clock Path Skew:      -0.028ns (0.115 - 0.143)
  Source Clock:         drpclk_in_i rising at 0.000ns
  Destination Clock:    drpclk_in_i rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: jesd204b_rx4_init_i/gt0_rxresetfsm_i/rx_state_FSM_FFd4 to jesd204b_rx4_init_i/gt0_rxresetfsm_i/rx_state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y69.AQ      Tcko                  0.379   jesd204b_rx4_init_i/gt0_rxresetfsm_i/rx_state_FSM_FFd4
                                                       jesd204b_rx4_init_i/gt0_rxresetfsm_i/rx_state_FSM_FFd4
    SLICE_X83Y85.D2      net (fanout=17)       1.510   jesd204b_rx4_init_i/gt0_rxresetfsm_i/rx_state_FSM_FFd4
    SLICE_X83Y85.D       Tilo                  0.105   jesd204b_rx4_init_i/gt0_rxresetfsm_i/MMCM_RESET
                                                       jesd204b_rx4_init_i/gt0_rxresetfsm_i/rx_state_FSM_FFd2-In3
    SLICE_X79Y71.A1      net (fanout=1)        1.359   jesd204b_rx4_init_i/gt0_rxresetfsm_i/rx_state_FSM_FFd2-In3
    SLICE_X79Y71.CLK     Tas                   0.075   jesd204b_rx4_init_i/gt0_rxresetfsm_i/rx_state_FSM_FFd3
                                                       jesd204b_rx4_init_i/gt0_rxresetfsm_i/rx_state_FSM_FFd2-In4
                                                       jesd204b_rx4_init_i/gt0_rxresetfsm_i/rx_state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.428ns (0.559ns logic, 2.869ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.016ns (requirement - (data path - clock path skew + uncertainty))
  Source:               jesd204b_rx4_init_i/gt0_rxresetfsm_i/rx_state_FSM_FFd3 (FF)
  Destination:          jesd204b_rx4_init_i/gt0_rxresetfsm_i/rx_state_FSM_FFd2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.949ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         drpclk_in_i rising at 0.000ns
  Destination Clock:    drpclk_in_i rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: jesd204b_rx4_init_i/gt0_rxresetfsm_i/rx_state_FSM_FFd3 to jesd204b_rx4_init_i/gt0_rxresetfsm_i/rx_state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y71.CQ      Tcko                  0.379   jesd204b_rx4_init_i/gt0_rxresetfsm_i/rx_state_FSM_FFd3
                                                       jesd204b_rx4_init_i/gt0_rxresetfsm_i/rx_state_FSM_FFd3
    SLICE_X83Y85.D4      net (fanout=16)       1.031   jesd204b_rx4_init_i/gt0_rxresetfsm_i/rx_state_FSM_FFd3
    SLICE_X83Y85.D       Tilo                  0.105   jesd204b_rx4_init_i/gt0_rxresetfsm_i/MMCM_RESET
                                                       jesd204b_rx4_init_i/gt0_rxresetfsm_i/rx_state_FSM_FFd2-In3
    SLICE_X79Y71.A1      net (fanout=1)        1.359   jesd204b_rx4_init_i/gt0_rxresetfsm_i/rx_state_FSM_FFd2-In3
    SLICE_X79Y71.CLK     Tas                   0.075   jesd204b_rx4_init_i/gt0_rxresetfsm_i/rx_state_FSM_FFd3
                                                       jesd204b_rx4_init_i/gt0_rxresetfsm_i/rx_state_FSM_FFd2-In4
                                                       jesd204b_rx4_init_i/gt0_rxresetfsm_i/rx_state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      2.949ns (0.559ns logic, 2.390ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------

Paths for end point jesd204b_rx4_init_i/gt0_rxresetfsm_i/mmcm_lock_count_4 (SLICE_X96Y102.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.126ns (requirement - (data path - clock path skew + uncertainty))
  Source:               jesd204b_rx4_init_i/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg (FF)
  Destination:          jesd204b_rx4_init_i/gt0_rxresetfsm_i/mmcm_lock_count_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.725ns (Levels of Logic = 1)
  Clock Path Skew:      -0.114ns (1.300 - 1.414)
  Source Clock:         drpclk_in_i rising at 0.000ns
  Destination Clock:    drpclk_in_i rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: jesd204b_rx4_init_i/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg to jesd204b_rx4_init_i/gt0_rxresetfsm_i/mmcm_lock_count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X128Y150.BQ    Tcko                  0.433   jesd204b_rx4_init_i/gt0_rxresetfsm_i/mmcm_lock_i
                                                       jesd204b_rx4_init_i/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg
    SLICE_X97Y103.A1     net (fanout=2)        2.227   jesd204b_rx4_init_i/gt0_rxresetfsm_i/mmcm_lock_i
    SLICE_X97Y103.A      Tilo                  0.105   jesd204b_rx4_init_i/gt0_rxresetfsm_i/mmcm_lock_i_inv
                                                       jesd204b_rx4_init_i/gt0_rxresetfsm_i/mmcm_lock_i_inv1_INV_0
    SLICE_X96Y102.SR     net (fanout=3)        0.537   jesd204b_rx4_init_i/gt0_rxresetfsm_i/mmcm_lock_i_inv
    SLICE_X96Y102.CLK    Tsrck                 0.423   jesd204b_rx4_init_i/gt0_rxresetfsm_i/mmcm_lock_count<7>
                                                       jesd204b_rx4_init_i/gt0_rxresetfsm_i/mmcm_lock_count_4
    -------------------------------------------------  ---------------------------
    Total                                      3.725ns (0.961ns logic, 2.764ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------

Paths for end point jesd204b_rx4_init_i/gt0_rxresetfsm_i/mmcm_lock_count_5 (SLICE_X96Y102.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.126ns (requirement - (data path - clock path skew + uncertainty))
  Source:               jesd204b_rx4_init_i/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg (FF)
  Destination:          jesd204b_rx4_init_i/gt0_rxresetfsm_i/mmcm_lock_count_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.725ns (Levels of Logic = 1)
  Clock Path Skew:      -0.114ns (1.300 - 1.414)
  Source Clock:         drpclk_in_i rising at 0.000ns
  Destination Clock:    drpclk_in_i rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: jesd204b_rx4_init_i/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg to jesd204b_rx4_init_i/gt0_rxresetfsm_i/mmcm_lock_count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X128Y150.BQ    Tcko                  0.433   jesd204b_rx4_init_i/gt0_rxresetfsm_i/mmcm_lock_i
                                                       jesd204b_rx4_init_i/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg
    SLICE_X97Y103.A1     net (fanout=2)        2.227   jesd204b_rx4_init_i/gt0_rxresetfsm_i/mmcm_lock_i
    SLICE_X97Y103.A      Tilo                  0.105   jesd204b_rx4_init_i/gt0_rxresetfsm_i/mmcm_lock_i_inv
                                                       jesd204b_rx4_init_i/gt0_rxresetfsm_i/mmcm_lock_i_inv1_INV_0
    SLICE_X96Y102.SR     net (fanout=3)        0.537   jesd204b_rx4_init_i/gt0_rxresetfsm_i/mmcm_lock_i_inv
    SLICE_X96Y102.CLK    Tsrck                 0.423   jesd204b_rx4_init_i/gt0_rxresetfsm_i/mmcm_lock_count<7>
                                                       jesd204b_rx4_init_i/gt0_rxresetfsm_i/mmcm_lock_count_5
    -------------------------------------------------  ---------------------------
    Total                                      3.725ns (0.961ns logic, 2.764ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_drpclk_in_i = PERIOD TIMEGRP "drpclk_in_i" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point jesd204b_rx4_init_i/gt1_rxresetfsm_i/rx_state_FSM_FFd1 (SLICE_X83Y64.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.076ns (requirement - (clock path skew + uncertainty - data path))
  Source:               jesd204b_rx4_init_i/gt1_rxresetfsm_i/rx_state_FSM_FFd2 (FF)
  Destination:          jesd204b_rx4_init_i/gt1_rxresetfsm_i/rx_state_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.340ns (Levels of Logic = 1)
  Clock Path Skew:      0.264ns (0.775 - 0.511)
  Source Clock:         drpclk_in_i rising at 10.000ns
  Destination Clock:    drpclk_in_i rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: jesd204b_rx4_init_i/gt1_rxresetfsm_i/rx_state_FSM_FFd2 to jesd204b_rx4_init_i/gt1_rxresetfsm_i/rx_state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y64.AQ      Tcko                  0.141   jesd204b_rx4_init_i/gt1_rxresetfsm_i/rx_state_FSM_FFd3
                                                       jesd204b_rx4_init_i/gt1_rxresetfsm_i/rx_state_FSM_FFd2
    SLICE_X83Y64.A5      net (fanout=17)       0.245   jesd204b_rx4_init_i/gt1_rxresetfsm_i/rx_state_FSM_FFd2
    SLICE_X83Y64.CLK     Tah         (-Th)     0.046   jesd204b_rx4_init_i/gt1_rxresetfsm_i/rx_state_FSM_FFd1
                                                       jesd204b_rx4_init_i/gt1_rxresetfsm_i/rx_state_FSM_FFd1_rstpot
                                                       jesd204b_rx4_init_i/gt1_rxresetfsm_i/rx_state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.340ns (0.095ns logic, 0.245ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------

Paths for end point jesd204b_rx4_init_i/gt3_rxresetfsm_i/pll0lock_ris_edge (SLICE_X48Y45.A1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.115ns (requirement - (clock path skew + uncertainty - data path))
  Source:               jesd204b_rx4_init_i/gt3_rxresetfsm_i/pll0lock_prev (FF)
  Destination:          jesd204b_rx4_init_i/gt3_rxresetfsm_i/pll0lock_ris_edge (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.456ns (Levels of Logic = 1)
  Clock Path Skew:      0.341ns (0.877 - 0.536)
  Source Clock:         drpclk_in_i rising at 10.000ns
  Destination Clock:    drpclk_in_i rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: jesd204b_rx4_init_i/gt3_rxresetfsm_i/pll0lock_prev to jesd204b_rx4_init_i/gt3_rxresetfsm_i/pll0lock_ris_edge
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y52.AQ      Tcko                  0.141   jesd204b_rx4_init_i/gt3_rxresetfsm_i/pll0lock_prev
                                                       jesd204b_rx4_init_i/gt3_rxresetfsm_i/pll0lock_prev
    SLICE_X48Y45.A1      net (fanout=4)        0.390   jesd204b_rx4_init_i/gt3_rxresetfsm_i/pll0lock_prev
    SLICE_X48Y45.CLK     Tah         (-Th)     0.075   jesd204b_rx4_init_i/gt3_rxresetfsm_i/pll0lock_ris_edge
                                                       jesd204b_rx4_init_i/gt3_rxresetfsm_i/pll0lock_ris_edge_rstpot1
                                                       jesd204b_rx4_init_i/gt3_rxresetfsm_i/pll0lock_ris_edge
    -------------------------------------------------  ---------------------------
    Total                                      0.456ns (0.066ns logic, 0.390ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------

Paths for end point jesd204b_rx4_init_i/jesd204b_rx4_i/gt2_jesd204b_rx4_i/gtrxreset_seq_i/gtrxreset_s (SLICE_X50Y39.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.124ns (requirement - (clock path skew + uncertainty - data path))
  Source:               jesd204b_rx4_init_i/gt2_rxresetfsm_i/GTRXRESET (FF)
  Destination:          jesd204b_rx4_init_i/jesd204b_rx4_i/gt2_jesd204b_rx4_i/gtrxreset_seq_i/gtrxreset_s (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.463ns (Levels of Logic = 0)
  Clock Path Skew:      0.339ns (0.875 - 0.536)
  Source Clock:         drpclk_in_i rising at 10.000ns
  Destination Clock:    drpclk_in_i rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: jesd204b_rx4_init_i/gt2_rxresetfsm_i/GTRXRESET to jesd204b_rx4_init_i/jesd204b_rx4_i/gt2_jesd204b_rx4_i/gtrxreset_seq_i/gtrxreset_s
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y52.AMUX    Tshcko                0.182   jesd204b_rx4_init_i/gt2_rxresetfsm_i/pll_reset_asserted
                                                       jesd204b_rx4_init_i/gt2_rxresetfsm_i/GTRXRESET
    SLICE_X50Y39.CX      net (fanout=3)        0.351   jesd204b_rx4_init_i/gt2_rxresetfsm_i/GTRXRESET
    SLICE_X50Y39.CLK     Tckdi       (-Th)     0.070   jesd204b_rx4_init_i/jesd204b_rx4_i/gt2_jesd204b_rx4_i/gtrxreset_seq_i/gtrxreset_s
                                                       jesd204b_rx4_init_i/jesd204b_rx4_i/gt2_jesd204b_rx4_i/gtrxreset_seq_i/gtrxreset_s
    -------------------------------------------------  ---------------------------
    Total                                      0.463ns (0.112ns logic, 0.351ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_drpclk_in_i = PERIOD TIMEGRP "drpclk_in_i" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.286ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 5.714ns (175.009MHz) (Tgtpper_DRPCLK)
  Physical resource: jesd204b_rx4_init_i/jesd204b_rx4_i/gt0_jesd204b_rx4_i/gtpe2_i/DRPCLK
  Logical resource: jesd204b_rx4_init_i/jesd204b_rx4_i/gt0_jesd204b_rx4_i/gtpe2_i/DRPCLK
  Location pin: GTPE2_CHANNEL_X0Y0.DRPCLK
  Clock network: drpclk_in_i
--------------------------------------------------------------------------------
Slack: 4.286ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 5.714ns (175.009MHz) (Tgtpper_DRPCLK)
  Physical resource: jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtpe2_i/DRPCLK
  Logical resource: jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtpe2_i/DRPCLK
  Location pin: GTPE2_CHANNEL_X0Y1.DRPCLK
  Clock network: drpclk_in_i
--------------------------------------------------------------------------------
Slack: 4.286ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 5.714ns (175.009MHz) (Tgtpper_DRPCLK)
  Physical resource: jesd204b_rx4_init_i/jesd204b_rx4_i/gt3_jesd204b_rx4_i/gtpe2_i/DRPCLK
  Logical resource: jesd204b_rx4_init_i/jesd204b_rx4_i/gt3_jesd204b_rx4_i/gtpe2_i/DRPCLK
  Location pin: GTPE2_CHANNEL_X0Y3.DRPCLK
  Clock network: drpclk_in_i
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_gt0_rxusrclk_i = PERIOD TIMEGRP "gt0_rxusrclk_i" 6.51 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 871 paths analyzed, 399 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.030ns.
--------------------------------------------------------------------------------

Paths for end point gt0_rxresetdone_r2 (SLICE_X51Y11.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.684ns (requirement - (data path - clock path skew + uncertainty))
  Source:               jesd204b_rx4_init_i/jesd204b_rx4_i/gt0_jesd204b_rx4_i/gtpe2_i (OTHER)
  Destination:          gt0_rxresetdone_r2 (FF)
  Requirement:          6.510ns
  Data Path Delay:      2.503ns (Levels of Logic = 1)
  Clock Path Skew:      -0.251ns (0.124 - 0.375)
  Source Clock:         gt0_rxusrclk_i rising at 0.000ns
  Destination Clock:    gt0_rxusrclk_i rising at 6.510ns
  Clock Uncertainty:    0.072ns

  Clock Uncertainty:          0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.125ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: jesd204b_rx4_init_i/jesd204b_rx4_i/gt0_jesd204b_rx4_i/gtpe2_i to gt0_rxresetdone_r2
    Location                       Delay type         Delay(ns)  Physical Resource
                                                                 Logical Resource(s)
    -----------------------------------------------------------  -------------------
    GTPE2_CHANNEL_X0Y0.RXRESETDONE Tgtpcko_RXRESETDONE   0.951   jesd204b_rx4_init_i/jesd204b_rx4_i/gt0_jesd204b_rx4_i/gtpe2_i
                                                                 jesd204b_rx4_init_i/jesd204b_rx4_i/gt0_jesd204b_rx4_i/gtpe2_i
    SLICE_X51Y11.D5                net (fanout=4)        0.825   gt0_rxresetdone_i
    SLICE_X51Y11.D                 Tilo                  0.105   gt0_rxresetdone_r2
                                                                 gt0_rxresetdone_i_inv1_INV_0
    SLICE_X51Y11.SR                net (fanout=1)        0.291   gt0_rxresetdone_i_inv
    SLICE_X51Y11.CLK               Trck                  0.331   gt0_rxresetdone_r2
                                                                 gt0_rxresetdone_r2
    -----------------------------------------------------------  ---------------------------
    Total                                                2.503ns (1.387ns logic, 1.116ns route)
                                                                 (55.4% logic, 44.6% route)

--------------------------------------------------------------------------------

Paths for end point gt0_rxresetdone_r (SLICE_X51Y11.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.684ns (requirement - (data path - clock path skew + uncertainty))
  Source:               jesd204b_rx4_init_i/jesd204b_rx4_i/gt0_jesd204b_rx4_i/gtpe2_i (OTHER)
  Destination:          gt0_rxresetdone_r (FF)
  Requirement:          6.510ns
  Data Path Delay:      2.503ns (Levels of Logic = 1)
  Clock Path Skew:      -0.251ns (0.124 - 0.375)
  Source Clock:         gt0_rxusrclk_i rising at 0.000ns
  Destination Clock:    gt0_rxusrclk_i rising at 6.510ns
  Clock Uncertainty:    0.072ns

  Clock Uncertainty:          0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.125ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: jesd204b_rx4_init_i/jesd204b_rx4_i/gt0_jesd204b_rx4_i/gtpe2_i to gt0_rxresetdone_r
    Location                       Delay type         Delay(ns)  Physical Resource
                                                                 Logical Resource(s)
    -----------------------------------------------------------  -------------------
    GTPE2_CHANNEL_X0Y0.RXRESETDONE Tgtpcko_RXRESETDONE   0.951   jesd204b_rx4_init_i/jesd204b_rx4_i/gt0_jesd204b_rx4_i/gtpe2_i
                                                                 jesd204b_rx4_init_i/jesd204b_rx4_i/gt0_jesd204b_rx4_i/gtpe2_i
    SLICE_X51Y11.D5                net (fanout=4)        0.825   gt0_rxresetdone_i
    SLICE_X51Y11.D                 Tilo                  0.105   gt0_rxresetdone_r2
                                                                 gt0_rxresetdone_i_inv1_INV_0
    SLICE_X51Y11.SR                net (fanout=1)        0.291   gt0_rxresetdone_i_inv
    SLICE_X51Y11.CLK               Trck                  0.331   gt0_rxresetdone_r2
                                                                 gt0_rxresetdone_r
    -----------------------------------------------------------  ---------------------------
    Total                                                2.503ns (1.387ns logic, 1.116ns route)
                                                                 (55.4% logic, 44.6% route)

--------------------------------------------------------------------------------

Paths for end point jesd204b_rx4_init_i/gt0_rxresetfsm_i/wait_bypass_count_8 (SLICE_X74Y67.CE), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.718ns (requirement - (data path - clock path skew + uncertainty))
  Source:               jesd204b_rx4_init_i/gt0_rxresetfsm_i/wait_bypass_count_6 (FF)
  Destination:          jesd204b_rx4_init_i/gt0_rxresetfsm_i/wait_bypass_count_8 (FF)
  Requirement:          6.510ns
  Data Path Delay:      2.694ns (Levels of Logic = 2)
  Clock Path Skew:      -0.026ns (0.120 - 0.146)
  Source Clock:         gt0_rxusrclk_i rising at 0.000ns
  Destination Clock:    gt0_rxusrclk_i rising at 6.510ns
  Clock Uncertainty:    0.072ns

  Clock Uncertainty:          0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.125ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: jesd204b_rx4_init_i/gt0_rxresetfsm_i/wait_bypass_count_6 to jesd204b_rx4_init_i/gt0_rxresetfsm_i/wait_bypass_count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y66.CQ      Tcko                  0.433   jesd204b_rx4_init_i/gt0_rxresetfsm_i/wait_bypass_count<7>
                                                       jesd204b_rx4_init_i/gt0_rxresetfsm_i/wait_bypass_count_6
    SLICE_X75Y66.D2      net (fanout=2)        0.814   jesd204b_rx4_init_i/gt0_rxresetfsm_i/wait_bypass_count<6>
    SLICE_X75Y66.D       Tilo                  0.105   jesd204b_rx4_init_i/gt0_rxresetfsm_i/time_out_wait_bypass
                                                       jesd204b_rx4_init_i/gt0_rxresetfsm_i/_n02502
    SLICE_X75Y67.A1      net (fanout=3)        0.676   jesd204b_rx4_init_i/gt0_rxresetfsm_i/_n02502
    SLICE_X75Y67.A       Tilo                  0.105   N164
                                                       jesd204b_rx4_init_i/gt0_rxresetfsm_i/_n0260_inv1
    SLICE_X74Y67.CE      net (fanout=4)        0.425   jesd204b_rx4_init_i/gt0_rxresetfsm_i/_n0260_inv
    SLICE_X74Y67.CLK     Tceck                 0.136   jesd204b_rx4_init_i/gt0_rxresetfsm_i/wait_bypass_count<11>
                                                       jesd204b_rx4_init_i/gt0_rxresetfsm_i/wait_bypass_count_8
    -------------------------------------------------  ---------------------------
    Total                                      2.694ns (0.779ns logic, 1.915ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.969ns (requirement - (data path - clock path skew + uncertainty))
  Source:               jesd204b_rx4_init_i/gt0_rxresetfsm_i/wait_bypass_count_4 (FF)
  Destination:          jesd204b_rx4_init_i/gt0_rxresetfsm_i/wait_bypass_count_8 (FF)
  Requirement:          6.510ns
  Data Path Delay:      2.443ns (Levels of Logic = 2)
  Clock Path Skew:      -0.026ns (0.120 - 0.146)
  Source Clock:         gt0_rxusrclk_i rising at 0.000ns
  Destination Clock:    gt0_rxusrclk_i rising at 6.510ns
  Clock Uncertainty:    0.072ns

  Clock Uncertainty:          0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.125ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: jesd204b_rx4_init_i/gt0_rxresetfsm_i/wait_bypass_count_4 to jesd204b_rx4_init_i/gt0_rxresetfsm_i/wait_bypass_count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y66.AQ      Tcko                  0.433   jesd204b_rx4_init_i/gt0_rxresetfsm_i/wait_bypass_count<7>
                                                       jesd204b_rx4_init_i/gt0_rxresetfsm_i/wait_bypass_count_4
    SLICE_X75Y66.D1      net (fanout=2)        0.563   jesd204b_rx4_init_i/gt0_rxresetfsm_i/wait_bypass_count<4>
    SLICE_X75Y66.D       Tilo                  0.105   jesd204b_rx4_init_i/gt0_rxresetfsm_i/time_out_wait_bypass
                                                       jesd204b_rx4_init_i/gt0_rxresetfsm_i/_n02502
    SLICE_X75Y67.A1      net (fanout=3)        0.676   jesd204b_rx4_init_i/gt0_rxresetfsm_i/_n02502
    SLICE_X75Y67.A       Tilo                  0.105   N164
                                                       jesd204b_rx4_init_i/gt0_rxresetfsm_i/_n0260_inv1
    SLICE_X74Y67.CE      net (fanout=4)        0.425   jesd204b_rx4_init_i/gt0_rxresetfsm_i/_n0260_inv
    SLICE_X74Y67.CLK     Tceck                 0.136   jesd204b_rx4_init_i/gt0_rxresetfsm_i/wait_bypass_count<11>
                                                       jesd204b_rx4_init_i/gt0_rxresetfsm_i/wait_bypass_count_8
    -------------------------------------------------  ---------------------------
    Total                                      2.443ns (0.779ns logic, 1.664ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.016ns (requirement - (data path - clock path skew + uncertainty))
  Source:               jesd204b_rx4_init_i/gt0_rxresetfsm_i/wait_bypass_count_5 (FF)
  Destination:          jesd204b_rx4_init_i/gt0_rxresetfsm_i/wait_bypass_count_8 (FF)
  Requirement:          6.510ns
  Data Path Delay:      2.396ns (Levels of Logic = 2)
  Clock Path Skew:      -0.026ns (0.120 - 0.146)
  Source Clock:         gt0_rxusrclk_i rising at 0.000ns
  Destination Clock:    gt0_rxusrclk_i rising at 6.510ns
  Clock Uncertainty:    0.072ns

  Clock Uncertainty:          0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.125ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: jesd204b_rx4_init_i/gt0_rxresetfsm_i/wait_bypass_count_5 to jesd204b_rx4_init_i/gt0_rxresetfsm_i/wait_bypass_count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y66.BQ      Tcko                  0.433   jesd204b_rx4_init_i/gt0_rxresetfsm_i/wait_bypass_count<7>
                                                       jesd204b_rx4_init_i/gt0_rxresetfsm_i/wait_bypass_count_5
    SLICE_X75Y66.D3      net (fanout=2)        0.516   jesd204b_rx4_init_i/gt0_rxresetfsm_i/wait_bypass_count<5>
    SLICE_X75Y66.D       Tilo                  0.105   jesd204b_rx4_init_i/gt0_rxresetfsm_i/time_out_wait_bypass
                                                       jesd204b_rx4_init_i/gt0_rxresetfsm_i/_n02502
    SLICE_X75Y67.A1      net (fanout=3)        0.676   jesd204b_rx4_init_i/gt0_rxresetfsm_i/_n02502
    SLICE_X75Y67.A       Tilo                  0.105   N164
                                                       jesd204b_rx4_init_i/gt0_rxresetfsm_i/_n0260_inv1
    SLICE_X74Y67.CE      net (fanout=4)        0.425   jesd204b_rx4_init_i/gt0_rxresetfsm_i/_n0260_inv
    SLICE_X74Y67.CLK     Tceck                 0.136   jesd204b_rx4_init_i/gt0_rxresetfsm_i/wait_bypass_count<11>
                                                       jesd204b_rx4_init_i/gt0_rxresetfsm_i/wait_bypass_count_8
    -------------------------------------------------  ---------------------------
    Total                                      2.396ns (0.779ns logic, 1.617ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_gt0_rxusrclk_i = PERIOD TIMEGRP "gt0_rxusrclk_i" 6.51 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point gt0_frame_check/Mshreg_rx_data_r_track_10 (SLICE_X46Y0.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.127ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gt0_frame_check/rx_data_r3_10 (FF)
  Destination:          gt0_frame_check/Mshreg_rx_data_r_track_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.140ns (Levels of Logic = 0)
  Clock Path Skew:      0.013ns (0.071 - 0.058)
  Source Clock:         gt0_rxusrclk_i rising at 6.510ns
  Destination Clock:    gt0_rxusrclk_i rising at 6.510ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: gt0_frame_check/rx_data_r3_10 to gt0_frame_check/Mshreg_rx_data_r_track_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y0.CQ       Tcko                  0.141   gt0_frame_check/rx_data_r3<11>
                                                       gt0_frame_check/rx_data_r3_10
    SLICE_X46Y0.BX       net (fanout=1)        0.108   gt0_frame_check/rx_data_r3<10>
    SLICE_X46Y0.CLK      Tdh         (-Th)     0.109   gt0_frame_check/rx_data_r_track_112
                                                       gt0_frame_check/Mshreg_rx_data_r_track_10
    -------------------------------------------------  ---------------------------
    Total                                      0.140ns (0.032ns logic, 0.108ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------

Paths for end point gt0_frame_check/Mshreg_rx_data_r_track_0 (SLICE_X48Y0.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.130ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gt0_frame_check/rx_data_r3_0 (FF)
  Destination:          gt0_frame_check/Mshreg_rx_data_r_track_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.146ns (Levels of Logic = 0)
  Clock Path Skew:      0.016ns (0.088 - 0.072)
  Source Clock:         gt0_rxusrclk_i rising at 6.510ns
  Destination Clock:    gt0_rxusrclk_i rising at 6.510ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: gt0_frame_check/rx_data_r3_0 to gt0_frame_check/Mshreg_rx_data_r_track_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y0.AQ       Tcko                  0.141   gt0_frame_check/rx_data_r3<11>
                                                       gt0_frame_check/rx_data_r3_0
    SLICE_X48Y0.AX       net (fanout=2)        0.107   gt0_frame_check/rx_data_r3<0>
    SLICE_X48Y0.CLK      Tdh         (-Th)     0.102   gt0_frame_check/rx_data_r_track_41
                                                       gt0_frame_check/Mshreg_rx_data_r_track_0
    -------------------------------------------------  ---------------------------
    Total                                      0.146ns (0.039ns logic, 0.107ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------

Paths for end point gt0_frame_check/Mshreg_rx_data_r_track_12 (SLICE_X46Y2.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.140ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gt0_frame_check/rx_data_r3_12 (FF)
  Destination:          gt0_frame_check/Mshreg_rx_data_r_track_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.153ns (Levels of Logic = 0)
  Clock Path Skew:      0.013ns (0.071 - 0.058)
  Source Clock:         gt0_rxusrclk_i rising at 6.510ns
  Destination Clock:    gt0_rxusrclk_i rising at 6.510ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: gt0_frame_check/rx_data_r3_12 to gt0_frame_check/Mshreg_rx_data_r_track_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y2.AQ       Tcko                  0.141   gt0_frame_check/rx_data_r3<15>
                                                       gt0_frame_check/rx_data_r3_12
    SLICE_X46Y2.AX       net (fanout=1)        0.114   gt0_frame_check/rx_data_r3<12>
    SLICE_X46Y2.CLK      Tdh         (-Th)     0.102   gt0_frame_check/rx_data_r_track_151
                                                       gt0_frame_check/Mshreg_rx_data_r_track_12
    -------------------------------------------------  ---------------------------
    Total                                      0.153ns (0.039ns logic, 0.114ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gt0_rxusrclk_i = PERIOD TIMEGRP "gt0_rxusrclk_i" 6.51 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.480ns (period - min period limit)
  Period: 6.510ns
  Min period limit: 3.030ns (330.033MHz) (Tgtpper_RXUSRCLK)
  Physical resource: jesd204b_rx4_init_i/jesd204b_rx4_i/gt0_jesd204b_rx4_i/gtpe2_i/RXUSRCLK
  Logical resource: jesd204b_rx4_init_i/jesd204b_rx4_i/gt0_jesd204b_rx4_i/gtpe2_i/RXUSRCLK
  Location pin: GTPE2_CHANNEL_X0Y0.RXUSRCLK
  Clock network: gt0_rxusrclk_i
--------------------------------------------------------------------------------
Slack: 3.480ns (period - min period limit)
  Period: 6.510ns
  Min period limit: 3.030ns (330.033MHz) (Tgtpper_RXUSRCLK2)
  Physical resource: jesd204b_rx4_init_i/jesd204b_rx4_i/gt0_jesd204b_rx4_i/gtpe2_i/RXUSRCLK2
  Logical resource: jesd204b_rx4_init_i/jesd204b_rx4_i/gt0_jesd204b_rx4_i/gtpe2_i/RXUSRCLK2
  Location pin: GTPE2_CHANNEL_X0Y0.RXUSRCLK2
  Clock network: gt0_rxusrclk_i
--------------------------------------------------------------------------------
Slack: 4.802ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.510ns
  Low pulse: 3.255ns
  Low pulse limit: 0.854ns (Tmpw)
  Physical resource: gt0_frame_check/rx_data_r_track_112/CLK
  Logical resource: gt0_frame_check/Mshreg_rx_data_r_track_9/CLK
  Location pin: SLICE_X46Y0.CLK
  Clock network: gt0_rxusrclk_i
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_gt1_rxusrclk_i = PERIOD TIMEGRP "gt1_rxusrclk_i" 6.51 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 871 paths analyzed, 399 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.030ns.
--------------------------------------------------------------------------------

Paths for end point gt1_frame_check/read_counter_i_0 (SLICE_X44Y15.A3), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.545ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gt1_frame_check/start_of_packet_detected_r (FF)
  Destination:          gt1_frame_check/read_counter_i_0 (FF)
  Requirement:          6.510ns
  Data Path Delay:      2.851ns (Levels of Logic = 3)
  Clock Path Skew:      -0.042ns (0.685 - 0.727)
  Source Clock:         gt1_rxusrclk_i rising at 0.000ns
  Destination Clock:    gt1_rxusrclk_i rising at 6.510ns
  Clock Uncertainty:    0.072ns

  Clock Uncertainty:          0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.125ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gt1_frame_check/start_of_packet_detected_r to gt1_frame_check/read_counter_i_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y14.CQ      Tcko                  0.379   gt1_frame_check/start_of_packet_detected_r
                                                       gt1_frame_check/start_of_packet_detected_r
    SLICE_X44Y15.C4      net (fanout=12)       0.826   gt1_frame_check/start_of_packet_detected_r
    SLICE_X44Y15.C       Tilo                  0.105   gt1_frame_check/read_counter_i<0>
                                                       gt1_frame_check/start_of_packet_detected_r_track_data_r_AND_39_o_inv1
    SLICE_X45Y14.AX      net (fanout=1)        0.412   gt1_frame_check/start_of_packet_detected_r_track_data_r_AND_39_o_inv
    SLICE_X45Y14.AMUX    Taxa                  0.536   gt1_frame_check/read_counter_i<3>
                                                       gt1_frame_check/Mcount_read_counter_i_cy<3>
    SLICE_X44Y15.A3      net (fanout=1)        0.560   gt1_frame_check/Mcount_read_counter_i
    SLICE_X44Y15.CLK     Tas                   0.033   gt1_frame_check/read_counter_i<0>
                                                       gt1_frame_check/read_counter_i_0_rstpot
                                                       gt1_frame_check/read_counter_i_0
    -------------------------------------------------  ---------------------------
    Total                                      2.851ns (1.053ns logic, 1.798ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.634ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gt1_frame_check/track_data_r (FF)
  Destination:          gt1_frame_check/read_counter_i_0 (FF)
  Requirement:          6.510ns
  Data Path Delay:      2.767ns (Levels of Logic = 3)
  Clock Path Skew:      -0.037ns (0.685 - 0.722)
  Source Clock:         gt1_rxusrclk_i rising at 0.000ns
  Destination Clock:    gt1_rxusrclk_i rising at 6.510ns
  Clock Uncertainty:    0.072ns

  Clock Uncertainty:          0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.125ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gt1_frame_check/track_data_r to gt1_frame_check/read_counter_i_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y19.AQ      Tcko                  0.433   gt1_frame_check/track_data_r
                                                       gt1_frame_check/track_data_r
    SLICE_X44Y15.C6      net (fanout=16)       0.688   gt1_frame_check/track_data_r
    SLICE_X44Y15.C       Tilo                  0.105   gt1_frame_check/read_counter_i<0>
                                                       gt1_frame_check/start_of_packet_detected_r_track_data_r_AND_39_o_inv1
    SLICE_X45Y14.AX      net (fanout=1)        0.412   gt1_frame_check/start_of_packet_detected_r_track_data_r_AND_39_o_inv
    SLICE_X45Y14.AMUX    Taxa                  0.536   gt1_frame_check/read_counter_i<3>
                                                       gt1_frame_check/Mcount_read_counter_i_cy<3>
    SLICE_X44Y15.A3      net (fanout=1)        0.560   gt1_frame_check/Mcount_read_counter_i
    SLICE_X44Y15.CLK     Tas                   0.033   gt1_frame_check/read_counter_i<0>
                                                       gt1_frame_check/read_counter_i_0_rstpot
                                                       gt1_frame_check/read_counter_i_0
    -------------------------------------------------  ---------------------------
    Total                                      2.767ns (1.107ns logic, 1.660ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.894ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gt1_frame_check/track_data_r (FF)
  Destination:          gt1_frame_check/read_counter_i_0 (FF)
  Requirement:          6.510ns
  Data Path Delay:      2.507ns (Levels of Logic = 2)
  Clock Path Skew:      -0.037ns (0.685 - 0.722)
  Source Clock:         gt1_rxusrclk_i rising at 0.000ns
  Destination Clock:    gt1_rxusrclk_i rising at 6.510ns
  Clock Uncertainty:    0.072ns

  Clock Uncertainty:          0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.125ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gt1_frame_check/track_data_r to gt1_frame_check/read_counter_i_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y19.AQ      Tcko                  0.433   gt1_frame_check/track_data_r
                                                       gt1_frame_check/track_data_r
    SLICE_X45Y14.A4      net (fanout=16)       1.025   gt1_frame_check/track_data_r
    SLICE_X45Y14.AMUX    Topaa                 0.456   gt1_frame_check/read_counter_i<3>
                                                       gt1_frame_check/Mcount_read_counter_i_lut<0>
                                                       gt1_frame_check/Mcount_read_counter_i_cy<3>
    SLICE_X44Y15.A3      net (fanout=1)        0.560   gt1_frame_check/Mcount_read_counter_i
    SLICE_X44Y15.CLK     Tas                   0.033   gt1_frame_check/read_counter_i<0>
                                                       gt1_frame_check/read_counter_i_0_rstpot
                                                       gt1_frame_check/read_counter_i_0
    -------------------------------------------------  ---------------------------
    Total                                      2.507ns (0.922ns logic, 1.585ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------

Paths for end point gt1_frame_check/sel (SLICE_X50Y17.C2), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.625ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gt1_frame_check/rx_data_r_10 (FF)
  Destination:          gt1_frame_check/sel (FF)
  Requirement:          6.510ns
  Data Path Delay:      2.790ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.120 - 0.143)
  Source Clock:         gt1_rxusrclk_i rising at 0.000ns
  Destination Clock:    gt1_rxusrclk_i rising at 6.510ns
  Clock Uncertainty:    0.072ns

  Clock Uncertainty:          0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.125ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gt1_frame_check/rx_data_r_10 to gt1_frame_check/sel
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y19.CQ      Tcko                  0.379   gt1_frame_check/rx_data_r<11>
                                                       gt1_frame_check/rx_data_r_10
    SLICE_X51Y18.B2      net (fanout=2)        0.784   gt1_frame_check/rx_data_r<10>
    SLICE_X51Y18.B       Tilo                  0.105   gt1_frame_check/rx_data_r2<15>
                                                       gt1_frame_check/_n0193_inv1
    SLICE_X50Y17.B2      net (fanout=1)        0.655   gt1_frame_check/_n0193_inv1
    SLICE_X50Y17.B       Tilo                  0.105   gt1_frame_check/sel
                                                       gt1_frame_check/sel_rstpot
    SLICE_X50Y17.C2      net (fanout=1)        0.689   gt1_frame_check/sel_rstpot
    SLICE_X50Y17.CLK     Tas                   0.073   gt1_frame_check/sel
                                                       gt1_frame_check/sel_rstpot1
                                                       gt1_frame_check/sel
    -------------------------------------------------  ---------------------------
    Total                                      2.790ns (0.662ns logic, 2.128ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.650ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gt1_frame_check/rxctrl_r_1 (FF)
  Destination:          gt1_frame_check/sel (FF)
  Requirement:          6.510ns
  Data Path Delay:      2.788ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         gt1_rxusrclk_i rising at 0.000ns
  Destination Clock:    gt1_rxusrclk_i rising at 6.510ns
  Clock Uncertainty:    0.072ns

  Clock Uncertainty:          0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.125ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gt1_frame_check/rxctrl_r_1 to gt1_frame_check/sel
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y17.BMUX    Tshcko                0.482   gt1_frame_check/sel
                                                       gt1_frame_check/rxctrl_r_1
    SLICE_X51Y18.B1      net (fanout=2)        0.679   gt1_frame_check/rxctrl_r<1>
    SLICE_X51Y18.B       Tilo                  0.105   gt1_frame_check/rx_data_r2<15>
                                                       gt1_frame_check/_n0193_inv1
    SLICE_X50Y17.B2      net (fanout=1)        0.655   gt1_frame_check/_n0193_inv1
    SLICE_X50Y17.B       Tilo                  0.105   gt1_frame_check/sel
                                                       gt1_frame_check/sel_rstpot
    SLICE_X50Y17.C2      net (fanout=1)        0.689   gt1_frame_check/sel_rstpot
    SLICE_X50Y17.CLK     Tas                   0.073   gt1_frame_check/sel
                                                       gt1_frame_check/sel_rstpot1
                                                       gt1_frame_check/sel
    -------------------------------------------------  ---------------------------
    Total                                      2.788ns (0.765ns logic, 2.023ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.737ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gt1_frame_check/rx_data_r_8 (FF)
  Destination:          gt1_frame_check/sel (FF)
  Requirement:          6.510ns
  Data Path Delay:      2.678ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.120 - 0.143)
  Source Clock:         gt1_rxusrclk_i rising at 0.000ns
  Destination Clock:    gt1_rxusrclk_i rising at 6.510ns
  Clock Uncertainty:    0.072ns

  Clock Uncertainty:          0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.125ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gt1_frame_check/rx_data_r_8 to gt1_frame_check/sel
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y19.AQ      Tcko                  0.379   gt1_frame_check/rx_data_r<11>
                                                       gt1_frame_check/rx_data_r_8
    SLICE_X51Y18.D2      net (fanout=2)        0.672   gt1_frame_check/rx_data_r<8>
    SLICE_X51Y18.D       Tilo                  0.105   gt1_frame_check/rx_data_r2<15>
                                                       gt1_frame_check/_n0193_inv2
    SLICE_X50Y17.B1      net (fanout=1)        0.655   gt1_frame_check/_n0193_inv2
    SLICE_X50Y17.B       Tilo                  0.105   gt1_frame_check/sel
                                                       gt1_frame_check/sel_rstpot
    SLICE_X50Y17.C2      net (fanout=1)        0.689   gt1_frame_check/sel_rstpot
    SLICE_X50Y17.CLK     Tas                   0.073   gt1_frame_check/sel
                                                       gt1_frame_check/sel_rstpot1
                                                       gt1_frame_check/sel
    -------------------------------------------------  ---------------------------
    Total                                      2.678ns (0.662ns logic, 2.016ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------

Paths for end point jesd204b_rx4_init_i/gt1_rxresetfsm_i/wait_bypass_count_8 (SLICE_X84Y55.CE), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.628ns (requirement - (data path - clock path skew + uncertainty))
  Source:               jesd204b_rx4_init_i/gt1_rxresetfsm_i/wait_bypass_count_5 (FF)
  Destination:          jesd204b_rx4_init_i/gt1_rxresetfsm_i/wait_bypass_count_8 (FF)
  Requirement:          6.510ns
  Data Path Delay:      2.782ns (Levels of Logic = 2)
  Clock Path Skew:      -0.028ns (0.127 - 0.155)
  Source Clock:         gt1_rxusrclk_i rising at 0.000ns
  Destination Clock:    gt1_rxusrclk_i rising at 6.510ns
  Clock Uncertainty:    0.072ns

  Clock Uncertainty:          0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.125ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: jesd204b_rx4_init_i/gt1_rxresetfsm_i/wait_bypass_count_5 to jesd204b_rx4_init_i/gt1_rxresetfsm_i/wait_bypass_count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y54.BQ      Tcko                  0.433   jesd204b_rx4_init_i/gt1_rxresetfsm_i/wait_bypass_count<7>
                                                       jesd204b_rx4_init_i/gt1_rxresetfsm_i/wait_bypass_count_5
    SLICE_X85Y54.B2      net (fanout=2)        0.907   jesd204b_rx4_init_i/gt1_rxresetfsm_i/wait_bypass_count<5>
    SLICE_X85Y54.B       Tilo                  0.105   jesd204b_rx4_init_i/gt1_rxresetfsm_i/wait_bypass_count<0>
                                                       jesd204b_rx4_init_i/gt1_rxresetfsm_i/_n02502
    SLICE_X85Y55.A2      net (fanout=3)        0.671   jesd204b_rx4_init_i/gt1_rxresetfsm_i/_n02502
    SLICE_X85Y55.A       Tilo                  0.105   jesd204b_rx4_init_i/gt1_rxresetfsm_i/run_phase_alignment_int_s3_inv
                                                       jesd204b_rx4_init_i/gt1_rxresetfsm_i/_n0260_inv1
    SLICE_X84Y55.CE      net (fanout=4)        0.425   jesd204b_rx4_init_i/gt1_rxresetfsm_i/_n0260_inv
    SLICE_X84Y55.CLK     Tceck                 0.136   jesd204b_rx4_init_i/gt1_rxresetfsm_i/wait_bypass_count<11>
                                                       jesd204b_rx4_init_i/gt1_rxresetfsm_i/wait_bypass_count_8
    -------------------------------------------------  ---------------------------
    Total                                      2.782ns (0.779ns logic, 2.003ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.866ns (requirement - (data path - clock path skew + uncertainty))
  Source:               jesd204b_rx4_init_i/gt1_rxresetfsm_i/wait_bypass_count_3 (FF)
  Destination:          jesd204b_rx4_init_i/gt1_rxresetfsm_i/wait_bypass_count_8 (FF)
  Requirement:          6.510ns
  Data Path Delay:      2.544ns (Levels of Logic = 2)
  Clock Path Skew:      -0.028ns (0.127 - 0.155)
  Source Clock:         gt1_rxusrclk_i rising at 0.000ns
  Destination Clock:    gt1_rxusrclk_i rising at 6.510ns
  Clock Uncertainty:    0.072ns

  Clock Uncertainty:          0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.125ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: jesd204b_rx4_init_i/gt1_rxresetfsm_i/wait_bypass_count_3 to jesd204b_rx4_init_i/gt1_rxresetfsm_i/wait_bypass_count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y53.DQ      Tcko                  0.433   jesd204b_rx4_init_i/gt1_rxresetfsm_i/wait_bypass_count<3>
                                                       jesd204b_rx4_init_i/gt1_rxresetfsm_i/wait_bypass_count_3
    SLICE_X85Y54.B1      net (fanout=2)        0.669   jesd204b_rx4_init_i/gt1_rxresetfsm_i/wait_bypass_count<3>
    SLICE_X85Y54.B       Tilo                  0.105   jesd204b_rx4_init_i/gt1_rxresetfsm_i/wait_bypass_count<0>
                                                       jesd204b_rx4_init_i/gt1_rxresetfsm_i/_n02502
    SLICE_X85Y55.A2      net (fanout=3)        0.671   jesd204b_rx4_init_i/gt1_rxresetfsm_i/_n02502
    SLICE_X85Y55.A       Tilo                  0.105   jesd204b_rx4_init_i/gt1_rxresetfsm_i/run_phase_alignment_int_s3_inv
                                                       jesd204b_rx4_init_i/gt1_rxresetfsm_i/_n0260_inv1
    SLICE_X84Y55.CE      net (fanout=4)        0.425   jesd204b_rx4_init_i/gt1_rxresetfsm_i/_n0260_inv
    SLICE_X84Y55.CLK     Tceck                 0.136   jesd204b_rx4_init_i/gt1_rxresetfsm_i/wait_bypass_count<11>
                                                       jesd204b_rx4_init_i/gt1_rxresetfsm_i/wait_bypass_count_8
    -------------------------------------------------  ---------------------------
    Total                                      2.544ns (0.779ns logic, 1.765ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.055ns (requirement - (data path - clock path skew + uncertainty))
  Source:               jesd204b_rx4_init_i/gt1_rxresetfsm_i/wait_bypass_count_0 (FF)
  Destination:          jesd204b_rx4_init_i/gt1_rxresetfsm_i/wait_bypass_count_8 (FF)
  Requirement:          6.510ns
  Data Path Delay:      2.355ns (Levels of Logic = 2)
  Clock Path Skew:      -0.028ns (0.127 - 0.155)
  Source Clock:         gt1_rxusrclk_i rising at 0.000ns
  Destination Clock:    gt1_rxusrclk_i rising at 6.510ns
  Clock Uncertainty:    0.072ns

  Clock Uncertainty:          0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.125ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: jesd204b_rx4_init_i/gt1_rxresetfsm_i/wait_bypass_count_0 to jesd204b_rx4_init_i/gt1_rxresetfsm_i/wait_bypass_count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y54.CQ      Tcko                  0.379   jesd204b_rx4_init_i/gt1_rxresetfsm_i/wait_bypass_count<0>
                                                       jesd204b_rx4_init_i/gt1_rxresetfsm_i/wait_bypass_count_0
    SLICE_X85Y54.B3      net (fanout=3)        0.534   jesd204b_rx4_init_i/gt1_rxresetfsm_i/wait_bypass_count<0>
    SLICE_X85Y54.B       Tilo                  0.105   jesd204b_rx4_init_i/gt1_rxresetfsm_i/wait_bypass_count<0>
                                                       jesd204b_rx4_init_i/gt1_rxresetfsm_i/_n02502
    SLICE_X85Y55.A2      net (fanout=3)        0.671   jesd204b_rx4_init_i/gt1_rxresetfsm_i/_n02502
    SLICE_X85Y55.A       Tilo                  0.105   jesd204b_rx4_init_i/gt1_rxresetfsm_i/run_phase_alignment_int_s3_inv
                                                       jesd204b_rx4_init_i/gt1_rxresetfsm_i/_n0260_inv1
    SLICE_X84Y55.CE      net (fanout=4)        0.425   jesd204b_rx4_init_i/gt1_rxresetfsm_i/_n0260_inv
    SLICE_X84Y55.CLK     Tceck                 0.136   jesd204b_rx4_init_i/gt1_rxresetfsm_i/wait_bypass_count<11>
                                                       jesd204b_rx4_init_i/gt1_rxresetfsm_i/wait_bypass_count_8
    -------------------------------------------------  ---------------------------
    Total                                      2.355ns (0.725ns logic, 1.630ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_gt1_rxusrclk_i = PERIOD TIMEGRP "gt1_rxusrclk_i" 6.51 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point jesd204b_rx4_init_i/gt1_rxresetfsm_i/time_out_wait_bypass (SLICE_X85Y54.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.046ns (requirement - (clock path skew + uncertainty - data path))
  Source:               jesd204b_rx4_init_i/gt1_rxresetfsm_i/run_phase_alignment_int_s3 (FF)
  Destination:          jesd204b_rx4_init_i/gt1_rxresetfsm_i/time_out_wait_bypass (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.313ns (Levels of Logic = 1)
  Clock Path Skew:      0.267ns (0.781 - 0.514)
  Source Clock:         gt1_rxusrclk_i rising at 6.510ns
  Destination Clock:    gt1_rxusrclk_i rising at 6.510ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: jesd204b_rx4_init_i/gt1_rxresetfsm_i/run_phase_alignment_int_s3 to jesd204b_rx4_init_i/gt1_rxresetfsm_i/time_out_wait_bypass
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y53.AQ      Tcko                  0.141   jesd204b_rx4_init_i/gt1_rxresetfsm_i/run_phase_alignment_int_s3
                                                       jesd204b_rx4_init_i/gt1_rxresetfsm_i/run_phase_alignment_int_s3
    SLICE_X85Y54.A5      net (fanout=5)        0.218   jesd204b_rx4_init_i/gt1_rxresetfsm_i/run_phase_alignment_int_s3
    SLICE_X85Y54.CLK     Tah         (-Th)     0.046   jesd204b_rx4_init_i/gt1_rxresetfsm_i/wait_bypass_count<0>
                                                       jesd204b_rx4_init_i/gt1_rxresetfsm_i/time_out_wait_bypass_rstpot
                                                       jesd204b_rx4_init_i/gt1_rxresetfsm_i/time_out_wait_bypass
    -------------------------------------------------  ---------------------------
    Total                                      0.313ns (0.095ns logic, 0.218ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------

Paths for end point gt1_frame_check/Mshreg_rx_data_r_track_13 (SLICE_X48Y16.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.116ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gt1_frame_check/rx_data_r3_13 (FF)
  Destination:          gt1_frame_check/Mshreg_rx_data_r_track_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.150ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.330 - 0.296)
  Source Clock:         gt1_rxusrclk_i rising at 6.510ns
  Destination Clock:    gt1_rxusrclk_i rising at 6.510ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: gt1_frame_check/rx_data_r3_13 to gt1_frame_check/Mshreg_rx_data_r_track_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y15.BQ      Tcko                  0.141   gt1_frame_check/rx_data_r3<15>
                                                       gt1_frame_check/rx_data_r3_13
    SLICE_X48Y16.BX      net (fanout=1)        0.118   gt1_frame_check/rx_data_r3<13>
    SLICE_X48Y16.CLK     Tdh         (-Th)     0.109   gt1_frame_check/rx_data_r_track_151
                                                       gt1_frame_check/Mshreg_rx_data_r_track_13
    -------------------------------------------------  ---------------------------
    Total                                      0.150ns (0.032ns logic, 0.118ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------

Paths for end point gt1_frame_check/Mshreg_rx_data_r_track_15 (SLICE_X48Y16.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.119ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gt1_frame_check/rx_data_r3_15 (FF)
  Destination:          gt1_frame_check/Mshreg_rx_data_r_track_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.153ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.330 - 0.296)
  Source Clock:         gt1_rxusrclk_i rising at 6.510ns
  Destination Clock:    gt1_rxusrclk_i rising at 6.510ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: gt1_frame_check/rx_data_r3_15 to gt1_frame_check/Mshreg_rx_data_r_track_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y15.DQ      Tcko                  0.141   gt1_frame_check/rx_data_r3<15>
                                                       gt1_frame_check/rx_data_r3_15
    SLICE_X48Y16.DX      net (fanout=1)        0.120   gt1_frame_check/rx_data_r3<15>
    SLICE_X48Y16.CLK     Tdh         (-Th)     0.108   gt1_frame_check/rx_data_r_track_151
                                                       gt1_frame_check/Mshreg_rx_data_r_track_15
    -------------------------------------------------  ---------------------------
    Total                                      0.153ns (0.033ns logic, 0.120ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gt1_rxusrclk_i = PERIOD TIMEGRP "gt1_rxusrclk_i" 6.51 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.480ns (period - min period limit)
  Period: 6.510ns
  Min period limit: 3.030ns (330.033MHz) (Tgtpper_RXUSRCLK)
  Physical resource: jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtpe2_i/RXUSRCLK
  Logical resource: jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtpe2_i/RXUSRCLK
  Location pin: GTPE2_CHANNEL_X0Y1.RXUSRCLK
  Clock network: gt1_rxusrclk_i
--------------------------------------------------------------------------------
Slack: 3.480ns (period - min period limit)
  Period: 6.510ns
  Min period limit: 3.030ns (330.033MHz) (Tgtpper_RXUSRCLK2)
  Physical resource: jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtpe2_i/RXUSRCLK2
  Logical resource: jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtpe2_i/RXUSRCLK2
  Location pin: GTPE2_CHANNEL_X0Y1.RXUSRCLK2
  Clock network: gt1_rxusrclk_i
--------------------------------------------------------------------------------
Slack: 4.802ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.510ns
  Low pulse: 3.255ns
  Low pulse limit: 0.854ns (Tmpw)
  Physical resource: gt1_frame_check/track_data_r3/CLK
  Logical resource: gt1_frame_check/Mshreg_track_data_r3/CLK
  Location pin: SLICE_X46Y16.CLK
  Clock network: gt1_rxusrclk_i
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_gt2_rxusrclk_i = PERIOD TIMEGRP "gt2_rxusrclk_i" 6.51 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 871 paths analyzed, 399 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.030ns.
--------------------------------------------------------------------------------

Paths for end point gt2_rxresetdone_r2 (SLICE_X50Y37.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.600ns (requirement - (data path - clock path skew + uncertainty))
  Source:               jesd204b_rx4_init_i/jesd204b_rx4_i/gt2_jesd204b_rx4_i/gtpe2_i (OTHER)
  Destination:          gt2_rxresetdone_r2 (FF)
  Requirement:          6.510ns
  Data Path Delay:      2.593ns (Levels of Logic = 1)
  Clock Path Skew:      -0.245ns (0.124 - 0.369)
  Source Clock:         gt2_rxusrclk_i rising at 0.000ns
  Destination Clock:    gt2_rxusrclk_i rising at 6.510ns
  Clock Uncertainty:    0.072ns

  Clock Uncertainty:          0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.125ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: jesd204b_rx4_init_i/jesd204b_rx4_i/gt2_jesd204b_rx4_i/gtpe2_i to gt2_rxresetdone_r2
    Location                       Delay type         Delay(ns)  Physical Resource
                                                                 Logical Resource(s)
    -----------------------------------------------------------  -------------------
    GTPE2_CHANNEL_X0Y2.RXRESETDONE Tgtpcko_RXRESETDONE   0.951   jesd204b_rx4_init_i/jesd204b_rx4_i/gt2_jesd204b_rx4_i/gtpe2_i
                                                                 jesd204b_rx4_init_i/jesd204b_rx4_i/gt2_jesd204b_rx4_i/gtpe2_i
    SLICE_X50Y37.D5                net (fanout=4)        0.799   gt2_rxresetdone_i
    SLICE_X50Y37.D                 Tilo                  0.105   gt2_rxresetdone_r
                                                                 gt2_rxresetdone_i_inv1_INV_0
    SLICE_X50Y37.SR                net (fanout=1)        0.407   gt2_rxresetdone_i_inv
    SLICE_X50Y37.CLK               Trck                  0.331   gt2_rxresetdone_r
                                                                 gt2_rxresetdone_r2
    -----------------------------------------------------------  ---------------------------
    Total                                                2.593ns (1.387ns logic, 1.206ns route)
                                                                 (53.5% logic, 46.5% route)

--------------------------------------------------------------------------------

Paths for end point gt2_rxresetdone_r (SLICE_X50Y37.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.600ns (requirement - (data path - clock path skew + uncertainty))
  Source:               jesd204b_rx4_init_i/jesd204b_rx4_i/gt2_jesd204b_rx4_i/gtpe2_i (OTHER)
  Destination:          gt2_rxresetdone_r (FF)
  Requirement:          6.510ns
  Data Path Delay:      2.593ns (Levels of Logic = 1)
  Clock Path Skew:      -0.245ns (0.124 - 0.369)
  Source Clock:         gt2_rxusrclk_i rising at 0.000ns
  Destination Clock:    gt2_rxusrclk_i rising at 6.510ns
  Clock Uncertainty:    0.072ns

  Clock Uncertainty:          0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.125ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: jesd204b_rx4_init_i/jesd204b_rx4_i/gt2_jesd204b_rx4_i/gtpe2_i to gt2_rxresetdone_r
    Location                       Delay type         Delay(ns)  Physical Resource
                                                                 Logical Resource(s)
    -----------------------------------------------------------  -------------------
    GTPE2_CHANNEL_X0Y2.RXRESETDONE Tgtpcko_RXRESETDONE   0.951   jesd204b_rx4_init_i/jesd204b_rx4_i/gt2_jesd204b_rx4_i/gtpe2_i
                                                                 jesd204b_rx4_init_i/jesd204b_rx4_i/gt2_jesd204b_rx4_i/gtpe2_i
    SLICE_X50Y37.D5                net (fanout=4)        0.799   gt2_rxresetdone_i
    SLICE_X50Y37.D                 Tilo                  0.105   gt2_rxresetdone_r
                                                                 gt2_rxresetdone_i_inv1_INV_0
    SLICE_X50Y37.SR                net (fanout=1)        0.407   gt2_rxresetdone_i_inv
    SLICE_X50Y37.CLK               Trck                  0.331   gt2_rxresetdone_r
                                                                 gt2_rxresetdone_r
    -----------------------------------------------------------  ---------------------------
    Total                                                2.593ns (1.387ns logic, 1.206ns route)
                                                                 (53.5% logic, 46.5% route)

--------------------------------------------------------------------------------

Paths for end point gt2_frame_check/read_counter_i_0 (SLICE_X51Y30.C4), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.717ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gt2_frame_check/track_data_r (FF)
  Destination:          gt2_frame_check/read_counter_i_0 (FF)
  Requirement:          6.510ns
  Data Path Delay:      2.676ns (Levels of Logic = 3)
  Clock Path Skew:      -0.045ns (0.681 - 0.726)
  Source Clock:         gt2_rxusrclk_i rising at 0.000ns
  Destination Clock:    gt2_rxusrclk_i rising at 6.510ns
  Clock Uncertainty:    0.072ns

  Clock Uncertainty:          0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.125ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gt2_frame_check/track_data_r to gt2_frame_check/read_counter_i_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y34.AQ      Tcko                  0.379   gt2_frame_check/track_data_r
                                                       gt2_frame_check/track_data_r
    SLICE_X51Y32.B4      net (fanout=16)       0.704   gt2_frame_check/track_data_r
    SLICE_X51Y32.B       Tilo                  0.105   gt2_frame_check/rx_data_r<3>
                                                       gt2_frame_check/start_of_packet_detected_r_track_data_r_AND_39_o_inv1
    SLICE_X48Y31.AX      net (fanout=1)        0.381   gt2_frame_check/start_of_packet_detected_r_track_data_r_AND_39_o_inv
    SLICE_X48Y31.AMUX    Taxa                  0.550   gt2_frame_check/read_counter_i<3>
                                                       gt2_frame_check/Mcount_read_counter_i_cy<3>
    SLICE_X51Y30.C4      net (fanout=1)        0.484   gt2_frame_check/Mcount_read_counter_i
    SLICE_X51Y30.CLK     Tas                   0.073   gt2_frame_check/read_counter_i<0>
                                                       gt2_frame_check/read_counter_i_0_rstpot
                                                       gt2_frame_check/read_counter_i_0
    -------------------------------------------------  ---------------------------
    Total                                      2.676ns (1.107ns logic, 1.569ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.916ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gt2_frame_check/start_of_packet_detected_r (FF)
  Destination:          gt2_frame_check/read_counter_i_0 (FF)
  Requirement:          6.510ns
  Data Path Delay:      2.522ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         gt2_rxusrclk_i rising at 0.000ns
  Destination Clock:    gt2_rxusrclk_i rising at 6.510ns
  Clock Uncertainty:    0.072ns

  Clock Uncertainty:          0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.125ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gt2_frame_check/start_of_packet_detected_r to gt2_frame_check/read_counter_i_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y30.AQ      Tcko                  0.379   gt2_frame_check/read_counter_i<0>
                                                       gt2_frame_check/start_of_packet_detected_r
    SLICE_X51Y32.B3      net (fanout=12)       0.550   gt2_frame_check/start_of_packet_detected_r
    SLICE_X51Y32.B       Tilo                  0.105   gt2_frame_check/rx_data_r<3>
                                                       gt2_frame_check/start_of_packet_detected_r_track_data_r_AND_39_o_inv1
    SLICE_X48Y31.AX      net (fanout=1)        0.381   gt2_frame_check/start_of_packet_detected_r_track_data_r_AND_39_o_inv
    SLICE_X48Y31.AMUX    Taxa                  0.550   gt2_frame_check/read_counter_i<3>
                                                       gt2_frame_check/Mcount_read_counter_i_cy<3>
    SLICE_X51Y30.C4      net (fanout=1)        0.484   gt2_frame_check/Mcount_read_counter_i
    SLICE_X51Y30.CLK     Tas                   0.073   gt2_frame_check/read_counter_i<0>
                                                       gt2_frame_check/read_counter_i_0_rstpot
                                                       gt2_frame_check/read_counter_i_0
    -------------------------------------------------  ---------------------------
    Total                                      2.522ns (1.107ns logic, 1.415ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.208ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gt2_frame_check/read_counter_i_0 (FF)
  Destination:          gt2_frame_check/read_counter_i_0 (FF)
  Requirement:          6.510ns
  Data Path Delay:      2.230ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         gt2_rxusrclk_i rising at 0.000ns
  Destination Clock:    gt2_rxusrclk_i rising at 6.510ns
  Clock Uncertainty:    0.072ns

  Clock Uncertainty:          0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.125ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gt2_frame_check/read_counter_i_0 to gt2_frame_check/read_counter_i_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y30.CQ      Tcko                  0.379   gt2_frame_check/read_counter_i<0>
                                                       gt2_frame_check/read_counter_i_0
    SLICE_X48Y31.A1      net (fanout=6)        0.846   gt2_frame_check/read_counter_i<0>
    SLICE_X48Y31.AMUX    Topaa                 0.448   gt2_frame_check/read_counter_i<3>
                                                       gt2_frame_check/Mcount_read_counter_i_lut<0>
                                                       gt2_frame_check/Mcount_read_counter_i_cy<3>
    SLICE_X51Y30.C4      net (fanout=1)        0.484   gt2_frame_check/Mcount_read_counter_i
    SLICE_X51Y30.CLK     Tas                   0.073   gt2_frame_check/read_counter_i<0>
                                                       gt2_frame_check/read_counter_i_0_rstpot
                                                       gt2_frame_check/read_counter_i_0
    -------------------------------------------------  ---------------------------
    Total                                      2.230ns (0.900ns logic, 1.330ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_gt2_rxusrclk_i = PERIOD TIMEGRP "gt2_rxusrclk_i" 6.51 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point gt2_frame_check/rx_data_r3_7 (SLICE_X46Y31.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.125ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gt2_frame_check/rx_data_r2_7 (FF)
  Destination:          gt2_frame_check/rx_data_r3_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.138ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.071 - 0.058)
  Source Clock:         gt2_rxusrclk_i rising at 6.510ns
  Destination Clock:    gt2_rxusrclk_i rising at 6.510ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: gt2_frame_check/rx_data_r2_7 to gt2_frame_check/rx_data_r3_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y31.DQ      Tcko                  0.141   gt2_frame_check/rx_data_r2<7>
                                                       gt2_frame_check/rx_data_r2_7
    SLICE_X46Y31.D5      net (fanout=1)        0.079   gt2_frame_check/rx_data_r2<7>
    SLICE_X46Y31.CLK     Tah         (-Th)     0.082   gt2_frame_check/rx_data_r3<15>
                                                       gt2_frame_check/Mmux_rx_data_r2[15]_rx_data_r[7]_mux_5_OUT141
                                                       gt2_frame_check/rx_data_r3_7
    -------------------------------------------------  ---------------------------
    Total                                      0.138ns (0.059ns logic, 0.079ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------

Paths for end point gt2_frame_check/rx_data_r3_4 (SLICE_X46Y31.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.131ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gt2_frame_check/rx_data_r2_4 (FF)
  Destination:          gt2_frame_check/rx_data_r3_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.144ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.071 - 0.058)
  Source Clock:         gt2_rxusrclk_i rising at 6.510ns
  Destination Clock:    gt2_rxusrclk_i rising at 6.510ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: gt2_frame_check/rx_data_r2_4 to gt2_frame_check/rx_data_r3_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y31.AQ      Tcko                  0.141   gt2_frame_check/rx_data_r2<7>
                                                       gt2_frame_check/rx_data_r2_4
    SLICE_X46Y31.A5      net (fanout=1)        0.086   gt2_frame_check/rx_data_r2<4>
    SLICE_X46Y31.CLK     Tah         (-Th)     0.083   gt2_frame_check/rx_data_r3<15>
                                                       gt2_frame_check/Mmux_rx_data_r2[15]_rx_data_r[7]_mux_5_OUT111
                                                       gt2_frame_check/rx_data_r3_4
    -------------------------------------------------  ---------------------------
    Total                                      0.144ns (0.058ns logic, 0.086ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------

Paths for end point gt2_frame_check/Mshreg_rx_data_r_track_1 (SLICE_X48Y29.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.143ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gt2_frame_check/rx_data_r3_1 (FF)
  Destination:          gt2_frame_check/Mshreg_rx_data_r_track_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.156ns (Levels of Logic = 0)
  Clock Path Skew:      0.013ns (0.076 - 0.063)
  Source Clock:         gt2_rxusrclk_i rising at 6.510ns
  Destination Clock:    gt2_rxusrclk_i rising at 6.510ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: gt2_frame_check/rx_data_r3_1 to gt2_frame_check/Mshreg_rx_data_r_track_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y30.BQ      Tcko                  0.141   gt2_frame_check/rx_data_r3<11>
                                                       gt2_frame_check/rx_data_r3_1
    SLICE_X48Y29.DX      net (fanout=2)        0.123   gt2_frame_check/rx_data_r3<1>
    SLICE_X48Y29.CLK     Tdh         (-Th)     0.108   gt2_frame_check/rx_data_r_track_112
                                                       gt2_frame_check/Mshreg_rx_data_r_track_1
    -------------------------------------------------  ---------------------------
    Total                                      0.156ns (0.033ns logic, 0.123ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gt2_rxusrclk_i = PERIOD TIMEGRP "gt2_rxusrclk_i" 6.51 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.480ns (period - min period limit)
  Period: 6.510ns
  Min period limit: 3.030ns (330.033MHz) (Tgtpper_RXUSRCLK)
  Physical resource: jesd204b_rx4_init_i/jesd204b_rx4_i/gt2_jesd204b_rx4_i/gtpe2_i/RXUSRCLK
  Logical resource: jesd204b_rx4_init_i/jesd204b_rx4_i/gt2_jesd204b_rx4_i/gtpe2_i/RXUSRCLK
  Location pin: GTPE2_CHANNEL_X0Y2.RXUSRCLK
  Clock network: gt2_rxusrclk_i
--------------------------------------------------------------------------------
Slack: 3.480ns (period - min period limit)
  Period: 6.510ns
  Min period limit: 3.030ns (330.033MHz) (Tgtpper_RXUSRCLK2)
  Physical resource: jesd204b_rx4_init_i/jesd204b_rx4_i/gt2_jesd204b_rx4_i/gtpe2_i/RXUSRCLK2
  Logical resource: jesd204b_rx4_init_i/jesd204b_rx4_i/gt2_jesd204b_rx4_i/gtpe2_i/RXUSRCLK2
  Location pin: GTPE2_CHANNEL_X0Y2.RXUSRCLK2
  Clock network: gt2_rxusrclk_i
--------------------------------------------------------------------------------
Slack: 4.802ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.510ns
  Low pulse: 3.255ns
  Low pulse limit: 0.854ns (Tmpw)
  Physical resource: gt2_frame_check/rx_data_r_track_81/CLK
  Logical resource: gt2_frame_check/Mshreg_rx_data_r_track_5/CLK
  Location pin: SLICE_X46Y30.CLK
  Clock network: gt2_rxusrclk_i
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_gt3_rxusrclk_i = PERIOD TIMEGRP "gt3_rxusrclk_i" 6.51 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 871 paths analyzed, 399 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.655ns.
--------------------------------------------------------------------------------

Paths for end point gt3_rxresetdone_r2 (SLICE_X58Y50.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.855ns (requirement - (data path - clock path skew + uncertainty))
  Source:               jesd204b_rx4_init_i/jesd204b_rx4_i/gt3_jesd204b_rx4_i/gtpe2_i (OTHER)
  Destination:          gt3_rxresetdone_r2 (FF)
  Requirement:          6.510ns
  Data Path Delay:      3.101ns (Levels of Logic = 1)
  Clock Path Skew:      -0.482ns (1.179 - 1.661)
  Source Clock:         gt3_rxusrclk_i rising at 0.000ns
  Destination Clock:    gt3_rxusrclk_i rising at 6.510ns
  Clock Uncertainty:    0.072ns

  Clock Uncertainty:          0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.125ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: jesd204b_rx4_init_i/jesd204b_rx4_i/gt3_jesd204b_rx4_i/gtpe2_i to gt3_rxresetdone_r2
    Location                       Delay type         Delay(ns)  Physical Resource
                                                                 Logical Resource(s)
    -----------------------------------------------------------  -------------------
    GTPE2_CHANNEL_X0Y3.RXRESETDONE Tgtpcko_RXRESETDONE   0.951   jesd204b_rx4_init_i/jesd204b_rx4_i/gt3_jesd204b_rx4_i/gtpe2_i
                                                                 jesd204b_rx4_init_i/jesd204b_rx4_i/gt3_jesd204b_rx4_i/gtpe2_i
    SLICE_X59Y50.A1                net (fanout=4)        1.302   gt3_rxresetdone_i
    SLICE_X59Y50.A                 Tilo                  0.105   gt3_rxresetdone_r
                                                                 gt3_rxresetdone_i_inv1_INV_0
    SLICE_X58Y50.SR                net (fanout=2)        0.412   gt3_rxresetdone_i_inv
    SLICE_X58Y50.CLK               Trck                  0.331   gt3_rxresetdone_r2
                                                                 gt3_rxresetdone_r2
    -----------------------------------------------------------  ---------------------------
    Total                                                3.101ns (1.387ns logic, 1.714ns route)
                                                                 (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------

Paths for end point gt3_rxresetdone_r (SLICE_X59Y50.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.858ns (requirement - (data path - clock path skew + uncertainty))
  Source:               jesd204b_rx4_init_i/jesd204b_rx4_i/gt3_jesd204b_rx4_i/gtpe2_i (OTHER)
  Destination:          gt3_rxresetdone_r (FF)
  Requirement:          6.510ns
  Data Path Delay:      3.098ns (Levels of Logic = 1)
  Clock Path Skew:      -0.482ns (1.179 - 1.661)
  Source Clock:         gt3_rxusrclk_i rising at 0.000ns
  Destination Clock:    gt3_rxusrclk_i rising at 6.510ns
  Clock Uncertainty:    0.072ns

  Clock Uncertainty:          0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.125ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: jesd204b_rx4_init_i/jesd204b_rx4_i/gt3_jesd204b_rx4_i/gtpe2_i to gt3_rxresetdone_r
    Location                       Delay type         Delay(ns)  Physical Resource
                                                                 Logical Resource(s)
    -----------------------------------------------------------  -------------------
    GTPE2_CHANNEL_X0Y3.RXRESETDONE Tgtpcko_RXRESETDONE   0.951   jesd204b_rx4_init_i/jesd204b_rx4_i/gt3_jesd204b_rx4_i/gtpe2_i
                                                                 jesd204b_rx4_init_i/jesd204b_rx4_i/gt3_jesd204b_rx4_i/gtpe2_i
    SLICE_X59Y50.A1                net (fanout=4)        1.302   gt3_rxresetdone_i
    SLICE_X59Y50.A                 Tilo                  0.105   gt3_rxresetdone_r
                                                                 gt3_rxresetdone_i_inv1_INV_0
    SLICE_X59Y50.SR                net (fanout=2)        0.409   gt3_rxresetdone_i_inv
    SLICE_X59Y50.CLK               Trck                  0.331   gt3_rxresetdone_r
                                                                 gt3_rxresetdone_r
    -----------------------------------------------------------  ---------------------------
    Total                                                3.098ns (1.387ns logic, 1.711ns route)
                                                                 (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------

Paths for end point jesd204b_rx4_init_i/gt3_rxresetfsm_i/wait_bypass_count_12 (SLICE_X39Y51.CE), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.503ns (requirement - (data path - clock path skew + uncertainty))
  Source:               jesd204b_rx4_init_i/gt3_rxresetfsm_i/run_phase_alignment_int_s3 (FF)
  Destination:          jesd204b_rx4_init_i/gt3_rxresetfsm_i/wait_bypass_count_12 (FF)
  Requirement:          6.510ns
  Data Path Delay:      2.677ns (Levels of Logic = 2)
  Clock Path Skew:      -0.258ns (1.256 - 1.514)
  Source Clock:         gt3_rxusrclk_i rising at 0.000ns
  Destination Clock:    gt3_rxusrclk_i rising at 6.510ns
  Clock Uncertainty:    0.072ns

  Clock Uncertainty:          0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.125ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: jesd204b_rx4_init_i/gt3_rxresetfsm_i/run_phase_alignment_int_s3 to jesd204b_rx4_init_i/gt3_rxresetfsm_i/wait_bypass_count_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y47.DMUX    Tshcko                0.485   jesd204b_rx4_init_i/gt3_rxresetfsm_i/run_phase_alignment_int_s3
                                                       jesd204b_rx4_init_i/gt3_rxresetfsm_i/run_phase_alignment_int_s3
    SLICE_X37Y49.B1      net (fanout=5)        0.939   jesd204b_rx4_init_i/gt3_rxresetfsm_i/run_phase_alignment_int_s3
    SLICE_X37Y49.B       Tilo                  0.105   N158
                                                       jesd204b_rx4_init_i/gt3_rxresetfsm_i/_n02501
    SLICE_X37Y49.A4      net (fanout=3)        0.353   jesd204b_rx4_init_i/gt3_rxresetfsm_i/_n02501
    SLICE_X37Y49.A       Tilo                  0.105   N158
                                                       jesd204b_rx4_init_i/gt3_rxresetfsm_i/_n0260_inv1
    SLICE_X39Y51.CE      net (fanout=4)        0.522   jesd204b_rx4_init_i/gt3_rxresetfsm_i/_n0260_inv
    SLICE_X39Y51.CLK     Tceck                 0.168   jesd204b_rx4_init_i/gt3_rxresetfsm_i/wait_bypass_count<12>
                                                       jesd204b_rx4_init_i/gt3_rxresetfsm_i/wait_bypass_count_12
    -------------------------------------------------  ---------------------------
    Total                                      2.677ns (0.863ns logic, 1.814ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.856ns (requirement - (data path - clock path skew + uncertainty))
  Source:               jesd204b_rx4_init_i/gt3_rxresetfsm_i/wait_bypass_count_2 (FF)
  Destination:          jesd204b_rx4_init_i/gt3_rxresetfsm_i/wait_bypass_count_12 (FF)
  Requirement:          6.510ns
  Data Path Delay:      2.324ns (Levels of Logic = 2)
  Clock Path Skew:      -0.258ns (1.256 - 1.514)
  Source Clock:         gt3_rxusrclk_i rising at 0.000ns
  Destination Clock:    gt3_rxusrclk_i rising at 6.510ns
  Clock Uncertainty:    0.072ns

  Clock Uncertainty:          0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.125ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: jesd204b_rx4_init_i/gt3_rxresetfsm_i/wait_bypass_count_2 to jesd204b_rx4_init_i/gt3_rxresetfsm_i/wait_bypass_count_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y48.CQ      Tcko                  0.379   jesd204b_rx4_init_i/gt3_rxresetfsm_i/wait_bypass_count<3>
                                                       jesd204b_rx4_init_i/gt3_rxresetfsm_i/wait_bypass_count_2
    SLICE_X37Y49.B2      net (fanout=2)        0.692   jesd204b_rx4_init_i/gt3_rxresetfsm_i/wait_bypass_count<2>
    SLICE_X37Y49.B       Tilo                  0.105   N158
                                                       jesd204b_rx4_init_i/gt3_rxresetfsm_i/_n02501
    SLICE_X37Y49.A4      net (fanout=3)        0.353   jesd204b_rx4_init_i/gt3_rxresetfsm_i/_n02501
    SLICE_X37Y49.A       Tilo                  0.105   N158
                                                       jesd204b_rx4_init_i/gt3_rxresetfsm_i/_n0260_inv1
    SLICE_X39Y51.CE      net (fanout=4)        0.522   jesd204b_rx4_init_i/gt3_rxresetfsm_i/_n0260_inv
    SLICE_X39Y51.CLK     Tceck                 0.168   jesd204b_rx4_init_i/gt3_rxresetfsm_i/wait_bypass_count<12>
                                                       jesd204b_rx4_init_i/gt3_rxresetfsm_i/wait_bypass_count_12
    -------------------------------------------------  ---------------------------
    Total                                      2.324ns (0.757ns logic, 1.567ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.888ns (requirement - (data path - clock path skew + uncertainty))
  Source:               jesd204b_rx4_init_i/gt3_rxresetfsm_i/wait_bypass_count_4 (FF)
  Destination:          jesd204b_rx4_init_i/gt3_rxresetfsm_i/wait_bypass_count_12 (FF)
  Requirement:          6.510ns
  Data Path Delay:      2.292ns (Levels of Logic = 2)
  Clock Path Skew:      -0.258ns (1.256 - 1.514)
  Source Clock:         gt3_rxusrclk_i rising at 0.000ns
  Destination Clock:    gt3_rxusrclk_i rising at 6.510ns
  Clock Uncertainty:    0.072ns

  Clock Uncertainty:          0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.125ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: jesd204b_rx4_init_i/gt3_rxresetfsm_i/wait_bypass_count_4 to jesd204b_rx4_init_i/gt3_rxresetfsm_i/wait_bypass_count_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y49.AQ      Tcko                  0.379   jesd204b_rx4_init_i/gt3_rxresetfsm_i/wait_bypass_count<7>
                                                       jesd204b_rx4_init_i/gt3_rxresetfsm_i/wait_bypass_count_4
    SLICE_X38Y48.D1      net (fanout=2)        0.672   jesd204b_rx4_init_i/gt3_rxresetfsm_i/wait_bypass_count<4>
    SLICE_X38Y48.D       Tilo                  0.105   jesd204b_rx4_init_i/gt3_rxresetfsm_i/time_out_wait_bypass
                                                       jesd204b_rx4_init_i/gt3_rxresetfsm_i/_n02502
    SLICE_X37Y49.A5      net (fanout=3)        0.341   jesd204b_rx4_init_i/gt3_rxresetfsm_i/_n02502
    SLICE_X37Y49.A       Tilo                  0.105   N158
                                                       jesd204b_rx4_init_i/gt3_rxresetfsm_i/_n0260_inv1
    SLICE_X39Y51.CE      net (fanout=4)        0.522   jesd204b_rx4_init_i/gt3_rxresetfsm_i/_n0260_inv
    SLICE_X39Y51.CLK     Tceck                 0.168   jesd204b_rx4_init_i/gt3_rxresetfsm_i/wait_bypass_count<12>
                                                       jesd204b_rx4_init_i/gt3_rxresetfsm_i/wait_bypass_count_12
    -------------------------------------------------  ---------------------------
    Total                                      2.292ns (0.757ns logic, 1.535ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_gt3_rxusrclk_i = PERIOD TIMEGRP "gt3_rxusrclk_i" 6.51 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point jesd204b_rx4_init_i/gt3_rxresetfsm_i/time_out_wait_bypass (SLICE_X38Y48.C3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.056ns (requirement - (clock path skew + uncertainty - data path))
  Source:               jesd204b_rx4_init_i/gt3_rxresetfsm_i/wait_bypass_count_11 (FF)
  Destination:          jesd204b_rx4_init_i/gt3_rxresetfsm_i/time_out_wait_bypass (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.399ns (Levels of Logic = 1)
  Clock Path Skew:      0.343ns (0.909 - 0.566)
  Source Clock:         gt3_rxusrclk_i rising at 6.510ns
  Destination Clock:    gt3_rxusrclk_i rising at 6.510ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: jesd204b_rx4_init_i/gt3_rxresetfsm_i/wait_bypass_count_11 to jesd204b_rx4_init_i/gt3_rxresetfsm_i/time_out_wait_bypass
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y50.DQ      Tcko                  0.141   jesd204b_rx4_init_i/gt3_rxresetfsm_i/wait_bypass_count<11>
                                                       jesd204b_rx4_init_i/gt3_rxresetfsm_i/wait_bypass_count_11
    SLICE_X38Y48.C3      net (fanout=4)        0.305   jesd204b_rx4_init_i/gt3_rxresetfsm_i/wait_bypass_count<11>
    SLICE_X38Y48.CLK     Tah         (-Th)     0.047   jesd204b_rx4_init_i/gt3_rxresetfsm_i/time_out_wait_bypass
                                                       jesd204b_rx4_init_i/gt3_rxresetfsm_i/time_out_wait_bypass_rstpot
                                                       jesd204b_rx4_init_i/gt3_rxresetfsm_i/time_out_wait_bypass
    -------------------------------------------------  ---------------------------
    Total                                      0.399ns (0.094ns logic, 0.305ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------

Paths for end point jesd204b_rx4_init_i/gt3_rxresetfsm_i/wait_bypass_count_0 (SLICE_X38Y49.A4), 14 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.107ns (requirement - (clock path skew + uncertainty - data path))
  Source:               jesd204b_rx4_init_i/gt3_rxresetfsm_i/wait_bypass_count_10 (FF)
  Destination:          jesd204b_rx4_init_i/gt3_rxresetfsm_i/wait_bypass_count_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.450ns (Levels of Logic = 2)
  Clock Path Skew:      0.343ns (0.909 - 0.566)
  Source Clock:         gt3_rxusrclk_i rising at 6.510ns
  Destination Clock:    gt3_rxusrclk_i rising at 6.510ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: jesd204b_rx4_init_i/gt3_rxresetfsm_i/wait_bypass_count_10 to jesd204b_rx4_init_i/gt3_rxresetfsm_i/wait_bypass_count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y50.CQ      Tcko                  0.141   jesd204b_rx4_init_i/gt3_rxresetfsm_i/wait_bypass_count<11>
                                                       jesd204b_rx4_init_i/gt3_rxresetfsm_i/wait_bypass_count_10
    SLICE_X38Y49.B6      net (fanout=4)        0.166   jesd204b_rx4_init_i/gt3_rxresetfsm_i/wait_bypass_count<10>
    SLICE_X38Y49.B       Tilo                  0.045   jesd204b_rx4_init_i/gt3_rxresetfsm_i/wait_bypass_count<0>
                                                       jesd204b_rx4_init_i/gt3_rxresetfsm_i/wait_bypass_count_0_rstpot1_SW0
    SLICE_X38Y49.A4      net (fanout=1)        0.144   N166
    SLICE_X38Y49.CLK     Tah         (-Th)     0.046   jesd204b_rx4_init_i/gt3_rxresetfsm_i/wait_bypass_count<0>
                                                       jesd204b_rx4_init_i/gt3_rxresetfsm_i/wait_bypass_count_0_rstpot1
                                                       jesd204b_rx4_init_i/gt3_rxresetfsm_i/wait_bypass_count_0
    -------------------------------------------------  ---------------------------
    Total                                      0.450ns (0.140ns logic, 0.310ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.228ns (requirement - (clock path skew + uncertainty - data path))
  Source:               jesd204b_rx4_init_i/gt3_rxresetfsm_i/wait_bypass_count_11 (FF)
  Destination:          jesd204b_rx4_init_i/gt3_rxresetfsm_i/wait_bypass_count_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.571ns (Levels of Logic = 2)
  Clock Path Skew:      0.343ns (0.909 - 0.566)
  Source Clock:         gt3_rxusrclk_i rising at 6.510ns
  Destination Clock:    gt3_rxusrclk_i rising at 6.510ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: jesd204b_rx4_init_i/gt3_rxresetfsm_i/wait_bypass_count_11 to jesd204b_rx4_init_i/gt3_rxresetfsm_i/wait_bypass_count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y50.DQ      Tcko                  0.141   jesd204b_rx4_init_i/gt3_rxresetfsm_i/wait_bypass_count<11>
                                                       jesd204b_rx4_init_i/gt3_rxresetfsm_i/wait_bypass_count_11
    SLICE_X38Y49.B4      net (fanout=4)        0.287   jesd204b_rx4_init_i/gt3_rxresetfsm_i/wait_bypass_count<11>
    SLICE_X38Y49.B       Tilo                  0.045   jesd204b_rx4_init_i/gt3_rxresetfsm_i/wait_bypass_count<0>
                                                       jesd204b_rx4_init_i/gt3_rxresetfsm_i/wait_bypass_count_0_rstpot1_SW0
    SLICE_X38Y49.A4      net (fanout=1)        0.144   N166
    SLICE_X38Y49.CLK     Tah         (-Th)     0.046   jesd204b_rx4_init_i/gt3_rxresetfsm_i/wait_bypass_count<0>
                                                       jesd204b_rx4_init_i/gt3_rxresetfsm_i/wait_bypass_count_0_rstpot1
                                                       jesd204b_rx4_init_i/gt3_rxresetfsm_i/wait_bypass_count_0
    -------------------------------------------------  ---------------------------
    Total                                      0.571ns (0.140ns logic, 0.431ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.312ns (requirement - (clock path skew + uncertainty - data path))
  Source:               jesd204b_rx4_init_i/gt3_rxresetfsm_i/wait_bypass_count_8 (FF)
  Destination:          jesd204b_rx4_init_i/gt3_rxresetfsm_i/wait_bypass_count_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.655ns (Levels of Logic = 3)
  Clock Path Skew:      0.343ns (0.909 - 0.566)
  Source Clock:         gt3_rxusrclk_i rising at 6.510ns
  Destination Clock:    gt3_rxusrclk_i rising at 6.510ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: jesd204b_rx4_init_i/gt3_rxresetfsm_i/wait_bypass_count_8 to jesd204b_rx4_init_i/gt3_rxresetfsm_i/wait_bypass_count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y50.AQ      Tcko                  0.141   jesd204b_rx4_init_i/gt3_rxresetfsm_i/wait_bypass_count<11>
                                                       jesd204b_rx4_init_i/gt3_rxresetfsm_i/wait_bypass_count_8
    SLICE_X37Y49.B5      net (fanout=2)        0.154   jesd204b_rx4_init_i/gt3_rxresetfsm_i/wait_bypass_count<8>
    SLICE_X37Y49.B       Tilo                  0.045   N158
                                                       jesd204b_rx4_init_i/gt3_rxresetfsm_i/_n02501
    SLICE_X38Y49.B5      net (fanout=3)        0.172   jesd204b_rx4_init_i/gt3_rxresetfsm_i/_n02501
    SLICE_X38Y49.B       Tilo                  0.045   jesd204b_rx4_init_i/gt3_rxresetfsm_i/wait_bypass_count<0>
                                                       jesd204b_rx4_init_i/gt3_rxresetfsm_i/wait_bypass_count_0_rstpot1_SW0
    SLICE_X38Y49.A4      net (fanout=1)        0.144   N166
    SLICE_X38Y49.CLK     Tah         (-Th)     0.046   jesd204b_rx4_init_i/gt3_rxresetfsm_i/wait_bypass_count<0>
                                                       jesd204b_rx4_init_i/gt3_rxresetfsm_i/wait_bypass_count_0_rstpot1
                                                       jesd204b_rx4_init_i/gt3_rxresetfsm_i/wait_bypass_count_0
    -------------------------------------------------  ---------------------------
    Total                                      0.655ns (0.185ns logic, 0.470ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------

Paths for end point jesd204b_rx4_init_i/gt3_rxresetfsm_i/time_out_wait_bypass (SLICE_X38Y48.C5), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.120ns (requirement - (clock path skew + uncertainty - data path))
  Source:               jesd204b_rx4_init_i/gt3_rxresetfsm_i/wait_bypass_count_8 (FF)
  Destination:          jesd204b_rx4_init_i/gt3_rxresetfsm_i/time_out_wait_bypass (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.463ns (Levels of Logic = 2)
  Clock Path Skew:      0.343ns (0.909 - 0.566)
  Source Clock:         gt3_rxusrclk_i rising at 6.510ns
  Destination Clock:    gt3_rxusrclk_i rising at 6.510ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: jesd204b_rx4_init_i/gt3_rxresetfsm_i/wait_bypass_count_8 to jesd204b_rx4_init_i/gt3_rxresetfsm_i/time_out_wait_bypass
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y50.AQ      Tcko                  0.141   jesd204b_rx4_init_i/gt3_rxresetfsm_i/wait_bypass_count<11>
                                                       jesd204b_rx4_init_i/gt3_rxresetfsm_i/wait_bypass_count_8
    SLICE_X37Y49.B5      net (fanout=2)        0.154   jesd204b_rx4_init_i/gt3_rxresetfsm_i/wait_bypass_count<8>
    SLICE_X37Y49.B       Tilo                  0.045   N158
                                                       jesd204b_rx4_init_i/gt3_rxresetfsm_i/_n02501
    SLICE_X38Y48.C5      net (fanout=3)        0.170   jesd204b_rx4_init_i/gt3_rxresetfsm_i/_n02501
    SLICE_X38Y48.CLK     Tah         (-Th)     0.047   jesd204b_rx4_init_i/gt3_rxresetfsm_i/time_out_wait_bypass
                                                       jesd204b_rx4_init_i/gt3_rxresetfsm_i/time_out_wait_bypass_rstpot
                                                       jesd204b_rx4_init_i/gt3_rxresetfsm_i/time_out_wait_bypass
    -------------------------------------------------  ---------------------------
    Total                                      0.463ns (0.139ns logic, 0.324ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.172ns (requirement - (clock path skew + uncertainty - data path))
  Source:               jesd204b_rx4_init_i/gt3_rxresetfsm_i/wait_bypass_count_9 (FF)
  Destination:          jesd204b_rx4_init_i/gt3_rxresetfsm_i/time_out_wait_bypass (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.515ns (Levels of Logic = 2)
  Clock Path Skew:      0.343ns (0.909 - 0.566)
  Source Clock:         gt3_rxusrclk_i rising at 6.510ns
  Destination Clock:    gt3_rxusrclk_i rising at 6.510ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: jesd204b_rx4_init_i/gt3_rxresetfsm_i/wait_bypass_count_9 to jesd204b_rx4_init_i/gt3_rxresetfsm_i/time_out_wait_bypass
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y50.BQ      Tcko                  0.141   jesd204b_rx4_init_i/gt3_rxresetfsm_i/wait_bypass_count<11>
                                                       jesd204b_rx4_init_i/gt3_rxresetfsm_i/wait_bypass_count_9
    SLICE_X37Y49.B4      net (fanout=2)        0.206   jesd204b_rx4_init_i/gt3_rxresetfsm_i/wait_bypass_count<9>
    SLICE_X37Y49.B       Tilo                  0.045   N158
                                                       jesd204b_rx4_init_i/gt3_rxresetfsm_i/_n02501
    SLICE_X38Y48.C5      net (fanout=3)        0.170   jesd204b_rx4_init_i/gt3_rxresetfsm_i/_n02501
    SLICE_X38Y48.CLK     Tah         (-Th)     0.047   jesd204b_rx4_init_i/gt3_rxresetfsm_i/time_out_wait_bypass
                                                       jesd204b_rx4_init_i/gt3_rxresetfsm_i/time_out_wait_bypass_rstpot
                                                       jesd204b_rx4_init_i/gt3_rxresetfsm_i/time_out_wait_bypass
    -------------------------------------------------  ---------------------------
    Total                                      0.515ns (0.139ns logic, 0.376ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.254ns (requirement - (clock path skew + uncertainty - data path))
  Source:               jesd204b_rx4_init_i/gt3_rxresetfsm_i/wait_bypass_count_12 (FF)
  Destination:          jesd204b_rx4_init_i/gt3_rxresetfsm_i/time_out_wait_bypass (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.597ns (Levels of Logic = 2)
  Clock Path Skew:      0.343ns (0.909 - 0.566)
  Source Clock:         gt3_rxusrclk_i rising at 6.510ns
  Destination Clock:    gt3_rxusrclk_i rising at 6.510ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: jesd204b_rx4_init_i/gt3_rxresetfsm_i/wait_bypass_count_12 to jesd204b_rx4_init_i/gt3_rxresetfsm_i/time_out_wait_bypass
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y51.AQ      Tcko                  0.141   jesd204b_rx4_init_i/gt3_rxresetfsm_i/wait_bypass_count<12>
                                                       jesd204b_rx4_init_i/gt3_rxresetfsm_i/wait_bypass_count_12
    SLICE_X37Y49.B3      net (fanout=2)        0.288   jesd204b_rx4_init_i/gt3_rxresetfsm_i/wait_bypass_count<12>
    SLICE_X37Y49.B       Tilo                  0.045   N158
                                                       jesd204b_rx4_init_i/gt3_rxresetfsm_i/_n02501
    SLICE_X38Y48.C5      net (fanout=3)        0.170   jesd204b_rx4_init_i/gt3_rxresetfsm_i/_n02501
    SLICE_X38Y48.CLK     Tah         (-Th)     0.047   jesd204b_rx4_init_i/gt3_rxresetfsm_i/time_out_wait_bypass
                                                       jesd204b_rx4_init_i/gt3_rxresetfsm_i/time_out_wait_bypass_rstpot
                                                       jesd204b_rx4_init_i/gt3_rxresetfsm_i/time_out_wait_bypass
    -------------------------------------------------  ---------------------------
    Total                                      0.597ns (0.139ns logic, 0.458ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gt3_rxusrclk_i = PERIOD TIMEGRP "gt3_rxusrclk_i" 6.51 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.480ns (period - min period limit)
  Period: 6.510ns
  Min period limit: 3.030ns (330.033MHz) (Tgtpper_RXUSRCLK)
  Physical resource: jesd204b_rx4_init_i/jesd204b_rx4_i/gt3_jesd204b_rx4_i/gtpe2_i/RXUSRCLK
  Logical resource: jesd204b_rx4_init_i/jesd204b_rx4_i/gt3_jesd204b_rx4_i/gtpe2_i/RXUSRCLK
  Location pin: GTPE2_CHANNEL_X0Y3.RXUSRCLK
  Clock network: gt3_rxusrclk_i
--------------------------------------------------------------------------------
Slack: 3.480ns (period - min period limit)
  Period: 6.510ns
  Min period limit: 3.030ns (330.033MHz) (Tgtpper_RXUSRCLK2)
  Physical resource: jesd204b_rx4_init_i/jesd204b_rx4_i/gt3_jesd204b_rx4_i/gtpe2_i/RXUSRCLK2
  Logical resource: jesd204b_rx4_init_i/jesd204b_rx4_i/gt3_jesd204b_rx4_i/gtpe2_i/RXUSRCLK2
  Location pin: GTPE2_CHANNEL_X0Y3.RXUSRCLK2
  Clock network: gt3_rxusrclk_i
--------------------------------------------------------------------------------
Slack: 4.802ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.510ns
  Low pulse: 3.255ns
  Low pulse limit: 0.854ns (Tmpw)
  Physical resource: gt3_frame_check/rx_data_r_track_81/CLK
  Logical resource: gt3_frame_check/Mshreg_rx_data_r_track_5/CLK
  Location pin: SLICE_X62Y60.CLK
  Clock network: gt3_rxusrclk_i
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock DRP_CLK_IN
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DRP_CLK_IN     |    4.033|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Q0_CLK0_GTREFCLK_PAD_N_IN
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
Q0_CLK0_GTREFCLK_PAD_N_IN|    3.254|         |         |         |
Q0_CLK0_GTREFCLK_PAD_P_IN|    3.254|         |         |         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Q0_CLK0_GTREFCLK_PAD_P_IN
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
Q0_CLK0_GTREFCLK_PAD_N_IN|    3.254|         |         |         |
Q0_CLK0_GTREFCLK_PAD_P_IN|    3.254|         |         |         |
-------------------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 12047 paths, 0 nets, and 4677 connections

Design statistics:
   Minimum period:   5.714ns{1}   (Maximum frequency: 175.009MHz)
   Maximum path delay from/to any node:   3.585ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Jan 31 14:31:48 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 948 MB



