/*
 * Copyright (c) Huawei Technologies Co., Ltd. 2012-2019. All rights reserved.
 * Description: function define
 * Author: image
 * Create: 2019-04-12
 */

#ifndef __HAL_VDP_REG_HIPP_SR_H__
#define __HAL_VDP_REG_HIPP_SR_H__

#include "hi_reg_vdp.h"

hi_void vdp_hipp_sr_setsren(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 sr_en);
hi_void vdp_hipp_sr_setoutresult(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 outresult);
hi_void vdp_hipp_sr_sethippsrckgten(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 hipp_sr_ck_gt_en);
hi_void vdp_hipp_sr_setscalemode(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 scale_mode);
hi_void vdp_hipp_sr_setdemoen(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 demo_en);
hi_void vdp_hipp_sr_setdemomode(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 demo_mode);
hi_void vdp_hipp_sr_setdemopos(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 demo_pos);
hi_void vdp_hipp_sr_setbicubicphase03(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 bicubic_phase03);
hi_void vdp_hipp_sr_setbicubicphase02(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 bicubic_phase02);
hi_void vdp_hipp_sr_setbicubicphase01(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 bicubic_phase01);
hi_void vdp_hipp_sr_setbicubicphase00(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 bicubic_phase00);
hi_void vdp_hipp_sr_setbicubicphase11(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 bicubic_phase11);
hi_void vdp_hipp_sr_setbicubicphase10(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 bicubic_phase10);
hi_void vdp_hipp_sr_setsaddiffthr2(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 sad_diff_thr2);
hi_void vdp_hipp_sr_setsaddiffthr1(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 sad_diff_thr1);
hi_void vdp_hipp_sr_setsaddiffweight2(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 sad_diff_weight2);
hi_void vdp_hipp_sr_setsaddiffweight1(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 sad_diff_weight1);
hi_void vdp_hipp_sr_setsaddiffslop(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 sad_diff_slop);
hi_void vdp_hipp_sr_setminsadratio(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 min_sad_ratio);
hi_void vdp_hipp_sr_setsndsaddiffthr2(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 snd_sad_diff_thr2);
hi_void vdp_hipp_sr_setsndsaddiffthr1(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 snd_sad_diff_thr1);
hi_void vdp_hipp_sr_setsndsaddiffweight2(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 snd_sad_diff_weight2);
hi_void vdp_hipp_sr_setsndsaddiffweight1(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 snd_sad_diff_weight1);
hi_void vdp_hipp_sr_setmatchweightclip(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 match_weight_clip);
hi_void vdp_hipp_sr_setblock6x6amendmode(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 block6x6_amend_mode);
hi_void vdp_hipp_sr_setsndsaddiffslop(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 snd_sad_diff_slop);
hi_void vdp_hipp_sr_setminsadadjustthr1(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 min_sad_adjust_thr1);
hi_void vdp_hipp_sr_setminsadadjustthr0(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 min_sad_adjust_thr0);
hi_void vdp_hipp_sr_setsumsadthr1(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 sum_sad_thr1);
hi_void vdp_hipp_sr_setsumsadweight2(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 sum_sad_weight2);
hi_void vdp_hipp_sr_setsumsadweight1(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 sum_sad_weight1);
hi_void vdp_hipp_sr_setsumsadslop(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 sum_sad_slop);
hi_void vdp_hipp_sr_setsumsadthr2(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 sum_sad_thr2);
hi_void vdp_hipp_sr_setminsadthr1(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 min_sad_thr1);
hi_void vdp_hipp_sr_setminsadweight2(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 min_sad_weight2);
hi_void vdp_hipp_sr_setminsadweight1(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 min_sad_weight1);
hi_void vdp_hipp_sr_setminsadslop(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 min_sad_slop);
hi_void vdp_hipp_sr_setminsadthr2(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 min_sad_thr2);
hi_void vdp_hipp_sr_setminsadgain(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 min_sad_gain);
hi_void vdp_hipp_sr_sethorvsadoffset(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 horv_sad_offset);
hi_void vdp_hipp_sr_setdiagsadlimitgain(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 diagsad_limitgain);
hi_void vdp_hipp_sr_setsadmononeibside0gain(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 sadmono_neib_side0_gain);
hi_void vdp_hipp_sr_setweightnongain(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 weight_non_gain);
hi_void vdp_hipp_sr_setsadcorrectgain(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 sad_correct_gain);
hi_void vdp_hipp_sr_setneibsadgain(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 neib_sad_gain);
hi_void vdp_hipp_sr_setweightlpfgain(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 weight_lpf_gain);
hi_void vdp_hipp_sr_sethorvsadgain(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 horv_sad_gain);
hi_void vdp_hipp_sr_setweightnonoffset(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 weight_non_offset);
hi_void vdp_hipp_sr_setsadmononeibside0maxgain(vdp_regs_type *vdp_reg, hi_u32 offset,
                                               hi_u32 sadmono_neib_side0_max_gain);
hi_void vdp_hipp_sr_setdiffsadweight(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 diff_sad_weight);
hi_void vdp_hipp_sr_setavgsadweight(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 avg_sad_weight);
hi_void vdp_hipp_sr_setneibdirweight(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 neib_dir_weight);
hi_void vdp_hipp_sr_setsadmononeibside1gain(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 sadmono_neib_side1_gain);
hi_void vdp_hipp_sr_sethvdirdiffthr(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 hvdirdiffthr);
hi_void vdp_hipp_sr_setmaxweightgain(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 maxweight_gain);
hi_void vdp_hipp_sr_setflatdetmode(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 flat_detmode);
hi_void vdp_hipp_sr_setflatcoringgain(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 flat_coring_gain);
hi_void vdp_hipp_sr_setminsadcoring(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 min_sad_coring);
hi_void vdp_hipp_sr_setsadmax3coring(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 sad_max3_coring);
hi_void vdp_hipp_sr_setsadmax1clip(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 sad_max1_clip);
hi_void vdp_hipp_sr_setangleadjen(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 angle_adj_en);
hi_void vdp_hipp_sr_setlowangdirweight(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 low_ang_dir_weight);
hi_void vdp_hipp_sr_sethighangdirweight(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 high_ang_dir_weight);
hi_void vdp_hipp_sr_setsadmax3thr2(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 sad_max3_thr2);
hi_void vdp_hipp_sr_setsadmax3thr1(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 sad_max3_thr1);
hi_void vdp_hipp_sr_setsadmax3thr0(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 sad_max3_thr0);
hi_void vdp_hipp_sr_setsadmax3adj0(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 sad_max3_adj0);
hi_void vdp_hipp_sr_setsadmax3k3(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 sad_max3_k3);
hi_void vdp_hipp_sr_setsadmax3k2(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 sad_max3_k2);
hi_void vdp_hipp_sr_setsadmax3k1(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 sad_max3_k1);
hi_void vdp_hipp_sr_setsadmax3k0(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 sad_max3_k0);
hi_void vdp_hipp_sr_setangdiffgain(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 ang_diff_gain);
hi_void vdp_hipp_sr_setangadjthr0(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 ang_adj_thr0);
hi_void vdp_hipp_sr_setweightadjclip(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 weight_adj_clip);
hi_void vdp_hipp_sr_setsadmax3adj2(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 sad_max3_adj2);
hi_void vdp_hipp_sr_setsadmax3adj1(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 sad_max3_adj1);
hi_void vdp_hipp_sr_setanglehamendthr1(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 angle_h_amend_thr1);
hi_void vdp_hipp_sr_setanglehamendweight2(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 angle_h_amend_weight2);
hi_void vdp_hipp_sr_setanglehamendweight1(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 angle_h_amend_weight1);
hi_void vdp_hipp_sr_setangadjthr1(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 ang_adj_thr1);
hi_void vdp_hipp_sr_setanglevamendweight2(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 angle_v_amend_weight2);
hi_void vdp_hipp_sr_setanglevamendweight1(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 angle_v_amend_weight1);
hi_void vdp_hipp_sr_setanglehamendslop(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 angle_h_amend_slop);
hi_void vdp_hipp_sr_setanglehamendthr2(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 angle_h_amend_thr2);
hi_void vdp_hipp_sr_setangrelamendweight1(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 ang_rel_amend_weight1);
hi_void vdp_hipp_sr_setanglevamendslop(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 angle_v_amend_slop);
hi_void vdp_hipp_sr_setanglevamendthr2(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 angle_v_amend_thr2);
hi_void vdp_hipp_sr_setanglevamendthr1(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 angle_v_amend_thr1);
hi_void vdp_hipp_sr_setangrelhamendweight1(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 ang_rel_h_amend_weight1);
hi_void vdp_hipp_sr_setangrelamendthr2(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 ang_rel_amend_thr2);
hi_void vdp_hipp_sr_setangrelamendthr1(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 ang_rel_amend_thr1);
hi_void vdp_hipp_sr_setangrelamendweight2(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 ang_rel_amend_weight2);
hi_void vdp_hipp_sr_setangrelhamendthr1(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 ang_rel_h_amend_thr1);
hi_void vdp_hipp_sr_setangrelhamendweight2(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 ang_rel_h_amend_weight2);
hi_void vdp_hipp_sr_setangrelamendslop(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 ang_rel_amend_slop);
hi_void vdp_hipp_sr_setangrelvamendweight1(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 ang_rel_v_amend_weight1);
hi_void vdp_hipp_sr_setangrelhamendslop(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 ang_rel_h_amend_slop);
hi_void vdp_hipp_sr_setangrelhamendthr2(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 ang_rel_h_amend_thr2);
hi_void vdp_hipp_sr_setangdiffthr(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 ang_diff_thr);
hi_void vdp_hipp_sr_setangrelvamendthr2(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 ang_rel_v_amend_thr2);
hi_void vdp_hipp_sr_setangrelvamendthr1(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 ang_rel_v_amend_thr1);
hi_void vdp_hipp_sr_setangrelvamendweight2(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 ang_rel_v_amend_weight2);
hi_void vdp_hipp_sr_setcfiltercoef00(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 cfilter_coef_00);
hi_void vdp_hipp_sr_setangleweight1(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 angle_weight1);
hi_void vdp_hipp_sr_setangrelvamendslop(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 ang_rel_v_amend_slop);
hi_void vdp_hipp_sr_setangleweight4(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 angle_weight4);
hi_void vdp_hipp_sr_setangleweight3(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 angle_weight3);
hi_void vdp_hipp_sr_setangleweight2(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 angle_weight2);
hi_void vdp_hipp_sr_setanglethr3(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 angle_thr3);
hi_void vdp_hipp_sr_setanglethr2(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 angle_thr2);
hi_void vdp_hipp_sr_setanglethr1(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 angle_thr1);
hi_void vdp_hipp_sr_setangleslop1(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 angle_slop1);
hi_void vdp_hipp_sr_setanglethr4(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 angle_thr4);
hi_void vdp_hipp_sr_setbpdiffweight1(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 bp_diff_weight1);
hi_void vdp_hipp_sr_setangleslop2(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 angle_slop2);
hi_void vdp_hipp_sr_setbpdiffthr2(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 bp_diff_thr2);
hi_void vdp_hipp_sr_setbpdiffthr1(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 bp_diff_thr1);
hi_void vdp_hipp_sr_setbpdiffweight2(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 bp_diff_weight2);
hi_void vdp_hipp_sr_setgradweight1(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 grad_weight1);
hi_void vdp_hipp_sr_setbpdiffslop(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 bp_diff_slop);
hi_void vdp_hipp_sr_setgradthr2(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 grad_thr2);
hi_void vdp_hipp_sr_setgradthr1(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 grad_thr1);
hi_void vdp_hipp_sr_setgradweight2(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 grad_weight2);
hi_void vdp_hipp_sr_setcfiltercoef01(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 cfilter_coef_01);
hi_void vdp_hipp_sr_setgradslop(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 grad_slop);
hi_void vdp_hipp_sr_setlamda1coring(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 lamda1_coring);
hi_void vdp_hipp_sr_setcfiltercoef11(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 cfilter_coef_11);
hi_void vdp_hipp_sr_setcfiltercoef10(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 cfilter_coef_10);
hi_void vdp_hipp_sr_setcfiltercoef03(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 cfilter_coef_03);
hi_void vdp_hipp_sr_setcfiltercoef02(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 cfilter_coef_02);
hi_void vdp_hipp_sr_setlamda1thr(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 lamda1_thr);
hi_void vdp_hipp_sr_setlamda1k2(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 lamda1_k2);
hi_void vdp_hipp_sr_setlamda1k1(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 lamda1_k1);
hi_void vdp_hipp_sr_setlamda1g1(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 lamda1_g1);
hi_void vdp_hipp_sr_setlamda2thr(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 lamda2_thr);
hi_void vdp_hipp_sr_setlamda2k2(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 lamda2_k2);
hi_void vdp_hipp_sr_setlamda2k1(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 lamda2_k1);
hi_void vdp_hipp_sr_setlamda2g1(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 lamda2_g1);
hi_void vdp_hipp_sr_setbisectionhsumthr1(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 bisection_hsum_thr1);
hi_void vdp_hipp_sr_setbisectionhsumthr0(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 bisection_hsum_thr0);
hi_void vdp_hipp_sr_setyfiltercoef02(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 yfilter_coef_02);
hi_void vdp_hipp_sr_setyfiltercoef01(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 yfilter_coef_01);
hi_void vdp_hipp_sr_setyfiltercoef00(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 yfilter_coef_00);
hi_void vdp_hipp_sr_setlamda2coring(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 lamda2_coring);
hi_void vdp_hipp_sr_setbisectionvsumthr2(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 bisection_vsum_thr2);
hi_void vdp_hipp_sr_setbisectionvsumthr1(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 bisection_vsum_thr1);
hi_void vdp_hipp_sr_setbisectionvsumthr0(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 bisection_vsum_thr0);
hi_void vdp_hipp_sr_setbisectionhsumthr2(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 bisection_hsum_thr2);
hi_void vdp_hipp_sr_setyfiltercoef11(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 yfilter_coef_11);
hi_void vdp_hipp_sr_setyfiltercoef10(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 yfilter_coef_10);
hi_void vdp_hipp_sr_setyfiltercoef03(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 yfilter_coef_03);
hi_void vdp_hipp_sr_setbisectionvcountthr(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 bisection_vcount_thr);
hi_void vdp_hipp_sr_setbisectionhcountthr(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 bisection_hcount_thr);
hi_void vdp_hipp_sr_setsr2dsrlsmoothdircoef(vdp_regs_type *vdp_reg, hi_u32 offset,
                                            hi_u32 sr_2dsr_l_smooth_dir_coef);
hi_void vdp_hipp_sr_setsr2dsrlsmoothnoncoef(vdp_regs_type *vdp_reg, hi_u32 offset,
                                            hi_u32 sr_2dsr_l_smooth_non_coef);
hi_void vdp_hipp_sr_setsr2dsrcdircoef(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 sr_2dsr_c_dir_coef);
hi_void vdp_hipp_sr_setsr2dsrcnoncoef(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 sr_2dsr_c_non_coef);
hi_void vdp_hipp_sr_setsr2dsrcoefdata(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 sr_2dsr_coef_data);
hi_void vdp_hipp_sr_setdbsrdemoen(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 dbsr_demo_en);
hi_void vdp_hipp_sr_setdbsrdemomode(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 dbsr_demo_mode);
hi_void vdp_hipp_sr_setgraphsoften(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 graph_soft_en);
hi_void vdp_hipp_sr_setparamode(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 para_mode);
hi_void vdp_hipp_sr_setwsumlmt(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 wsum_lmt);
hi_void vdp_hipp_sr_setfixiwendbsr(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 fix_iw_en_dbsr);
hi_void vdp_hipp_sr_setfixiwdbsr(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 fix_iw_dbsr);
hi_void vdp_hipp_sr_setcorekmagpdif(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 core_kmag_pdif);
hi_void vdp_hipp_sr_setcoremadpdif(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 core_mad_pdif);
hi_void vdp_hipp_sr_setkdifof(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 k_dif_of);
hi_void vdp_hipp_sr_setxconfw(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 x_confw);
hi_void vdp_hipp_sr_setkconfw(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 k_confw);
hi_void vdp_hipp_sr_setxofw(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 x_ofw);
hi_void vdp_hipp_sr_setkofw(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 k_ofw);
hi_void vdp_hipp_sr_setxpdifw(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 x_pdifw);
hi_void vdp_hipp_sr_setkpdifw(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 k_pdifw);
hi_void vdp_hipp_sr_setx1magdbw(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 x1_mag_dbw);
hi_void vdp_hipp_sr_setx0magdbw(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 x0_mag_dbw);
hi_void vdp_hipp_sr_setk1magdbw(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 k1_mag_dbw);
hi_void vdp_hipp_sr_setk0magdbw(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 k0_mag_dbw);
hi_void vdp_hipp_sr_setk2magdbw(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 k2_mag_dbw);
hi_void vdp_hipp_sr_setg2magdbw(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 g2_mag_dbw);
hi_void vdp_hipp_sr_setg1magdbw(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 g1_mag_dbw);
hi_void vdp_hipp_sr_setg0magdbw(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 g0_mag_dbw);
hi_void vdp_hipp_sr_setlmtconflst(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 lmt_conf_lst);
hi_void vdp_hipp_sr_setklmtconf0(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 k_lmt_conf0);
hi_void vdp_hipp_sr_setk1magkconf(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 k1_magk_conf);
hi_void vdp_hipp_sr_setg0magkconf(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 g0_magk_conf);
hi_void vdp_hipp_sr_setx0magkconf(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 x0_magk_conf);
hi_void vdp_hipp_sr_setk1magwconf(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 k1_magw_conf);
hi_void vdp_hipp_sr_setg0magwconf(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 g0_magw_conf);
hi_void vdp_hipp_sr_setx0magwconf(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 x0_magw_conf);
hi_void vdp_hipp_sr_setx1magdbwbld(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 x1_mag_dbw_bld);
hi_void vdp_hipp_sr_setx0magdbwbld(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 x0_mag_dbw_bld);
hi_void vdp_hipp_sr_setk1magdbwbld(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 k1_mag_dbw_bld);
hi_void vdp_hipp_sr_setk0magdbwbld(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 k0_mag_dbw_bld);
hi_void vdp_hipp_sr_setk2magdbwbld(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 k2_mag_dbw_bld);
hi_void vdp_hipp_sr_setg2magdbwbld(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 g2_mag_dbw_bld);
hi_void vdp_hipp_sr_setg1magdbwbld(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 g1_mag_dbw_bld);
hi_void vdp_hipp_sr_setg0magdbwbld(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 g0_mag_dbw_bld);
hi_void vdp_hipp_sr_setkbpdbwbld(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 k_bp_dbw_bld);
hi_void vdp_hipp_sr_setxbpdbwbld(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 x_bp_dbw_bld);
hi_void vdp_hipp_sr_setg1magdirwadj(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 g1_mag_dirw_adj);
hi_void vdp_hipp_sr_setk1magdirwadj(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 k1_mag_dirw_adj);
hi_void vdp_hipp_sr_setg0magdirwadj(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 g0_mag_dirw_adj);
hi_void vdp_hipp_sr_setx0magdirwadj(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 x0_mag_dirw_adj);
hi_void vdp_hipp_sr_setg1magsswadj(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 g1_mag_ssw_adj);
hi_void vdp_hipp_sr_setk1magsswadj(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 k1_mag_ssw_adj);
hi_void vdp_hipp_sr_setg0magsswadj(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 g0_mag_ssw_adj);
hi_void vdp_hipp_sr_setx0magsswadj(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 x0_mag_ssw_adj);
hi_void vdp_hipp_sr_setg1magsswkadj(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 g1_mag_ssw_kadj);
hi_void vdp_hipp_sr_setk1magsswkadj(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 k1_mag_ssw_kadj);
hi_void vdp_hipp_sr_setg0magsswkadj(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 g0_mag_ssw_kadj);
hi_void vdp_hipp_sr_setx0magsswkadj(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 x0_mag_ssw_kadj);
hi_void vdp_hipp_sr_setksswdirwadj(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 k_ssw_dirw_adj);
hi_void vdp_hipp_sr_setksswsswadj(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 k_ssw_ssw_adj);
hi_void vdp_hipp_sr_setxdbwsswadj(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 x_dbw_ssw_adj);
hi_void vdp_hipp_sr_setkminwdbwbld(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 k_minw_dbw_bld);
hi_void vdp_hipp_sr_setkidbwsswbld(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 k_idbw_ssw_bld);
hi_void vdp_hipp_sr_setxidbwsswbld(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 x_idbw_ssw_bld);
hi_void vdp_hipp_sr_setklpfbpdb(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 k_lpf_dp_db);
hi_void vdp_hipp_sr_setcoringbpdb(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 coring_dp_db);
hi_void vdp_hipp_sr_setksswbld(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 k_ssw_bld);
hi_void vdp_hipp_sr_setbsswbld(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 b_ssw_bld);
hi_void vdp_hipp_sr_setkdbwbld(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 k_dbw_bld);
hi_void vdp_hipp_sr_setbdbwbld(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 b_dbw_bld);
hi_void vdp_hipp_sr_setc0graph(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 c0_graph);
hi_void vdp_hipp_sr_setc1graph(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 c1_graph);
hi_void vdp_hipp_sr_setc0graphsplit(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 c0_graph_split);
hi_void vdp_hipp_sr_setc1graphsplit(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 c1_graph_split);
hi_void vdp_hipp_sr_setr0graph(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 r0_graph);
hi_void vdp_hipp_sr_setr1graph(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 r1_graph);
hi_void vdp_hipp_sr_setdifth0graph(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 difth0_graph);
hi_void vdp_hipp_sr_setdifth1graph(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 difth1_graph);
hi_void vdp_hipp_sr_setdifth2graph(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 difth2_graph);
hi_void vdp_hipp_sr_setdifth3graph(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 difth3_graph);
hi_void vdp_hipp_sr_setcorek1graph(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 corek1_graph);
hi_void vdp_hipp_sr_setcorek2graph(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 corek2_graph);
hi_void vdp_hipp_sr_setcorek3graph(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 corek3_graph);
hi_void vdp_hipp_sr_setx0kkgraph(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 x0_kk_graph);
hi_void vdp_hipp_sr_setx1kkgraph(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 x1_kk_graph);
hi_void vdp_hipp_sr_setx2kkgraph(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 x2_kk_graph);
hi_void vdp_hipp_sr_setg1kkgraph(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 g1_kk_graph);
hi_void vdp_hipp_sr_setg2kkgraph(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 g2_kk_graph);
hi_void vdp_hipp_sr_setg0kkgraph(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 g0_kk_graph);
hi_void vdp_hipp_sr_setk3kkgraph(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 k3_kk_graph);
hi_void vdp_hipp_sr_setg3kkgraph(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 g3_kk_graph);
hi_void vdp_hipp_sr_setk1kkgraph(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 k1_kk_graph);
hi_void vdp_hipp_sr_setk2kkgraph(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 k2_kk_graph);
hi_void vdp_hipp_sr_setk1graph(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 k1_graph);
hi_void vdp_hipp_sr_setk2graph(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 k2_graph);
hi_void vdp_hipp_sr_setk3graph(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 k3_graph);
hi_void vdp_hipp_sr_setwgraph(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 w_graph);
hi_void vdp_hipp_sr_setdbsrbicubicphase03(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 dbsr_bicubic_phase03);
hi_void vdp_hipp_sr_setdbsrbicubicphase02(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 dbsr_bicubic_phase02);
hi_void vdp_hipp_sr_setdbsrbicubicphase01(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 dbsr_bicubic_phase01);
hi_void vdp_hipp_sr_setdbsrbicubicphase00(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 dbsr_bicubic_phase00);
hi_void vdp_hipp_sr_setdbsrbicubicphase13(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 dbsr_bicubic_phase13);
hi_void vdp_hipp_sr_setdbsrbicubicphase12(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 dbsr_bicubic_phase12);
hi_void vdp_hipp_sr_setdbsrbicubicphase11(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 dbsr_bicubic_phase11);
hi_void vdp_hipp_sr_setdbsrbicubicphase10(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 dbsr_bicubic_phase10);
hi_void vdp_hipp_sr_setopdstdneed(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 o_pdst_dneed);
hi_void vdp_hipp_sr_setopdstdrdy(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 o_pdst_drdy);
hi_void vdp_hipp_sr_setiplrydneed(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 i_plry_dneed);
hi_void vdp_hipp_sr_setiplrydrdy(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 i_plry_drdy);
hi_void vdp_hipp_sr_setipsrcylowdneed(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 i_psrcy_low_dneed);
hi_void vdp_hipp_sr_setipsrcylowdrdy(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 i_psrcy_low_drdy);
hi_void vdp_hipp_sr_setipsrcyhighdneed(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 i_psrcy_high_dneed);
hi_void vdp_hipp_sr_setipsrcyhighdrdy(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 i_psrcy_high_drdy);
hi_void vdp_hipp_sr_setwgtavgcnty(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 wgt_avg_cnt_y);
hi_void vdp_hipp_sr_setwgtavgcntx(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 wgt_avg_cnt_x);
hi_void vdp_hipp_sr_setdbsrparacoefdata(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 dbsr_para_coef_data);
hi_void vdp_hipp_sr_setosrcdneed(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 o_sr_c_dneed);
hi_void vdp_hipp_sr_setosrcdrdy(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 o_sr_c_drdy);
hi_void vdp_hipp_sr_setosrydneed(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 o_sr_y_dneed);
hi_void vdp_hipp_sr_setosrydrdy(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 o_sr_y_drdy);
hi_void vdp_hipp_sr_seticlmcdneed(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 i_clm_c_dneed);
hi_void vdp_hipp_sr_seticlmcdrdy(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 i_clm_c_drdy);
hi_void vdp_hipp_sr_seticlmydneed(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 i_clm_y_dneed);
hi_void vdp_hipp_sr_seticlmydrdy(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 i_clm_y_drdy);
hi_void vdp_hipp_sr_setosrycnty(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 o_sr_y_cnt_y);
hi_void vdp_hipp_sr_setosrycntx(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 o_sr_y_cnt_x);
hi_void vdp_hipp_sr_setosrccnty(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 o_sr_c_cnt_y);
hi_void vdp_hipp_sr_setosrccntx(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 o_sr_c_cnt_x);
hi_void vdp_hipp_sr_setwgraphrtl(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 w_graph_rtl);
hi_void vdp_hipp_sr_setdifstatraw0(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 difstat_raw0);
hi_void vdp_hipp_sr_setdifstatraw1(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 difstat_raw1);
hi_void vdp_hipp_sr_setdifstatraw2(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 difstat_raw2);
hi_void vdp_hipp_sr_setdifstatraw3(vdp_regs_type *vdp_reg, hi_u32 offset, hi_u32 difstat_raw3);

#endif

