
*** Running vivado
    with args -log vga_disp.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source vga_disp.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source vga_disp.tcl -notrace
Command: link_design -top vga_disp -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'f:/COD/lab4/disp/disp.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk'
INFO: [Netlist 29-17] Analyzing 679 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'vga_disp' is not ideal for floorplanning, since the cellview 'vga_data_gen' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [f:/COD/lab4/disp/disp.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk/inst'
Finished Parsing XDC File [f:/COD/lab4/disp/disp.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk/inst'
Parsing XDC File [f:/COD/lab4/disp/disp.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [f:/COD/lab4/disp/disp.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [f:/COD/lab4/disp/disp.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1202.891 ; gain = 571.328
Finished Parsing XDC File [f:/COD/lab4/disp/disp.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk/inst'
Parsing XDC File [F:/COD/lab4/disp/disp.srcs/constrs_1/new/cons.xdc]
WARNING: [Vivado 12-584] No ports matched 'bird'. [F:/COD/lab4/disp/disp.srcs/constrs_1/new/cons.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/COD/lab4/disp/disp.srcs/constrs_1/new/cons.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched '<L/an[7]_i_5>'. [F:/COD/lab4/disp/disp.srcs/constrs_1/new/cons.xdc:252]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells {<L/an[7]_i_5>}]'. [F:/COD/lab4/disp/disp.srcs/constrs_1/new/cons.xdc:252]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/COD/lab4/disp/disp.srcs/constrs_1/new/cons.xdc:252]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched '<L/an[7]_i_10>'. [F:/COD/lab4/disp/disp.srcs/constrs_1/new/cons.xdc:253]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells {<L/an[7]_i_10>}]'. [F:/COD/lab4/disp/disp.srcs/constrs_1/new/cons.xdc:253]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/COD/lab4/disp/disp.srcs/constrs_1/new/cons.xdc:253]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched '<L/an[7]_i_11>'. [F:/COD/lab4/disp/disp.srcs/constrs_1/new/cons.xdc:254]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells {<L/an[7]_i_11>}]'. [F:/COD/lab4/disp/disp.srcs/constrs_1/new/cons.xdc:254]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/COD/lab4/disp/disp.srcs/constrs_1/new/cons.xdc:254]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched '<L/an[7]_i_24>'. [F:/COD/lab4/disp/disp.srcs/constrs_1/new/cons.xdc:255]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells {<L/an[7]_i_24>}]'. [F:/COD/lab4/disp/disp.srcs/constrs_1/new/cons.xdc:255]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/COD/lab4/disp/disp.srcs/constrs_1/new/cons.xdc:255]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched '<L/an[7]_i_25>'. [F:/COD/lab4/disp/disp.srcs/constrs_1/new/cons.xdc:256]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells {<L/an[7]_i_25>}]'. [F:/COD/lab4/disp/disp.srcs/constrs_1/new/cons.xdc:256]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/COD/lab4/disp/disp.srcs/constrs_1/new/cons.xdc:256]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched '<L/an[7]_i_46>'. [F:/COD/lab4/disp/disp.srcs/constrs_1/new/cons.xdc:257]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells {<L/an[7]_i_46>}]'. [F:/COD/lab4/disp/disp.srcs/constrs_1/new/cons.xdc:257]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/COD/lab4/disp/disp.srcs/constrs_1/new/cons.xdc:257]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched '<L/an[7]_i_47>'. [F:/COD/lab4/disp/disp.srcs/constrs_1/new/cons.xdc:258]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells {<L/an[7]_i_47>}]'. [F:/COD/lab4/disp/disp.srcs/constrs_1/new/cons.xdc:258]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/COD/lab4/disp/disp.srcs/constrs_1/new/cons.xdc:258]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched '<L/an[7]_i_48>'. [F:/COD/lab4/disp/disp.srcs/constrs_1/new/cons.xdc:259]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells {<L/an[7]_i_48>}]'. [F:/COD/lab4/disp/disp.srcs/constrs_1/new/cons.xdc:259]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/COD/lab4/disp/disp.srcs/constrs_1/new/cons.xdc:259]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched '<L/an[7]_i_57>'. [F:/COD/lab4/disp/disp.srcs/constrs_1/new/cons.xdc:260]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells {<L/an[7]_i_57>}]'. [F:/COD/lab4/disp/disp.srcs/constrs_1/new/cons.xdc:260]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/COD/lab4/disp/disp.srcs/constrs_1/new/cons.xdc:260]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched '<L/seg[2]_i_3>'. [F:/COD/lab4/disp/disp.srcs/constrs_1/new/cons.xdc:261]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells {<L/seg[2]_i_3>}]'. [F:/COD/lab4/disp/disp.srcs/constrs_1/new/cons.xdc:261]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/COD/lab4/disp/disp.srcs/constrs_1/new/cons.xdc:261]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched '<L/seg[2]_i_6>'. [F:/COD/lab4/disp/disp.srcs/constrs_1/new/cons.xdc:262]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells {<L/seg[2]_i_6>}]'. [F:/COD/lab4/disp/disp.srcs/constrs_1/new/cons.xdc:262]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/COD/lab4/disp/disp.srcs/constrs_1/new/cons.xdc:262]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched '<L/seg[2]_i_7>'. [F:/COD/lab4/disp/disp.srcs/constrs_1/new/cons.xdc:263]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells {<L/seg[2]_i_7>}]'. [F:/COD/lab4/disp/disp.srcs/constrs_1/new/cons.xdc:263]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/COD/lab4/disp/disp.srcs/constrs_1/new/cons.xdc:263]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched '<L/seg[2]_i_8>'. [F:/COD/lab4/disp/disp.srcs/constrs_1/new/cons.xdc:264]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells {<L/seg[2]_i_8>}]'. [F:/COD/lab4/disp/disp.srcs/constrs_1/new/cons.xdc:264]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/COD/lab4/disp/disp.srcs/constrs_1/new/cons.xdc:264]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [F:/COD/lab4/disp/disp.srcs/constrs_1/new/cons.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

10 Infos, 28 Warnings, 14 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 1202.891 ; gain = 923.980
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1202.891 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 2135c36f1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.282 . Memory (MB): peak = 1218.859 ; gain = 15.969

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 19455328f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.698 . Memory (MB): peak = 1218.859 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1daf34587

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.846 . Memory (MB): peak = 1218.859 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1502f7263

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1218.859 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1502f7263

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1218.859 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1dead313d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1218.859 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1dead313d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1218.859 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1218.859 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1dead313d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1218.859 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1dead313d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 1218.859 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1dead313d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1218.859 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 28 Warnings, 14 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
Writing placer database...
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 1218.859 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'F:/COD/lab4/disp/disp.runs/impl_1/vga_disp_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file vga_disp_drc_opted.rpt -pb vga_disp_drc_opted.pb -rpx vga_disp_drc_opted.rpx
Command: report_drc -file vga_disp_drc_opted.rpt -pb vga_disp_drc_opted.pb -rpx vga_disp_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file F:/COD/lab4/disp/disp.runs/impl_1/vga_disp_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1218.859 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 10f232e95

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.154 . Memory (MB): peak = 1218.859 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1218.859 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 129a6a2ae

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1218.859 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1cd0dbe8f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1218.859 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1cd0dbe8f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1218.859 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1cd0dbe8f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1218.859 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 20961085f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1218.859 ; gain = 0.000

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1218.859 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 16cd5d2cf

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1218.859 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1a093445f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1218.859 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1a093445f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1218.859 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1c45bcccf

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1218.859 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1a4369ec3

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1218.859 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1a4369ec3

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1218.859 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1c8a56815

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1218.859 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1be6ece24

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1218.859 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1be6ece24

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1218.859 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1be6ece24

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1218.859 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 204a8882d

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 204a8882d

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1231.363 ; gain = 12.504
INFO: [Place 30-746] Post Placement Timing Summary WNS=5.654. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1da038399

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1231.363 ; gain = 12.504
Phase 4.1 Post Commit Optimization | Checksum: 1da038399

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1231.363 ; gain = 12.504

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1da038399

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1231.363 ; gain = 12.504

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1da038399

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1231.363 ; gain = 12.504

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1a202fc86

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1231.363 ; gain = 12.504
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1a202fc86

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1231.363 ; gain = 12.504
Ending Placer Task | Checksum: 171f06a7a

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1231.363 ; gain = 12.504
INFO: [Common 17-83] Releasing license: Implementation
47 Infos, 28 Warnings, 14 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1231.363 ; gain = 12.504
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.408 . Memory (MB): peak = 1238.938 ; gain = 7.574
INFO: [Common 17-1381] The checkpoint 'F:/COD/lab4/disp/disp.runs/impl_1/vga_disp_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file vga_disp_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.087 . Memory (MB): peak = 1238.938 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file vga_disp_utilization_placed.rpt -pb vga_disp_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 1238.938 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file vga_disp_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1238.938 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: e619b422 ConstDB: 0 ShapeSum: 8bd6b658 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 92de54f2

Time (s): cpu = 00:00:33 ; elapsed = 00:00:30 . Memory (MB): peak = 1361.520 ; gain = 122.582
Post Restoration Checksum: NetGraph: 824eb6aa NumContArr: 108f9e48 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 92de54f2

Time (s): cpu = 00:00:34 ; elapsed = 00:00:31 . Memory (MB): peak = 1361.520 ; gain = 122.582

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 92de54f2

Time (s): cpu = 00:00:34 ; elapsed = 00:00:31 . Memory (MB): peak = 1366.938 ; gain = 128.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 92de54f2

Time (s): cpu = 00:00:34 ; elapsed = 00:00:31 . Memory (MB): peak = 1366.938 ; gain = 128.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 129a71b19

Time (s): cpu = 00:00:35 ; elapsed = 00:00:32 . Memory (MB): peak = 1390.531 ; gain = 151.594
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.856  | TNS=0.000  | WHS=-0.090 | THS=-3.802 |

Phase 2 Router Initialization | Checksum: 1be22dd54

Time (s): cpu = 00:00:36 ; elapsed = 00:00:32 . Memory (MB): peak = 1390.531 ; gain = 151.594

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 15347a818

Time (s): cpu = 00:00:37 ; elapsed = 00:00:33 . Memory (MB): peak = 1390.531 ; gain = 151.594

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 546
 Number of Nodes with overlaps = 87
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.450  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 54a1c5d0

Time (s): cpu = 00:00:40 ; elapsed = 00:00:35 . Memory (MB): peak = 1390.531 ; gain = 151.594

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.450  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 94d69621

Time (s): cpu = 00:00:40 ; elapsed = 00:00:35 . Memory (MB): peak = 1390.531 ; gain = 151.594
Phase 4 Rip-up And Reroute | Checksum: 94d69621

Time (s): cpu = 00:00:41 ; elapsed = 00:00:35 . Memory (MB): peak = 1390.531 ; gain = 151.594

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 94d69621

Time (s): cpu = 00:00:41 ; elapsed = 00:00:35 . Memory (MB): peak = 1390.531 ; gain = 151.594

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 94d69621

Time (s): cpu = 00:00:41 ; elapsed = 00:00:35 . Memory (MB): peak = 1390.531 ; gain = 151.594
Phase 5 Delay and Skew Optimization | Checksum: 94d69621

Time (s): cpu = 00:00:41 ; elapsed = 00:00:35 . Memory (MB): peak = 1390.531 ; gain = 151.594

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 13658cea2

Time (s): cpu = 00:00:41 ; elapsed = 00:00:35 . Memory (MB): peak = 1390.531 ; gain = 151.594
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.457  | TNS=0.000  | WHS=0.130  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 13658cea2

Time (s): cpu = 00:00:41 ; elapsed = 00:00:35 . Memory (MB): peak = 1390.531 ; gain = 151.594
Phase 6 Post Hold Fix | Checksum: 13658cea2

Time (s): cpu = 00:00:41 ; elapsed = 00:00:35 . Memory (MB): peak = 1390.531 ; gain = 151.594

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.574183 %
  Global Horizontal Routing Utilization  = 0.813583 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: a255ee06

Time (s): cpu = 00:00:41 ; elapsed = 00:00:35 . Memory (MB): peak = 1390.531 ; gain = 151.594

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: a255ee06

Time (s): cpu = 00:00:41 ; elapsed = 00:00:35 . Memory (MB): peak = 1390.531 ; gain = 151.594

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 16341edd5

Time (s): cpu = 00:00:41 ; elapsed = 00:00:36 . Memory (MB): peak = 1390.531 ; gain = 151.594

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.457  | TNS=0.000  | WHS=0.130  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 16341edd5

Time (s): cpu = 00:00:41 ; elapsed = 00:00:36 . Memory (MB): peak = 1390.531 ; gain = 151.594
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:41 ; elapsed = 00:00:36 . Memory (MB): peak = 1390.531 ; gain = 151.594

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
65 Infos, 28 Warnings, 14 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:37 . Memory (MB): peak = 1390.531 ; gain = 151.594
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.480 . Memory (MB): peak = 1390.531 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'F:/COD/lab4/disp/disp.runs/impl_1/vga_disp_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file vga_disp_drc_routed.rpt -pb vga_disp_drc_routed.pb -rpx vga_disp_drc_routed.rpx
Command: report_drc -file vga_disp_drc_routed.rpt -pb vga_disp_drc_routed.pb -rpx vga_disp_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file F:/COD/lab4/disp/disp.runs/impl_1/vga_disp_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file vga_disp_methodology_drc_routed.rpt -pb vga_disp_methodology_drc_routed.pb -rpx vga_disp_methodology_drc_routed.rpx
Command: report_methodology -file vga_disp_methodology_drc_routed.rpt -pb vga_disp_methodology_drc_routed.pb -rpx vga_disp_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file F:/COD/lab4/disp/disp.runs/impl_1/vga_disp_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file vga_disp_power_routed.rpt -pb vga_disp_power_summary_routed.pb -rpx vga_disp_power_routed.rpx
Command: report_power -file vga_disp_power_routed.rpt -pb vga_disp_power_summary_routed.pb -rpx vga_disp_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
77 Infos, 28 Warnings, 14 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file vga_disp_route_status.rpt -pb vga_disp_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file vga_disp_timing_summary_routed.rpt -pb vga_disp_timing_summary_routed.pb -rpx vga_disp_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file vga_disp_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file vga_disp_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file vga_disp_bus_skew_routed.rpt -pb vga_disp_bus_skew_routed.pb -rpx vga_disp_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force vga_disp.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./vga_disp.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
95 Infos, 29 Warnings, 14 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1849.980 ; gain = 442.234
INFO: [Common 17-206] Exiting Vivado at Tue Apr 23 16:43:03 2019...
