/******************************************************************************
 *  Copyright (C) 2017 Broadcom. The term "Broadcom" refers to Broadcom Limited and/or its subsidiaries.
 *
 *  This program is the proprietary software of Broadcom and/or its licensors,
 *  and may only be used, duplicated, modified or distributed pursuant to the terms and
 *  conditions of a separate, written license agreement executed between you and Broadcom
 *  (an "Authorized License").  Except as set forth in an Authorized License, Broadcom grants
 *  no license (express or implied), right to use, or waiver of any kind with respect to the
 *  Software, and Broadcom expressly reserves all rights in and to the Software and all
 *  intellectual property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 *  HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 *  NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 *  Except as expressly set forth in the Authorized License,
 *
 *  1.     This program, including its structure, sequence and organization, constitutes the valuable trade
 *  secrets of Broadcom, and you shall use all reasonable efforts to protect the confidentiality thereof,
 *  and to use this information only in connection with your use of Broadcom integrated circuit products.
 *
 *  2.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *  AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *  WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO
 *  THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED WARRANTIES
 *  OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE,
 *  LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION
 *  OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING OUT OF
 *  USE OR PERFORMANCE OF THE SOFTWARE.
 *
 *  3.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *  LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT, OR
 *  EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO YOUR
 *  USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN ADVISED OF
 *  THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS OF THE AMOUNT
 *  ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER IS GREATER. THESE
 *  LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF ESSENTIAL PURPOSE OF
 *  ANY LIMITED REMEDY.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 * The launch point for all information concerning RDB is found at:
 *   http://bcgbu.broadcom.com/RDB/SitePages/Home.aspx
 *
 * Date:           Generated on               Thu Apr 13 10:09:32 2017
 *                 Full Compile MD5 Checksum  7f180d7646477bba2bae1a701efd9ef5
 *                     (minus title and desc)
 *                 MD5 Checksum               a2a4a53aa20c0c2f46073b879159b85d
 *
 * lock_release:   n/a
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     1395
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *                 Script Source              tools/dvtsw/current/Linux/combo_header.pl
 *                 DVTSWVER                   LOCAL tools/dvtsw/current/Linux/combo_header.pl
 *
 *
********************************************************************************/

#ifndef BCHP_V3D_TFU_H__
#define BCHP_V3D_TFU_H__

/***************************************************************************
 *V3D_TFU
 ***************************************************************************/
#define BCHP_V3D_TFU_CS                          0x01704400 /* [RW][32] TFU Control and Status */
#define BCHP_V3D_TFU_SU                          0x01704404 /* [RW][32] TFU Setup */
#define BCHP_V3D_TFU_ICFG                        0x01704408 /* [RW][32] TFU Image Configuration */
#define BCHP_V3D_TFU_IIA                         0x0170440c /* [RW][32] TFU Input Image Address */
#define BCHP_V3D_TFU_ICA                         0x01704410 /* [RW][32] TFU Chroma Input Image Address */
#define BCHP_V3D_TFU_IIS                         0x01704414 /* [RW][32] TFU Input Image Stride */
#define BCHP_V3D_TFU_IUA                         0x01704418 /* [RW][32] TFU Input Image U-Plane Address */
#define BCHP_V3D_TFU_IOA                         0x0170441c /* [RW][32] TFU Output Image Address */
#define BCHP_V3D_TFU_IOS                         0x01704420 /* [RW][32] TFU Image Output Size */
#define BCHP_V3D_TFU_COEF0                       0x01704424 /* [RW][32] TFU YUV Coefficient 0 */
#define BCHP_V3D_TFU_COEF1                       0x01704428 /* [RW][32] TFU YUV Coefficient 1 */
#define BCHP_V3D_TFU_COEF2                       0x0170442c /* [RW][32] TFU YUV Coefficient 2 */
#define BCHP_V3D_TFU_COEF3                       0x01704430 /* [RW][32] TFU YUV Coefficient 3 */
#define BCHP_V3D_TFU_CRC                         0x01704434 /* [RO][32] TFU CRC Result */
#define BCHP_V3D_TFU_INT_STS                     0x01704438 /* [RO][32] V3D Interrupt Status */
#define BCHP_V3D_TFU_INT_SET                     0x0170443c /* [WO][32] V3D Interrupt Set */
#define BCHP_V3D_TFU_INT_CLR                     0x01704440 /* [WO][32] V3D Interrupt Clear */
#define BCHP_V3D_TFU_INT_MSK_STS                 0x01704444 /* [RO][32] V3D Interrupt Mask Status */
#define BCHP_V3D_TFU_INT_MSK_SET                 0x01704448 /* [WO][32] V3D Interrupt Mask Set */
#define BCHP_V3D_TFU_INT_MSK_CLR                 0x0170444c /* [WO][32] V3D Interrupt Mask Clear */
#define BCHP_V3D_TFU_INT_STS_PCI                 0x01704450 /* [RO][32] Duplicate TFU Interrupt Status, reads 0 when BCG_TFUINT in IDENT2 in V3D core is 0 */
#define BCHP_V3D_TFU_INT_SET_PCI                 0x01704454 /* [WO][32] Duplicate TFU Interrupt Set, write has no effect when BCG_TFUINT in IDENT2 in V3D core is 0 */
#define BCHP_V3D_TFU_INT_CLR_PCI                 0x01704458 /* [WO][32] Duplicate TFU Interrupt Clear, write has no effect when BCG_TFUINT in IDENT2 in V3D core is 0 */
#define BCHP_V3D_TFU_INT_MSK_STS_PCI             0x0170445c /* [RO][32] Duplicate TFU Interrupt Mask Status, reads 0 when BCG_TFUINT in IDENT2 in V3D core is 0 */
#define BCHP_V3D_TFU_INT_MSK_SET_PCI             0x01704460 /* [WO][32] Duplicate TFU Interrupt Mask Set, write has no effect when BCG_TFUINT in IDENT2 in V3D core is 0 */
#define BCHP_V3D_TFU_INT_MSK_CLR_PCI             0x01704464 /* [WO][32] Duplicate TFU Interrupt Mask Clear, write has noeffect when BCG_TFUINT in IDENT2 in V3D core is 0 */
#define BCHP_V3D_TFU_SYNC                        0x01704468 /* [RW][32] TFU Job Sync */
#define BCHP_V3D_TFU_CCCS                        0x01704470 /* [RW][32] Cycle Count Control and Status */
#define BCHP_V3D_TFU_CCNTLO                      0x01704474 /* [RW][32] Cycle Count Low Value */
#define BCHP_V3D_TFU_CCNTHI                      0x01704478 /* [RW][32] Cycle Count High Value */
#define BCHP_V3D_TFU_SCCLO                       0x01704480 /* [RO][32] Captured TFU Conversion Start Cycle Count Low Value */
#define BCHP_V3D_TFU_SCCHI                       0x01704484 /* [RO][32] Captured TFU Conversion Start Cycle Count High Value */
#define BCHP_V3D_TFU_ECCLO                       0x01704488 /* [RO][32] Captured TFU Conversion End Cycle Count Low Value */
#define BCHP_V3D_TFU_ECCHI                       0x0170448c /* [RO][32] Captured TFU Conversion End Cycle Count High Value */

/***************************************************************************
 *CS - TFU Control and Status
 ***************************************************************************/
/* V3D_TFU :: CS :: TFURST [31:31] */
#define BCHP_V3D_TFU_CS_TFURST_MASK                                0x80000000
#define BCHP_V3D_TFU_CS_TFURST_SHIFT                               31
#define BCHP_V3D_TFU_CS_TFURST_DEFAULT                             0x00000000

/* V3D_TFU :: CS :: reserved0 [30:24] */
#define BCHP_V3D_TFU_CS_reserved0_MASK                             0x7f000000
#define BCHP_V3D_TFU_CS_reserved0_SHIFT                            24

/* V3D_TFU :: CS :: CVTCT [23:16] */
#define BCHP_V3D_TFU_CS_CVTCT_MASK                                 0x00ff0000
#define BCHP_V3D_TFU_CS_CVTCT_SHIFT                                16
#define BCHP_V3D_TFU_CS_CVTCT_DEFAULT                              0x00000000

/* V3D_TFU :: CS :: reserved1 [15:14] */
#define BCHP_V3D_TFU_CS_reserved1_MASK                             0x0000c000
#define BCHP_V3D_TFU_CS_reserved1_SHIFT                            14

/* V3D_TFU :: CS :: NFREE [13:08] */
#define BCHP_V3D_TFU_CS_NFREE_MASK                                 0x00003f00
#define BCHP_V3D_TFU_CS_NFREE_SHIFT                                8
#define BCHP_V3D_TFU_CS_NFREE_DEFAULT                              0x00000020

/* V3D_TFU :: CS :: reserved2 [07:01] */
#define BCHP_V3D_TFU_CS_reserved2_MASK                             0x000000fe
#define BCHP_V3D_TFU_CS_reserved2_SHIFT                            1

/* V3D_TFU :: CS :: BUSY [00:00] */
#define BCHP_V3D_TFU_CS_BUSY_MASK                                  0x00000001
#define BCHP_V3D_TFU_CS_BUSY_SHIFT                                 0
#define BCHP_V3D_TFU_CS_BUSY_DEFAULT                               0x00000000

/***************************************************************************
 *SU - TFU Setup
 ***************************************************************************/
/* V3D_TFU :: SU :: reserved0 [31:14] */
#define BCHP_V3D_TFU_SU_reserved0_MASK                             0xffffc000
#define BCHP_V3D_TFU_SU_reserved0_SHIFT                            14

/* V3D_TFU :: SU :: FINTTHR [13:08] */
#define BCHP_V3D_TFU_SU_FINTTHR_MASK                               0x00003f00
#define BCHP_V3D_TFU_SU_FINTTHR_SHIFT                              8
#define BCHP_V3D_TFU_SU_FINTTHR_DEFAULT                            0x00000000

/* V3D_TFU :: SU :: reserved1 [07:05] */
#define BCHP_V3D_TFU_SU_reserved1_MASK                             0x000000e0
#define BCHP_V3D_TFU_SU_reserved1_SHIFT                            5

/* V3D_TFU :: SU :: CRCCHAIN [04:04] */
#define BCHP_V3D_TFU_SU_CRCCHAIN_MASK                              0x00000010
#define BCHP_V3D_TFU_SU_CRCCHAIN_SHIFT                             4
#define BCHP_V3D_TFU_SU_CRCCHAIN_DEFAULT                           0x00000000

/* V3D_TFU :: SU :: CRC [03:03] */
#define BCHP_V3D_TFU_SU_CRC_MASK                                   0x00000008
#define BCHP_V3D_TFU_SU_CRC_SHIFT                                  3
#define BCHP_V3D_TFU_SU_CRC_DEFAULT                                0x00000000

/* V3D_TFU :: SU :: reserved2 [02:02] */
#define BCHP_V3D_TFU_SU_reserved2_MASK                             0x00000004
#define BCHP_V3D_TFU_SU_reserved2_SHIFT                            2

/* V3D_TFU :: SU :: THROTTLE [01:00] */
#define BCHP_V3D_TFU_SU_THROTTLE_MASK                              0x00000003
#define BCHP_V3D_TFU_SU_THROTTLE_SHIFT                             0
#define BCHP_V3D_TFU_SU_THROTTLE_DEFAULT                           0x00000000

/***************************************************************************
 *ICFG - TFU Image Configuration
 ***************************************************************************/
/* V3D_TFU :: ICFG :: OPAD [31:22] */
#define BCHP_V3D_TFU_ICFG_OPAD_MASK                                0xffc00000
#define BCHP_V3D_TFU_ICFG_OPAD_SHIFT                               22
#define BCHP_V3D_TFU_ICFG_OPAD_DEFAULT                             0x00000000

/* V3D_TFU :: ICFG :: IFORMAT [21:18] */
#define BCHP_V3D_TFU_ICFG_IFORMAT_MASK                             0x003c0000
#define BCHP_V3D_TFU_ICFG_IFORMAT_SHIFT                            18
#define BCHP_V3D_TFU_ICFG_IFORMAT_DEFAULT                          0x00000000

/* V3D_TFU :: ICFG :: IBIGEND [17:16] */
#define BCHP_V3D_TFU_ICFG_IBIGEND_MASK                             0x00030000
#define BCHP_V3D_TFU_ICFG_IBIGEND_SHIFT                            16
#define BCHP_V3D_TFU_ICFG_IBIGEND_DEFAULT                          0x00000000

/* V3D_TFU :: ICFG :: TTYPE [15:09] */
#define BCHP_V3D_TFU_ICFG_TTYPE_MASK                               0x0000fe00
#define BCHP_V3D_TFU_ICFG_TTYPE_SHIFT                              9
#define BCHP_V3D_TFU_ICFG_TTYPE_DEFAULT                            0x00000000

/* V3D_TFU :: ICFG :: NUMMM [08:05] */
#define BCHP_V3D_TFU_ICFG_NUMMM_MASK                               0x000001e0
#define BCHP_V3D_TFU_ICFG_NUMMM_SHIFT                              5
#define BCHP_V3D_TFU_ICFG_NUMMM_DEFAULT                            0x00000000

/* V3D_TFU :: ICFG :: SRGB [04:04] */
#define BCHP_V3D_TFU_ICFG_SRGB_MASK                                0x00000010
#define BCHP_V3D_TFU_ICFG_SRGB_SHIFT                               4
#define BCHP_V3D_TFU_ICFG_SRGB_DEFAULT                             0x00000000

/* V3D_TFU :: ICFG :: FLIPY [03:03] */
#define BCHP_V3D_TFU_ICFG_FLIPY_MASK                               0x00000008
#define BCHP_V3D_TFU_ICFG_FLIPY_SHIFT                              3
#define BCHP_V3D_TFU_ICFG_FLIPY_DEFAULT                            0x00000000

/* V3D_TFU :: ICFG :: RGBAORD [02:01] */
#define BCHP_V3D_TFU_ICFG_RGBAORD_MASK                             0x00000006
#define BCHP_V3D_TFU_ICFG_RGBAORD_SHIFT                            1
#define BCHP_V3D_TFU_ICFG_RGBAORD_DEFAULT                          0x00000000

/* V3D_TFU :: ICFG :: IOC [00:00] */
#define BCHP_V3D_TFU_ICFG_IOC_MASK                                 0x00000001
#define BCHP_V3D_TFU_ICFG_IOC_SHIFT                                0
#define BCHP_V3D_TFU_ICFG_IOC_DEFAULT                              0x00000000

/***************************************************************************
 *IIA - TFU Input Image Address
 ***************************************************************************/
/* V3D_TFU :: IIA :: IADDR0 [31:00] */
#define BCHP_V3D_TFU_IIA_IADDR0_MASK                               0xffffffff
#define BCHP_V3D_TFU_IIA_IADDR0_SHIFT                              0
#define BCHP_V3D_TFU_IIA_IADDR0_DEFAULT                            0x00000000

/***************************************************************************
 *ICA - TFU Chroma Input Image Address
 ***************************************************************************/
/* V3D_TFU :: ICA :: IADDR1 [31:00] */
#define BCHP_V3D_TFU_ICA_IADDR1_MASK                               0xffffffff
#define BCHP_V3D_TFU_ICA_IADDR1_SHIFT                              0
#define BCHP_V3D_TFU_ICA_IADDR1_DEFAULT                            0x00000000

/***************************************************************************
 *IIS - TFU Input Image Stride
 ***************************************************************************/
/* V3D_TFU :: IIS :: STRIDE1 [31:16] */
#define BCHP_V3D_TFU_IIS_STRIDE1_MASK                              0xffff0000
#define BCHP_V3D_TFU_IIS_STRIDE1_SHIFT                             16
#define BCHP_V3D_TFU_IIS_STRIDE1_DEFAULT                           0x00000000

/* V3D_TFU :: IIS :: STRIDE0 [15:00] */
#define BCHP_V3D_TFU_IIS_STRIDE0_MASK                              0x0000ffff
#define BCHP_V3D_TFU_IIS_STRIDE0_SHIFT                             0
#define BCHP_V3D_TFU_IIS_STRIDE0_DEFAULT                           0x00000000

/***************************************************************************
 *IUA - TFU Input Image U-Plane Address
 ***************************************************************************/
/* V3D_TFU :: IUA :: IADDR2 [31:00] */
#define BCHP_V3D_TFU_IUA_IADDR2_MASK                               0xffffffff
#define BCHP_V3D_TFU_IUA_IADDR2_SHIFT                              0
#define BCHP_V3D_TFU_IUA_IADDR2_DEFAULT                            0x00000000

/***************************************************************************
 *IOA - TFU Output Image Address
 ***************************************************************************/
/* V3D_TFU :: IOA :: OADDR [31:06] */
#define BCHP_V3D_TFU_IOA_OADDR_MASK                                0xffffffc0
#define BCHP_V3D_TFU_IOA_OADDR_SHIFT                               6
#define BCHP_V3D_TFU_IOA_OADDR_DEFAULT                             0x00000000

/* V3D_TFU :: IOA :: OFORMAT [05:03] */
#define BCHP_V3D_TFU_IOA_OFORMAT_MASK                              0x00000038
#define BCHP_V3D_TFU_IOA_OFORMAT_SHIFT                             3
#define BCHP_V3D_TFU_IOA_OFORMAT_DEFAULT                           0x00000000

/* V3D_TFU :: IOA :: OBIGEND [02:01] */
#define BCHP_V3D_TFU_IOA_OBIGEND_MASK                              0x00000006
#define BCHP_V3D_TFU_IOA_OBIGEND_SHIFT                             1
#define BCHP_V3D_TFU_IOA_OBIGEND_DEFAULT                           0x00000000

/* V3D_TFU :: IOA :: DIMTW [00:00] */
#define BCHP_V3D_TFU_IOA_DIMTW_MASK                                0x00000001
#define BCHP_V3D_TFU_IOA_DIMTW_SHIFT                               0
#define BCHP_V3D_TFU_IOA_DIMTW_DEFAULT                             0x00000000

/***************************************************************************
 *IOS - TFU Image Output Size
 ***************************************************************************/
/* V3D_TFU :: IOS :: YSIZE [31:16] */
#define BCHP_V3D_TFU_IOS_YSIZE_MASK                                0xffff0000
#define BCHP_V3D_TFU_IOS_YSIZE_SHIFT                               16
#define BCHP_V3D_TFU_IOS_YSIZE_DEFAULT                             0x00000000

/* V3D_TFU :: IOS :: XSIZE [15:00] */
#define BCHP_V3D_TFU_IOS_XSIZE_MASK                                0x0000ffff
#define BCHP_V3D_TFU_IOS_XSIZE_SHIFT                               0
#define BCHP_V3D_TFU_IOS_XSIZE_DEFAULT                             0x00000000

/***************************************************************************
 *COEF0 - TFU YUV Coefficient 0
 ***************************************************************************/
/* V3D_TFU :: COEF0 :: USECOEF [31:31] */
#define BCHP_V3D_TFU_COEF0_USECOEF_MASK                            0x80000000
#define BCHP_V3D_TFU_COEF0_USECOEF_SHIFT                           31
#define BCHP_V3D_TFU_COEF0_USECOEF_DEFAULT                         0x00000000

/* V3D_TFU :: COEF0 :: reserved0 [30:28] */
#define BCHP_V3D_TFU_COEF0_reserved0_MASK                          0x70000000
#define BCHP_V3D_TFU_COEF0_reserved0_SHIFT                         28

/* V3D_TFU :: COEF0 :: ARC [27:16] */
#define BCHP_V3D_TFU_COEF0_ARC_MASK                                0x0fff0000
#define BCHP_V3D_TFU_COEF0_ARC_SHIFT                               16
#define BCHP_V3D_TFU_COEF0_ARC_DEFAULT                             0x00000000

/* V3D_TFU :: COEF0 :: reserved1 [15:12] */
#define BCHP_V3D_TFU_COEF0_reserved1_MASK                          0x0000f000
#define BCHP_V3D_TFU_COEF0_reserved1_SHIFT                         12

/* V3D_TFU :: COEF0 :: AY [11:00] */
#define BCHP_V3D_TFU_COEF0_AY_MASK                                 0x00000fff
#define BCHP_V3D_TFU_COEF0_AY_SHIFT                                0
#define BCHP_V3D_TFU_COEF0_AY_DEFAULT                              0x00000000

/***************************************************************************
 *COEF1 - TFU YUV Coefficient 1
 ***************************************************************************/
/* V3D_TFU :: COEF1 :: reserved0 [31:28] */
#define BCHP_V3D_TFU_COEF1_reserved0_MASK                          0xf0000000
#define BCHP_V3D_TFU_COEF1_reserved0_SHIFT                         28

/* V3D_TFU :: COEF1 :: ABC [27:16] */
#define BCHP_V3D_TFU_COEF1_ABC_MASK                                0x0fff0000
#define BCHP_V3D_TFU_COEF1_ABC_SHIFT                               16
#define BCHP_V3D_TFU_COEF1_ABC_DEFAULT                             0x00000000

/* V3D_TFU :: COEF1 :: reserved1 [15:12] */
#define BCHP_V3D_TFU_COEF1_reserved1_MASK                          0x0000f000
#define BCHP_V3D_TFU_COEF1_reserved1_SHIFT                         12

/* V3D_TFU :: COEF1 :: AGC [11:00] */
#define BCHP_V3D_TFU_COEF1_AGC_MASK                                0x00000fff
#define BCHP_V3D_TFU_COEF1_AGC_SHIFT                               0
#define BCHP_V3D_TFU_COEF1_AGC_DEFAULT                             0x00000000

/***************************************************************************
 *COEF2 - TFU YUV Coefficient 2
 ***************************************************************************/
/* V3D_TFU :: COEF2 :: reserved0 [31:28] */
#define BCHP_V3D_TFU_COEF2_reserved0_MASK                          0xf0000000
#define BCHP_V3D_TFU_COEF2_reserved0_SHIFT                         28

/* V3D_TFU :: COEF2 :: ARR [27:16] */
#define BCHP_V3D_TFU_COEF2_ARR_MASK                                0x0fff0000
#define BCHP_V3D_TFU_COEF2_ARR_SHIFT                               16
#define BCHP_V3D_TFU_COEF2_ARR_DEFAULT                             0x00000000

/* V3D_TFU :: COEF2 :: reserved1 [15:12] */
#define BCHP_V3D_TFU_COEF2_reserved1_MASK                          0x0000f000
#define BCHP_V3D_TFU_COEF2_reserved1_SHIFT                         12

/* V3D_TFU :: COEF2 :: AGR [11:00] */
#define BCHP_V3D_TFU_COEF2_AGR_MASK                                0x00000fff
#define BCHP_V3D_TFU_COEF2_AGR_SHIFT                               0
#define BCHP_V3D_TFU_COEF2_AGR_DEFAULT                             0x00000000

/***************************************************************************
 *COEF3 - TFU YUV Coefficient 3
 ***************************************************************************/
/* V3D_TFU :: COEF3 :: reserved0 [31:28] */
#define BCHP_V3D_TFU_COEF3_reserved0_MASK                          0xf0000000
#define BCHP_V3D_TFU_COEF3_reserved0_SHIFT                         28

/* V3D_TFU :: COEF3 :: AGB [27:16] */
#define BCHP_V3D_TFU_COEF3_AGB_MASK                                0x0fff0000
#define BCHP_V3D_TFU_COEF3_AGB_SHIFT                               16
#define BCHP_V3D_TFU_COEF3_AGB_DEFAULT                             0x00000000

/* V3D_TFU :: COEF3 :: reserved1 [15:12] */
#define BCHP_V3D_TFU_COEF3_reserved1_MASK                          0x0000f000
#define BCHP_V3D_TFU_COEF3_reserved1_SHIFT                         12

/* V3D_TFU :: COEF3 :: ABB [11:00] */
#define BCHP_V3D_TFU_COEF3_ABB_MASK                                0x00000fff
#define BCHP_V3D_TFU_COEF3_ABB_SHIFT                               0
#define BCHP_V3D_TFU_COEF3_ABB_DEFAULT                             0x00000000

/***************************************************************************
 *CRC - TFU CRC Result
 ***************************************************************************/
/* V3D_TFU :: CRC :: CRC [31:00] */
#define BCHP_V3D_TFU_CRC_CRC_MASK                                  0xffffffff
#define BCHP_V3D_TFU_CRC_CRC_SHIFT                                 0
#define BCHP_V3D_TFU_CRC_CRC_DEFAULT                               0x00000000

/***************************************************************************
 *INT_STS - V3D Interrupt Status
 ***************************************************************************/
/* V3D_TFU :: INT_STS :: reserved0 [31:02] */
#define BCHP_V3D_TFU_INT_STS_reserved0_MASK                        0xfffffffc
#define BCHP_V3D_TFU_INT_STS_reserved0_SHIFT                       2

/* V3D_TFU :: INT_STS :: INT_TFUC [01:01] */
#define BCHP_V3D_TFU_INT_STS_INT_TFUC_MASK                         0x00000002
#define BCHP_V3D_TFU_INT_STS_INT_TFUC_SHIFT                        1
#define BCHP_V3D_TFU_INT_STS_INT_TFUC_DEFAULT                      0x00000000

/* V3D_TFU :: INT_STS :: INT_TFUF [00:00] */
#define BCHP_V3D_TFU_INT_STS_INT_TFUF_MASK                         0x00000001
#define BCHP_V3D_TFU_INT_STS_INT_TFUF_SHIFT                        0
#define BCHP_V3D_TFU_INT_STS_INT_TFUF_DEFAULT                      0x00000000

/***************************************************************************
 *INT_SET - V3D Interrupt Set
 ***************************************************************************/
/* V3D_TFU :: INT_SET :: reserved0 [31:02] */
#define BCHP_V3D_TFU_INT_SET_reserved0_MASK                        0xfffffffc
#define BCHP_V3D_TFU_INT_SET_reserved0_SHIFT                       2

/* V3D_TFU :: INT_SET :: INT_TFUC [01:01] */
#define BCHP_V3D_TFU_INT_SET_INT_TFUC_MASK                         0x00000002
#define BCHP_V3D_TFU_INT_SET_INT_TFUC_SHIFT                        1

/* V3D_TFU :: INT_SET :: INT_TFUF [00:00] */
#define BCHP_V3D_TFU_INT_SET_INT_TFUF_MASK                         0x00000001
#define BCHP_V3D_TFU_INT_SET_INT_TFUF_SHIFT                        0

/***************************************************************************
 *INT_CLR - V3D Interrupt Clear
 ***************************************************************************/
/* V3D_TFU :: INT_CLR :: reserved0 [31:02] */
#define BCHP_V3D_TFU_INT_CLR_reserved0_MASK                        0xfffffffc
#define BCHP_V3D_TFU_INT_CLR_reserved0_SHIFT                       2

/* V3D_TFU :: INT_CLR :: INT_TFUC [01:01] */
#define BCHP_V3D_TFU_INT_CLR_INT_TFUC_MASK                         0x00000002
#define BCHP_V3D_TFU_INT_CLR_INT_TFUC_SHIFT                        1

/* V3D_TFU :: INT_CLR :: INT_TFUF [00:00] */
#define BCHP_V3D_TFU_INT_CLR_INT_TFUF_MASK                         0x00000001
#define BCHP_V3D_TFU_INT_CLR_INT_TFUF_SHIFT                        0

/***************************************************************************
 *INT_MSK_STS - V3D Interrupt Mask Status
 ***************************************************************************/
/* V3D_TFU :: INT_MSK_STS :: reserved0 [31:02] */
#define BCHP_V3D_TFU_INT_MSK_STS_reserved0_MASK                    0xfffffffc
#define BCHP_V3D_TFU_INT_MSK_STS_reserved0_SHIFT                   2

/* V3D_TFU :: INT_MSK_STS :: INT_TFUC [01:01] */
#define BCHP_V3D_TFU_INT_MSK_STS_INT_TFUC_MASK                     0x00000002
#define BCHP_V3D_TFU_INT_MSK_STS_INT_TFUC_SHIFT                    1
#define BCHP_V3D_TFU_INT_MSK_STS_INT_TFUC_DEFAULT                  0x00000000

/* V3D_TFU :: INT_MSK_STS :: INT_TFUF [00:00] */
#define BCHP_V3D_TFU_INT_MSK_STS_INT_TFUF_MASK                     0x00000001
#define BCHP_V3D_TFU_INT_MSK_STS_INT_TFUF_SHIFT                    0
#define BCHP_V3D_TFU_INT_MSK_STS_INT_TFUF_DEFAULT                  0x00000000

/***************************************************************************
 *INT_MSK_SET - V3D Interrupt Mask Set
 ***************************************************************************/
/* V3D_TFU :: INT_MSK_SET :: reserved0 [31:02] */
#define BCHP_V3D_TFU_INT_MSK_SET_reserved0_MASK                    0xfffffffc
#define BCHP_V3D_TFU_INT_MSK_SET_reserved0_SHIFT                   2

/* V3D_TFU :: INT_MSK_SET :: INT_TFUC [01:01] */
#define BCHP_V3D_TFU_INT_MSK_SET_INT_TFUC_MASK                     0x00000002
#define BCHP_V3D_TFU_INT_MSK_SET_INT_TFUC_SHIFT                    1

/* V3D_TFU :: INT_MSK_SET :: INT_TFUF [00:00] */
#define BCHP_V3D_TFU_INT_MSK_SET_INT_TFUF_MASK                     0x00000001
#define BCHP_V3D_TFU_INT_MSK_SET_INT_TFUF_SHIFT                    0

/***************************************************************************
 *INT_MSK_CLR - V3D Interrupt Mask Clear
 ***************************************************************************/
/* V3D_TFU :: INT_MSK_CLR :: reserved0 [31:02] */
#define BCHP_V3D_TFU_INT_MSK_CLR_reserved0_MASK                    0xfffffffc
#define BCHP_V3D_TFU_INT_MSK_CLR_reserved0_SHIFT                   2

/* V3D_TFU :: INT_MSK_CLR :: INT_TFUC [01:01] */
#define BCHP_V3D_TFU_INT_MSK_CLR_INT_TFUC_MASK                     0x00000002
#define BCHP_V3D_TFU_INT_MSK_CLR_INT_TFUC_SHIFT                    1

/* V3D_TFU :: INT_MSK_CLR :: INT_TFUF [00:00] */
#define BCHP_V3D_TFU_INT_MSK_CLR_INT_TFUF_MASK                     0x00000001
#define BCHP_V3D_TFU_INT_MSK_CLR_INT_TFUF_SHIFT                    0

/***************************************************************************
 *INT_STS_PCI - Duplicate TFU Interrupt Status, reads 0 when BCG_TFUINT in IDENT2 in V3D core is 0
 ***************************************************************************/
/* V3D_TFU :: INT_STS_PCI :: reserved0 [31:02] */
#define BCHP_V3D_TFU_INT_STS_PCI_reserved0_MASK                    0xfffffffc
#define BCHP_V3D_TFU_INT_STS_PCI_reserved0_SHIFT                   2

/* V3D_TFU :: INT_STS_PCI :: INT_TFUC [01:01] */
#define BCHP_V3D_TFU_INT_STS_PCI_INT_TFUC_MASK                     0x00000002
#define BCHP_V3D_TFU_INT_STS_PCI_INT_TFUC_SHIFT                    1
#define BCHP_V3D_TFU_INT_STS_PCI_INT_TFUC_DEFAULT                  0x00000000

/* V3D_TFU :: INT_STS_PCI :: INT_TFUF [00:00] */
#define BCHP_V3D_TFU_INT_STS_PCI_INT_TFUF_MASK                     0x00000001
#define BCHP_V3D_TFU_INT_STS_PCI_INT_TFUF_SHIFT                    0
#define BCHP_V3D_TFU_INT_STS_PCI_INT_TFUF_DEFAULT                  0x00000000

/***************************************************************************
 *INT_SET_PCI - Duplicate TFU Interrupt Set, write has no effect when BCG_TFUINT in IDENT2 in V3D core is 0
 ***************************************************************************/
/* V3D_TFU :: INT_SET_PCI :: reserved0 [31:02] */
#define BCHP_V3D_TFU_INT_SET_PCI_reserved0_MASK                    0xfffffffc
#define BCHP_V3D_TFU_INT_SET_PCI_reserved0_SHIFT                   2

/* V3D_TFU :: INT_SET_PCI :: INT_TFUC [01:01] */
#define BCHP_V3D_TFU_INT_SET_PCI_INT_TFUC_MASK                     0x00000002
#define BCHP_V3D_TFU_INT_SET_PCI_INT_TFUC_SHIFT                    1

/* V3D_TFU :: INT_SET_PCI :: INT_TFUF [00:00] */
#define BCHP_V3D_TFU_INT_SET_PCI_INT_TFUF_MASK                     0x00000001
#define BCHP_V3D_TFU_INT_SET_PCI_INT_TFUF_SHIFT                    0

/***************************************************************************
 *INT_CLR_PCI - Duplicate TFU Interrupt Clear, write has no effect when BCG_TFUINT in IDENT2 in V3D core is 0
 ***************************************************************************/
/* V3D_TFU :: INT_CLR_PCI :: reserved0 [31:02] */
#define BCHP_V3D_TFU_INT_CLR_PCI_reserved0_MASK                    0xfffffffc
#define BCHP_V3D_TFU_INT_CLR_PCI_reserved0_SHIFT                   2

/* V3D_TFU :: INT_CLR_PCI :: INT_TFUC [01:01] */
#define BCHP_V3D_TFU_INT_CLR_PCI_INT_TFUC_MASK                     0x00000002
#define BCHP_V3D_TFU_INT_CLR_PCI_INT_TFUC_SHIFT                    1

/* V3D_TFU :: INT_CLR_PCI :: INT_TFUF [00:00] */
#define BCHP_V3D_TFU_INT_CLR_PCI_INT_TFUF_MASK                     0x00000001
#define BCHP_V3D_TFU_INT_CLR_PCI_INT_TFUF_SHIFT                    0

/***************************************************************************
 *INT_MSK_STS_PCI - Duplicate TFU Interrupt Mask Status, reads 0 when BCG_TFUINT in IDENT2 in V3D core is 0
 ***************************************************************************/
/* V3D_TFU :: INT_MSK_STS_PCI :: reserved0 [31:02] */
#define BCHP_V3D_TFU_INT_MSK_STS_PCI_reserved0_MASK                0xfffffffc
#define BCHP_V3D_TFU_INT_MSK_STS_PCI_reserved0_SHIFT               2

/* V3D_TFU :: INT_MSK_STS_PCI :: INT_TFUC [01:01] */
#define BCHP_V3D_TFU_INT_MSK_STS_PCI_INT_TFUC_MASK                 0x00000002
#define BCHP_V3D_TFU_INT_MSK_STS_PCI_INT_TFUC_SHIFT                1
#define BCHP_V3D_TFU_INT_MSK_STS_PCI_INT_TFUC_DEFAULT              0x00000000

/* V3D_TFU :: INT_MSK_STS_PCI :: INT_TFUF [00:00] */
#define BCHP_V3D_TFU_INT_MSK_STS_PCI_INT_TFUF_MASK                 0x00000001
#define BCHP_V3D_TFU_INT_MSK_STS_PCI_INT_TFUF_SHIFT                0
#define BCHP_V3D_TFU_INT_MSK_STS_PCI_INT_TFUF_DEFAULT              0x00000000

/***************************************************************************
 *INT_MSK_SET_PCI - Duplicate TFU Interrupt Mask Set, write has no effect when BCG_TFUINT in IDENT2 in V3D core is 0
 ***************************************************************************/
/* V3D_TFU :: INT_MSK_SET_PCI :: reserved0 [31:02] */
#define BCHP_V3D_TFU_INT_MSK_SET_PCI_reserved0_MASK                0xfffffffc
#define BCHP_V3D_TFU_INT_MSK_SET_PCI_reserved0_SHIFT               2

/* V3D_TFU :: INT_MSK_SET_PCI :: INT_TFUC [01:01] */
#define BCHP_V3D_TFU_INT_MSK_SET_PCI_INT_TFUC_MASK                 0x00000002
#define BCHP_V3D_TFU_INT_MSK_SET_PCI_INT_TFUC_SHIFT                1

/* V3D_TFU :: INT_MSK_SET_PCI :: INT_TFUF [00:00] */
#define BCHP_V3D_TFU_INT_MSK_SET_PCI_INT_TFUF_MASK                 0x00000001
#define BCHP_V3D_TFU_INT_MSK_SET_PCI_INT_TFUF_SHIFT                0

/***************************************************************************
 *INT_MSK_CLR_PCI - Duplicate TFU Interrupt Mask Clear, write has noeffect when BCG_TFUINT in IDENT2 in V3D core is 0
 ***************************************************************************/
/* V3D_TFU :: INT_MSK_CLR_PCI :: reserved0 [31:02] */
#define BCHP_V3D_TFU_INT_MSK_CLR_PCI_reserved0_MASK                0xfffffffc
#define BCHP_V3D_TFU_INT_MSK_CLR_PCI_reserved0_SHIFT               2

/* V3D_TFU :: INT_MSK_CLR_PCI :: INT_TFUC [01:01] */
#define BCHP_V3D_TFU_INT_MSK_CLR_PCI_INT_TFUC_MASK                 0x00000002
#define BCHP_V3D_TFU_INT_MSK_CLR_PCI_INT_TFUC_SHIFT                1

/* V3D_TFU :: INT_MSK_CLR_PCI :: INT_TFUF [00:00] */
#define BCHP_V3D_TFU_INT_MSK_CLR_PCI_INT_TFUF_MASK                 0x00000001
#define BCHP_V3D_TFU_INT_MSK_CLR_PCI_INT_TFUF_SHIFT                0

/***************************************************************************
 *SYNC - TFU Job Sync
 ***************************************************************************/
/* V3D_TFU :: SYNC :: reserved0 [31:08] */
#define BCHP_V3D_TFU_SYNC_reserved0_MASK                           0xffffff00
#define BCHP_V3D_TFU_SYNC_reserved0_SHIFT                          8

/* V3D_TFU :: SYNC :: SOWAITEN [07:07] */
#define BCHP_V3D_TFU_SYNC_SOWAITEN_MASK                            0x00000080
#define BCHP_V3D_TFU_SYNC_SOWAITEN_SHIFT                           7
#define BCHP_V3D_TFU_SYNC_SOWAITEN_DEFAULT                         0x00000000

/* V3D_TFU :: SYNC :: SODECREN [06:06] */
#define BCHP_V3D_TFU_SYNC_SODECREN_MASK                            0x00000040
#define BCHP_V3D_TFU_SYNC_SODECREN_SHIFT                           6
#define BCHP_V3D_TFU_SYNC_SODECREN_DEFAULT                         0x00000000

/* V3D_TFU :: SYNC :: reserved1 [05:04] */
#define BCHP_V3D_TFU_SYNC_reserved1_MASK                           0x00000030
#define BCHP_V3D_TFU_SYNC_reserved1_SHIFT                          4

/* V3D_TFU :: SYNC :: SOBJID [03:00] */
#define BCHP_V3D_TFU_SYNC_SOBJID_MASK                              0x0000000f
#define BCHP_V3D_TFU_SYNC_SOBJID_SHIFT                             0
#define BCHP_V3D_TFU_SYNC_SOBJID_DEFAULT                           0x00000000

/***************************************************************************
 *CCCS - Cycle Count Control and Status
 ***************************************************************************/
/* V3D_TFU :: CCCS :: reserved0 [31:10] */
#define BCHP_V3D_TFU_CCCS_reserved0_MASK                           0xfffffc00
#define BCHP_V3D_TFU_CCCS_reserved0_SHIFT                          10

/* V3D_TFU :: CCCS :: TFU_END_NE [09:09] */
#define BCHP_V3D_TFU_CCCS_TFU_END_NE_MASK                          0x00000200
#define BCHP_V3D_TFU_CCCS_TFU_END_NE_SHIFT                         9

/* V3D_TFU :: CCCS :: TFU_STRT_NE [08:08] */
#define BCHP_V3D_TFU_CCCS_TFU_STRT_NE_MASK                         0x00000100
#define BCHP_V3D_TFU_CCCS_TFU_STRT_NE_SHIFT                        8

/* V3D_TFU :: CCCS :: reserved1 [07:02] */
#define BCHP_V3D_TFU_CCCS_reserved1_MASK                           0x000000fc
#define BCHP_V3D_TFU_CCCS_reserved1_SHIFT                          2

/* V3D_TFU :: CCCS :: FIFO_CLR [01:01] */
#define BCHP_V3D_TFU_CCCS_FIFO_CLR_MASK                            0x00000002
#define BCHP_V3D_TFU_CCCS_FIFO_CLR_SHIFT                           1
#define BCHP_V3D_TFU_CCCS_FIFO_CLR_DEFAULT                         0x00000000

/* V3D_TFU :: CCCS :: CCNT_EN [00:00] */
#define BCHP_V3D_TFU_CCCS_CCNT_EN_MASK                             0x00000001
#define BCHP_V3D_TFU_CCCS_CCNT_EN_SHIFT                            0
#define BCHP_V3D_TFU_CCCS_CCNT_EN_DEFAULT                          0x00000000

/***************************************************************************
 *CCNTLO - Cycle Count Low Value
 ***************************************************************************/
/* V3D_TFU :: CCNTLO :: CNT [31:00] */
#define BCHP_V3D_TFU_CCNTLO_CNT_MASK                               0xffffffff
#define BCHP_V3D_TFU_CCNTLO_CNT_SHIFT                              0
#define BCHP_V3D_TFU_CCNTLO_CNT_DEFAULT                            0x00000000

/***************************************************************************
 *CCNTHI - Cycle Count High Value
 ***************************************************************************/
/* V3D_TFU :: CCNTHI :: CNT [31:00] */
#define BCHP_V3D_TFU_CCNTHI_CNT_MASK                               0xffffffff
#define BCHP_V3D_TFU_CCNTHI_CNT_SHIFT                              0
#define BCHP_V3D_TFU_CCNTHI_CNT_DEFAULT                            0x00000000

/***************************************************************************
 *SCCLO - Captured TFU Conversion Start Cycle Count Low Value
 ***************************************************************************/
/* V3D_TFU :: SCCLO :: CNT [31:00] */
#define BCHP_V3D_TFU_SCCLO_CNT_MASK                                0xffffffff
#define BCHP_V3D_TFU_SCCLO_CNT_SHIFT                               0
#define BCHP_V3D_TFU_SCCLO_CNT_DEFAULT                             0x00000000

/***************************************************************************
 *SCCHI - Captured TFU Conversion Start Cycle Count High Value
 ***************************************************************************/
/* V3D_TFU :: SCCHI :: CNT [31:00] */
#define BCHP_V3D_TFU_SCCHI_CNT_MASK                                0xffffffff
#define BCHP_V3D_TFU_SCCHI_CNT_SHIFT                               0
#define BCHP_V3D_TFU_SCCHI_CNT_DEFAULT                             0x00000000

/***************************************************************************
 *ECCLO - Captured TFU Conversion End Cycle Count Low Value
 ***************************************************************************/
/* V3D_TFU :: ECCLO :: CNT [31:00] */
#define BCHP_V3D_TFU_ECCLO_CNT_MASK                                0xffffffff
#define BCHP_V3D_TFU_ECCLO_CNT_SHIFT                               0
#define BCHP_V3D_TFU_ECCLO_CNT_DEFAULT                             0x00000000

/***************************************************************************
 *ECCHI - Captured TFU Conversion End Cycle Count High Value
 ***************************************************************************/
/* V3D_TFU :: ECCHI :: CNT [31:00] */
#define BCHP_V3D_TFU_ECCHI_CNT_MASK                                0xffffffff
#define BCHP_V3D_TFU_ECCHI_CNT_SHIFT                               0
#define BCHP_V3D_TFU_ECCHI_CNT_DEFAULT                             0x00000000

#endif /* #ifndef BCHP_V3D_TFU_H__ */

/* End of File */
