<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html>
<head>
<link rel="STYLESHEET" href="MyHDL.css" type='text/css'>
<link rel="SHORTCUT ICON" href="../icons/pyfav.gif">
<link rel="start" href="../Overview.html" title='Overview'>
<link rel="first" href="MyHDL.html" title='The MyHDL manual'>
<link rel="contents" href="contents.html" title="Contents">
<link rel="index" href="genindex.html" title="Index">
<link rel='last' href='about.html' title='About this document...'>
<link rel='help' href='about.html' title='About this document...'>

<LINK REL="next" href="conf-usage-ROM.html">
<LINK REL="previous" href="conv-usage-fsm.html">
<LINK REL="up" href="conv-usage.html">
<LINK REL="next" href="conf-usage-ROM.html">
<meta name='aesop' content='information'>
<META NAME="description" CONTENT="6.6.5 RAM inference ">
<META NAME="keywords" CONTENT="MyHDL">
<META NAME="resource-type" CONTENT="document">
<META NAME="distribution" CONTENT="global">
<title>6.6.5 RAM inference </title>
</head>
<body>
<DIV CLASS="navigation">
<table align="center" width="100%" cellpadding="0" cellspacing="2">
<tr>
<td><A href="conv-usage-fsm.html"><img src='../icons/previous.gif'
  border='0' height='32'  alt='Previous Page' width='32'></A></td>
<td><A href="conv-usage.html"><img src='../icons/up.gif'
  border='0' height='32'  alt='Up One Level' width='32'></A></td>
<td><A href="conf-usage-ROM.html"><img src='../icons/next.gif'
  border='0' height='32'  alt='Next Page' width='32'></A></td>
<td align="center" width="100%">The MyHDL manual</td>
<td><A href="contents.html"><img src='../icons/contents.gif'
  border='0' height='32'  alt='Contents' width='32'></A></td>
<td><img src='../icons/blank.gif'
  border='0' height='32'  alt='' width='32'></td>
<td><A href="genindex.html"><img src='../icons/index.gif'
  border='0' height='32'  alt='Index' width='32'></A></td>
</tr></table>
<b class="navlabel">Previous:</b> <a class="sectref" href="conv-usage-fsm.html">6.6.4 Optimizations for finite</A>
<b class="navlabel">Up:</b> <a class="sectref" href="conv-usage.html">6.6 Converter usage</A>
<b class="navlabel">Next:</b> <a class="sectref" href="conf-usage-ROM.html">6.6.6 ROM inference</A>
<br><hr>
</DIV>
<!--End of Navigation Panel-->

<H2><A NAME="SECTION007650000000000000000">&nbsp;</A>
<BR>
6.6.5 RAM inference 
</H2>

<P>
Certain synthesis tools can map Verilog memories to RAM
structures. To support this interesting feature, the Verilog converter
maps lists of signals in MyHDL to Verilog memories.

<P>
The following MyHDL example is a ram model that uses a list of signals
to model the internal memory.

<P>
<div class="verbatim"><pre>
def RAM(dout, din, addr, we, clk, depth=128):
    """  Ram model """
    
    mem = [Signal(intbv(0)[8:]) for i in range(depth)]

    @always(clk.posedge)
    def write():
        if we:
            mem[int(addr)].next = din
                
    @always_comb
    def read():
        dout.next = mem[int(addr)]
        
    return write, read
</pre></div>

<P>
With the appropriate signal definitions for the interface ports, it is
converted to the following Verilog code. Note how the
list of signals <code>mem</code> is mapped to a Verilog memory.

<P>
<div class="verbatim"><pre>
module RAM (
    dout,
    din,
    addr,
    we,
    clk
);

output [7:0] dout;
wire [7:0] dout;
input [7:0] din;
input [6:0] addr;
input we;
input clk;

reg [7:0] mem [0:128-1];

always @(posedge clk) begin: _RAM_write
    if (we) begin
        mem[addr] &lt;= din;
    end
end

assign dout = mem[addr];

endmodule
</pre></div>

<P>

<DIV CLASS="navigation">
<p><hr>
<table align="center" width="100%" cellpadding="0" cellspacing="2">
<tr>
<td><A href="conv-usage-fsm.html"><img src='../icons/previous.gif'
  border='0' height='32'  alt='Previous Page' width='32'></A></td>
<td><A href="conv-usage.html"><img src='../icons/up.gif'
  border='0' height='32'  alt='Up One Level' width='32'></A></td>
<td><A href="conf-usage-ROM.html"><img src='../icons/next.gif'
  border='0' height='32'  alt='Next Page' width='32'></A></td>
<td align="center" width="100%">The MyHDL manual</td>
<td><A href="contents.html"><img src='../icons/contents.gif'
  border='0' height='32'  alt='Contents' width='32'></A></td>
<td><img src='../icons/blank.gif'
  border='0' height='32'  alt='' width='32'></td>
<td><A href="genindex.html"><img src='../icons/index.gif'
  border='0' height='32'  alt='Index' width='32'></A></td>
</tr></table>
<b class="navlabel">Previous:</b> <a class="sectref" href="conv-usage-fsm.html">6.6.4 Optimizations for finite</A>
<b class="navlabel">Up:</b> <a class="sectref" href="conv-usage.html">6.6 Converter usage</A>
<b class="navlabel">Next:</b> <a class="sectref" href="conf-usage-ROM.html">6.6.6 ROM inference</A>
<hr>
<span class="release-info">Release 0.5, documentation updated on December 29, 2005.</span>
</DIV>
<!--End of Navigation Panel-->
<ADDRESS>
<i><a href="about.html">About this document</a></i>
</ADDRESS>
</BODY>
</HTML>
