$date
	Thu Mar 23 17:01:41 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$scope module display7segment $end
$var wire 4 ! bincode [3:0] $end
$var reg 7 " pinoutdisplay7segment [6:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1111110 "
b0 !
$end
#1
b110000 "
b1 !
#2
b1101101 "
b10 !
#3
b1111001 "
b11 !
#4
b111011 "
b100 !
#5
b1011011 "
b101 !
#6
b1011111 "
b110 !
#7
b1110000 "
b111 !
#8
b1111111 "
b1000 !
#9
b1111011 "
b1001 !
#10
