INTSTYLE=ise
INFILE=F:\Univ Doc\Verilog\D_74LS138_Test\D_74LS138_Test.ncd
OUTFILE=F:\Univ Doc\Verilog\D_74LS138_Test\D_74LS138_Test.bit
FAMILY=Kintex7
PART=xc7k160t-1ffg676
WORKINGDIR=F:\Univ Doc\Verilog\D_74LS138_Test
LICENSE=WebPack
USER_INFO=__0_0_0
