/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [9:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [5:0] celloutsig_0_13z;
  wire [20:0] celloutsig_0_14z;
  reg [2:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [11:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  reg [10:0] celloutsig_0_20z;
  wire [6:0] celloutsig_0_21z;
  wire [2:0] celloutsig_0_22z;
  wire [4:0] celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [23:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [4:0] celloutsig_0_30z;
  wire celloutsig_0_33z;
  reg [3:0] celloutsig_0_34z;
  wire celloutsig_0_37z;
  wire [10:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_4z;
  reg [8:0] celloutsig_0_51z;
  wire [25:0] celloutsig_0_53z;
  reg [4:0] celloutsig_0_55z;
  wire celloutsig_0_58z;
  reg [4:0] celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire [12:0] celloutsig_0_61z;
  wire [2:0] celloutsig_0_66z;
  wire celloutsig_0_6z;
  wire [3:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_90z;
  wire celloutsig_0_91z;
  wire [6:0] celloutsig_0_9z;
  wire [9:0] celloutsig_1_0z;
  wire [4:0] celloutsig_1_10z;
  wire [2:0] celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  reg [3:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [5:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [3:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_91z = ~(celloutsig_0_8z & celloutsig_0_18z);
  assign celloutsig_0_60z = ~((celloutsig_0_40z | celloutsig_0_2z) & (celloutsig_0_33z | celloutsig_0_58z));
  assign celloutsig_0_90z = ~((celloutsig_0_61z[0] | celloutsig_0_60z) & (celloutsig_0_66z[1] | celloutsig_0_55z[0]));
  assign celloutsig_1_2z = ~((in_data[103] | in_data[184]) & (in_data[191] | in_data[132]));
  assign celloutsig_1_7z = ~((celloutsig_1_6z[0] | celloutsig_1_2z) & (celloutsig_1_4z | celloutsig_1_1z[2]));
  assign celloutsig_0_2z = ~((in_data[3] | celloutsig_0_0z[8]) & (celloutsig_0_1z | in_data[27]));
  assign celloutsig_0_6z = celloutsig_0_3z | ~(celloutsig_0_3z);
  assign celloutsig_1_4z = celloutsig_1_2z | ~(celloutsig_1_2z);
  assign celloutsig_0_12z = celloutsig_0_7z[3] | ~(celloutsig_0_6z);
  assign celloutsig_0_1z = in_data[5] | ~(celloutsig_0_0z[3]);
  assign celloutsig_0_26z = celloutsig_0_5z[2] | ~(celloutsig_0_14z[19]);
  assign celloutsig_0_33z = in_data[79] | celloutsig_0_19z;
  assign celloutsig_1_13z = ~(celloutsig_1_10z[3] ^ celloutsig_1_7z);
  assign celloutsig_0_27z = ~(in_data[74] ^ celloutsig_0_20z[6]);
  assign celloutsig_0_37z = celloutsig_0_21z[6] & ~(celloutsig_0_7z[1]);
  assign celloutsig_0_40z = celloutsig_0_37z & ~(celloutsig_0_22z[1]);
  assign celloutsig_0_3z = celloutsig_0_0z[8] & ~(in_data[33]);
  assign celloutsig_0_4z = celloutsig_0_0z[6] & ~(celloutsig_0_3z);
  assign celloutsig_1_18z = celloutsig_1_11z[2] & ~(celloutsig_1_11z[2]);
  assign celloutsig_0_11z = celloutsig_0_4z & ~(celloutsig_0_3z);
  assign celloutsig_1_0z = in_data[108:99] % { 1'h1, in_data[134:126] };
  assign celloutsig_0_22z = celloutsig_0_15z % { 1'h1, in_data[5:4] };
  assign celloutsig_0_29z = { celloutsig_0_11z, celloutsig_0_24z, celloutsig_0_6z, celloutsig_0_21z, celloutsig_0_21z, celloutsig_0_10z, celloutsig_0_18z, celloutsig_0_6z } % { 1'h1, celloutsig_0_17z[9:5], celloutsig_0_10z, celloutsig_0_24z, celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_18z, celloutsig_0_26z, celloutsig_0_18z };
  assign celloutsig_0_58z = { in_data[62:45], celloutsig_0_8z } != { celloutsig_0_9z[6:1], celloutsig_0_19z, celloutsig_0_12z, celloutsig_0_20z };
  assign celloutsig_0_8z = { in_data[84:72], celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_7z } != { in_data[44:20], celloutsig_0_1z };
  assign celloutsig_0_10z = { in_data[50:25], celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_1z } != { in_data[65:46], celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_9z };
  assign celloutsig_0_66z = ~ { celloutsig_0_51z[7:6], celloutsig_0_2z };
  assign celloutsig_0_7z = ~ in_data[8:5];
  assign celloutsig_1_3z = ~ celloutsig_1_0z[9:4];
  assign celloutsig_1_6z = ~ { celloutsig_1_3z[5:3], celloutsig_1_2z };
  assign celloutsig_1_10z = ~ { celloutsig_1_2z, celloutsig_1_6z };
  assign celloutsig_1_11z = ~ in_data[155:153];
  assign celloutsig_0_9z = ~ { in_data[69:64], celloutsig_0_3z };
  assign celloutsig_0_13z = ~ celloutsig_0_0z[5:0];
  assign celloutsig_0_17z = ~ { celloutsig_0_0z[6:1], celloutsig_0_13z };
  assign celloutsig_0_21z = ~ celloutsig_0_0z[7:1];
  assign celloutsig_0_24z = ~ { celloutsig_0_22z[1:0], celloutsig_0_15z };
  assign celloutsig_0_30z = ~ { celloutsig_0_9z[6:3], celloutsig_0_27z };
  assign celloutsig_1_19z = | { celloutsig_1_13z, celloutsig_1_4z, celloutsig_1_0z[7:3] };
  assign celloutsig_0_16z = | { celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_4z, in_data[20:14] };
  assign celloutsig_0_19z = | { celloutsig_0_12z, celloutsig_0_5z[3:0] };
  assign celloutsig_0_18z = ~^ in_data[67:42];
  assign celloutsig_0_0z = in_data[27:18] ^ in_data[22:13];
  assign celloutsig_0_39z = { celloutsig_0_17z[9:4], celloutsig_0_12z, celloutsig_0_34z } ^ { celloutsig_0_9z[5:0], celloutsig_0_30z };
  assign celloutsig_0_61z = { celloutsig_0_53z[25:24], celloutsig_0_39z } ^ { celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_5z };
  always_latch
    if (clkin_data[32]) celloutsig_0_51z = 9'h000;
    else if (!celloutsig_1_19z) celloutsig_0_51z = { celloutsig_0_29z[14:7], celloutsig_0_40z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_55z = 5'h00;
    else if (celloutsig_1_19z) celloutsig_0_55z = { celloutsig_0_5z[2:0], celloutsig_0_19z, celloutsig_0_11z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_5z = 5'h00;
    else if (celloutsig_1_19z) celloutsig_0_5z = { in_data[16:15], celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_3z };
  always_latch
    if (!clkin_data[96]) celloutsig_1_1z = 4'h0;
    else if (!clkin_data[0]) celloutsig_1_1z = in_data[154:151];
  always_latch
    if (!clkin_data[32]) celloutsig_0_15z = 3'h0;
    else if (celloutsig_1_19z) celloutsig_0_15z = { celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_2z };
  always_latch
    if (clkin_data[32]) celloutsig_0_20z = 11'h000;
    else if (!celloutsig_1_19z) celloutsig_0_20z = { in_data[19:15], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_16z, celloutsig_0_16z, celloutsig_0_12z, celloutsig_0_12z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_34z = 4'h0;
    else if (celloutsig_1_19z) celloutsig_0_34z = { in_data[65:63], celloutsig_0_10z };
  assign { celloutsig_0_14z[7], celloutsig_0_14z[16:10], celloutsig_0_14z[5], celloutsig_0_14z[20:17], celloutsig_0_14z[0], celloutsig_0_14z[8], celloutsig_0_14z[9], celloutsig_0_14z[6] } = ~ { celloutsig_0_12z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_1z };
  assign { celloutsig_0_53z[7], celloutsig_0_53z[16:10], celloutsig_0_53z[5], celloutsig_0_53z[20:17], celloutsig_0_53z[0], celloutsig_0_53z[8], celloutsig_0_53z[9], celloutsig_0_53z[6], celloutsig_0_53z[25:21] } = ~ { celloutsig_0_14z[7], celloutsig_0_14z[16:10], celloutsig_0_14z[5], celloutsig_0_14z[20:17], celloutsig_0_14z[0], celloutsig_0_14z[8], celloutsig_0_14z[9], celloutsig_0_14z[6], celloutsig_0_24z };
  assign celloutsig_0_14z[4:1] = celloutsig_0_14z[20:17];
  assign celloutsig_0_53z[4:1] = celloutsig_0_53z[20:17];
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_90z, celloutsig_0_91z };
endmodule
