// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
// Date        : Wed Nov  2 17:31:18 2022
// Host        : DESKTOP-SAB7C30 running 64-bit major release  (build 9200)
// Command     : write_verilog -mode timesim -nolib -sdf_anno true -force -file
//               C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/L3.sim/sim_1/impl/timing/xsim/circuit_tb_time_impl.v
// Design      : fpga_basicIO
// Purpose     : This verilog netlist is a timing simulation representation of the design and should not be modified or
//               synthesized. Please ensure that this netlist is used with the corresponding SDF file.
// Device      : xc7a35tcpg236-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps
`define XIL_TIMING

module MemIN
   (DOA,
    DOB,
    clk_IBUF_BUFG,
    ADDRB);
  output [31:0]DOA;
  output [31:0]DOB;
  input clk_IBUF_BUFG;
  input [3:0]ADDRB;

  wire [3:0]ADDRB;
  wire [31:0]DOA;
  wire [31:0]DOB;
  wire clk_IBUF_BUFG;

  unimacro_BRAM_TDP_MACRO MEM_mem1
       (.ADDRB(ADDRB),
        .DOA(DOA),
        .DOB(DOB),
        .clk_IBUF_BUFG(clk_IBUF_BUFG));
endmodule

module circuit
   (D,
    led_OBUF,
    clk_IBUF_BUFG,
    btnRreg,
    btnDreg,
    sw_reg);
  output [15:0]D;
  output [7:0]led_OBUF;
  input clk_IBUF_BUFG;
  input btnRreg;
  input btnDreg;
  input sw_reg;

  wire [15:0]D;
  wire [15:0]b;
  wire btnDreg;
  wire btnRreg;
  wire clk_IBUF_BUFG;
  wire en_reg;
  wire [1:1]en_reg_in;
  wire inst_control_n_10;
  wire inst_control_n_11;
  wire inst_control_n_6;
  wire inst_control_n_7;
  wire inst_control_n_8;
  wire inst_datapath_n_0;
  wire inst_datapath_n_1;
  wire inst_datapath_n_10;
  wire inst_datapath_n_100;
  wire inst_datapath_n_101;
  wire inst_datapath_n_102;
  wire inst_datapath_n_103;
  wire inst_datapath_n_104;
  wire inst_datapath_n_105;
  wire inst_datapath_n_106;
  wire inst_datapath_n_107;
  wire inst_datapath_n_108;
  wire inst_datapath_n_109;
  wire inst_datapath_n_11;
  wire inst_datapath_n_110;
  wire inst_datapath_n_111;
  wire inst_datapath_n_112;
  wire inst_datapath_n_113;
  wire inst_datapath_n_114;
  wire inst_datapath_n_115;
  wire inst_datapath_n_116;
  wire inst_datapath_n_117;
  wire inst_datapath_n_118;
  wire inst_datapath_n_119;
  wire inst_datapath_n_12;
  wire inst_datapath_n_120;
  wire inst_datapath_n_121;
  wire inst_datapath_n_122;
  wire inst_datapath_n_123;
  wire inst_datapath_n_124;
  wire inst_datapath_n_125;
  wire inst_datapath_n_126;
  wire inst_datapath_n_127;
  wire inst_datapath_n_128;
  wire inst_datapath_n_129;
  wire inst_datapath_n_13;
  wire inst_datapath_n_130;
  wire inst_datapath_n_131;
  wire inst_datapath_n_132;
  wire inst_datapath_n_133;
  wire inst_datapath_n_134;
  wire inst_datapath_n_135;
  wire inst_datapath_n_136;
  wire inst_datapath_n_137;
  wire inst_datapath_n_138;
  wire inst_datapath_n_139;
  wire inst_datapath_n_14;
  wire inst_datapath_n_140;
  wire inst_datapath_n_141;
  wire inst_datapath_n_142;
  wire inst_datapath_n_143;
  wire inst_datapath_n_144;
  wire inst_datapath_n_15;
  wire inst_datapath_n_16;
  wire inst_datapath_n_17;
  wire inst_datapath_n_18;
  wire inst_datapath_n_19;
  wire inst_datapath_n_2;
  wire inst_datapath_n_20;
  wire inst_datapath_n_21;
  wire inst_datapath_n_22;
  wire inst_datapath_n_23;
  wire inst_datapath_n_24;
  wire inst_datapath_n_25;
  wire inst_datapath_n_26;
  wire inst_datapath_n_27;
  wire inst_datapath_n_28;
  wire inst_datapath_n_29;
  wire inst_datapath_n_3;
  wire inst_datapath_n_30;
  wire inst_datapath_n_31;
  wire inst_datapath_n_33;
  wire inst_datapath_n_34;
  wire inst_datapath_n_35;
  wire inst_datapath_n_36;
  wire inst_datapath_n_37;
  wire inst_datapath_n_38;
  wire inst_datapath_n_39;
  wire inst_datapath_n_4;
  wire inst_datapath_n_40;
  wire inst_datapath_n_41;
  wire inst_datapath_n_42;
  wire inst_datapath_n_43;
  wire inst_datapath_n_44;
  wire inst_datapath_n_45;
  wire inst_datapath_n_46;
  wire inst_datapath_n_47;
  wire inst_datapath_n_48;
  wire inst_datapath_n_49;
  wire inst_datapath_n_5;
  wire inst_datapath_n_50;
  wire inst_datapath_n_51;
  wire inst_datapath_n_52;
  wire inst_datapath_n_53;
  wire inst_datapath_n_54;
  wire inst_datapath_n_55;
  wire inst_datapath_n_56;
  wire inst_datapath_n_57;
  wire inst_datapath_n_58;
  wire inst_datapath_n_59;
  wire inst_datapath_n_6;
  wire inst_datapath_n_60;
  wire inst_datapath_n_61;
  wire inst_datapath_n_62;
  wire inst_datapath_n_63;
  wire inst_datapath_n_64;
  wire inst_datapath_n_65;
  wire inst_datapath_n_66;
  wire inst_datapath_n_67;
  wire inst_datapath_n_68;
  wire inst_datapath_n_69;
  wire inst_datapath_n_7;
  wire inst_datapath_n_70;
  wire inst_datapath_n_71;
  wire inst_datapath_n_72;
  wire inst_datapath_n_73;
  wire inst_datapath_n_74;
  wire inst_datapath_n_75;
  wire inst_datapath_n_76;
  wire inst_datapath_n_77;
  wire inst_datapath_n_78;
  wire inst_datapath_n_79;
  wire inst_datapath_n_8;
  wire inst_datapath_n_80;
  wire inst_datapath_n_81;
  wire inst_datapath_n_82;
  wire inst_datapath_n_83;
  wire inst_datapath_n_84;
  wire inst_datapath_n_85;
  wire inst_datapath_n_86;
  wire inst_datapath_n_87;
  wire inst_datapath_n_88;
  wire inst_datapath_n_89;
  wire inst_datapath_n_9;
  wire inst_datapath_n_90;
  wire inst_datapath_n_91;
  wire inst_datapath_n_92;
  wire inst_datapath_n_93;
  wire inst_datapath_n_94;
  wire inst_datapath_n_95;
  wire inst_datapath_n_96;
  wire inst_datapath_n_97;
  wire inst_datapath_n_98;
  wire inst_datapath_n_99;
  wire [23:8]\inst_linecalc1/C ;
  wire [23:8]\inst_linecalc2/C ;
  wire [23:8]\inst_linecalc3/C ;
  wire [4:0]\inst_linecalc4/A ;
  wire [23:8]\inst_linecalc4/C ;
  wire \inst_linecalc4/CEC ;
  wire \inst_linecalc4/I1 ;
  wire \inst_linecalc4/y_delay_2 ;
  wire [4:0]\inst_linecalc4_2/A ;
  wire [23:8]\inst_linecalc5/C ;
  wire [23:8]\inst_linecalc6/C ;
  wire [23:8]\inst_linecalc7/C ;
  wire [23:8]\inst_linecalc8/C ;
  wire [7:0]led_OBUF;
  wire m0;
  wire [4:1]mem_addr_a;
  wire [31:0]mem_out_a;
  wire [31:0]mem_out_b;
  wire sub_reg_reg_i_10__0_n_0;
  wire sub_reg_reg_i_10_n_0;
  wire sub_reg_reg_i_11__0_n_0;
  wire sub_reg_reg_i_11_n_0;
  wire sub_reg_reg_i_12__0_n_0;
  wire sub_reg_reg_i_12_n_0;
  wire sub_reg_reg_i_13__0_n_0;
  wire sub_reg_reg_i_13_n_0;
  wire sub_reg_reg_i_1__0_n_0;
  wire sub_reg_reg_i_1__10_n_0;
  wire sub_reg_reg_i_1__11_n_0;
  wire sub_reg_reg_i_1__12_n_0;
  wire sub_reg_reg_i_1__13_n_0;
  wire sub_reg_reg_i_1__14_n_0;
  wire sub_reg_reg_i_1__1_n_0;
  wire sub_reg_reg_i_1__2_n_0;
  wire sub_reg_reg_i_1__3_n_0;
  wire sub_reg_reg_i_1__4_n_0;
  wire sub_reg_reg_i_1__5_n_0;
  wire sub_reg_reg_i_1__6_n_0;
  wire sub_reg_reg_i_1__7_n_0;
  wire sub_reg_reg_i_1__8_n_0;
  wire sub_reg_reg_i_1__9_n_0;
  wire sub_reg_reg_i_1_n_0;
  wire sub_reg_reg_i_2__0_n_0;
  wire sub_reg_reg_i_2__10_n_0;
  wire sub_reg_reg_i_2__11_n_0;
  wire sub_reg_reg_i_2__12_n_0;
  wire sub_reg_reg_i_2__13_n_0;
  wire sub_reg_reg_i_2__14_n_0;
  wire sub_reg_reg_i_2__1_n_0;
  wire sub_reg_reg_i_2__2_n_0;
  wire sub_reg_reg_i_2__3_n_0;
  wire sub_reg_reg_i_2__4_n_0;
  wire sub_reg_reg_i_2__5_n_0;
  wire sub_reg_reg_i_2__6_n_0;
  wire sub_reg_reg_i_2__7_n_0;
  wire sub_reg_reg_i_2__8_n_0;
  wire sub_reg_reg_i_2__9_n_0;
  wire sub_reg_reg_i_2_n_0;
  wire sub_reg_reg_i_3__0_n_0;
  wire sub_reg_reg_i_3__1_n_0;
  wire sub_reg_reg_i_3__2_n_0;
  wire sub_reg_reg_i_3__3_n_0;
  wire sub_reg_reg_i_3__4_n_0;
  wire sub_reg_reg_i_3__5_n_0;
  wire sub_reg_reg_i_3__6_n_0;
  wire sub_reg_reg_i_3_n_0;
  wire sub_reg_reg_i_4__0_n_0;
  wire sub_reg_reg_i_4_n_0;
  wire sub_reg_reg_i_5__0_n_0;
  wire sub_reg_reg_i_5_n_0;
  wire sub_reg_reg_i_6__0_n_0;
  wire sub_reg_reg_i_6_n_0;
  wire sub_reg_reg_i_7__0_n_0;
  wire sub_reg_reg_i_7_n_0;
  wire sub_reg_reg_i_8__0_n_0;
  wire sub_reg_reg_i_8_n_0;
  wire sub_reg_reg_i_9__0_n_0;
  wire sub_reg_reg_i_9_n_0;
  wire sw_reg;

  LUT2 #(
    .INIT(4'h8)) 
    add_reg_reg_i_10
       (.I0(en_reg_in),
        .I1(inst_datapath_n_106),
        .O(\inst_linecalc4/C [14]));
  LUT2 #(
    .INIT(4'h8)) 
    add_reg_reg_i_10__0
       (.I0(en_reg_in),
        .I1(inst_datapath_n_121),
        .O(\inst_linecalc3/C [15]));
  LUT2 #(
    .INIT(4'h8)) 
    add_reg_reg_i_10__1
       (.I0(en_reg_in),
        .I1(inst_datapath_n_138),
        .O(\inst_linecalc2/C [14]));
  LUT2 #(
    .INIT(4'h8)) 
    add_reg_reg_i_10__2
       (.I0(en_reg_in),
        .I1(b[10]),
        .O(\inst_linecalc1/C [18]));
  LUT2 #(
    .INIT(4'h8)) 
    add_reg_reg_i_10__3
       (.I0(en_reg_in),
        .I1(inst_datapath_n_42),
        .O(\inst_linecalc8/C [14]));
  LUT2 #(
    .INIT(4'h8)) 
    add_reg_reg_i_10__4
       (.I0(en_reg_in),
        .I1(inst_datapath_n_57),
        .O(\inst_linecalc7/C [15]));
  LUT2 #(
    .INIT(4'h8)) 
    add_reg_reg_i_10__5
       (.I0(en_reg_in),
        .I1(inst_datapath_n_74),
        .O(\inst_linecalc6/C [14]));
  LUT2 #(
    .INIT(4'h8)) 
    add_reg_reg_i_10__6
       (.I0(en_reg_in),
        .I1(inst_datapath_n_89),
        .O(\inst_linecalc5/C [15]));
  LUT2 #(
    .INIT(4'h8)) 
    add_reg_reg_i_11
       (.I0(en_reg_in),
        .I1(inst_datapath_n_107),
        .O(\inst_linecalc4/C [13]));
  LUT2 #(
    .INIT(4'h8)) 
    add_reg_reg_i_11__0
       (.I0(en_reg_in),
        .I1(inst_datapath_n_122),
        .O(\inst_linecalc3/C [14]));
  LUT2 #(
    .INIT(4'h8)) 
    add_reg_reg_i_11__1
       (.I0(en_reg_in),
        .I1(inst_datapath_n_139),
        .O(\inst_linecalc2/C [13]));
  LUT2 #(
    .INIT(4'h8)) 
    add_reg_reg_i_11__2
       (.I0(en_reg_in),
        .I1(b[9]),
        .O(\inst_linecalc1/C [17]));
  LUT2 #(
    .INIT(4'h8)) 
    add_reg_reg_i_11__3
       (.I0(en_reg_in),
        .I1(inst_datapath_n_43),
        .O(\inst_linecalc8/C [13]));
  LUT2 #(
    .INIT(4'h8)) 
    add_reg_reg_i_11__4
       (.I0(en_reg_in),
        .I1(inst_datapath_n_58),
        .O(\inst_linecalc7/C [14]));
  LUT2 #(
    .INIT(4'h8)) 
    add_reg_reg_i_11__5
       (.I0(en_reg_in),
        .I1(inst_datapath_n_75),
        .O(\inst_linecalc6/C [13]));
  LUT2 #(
    .INIT(4'h8)) 
    add_reg_reg_i_11__6
       (.I0(en_reg_in),
        .I1(inst_datapath_n_90),
        .O(\inst_linecalc5/C [14]));
  LUT2 #(
    .INIT(4'h8)) 
    add_reg_reg_i_12
       (.I0(en_reg_in),
        .I1(inst_datapath_n_108),
        .O(\inst_linecalc4/C [12]));
  LUT2 #(
    .INIT(4'h8)) 
    add_reg_reg_i_12__0
       (.I0(en_reg_in),
        .I1(inst_datapath_n_123),
        .O(\inst_linecalc3/C [13]));
  LUT2 #(
    .INIT(4'h8)) 
    add_reg_reg_i_12__1
       (.I0(en_reg_in),
        .I1(inst_datapath_n_140),
        .O(\inst_linecalc2/C [12]));
  LUT2 #(
    .INIT(4'h8)) 
    add_reg_reg_i_12__2
       (.I0(en_reg_in),
        .I1(b[8]),
        .O(\inst_linecalc1/C [16]));
  LUT2 #(
    .INIT(4'h8)) 
    add_reg_reg_i_12__3
       (.I0(en_reg_in),
        .I1(inst_datapath_n_44),
        .O(\inst_linecalc8/C [12]));
  LUT2 #(
    .INIT(4'h8)) 
    add_reg_reg_i_12__4
       (.I0(en_reg_in),
        .I1(inst_datapath_n_59),
        .O(\inst_linecalc7/C [13]));
  LUT2 #(
    .INIT(4'h8)) 
    add_reg_reg_i_12__5
       (.I0(en_reg_in),
        .I1(inst_datapath_n_76),
        .O(\inst_linecalc6/C [12]));
  LUT2 #(
    .INIT(4'h8)) 
    add_reg_reg_i_12__6
       (.I0(en_reg_in),
        .I1(inst_datapath_n_91),
        .O(\inst_linecalc5/C [13]));
  LUT2 #(
    .INIT(4'h8)) 
    add_reg_reg_i_13
       (.I0(en_reg_in),
        .I1(inst_datapath_n_109),
        .O(\inst_linecalc4/C [11]));
  LUT2 #(
    .INIT(4'h8)) 
    add_reg_reg_i_13__0
       (.I0(en_reg_in),
        .I1(inst_datapath_n_124),
        .O(\inst_linecalc3/C [12]));
  LUT2 #(
    .INIT(4'h8)) 
    add_reg_reg_i_13__1
       (.I0(en_reg_in),
        .I1(inst_datapath_n_141),
        .O(\inst_linecalc2/C [11]));
  LUT2 #(
    .INIT(4'h8)) 
    add_reg_reg_i_13__2
       (.I0(en_reg_in),
        .I1(b[7]),
        .O(\inst_linecalc1/C [15]));
  LUT2 #(
    .INIT(4'h8)) 
    add_reg_reg_i_13__3
       (.I0(en_reg_in),
        .I1(inst_datapath_n_45),
        .O(\inst_linecalc8/C [11]));
  LUT2 #(
    .INIT(4'h8)) 
    add_reg_reg_i_13__4
       (.I0(en_reg_in),
        .I1(inst_datapath_n_60),
        .O(\inst_linecalc7/C [12]));
  LUT2 #(
    .INIT(4'h8)) 
    add_reg_reg_i_13__5
       (.I0(en_reg_in),
        .I1(inst_datapath_n_77),
        .O(\inst_linecalc6/C [11]));
  LUT2 #(
    .INIT(4'h8)) 
    add_reg_reg_i_13__6
       (.I0(en_reg_in),
        .I1(inst_datapath_n_92),
        .O(\inst_linecalc5/C [12]));
  LUT2 #(
    .INIT(4'h8)) 
    add_reg_reg_i_14
       (.I0(en_reg_in),
        .I1(inst_datapath_n_110),
        .O(\inst_linecalc4/C [10]));
  LUT2 #(
    .INIT(4'h8)) 
    add_reg_reg_i_14__0
       (.I0(en_reg_in),
        .I1(inst_datapath_n_125),
        .O(\inst_linecalc3/C [11]));
  LUT2 #(
    .INIT(4'h8)) 
    add_reg_reg_i_14__1
       (.I0(en_reg_in),
        .I1(inst_datapath_n_142),
        .O(\inst_linecalc2/C [10]));
  LUT2 #(
    .INIT(4'h8)) 
    add_reg_reg_i_14__2
       (.I0(en_reg_in),
        .I1(b[6]),
        .O(\inst_linecalc1/C [14]));
  LUT2 #(
    .INIT(4'h8)) 
    add_reg_reg_i_14__3
       (.I0(en_reg_in),
        .I1(inst_datapath_n_46),
        .O(\inst_linecalc8/C [10]));
  LUT2 #(
    .INIT(4'h8)) 
    add_reg_reg_i_14__4
       (.I0(en_reg_in),
        .I1(inst_datapath_n_61),
        .O(\inst_linecalc7/C [11]));
  LUT2 #(
    .INIT(4'h8)) 
    add_reg_reg_i_14__5
       (.I0(en_reg_in),
        .I1(inst_datapath_n_78),
        .O(\inst_linecalc6/C [10]));
  LUT2 #(
    .INIT(4'h8)) 
    add_reg_reg_i_14__6
       (.I0(en_reg_in),
        .I1(inst_datapath_n_93),
        .O(\inst_linecalc5/C [11]));
  LUT2 #(
    .INIT(4'h8)) 
    add_reg_reg_i_15
       (.I0(en_reg_in),
        .I1(inst_datapath_n_111),
        .O(\inst_linecalc4/C [9]));
  LUT2 #(
    .INIT(4'h8)) 
    add_reg_reg_i_15__0
       (.I0(en_reg_in),
        .I1(inst_datapath_n_126),
        .O(\inst_linecalc3/C [10]));
  LUT2 #(
    .INIT(4'h8)) 
    add_reg_reg_i_15__1
       (.I0(en_reg_in),
        .I1(inst_datapath_n_143),
        .O(\inst_linecalc2/C [9]));
  LUT2 #(
    .INIT(4'h8)) 
    add_reg_reg_i_15__2
       (.I0(en_reg_in),
        .I1(b[5]),
        .O(\inst_linecalc1/C [13]));
  LUT2 #(
    .INIT(4'h8)) 
    add_reg_reg_i_15__3
       (.I0(en_reg_in),
        .I1(inst_datapath_n_47),
        .O(\inst_linecalc8/C [9]));
  LUT2 #(
    .INIT(4'h8)) 
    add_reg_reg_i_15__4
       (.I0(en_reg_in),
        .I1(inst_datapath_n_62),
        .O(\inst_linecalc7/C [10]));
  LUT2 #(
    .INIT(4'h8)) 
    add_reg_reg_i_15__5
       (.I0(en_reg_in),
        .I1(inst_datapath_n_79),
        .O(\inst_linecalc6/C [9]));
  LUT2 #(
    .INIT(4'h8)) 
    add_reg_reg_i_15__6
       (.I0(en_reg_in),
        .I1(inst_datapath_n_94),
        .O(\inst_linecalc5/C [10]));
  LUT2 #(
    .INIT(4'h8)) 
    add_reg_reg_i_16
       (.I0(en_reg_in),
        .I1(inst_datapath_n_112),
        .O(\inst_linecalc4/C [8]));
  LUT2 #(
    .INIT(4'h8)) 
    add_reg_reg_i_16__0
       (.I0(en_reg_in),
        .I1(inst_datapath_n_127),
        .O(\inst_linecalc3/C [9]));
  LUT2 #(
    .INIT(4'h8)) 
    add_reg_reg_i_16__1
       (.I0(en_reg_in),
        .I1(inst_datapath_n_144),
        .O(\inst_linecalc2/C [8]));
  LUT2 #(
    .INIT(4'h8)) 
    add_reg_reg_i_16__2
       (.I0(en_reg_in),
        .I1(b[4]),
        .O(\inst_linecalc1/C [12]));
  LUT2 #(
    .INIT(4'h8)) 
    add_reg_reg_i_16__3
       (.I0(en_reg_in),
        .I1(inst_datapath_n_48),
        .O(\inst_linecalc8/C [8]));
  LUT2 #(
    .INIT(4'h8)) 
    add_reg_reg_i_16__4
       (.I0(en_reg_in),
        .I1(inst_datapath_n_63),
        .O(\inst_linecalc7/C [9]));
  LUT2 #(
    .INIT(4'h8)) 
    add_reg_reg_i_16__5
       (.I0(en_reg_in),
        .I1(inst_datapath_n_80),
        .O(\inst_linecalc6/C [8]));
  LUT2 #(
    .INIT(4'h8)) 
    add_reg_reg_i_16__6
       (.I0(en_reg_in),
        .I1(inst_datapath_n_95),
        .O(\inst_linecalc5/C [9]));
  LUT2 #(
    .INIT(4'h8)) 
    add_reg_reg_i_17
       (.I0(en_reg_in),
        .I1(inst_datapath_n_128),
        .O(\inst_linecalc3/C [8]));
  LUT2 #(
    .INIT(4'h8)) 
    add_reg_reg_i_17__0
       (.I0(en_reg_in),
        .I1(b[3]),
        .O(\inst_linecalc1/C [11]));
  LUT2 #(
    .INIT(4'h8)) 
    add_reg_reg_i_17__1
       (.I0(en_reg_in),
        .I1(inst_datapath_n_64),
        .O(\inst_linecalc7/C [8]));
  LUT2 #(
    .INIT(4'h8)) 
    add_reg_reg_i_17__2
       (.I0(en_reg_in),
        .I1(inst_datapath_n_96),
        .O(\inst_linecalc5/C [8]));
  LUT2 #(
    .INIT(4'h8)) 
    add_reg_reg_i_18
       (.I0(en_reg_in),
        .I1(b[2]),
        .O(\inst_linecalc1/C [10]));
  LUT2 #(
    .INIT(4'h8)) 
    add_reg_reg_i_19
       (.I0(en_reg_in),
        .I1(b[1]),
        .O(\inst_linecalc1/C [9]));
  LUT2 #(
    .INIT(4'h8)) 
    add_reg_reg_i_1__0__0
       (.I0(en_reg_in),
        .I1(inst_datapath_n_129),
        .O(\inst_linecalc2/C [23]));
  LUT2 #(
    .INIT(4'h8)) 
    add_reg_reg_i_1__1__0
       (.I0(en_reg_in),
        .I1(inst_datapath_n_33),
        .O(\inst_linecalc8/C [23]));
  LUT2 #(
    .INIT(4'h8)) 
    add_reg_reg_i_1__2__0
       (.I0(en_reg_in),
        .I1(inst_datapath_n_65),
        .O(\inst_linecalc6/C [23]));
  LUT2 #(
    .INIT(4'h8)) 
    add_reg_reg_i_1__3
       (.I0(en_reg_in),
        .I1(inst_datapath_n_97),
        .O(\inst_linecalc4/C [23]));
  LUT2 #(
    .INIT(4'h8)) 
    add_reg_reg_i_20
       (.I0(en_reg_in),
        .I1(b[0]),
        .O(\inst_linecalc1/C [8]));
  LUT2 #(
    .INIT(4'h8)) 
    add_reg_reg_i_2__0
       (.I0(en_reg_in),
        .I1(inst_datapath_n_98),
        .O(\inst_linecalc4/C [22]));
  LUT2 #(
    .INIT(4'h8)) 
    add_reg_reg_i_2__0__0
       (.I0(en_reg_in),
        .I1(inst_datapath_n_113),
        .O(\inst_linecalc3/C [23]));
  LUT2 #(
    .INIT(4'h8)) 
    add_reg_reg_i_2__1
       (.I0(en_reg_in),
        .I1(inst_datapath_n_130),
        .O(\inst_linecalc2/C [22]));
  LUT2 #(
    .INIT(4'h8)) 
    add_reg_reg_i_2__2
       (.I0(en_reg_in),
        .I1(inst_datapath_n_34),
        .O(\inst_linecalc8/C [22]));
  LUT2 #(
    .INIT(4'h8)) 
    add_reg_reg_i_2__3
       (.I0(en_reg_in),
        .I1(inst_datapath_n_49),
        .O(\inst_linecalc7/C [23]));
  LUT2 #(
    .INIT(4'h8)) 
    add_reg_reg_i_2__4
       (.I0(en_reg_in),
        .I1(inst_datapath_n_66),
        .O(\inst_linecalc6/C [22]));
  LUT2 #(
    .INIT(4'h8)) 
    add_reg_reg_i_2__5
       (.I0(en_reg_in),
        .I1(inst_datapath_n_81),
        .O(\inst_linecalc5/C [23]));
  LUT2 #(
    .INIT(4'hE)) 
    add_reg_reg_i_3
       (.I0(btnDreg),
        .I1(en_reg_in),
        .O(\inst_linecalc4/CEC ));
  LUT2 #(
    .INIT(4'h8)) 
    add_reg_reg_i_3__0
       (.I0(en_reg_in),
        .I1(inst_datapath_n_99),
        .O(\inst_linecalc4/C [21]));
  LUT2 #(
    .INIT(4'h8)) 
    add_reg_reg_i_3__1
       (.I0(en_reg_in),
        .I1(inst_datapath_n_114),
        .O(\inst_linecalc3/C [22]));
  LUT2 #(
    .INIT(4'h8)) 
    add_reg_reg_i_3__2
       (.I0(en_reg_in),
        .I1(inst_datapath_n_131),
        .O(\inst_linecalc2/C [21]));
  LUT2 #(
    .INIT(4'h8)) 
    add_reg_reg_i_3__3
       (.I0(en_reg_in),
        .I1(inst_datapath_n_35),
        .O(\inst_linecalc8/C [21]));
  LUT2 #(
    .INIT(4'h8)) 
    add_reg_reg_i_3__4
       (.I0(en_reg_in),
        .I1(inst_datapath_n_50),
        .O(\inst_linecalc7/C [22]));
  LUT2 #(
    .INIT(4'h8)) 
    add_reg_reg_i_3__5
       (.I0(en_reg_in),
        .I1(inst_datapath_n_67),
        .O(\inst_linecalc6/C [21]));
  LUT2 #(
    .INIT(4'h8)) 
    add_reg_reg_i_3__6
       (.I0(en_reg_in),
        .I1(inst_datapath_n_82),
        .O(\inst_linecalc5/C [22]));
  LUT2 #(
    .INIT(4'h8)) 
    add_reg_reg_i_4__0
       (.I0(en_reg_in),
        .I1(inst_datapath_n_100),
        .O(\inst_linecalc4/C [20]));
  LUT2 #(
    .INIT(4'h8)) 
    add_reg_reg_i_4__0__0
       (.I0(en_reg_in),
        .I1(inst_datapath_n_115),
        .O(\inst_linecalc3/C [21]));
  LUT2 #(
    .INIT(4'h8)) 
    add_reg_reg_i_4__1
       (.I0(en_reg_in),
        .I1(inst_datapath_n_132),
        .O(\inst_linecalc2/C [20]));
  LUT2 #(
    .INIT(4'h8)) 
    add_reg_reg_i_4__2
       (.I0(en_reg_in),
        .I1(inst_datapath_n_36),
        .O(\inst_linecalc8/C [20]));
  LUT2 #(
    .INIT(4'h8)) 
    add_reg_reg_i_4__3
       (.I0(en_reg_in),
        .I1(inst_datapath_n_51),
        .O(\inst_linecalc7/C [21]));
  LUT2 #(
    .INIT(4'h8)) 
    add_reg_reg_i_4__4
       (.I0(en_reg_in),
        .I1(inst_datapath_n_68),
        .O(\inst_linecalc6/C [20]));
  LUT2 #(
    .INIT(4'h8)) 
    add_reg_reg_i_4__5
       (.I0(en_reg_in),
        .I1(inst_datapath_n_83),
        .O(\inst_linecalc5/C [21]));
  LUT2 #(
    .INIT(4'h8)) 
    add_reg_reg_i_5
       (.I0(en_reg_in),
        .I1(inst_datapath_n_101),
        .O(\inst_linecalc4/C [19]));
  LUT2 #(
    .INIT(4'h8)) 
    add_reg_reg_i_5__0
       (.I0(en_reg_in),
        .I1(inst_datapath_n_116),
        .O(\inst_linecalc3/C [20]));
  LUT2 #(
    .INIT(4'h8)) 
    add_reg_reg_i_5__1
       (.I0(en_reg_in),
        .I1(inst_datapath_n_133),
        .O(\inst_linecalc2/C [19]));
  LUT2 #(
    .INIT(4'h8)) 
    add_reg_reg_i_5__2
       (.I0(en_reg_in),
        .I1(b[15]),
        .O(\inst_linecalc1/C [23]));
  LUT2 #(
    .INIT(4'h8)) 
    add_reg_reg_i_5__3
       (.I0(en_reg_in),
        .I1(inst_datapath_n_37),
        .O(\inst_linecalc8/C [19]));
  LUT2 #(
    .INIT(4'h8)) 
    add_reg_reg_i_5__4
       (.I0(en_reg_in),
        .I1(inst_datapath_n_52),
        .O(\inst_linecalc7/C [20]));
  LUT2 #(
    .INIT(4'h8)) 
    add_reg_reg_i_5__5
       (.I0(en_reg_in),
        .I1(inst_datapath_n_69),
        .O(\inst_linecalc6/C [19]));
  LUT2 #(
    .INIT(4'h8)) 
    add_reg_reg_i_5__6
       (.I0(en_reg_in),
        .I1(inst_datapath_n_84),
        .O(\inst_linecalc5/C [20]));
  LUT2 #(
    .INIT(4'h8)) 
    add_reg_reg_i_6
       (.I0(en_reg_in),
        .I1(inst_datapath_n_102),
        .O(\inst_linecalc4/C [18]));
  LUT2 #(
    .INIT(4'h8)) 
    add_reg_reg_i_6__0
       (.I0(en_reg_in),
        .I1(inst_datapath_n_117),
        .O(\inst_linecalc3/C [19]));
  LUT2 #(
    .INIT(4'h8)) 
    add_reg_reg_i_6__1
       (.I0(en_reg_in),
        .I1(inst_datapath_n_134),
        .O(\inst_linecalc2/C [18]));
  LUT2 #(
    .INIT(4'h8)) 
    add_reg_reg_i_6__2
       (.I0(en_reg_in),
        .I1(b[14]),
        .O(\inst_linecalc1/C [22]));
  LUT2 #(
    .INIT(4'h8)) 
    add_reg_reg_i_6__3
       (.I0(en_reg_in),
        .I1(inst_datapath_n_38),
        .O(\inst_linecalc8/C [18]));
  LUT2 #(
    .INIT(4'h8)) 
    add_reg_reg_i_6__4
       (.I0(en_reg_in),
        .I1(inst_datapath_n_53),
        .O(\inst_linecalc7/C [19]));
  LUT2 #(
    .INIT(4'h8)) 
    add_reg_reg_i_6__5
       (.I0(en_reg_in),
        .I1(inst_datapath_n_70),
        .O(\inst_linecalc6/C [18]));
  LUT2 #(
    .INIT(4'h8)) 
    add_reg_reg_i_6__6
       (.I0(en_reg_in),
        .I1(inst_datapath_n_85),
        .O(\inst_linecalc5/C [19]));
  LUT2 #(
    .INIT(4'h8)) 
    add_reg_reg_i_7
       (.I0(en_reg_in),
        .I1(inst_datapath_n_103),
        .O(\inst_linecalc4/C [17]));
  LUT2 #(
    .INIT(4'h8)) 
    add_reg_reg_i_7__0
       (.I0(en_reg_in),
        .I1(inst_datapath_n_118),
        .O(\inst_linecalc3/C [18]));
  LUT2 #(
    .INIT(4'h8)) 
    add_reg_reg_i_7__1
       (.I0(en_reg_in),
        .I1(inst_datapath_n_135),
        .O(\inst_linecalc2/C [17]));
  LUT2 #(
    .INIT(4'h8)) 
    add_reg_reg_i_7__2
       (.I0(en_reg_in),
        .I1(b[13]),
        .O(\inst_linecalc1/C [21]));
  LUT2 #(
    .INIT(4'h8)) 
    add_reg_reg_i_7__3
       (.I0(en_reg_in),
        .I1(inst_datapath_n_39),
        .O(\inst_linecalc8/C [17]));
  LUT2 #(
    .INIT(4'h8)) 
    add_reg_reg_i_7__4
       (.I0(en_reg_in),
        .I1(inst_datapath_n_54),
        .O(\inst_linecalc7/C [18]));
  LUT2 #(
    .INIT(4'h8)) 
    add_reg_reg_i_7__5
       (.I0(en_reg_in),
        .I1(inst_datapath_n_71),
        .O(\inst_linecalc6/C [17]));
  LUT2 #(
    .INIT(4'h8)) 
    add_reg_reg_i_7__6
       (.I0(en_reg_in),
        .I1(inst_datapath_n_86),
        .O(\inst_linecalc5/C [18]));
  LUT2 #(
    .INIT(4'h8)) 
    add_reg_reg_i_8
       (.I0(en_reg_in),
        .I1(inst_datapath_n_104),
        .O(\inst_linecalc4/C [16]));
  LUT2 #(
    .INIT(4'h8)) 
    add_reg_reg_i_8__0
       (.I0(en_reg_in),
        .I1(inst_datapath_n_119),
        .O(\inst_linecalc3/C [17]));
  LUT2 #(
    .INIT(4'h8)) 
    add_reg_reg_i_8__1
       (.I0(en_reg_in),
        .I1(inst_datapath_n_136),
        .O(\inst_linecalc2/C [16]));
  LUT2 #(
    .INIT(4'h8)) 
    add_reg_reg_i_8__2
       (.I0(en_reg_in),
        .I1(b[12]),
        .O(\inst_linecalc1/C [20]));
  LUT2 #(
    .INIT(4'h8)) 
    add_reg_reg_i_8__3
       (.I0(en_reg_in),
        .I1(inst_datapath_n_40),
        .O(\inst_linecalc8/C [16]));
  LUT2 #(
    .INIT(4'h8)) 
    add_reg_reg_i_8__4
       (.I0(en_reg_in),
        .I1(inst_datapath_n_55),
        .O(\inst_linecalc7/C [17]));
  LUT2 #(
    .INIT(4'h8)) 
    add_reg_reg_i_8__5
       (.I0(en_reg_in),
        .I1(inst_datapath_n_72),
        .O(\inst_linecalc6/C [16]));
  LUT2 #(
    .INIT(4'h8)) 
    add_reg_reg_i_8__6
       (.I0(en_reg_in),
        .I1(inst_datapath_n_87),
        .O(\inst_linecalc5/C [17]));
  LUT2 #(
    .INIT(4'h8)) 
    add_reg_reg_i_9
       (.I0(en_reg_in),
        .I1(inst_datapath_n_105),
        .O(\inst_linecalc4/C [15]));
  LUT2 #(
    .INIT(4'h8)) 
    add_reg_reg_i_9__0
       (.I0(en_reg_in),
        .I1(inst_datapath_n_120),
        .O(\inst_linecalc3/C [16]));
  LUT2 #(
    .INIT(4'h8)) 
    add_reg_reg_i_9__1
       (.I0(en_reg_in),
        .I1(inst_datapath_n_137),
        .O(\inst_linecalc2/C [15]));
  LUT2 #(
    .INIT(4'h8)) 
    add_reg_reg_i_9__2
       (.I0(en_reg_in),
        .I1(b[11]),
        .O(\inst_linecalc1/C [19]));
  LUT2 #(
    .INIT(4'h8)) 
    add_reg_reg_i_9__3
       (.I0(en_reg_in),
        .I1(inst_datapath_n_41),
        .O(\inst_linecalc8/C [15]));
  LUT2 #(
    .INIT(4'h8)) 
    add_reg_reg_i_9__4
       (.I0(en_reg_in),
        .I1(inst_datapath_n_56),
        .O(\inst_linecalc7/C [16]));
  LUT2 #(
    .INIT(4'h8)) 
    add_reg_reg_i_9__5
       (.I0(en_reg_in),
        .I1(inst_datapath_n_73),
        .O(\inst_linecalc6/C [15]));
  LUT2 #(
    .INIT(4'h8)) 
    add_reg_reg_i_9__6
       (.I0(en_reg_in),
        .I1(inst_datapath_n_88),
        .O(\inst_linecalc5/C [16]));
  MemIN inst_MemIN
       (.ADDRB(mem_addr_a),
        .DOA(mem_out_a),
        .DOB(mem_out_b),
        .clk_IBUF_BUFG(clk_IBUF_BUFG));
  control inst_control
       (.ADDRB(mem_addr_a),
        .btnDreg(btnDreg),
        .btnRreg(btnRreg),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .en_reg(en_reg),
        .en_reg_in(en_reg_in),
        .\en_reg_in_reg[1] (inst_control_n_10),
        .m0(m0),
        .\oper_reg[2]_0 (inst_control_n_11),
        .\sign_reg_count_reg[3]_0 (inst_control_n_6),
        .\sign_reg_count_reg[3]_1 (inst_control_n_7),
        .\sign_reg_count_reg[3]_2 (inst_control_n_8),
        .y_delay_2(\inst_linecalc4/y_delay_2 ));
  datapath inst_datapath
       (.A({sub_reg_reg_i_11__0_n_0,sub_reg_reg_i_12__0_n_0,sub_reg_reg_i_13__0_n_0,\inst_linecalc4/A }),
        .B({sub_reg_reg_i_1_n_0,sub_reg_reg_i_2_n_0,sub_reg_reg_i_3_n_0,sub_reg_reg_i_4_n_0,sub_reg_reg_i_5_n_0,sub_reg_reg_i_6_n_0,sub_reg_reg_i_7_n_0,sub_reg_reg_i_8_n_0,sub_reg_reg_i_9_n_0,sub_reg_reg_i_10_n_0}),
        .C(\inst_linecalc1/C ),
        .CEC(\inst_linecalc4/CEC ),
        .D(D),
        .DOA(mem_out_a),
        .DOB(mem_out_b),
        .I1(\inst_linecalc4/I1 ),
        .Q({inst_datapath_n_33,inst_datapath_n_34,inst_datapath_n_35,inst_datapath_n_36,inst_datapath_n_37,inst_datapath_n_38,inst_datapath_n_39,inst_datapath_n_40,inst_datapath_n_41,inst_datapath_n_42,inst_datapath_n_43,inst_datapath_n_44,inst_datapath_n_45,inst_datapath_n_46,inst_datapath_n_47,inst_datapath_n_48}),
        .add_reg_reg(inst_control_n_11),
        .add_reg_reg_0(inst_control_n_8),
        .add_reg_reg_1(inst_control_n_7),
        .add_reg_reg_2(inst_control_n_6),
        .add_reg_reg_3(\inst_linecalc2/C ),
        .add_reg_reg_4(\inst_linecalc3/C ),
        .add_reg_reg_5(\inst_linecalc4/C ),
        .add_reg_reg_6(\inst_linecalc5/C ),
        .add_reg_reg_7(\inst_linecalc6/C ),
        .add_reg_reg_8(\inst_linecalc7/C ),
        .add_reg_reg_9(\inst_linecalc8/C ),
        .\b1_reg[15]_0 (b),
        .\b2_reg[15]_0 ({inst_datapath_n_129,inst_datapath_n_130,inst_datapath_n_131,inst_datapath_n_132,inst_datapath_n_133,inst_datapath_n_134,inst_datapath_n_135,inst_datapath_n_136,inst_datapath_n_137,inst_datapath_n_138,inst_datapath_n_139,inst_datapath_n_140,inst_datapath_n_141,inst_datapath_n_142,inst_datapath_n_143,inst_datapath_n_144}),
        .\b3_reg[15]_0 ({inst_datapath_n_113,inst_datapath_n_114,inst_datapath_n_115,inst_datapath_n_116,inst_datapath_n_117,inst_datapath_n_118,inst_datapath_n_119,inst_datapath_n_120,inst_datapath_n_121,inst_datapath_n_122,inst_datapath_n_123,inst_datapath_n_124,inst_datapath_n_125,inst_datapath_n_126,inst_datapath_n_127,inst_datapath_n_128}),
        .\b4_reg[15]_0 ({inst_datapath_n_97,inst_datapath_n_98,inst_datapath_n_99,inst_datapath_n_100,inst_datapath_n_101,inst_datapath_n_102,inst_datapath_n_103,inst_datapath_n_104,inst_datapath_n_105,inst_datapath_n_106,inst_datapath_n_107,inst_datapath_n_108,inst_datapath_n_109,inst_datapath_n_110,inst_datapath_n_111,inst_datapath_n_112}),
        .\b5_reg[15]_0 ({inst_datapath_n_81,inst_datapath_n_82,inst_datapath_n_83,inst_datapath_n_84,inst_datapath_n_85,inst_datapath_n_86,inst_datapath_n_87,inst_datapath_n_88,inst_datapath_n_89,inst_datapath_n_90,inst_datapath_n_91,inst_datapath_n_92,inst_datapath_n_93,inst_datapath_n_94,inst_datapath_n_95,inst_datapath_n_96}),
        .\b6_reg[15]_0 ({inst_datapath_n_65,inst_datapath_n_66,inst_datapath_n_67,inst_datapath_n_68,inst_datapath_n_69,inst_datapath_n_70,inst_datapath_n_71,inst_datapath_n_72,inst_datapath_n_73,inst_datapath_n_74,inst_datapath_n_75,inst_datapath_n_76,inst_datapath_n_77,inst_datapath_n_78,inst_datapath_n_79,inst_datapath_n_80}),
        .\b7_reg[15]_0 ({inst_datapath_n_49,inst_datapath_n_50,inst_datapath_n_51,inst_datapath_n_52,inst_datapath_n_53,inst_datapath_n_54,inst_datapath_n_55,inst_datapath_n_56,inst_datapath_n_57,inst_datapath_n_58,inst_datapath_n_59,inst_datapath_n_60,inst_datapath_n_61,inst_datapath_n_62,inst_datapath_n_63,inst_datapath_n_64}),
        .btnDreg(btnDreg),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .en_reg(en_reg),
        .en_reg_in(en_reg_in),
        .\en_reg_in_reg[1]_0 (inst_control_n_10),
        .led_OBUF(led_OBUF),
        .m0(m0),
        .sub_reg_reg({sub_reg_reg_i_1__0_n_0,sub_reg_reg_i_2__0_n_0,sub_reg_reg_i_3__0_n_0,sub_reg_reg_i_4__0_n_0,sub_reg_reg_i_5__0_n_0,sub_reg_reg_i_6__0_n_0,sub_reg_reg_i_7__0_n_0,sub_reg_reg_i_8__0_n_0,sub_reg_reg_i_9__0_n_0,sub_reg_reg_i_10__0_n_0}),
        .sub_reg_reg_0({sub_reg_reg_i_11_n_0,sub_reg_reg_i_12_n_0,sub_reg_reg_i_13_n_0,\inst_linecalc4_2/A }),
        .sub_reg_reg_1({sub_reg_reg_i_1__8_n_0,sub_reg_reg_i_2__8_n_0,sub_reg_reg_i_3__4_n_0}),
        .sub_reg_reg_10({sub_reg_reg_i_1__4_n_0,sub_reg_reg_i_2__4_n_0,sub_reg_reg_i_3__2_n_0}),
        .sub_reg_reg_11({sub_reg_reg_i_1__10_n_0,sub_reg_reg_i_2__10_n_0}),
        .sub_reg_reg_12({sub_reg_reg_i_1__3_n_0,sub_reg_reg_i_2__3_n_0}),
        .sub_reg_reg_13({sub_reg_reg_i_1__9_n_0,sub_reg_reg_i_2__9_n_0}),
        .sub_reg_reg_14({sub_reg_reg_i_1__2_n_0,sub_reg_reg_i_2__2_n_0}),
        .sub_reg_reg_2({sub_reg_reg_i_1__1_n_0,sub_reg_reg_i_2__1_n_0,sub_reg_reg_i_3__1_n_0}),
        .sub_reg_reg_3({sub_reg_reg_i_1__13_n_0,sub_reg_reg_i_2__13_n_0,sub_reg_reg_i_3__6_n_0}),
        .sub_reg_reg_4({sub_reg_reg_i_1__6_n_0,sub_reg_reg_i_2__6_n_0,sub_reg_reg_i_3__3_n_0}),
        .sub_reg_reg_5({sub_reg_reg_i_1__14_n_0,sub_reg_reg_i_2__14_n_0}),
        .sub_reg_reg_6({sub_reg_reg_i_1__7_n_0,sub_reg_reg_i_2__7_n_0}),
        .sub_reg_reg_7({sub_reg_reg_i_1__12_n_0,sub_reg_reg_i_2__12_n_0}),
        .sub_reg_reg_8({sub_reg_reg_i_1__5_n_0,sub_reg_reg_i_2__5_n_0}),
        .sub_reg_reg_9({sub_reg_reg_i_1__11_n_0,sub_reg_reg_i_2__11_n_0,sub_reg_reg_i_3__5_n_0}),
        .sw_reg(sw_reg),
        .y_delay_2(\inst_linecalc4/y_delay_2 ),
        .\y_delay_2_reg[0] (inst_datapath_n_6),
        .\y_delay_2_reg[0]_0 (inst_datapath_n_22),
        .\y_delay_2_reg[10] (inst_datapath_n_0),
        .\y_delay_2_reg[10]_0 (inst_datapath_n_16),
        .\y_delay_2_reg[11] (inst_datapath_n_1),
        .\y_delay_2_reg[11]_0 (inst_datapath_n_17),
        .\y_delay_2_reg[12] (inst_datapath_n_2),
        .\y_delay_2_reg[12]_0 (inst_datapath_n_18),
        .\y_delay_2_reg[13] (inst_datapath_n_3),
        .\y_delay_2_reg[13]_0 (inst_datapath_n_19),
        .\y_delay_2_reg[14] (inst_datapath_n_4),
        .\y_delay_2_reg[14]_0 (inst_datapath_n_20),
        .\y_delay_2_reg[15] (inst_datapath_n_5),
        .\y_delay_2_reg[15]_0 (inst_datapath_n_21),
        .\y_delay_2_reg[1] (inst_datapath_n_7),
        .\y_delay_2_reg[1]_0 (inst_datapath_n_23),
        .\y_delay_2_reg[2] (inst_datapath_n_8),
        .\y_delay_2_reg[2]_0 (inst_datapath_n_24),
        .\y_delay_2_reg[3] (inst_datapath_n_9),
        .\y_delay_2_reg[3]_0 (inst_datapath_n_25),
        .\y_delay_2_reg[4] (inst_datapath_n_10),
        .\y_delay_2_reg[4]_0 (inst_datapath_n_26),
        .\y_delay_2_reg[5] (inst_datapath_n_11),
        .\y_delay_2_reg[5]_0 (inst_datapath_n_27),
        .\y_delay_2_reg[6] (inst_datapath_n_12),
        .\y_delay_2_reg[6]_0 (inst_datapath_n_28),
        .\y_delay_2_reg[7] (inst_datapath_n_13),
        .\y_delay_2_reg[7]_0 (inst_datapath_n_29),
        .\y_delay_2_reg[8] (inst_datapath_n_14),
        .\y_delay_2_reg[8]_0 (inst_datapath_n_30),
        .\y_delay_2_reg[9] (inst_datapath_n_15),
        .\y_delay_2_reg[9]_0 (inst_datapath_n_31));
  LUT1 #(
    .INIT(2'h1)) 
    sub_reg_reg_i_1
       (.I0(inst_datapath_n_31),
        .O(sub_reg_reg_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_reg_reg_i_10
       (.I0(inst_datapath_n_22),
        .O(sub_reg_reg_i_10_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_reg_reg_i_10__0
       (.I0(inst_datapath_n_6),
        .O(sub_reg_reg_i_10__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_reg_reg_i_11
       (.I0(inst_datapath_n_5),
        .O(sub_reg_reg_i_11_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_reg_reg_i_11__0
       (.I0(inst_datapath_n_21),
        .O(sub_reg_reg_i_11__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_reg_reg_i_12
       (.I0(inst_datapath_n_5),
        .O(sub_reg_reg_i_12_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_reg_reg_i_12__0
       (.I0(inst_datapath_n_21),
        .O(sub_reg_reg_i_12__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_reg_reg_i_13
       (.I0(inst_datapath_n_5),
        .O(sub_reg_reg_i_13_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_reg_reg_i_13__0
       (.I0(inst_datapath_n_21),
        .O(sub_reg_reg_i_13__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_reg_reg_i_14
       (.I0(inst_datapath_n_20),
        .O(\inst_linecalc4/A [4]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_reg_reg_i_14__0
       (.I0(inst_datapath_n_4),
        .O(\inst_linecalc4_2/A [4]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_reg_reg_i_15
       (.I0(inst_datapath_n_19),
        .O(\inst_linecalc4/A [3]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_reg_reg_i_15__0
       (.I0(inst_datapath_n_3),
        .O(\inst_linecalc4_2/A [3]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_reg_reg_i_16
       (.I0(inst_datapath_n_18),
        .O(\inst_linecalc4/A [2]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_reg_reg_i_16__0
       (.I0(inst_datapath_n_2),
        .O(\inst_linecalc4_2/A [2]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_reg_reg_i_17
       (.I0(inst_datapath_n_17),
        .O(\inst_linecalc4/A [1]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_reg_reg_i_17__0
       (.I0(inst_datapath_n_1),
        .O(\inst_linecalc4_2/A [1]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_reg_reg_i_18
       (.I0(inst_datapath_n_16),
        .O(\inst_linecalc4/A [0]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_reg_reg_i_18__0
       (.I0(inst_datapath_n_0),
        .O(\inst_linecalc4_2/A [0]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_reg_reg_i_1__0
       (.I0(inst_datapath_n_15),
        .O(sub_reg_reg_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_reg_reg_i_1__1
       (.I0(inst_datapath_n_5),
        .O(sub_reg_reg_i_1__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_reg_reg_i_1__10
       (.I0(inst_datapath_n_21),
        .O(sub_reg_reg_i_1__10_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_reg_reg_i_1__11
       (.I0(inst_datapath_n_21),
        .O(sub_reg_reg_i_1__11_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_reg_reg_i_1__12
       (.I0(inst_datapath_n_21),
        .O(sub_reg_reg_i_1__12_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_reg_reg_i_1__13
       (.I0(inst_datapath_n_21),
        .O(sub_reg_reg_i_1__13_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_reg_reg_i_1__14
       (.I0(inst_datapath_n_21),
        .O(sub_reg_reg_i_1__14_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_reg_reg_i_1__2
       (.I0(inst_datapath_n_5),
        .O(sub_reg_reg_i_1__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_reg_reg_i_1__3
       (.I0(inst_datapath_n_5),
        .O(sub_reg_reg_i_1__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_reg_reg_i_1__4
       (.I0(inst_datapath_n_5),
        .O(sub_reg_reg_i_1__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_reg_reg_i_1__5
       (.I0(inst_datapath_n_5),
        .O(sub_reg_reg_i_1__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_reg_reg_i_1__6
       (.I0(inst_datapath_n_5),
        .O(sub_reg_reg_i_1__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_reg_reg_i_1__7
       (.I0(inst_datapath_n_5),
        .O(sub_reg_reg_i_1__7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_reg_reg_i_1__8
       (.I0(inst_datapath_n_21),
        .O(sub_reg_reg_i_1__8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_reg_reg_i_1__9
       (.I0(inst_datapath_n_21),
        .O(sub_reg_reg_i_1__9_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_reg_reg_i_2
       (.I0(inst_datapath_n_30),
        .O(sub_reg_reg_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_reg_reg_i_2__0
       (.I0(inst_datapath_n_14),
        .O(sub_reg_reg_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_reg_reg_i_2__1
       (.I0(inst_datapath_n_5),
        .O(sub_reg_reg_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_reg_reg_i_2__10
       (.I0(inst_datapath_n_21),
        .O(sub_reg_reg_i_2__10_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_reg_reg_i_2__11
       (.I0(inst_datapath_n_21),
        .O(sub_reg_reg_i_2__11_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_reg_reg_i_2__12
       (.I0(inst_datapath_n_21),
        .O(sub_reg_reg_i_2__12_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_reg_reg_i_2__13
       (.I0(inst_datapath_n_21),
        .O(sub_reg_reg_i_2__13_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_reg_reg_i_2__14
       (.I0(inst_datapath_n_21),
        .O(sub_reg_reg_i_2__14_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_reg_reg_i_2__2
       (.I0(inst_datapath_n_5),
        .O(sub_reg_reg_i_2__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_reg_reg_i_2__3
       (.I0(inst_datapath_n_5),
        .O(sub_reg_reg_i_2__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_reg_reg_i_2__4
       (.I0(inst_datapath_n_5),
        .O(sub_reg_reg_i_2__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_reg_reg_i_2__5
       (.I0(inst_datapath_n_5),
        .O(sub_reg_reg_i_2__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_reg_reg_i_2__6
       (.I0(inst_datapath_n_5),
        .O(sub_reg_reg_i_2__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_reg_reg_i_2__7
       (.I0(inst_datapath_n_5),
        .O(sub_reg_reg_i_2__7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_reg_reg_i_2__8
       (.I0(inst_datapath_n_21),
        .O(sub_reg_reg_i_2__8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_reg_reg_i_2__9
       (.I0(inst_datapath_n_21),
        .O(sub_reg_reg_i_2__9_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_reg_reg_i_3
       (.I0(inst_datapath_n_29),
        .O(sub_reg_reg_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_reg_reg_i_3__0
       (.I0(inst_datapath_n_13),
        .O(sub_reg_reg_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_reg_reg_i_3__1
       (.I0(inst_datapath_n_5),
        .O(sub_reg_reg_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_reg_reg_i_3__2
       (.I0(inst_datapath_n_5),
        .O(sub_reg_reg_i_3__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_reg_reg_i_3__3
       (.I0(inst_datapath_n_5),
        .O(sub_reg_reg_i_3__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_reg_reg_i_3__4
       (.I0(inst_datapath_n_21),
        .O(sub_reg_reg_i_3__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_reg_reg_i_3__5
       (.I0(inst_datapath_n_21),
        .O(sub_reg_reg_i_3__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_reg_reg_i_3__6
       (.I0(inst_datapath_n_21),
        .O(sub_reg_reg_i_3__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_reg_reg_i_4
       (.I0(inst_datapath_n_28),
        .O(sub_reg_reg_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_reg_reg_i_4__0
       (.I0(inst_datapath_n_12),
        .O(sub_reg_reg_i_4__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_reg_reg_i_5
       (.I0(inst_datapath_n_27),
        .O(sub_reg_reg_i_5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_reg_reg_i_5__0
       (.I0(inst_datapath_n_11),
        .O(sub_reg_reg_i_5__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_reg_reg_i_6
       (.I0(inst_datapath_n_26),
        .O(sub_reg_reg_i_6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_reg_reg_i_6__0
       (.I0(inst_datapath_n_10),
        .O(sub_reg_reg_i_6__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_reg_reg_i_7
       (.I0(inst_datapath_n_25),
        .O(sub_reg_reg_i_7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_reg_reg_i_7__0
       (.I0(inst_datapath_n_9),
        .O(sub_reg_reg_i_7__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_reg_reg_i_8
       (.I0(inst_datapath_n_24),
        .O(sub_reg_reg_i_8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_reg_reg_i_8__0
       (.I0(inst_datapath_n_8),
        .O(sub_reg_reg_i_8__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_reg_reg_i_9
       (.I0(inst_datapath_n_23),
        .O(sub_reg_reg_i_9_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_reg_reg_i_9__0
       (.I0(inst_datapath_n_7),
        .O(sub_reg_reg_i_9__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    \y_delay_1[10]_i_1 
       (.I0(btnDreg),
        .I1(en_reg),
        .O(\inst_linecalc4/I1 ));
endmodule

module clkdiv
   (clk10hz,
    CLK,
    clk_IBUF_BUFG);
  output clk10hz;
  output CLK;
  input clk_IBUF_BUFG;

  wire CLK;
  wire I;
  wire clear;
  wire clk10hz;
  wire clk_IBUF_BUFG;
  wire \cnt[0]_i_3_n_0 ;
  wire \cnt[0]_i_4_n_0 ;
  wire \cnt[0]_i_5_n_0 ;
  wire \cnt[0]_i_6_n_0 ;
  wire \cnt[0]_i_7_n_0 ;
  wire [22:0]cnt_reg;
  wire \cnt_reg[0]_i_2_n_0 ;
  wire \cnt_reg[0]_i_2_n_4 ;
  wire \cnt_reg[0]_i_2_n_5 ;
  wire \cnt_reg[0]_i_2_n_6 ;
  wire \cnt_reg[0]_i_2_n_7 ;
  wire \cnt_reg[12]_i_1_n_0 ;
  wire \cnt_reg[12]_i_1_n_4 ;
  wire \cnt_reg[12]_i_1_n_5 ;
  wire \cnt_reg[12]_i_1_n_6 ;
  wire \cnt_reg[12]_i_1_n_7 ;
  wire \cnt_reg[16]_i_1_n_0 ;
  wire \cnt_reg[16]_i_1_n_4 ;
  wire \cnt_reg[16]_i_1_n_5 ;
  wire \cnt_reg[16]_i_1_n_6 ;
  wire \cnt_reg[16]_i_1_n_7 ;
  wire \cnt_reg[20]_i_1_n_4 ;
  wire \cnt_reg[20]_i_1_n_5 ;
  wire \cnt_reg[20]_i_1_n_6 ;
  wire \cnt_reg[20]_i_1_n_7 ;
  wire \cnt_reg[4]_i_1_n_0 ;
  wire \cnt_reg[4]_i_1_n_4 ;
  wire \cnt_reg[4]_i_1_n_5 ;
  wire \cnt_reg[4]_i_1_n_6 ;
  wire \cnt_reg[4]_i_1_n_7 ;
  wire \cnt_reg[8]_i_1_n_0 ;
  wire \cnt_reg[8]_i_1_n_4 ;
  wire \cnt_reg[8]_i_1_n_5 ;
  wire \cnt_reg[8]_i_1_n_6 ;
  wire \cnt_reg[8]_i_1_n_7 ;
  wire \cnt_reg_n_0_[16] ;
  wire [2:0]\NLW_cnt_reg[0]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_cnt_reg[12]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_cnt_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_cnt_reg[20]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_cnt_reg[4]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_cnt_reg[8]_i_1_CO_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  BUFG BUFG_INST2
       (.I(I),
        .O(clk10hz));
  (* box_type = "PRIMITIVE" *) 
  BUFG BUFG_INST3
       (.I(\cnt_reg_n_0_[16] ),
        .O(CLK));
  LUT4 #(
    .INIT(16'h4000)) 
    \cnt[0]_i_1 
       (.I0(\cnt[0]_i_3_n_0 ),
        .I1(\cnt[0]_i_4_n_0 ),
        .I2(\cnt[0]_i_5_n_0 ),
        .I3(\cnt[0]_i_6_n_0 ),
        .O(clear));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFBF)) 
    \cnt[0]_i_3 
       (.I0(cnt_reg[7]),
        .I1(cnt_reg[20]),
        .I2(I),
        .I3(cnt_reg[13]),
        .I4(cnt_reg[8]),
        .I5(cnt_reg[11]),
        .O(\cnt[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \cnt[0]_i_4 
       (.I0(cnt_reg[22]),
        .I1(cnt_reg[18]),
        .I2(cnt_reg[21]),
        .I3(cnt_reg[14]),
        .I4(\cnt_reg_n_0_[16] ),
        .I5(cnt_reg[17]),
        .O(\cnt[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \cnt[0]_i_5 
       (.I0(cnt_reg[12]),
        .I1(cnt_reg[15]),
        .I2(cnt_reg[19]),
        .I3(cnt_reg[10]),
        .I4(cnt_reg[6]),
        .I5(cnt_reg[9]),
        .O(\cnt[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \cnt[0]_i_6 
       (.I0(cnt_reg[3]),
        .I1(cnt_reg[4]),
        .I2(cnt_reg[5]),
        .I3(cnt_reg[2]),
        .I4(cnt_reg[0]),
        .I5(cnt_reg[1]),
        .O(\cnt[0]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cnt[0]_i_7 
       (.I0(cnt_reg[0]),
        .O(\cnt[0]_i_7_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\cnt_reg[0]_i_2_n_7 ),
        .Q(cnt_reg[0]),
        .R(clear));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \cnt_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\cnt_reg[0]_i_2_n_0 ,\NLW_cnt_reg[0]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\cnt_reg[0]_i_2_n_4 ,\cnt_reg[0]_i_2_n_5 ,\cnt_reg[0]_i_2_n_6 ,\cnt_reg[0]_i_2_n_7 }),
        .S({cnt_reg[3:1],\cnt[0]_i_7_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\cnt_reg[8]_i_1_n_5 ),
        .Q(cnt_reg[10]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\cnt_reg[8]_i_1_n_4 ),
        .Q(cnt_reg[11]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\cnt_reg[12]_i_1_n_7 ),
        .Q(cnt_reg[12]),
        .R(clear));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \cnt_reg[12]_i_1 
       (.CI(\cnt_reg[8]_i_1_n_0 ),
        .CO({\cnt_reg[12]_i_1_n_0 ,\NLW_cnt_reg[12]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\cnt_reg[12]_i_1_n_4 ,\cnt_reg[12]_i_1_n_5 ,\cnt_reg[12]_i_1_n_6 ,\cnt_reg[12]_i_1_n_7 }),
        .S(cnt_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\cnt_reg[12]_i_1_n_6 ),
        .Q(cnt_reg[13]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\cnt_reg[12]_i_1_n_5 ),
        .Q(cnt_reg[14]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\cnt_reg[12]_i_1_n_4 ),
        .Q(cnt_reg[15]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\cnt_reg[16]_i_1_n_7 ),
        .Q(\cnt_reg_n_0_[16] ),
        .R(clear));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \cnt_reg[16]_i_1 
       (.CI(\cnt_reg[12]_i_1_n_0 ),
        .CO({\cnt_reg[16]_i_1_n_0 ,\NLW_cnt_reg[16]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\cnt_reg[16]_i_1_n_4 ,\cnt_reg[16]_i_1_n_5 ,\cnt_reg[16]_i_1_n_6 ,\cnt_reg[16]_i_1_n_7 }),
        .S({cnt_reg[19:17],\cnt_reg_n_0_[16] }));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\cnt_reg[16]_i_1_n_6 ),
        .Q(cnt_reg[17]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\cnt_reg[16]_i_1_n_5 ),
        .Q(cnt_reg[18]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\cnt_reg[16]_i_1_n_4 ),
        .Q(cnt_reg[19]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\cnt_reg[0]_i_2_n_6 ),
        .Q(cnt_reg[1]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\cnt_reg[20]_i_1_n_7 ),
        .Q(cnt_reg[20]),
        .R(clear));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \cnt_reg[20]_i_1 
       (.CI(\cnt_reg[16]_i_1_n_0 ),
        .CO(\NLW_cnt_reg[20]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\cnt_reg[20]_i_1_n_4 ,\cnt_reg[20]_i_1_n_5 ,\cnt_reg[20]_i_1_n_6 ,\cnt_reg[20]_i_1_n_7 }),
        .S({I,cnt_reg[22:20]}));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\cnt_reg[20]_i_1_n_6 ),
        .Q(cnt_reg[21]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\cnt_reg[20]_i_1_n_5 ),
        .Q(cnt_reg[22]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\cnt_reg[20]_i_1_n_4 ),
        .Q(I),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\cnt_reg[0]_i_2_n_5 ),
        .Q(cnt_reg[2]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\cnt_reg[0]_i_2_n_4 ),
        .Q(cnt_reg[3]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\cnt_reg[4]_i_1_n_7 ),
        .Q(cnt_reg[4]),
        .R(clear));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \cnt_reg[4]_i_1 
       (.CI(\cnt_reg[0]_i_2_n_0 ),
        .CO({\cnt_reg[4]_i_1_n_0 ,\NLW_cnt_reg[4]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\cnt_reg[4]_i_1_n_4 ,\cnt_reg[4]_i_1_n_5 ,\cnt_reg[4]_i_1_n_6 ,\cnt_reg[4]_i_1_n_7 }),
        .S(cnt_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\cnt_reg[4]_i_1_n_6 ),
        .Q(cnt_reg[5]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\cnt_reg[4]_i_1_n_5 ),
        .Q(cnt_reg[6]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\cnt_reg[4]_i_1_n_4 ),
        .Q(cnt_reg[7]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\cnt_reg[8]_i_1_n_7 ),
        .Q(cnt_reg[8]),
        .R(clear));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \cnt_reg[8]_i_1 
       (.CI(\cnt_reg[4]_i_1_n_0 ),
        .CO({\cnt_reg[8]_i_1_n_0 ,\NLW_cnt_reg[8]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\cnt_reg[8]_i_1_n_4 ,\cnt_reg[8]_i_1_n_5 ,\cnt_reg[8]_i_1_n_6 ,\cnt_reg[8]_i_1_n_7 }),
        .S(cnt_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\cnt_reg[8]_i_1_n_6 ),
        .Q(cnt_reg[9]),
        .R(clear));
endmodule

module control
   (en_reg,
    ADDRB,
    y_delay_2,
    \sign_reg_count_reg[3]_0 ,
    \sign_reg_count_reg[3]_1 ,
    \sign_reg_count_reg[3]_2 ,
    m0,
    \en_reg_in_reg[1] ,
    \oper_reg[2]_0 ,
    clk_IBUF_BUFG,
    btnRreg,
    btnDreg,
    en_reg_in);
  output en_reg;
  output [3:0]ADDRB;
  output y_delay_2;
  output \sign_reg_count_reg[3]_0 ;
  output \sign_reg_count_reg[3]_1 ;
  output \sign_reg_count_reg[3]_2 ;
  output m0;
  output \en_reg_in_reg[1] ;
  output \oper_reg[2]_0 ;
  input clk_IBUF_BUFG;
  input btnRreg;
  input btnDreg;
  input [0:0]en_reg_in;

  wire [3:0]ADDRB;
  wire add_reg_reg_i_21_n_0;
  wire btnDreg;
  wire btnRreg;
  wire clk_IBUF_BUFG;
  wire cnt_en;
  wire cnt_en_i_1_n_0;
  wire cnt_rst;
  wire cnt_rst_i_1_n_0;
  wire \curr_state_reg_n_0_[0] ;
  wire \curr_state_reg_n_0_[1] ;
  wire \curr_state_reg_n_0_[2] ;
  wire en_reg;
  wire en_reg_i_1_n_0;
  wire en_reg_i_2_n_0;
  wire [0:0]en_reg_in;
  wire \en_reg_in_reg[1] ;
  wire m0;
  wire mem_cnt_en;
  wire mem_cnt_en_i_1_n_0;
  wire mem_cnt_rst;
  wire mem_counter0_n_0;
  wire \mem_counter[1]_i_1_n_0 ;
  wire \mem_counter[2]_i_1_n_0 ;
  wire \mem_counter[3]_i_1_n_0 ;
  wire \mem_counter[4]_i_1_n_0 ;
  wire mem_start_xy_reg_n_0;
  wire \next_state[0]_i_1_n_0 ;
  wire \next_state[1]_i_1_n_0 ;
  wire \next_state[1]_i_2_n_0 ;
  wire \next_state[2]_i_1_n_0 ;
  wire \next_state[2]_i_2_n_0 ;
  wire \next_state[2]_i_3_n_0 ;
  wire \next_state_reg_n_0_[0] ;
  wire \next_state_reg_n_0_[1] ;
  wire \next_state_reg_n_0_[2] ;
  wire [2:0]oper;
  wire \oper[0]_i_1_n_0 ;
  wire \oper[1]_i_1_n_0 ;
  wire \oper[2]_i_1_n_0 ;
  wire \oper_reg[2]_0 ;
  wire [3:0]p_0_in;
  wire \sign_reg_count[2]_i_1_n_0 ;
  wire [3:0]sign_reg_count_reg;
  wire \sign_reg_count_reg[3]_0 ;
  wire \sign_reg_count_reg[3]_1 ;
  wire \sign_reg_count_reg[3]_2 ;
  wire [3:0]state_count;
  wire \state_count[0]_i_1_n_0 ;
  wire \state_count[0]_i_2_n_0 ;
  wire \state_count[0]_i_3_n_0 ;
  wire \state_count[1]_i_1_n_0 ;
  wire \state_count[2]_i_1_n_0 ;
  wire \state_count[3]_i_1_n_0 ;
  wire \state_count[3]_i_2_n_0 ;
  wire \state_count[3]_i_3_n_0 ;
  wire \state_count[3]_i_4_n_0 ;
  wire y_delay_2;

  LUT5 #(
    .INIT(32'h00000010)) 
    add_reg_reg_i_1
       (.I0(sign_reg_count_reg[3]),
        .I1(sign_reg_count_reg[2]),
        .I2(sign_reg_count_reg[0]),
        .I3(sign_reg_count_reg[1]),
        .I4(add_reg_reg_i_21_n_0),
        .O(\sign_reg_count_reg[3]_0 ));
  LUT5 #(
    .INIT(32'h00000100)) 
    add_reg_reg_i_1__0
       (.I0(sign_reg_count_reg[3]),
        .I1(sign_reg_count_reg[2]),
        .I2(sign_reg_count_reg[0]),
        .I3(sign_reg_count_reg[1]),
        .I4(add_reg_reg_i_21_n_0),
        .O(\sign_reg_count_reg[3]_1 ));
  LUT5 #(
    .INIT(32'h00001000)) 
    add_reg_reg_i_1__1
       (.I0(sign_reg_count_reg[3]),
        .I1(sign_reg_count_reg[2]),
        .I2(sign_reg_count_reg[0]),
        .I3(sign_reg_count_reg[1]),
        .I4(add_reg_reg_i_21_n_0),
        .O(\sign_reg_count_reg[3]_2 ));
  LUT5 #(
    .INIT(32'h00000004)) 
    add_reg_reg_i_1__2
       (.I0(sign_reg_count_reg[3]),
        .I1(sign_reg_count_reg[2]),
        .I2(sign_reg_count_reg[0]),
        .I3(sign_reg_count_reg[1]),
        .I4(add_reg_reg_i_21_n_0),
        .O(m0));
  LUT3 #(
    .INIT(8'h04)) 
    add_reg_reg_i_2
       (.I0(oper[2]),
        .I1(oper[1]),
        .I2(oper[0]),
        .O(\oper_reg[2]_0 ));
  LUT3 #(
    .INIT(8'hEF)) 
    add_reg_reg_i_21
       (.I0(oper[2]),
        .I1(oper[1]),
        .I2(oper[0]),
        .O(add_reg_reg_i_21_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    add_reg_reg_i_4
       (.I0(btnDreg),
        .I1(en_reg),
        .O(y_delay_2));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'h01)) 
    cnt_en_i_1
       (.I0(\curr_state_reg_n_0_[2] ),
        .I1(\curr_state_reg_n_0_[0] ),
        .I2(\curr_state_reg_n_0_[1] ),
        .O(cnt_en_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    cnt_en_reg
       (.C(clk_IBUF_BUFG),
        .CE(\state_count[3]_i_1_n_0 ),
        .D(cnt_en_i_1_n_0),
        .Q(cnt_en),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000400000000)) 
    cnt_rst_i_1
       (.I0(\curr_state_reg_n_0_[1] ),
        .I1(\oper[0]_i_1_n_0 ),
        .I2(state_count[0]),
        .I3(state_count[3]),
        .I4(state_count[1]),
        .I5(state_count[2]),
        .O(cnt_rst_i_1_n_0));
  FDSE #(
    .INIT(1'b1)) 
    cnt_rst_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(cnt_rst_i_1_n_0),
        .Q(cnt_rst),
        .S(\next_state[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \curr_state_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\state_count[3]_i_1_n_0 ),
        .D(\next_state_reg_n_0_[0] ),
        .Q(\curr_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \curr_state_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\state_count[3]_i_1_n_0 ),
        .D(\next_state_reg_n_0_[1] ),
        .Q(\curr_state_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \curr_state_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\state_count[3]_i_1_n_0 ),
        .D(\next_state_reg_n_0_[2] ),
        .Q(\curr_state_reg_n_0_[2] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h003F0037)) 
    en_reg_i_1
       (.I0(state_count[0]),
        .I1(\curr_state_reg_n_0_[1] ),
        .I2(\curr_state_reg_n_0_[0] ),
        .I3(\curr_state_reg_n_0_[2] ),
        .I4(en_reg_i_2_n_0),
        .O(en_reg_i_1_n_0));
  LUT3 #(
    .INIT(8'hFD)) 
    en_reg_i_2
       (.I0(state_count[2]),
        .I1(state_count[1]),
        .I2(state_count[3]),
        .O(en_reg_i_2_n_0));
  LUT4 #(
    .INIT(16'hA8BA)) 
    \en_reg_in[1]_i_1 
       (.I0(en_reg_in),
        .I1(oper[2]),
        .I2(oper[1]),
        .I3(oper[0]),
        .O(\en_reg_in_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    en_reg_reg
       (.C(clk_IBUF_BUFG),
        .CE(\state_count[3]_i_1_n_0 ),
        .D(en_reg_i_1_n_0),
        .Q(en_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h1)) 
    mem_cnt_en_i_1
       (.I0(\curr_state_reg_n_0_[1] ),
        .I1(\curr_state_reg_n_0_[2] ),
        .O(mem_cnt_en_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    mem_cnt_en_reg
       (.C(clk_IBUF_BUFG),
        .CE(\state_count[3]_i_1_n_0 ),
        .D(mem_cnt_en_i_1_n_0),
        .Q(mem_cnt_en),
        .R(1'b0));
  FDSE #(
    .INIT(1'b1)) 
    mem_cnt_rst_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\curr_state_reg_n_0_[2] ),
        .Q(mem_cnt_rst),
        .S(\next_state[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    mem_counter0
       (.I0(ADDRB[1]),
        .I1(ADDRB[0]),
        .O(mem_counter0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h0006)) 
    \mem_counter[1]_i_1 
       (.I0(ADDRB[0]),
        .I1(mem_cnt_en),
        .I2(mem_start_xy_reg_n_0),
        .I3(mem_cnt_rst),
        .O(\mem_counter[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h0000006A)) 
    \mem_counter[2]_i_1 
       (.I0(ADDRB[1]),
        .I1(mem_cnt_en),
        .I2(ADDRB[0]),
        .I3(mem_start_xy_reg_n_0),
        .I4(mem_cnt_rst),
        .O(\mem_counter[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000006AAA)) 
    \mem_counter[3]_i_1 
       (.I0(ADDRB[2]),
        .I1(mem_cnt_en),
        .I2(ADDRB[1]),
        .I3(ADDRB[0]),
        .I4(mem_start_xy_reg_n_0),
        .I5(mem_cnt_rst),
        .O(\mem_counter[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000DEEEEEEE)) 
    \mem_counter[4]_i_1 
       (.I0(ADDRB[3]),
        .I1(mem_start_xy_reg_n_0),
        .I2(mem_cnt_en),
        .I3(mem_counter0_n_0),
        .I4(ADDRB[2]),
        .I5(mem_cnt_rst),
        .O(\mem_counter[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_counter_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\mem_counter[1]_i_1_n_0 ),
        .Q(ADDRB[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_counter_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\mem_counter[2]_i_1_n_0 ),
        .Q(ADDRB[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_counter_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\mem_counter[3]_i_1_n_0 ),
        .Q(ADDRB[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_counter_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\mem_counter[4]_i_1_n_0 ),
        .Q(ADDRB[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    mem_start_xy_reg
       (.C(clk_IBUF_BUFG),
        .CE(\state_count[3]_i_1_n_0 ),
        .D(cnt_rst_i_1_n_0),
        .Q(mem_start_xy_reg_n_0),
        .R(1'b0));
  (* \PinAttr:I2:HOLD_DETOUR  = "179" *) 
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \next_state[0]_i_1 
       (.I0(\curr_state_reg_n_0_[0] ),
        .I1(\next_state[2]_i_2_n_0 ),
        .I2(\next_state_reg_n_0_[0] ),
        .O(\next_state[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \next_state[1]_i_1 
       (.I0(btnRreg),
        .I1(btnDreg),
        .O(\next_state[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h6F60)) 
    \next_state[1]_i_2 
       (.I0(\curr_state_reg_n_0_[0] ),
        .I1(\curr_state_reg_n_0_[1] ),
        .I2(\next_state[2]_i_2_n_0 ),
        .I3(\next_state_reg_n_0_[1] ),
        .O(\next_state[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF32020202)) 
    \next_state[2]_i_1 
       (.I0(\next_state_reg_n_0_[2] ),
        .I1(btnRreg),
        .I2(\next_state[2]_i_2_n_0 ),
        .I3(\curr_state_reg_n_0_[1] ),
        .I4(\curr_state_reg_n_0_[0] ),
        .I5(btnDreg),
        .O(\next_state[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000001)) 
    \next_state[2]_i_2 
       (.I0(en_reg_i_2_n_0),
        .I1(state_count[0]),
        .I2(\curr_state_reg_n_0_[0] ),
        .I3(\curr_state_reg_n_0_[2] ),
        .I4(\curr_state_reg_n_0_[1] ),
        .I5(\next_state[2]_i_3_n_0 ),
        .O(\next_state[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF020000100000)) 
    \next_state[2]_i_3 
       (.I0(state_count[0]),
        .I1(state_count[1]),
        .I2(state_count[3]),
        .I3(state_count[2]),
        .I4(\curr_state_reg_n_0_[0] ),
        .I5(\curr_state_reg_n_0_[1] ),
        .O(\next_state[2]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \next_state_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\next_state[0]_i_1_n_0 ),
        .Q(\next_state_reg_n_0_[0] ),
        .R(\next_state[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \next_state_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\next_state[1]_i_2_n_0 ),
        .Q(\next_state_reg_n_0_[1] ),
        .R(\next_state[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \next_state_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\next_state[2]_i_1_n_0 ),
        .Q(\next_state_reg_n_0_[2] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h1)) 
    \oper[0]_i_1 
       (.I0(\curr_state_reg_n_0_[0] ),
        .I1(\curr_state_reg_n_0_[2] ),
        .O(\oper[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \oper[1]_i_1 
       (.I0(\curr_state_reg_n_0_[0] ),
        .I1(\curr_state_reg_n_0_[1] ),
        .O(\oper[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \oper[2]_i_1 
       (.I0(\curr_state_reg_n_0_[1] ),
        .I1(\curr_state_reg_n_0_[0] ),
        .O(\oper[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \oper_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\state_count[3]_i_1_n_0 ),
        .D(\oper[0]_i_1_n_0 ),
        .Q(oper[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \oper_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\state_count[3]_i_1_n_0 ),
        .D(\oper[1]_i_1_n_0 ),
        .Q(oper[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \oper_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\state_count[3]_i_1_n_0 ),
        .D(\oper[2]_i_1_n_0 ),
        .Q(oper[2]),
        .R(1'b0));
  (* \PinAttr:I0:HOLD_DETOUR  = "192" *) 
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sign_reg_count[0]_i_1 
       (.I0(sign_reg_count_reg[0]),
        .O(p_0_in[0]));
  (* \PinAttr:I0:HOLD_DETOUR  = "192" *) 
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sign_reg_count[1]_i_1 
       (.I0(sign_reg_count_reg[0]),
        .I1(sign_reg_count_reg[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \sign_reg_count[2]_i_1 
       (.I0(sign_reg_count_reg[0]),
        .I1(sign_reg_count_reg[1]),
        .I2(sign_reg_count_reg[2]),
        .O(\sign_reg_count[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \sign_reg_count[3]_i_1 
       (.I0(sign_reg_count_reg[1]),
        .I1(sign_reg_count_reg[0]),
        .I2(sign_reg_count_reg[2]),
        .I3(sign_reg_count_reg[3]),
        .O(p_0_in[3]));
  FDRE #(
    .INIT(1'b0)) 
    \sign_reg_count_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(cnt_en),
        .D(p_0_in[0]),
        .Q(sign_reg_count_reg[0]),
        .R(cnt_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sign_reg_count_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(cnt_en),
        .D(p_0_in[1]),
        .Q(sign_reg_count_reg[1]),
        .R(cnt_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sign_reg_count_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(cnt_en),
        .D(\sign_reg_count[2]_i_1_n_0 ),
        .Q(sign_reg_count_reg[2]),
        .R(cnt_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sign_reg_count_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(cnt_en),
        .D(p_0_in[3]),
        .Q(sign_reg_count_reg[3]),
        .R(cnt_rst));
  LUT6 #(
    .INIT(64'hAAAAFFFFAAAAABAA)) 
    \state_count[0]_i_1 
       (.I0(\state_count[0]_i_2_n_0 ),
        .I1(\curr_state_reg_n_0_[0] ),
        .I2(\curr_state_reg_n_0_[2] ),
        .I3(\curr_state_reg_n_0_[1] ),
        .I4(state_count[0]),
        .I5(\state_count[0]_i_3_n_0 ),
        .O(\state_count[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0100010001000101)) 
    \state_count[0]_i_2 
       (.I0(\curr_state_reg_n_0_[1] ),
        .I1(state_count[0]),
        .I2(\curr_state_reg_n_0_[2] ),
        .I3(state_count[1]),
        .I4(state_count[2]),
        .I5(state_count[3]),
        .O(\state_count[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0300F3F00300A3F0)) 
    \state_count[0]_i_3 
       (.I0(state_count[2]),
        .I1(\curr_state_reg_n_0_[2] ),
        .I2(\curr_state_reg_n_0_[0] ),
        .I3(state_count[3]),
        .I4(\curr_state_reg_n_0_[1] ),
        .I5(state_count[1]),
        .O(\state_count[0]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h28)) 
    \state_count[1]_i_1 
       (.I0(\state_count[3]_i_3_n_0 ),
        .I1(state_count[1]),
        .I2(state_count[0]),
        .O(\state_count[1]_i_1_n_0 ));
  (* \PinAttr:I3:HOLD_DETOUR  = "193" *) 
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h2888)) 
    \state_count[2]_i_1 
       (.I0(\state_count[3]_i_3_n_0 ),
        .I1(state_count[2]),
        .I2(state_count[0]),
        .I3(state_count[1]),
        .O(\state_count[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \state_count[3]_i_1 
       (.I0(btnDreg),
        .I1(btnRreg),
        .O(\state_count[3]_i_1_n_0 ));
  (* \PinAttr:I3:HOLD_DETOUR  = "193" *) 
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h28888888)) 
    \state_count[3]_i_2 
       (.I0(\state_count[3]_i_3_n_0 ),
        .I1(state_count[3]),
        .I2(state_count[2]),
        .I3(state_count[1]),
        .I4(state_count[0]),
        .O(\state_count[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF1B110B10)) 
    \state_count[3]_i_3 
       (.I0(\curr_state_reg_n_0_[0] ),
        .I1(\curr_state_reg_n_0_[2] ),
        .I2(\curr_state_reg_n_0_[1] ),
        .I3(state_count[0]),
        .I4(\state_count[3]_i_4_n_0 ),
        .I5(\state_count[0]_i_3_n_0 ),
        .O(\state_count[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \state_count[3]_i_4 
       (.I0(state_count[1]),
        .I1(state_count[2]),
        .O(\state_count[3]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \state_count_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\state_count[3]_i_1_n_0 ),
        .D(\state_count[0]_i_1_n_0 ),
        .Q(state_count[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \state_count_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\state_count[3]_i_1_n_0 ),
        .D(\state_count[1]_i_1_n_0 ),
        .Q(state_count[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \state_count_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\state_count[3]_i_1_n_0 ),
        .D(\state_count[2]_i_1_n_0 ),
        .Q(state_count[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \state_count_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\state_count[3]_i_1_n_0 ),
        .D(\state_count[3]_i_2_n_0 ),
        .Q(state_count[3]),
        .R(1'b0));
endmodule

module datapath
   (\y_delay_2_reg[10] ,
    \y_delay_2_reg[11] ,
    \y_delay_2_reg[12] ,
    \y_delay_2_reg[13] ,
    \y_delay_2_reg[14] ,
    \y_delay_2_reg[15] ,
    \y_delay_2_reg[0] ,
    \y_delay_2_reg[1] ,
    \y_delay_2_reg[2] ,
    \y_delay_2_reg[3] ,
    \y_delay_2_reg[4] ,
    \y_delay_2_reg[5] ,
    \y_delay_2_reg[6] ,
    \y_delay_2_reg[7] ,
    \y_delay_2_reg[8] ,
    \y_delay_2_reg[9] ,
    \y_delay_2_reg[10]_0 ,
    \y_delay_2_reg[11]_0 ,
    \y_delay_2_reg[12]_0 ,
    \y_delay_2_reg[13]_0 ,
    \y_delay_2_reg[14]_0 ,
    \y_delay_2_reg[15]_0 ,
    \y_delay_2_reg[0]_0 ,
    \y_delay_2_reg[1]_0 ,
    \y_delay_2_reg[2]_0 ,
    \y_delay_2_reg[3]_0 ,
    \y_delay_2_reg[4]_0 ,
    \y_delay_2_reg[5]_0 ,
    \y_delay_2_reg[6]_0 ,
    \y_delay_2_reg[7]_0 ,
    \y_delay_2_reg[8]_0 ,
    \y_delay_2_reg[9]_0 ,
    en_reg_in,
    Q,
    \b7_reg[15]_0 ,
    \b6_reg[15]_0 ,
    \b5_reg[15]_0 ,
    \b4_reg[15]_0 ,
    \b3_reg[15]_0 ,
    \b2_reg[15]_0 ,
    \b1_reg[15]_0 ,
    D,
    led_OBUF,
    y_delay_2,
    I1,
    clk_IBUF_BUFG,
    en_reg,
    \en_reg_in_reg[1]_0 ,
    btnDreg,
    m0,
    DOB,
    add_reg_reg,
    DOA,
    add_reg_reg_0,
    add_reg_reg_1,
    add_reg_reg_2,
    sw_reg,
    CEC,
    C,
    B,
    A,
    sub_reg_reg,
    sub_reg_reg_0,
    add_reg_reg_3,
    sub_reg_reg_1,
    sub_reg_reg_2,
    add_reg_reg_4,
    sub_reg_reg_3,
    sub_reg_reg_4,
    add_reg_reg_5,
    sub_reg_reg_5,
    sub_reg_reg_6,
    add_reg_reg_6,
    sub_reg_reg_7,
    sub_reg_reg_8,
    add_reg_reg_7,
    sub_reg_reg_9,
    sub_reg_reg_10,
    add_reg_reg_8,
    sub_reg_reg_11,
    sub_reg_reg_12,
    add_reg_reg_9,
    sub_reg_reg_13,
    sub_reg_reg_14);
  output \y_delay_2_reg[10] ;
  output \y_delay_2_reg[11] ;
  output \y_delay_2_reg[12] ;
  output \y_delay_2_reg[13] ;
  output \y_delay_2_reg[14] ;
  output \y_delay_2_reg[15] ;
  output \y_delay_2_reg[0] ;
  output \y_delay_2_reg[1] ;
  output \y_delay_2_reg[2] ;
  output \y_delay_2_reg[3] ;
  output \y_delay_2_reg[4] ;
  output \y_delay_2_reg[5] ;
  output \y_delay_2_reg[6] ;
  output \y_delay_2_reg[7] ;
  output \y_delay_2_reg[8] ;
  output \y_delay_2_reg[9] ;
  output \y_delay_2_reg[10]_0 ;
  output \y_delay_2_reg[11]_0 ;
  output \y_delay_2_reg[12]_0 ;
  output \y_delay_2_reg[13]_0 ;
  output \y_delay_2_reg[14]_0 ;
  output \y_delay_2_reg[15]_0 ;
  output \y_delay_2_reg[0]_0 ;
  output \y_delay_2_reg[1]_0 ;
  output \y_delay_2_reg[2]_0 ;
  output \y_delay_2_reg[3]_0 ;
  output \y_delay_2_reg[4]_0 ;
  output \y_delay_2_reg[5]_0 ;
  output \y_delay_2_reg[6]_0 ;
  output \y_delay_2_reg[7]_0 ;
  output \y_delay_2_reg[8]_0 ;
  output \y_delay_2_reg[9]_0 ;
  output [0:0]en_reg_in;
  output [15:0]Q;
  output [15:0]\b7_reg[15]_0 ;
  output [15:0]\b6_reg[15]_0 ;
  output [15:0]\b5_reg[15]_0 ;
  output [15:0]\b4_reg[15]_0 ;
  output [15:0]\b3_reg[15]_0 ;
  output [15:0]\b2_reg[15]_0 ;
  output [15:0]\b1_reg[15]_0 ;
  output [15:0]D;
  output [7:0]led_OBUF;
  input y_delay_2;
  input I1;
  input clk_IBUF_BUFG;
  input en_reg;
  input \en_reg_in_reg[1]_0 ;
  input btnDreg;
  input m0;
  input [31:0]DOB;
  input add_reg_reg;
  input [31:0]DOA;
  input add_reg_reg_0;
  input add_reg_reg_1;
  input add_reg_reg_2;
  input sw_reg;
  input CEC;
  input [15:0]C;
  input [9:0]B;
  input [7:0]A;
  input [9:0]sub_reg_reg;
  input [7:0]sub_reg_reg_0;
  input [15:0]add_reg_reg_3;
  input [2:0]sub_reg_reg_1;
  input [2:0]sub_reg_reg_2;
  input [15:0]add_reg_reg_4;
  input [2:0]sub_reg_reg_3;
  input [2:0]sub_reg_reg_4;
  input [15:0]add_reg_reg_5;
  input [1:0]sub_reg_reg_5;
  input [1:0]sub_reg_reg_6;
  input [15:0]add_reg_reg_6;
  input [1:0]sub_reg_reg_7;
  input [1:0]sub_reg_reg_8;
  input [15:0]add_reg_reg_7;
  input [2:0]sub_reg_reg_9;
  input [2:0]sub_reg_reg_10;
  input [15:0]add_reg_reg_8;
  input [1:0]sub_reg_reg_11;
  input [1:0]sub_reg_reg_12;
  input [15:0]add_reg_reg_9;
  input [1:0]sub_reg_reg_13;
  input [1:0]sub_reg_reg_14;

  wire [7:0]A;
  wire [9:0]B;
  wire [15:0]C;
  wire CEC;
  wire [15:0]D;
  wire [31:0]DOA;
  wire [31:0]DOB;
  wire I1;
  wire [15:0]Q;
  wire add_reg_reg;
  wire add_reg_reg_0;
  wire add_reg_reg_1;
  wire add_reg_reg_2;
  wire [15:0]add_reg_reg_3;
  wire [15:0]add_reg_reg_4;
  wire [15:0]add_reg_reg_5;
  wire [15:0]add_reg_reg_6;
  wire [15:0]add_reg_reg_7;
  wire [15:0]add_reg_reg_8;
  wire [15:0]add_reg_reg_9;
  wire [15:0]\b1_reg[15]_0 ;
  wire [15:0]\b2_reg[15]_0 ;
  wire [15:0]\b3_reg[15]_0 ;
  wire [15:0]\b4_reg[15]_0 ;
  wire [15:0]\b5_reg[15]_0 ;
  wire [15:0]\b6_reg[15]_0 ;
  wire [15:0]\b7_reg[15]_0 ;
  wire btnDreg;
  wire clk_IBUF_BUFG;
  wire \do_out1_reg[0]_i_2_n_0 ;
  wire \do_out1_reg[0]_i_3_n_0 ;
  wire \do_out1_reg[0]_i_4_n_0 ;
  wire \do_out1_reg[0]_i_5_n_0 ;
  wire \do_out1_reg[12]_i_2_n_0 ;
  wire \do_out1_reg[12]_i_3_n_0 ;
  wire \do_out1_reg[12]_i_4_n_0 ;
  wire \do_out1_reg[12]_i_5_n_0 ;
  wire \do_out1_reg[16]_i_2_n_0 ;
  wire \do_out1_reg[16]_i_3_n_0 ;
  wire \do_out1_reg[16]_i_4_n_0 ;
  wire \do_out1_reg[16]_i_5_n_0 ;
  wire \do_out1_reg[20]_i_2_n_0 ;
  wire \do_out1_reg[20]_i_3_n_0 ;
  wire \do_out1_reg[20]_i_4_n_0 ;
  wire \do_out1_reg[20]_i_5_n_0 ;
  wire \do_out1_reg[24]_i_2_n_0 ;
  wire \do_out1_reg[24]_i_3_n_0 ;
  wire \do_out1_reg[24]_i_4_n_0 ;
  wire \do_out1_reg[24]_i_5_n_0 ;
  wire \do_out1_reg[28]_i_2_n_0 ;
  wire \do_out1_reg[4]_i_2_n_0 ;
  wire \do_out1_reg[4]_i_3_n_0 ;
  wire \do_out1_reg[4]_i_4_n_0 ;
  wire \do_out1_reg[4]_i_5_n_0 ;
  wire \do_out1_reg[8]_i_2_n_0 ;
  wire \do_out1_reg[8]_i_3_n_0 ;
  wire \do_out1_reg[8]_i_4_n_0 ;
  wire \do_out1_reg[8]_i_5_n_0 ;
  wire [31:0]do_out1_reg_reg;
  wire \do_out1_reg_reg[0]_i_1_n_0 ;
  wire \do_out1_reg_reg[0]_i_1_n_4 ;
  wire \do_out1_reg_reg[0]_i_1_n_5 ;
  wire \do_out1_reg_reg[0]_i_1_n_6 ;
  wire \do_out1_reg_reg[0]_i_1_n_7 ;
  wire \do_out1_reg_reg[12]_i_1_n_0 ;
  wire \do_out1_reg_reg[12]_i_1_n_4 ;
  wire \do_out1_reg_reg[12]_i_1_n_5 ;
  wire \do_out1_reg_reg[12]_i_1_n_6 ;
  wire \do_out1_reg_reg[12]_i_1_n_7 ;
  wire \do_out1_reg_reg[16]_i_1_n_0 ;
  wire \do_out1_reg_reg[16]_i_1_n_4 ;
  wire \do_out1_reg_reg[16]_i_1_n_5 ;
  wire \do_out1_reg_reg[16]_i_1_n_6 ;
  wire \do_out1_reg_reg[16]_i_1_n_7 ;
  wire \do_out1_reg_reg[20]_i_1_n_0 ;
  wire \do_out1_reg_reg[20]_i_1_n_4 ;
  wire \do_out1_reg_reg[20]_i_1_n_5 ;
  wire \do_out1_reg_reg[20]_i_1_n_6 ;
  wire \do_out1_reg_reg[20]_i_1_n_7 ;
  wire \do_out1_reg_reg[24]_i_1_n_0 ;
  wire \do_out1_reg_reg[24]_i_1_n_4 ;
  wire \do_out1_reg_reg[24]_i_1_n_5 ;
  wire \do_out1_reg_reg[24]_i_1_n_6 ;
  wire \do_out1_reg_reg[24]_i_1_n_7 ;
  wire \do_out1_reg_reg[28]_i_1_n_4 ;
  wire \do_out1_reg_reg[28]_i_1_n_5 ;
  wire \do_out1_reg_reg[28]_i_1_n_6 ;
  wire \do_out1_reg_reg[28]_i_1_n_7 ;
  wire \do_out1_reg_reg[4]_i_1_n_0 ;
  wire \do_out1_reg_reg[4]_i_1_n_4 ;
  wire \do_out1_reg_reg[4]_i_1_n_5 ;
  wire \do_out1_reg_reg[4]_i_1_n_6 ;
  wire \do_out1_reg_reg[4]_i_1_n_7 ;
  wire \do_out1_reg_reg[8]_i_1_n_0 ;
  wire \do_out1_reg_reg[8]_i_1_n_4 ;
  wire \do_out1_reg_reg[8]_i_1_n_5 ;
  wire \do_out1_reg_reg[8]_i_1_n_6 ;
  wire \do_out1_reg_reg[8]_i_1_n_7 ;
  wire \do_out2_reg[0]_i_2_n_0 ;
  wire \do_out2_reg[0]_i_3_n_0 ;
  wire \do_out2_reg[0]_i_4_n_0 ;
  wire \do_out2_reg[0]_i_5_n_0 ;
  wire \do_out2_reg[12]_i_2_n_0 ;
  wire \do_out2_reg[12]_i_3_n_0 ;
  wire \do_out2_reg[12]_i_4_n_0 ;
  wire \do_out2_reg[12]_i_5_n_0 ;
  wire \do_out2_reg[16]_i_2_n_0 ;
  wire \do_out2_reg[16]_i_3_n_0 ;
  wire \do_out2_reg[16]_i_4_n_0 ;
  wire \do_out2_reg[16]_i_5_n_0 ;
  wire \do_out2_reg[20]_i_2_n_0 ;
  wire \do_out2_reg[20]_i_3_n_0 ;
  wire \do_out2_reg[20]_i_4_n_0 ;
  wire \do_out2_reg[20]_i_5_n_0 ;
  wire \do_out2_reg[24]_i_2_n_0 ;
  wire \do_out2_reg[24]_i_3_n_0 ;
  wire \do_out2_reg[24]_i_4_n_0 ;
  wire \do_out2_reg[24]_i_5_n_0 ;
  wire \do_out2_reg[28]_i_2_n_0 ;
  wire \do_out2_reg[4]_i_2_n_0 ;
  wire \do_out2_reg[4]_i_3_n_0 ;
  wire \do_out2_reg[4]_i_4_n_0 ;
  wire \do_out2_reg[4]_i_5_n_0 ;
  wire \do_out2_reg[8]_i_2_n_0 ;
  wire \do_out2_reg[8]_i_3_n_0 ;
  wire \do_out2_reg[8]_i_4_n_0 ;
  wire \do_out2_reg[8]_i_5_n_0 ;
  wire [31:0]do_out2_reg_reg;
  wire \do_out2_reg_reg[0]_i_1_n_0 ;
  wire \do_out2_reg_reg[0]_i_1_n_4 ;
  wire \do_out2_reg_reg[0]_i_1_n_5 ;
  wire \do_out2_reg_reg[0]_i_1_n_6 ;
  wire \do_out2_reg_reg[0]_i_1_n_7 ;
  wire \do_out2_reg_reg[12]_i_1_n_0 ;
  wire \do_out2_reg_reg[12]_i_1_n_4 ;
  wire \do_out2_reg_reg[12]_i_1_n_5 ;
  wire \do_out2_reg_reg[12]_i_1_n_6 ;
  wire \do_out2_reg_reg[12]_i_1_n_7 ;
  wire \do_out2_reg_reg[16]_i_1_n_0 ;
  wire \do_out2_reg_reg[16]_i_1_n_4 ;
  wire \do_out2_reg_reg[16]_i_1_n_5 ;
  wire \do_out2_reg_reg[16]_i_1_n_6 ;
  wire \do_out2_reg_reg[16]_i_1_n_7 ;
  wire \do_out2_reg_reg[20]_i_1_n_0 ;
  wire \do_out2_reg_reg[20]_i_1_n_4 ;
  wire \do_out2_reg_reg[20]_i_1_n_5 ;
  wire \do_out2_reg_reg[20]_i_1_n_6 ;
  wire \do_out2_reg_reg[20]_i_1_n_7 ;
  wire \do_out2_reg_reg[24]_i_1_n_0 ;
  wire \do_out2_reg_reg[24]_i_1_n_4 ;
  wire \do_out2_reg_reg[24]_i_1_n_5 ;
  wire \do_out2_reg_reg[24]_i_1_n_6 ;
  wire \do_out2_reg_reg[24]_i_1_n_7 ;
  wire \do_out2_reg_reg[28]_i_1_n_4 ;
  wire \do_out2_reg_reg[28]_i_1_n_5 ;
  wire \do_out2_reg_reg[28]_i_1_n_6 ;
  wire \do_out2_reg_reg[28]_i_1_n_7 ;
  wire \do_out2_reg_reg[4]_i_1_n_0 ;
  wire \do_out2_reg_reg[4]_i_1_n_4 ;
  wire \do_out2_reg_reg[4]_i_1_n_5 ;
  wire \do_out2_reg_reg[4]_i_1_n_6 ;
  wire \do_out2_reg_reg[4]_i_1_n_7 ;
  wire \do_out2_reg_reg[8]_i_1_n_0 ;
  wire \do_out2_reg_reg[8]_i_1_n_4 ;
  wire \do_out2_reg_reg[8]_i_1_n_5 ;
  wire \do_out2_reg_reg[8]_i_1_n_6 ;
  wire \do_out2_reg_reg[8]_i_1_n_7 ;
  wire \do_out3_reg[0]_i_2_n_0 ;
  wire \do_out3_reg[0]_i_3_n_0 ;
  wire \do_out3_reg[0]_i_4_n_0 ;
  wire \do_out3_reg[0]_i_5_n_0 ;
  wire \do_out3_reg[12]_i_2_n_0 ;
  wire \do_out3_reg[12]_i_3_n_0 ;
  wire \do_out3_reg[12]_i_4_n_0 ;
  wire \do_out3_reg[12]_i_5_n_0 ;
  wire \do_out3_reg[16]_i_2_n_0 ;
  wire \do_out3_reg[16]_i_3_n_0 ;
  wire \do_out3_reg[16]_i_4_n_0 ;
  wire \do_out3_reg[16]_i_5_n_0 ;
  wire \do_out3_reg[20]_i_2_n_0 ;
  wire \do_out3_reg[20]_i_3_n_0 ;
  wire \do_out3_reg[20]_i_4_n_0 ;
  wire \do_out3_reg[20]_i_5_n_0 ;
  wire \do_out3_reg[24]_i_2_n_0 ;
  wire \do_out3_reg[24]_i_3_n_0 ;
  wire \do_out3_reg[24]_i_4_n_0 ;
  wire \do_out3_reg[24]_i_5_n_0 ;
  wire \do_out3_reg[28]_i_2_n_0 ;
  wire \do_out3_reg[4]_i_2_n_0 ;
  wire \do_out3_reg[4]_i_3_n_0 ;
  wire \do_out3_reg[4]_i_4_n_0 ;
  wire \do_out3_reg[4]_i_5_n_0 ;
  wire \do_out3_reg[8]_i_2_n_0 ;
  wire \do_out3_reg[8]_i_3_n_0 ;
  wire \do_out3_reg[8]_i_4_n_0 ;
  wire \do_out3_reg[8]_i_5_n_0 ;
  wire [31:0]do_out3_reg_reg;
  wire \do_out3_reg_reg[0]_i_1_n_0 ;
  wire \do_out3_reg_reg[0]_i_1_n_4 ;
  wire \do_out3_reg_reg[0]_i_1_n_5 ;
  wire \do_out3_reg_reg[0]_i_1_n_6 ;
  wire \do_out3_reg_reg[0]_i_1_n_7 ;
  wire \do_out3_reg_reg[12]_i_1_n_0 ;
  wire \do_out3_reg_reg[12]_i_1_n_4 ;
  wire \do_out3_reg_reg[12]_i_1_n_5 ;
  wire \do_out3_reg_reg[12]_i_1_n_6 ;
  wire \do_out3_reg_reg[12]_i_1_n_7 ;
  wire \do_out3_reg_reg[16]_i_1_n_0 ;
  wire \do_out3_reg_reg[16]_i_1_n_4 ;
  wire \do_out3_reg_reg[16]_i_1_n_5 ;
  wire \do_out3_reg_reg[16]_i_1_n_6 ;
  wire \do_out3_reg_reg[16]_i_1_n_7 ;
  wire \do_out3_reg_reg[20]_i_1_n_0 ;
  wire \do_out3_reg_reg[20]_i_1_n_4 ;
  wire \do_out3_reg_reg[20]_i_1_n_5 ;
  wire \do_out3_reg_reg[20]_i_1_n_6 ;
  wire \do_out3_reg_reg[20]_i_1_n_7 ;
  wire \do_out3_reg_reg[24]_i_1_n_0 ;
  wire \do_out3_reg_reg[24]_i_1_n_4 ;
  wire \do_out3_reg_reg[24]_i_1_n_5 ;
  wire \do_out3_reg_reg[24]_i_1_n_6 ;
  wire \do_out3_reg_reg[24]_i_1_n_7 ;
  wire \do_out3_reg_reg[28]_i_1_n_4 ;
  wire \do_out3_reg_reg[28]_i_1_n_5 ;
  wire \do_out3_reg_reg[28]_i_1_n_6 ;
  wire \do_out3_reg_reg[28]_i_1_n_7 ;
  wire \do_out3_reg_reg[4]_i_1_n_0 ;
  wire \do_out3_reg_reg[4]_i_1_n_4 ;
  wire \do_out3_reg_reg[4]_i_1_n_5 ;
  wire \do_out3_reg_reg[4]_i_1_n_6 ;
  wire \do_out3_reg_reg[4]_i_1_n_7 ;
  wire \do_out3_reg_reg[8]_i_1_n_0 ;
  wire \do_out3_reg_reg[8]_i_1_n_4 ;
  wire \do_out3_reg_reg[8]_i_1_n_5 ;
  wire \do_out3_reg_reg[8]_i_1_n_6 ;
  wire \do_out3_reg_reg[8]_i_1_n_7 ;
  wire \do_out4_reg[0]_i_2_n_0 ;
  wire \do_out4_reg[0]_i_3_n_0 ;
  wire \do_out4_reg[0]_i_4_n_0 ;
  wire \do_out4_reg[0]_i_5_n_0 ;
  wire \do_out4_reg[12]_i_2_n_0 ;
  wire \do_out4_reg[12]_i_3_n_0 ;
  wire \do_out4_reg[12]_i_4_n_0 ;
  wire \do_out4_reg[12]_i_5_n_0 ;
  wire \do_out4_reg[16]_i_2_n_0 ;
  wire \do_out4_reg[16]_i_3_n_0 ;
  wire \do_out4_reg[16]_i_4_n_0 ;
  wire \do_out4_reg[16]_i_5_n_0 ;
  wire \do_out4_reg[20]_i_2_n_0 ;
  wire \do_out4_reg[20]_i_3_n_0 ;
  wire \do_out4_reg[20]_i_4_n_0 ;
  wire \do_out4_reg[20]_i_5_n_0 ;
  wire \do_out4_reg[24]_i_2_n_0 ;
  wire \do_out4_reg[24]_i_3_n_0 ;
  wire \do_out4_reg[24]_i_4_n_0 ;
  wire \do_out4_reg[24]_i_5_n_0 ;
  wire \do_out4_reg[28]_i_2_n_0 ;
  wire \do_out4_reg[4]_i_2_n_0 ;
  wire \do_out4_reg[4]_i_3_n_0 ;
  wire \do_out4_reg[4]_i_4_n_0 ;
  wire \do_out4_reg[4]_i_5_n_0 ;
  wire \do_out4_reg[8]_i_2_n_0 ;
  wire \do_out4_reg[8]_i_3_n_0 ;
  wire \do_out4_reg[8]_i_4_n_0 ;
  wire \do_out4_reg[8]_i_5_n_0 ;
  wire [31:0]do_out4_reg_reg;
  wire \do_out4_reg_reg[0]_i_1_n_0 ;
  wire \do_out4_reg_reg[0]_i_1_n_4 ;
  wire \do_out4_reg_reg[0]_i_1_n_5 ;
  wire \do_out4_reg_reg[0]_i_1_n_6 ;
  wire \do_out4_reg_reg[0]_i_1_n_7 ;
  wire \do_out4_reg_reg[12]_i_1_n_0 ;
  wire \do_out4_reg_reg[12]_i_1_n_4 ;
  wire \do_out4_reg_reg[12]_i_1_n_5 ;
  wire \do_out4_reg_reg[12]_i_1_n_6 ;
  wire \do_out4_reg_reg[12]_i_1_n_7 ;
  wire \do_out4_reg_reg[16]_i_1_n_0 ;
  wire \do_out4_reg_reg[16]_i_1_n_4 ;
  wire \do_out4_reg_reg[16]_i_1_n_5 ;
  wire \do_out4_reg_reg[16]_i_1_n_6 ;
  wire \do_out4_reg_reg[16]_i_1_n_7 ;
  wire \do_out4_reg_reg[20]_i_1_n_0 ;
  wire \do_out4_reg_reg[20]_i_1_n_4 ;
  wire \do_out4_reg_reg[20]_i_1_n_5 ;
  wire \do_out4_reg_reg[20]_i_1_n_6 ;
  wire \do_out4_reg_reg[20]_i_1_n_7 ;
  wire \do_out4_reg_reg[24]_i_1_n_0 ;
  wire \do_out4_reg_reg[24]_i_1_n_4 ;
  wire \do_out4_reg_reg[24]_i_1_n_5 ;
  wire \do_out4_reg_reg[24]_i_1_n_6 ;
  wire \do_out4_reg_reg[24]_i_1_n_7 ;
  wire \do_out4_reg_reg[28]_i_1_n_4 ;
  wire \do_out4_reg_reg[28]_i_1_n_5 ;
  wire \do_out4_reg_reg[28]_i_1_n_6 ;
  wire \do_out4_reg_reg[28]_i_1_n_7 ;
  wire \do_out4_reg_reg[4]_i_1_n_0 ;
  wire \do_out4_reg_reg[4]_i_1_n_4 ;
  wire \do_out4_reg_reg[4]_i_1_n_5 ;
  wire \do_out4_reg_reg[4]_i_1_n_6 ;
  wire \do_out4_reg_reg[4]_i_1_n_7 ;
  wire \do_out4_reg_reg[8]_i_1_n_0 ;
  wire \do_out4_reg_reg[8]_i_1_n_4 ;
  wire \do_out4_reg_reg[8]_i_1_n_5 ;
  wire \do_out4_reg_reg[8]_i_1_n_6 ;
  wire \do_out4_reg_reg[8]_i_1_n_7 ;
  wire \do_out5_reg[0]_i_2_n_0 ;
  wire \do_out5_reg[0]_i_3_n_0 ;
  wire \do_out5_reg[0]_i_4_n_0 ;
  wire \do_out5_reg[0]_i_5_n_0 ;
  wire \do_out5_reg[12]_i_2_n_0 ;
  wire \do_out5_reg[12]_i_3_n_0 ;
  wire \do_out5_reg[12]_i_4_n_0 ;
  wire \do_out5_reg[12]_i_5_n_0 ;
  wire \do_out5_reg[16]_i_2_n_0 ;
  wire \do_out5_reg[16]_i_3_n_0 ;
  wire \do_out5_reg[16]_i_4_n_0 ;
  wire \do_out5_reg[16]_i_5_n_0 ;
  wire \do_out5_reg[20]_i_2_n_0 ;
  wire \do_out5_reg[20]_i_3_n_0 ;
  wire \do_out5_reg[20]_i_4_n_0 ;
  wire \do_out5_reg[20]_i_5_n_0 ;
  wire \do_out5_reg[24]_i_2_n_0 ;
  wire \do_out5_reg[24]_i_3_n_0 ;
  wire \do_out5_reg[24]_i_4_n_0 ;
  wire \do_out5_reg[24]_i_5_n_0 ;
  wire \do_out5_reg[28]_i_2_n_0 ;
  wire \do_out5_reg[4]_i_2_n_0 ;
  wire \do_out5_reg[4]_i_3_n_0 ;
  wire \do_out5_reg[4]_i_4_n_0 ;
  wire \do_out5_reg[4]_i_5_n_0 ;
  wire \do_out5_reg[8]_i_2_n_0 ;
  wire \do_out5_reg[8]_i_3_n_0 ;
  wire \do_out5_reg[8]_i_4_n_0 ;
  wire \do_out5_reg[8]_i_5_n_0 ;
  wire [31:0]do_out5_reg_reg;
  wire \do_out5_reg_reg[0]_i_1_n_0 ;
  wire \do_out5_reg_reg[0]_i_1_n_4 ;
  wire \do_out5_reg_reg[0]_i_1_n_5 ;
  wire \do_out5_reg_reg[0]_i_1_n_6 ;
  wire \do_out5_reg_reg[0]_i_1_n_7 ;
  wire \do_out5_reg_reg[12]_i_1_n_0 ;
  wire \do_out5_reg_reg[12]_i_1_n_4 ;
  wire \do_out5_reg_reg[12]_i_1_n_5 ;
  wire \do_out5_reg_reg[12]_i_1_n_6 ;
  wire \do_out5_reg_reg[12]_i_1_n_7 ;
  wire \do_out5_reg_reg[16]_i_1_n_0 ;
  wire \do_out5_reg_reg[16]_i_1_n_4 ;
  wire \do_out5_reg_reg[16]_i_1_n_5 ;
  wire \do_out5_reg_reg[16]_i_1_n_6 ;
  wire \do_out5_reg_reg[16]_i_1_n_7 ;
  wire \do_out5_reg_reg[20]_i_1_n_0 ;
  wire \do_out5_reg_reg[20]_i_1_n_4 ;
  wire \do_out5_reg_reg[20]_i_1_n_5 ;
  wire \do_out5_reg_reg[20]_i_1_n_6 ;
  wire \do_out5_reg_reg[20]_i_1_n_7 ;
  wire \do_out5_reg_reg[24]_i_1_n_0 ;
  wire \do_out5_reg_reg[24]_i_1_n_4 ;
  wire \do_out5_reg_reg[24]_i_1_n_5 ;
  wire \do_out5_reg_reg[24]_i_1_n_6 ;
  wire \do_out5_reg_reg[24]_i_1_n_7 ;
  wire \do_out5_reg_reg[28]_i_1_n_4 ;
  wire \do_out5_reg_reg[28]_i_1_n_5 ;
  wire \do_out5_reg_reg[28]_i_1_n_6 ;
  wire \do_out5_reg_reg[28]_i_1_n_7 ;
  wire \do_out5_reg_reg[4]_i_1_n_0 ;
  wire \do_out5_reg_reg[4]_i_1_n_4 ;
  wire \do_out5_reg_reg[4]_i_1_n_5 ;
  wire \do_out5_reg_reg[4]_i_1_n_6 ;
  wire \do_out5_reg_reg[4]_i_1_n_7 ;
  wire \do_out5_reg_reg[8]_i_1_n_0 ;
  wire \do_out5_reg_reg[8]_i_1_n_4 ;
  wire \do_out5_reg_reg[8]_i_1_n_5 ;
  wire \do_out5_reg_reg[8]_i_1_n_6 ;
  wire \do_out5_reg_reg[8]_i_1_n_7 ;
  wire \do_out6_reg[0]_i_2_n_0 ;
  wire \do_out6_reg[0]_i_3_n_0 ;
  wire \do_out6_reg[0]_i_4_n_0 ;
  wire \do_out6_reg[0]_i_5_n_0 ;
  wire \do_out6_reg[12]_i_2_n_0 ;
  wire \do_out6_reg[12]_i_3_n_0 ;
  wire \do_out6_reg[12]_i_4_n_0 ;
  wire \do_out6_reg[12]_i_5_n_0 ;
  wire \do_out6_reg[16]_i_2_n_0 ;
  wire \do_out6_reg[16]_i_3_n_0 ;
  wire \do_out6_reg[16]_i_4_n_0 ;
  wire \do_out6_reg[16]_i_5_n_0 ;
  wire \do_out6_reg[20]_i_2_n_0 ;
  wire \do_out6_reg[20]_i_3_n_0 ;
  wire \do_out6_reg[20]_i_4_n_0 ;
  wire \do_out6_reg[20]_i_5_n_0 ;
  wire \do_out6_reg[24]_i_2_n_0 ;
  wire \do_out6_reg[24]_i_3_n_0 ;
  wire \do_out6_reg[24]_i_4_n_0 ;
  wire \do_out6_reg[24]_i_5_n_0 ;
  wire \do_out6_reg[28]_i_2_n_0 ;
  wire \do_out6_reg[4]_i_2_n_0 ;
  wire \do_out6_reg[4]_i_3_n_0 ;
  wire \do_out6_reg[4]_i_4_n_0 ;
  wire \do_out6_reg[4]_i_5_n_0 ;
  wire \do_out6_reg[8]_i_2_n_0 ;
  wire \do_out6_reg[8]_i_3_n_0 ;
  wire \do_out6_reg[8]_i_4_n_0 ;
  wire \do_out6_reg[8]_i_5_n_0 ;
  wire [31:0]do_out6_reg_reg;
  wire \do_out6_reg_reg[0]_i_1_n_0 ;
  wire \do_out6_reg_reg[0]_i_1_n_4 ;
  wire \do_out6_reg_reg[0]_i_1_n_5 ;
  wire \do_out6_reg_reg[0]_i_1_n_6 ;
  wire \do_out6_reg_reg[0]_i_1_n_7 ;
  wire \do_out6_reg_reg[12]_i_1_n_0 ;
  wire \do_out6_reg_reg[12]_i_1_n_4 ;
  wire \do_out6_reg_reg[12]_i_1_n_5 ;
  wire \do_out6_reg_reg[12]_i_1_n_6 ;
  wire \do_out6_reg_reg[12]_i_1_n_7 ;
  wire \do_out6_reg_reg[16]_i_1_n_0 ;
  wire \do_out6_reg_reg[16]_i_1_n_4 ;
  wire \do_out6_reg_reg[16]_i_1_n_5 ;
  wire \do_out6_reg_reg[16]_i_1_n_6 ;
  wire \do_out6_reg_reg[16]_i_1_n_7 ;
  wire \do_out6_reg_reg[20]_i_1_n_0 ;
  wire \do_out6_reg_reg[20]_i_1_n_4 ;
  wire \do_out6_reg_reg[20]_i_1_n_5 ;
  wire \do_out6_reg_reg[20]_i_1_n_6 ;
  wire \do_out6_reg_reg[20]_i_1_n_7 ;
  wire \do_out6_reg_reg[24]_i_1_n_0 ;
  wire \do_out6_reg_reg[24]_i_1_n_4 ;
  wire \do_out6_reg_reg[24]_i_1_n_5 ;
  wire \do_out6_reg_reg[24]_i_1_n_6 ;
  wire \do_out6_reg_reg[24]_i_1_n_7 ;
  wire \do_out6_reg_reg[28]_i_1_n_4 ;
  wire \do_out6_reg_reg[28]_i_1_n_5 ;
  wire \do_out6_reg_reg[28]_i_1_n_6 ;
  wire \do_out6_reg_reg[28]_i_1_n_7 ;
  wire \do_out6_reg_reg[4]_i_1_n_0 ;
  wire \do_out6_reg_reg[4]_i_1_n_4 ;
  wire \do_out6_reg_reg[4]_i_1_n_5 ;
  wire \do_out6_reg_reg[4]_i_1_n_6 ;
  wire \do_out6_reg_reg[4]_i_1_n_7 ;
  wire \do_out6_reg_reg[8]_i_1_n_0 ;
  wire \do_out6_reg_reg[8]_i_1_n_4 ;
  wire \do_out6_reg_reg[8]_i_1_n_5 ;
  wire \do_out6_reg_reg[8]_i_1_n_6 ;
  wire \do_out6_reg_reg[8]_i_1_n_7 ;
  wire \do_out7_reg[0]_i_2_n_0 ;
  wire \do_out7_reg[0]_i_3_n_0 ;
  wire \do_out7_reg[0]_i_4_n_0 ;
  wire \do_out7_reg[0]_i_5_n_0 ;
  wire \do_out7_reg[12]_i_2_n_0 ;
  wire \do_out7_reg[12]_i_3_n_0 ;
  wire \do_out7_reg[12]_i_4_n_0 ;
  wire \do_out7_reg[12]_i_5_n_0 ;
  wire \do_out7_reg[16]_i_2_n_0 ;
  wire \do_out7_reg[16]_i_3_n_0 ;
  wire \do_out7_reg[16]_i_4_n_0 ;
  wire \do_out7_reg[16]_i_5_n_0 ;
  wire \do_out7_reg[20]_i_2_n_0 ;
  wire \do_out7_reg[20]_i_3_n_0 ;
  wire \do_out7_reg[20]_i_4_n_0 ;
  wire \do_out7_reg[20]_i_5_n_0 ;
  wire \do_out7_reg[24]_i_2_n_0 ;
  wire \do_out7_reg[24]_i_3_n_0 ;
  wire \do_out7_reg[24]_i_4_n_0 ;
  wire \do_out7_reg[24]_i_5_n_0 ;
  wire \do_out7_reg[28]_i_2_n_0 ;
  wire \do_out7_reg[4]_i_2_n_0 ;
  wire \do_out7_reg[4]_i_3_n_0 ;
  wire \do_out7_reg[4]_i_4_n_0 ;
  wire \do_out7_reg[4]_i_5_n_0 ;
  wire \do_out7_reg[8]_i_2_n_0 ;
  wire \do_out7_reg[8]_i_3_n_0 ;
  wire \do_out7_reg[8]_i_4_n_0 ;
  wire \do_out7_reg[8]_i_5_n_0 ;
  wire [31:0]do_out7_reg_reg;
  wire \do_out7_reg_reg[0]_i_1_n_0 ;
  wire \do_out7_reg_reg[0]_i_1_n_4 ;
  wire \do_out7_reg_reg[0]_i_1_n_5 ;
  wire \do_out7_reg_reg[0]_i_1_n_6 ;
  wire \do_out7_reg_reg[0]_i_1_n_7 ;
  wire \do_out7_reg_reg[12]_i_1_n_0 ;
  wire \do_out7_reg_reg[12]_i_1_n_4 ;
  wire \do_out7_reg_reg[12]_i_1_n_5 ;
  wire \do_out7_reg_reg[12]_i_1_n_6 ;
  wire \do_out7_reg_reg[12]_i_1_n_7 ;
  wire \do_out7_reg_reg[16]_i_1_n_0 ;
  wire \do_out7_reg_reg[16]_i_1_n_4 ;
  wire \do_out7_reg_reg[16]_i_1_n_5 ;
  wire \do_out7_reg_reg[16]_i_1_n_6 ;
  wire \do_out7_reg_reg[16]_i_1_n_7 ;
  wire \do_out7_reg_reg[20]_i_1_n_0 ;
  wire \do_out7_reg_reg[20]_i_1_n_4 ;
  wire \do_out7_reg_reg[20]_i_1_n_5 ;
  wire \do_out7_reg_reg[20]_i_1_n_6 ;
  wire \do_out7_reg_reg[20]_i_1_n_7 ;
  wire \do_out7_reg_reg[24]_i_1_n_0 ;
  wire \do_out7_reg_reg[24]_i_1_n_4 ;
  wire \do_out7_reg_reg[24]_i_1_n_5 ;
  wire \do_out7_reg_reg[24]_i_1_n_6 ;
  wire \do_out7_reg_reg[24]_i_1_n_7 ;
  wire \do_out7_reg_reg[28]_i_1_n_4 ;
  wire \do_out7_reg_reg[28]_i_1_n_5 ;
  wire \do_out7_reg_reg[28]_i_1_n_6 ;
  wire \do_out7_reg_reg[28]_i_1_n_7 ;
  wire \do_out7_reg_reg[4]_i_1_n_0 ;
  wire \do_out7_reg_reg[4]_i_1_n_4 ;
  wire \do_out7_reg_reg[4]_i_1_n_5 ;
  wire \do_out7_reg_reg[4]_i_1_n_6 ;
  wire \do_out7_reg_reg[4]_i_1_n_7 ;
  wire \do_out7_reg_reg[8]_i_1_n_0 ;
  wire \do_out7_reg_reg[8]_i_1_n_4 ;
  wire \do_out7_reg_reg[8]_i_1_n_5 ;
  wire \do_out7_reg_reg[8]_i_1_n_6 ;
  wire \do_out7_reg_reg[8]_i_1_n_7 ;
  wire \do_out8_reg[0]_i_2_n_0 ;
  wire \do_out8_reg[0]_i_3_n_0 ;
  wire \do_out8_reg[0]_i_4_n_0 ;
  wire \do_out8_reg[0]_i_5_n_0 ;
  wire \do_out8_reg[12]_i_2_n_0 ;
  wire \do_out8_reg[12]_i_3_n_0 ;
  wire \do_out8_reg[12]_i_4_n_0 ;
  wire \do_out8_reg[12]_i_5_n_0 ;
  wire \do_out8_reg[16]_i_2_n_0 ;
  wire \do_out8_reg[16]_i_3_n_0 ;
  wire \do_out8_reg[16]_i_4_n_0 ;
  wire \do_out8_reg[16]_i_5_n_0 ;
  wire \do_out8_reg[20]_i_2_n_0 ;
  wire \do_out8_reg[20]_i_3_n_0 ;
  wire \do_out8_reg[20]_i_4_n_0 ;
  wire \do_out8_reg[20]_i_5_n_0 ;
  wire \do_out8_reg[24]_i_2_n_0 ;
  wire \do_out8_reg[24]_i_3_n_0 ;
  wire \do_out8_reg[24]_i_4_n_0 ;
  wire \do_out8_reg[24]_i_5_n_0 ;
  wire \do_out8_reg[28]_i_2_n_0 ;
  wire \do_out8_reg[4]_i_2_n_0 ;
  wire \do_out8_reg[4]_i_3_n_0 ;
  wire \do_out8_reg[4]_i_4_n_0 ;
  wire \do_out8_reg[4]_i_5_n_0 ;
  wire \do_out8_reg[8]_i_2_n_0 ;
  wire \do_out8_reg[8]_i_3_n_0 ;
  wire \do_out8_reg[8]_i_4_n_0 ;
  wire \do_out8_reg[8]_i_5_n_0 ;
  wire [31:0]do_out8_reg_reg;
  wire \do_out8_reg_reg[0]_i_1_n_0 ;
  wire \do_out8_reg_reg[0]_i_1_n_4 ;
  wire \do_out8_reg_reg[0]_i_1_n_5 ;
  wire \do_out8_reg_reg[0]_i_1_n_6 ;
  wire \do_out8_reg_reg[0]_i_1_n_7 ;
  wire \do_out8_reg_reg[12]_i_1_n_0 ;
  wire \do_out8_reg_reg[12]_i_1_n_4 ;
  wire \do_out8_reg_reg[12]_i_1_n_5 ;
  wire \do_out8_reg_reg[12]_i_1_n_6 ;
  wire \do_out8_reg_reg[12]_i_1_n_7 ;
  wire \do_out8_reg_reg[16]_i_1_n_0 ;
  wire \do_out8_reg_reg[16]_i_1_n_4 ;
  wire \do_out8_reg_reg[16]_i_1_n_5 ;
  wire \do_out8_reg_reg[16]_i_1_n_6 ;
  wire \do_out8_reg_reg[16]_i_1_n_7 ;
  wire \do_out8_reg_reg[20]_i_1_n_0 ;
  wire \do_out8_reg_reg[20]_i_1_n_4 ;
  wire \do_out8_reg_reg[20]_i_1_n_5 ;
  wire \do_out8_reg_reg[20]_i_1_n_6 ;
  wire \do_out8_reg_reg[20]_i_1_n_7 ;
  wire \do_out8_reg_reg[24]_i_1_n_0 ;
  wire \do_out8_reg_reg[24]_i_1_n_4 ;
  wire \do_out8_reg_reg[24]_i_1_n_5 ;
  wire \do_out8_reg_reg[24]_i_1_n_6 ;
  wire \do_out8_reg_reg[24]_i_1_n_7 ;
  wire \do_out8_reg_reg[28]_i_1_n_4 ;
  wire \do_out8_reg_reg[28]_i_1_n_5 ;
  wire \do_out8_reg_reg[28]_i_1_n_6 ;
  wire \do_out8_reg_reg[28]_i_1_n_7 ;
  wire \do_out8_reg_reg[4]_i_1_n_0 ;
  wire \do_out8_reg_reg[4]_i_1_n_4 ;
  wire \do_out8_reg_reg[4]_i_1_n_5 ;
  wire \do_out8_reg_reg[4]_i_1_n_6 ;
  wire \do_out8_reg_reg[4]_i_1_n_7 ;
  wire \do_out8_reg_reg[8]_i_1_n_0 ;
  wire \do_out8_reg_reg[8]_i_1_n_4 ;
  wire \do_out8_reg_reg[8]_i_1_n_5 ;
  wire \do_out8_reg_reg[8]_i_1_n_6 ;
  wire \do_out8_reg_reg[8]_i_1_n_7 ;
  wire en_reg;
  wire [0:0]en_reg_in;
  wire \en_reg_in_reg[1]_0 ;
  wire [31:0]final1;
  wire [31:0]final2;
  wire [7:0]led_OBUF;
  wire \led_OBUF[1]_inst_i_10_n_0 ;
  wire \led_OBUF[1]_inst_i_11_n_0 ;
  wire \led_OBUF[1]_inst_i_12_n_0 ;
  wire \led_OBUF[1]_inst_i_13_n_0 ;
  wire \led_OBUF[1]_inst_i_14_n_0 ;
  wire \led_OBUF[1]_inst_i_15_n_0 ;
  wire \led_OBUF[1]_inst_i_16_n_0 ;
  wire \led_OBUF[1]_inst_i_17_n_0 ;
  wire \led_OBUF[1]_inst_i_18_n_0 ;
  wire \led_OBUF[1]_inst_i_19_n_0 ;
  wire \led_OBUF[1]_inst_i_20_n_0 ;
  wire \led_OBUF[1]_inst_i_21_n_0 ;
  wire \led_OBUF[1]_inst_i_22_n_0 ;
  wire \led_OBUF[1]_inst_i_23_n_0 ;
  wire \led_OBUF[1]_inst_i_24_n_0 ;
  wire \led_OBUF[1]_inst_i_25_n_0 ;
  wire \led_OBUF[1]_inst_i_26_n_0 ;
  wire \led_OBUF[1]_inst_i_27_n_0 ;
  wire \led_OBUF[1]_inst_i_28_n_0 ;
  wire \led_OBUF[1]_inst_i_29_n_0 ;
  wire \led_OBUF[1]_inst_i_2_n_0 ;
  wire \led_OBUF[1]_inst_i_30_n_0 ;
  wire \led_OBUF[1]_inst_i_31_n_0 ;
  wire \led_OBUF[1]_inst_i_32_n_0 ;
  wire \led_OBUF[1]_inst_i_33_n_0 ;
  wire \led_OBUF[1]_inst_i_34_n_0 ;
  wire \led_OBUF[1]_inst_i_35_n_0 ;
  wire \led_OBUF[1]_inst_i_36_n_0 ;
  wire \led_OBUF[1]_inst_i_37_n_0 ;
  wire \led_OBUF[1]_inst_i_3_n_0 ;
  wire \led_OBUF[1]_inst_i_4_n_0 ;
  wire \led_OBUF[1]_inst_i_5_n_0 ;
  wire \led_OBUF[1]_inst_i_6_n_0 ;
  wire \led_OBUF[1]_inst_i_7_n_0 ;
  wire \led_OBUF[1]_inst_i_8_n_0 ;
  wire \led_OBUF[1]_inst_i_9_n_0 ;
  wire \led_OBUF[3]_inst_i_106_n_0 ;
  wire \led_OBUF[3]_inst_i_107_n_0 ;
  wire \led_OBUF[3]_inst_i_108_n_0 ;
  wire \led_OBUF[3]_inst_i_109_n_0 ;
  wire \led_OBUF[3]_inst_i_10_n_0 ;
  wire \led_OBUF[3]_inst_i_118_n_0 ;
  wire \led_OBUF[3]_inst_i_119_n_0 ;
  wire \led_OBUF[3]_inst_i_11_n_0 ;
  wire \led_OBUF[3]_inst_i_120_n_0 ;
  wire \led_OBUF[3]_inst_i_121_n_0 ;
  wire \led_OBUF[3]_inst_i_12_n_0 ;
  wire \led_OBUF[3]_inst_i_13_n_0 ;
  wire \led_OBUF[3]_inst_i_14_n_0 ;
  wire \led_OBUF[3]_inst_i_15_n_0 ;
  wire \led_OBUF[3]_inst_i_16_n_0 ;
  wire \led_OBUF[3]_inst_i_17_n_0 ;
  wire \led_OBUF[3]_inst_i_18_n_0 ;
  wire \led_OBUF[3]_inst_i_19_n_0 ;
  wire \led_OBUF[3]_inst_i_20_n_0 ;
  wire \led_OBUF[3]_inst_i_21_n_0 ;
  wire \led_OBUF[3]_inst_i_22_n_0 ;
  wire \led_OBUF[3]_inst_i_23_n_0 ;
  wire \led_OBUF[3]_inst_i_24_n_0 ;
  wire \led_OBUF[3]_inst_i_25_n_0 ;
  wire \led_OBUF[3]_inst_i_26_n_0 ;
  wire \led_OBUF[3]_inst_i_27_n_0 ;
  wire \led_OBUF[3]_inst_i_28_n_0 ;
  wire \led_OBUF[3]_inst_i_29_n_0 ;
  wire \led_OBUF[3]_inst_i_2_n_0 ;
  wire \led_OBUF[3]_inst_i_30_n_0 ;
  wire \led_OBUF[3]_inst_i_31_n_0 ;
  wire \led_OBUF[3]_inst_i_32_n_0 ;
  wire \led_OBUF[3]_inst_i_33_n_0 ;
  wire \led_OBUF[3]_inst_i_34_n_0 ;
  wire \led_OBUF[3]_inst_i_35_n_0 ;
  wire \led_OBUF[3]_inst_i_36_n_0 ;
  wire \led_OBUF[3]_inst_i_37_n_0 ;
  wire \led_OBUF[3]_inst_i_38_n_0 ;
  wire \led_OBUF[3]_inst_i_39_n_0 ;
  wire \led_OBUF[3]_inst_i_3_n_0 ;
  wire \led_OBUF[3]_inst_i_48_n_0 ;
  wire \led_OBUF[3]_inst_i_49_n_0 ;
  wire \led_OBUF[3]_inst_i_4_n_0 ;
  wire \led_OBUF[3]_inst_i_50_n_0 ;
  wire \led_OBUF[3]_inst_i_51_n_0 ;
  wire \led_OBUF[3]_inst_i_52_n_0 ;
  wire \led_OBUF[3]_inst_i_53_n_0 ;
  wire \led_OBUF[3]_inst_i_54_n_0 ;
  wire \led_OBUF[3]_inst_i_55_n_0 ;
  wire \led_OBUF[3]_inst_i_56_n_0 ;
  wire \led_OBUF[3]_inst_i_57_n_0 ;
  wire \led_OBUF[3]_inst_i_58_n_0 ;
  wire \led_OBUF[3]_inst_i_59_n_0 ;
  wire \led_OBUF[3]_inst_i_5_n_0 ;
  wire \led_OBUF[3]_inst_i_60_n_0 ;
  wire \led_OBUF[3]_inst_i_61_n_0 ;
  wire \led_OBUF[3]_inst_i_62_n_0 ;
  wire \led_OBUF[3]_inst_i_63_n_0 ;
  wire \led_OBUF[3]_inst_i_64_n_0 ;
  wire \led_OBUF[3]_inst_i_65_n_0 ;
  wire \led_OBUF[3]_inst_i_66_n_0 ;
  wire \led_OBUF[3]_inst_i_67_n_0 ;
  wire \led_OBUF[3]_inst_i_68_n_0 ;
  wire \led_OBUF[3]_inst_i_69_n_0 ;
  wire \led_OBUF[3]_inst_i_6_n_0 ;
  wire \led_OBUF[3]_inst_i_78_n_0 ;
  wire \led_OBUF[3]_inst_i_79_n_0 ;
  wire \led_OBUF[3]_inst_i_7_n_0 ;
  wire \led_OBUF[3]_inst_i_80_n_0 ;
  wire \led_OBUF[3]_inst_i_81_n_0 ;
  wire \led_OBUF[3]_inst_i_82_n_0 ;
  wire \led_OBUF[3]_inst_i_83_n_0 ;
  wire \led_OBUF[3]_inst_i_84_n_0 ;
  wire \led_OBUF[3]_inst_i_85_n_0 ;
  wire \led_OBUF[3]_inst_i_86_n_0 ;
  wire \led_OBUF[3]_inst_i_87_n_0 ;
  wire \led_OBUF[3]_inst_i_88_n_0 ;
  wire \led_OBUF[3]_inst_i_89_n_0 ;
  wire \led_OBUF[3]_inst_i_8_n_0 ;
  wire \led_OBUF[3]_inst_i_90_n_0 ;
  wire \led_OBUF[3]_inst_i_91_n_0 ;
  wire \led_OBUF[3]_inst_i_92_n_0 ;
  wire \led_OBUF[3]_inst_i_93_n_0 ;
  wire \led_OBUF[3]_inst_i_94_n_0 ;
  wire \led_OBUF[3]_inst_i_95_n_0 ;
  wire \led_OBUF[3]_inst_i_96_n_0 ;
  wire \led_OBUF[3]_inst_i_97_n_0 ;
  wire \led_OBUF[3]_inst_i_9_n_0 ;
  wire \led_OBUF[5]_inst_i_10_n_0 ;
  wire \led_OBUF[5]_inst_i_11_n_0 ;
  wire \led_OBUF[5]_inst_i_12_n_0 ;
  wire \led_OBUF[5]_inst_i_13_n_0 ;
  wire \led_OBUF[5]_inst_i_14_n_0 ;
  wire \led_OBUF[5]_inst_i_15_n_0 ;
  wire \led_OBUF[5]_inst_i_16_n_0 ;
  wire \led_OBUF[5]_inst_i_17_n_0 ;
  wire \led_OBUF[5]_inst_i_18_n_0 ;
  wire \led_OBUF[5]_inst_i_19_n_0 ;
  wire \led_OBUF[5]_inst_i_20_n_0 ;
  wire \led_OBUF[5]_inst_i_21_n_0 ;
  wire \led_OBUF[5]_inst_i_22_n_0 ;
  wire \led_OBUF[5]_inst_i_23_n_0 ;
  wire \led_OBUF[5]_inst_i_24_n_0 ;
  wire \led_OBUF[5]_inst_i_25_n_0 ;
  wire \led_OBUF[5]_inst_i_26_n_0 ;
  wire \led_OBUF[5]_inst_i_27_n_0 ;
  wire \led_OBUF[5]_inst_i_28_n_0 ;
  wire \led_OBUF[5]_inst_i_29_n_0 ;
  wire \led_OBUF[5]_inst_i_2_n_0 ;
  wire \led_OBUF[5]_inst_i_30_n_0 ;
  wire \led_OBUF[5]_inst_i_31_n_0 ;
  wire \led_OBUF[5]_inst_i_32_n_0 ;
  wire \led_OBUF[5]_inst_i_33_n_0 ;
  wire \led_OBUF[5]_inst_i_34_n_0 ;
  wire \led_OBUF[5]_inst_i_35_n_0 ;
  wire \led_OBUF[5]_inst_i_36_n_0 ;
  wire \led_OBUF[5]_inst_i_37_n_0 ;
  wire \led_OBUF[5]_inst_i_3_n_0 ;
  wire \led_OBUF[5]_inst_i_4_n_0 ;
  wire \led_OBUF[5]_inst_i_5_n_0 ;
  wire \led_OBUF[5]_inst_i_6_n_0 ;
  wire \led_OBUF[5]_inst_i_7_n_0 ;
  wire \led_OBUF[5]_inst_i_8_n_0 ;
  wire \led_OBUF[5]_inst_i_9_n_0 ;
  wire \led_OBUF[7]_inst_i_100_n_0 ;
  wire \led_OBUF[7]_inst_i_101_n_0 ;
  wire \led_OBUF[7]_inst_i_102_n_0 ;
  wire \led_OBUF[7]_inst_i_103_n_0 ;
  wire \led_OBUF[7]_inst_i_104_n_0 ;
  wire \led_OBUF[7]_inst_i_105_n_0 ;
  wire \led_OBUF[7]_inst_i_106_n_0 ;
  wire \led_OBUF[7]_inst_i_107_n_0 ;
  wire \led_OBUF[7]_inst_i_108_n_0 ;
  wire \led_OBUF[7]_inst_i_109_n_0 ;
  wire \led_OBUF[7]_inst_i_10_n_0 ;
  wire \led_OBUF[7]_inst_i_110_n_0 ;
  wire \led_OBUF[7]_inst_i_111_n_0 ;
  wire \led_OBUF[7]_inst_i_112_n_0 ;
  wire \led_OBUF[7]_inst_i_113_n_0 ;
  wire \led_OBUF[7]_inst_i_114_n_0 ;
  wire \led_OBUF[7]_inst_i_115_n_0 ;
  wire \led_OBUF[7]_inst_i_116_n_0 ;
  wire \led_OBUF[7]_inst_i_117_n_0 ;
  wire \led_OBUF[7]_inst_i_118_n_0 ;
  wire \led_OBUF[7]_inst_i_119_n_0 ;
  wire \led_OBUF[7]_inst_i_11_n_0 ;
  wire \led_OBUF[7]_inst_i_120_n_0 ;
  wire \led_OBUF[7]_inst_i_121_n_0 ;
  wire \led_OBUF[7]_inst_i_122_n_0 ;
  wire \led_OBUF[7]_inst_i_123_n_0 ;
  wire \led_OBUF[7]_inst_i_124_n_0 ;
  wire \led_OBUF[7]_inst_i_125_n_0 ;
  wire \led_OBUF[7]_inst_i_12_n_0 ;
  wire \led_OBUF[7]_inst_i_134_n_0 ;
  wire \led_OBUF[7]_inst_i_135_n_0 ;
  wire \led_OBUF[7]_inst_i_136_n_0 ;
  wire \led_OBUF[7]_inst_i_137_n_0 ;
  wire \led_OBUF[7]_inst_i_138_n_0 ;
  wire \led_OBUF[7]_inst_i_139_n_0 ;
  wire \led_OBUF[7]_inst_i_13_n_0 ;
  wire \led_OBUF[7]_inst_i_140_n_0 ;
  wire \led_OBUF[7]_inst_i_141_n_0 ;
  wire \led_OBUF[7]_inst_i_142_n_0 ;
  wire \led_OBUF[7]_inst_i_143_n_0 ;
  wire \led_OBUF[7]_inst_i_144_n_0 ;
  wire \led_OBUF[7]_inst_i_145_n_0 ;
  wire \led_OBUF[7]_inst_i_14_n_0 ;
  wire \led_OBUF[7]_inst_i_154_n_0 ;
  wire \led_OBUF[7]_inst_i_155_n_0 ;
  wire \led_OBUF[7]_inst_i_156_n_0 ;
  wire \led_OBUF[7]_inst_i_157_n_0 ;
  wire \led_OBUF[7]_inst_i_15_n_0 ;
  wire \led_OBUF[7]_inst_i_16_n_0 ;
  wire \led_OBUF[7]_inst_i_17_n_0 ;
  wire \led_OBUF[7]_inst_i_18_n_0 ;
  wire \led_OBUF[7]_inst_i_19_n_0 ;
  wire \led_OBUF[7]_inst_i_20_n_0 ;
  wire \led_OBUF[7]_inst_i_21_n_0 ;
  wire \led_OBUF[7]_inst_i_22_n_0 ;
  wire \led_OBUF[7]_inst_i_23_n_0 ;
  wire \led_OBUF[7]_inst_i_24_n_0 ;
  wire \led_OBUF[7]_inst_i_25_n_0 ;
  wire \led_OBUF[7]_inst_i_26_n_0 ;
  wire \led_OBUF[7]_inst_i_27_n_0 ;
  wire \led_OBUF[7]_inst_i_28_n_0 ;
  wire \led_OBUF[7]_inst_i_29_n_0 ;
  wire \led_OBUF[7]_inst_i_2_n_0 ;
  wire \led_OBUF[7]_inst_i_30_n_0 ;
  wire \led_OBUF[7]_inst_i_31_n_0 ;
  wire \led_OBUF[7]_inst_i_32_n_0 ;
  wire \led_OBUF[7]_inst_i_33_n_0 ;
  wire \led_OBUF[7]_inst_i_34_n_0 ;
  wire \led_OBUF[7]_inst_i_35_n_0 ;
  wire \led_OBUF[7]_inst_i_36_n_0 ;
  wire \led_OBUF[7]_inst_i_37_n_0 ;
  wire \led_OBUF[7]_inst_i_38_n_0 ;
  wire \led_OBUF[7]_inst_i_39_n_0 ;
  wire \led_OBUF[7]_inst_i_3_n_0 ;
  wire \led_OBUF[7]_inst_i_40_n_0 ;
  wire \led_OBUF[7]_inst_i_41_n_0 ;
  wire \led_OBUF[7]_inst_i_42_n_0 ;
  wire \led_OBUF[7]_inst_i_43_n_0 ;
  wire \led_OBUF[7]_inst_i_44_n_0 ;
  wire \led_OBUF[7]_inst_i_45_n_0 ;
  wire \led_OBUF[7]_inst_i_46_n_0 ;
  wire \led_OBUF[7]_inst_i_47_n_0 ;
  wire \led_OBUF[7]_inst_i_48_n_0 ;
  wire \led_OBUF[7]_inst_i_49_n_0 ;
  wire \led_OBUF[7]_inst_i_58_n_0 ;
  wire \led_OBUF[7]_inst_i_59_n_0 ;
  wire \led_OBUF[7]_inst_i_5_n_0 ;
  wire \led_OBUF[7]_inst_i_60_n_0 ;
  wire \led_OBUF[7]_inst_i_61_n_0 ;
  wire \led_OBUF[7]_inst_i_62_n_0 ;
  wire \led_OBUF[7]_inst_i_63_n_0 ;
  wire \led_OBUF[7]_inst_i_64_n_0 ;
  wire \led_OBUF[7]_inst_i_65_n_0 ;
  wire \led_OBUF[7]_inst_i_66_n_0 ;
  wire \led_OBUF[7]_inst_i_67_n_0 ;
  wire \led_OBUF[7]_inst_i_68_n_0 ;
  wire \led_OBUF[7]_inst_i_69_n_0 ;
  wire \led_OBUF[7]_inst_i_6_n_0 ;
  wire \led_OBUF[7]_inst_i_70_n_0 ;
  wire \led_OBUF[7]_inst_i_71_n_0 ;
  wire \led_OBUF[7]_inst_i_72_n_0 ;
  wire \led_OBUF[7]_inst_i_73_n_0 ;
  wire \led_OBUF[7]_inst_i_74_n_0 ;
  wire \led_OBUF[7]_inst_i_75_n_0 ;
  wire \led_OBUF[7]_inst_i_76_n_0 ;
  wire \led_OBUF[7]_inst_i_77_n_0 ;
  wire \led_OBUF[7]_inst_i_78_n_0 ;
  wire \led_OBUF[7]_inst_i_79_n_0 ;
  wire \led_OBUF[7]_inst_i_7_n_0 ;
  wire \led_OBUF[7]_inst_i_80_n_0 ;
  wire \led_OBUF[7]_inst_i_81_n_0 ;
  wire \led_OBUF[7]_inst_i_82_n_0 ;
  wire \led_OBUF[7]_inst_i_83_n_0 ;
  wire \led_OBUF[7]_inst_i_84_n_0 ;
  wire \led_OBUF[7]_inst_i_85_n_0 ;
  wire \led_OBUF[7]_inst_i_86_n_0 ;
  wire \led_OBUF[7]_inst_i_87_n_0 ;
  wire \led_OBUF[7]_inst_i_88_n_0 ;
  wire \led_OBUF[7]_inst_i_8_n_0 ;
  wire \led_OBUF[7]_inst_i_97_n_0 ;
  wire \led_OBUF[7]_inst_i_98_n_0 ;
  wire \led_OBUF[7]_inst_i_99_n_0 ;
  wire \led_OBUF[7]_inst_i_9_n_0 ;
  wire [28:0]line1;
  wire [28:0]line1_reg;
  wire \line1_reg[11]_i_2_n_0 ;
  wire \line1_reg[11]_i_3_n_0 ;
  wire \line1_reg[11]_i_4_n_0 ;
  wire \line1_reg[11]_i_5_n_0 ;
  wire \line1_reg[15]_i_2_n_0 ;
  wire \line1_reg[15]_i_3_n_0 ;
  wire \line1_reg[15]_i_4_n_0 ;
  wire \line1_reg[15]_i_5_n_0 ;
  wire \line1_reg[19]_i_2_n_0 ;
  wire \line1_reg[19]_i_3_n_0 ;
  wire \line1_reg[19]_i_4_n_0 ;
  wire \line1_reg[19]_i_5_n_0 ;
  wire \line1_reg[23]_i_2_n_0 ;
  wire \line1_reg[23]_i_3_n_0 ;
  wire \line1_reg[23]_i_4_n_0 ;
  wire \line1_reg[23]_i_5_n_0 ;
  wire \line1_reg[27]_i_2_n_0 ;
  wire \line1_reg[27]_i_3_n_0 ;
  wire \line1_reg[27]_i_4_n_0 ;
  wire \line1_reg[27]_i_5_n_0 ;
  wire \line1_reg[3]_i_2_n_0 ;
  wire \line1_reg[3]_i_3_n_0 ;
  wire \line1_reg[3]_i_4_n_0 ;
  wire \line1_reg[3]_i_5_n_0 ;
  wire \line1_reg[7]_i_2_n_0 ;
  wire \line1_reg[7]_i_3_n_0 ;
  wire \line1_reg[7]_i_4_n_0 ;
  wire \line1_reg[7]_i_5_n_0 ;
  wire \line1_reg_reg[11]_i_1_n_0 ;
  wire \line1_reg_reg[15]_i_1_n_0 ;
  wire \line1_reg_reg[19]_i_1_n_0 ;
  wire \line1_reg_reg[23]_i_1_n_0 ;
  wire \line1_reg_reg[27]_i_1_n_0 ;
  wire \line1_reg_reg[3]_i_1_n_0 ;
  wire \line1_reg_reg[7]_i_1_n_0 ;
  wire [28:0]line2;
  wire [28:0]line2_reg;
  wire \line2_reg[11]_i_2_n_0 ;
  wire \line2_reg[11]_i_3_n_0 ;
  wire \line2_reg[11]_i_4_n_0 ;
  wire \line2_reg[11]_i_5_n_0 ;
  wire \line2_reg[15]_i_2_n_0 ;
  wire \line2_reg[15]_i_3_n_0 ;
  wire \line2_reg[15]_i_4_n_0 ;
  wire \line2_reg[15]_i_5_n_0 ;
  wire \line2_reg[19]_i_2_n_0 ;
  wire \line2_reg[19]_i_3_n_0 ;
  wire \line2_reg[19]_i_4_n_0 ;
  wire \line2_reg[19]_i_5_n_0 ;
  wire \line2_reg[23]_i_2_n_0 ;
  wire \line2_reg[23]_i_3_n_0 ;
  wire \line2_reg[23]_i_4_n_0 ;
  wire \line2_reg[23]_i_5_n_0 ;
  wire \line2_reg[27]_i_2_n_0 ;
  wire \line2_reg[27]_i_3_n_0 ;
  wire \line2_reg[27]_i_4_n_0 ;
  wire \line2_reg[27]_i_5_n_0 ;
  wire \line2_reg[3]_i_2_n_0 ;
  wire \line2_reg[3]_i_3_n_0 ;
  wire \line2_reg[3]_i_4_n_0 ;
  wire \line2_reg[3]_i_5_n_0 ;
  wire \line2_reg[7]_i_2_n_0 ;
  wire \line2_reg[7]_i_3_n_0 ;
  wire \line2_reg[7]_i_4_n_0 ;
  wire \line2_reg[7]_i_5_n_0 ;
  wire \line2_reg_reg[11]_i_1_n_0 ;
  wire \line2_reg_reg[15]_i_1_n_0 ;
  wire \line2_reg_reg[19]_i_1_n_0 ;
  wire \line2_reg_reg[23]_i_1_n_0 ;
  wire \line2_reg_reg[27]_i_1_n_0 ;
  wire \line2_reg_reg[3]_i_1_n_0 ;
  wire \line2_reg_reg[7]_i_1_n_0 ;
  wire [28:0]line3;
  wire [28:0]line3_reg;
  wire \line3_reg[11]_i_2_n_0 ;
  wire \line3_reg[11]_i_3_n_0 ;
  wire \line3_reg[11]_i_4_n_0 ;
  wire \line3_reg[11]_i_5_n_0 ;
  wire \line3_reg[15]_i_2_n_0 ;
  wire \line3_reg[15]_i_3_n_0 ;
  wire \line3_reg[15]_i_4_n_0 ;
  wire \line3_reg[15]_i_5_n_0 ;
  wire \line3_reg[19]_i_2_n_0 ;
  wire \line3_reg[19]_i_3_n_0 ;
  wire \line3_reg[19]_i_4_n_0 ;
  wire \line3_reg[19]_i_5_n_0 ;
  wire \line3_reg[23]_i_2_n_0 ;
  wire \line3_reg[23]_i_3_n_0 ;
  wire \line3_reg[23]_i_4_n_0 ;
  wire \line3_reg[23]_i_5_n_0 ;
  wire \line3_reg[27]_i_2_n_0 ;
  wire \line3_reg[27]_i_3_n_0 ;
  wire \line3_reg[27]_i_4_n_0 ;
  wire \line3_reg[27]_i_5_n_0 ;
  wire \line3_reg[3]_i_2_n_0 ;
  wire \line3_reg[3]_i_3_n_0 ;
  wire \line3_reg[3]_i_4_n_0 ;
  wire \line3_reg[3]_i_5_n_0 ;
  wire \line3_reg[7]_i_2_n_0 ;
  wire \line3_reg[7]_i_3_n_0 ;
  wire \line3_reg[7]_i_4_n_0 ;
  wire \line3_reg[7]_i_5_n_0 ;
  wire \line3_reg_reg[11]_i_1_n_0 ;
  wire \line3_reg_reg[15]_i_1_n_0 ;
  wire \line3_reg_reg[19]_i_1_n_0 ;
  wire \line3_reg_reg[23]_i_1_n_0 ;
  wire \line3_reg_reg[27]_i_1_n_0 ;
  wire \line3_reg_reg[3]_i_1_n_0 ;
  wire \line3_reg_reg[7]_i_1_n_0 ;
  wire [28:0]line4;
  wire [28:0]line4_reg;
  wire \line4_reg[11]_i_2_n_0 ;
  wire \line4_reg[11]_i_3_n_0 ;
  wire \line4_reg[11]_i_4_n_0 ;
  wire \line4_reg[11]_i_5_n_0 ;
  wire \line4_reg[15]_i_2_n_0 ;
  wire \line4_reg[15]_i_3_n_0 ;
  wire \line4_reg[15]_i_4_n_0 ;
  wire \line4_reg[15]_i_5_n_0 ;
  wire \line4_reg[19]_i_2_n_0 ;
  wire \line4_reg[19]_i_3_n_0 ;
  wire \line4_reg[19]_i_4_n_0 ;
  wire \line4_reg[19]_i_5_n_0 ;
  wire \line4_reg[23]_i_2_n_0 ;
  wire \line4_reg[23]_i_3_n_0 ;
  wire \line4_reg[23]_i_4_n_0 ;
  wire \line4_reg[23]_i_5_n_0 ;
  wire \line4_reg[27]_i_2_n_0 ;
  wire \line4_reg[27]_i_3_n_0 ;
  wire \line4_reg[27]_i_4_n_0 ;
  wire \line4_reg[27]_i_5_n_0 ;
  wire \line4_reg[3]_i_2_n_0 ;
  wire \line4_reg[3]_i_3_n_0 ;
  wire \line4_reg[3]_i_4_n_0 ;
  wire \line4_reg[3]_i_5_n_0 ;
  wire \line4_reg[7]_i_2_n_0 ;
  wire \line4_reg[7]_i_3_n_0 ;
  wire \line4_reg[7]_i_4_n_0 ;
  wire \line4_reg[7]_i_5_n_0 ;
  wire \line4_reg_reg[11]_i_1_n_0 ;
  wire \line4_reg_reg[15]_i_1_n_0 ;
  wire \line4_reg_reg[19]_i_1_n_0 ;
  wire \line4_reg_reg[23]_i_1_n_0 ;
  wire \line4_reg_reg[27]_i_1_n_0 ;
  wire \line4_reg_reg[3]_i_1_n_0 ;
  wire \line4_reg_reg[7]_i_1_n_0 ;
  wire [28:0]line5;
  wire [28:0]line5_reg;
  wire \line5_reg[11]_i_2_n_0 ;
  wire \line5_reg[11]_i_3_n_0 ;
  wire \line5_reg[11]_i_4_n_0 ;
  wire \line5_reg[11]_i_5_n_0 ;
  wire \line5_reg[15]_i_2_n_0 ;
  wire \line5_reg[15]_i_3_n_0 ;
  wire \line5_reg[15]_i_4_n_0 ;
  wire \line5_reg[15]_i_5_n_0 ;
  wire \line5_reg[19]_i_2_n_0 ;
  wire \line5_reg[19]_i_3_n_0 ;
  wire \line5_reg[19]_i_4_n_0 ;
  wire \line5_reg[19]_i_5_n_0 ;
  wire \line5_reg[23]_i_2_n_0 ;
  wire \line5_reg[23]_i_3_n_0 ;
  wire \line5_reg[23]_i_4_n_0 ;
  wire \line5_reg[23]_i_5_n_0 ;
  wire \line5_reg[27]_i_2_n_0 ;
  wire \line5_reg[27]_i_3_n_0 ;
  wire \line5_reg[27]_i_4_n_0 ;
  wire \line5_reg[27]_i_5_n_0 ;
  wire \line5_reg[3]_i_2_n_0 ;
  wire \line5_reg[3]_i_3_n_0 ;
  wire \line5_reg[3]_i_4_n_0 ;
  wire \line5_reg[3]_i_5_n_0 ;
  wire \line5_reg[7]_i_2_n_0 ;
  wire \line5_reg[7]_i_3_n_0 ;
  wire \line5_reg[7]_i_4_n_0 ;
  wire \line5_reg[7]_i_5_n_0 ;
  wire \line5_reg_reg[11]_i_1_n_0 ;
  wire \line5_reg_reg[15]_i_1_n_0 ;
  wire \line5_reg_reg[19]_i_1_n_0 ;
  wire \line5_reg_reg[23]_i_1_n_0 ;
  wire \line5_reg_reg[27]_i_1_n_0 ;
  wire \line5_reg_reg[3]_i_1_n_0 ;
  wire \line5_reg_reg[7]_i_1_n_0 ;
  wire [28:0]line6;
  wire [28:0]line6_reg;
  wire \line6_reg[11]_i_2_n_0 ;
  wire \line6_reg[11]_i_3_n_0 ;
  wire \line6_reg[11]_i_4_n_0 ;
  wire \line6_reg[11]_i_5_n_0 ;
  wire \line6_reg[15]_i_2_n_0 ;
  wire \line6_reg[15]_i_3_n_0 ;
  wire \line6_reg[15]_i_4_n_0 ;
  wire \line6_reg[15]_i_5_n_0 ;
  wire \line6_reg[19]_i_2_n_0 ;
  wire \line6_reg[19]_i_3_n_0 ;
  wire \line6_reg[19]_i_4_n_0 ;
  wire \line6_reg[19]_i_5_n_0 ;
  wire \line6_reg[23]_i_2_n_0 ;
  wire \line6_reg[23]_i_3_n_0 ;
  wire \line6_reg[23]_i_4_n_0 ;
  wire \line6_reg[23]_i_5_n_0 ;
  wire \line6_reg[27]_i_2_n_0 ;
  wire \line6_reg[27]_i_3_n_0 ;
  wire \line6_reg[27]_i_4_n_0 ;
  wire \line6_reg[27]_i_5_n_0 ;
  wire \line6_reg[3]_i_2_n_0 ;
  wire \line6_reg[3]_i_3_n_0 ;
  wire \line6_reg[3]_i_4_n_0 ;
  wire \line6_reg[3]_i_5_n_0 ;
  wire \line6_reg[7]_i_2_n_0 ;
  wire \line6_reg[7]_i_3_n_0 ;
  wire \line6_reg[7]_i_4_n_0 ;
  wire \line6_reg[7]_i_5_n_0 ;
  wire \line6_reg_reg[11]_i_1_n_0 ;
  wire \line6_reg_reg[15]_i_1_n_0 ;
  wire \line6_reg_reg[19]_i_1_n_0 ;
  wire \line6_reg_reg[23]_i_1_n_0 ;
  wire \line6_reg_reg[27]_i_1_n_0 ;
  wire \line6_reg_reg[3]_i_1_n_0 ;
  wire \line6_reg_reg[7]_i_1_n_0 ;
  wire [28:0]line7;
  wire [28:0]line7_reg;
  wire \line7_reg[11]_i_2_n_0 ;
  wire \line7_reg[11]_i_3_n_0 ;
  wire \line7_reg[11]_i_4_n_0 ;
  wire \line7_reg[11]_i_5_n_0 ;
  wire \line7_reg[15]_i_2_n_0 ;
  wire \line7_reg[15]_i_3_n_0 ;
  wire \line7_reg[15]_i_4_n_0 ;
  wire \line7_reg[15]_i_5_n_0 ;
  wire \line7_reg[19]_i_2_n_0 ;
  wire \line7_reg[19]_i_3_n_0 ;
  wire \line7_reg[19]_i_4_n_0 ;
  wire \line7_reg[19]_i_5_n_0 ;
  wire \line7_reg[23]_i_2_n_0 ;
  wire \line7_reg[23]_i_3_n_0 ;
  wire \line7_reg[23]_i_4_n_0 ;
  wire \line7_reg[23]_i_5_n_0 ;
  wire \line7_reg[27]_i_2_n_0 ;
  wire \line7_reg[27]_i_3_n_0 ;
  wire \line7_reg[27]_i_4_n_0 ;
  wire \line7_reg[27]_i_5_n_0 ;
  wire \line7_reg[3]_i_2_n_0 ;
  wire \line7_reg[3]_i_3_n_0 ;
  wire \line7_reg[3]_i_4_n_0 ;
  wire \line7_reg[3]_i_5_n_0 ;
  wire \line7_reg[7]_i_2_n_0 ;
  wire \line7_reg[7]_i_3_n_0 ;
  wire \line7_reg[7]_i_4_n_0 ;
  wire \line7_reg[7]_i_5_n_0 ;
  wire \line7_reg_reg[11]_i_1_n_0 ;
  wire \line7_reg_reg[15]_i_1_n_0 ;
  wire \line7_reg_reg[19]_i_1_n_0 ;
  wire \line7_reg_reg[23]_i_1_n_0 ;
  wire \line7_reg_reg[27]_i_1_n_0 ;
  wire \line7_reg_reg[3]_i_1_n_0 ;
  wire \line7_reg_reg[7]_i_1_n_0 ;
  wire [28:0]line8;
  wire [28:0]line8_reg;
  wire \line8_reg[11]_i_2_n_0 ;
  wire \line8_reg[11]_i_3_n_0 ;
  wire \line8_reg[11]_i_4_n_0 ;
  wire \line8_reg[11]_i_5_n_0 ;
  wire \line8_reg[15]_i_2_n_0 ;
  wire \line8_reg[15]_i_3_n_0 ;
  wire \line8_reg[15]_i_4_n_0 ;
  wire \line8_reg[15]_i_5_n_0 ;
  wire \line8_reg[19]_i_2_n_0 ;
  wire \line8_reg[19]_i_3_n_0 ;
  wire \line8_reg[19]_i_4_n_0 ;
  wire \line8_reg[19]_i_5_n_0 ;
  wire \line8_reg[23]_i_2_n_0 ;
  wire \line8_reg[23]_i_3_n_0 ;
  wire \line8_reg[23]_i_4_n_0 ;
  wire \line8_reg[23]_i_5_n_0 ;
  wire \line8_reg[27]_i_2_n_0 ;
  wire \line8_reg[27]_i_3_n_0 ;
  wire \line8_reg[27]_i_4_n_0 ;
  wire \line8_reg[27]_i_5_n_0 ;
  wire \line8_reg[3]_i_2_n_0 ;
  wire \line8_reg[3]_i_3_n_0 ;
  wire \line8_reg[3]_i_4_n_0 ;
  wire \line8_reg[3]_i_5_n_0 ;
  wire \line8_reg[7]_i_2_n_0 ;
  wire \line8_reg[7]_i_3_n_0 ;
  wire \line8_reg[7]_i_4_n_0 ;
  wire \line8_reg[7]_i_5_n_0 ;
  wire \line8_reg_reg[11]_i_1_n_0 ;
  wire \line8_reg_reg[15]_i_1_n_0 ;
  wire \line8_reg_reg[19]_i_1_n_0 ;
  wire \line8_reg_reg[23]_i_1_n_0 ;
  wire \line8_reg_reg[27]_i_1_n_0 ;
  wire \line8_reg_reg[3]_i_1_n_0 ;
  wire \line8_reg_reg[7]_i_1_n_0 ;
  wire m0;
  wire [31:4]out11;
  wire [31:4]out12;
  wire [31:4]out21;
  wire [31:4]out22;
  wire [31:4]out31;
  wire [31:4]out32;
  wire [31:4]out41;
  wire [31:4]out42;
  wire [31:4]out51;
  wire [31:4]out52;
  wire [31:4]out61;
  wire [31:4]out62;
  wire [31:4]out71;
  wire [31:4]out72;
  wire [31:4]out81;
  wire [31:4]out82;
  wire p_0_in;
  wire [31:0]semi1;
  wire [31:0]semi2;
  wire [31:0]semi3;
  wire [31:0]semi4;
  wire [9:0]sub_reg_reg;
  wire [7:0]sub_reg_reg_0;
  wire [2:0]sub_reg_reg_1;
  wire [2:0]sub_reg_reg_10;
  wire [1:0]sub_reg_reg_11;
  wire [1:0]sub_reg_reg_12;
  wire [1:0]sub_reg_reg_13;
  wire [1:0]sub_reg_reg_14;
  wire [2:0]sub_reg_reg_2;
  wire [2:0]sub_reg_reg_3;
  wire [2:0]sub_reg_reg_4;
  wire [1:0]sub_reg_reg_5;
  wire [1:0]sub_reg_reg_6;
  wire [1:0]sub_reg_reg_7;
  wire [1:0]sub_reg_reg_8;
  wire [2:0]sub_reg_reg_9;
  wire sw_reg;
  wire [15:0]y;
  wire \y2_reg_n_0_[0] ;
  wire \y2_reg_n_0_[10] ;
  wire \y2_reg_n_0_[11] ;
  wire \y2_reg_n_0_[12] ;
  wire \y2_reg_n_0_[13] ;
  wire \y2_reg_n_0_[14] ;
  wire \y2_reg_n_0_[15] ;
  wire \y2_reg_n_0_[1] ;
  wire \y2_reg_n_0_[2] ;
  wire \y2_reg_n_0_[3] ;
  wire \y2_reg_n_0_[4] ;
  wire \y2_reg_n_0_[5] ;
  wire \y2_reg_n_0_[6] ;
  wire \y2_reg_n_0_[7] ;
  wire \y2_reg_n_0_[8] ;
  wire \y2_reg_n_0_[9] ;
  wire y_delay_2;
  wire \y_delay_2_reg[0] ;
  wire \y_delay_2_reg[0]_0 ;
  wire \y_delay_2_reg[10] ;
  wire \y_delay_2_reg[10]_0 ;
  wire \y_delay_2_reg[11] ;
  wire \y_delay_2_reg[11]_0 ;
  wire \y_delay_2_reg[12] ;
  wire \y_delay_2_reg[12]_0 ;
  wire \y_delay_2_reg[13] ;
  wire \y_delay_2_reg[13]_0 ;
  wire \y_delay_2_reg[14] ;
  wire \y_delay_2_reg[14]_0 ;
  wire \y_delay_2_reg[15] ;
  wire \y_delay_2_reg[15]_0 ;
  wire \y_delay_2_reg[1] ;
  wire \y_delay_2_reg[1]_0 ;
  wire \y_delay_2_reg[2] ;
  wire \y_delay_2_reg[2]_0 ;
  wire \y_delay_2_reg[3] ;
  wire \y_delay_2_reg[3]_0 ;
  wire \y_delay_2_reg[4] ;
  wire \y_delay_2_reg[4]_0 ;
  wire \y_delay_2_reg[5] ;
  wire \y_delay_2_reg[5]_0 ;
  wire \y_delay_2_reg[6] ;
  wire \y_delay_2_reg[6]_0 ;
  wire \y_delay_2_reg[7] ;
  wire \y_delay_2_reg[7]_0 ;
  wire \y_delay_2_reg[8] ;
  wire \y_delay_2_reg[8]_0 ;
  wire \y_delay_2_reg[9] ;
  wire \y_delay_2_reg[9]_0 ;
  wire [2:0]\NLW_do_out1_reg_reg[0]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_do_out1_reg_reg[12]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_do_out1_reg_reg[16]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_do_out1_reg_reg[20]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_do_out1_reg_reg[24]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_do_out1_reg_reg[28]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_do_out1_reg_reg[4]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_do_out1_reg_reg[8]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_do_out2_reg_reg[0]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_do_out2_reg_reg[12]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_do_out2_reg_reg[16]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_do_out2_reg_reg[20]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_do_out2_reg_reg[24]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_do_out2_reg_reg[28]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_do_out2_reg_reg[4]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_do_out2_reg_reg[8]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_do_out3_reg_reg[0]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_do_out3_reg_reg[12]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_do_out3_reg_reg[16]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_do_out3_reg_reg[20]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_do_out3_reg_reg[24]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_do_out3_reg_reg[28]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_do_out3_reg_reg[4]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_do_out3_reg_reg[8]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_do_out4_reg_reg[0]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_do_out4_reg_reg[12]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_do_out4_reg_reg[16]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_do_out4_reg_reg[20]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_do_out4_reg_reg[24]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_do_out4_reg_reg[28]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_do_out4_reg_reg[4]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_do_out4_reg_reg[8]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_do_out5_reg_reg[0]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_do_out5_reg_reg[12]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_do_out5_reg_reg[16]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_do_out5_reg_reg[20]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_do_out5_reg_reg[24]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_do_out5_reg_reg[28]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_do_out5_reg_reg[4]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_do_out5_reg_reg[8]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_do_out6_reg_reg[0]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_do_out6_reg_reg[12]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_do_out6_reg_reg[16]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_do_out6_reg_reg[20]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_do_out6_reg_reg[24]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_do_out6_reg_reg[28]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_do_out6_reg_reg[4]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_do_out6_reg_reg[8]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_do_out7_reg_reg[0]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_do_out7_reg_reg[12]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_do_out7_reg_reg[16]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_do_out7_reg_reg[20]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_do_out7_reg_reg[24]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_do_out7_reg_reg[28]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_do_out7_reg_reg[4]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_do_out7_reg_reg[8]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_do_out8_reg_reg[0]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_do_out8_reg_reg[12]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_do_out8_reg_reg[16]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_do_out8_reg_reg[20]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_do_out8_reg_reg[24]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_do_out8_reg_reg[28]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_do_out8_reg_reg[4]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_do_out8_reg_reg[8]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_led_OBUF[1]_inst_i_12_CO_UNCONNECTED ;
  wire [3:0]\NLW_led_OBUF[1]_inst_i_12_O_UNCONNECTED ;
  wire [2:0]\NLW_led_OBUF[1]_inst_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_led_OBUF[1]_inst_i_2_O_UNCONNECTED ;
  wire [2:0]\NLW_led_OBUF[1]_inst_i_21_CO_UNCONNECTED ;
  wire [3:0]\NLW_led_OBUF[1]_inst_i_21_O_UNCONNECTED ;
  wire [2:0]\NLW_led_OBUF[1]_inst_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_led_OBUF[1]_inst_i_3_O_UNCONNECTED ;
  wire [2:0]\NLW_led_OBUF[3]_inst_i_13_CO_UNCONNECTED ;
  wire [3:0]\NLW_led_OBUF[3]_inst_i_13_O_UNCONNECTED ;
  wire [2:0]\NLW_led_OBUF[3]_inst_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_led_OBUF[3]_inst_i_2_O_UNCONNECTED ;
  wire [2:0]\NLW_led_OBUF[3]_inst_i_22_CO_UNCONNECTED ;
  wire [3:0]\NLW_led_OBUF[3]_inst_i_22_O_UNCONNECTED ;
  wire [2:0]\NLW_led_OBUF[3]_inst_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_led_OBUF[3]_inst_i_3_O_UNCONNECTED ;
  wire [2:0]\NLW_led_OBUF[3]_inst_i_31_CO_UNCONNECTED ;
  wire [3:0]\NLW_led_OBUF[3]_inst_i_31_O_UNCONNECTED ;
  wire [2:0]\NLW_led_OBUF[3]_inst_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_led_OBUF[3]_inst_i_4_O_UNCONNECTED ;
  wire [2:0]\NLW_led_OBUF[3]_inst_i_52_CO_UNCONNECTED ;
  wire [3:0]\NLW_led_OBUF[3]_inst_i_52_O_UNCONNECTED ;
  wire [2:0]\NLW_led_OBUF[3]_inst_i_61_CO_UNCONNECTED ;
  wire [3:0]\NLW_led_OBUF[3]_inst_i_61_O_UNCONNECTED ;
  wire [2:0]\NLW_led_OBUF[5]_inst_i_12_CO_UNCONNECTED ;
  wire [3:0]\NLW_led_OBUF[5]_inst_i_12_O_UNCONNECTED ;
  wire [2:0]\NLW_led_OBUF[5]_inst_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_led_OBUF[5]_inst_i_2_O_UNCONNECTED ;
  wire [2:0]\NLW_led_OBUF[5]_inst_i_21_CO_UNCONNECTED ;
  wire [3:0]\NLW_led_OBUF[5]_inst_i_21_O_UNCONNECTED ;
  wire [2:0]\NLW_led_OBUF[5]_inst_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_led_OBUF[5]_inst_i_3_O_UNCONNECTED ;
  wire [2:0]\NLW_led_OBUF[7]_inst_i_101_CO_UNCONNECTED ;
  wire [3:0]\NLW_led_OBUF[7]_inst_i_101_O_UNCONNECTED ;
  wire [2:0]\NLW_led_OBUF[7]_inst_i_14_CO_UNCONNECTED ;
  wire [3:0]\NLW_led_OBUF[7]_inst_i_14_O_UNCONNECTED ;
  wire [2:0]\NLW_led_OBUF[7]_inst_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_led_OBUF[7]_inst_i_2_O_UNCONNECTED ;
  wire [2:0]\NLW_led_OBUF[7]_inst_i_23_CO_UNCONNECTED ;
  wire [3:0]\NLW_led_OBUF[7]_inst_i_23_O_UNCONNECTED ;
  wire [2:0]\NLW_led_OBUF[7]_inst_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_led_OBUF[7]_inst_i_3_O_UNCONNECTED ;
  wire [2:0]\NLW_led_OBUF[7]_inst_i_32_CO_UNCONNECTED ;
  wire [3:0]\NLW_led_OBUF[7]_inst_i_32_O_UNCONNECTED ;
  wire [2:0]\NLW_led_OBUF[7]_inst_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_led_OBUF[7]_inst_i_4_O_UNCONNECTED ;
  wire [2:0]\NLW_led_OBUF[7]_inst_i_41_CO_UNCONNECTED ;
  wire [3:0]\NLW_led_OBUF[7]_inst_i_41_O_UNCONNECTED ;
  wire [2:0]\NLW_led_OBUF[7]_inst_i_5_CO_UNCONNECTED ;
  wire [3:0]\NLW_led_OBUF[7]_inst_i_5_O_UNCONNECTED ;
  wire [2:0]\NLW_led_OBUF[7]_inst_i_62_CO_UNCONNECTED ;
  wire [3:0]\NLW_led_OBUF[7]_inst_i_62_O_UNCONNECTED ;
  wire [2:0]\NLW_led_OBUF[7]_inst_i_71_CO_UNCONNECTED ;
  wire [3:0]\NLW_led_OBUF[7]_inst_i_71_O_UNCONNECTED ;
  wire [2:0]\NLW_led_OBUF[7]_inst_i_80_CO_UNCONNECTED ;
  wire [3:0]\NLW_led_OBUF[7]_inst_i_80_O_UNCONNECTED ;
  wire [2:0]\NLW_line1_reg_reg[11]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_line1_reg_reg[15]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_line1_reg_reg[19]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_line1_reg_reg[23]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_line1_reg_reg[27]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_line1_reg_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_line1_reg_reg[28]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_line1_reg_reg[3]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_line1_reg_reg[7]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_line2_reg_reg[11]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_line2_reg_reg[15]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_line2_reg_reg[19]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_line2_reg_reg[23]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_line2_reg_reg[27]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_line2_reg_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_line2_reg_reg[28]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_line2_reg_reg[3]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_line2_reg_reg[7]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_line3_reg_reg[11]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_line3_reg_reg[15]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_line3_reg_reg[19]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_line3_reg_reg[23]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_line3_reg_reg[27]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_line3_reg_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_line3_reg_reg[28]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_line3_reg_reg[3]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_line3_reg_reg[7]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_line4_reg_reg[11]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_line4_reg_reg[15]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_line4_reg_reg[19]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_line4_reg_reg[23]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_line4_reg_reg[27]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_line4_reg_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_line4_reg_reg[28]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_line4_reg_reg[3]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_line4_reg_reg[7]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_line5_reg_reg[11]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_line5_reg_reg[15]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_line5_reg_reg[19]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_line5_reg_reg[23]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_line5_reg_reg[27]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_line5_reg_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_line5_reg_reg[28]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_line5_reg_reg[3]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_line5_reg_reg[7]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_line6_reg_reg[11]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_line6_reg_reg[15]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_line6_reg_reg[19]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_line6_reg_reg[23]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_line6_reg_reg[27]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_line6_reg_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_line6_reg_reg[28]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_line6_reg_reg[3]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_line6_reg_reg[7]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_line7_reg_reg[11]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_line7_reg_reg[15]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_line7_reg_reg[19]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_line7_reg_reg[23]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_line7_reg_reg[27]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_line7_reg_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_line7_reg_reg[28]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_line7_reg_reg[3]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_line7_reg_reg[7]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_line8_reg_reg[11]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_line8_reg_reg[15]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_line8_reg_reg[19]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_line8_reg_reg[23]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_line8_reg_reg[27]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_line8_reg_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_line8_reg_reg[28]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_line8_reg_reg[3]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_line8_reg_reg[7]_i_1_CO_UNCONNECTED ;

  FDRE #(
    .INIT(1'b0)) 
    \b1_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(add_reg_reg_2),
        .D(DOA[0]),
        .Q(\b1_reg[15]_0 [0]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \b1_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(add_reg_reg_2),
        .D(DOA[10]),
        .Q(\b1_reg[15]_0 [10]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \b1_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(add_reg_reg_2),
        .D(DOA[11]),
        .Q(\b1_reg[15]_0 [11]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \b1_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(add_reg_reg_2),
        .D(DOA[12]),
        .Q(\b1_reg[15]_0 [12]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \b1_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(add_reg_reg_2),
        .D(DOA[13]),
        .Q(\b1_reg[15]_0 [13]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \b1_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(add_reg_reg_2),
        .D(DOA[14]),
        .Q(\b1_reg[15]_0 [14]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \b1_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(add_reg_reg_2),
        .D(DOA[15]),
        .Q(\b1_reg[15]_0 [15]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \b1_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(add_reg_reg_2),
        .D(DOA[1]),
        .Q(\b1_reg[15]_0 [1]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \b1_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(add_reg_reg_2),
        .D(DOA[2]),
        .Q(\b1_reg[15]_0 [2]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \b1_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(add_reg_reg_2),
        .D(DOA[3]),
        .Q(\b1_reg[15]_0 [3]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \b1_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(add_reg_reg_2),
        .D(DOA[4]),
        .Q(\b1_reg[15]_0 [4]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \b1_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(add_reg_reg_2),
        .D(DOA[5]),
        .Q(\b1_reg[15]_0 [5]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \b1_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(add_reg_reg_2),
        .D(DOA[6]),
        .Q(\b1_reg[15]_0 [6]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \b1_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(add_reg_reg_2),
        .D(DOA[7]),
        .Q(\b1_reg[15]_0 [7]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \b1_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(add_reg_reg_2),
        .D(DOA[8]),
        .Q(\b1_reg[15]_0 [8]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \b1_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(add_reg_reg_2),
        .D(DOA[9]),
        .Q(\b1_reg[15]_0 [9]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \b2_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(add_reg_reg_2),
        .D(DOB[0]),
        .Q(\b2_reg[15]_0 [0]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \b2_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(add_reg_reg_2),
        .D(DOB[10]),
        .Q(\b2_reg[15]_0 [10]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \b2_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(add_reg_reg_2),
        .D(DOB[11]),
        .Q(\b2_reg[15]_0 [11]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \b2_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(add_reg_reg_2),
        .D(DOB[12]),
        .Q(\b2_reg[15]_0 [12]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \b2_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(add_reg_reg_2),
        .D(DOB[13]),
        .Q(\b2_reg[15]_0 [13]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \b2_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(add_reg_reg_2),
        .D(DOB[14]),
        .Q(\b2_reg[15]_0 [14]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \b2_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(add_reg_reg_2),
        .D(DOB[15]),
        .Q(\b2_reg[15]_0 [15]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \b2_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(add_reg_reg_2),
        .D(DOB[1]),
        .Q(\b2_reg[15]_0 [1]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \b2_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(add_reg_reg_2),
        .D(DOB[2]),
        .Q(\b2_reg[15]_0 [2]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \b2_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(add_reg_reg_2),
        .D(DOB[3]),
        .Q(\b2_reg[15]_0 [3]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \b2_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(add_reg_reg_2),
        .D(DOB[4]),
        .Q(\b2_reg[15]_0 [4]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \b2_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(add_reg_reg_2),
        .D(DOB[5]),
        .Q(\b2_reg[15]_0 [5]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \b2_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(add_reg_reg_2),
        .D(DOB[6]),
        .Q(\b2_reg[15]_0 [6]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \b2_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(add_reg_reg_2),
        .D(DOB[7]),
        .Q(\b2_reg[15]_0 [7]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \b2_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(add_reg_reg_2),
        .D(DOB[8]),
        .Q(\b2_reg[15]_0 [8]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \b2_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(add_reg_reg_2),
        .D(DOB[9]),
        .Q(\b2_reg[15]_0 [9]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \b3_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(add_reg_reg_1),
        .D(DOA[0]),
        .Q(\b3_reg[15]_0 [0]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \b3_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(add_reg_reg_1),
        .D(DOA[10]),
        .Q(\b3_reg[15]_0 [10]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \b3_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(add_reg_reg_1),
        .D(DOA[11]),
        .Q(\b3_reg[15]_0 [11]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \b3_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(add_reg_reg_1),
        .D(DOA[12]),
        .Q(\b3_reg[15]_0 [12]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \b3_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(add_reg_reg_1),
        .D(DOA[13]),
        .Q(\b3_reg[15]_0 [13]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \b3_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(add_reg_reg_1),
        .D(DOA[14]),
        .Q(\b3_reg[15]_0 [14]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \b3_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(add_reg_reg_1),
        .D(DOA[15]),
        .Q(\b3_reg[15]_0 [15]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \b3_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(add_reg_reg_1),
        .D(DOA[1]),
        .Q(\b3_reg[15]_0 [1]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \b3_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(add_reg_reg_1),
        .D(DOA[2]),
        .Q(\b3_reg[15]_0 [2]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \b3_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(add_reg_reg_1),
        .D(DOA[3]),
        .Q(\b3_reg[15]_0 [3]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \b3_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(add_reg_reg_1),
        .D(DOA[4]),
        .Q(\b3_reg[15]_0 [4]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \b3_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(add_reg_reg_1),
        .D(DOA[5]),
        .Q(\b3_reg[15]_0 [5]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \b3_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(add_reg_reg_1),
        .D(DOA[6]),
        .Q(\b3_reg[15]_0 [6]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \b3_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(add_reg_reg_1),
        .D(DOA[7]),
        .Q(\b3_reg[15]_0 [7]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \b3_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(add_reg_reg_1),
        .D(DOA[8]),
        .Q(\b3_reg[15]_0 [8]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \b3_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(add_reg_reg_1),
        .D(DOA[9]),
        .Q(\b3_reg[15]_0 [9]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \b4_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(add_reg_reg_1),
        .D(DOB[0]),
        .Q(\b4_reg[15]_0 [0]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \b4_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(add_reg_reg_1),
        .D(DOB[10]),
        .Q(\b4_reg[15]_0 [10]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \b4_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(add_reg_reg_1),
        .D(DOB[11]),
        .Q(\b4_reg[15]_0 [11]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \b4_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(add_reg_reg_1),
        .D(DOB[12]),
        .Q(\b4_reg[15]_0 [12]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \b4_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(add_reg_reg_1),
        .D(DOB[13]),
        .Q(\b4_reg[15]_0 [13]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \b4_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(add_reg_reg_1),
        .D(DOB[14]),
        .Q(\b4_reg[15]_0 [14]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \b4_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(add_reg_reg_1),
        .D(DOB[15]),
        .Q(\b4_reg[15]_0 [15]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \b4_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(add_reg_reg_1),
        .D(DOB[1]),
        .Q(\b4_reg[15]_0 [1]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \b4_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(add_reg_reg_1),
        .D(DOB[2]),
        .Q(\b4_reg[15]_0 [2]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \b4_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(add_reg_reg_1),
        .D(DOB[3]),
        .Q(\b4_reg[15]_0 [3]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \b4_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(add_reg_reg_1),
        .D(DOB[4]),
        .Q(\b4_reg[15]_0 [4]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \b4_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(add_reg_reg_1),
        .D(DOB[5]),
        .Q(\b4_reg[15]_0 [5]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \b4_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(add_reg_reg_1),
        .D(DOB[6]),
        .Q(\b4_reg[15]_0 [6]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \b4_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(add_reg_reg_1),
        .D(DOB[7]),
        .Q(\b4_reg[15]_0 [7]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \b4_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(add_reg_reg_1),
        .D(DOB[8]),
        .Q(\b4_reg[15]_0 [8]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \b4_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(add_reg_reg_1),
        .D(DOB[9]),
        .Q(\b4_reg[15]_0 [9]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \b5_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(add_reg_reg_0),
        .D(DOA[0]),
        .Q(\b5_reg[15]_0 [0]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \b5_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(add_reg_reg_0),
        .D(DOA[10]),
        .Q(\b5_reg[15]_0 [10]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \b5_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(add_reg_reg_0),
        .D(DOA[11]),
        .Q(\b5_reg[15]_0 [11]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \b5_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(add_reg_reg_0),
        .D(DOA[12]),
        .Q(\b5_reg[15]_0 [12]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \b5_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(add_reg_reg_0),
        .D(DOA[13]),
        .Q(\b5_reg[15]_0 [13]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \b5_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(add_reg_reg_0),
        .D(DOA[14]),
        .Q(\b5_reg[15]_0 [14]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \b5_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(add_reg_reg_0),
        .D(DOA[15]),
        .Q(\b5_reg[15]_0 [15]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \b5_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(add_reg_reg_0),
        .D(DOA[1]),
        .Q(\b5_reg[15]_0 [1]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \b5_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(add_reg_reg_0),
        .D(DOA[2]),
        .Q(\b5_reg[15]_0 [2]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \b5_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(add_reg_reg_0),
        .D(DOA[3]),
        .Q(\b5_reg[15]_0 [3]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \b5_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(add_reg_reg_0),
        .D(DOA[4]),
        .Q(\b5_reg[15]_0 [4]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \b5_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(add_reg_reg_0),
        .D(DOA[5]),
        .Q(\b5_reg[15]_0 [5]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \b5_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(add_reg_reg_0),
        .D(DOA[6]),
        .Q(\b5_reg[15]_0 [6]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \b5_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(add_reg_reg_0),
        .D(DOA[7]),
        .Q(\b5_reg[15]_0 [7]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \b5_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(add_reg_reg_0),
        .D(DOA[8]),
        .Q(\b5_reg[15]_0 [8]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \b5_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(add_reg_reg_0),
        .D(DOA[9]),
        .Q(\b5_reg[15]_0 [9]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \b6_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(add_reg_reg_0),
        .D(DOB[0]),
        .Q(\b6_reg[15]_0 [0]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \b6_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(add_reg_reg_0),
        .D(DOB[10]),
        .Q(\b6_reg[15]_0 [10]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \b6_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(add_reg_reg_0),
        .D(DOB[11]),
        .Q(\b6_reg[15]_0 [11]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \b6_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(add_reg_reg_0),
        .D(DOB[12]),
        .Q(\b6_reg[15]_0 [12]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \b6_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(add_reg_reg_0),
        .D(DOB[13]),
        .Q(\b6_reg[15]_0 [13]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \b6_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(add_reg_reg_0),
        .D(DOB[14]),
        .Q(\b6_reg[15]_0 [14]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \b6_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(add_reg_reg_0),
        .D(DOB[15]),
        .Q(\b6_reg[15]_0 [15]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \b6_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(add_reg_reg_0),
        .D(DOB[1]),
        .Q(\b6_reg[15]_0 [1]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \b6_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(add_reg_reg_0),
        .D(DOB[2]),
        .Q(\b6_reg[15]_0 [2]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \b6_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(add_reg_reg_0),
        .D(DOB[3]),
        .Q(\b6_reg[15]_0 [3]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \b6_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(add_reg_reg_0),
        .D(DOB[4]),
        .Q(\b6_reg[15]_0 [4]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \b6_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(add_reg_reg_0),
        .D(DOB[5]),
        .Q(\b6_reg[15]_0 [5]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \b6_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(add_reg_reg_0),
        .D(DOB[6]),
        .Q(\b6_reg[15]_0 [6]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \b6_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(add_reg_reg_0),
        .D(DOB[7]),
        .Q(\b6_reg[15]_0 [7]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \b6_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(add_reg_reg_0),
        .D(DOB[8]),
        .Q(\b6_reg[15]_0 [8]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \b6_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(add_reg_reg_0),
        .D(DOB[9]),
        .Q(\b6_reg[15]_0 [9]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \b7_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(m0),
        .D(DOA[0]),
        .Q(\b7_reg[15]_0 [0]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \b7_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(m0),
        .D(DOA[10]),
        .Q(\b7_reg[15]_0 [10]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \b7_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(m0),
        .D(DOA[11]),
        .Q(\b7_reg[15]_0 [11]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \b7_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(m0),
        .D(DOA[12]),
        .Q(\b7_reg[15]_0 [12]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \b7_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(m0),
        .D(DOA[13]),
        .Q(\b7_reg[15]_0 [13]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \b7_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(m0),
        .D(DOA[14]),
        .Q(\b7_reg[15]_0 [14]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \b7_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(m0),
        .D(DOA[15]),
        .Q(\b7_reg[15]_0 [15]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \b7_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(m0),
        .D(DOA[1]),
        .Q(\b7_reg[15]_0 [1]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \b7_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(m0),
        .D(DOA[2]),
        .Q(\b7_reg[15]_0 [2]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \b7_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(m0),
        .D(DOA[3]),
        .Q(\b7_reg[15]_0 [3]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \b7_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(m0),
        .D(DOA[4]),
        .Q(\b7_reg[15]_0 [4]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \b7_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(m0),
        .D(DOA[5]),
        .Q(\b7_reg[15]_0 [5]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \b7_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(m0),
        .D(DOA[6]),
        .Q(\b7_reg[15]_0 [6]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \b7_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(m0),
        .D(DOA[7]),
        .Q(\b7_reg[15]_0 [7]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \b7_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(m0),
        .D(DOA[8]),
        .Q(\b7_reg[15]_0 [8]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \b7_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(m0),
        .D(DOA[9]),
        .Q(\b7_reg[15]_0 [9]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \b8_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(m0),
        .D(DOB[0]),
        .Q(Q[0]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \b8_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(m0),
        .D(DOB[10]),
        .Q(Q[10]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \b8_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(m0),
        .D(DOB[11]),
        .Q(Q[11]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \b8_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(m0),
        .D(DOB[12]),
        .Q(Q[12]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \b8_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(m0),
        .D(DOB[13]),
        .Q(Q[13]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \b8_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(m0),
        .D(DOB[14]),
        .Q(Q[14]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \b8_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(m0),
        .D(DOB[15]),
        .Q(Q[15]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \b8_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(m0),
        .D(DOB[1]),
        .Q(Q[1]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \b8_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(m0),
        .D(DOB[2]),
        .Q(Q[2]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \b8_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(m0),
        .D(DOB[3]),
        .Q(Q[3]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \b8_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(m0),
        .D(DOB[4]),
        .Q(Q[4]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \b8_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(m0),
        .D(DOB[5]),
        .Q(Q[5]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \b8_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(m0),
        .D(DOB[6]),
        .Q(Q[6]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \b8_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(m0),
        .D(DOB[7]),
        .Q(Q[7]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \b8_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(m0),
        .D(DOB[8]),
        .Q(Q[8]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \b8_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(m0),
        .D(DOB[9]),
        .Q(Q[9]),
        .R(btnDreg));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out1_reg[0]_i_2 
       (.I0(line1_reg[3]),
        .I1(do_out1_reg_reg[3]),
        .O(\do_out1_reg[0]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out1_reg[0]_i_3 
       (.I0(line1_reg[2]),
        .I1(do_out1_reg_reg[2]),
        .O(\do_out1_reg[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out1_reg[0]_i_4 
       (.I0(line1_reg[1]),
        .I1(do_out1_reg_reg[1]),
        .O(\do_out1_reg[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out1_reg[0]_i_5 
       (.I0(line1_reg[0]),
        .I1(do_out1_reg_reg[0]),
        .O(\do_out1_reg[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out1_reg[12]_i_2 
       (.I0(line1_reg[15]),
        .I1(do_out1_reg_reg[15]),
        .O(\do_out1_reg[12]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out1_reg[12]_i_3 
       (.I0(line1_reg[14]),
        .I1(do_out1_reg_reg[14]),
        .O(\do_out1_reg[12]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out1_reg[12]_i_4 
       (.I0(line1_reg[13]),
        .I1(do_out1_reg_reg[13]),
        .O(\do_out1_reg[12]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out1_reg[12]_i_5 
       (.I0(line1_reg[12]),
        .I1(do_out1_reg_reg[12]),
        .O(\do_out1_reg[12]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out1_reg[16]_i_2 
       (.I0(line1_reg[19]),
        .I1(do_out1_reg_reg[19]),
        .O(\do_out1_reg[16]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out1_reg[16]_i_3 
       (.I0(line1_reg[18]),
        .I1(do_out1_reg_reg[18]),
        .O(\do_out1_reg[16]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out1_reg[16]_i_4 
       (.I0(line1_reg[17]),
        .I1(do_out1_reg_reg[17]),
        .O(\do_out1_reg[16]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out1_reg[16]_i_5 
       (.I0(line1_reg[16]),
        .I1(do_out1_reg_reg[16]),
        .O(\do_out1_reg[16]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out1_reg[20]_i_2 
       (.I0(line1_reg[23]),
        .I1(do_out1_reg_reg[23]),
        .O(\do_out1_reg[20]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out1_reg[20]_i_3 
       (.I0(line1_reg[22]),
        .I1(do_out1_reg_reg[22]),
        .O(\do_out1_reg[20]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out1_reg[20]_i_4 
       (.I0(line1_reg[21]),
        .I1(do_out1_reg_reg[21]),
        .O(\do_out1_reg[20]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out1_reg[20]_i_5 
       (.I0(line1_reg[20]),
        .I1(do_out1_reg_reg[20]),
        .O(\do_out1_reg[20]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out1_reg[24]_i_2 
       (.I0(line1_reg[27]),
        .I1(do_out1_reg_reg[27]),
        .O(\do_out1_reg[24]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out1_reg[24]_i_3 
       (.I0(line1_reg[26]),
        .I1(do_out1_reg_reg[26]),
        .O(\do_out1_reg[24]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out1_reg[24]_i_4 
       (.I0(line1_reg[25]),
        .I1(do_out1_reg_reg[25]),
        .O(\do_out1_reg[24]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out1_reg[24]_i_5 
       (.I0(line1_reg[24]),
        .I1(do_out1_reg_reg[24]),
        .O(\do_out1_reg[24]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out1_reg[28]_i_2 
       (.I0(line1_reg[28]),
        .I1(do_out1_reg_reg[28]),
        .O(\do_out1_reg[28]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out1_reg[4]_i_2 
       (.I0(line1_reg[7]),
        .I1(do_out1_reg_reg[7]),
        .O(\do_out1_reg[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out1_reg[4]_i_3 
       (.I0(line1_reg[6]),
        .I1(do_out1_reg_reg[6]),
        .O(\do_out1_reg[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out1_reg[4]_i_4 
       (.I0(line1_reg[5]),
        .I1(do_out1_reg_reg[5]),
        .O(\do_out1_reg[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out1_reg[4]_i_5 
       (.I0(line1_reg[4]),
        .I1(do_out1_reg_reg[4]),
        .O(\do_out1_reg[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out1_reg[8]_i_2 
       (.I0(line1_reg[11]),
        .I1(do_out1_reg_reg[11]),
        .O(\do_out1_reg[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out1_reg[8]_i_3 
       (.I0(line1_reg[10]),
        .I1(do_out1_reg_reg[10]),
        .O(\do_out1_reg[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out1_reg[8]_i_4 
       (.I0(line1_reg[9]),
        .I1(do_out1_reg_reg[9]),
        .O(\do_out1_reg[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out1_reg[8]_i_5 
       (.I0(line1_reg[8]),
        .I1(do_out1_reg_reg[8]),
        .O(\do_out1_reg[8]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \do_out1_reg_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out1_reg_reg[0]_i_1_n_7 ),
        .Q(do_out1_reg_reg[0]),
        .R(btnDreg));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \do_out1_reg_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\do_out1_reg_reg[0]_i_1_n_0 ,\NLW_do_out1_reg_reg[0]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(line1_reg[3:0]),
        .O({\do_out1_reg_reg[0]_i_1_n_4 ,\do_out1_reg_reg[0]_i_1_n_5 ,\do_out1_reg_reg[0]_i_1_n_6 ,\do_out1_reg_reg[0]_i_1_n_7 }),
        .S({\do_out1_reg[0]_i_2_n_0 ,\do_out1_reg[0]_i_3_n_0 ,\do_out1_reg[0]_i_4_n_0 ,\do_out1_reg[0]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \do_out1_reg_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out1_reg_reg[8]_i_1_n_5 ),
        .Q(do_out1_reg_reg[10]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out1_reg_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out1_reg_reg[8]_i_1_n_4 ),
        .Q(do_out1_reg_reg[11]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out1_reg_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out1_reg_reg[12]_i_1_n_7 ),
        .Q(do_out1_reg_reg[12]),
        .R(btnDreg));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \do_out1_reg_reg[12]_i_1 
       (.CI(\do_out1_reg_reg[8]_i_1_n_0 ),
        .CO({\do_out1_reg_reg[12]_i_1_n_0 ,\NLW_do_out1_reg_reg[12]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(line1_reg[15:12]),
        .O({\do_out1_reg_reg[12]_i_1_n_4 ,\do_out1_reg_reg[12]_i_1_n_5 ,\do_out1_reg_reg[12]_i_1_n_6 ,\do_out1_reg_reg[12]_i_1_n_7 }),
        .S({\do_out1_reg[12]_i_2_n_0 ,\do_out1_reg[12]_i_3_n_0 ,\do_out1_reg[12]_i_4_n_0 ,\do_out1_reg[12]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \do_out1_reg_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out1_reg_reg[12]_i_1_n_6 ),
        .Q(do_out1_reg_reg[13]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out1_reg_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out1_reg_reg[12]_i_1_n_5 ),
        .Q(do_out1_reg_reg[14]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out1_reg_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out1_reg_reg[12]_i_1_n_4 ),
        .Q(do_out1_reg_reg[15]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out1_reg_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out1_reg_reg[16]_i_1_n_7 ),
        .Q(do_out1_reg_reg[16]),
        .R(btnDreg));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \do_out1_reg_reg[16]_i_1 
       (.CI(\do_out1_reg_reg[12]_i_1_n_0 ),
        .CO({\do_out1_reg_reg[16]_i_1_n_0 ,\NLW_do_out1_reg_reg[16]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(line1_reg[19:16]),
        .O({\do_out1_reg_reg[16]_i_1_n_4 ,\do_out1_reg_reg[16]_i_1_n_5 ,\do_out1_reg_reg[16]_i_1_n_6 ,\do_out1_reg_reg[16]_i_1_n_7 }),
        .S({\do_out1_reg[16]_i_2_n_0 ,\do_out1_reg[16]_i_3_n_0 ,\do_out1_reg[16]_i_4_n_0 ,\do_out1_reg[16]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \do_out1_reg_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out1_reg_reg[16]_i_1_n_6 ),
        .Q(do_out1_reg_reg[17]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out1_reg_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out1_reg_reg[16]_i_1_n_5 ),
        .Q(do_out1_reg_reg[18]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out1_reg_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out1_reg_reg[16]_i_1_n_4 ),
        .Q(do_out1_reg_reg[19]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out1_reg_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out1_reg_reg[0]_i_1_n_6 ),
        .Q(do_out1_reg_reg[1]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out1_reg_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out1_reg_reg[20]_i_1_n_7 ),
        .Q(do_out1_reg_reg[20]),
        .R(btnDreg));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \do_out1_reg_reg[20]_i_1 
       (.CI(\do_out1_reg_reg[16]_i_1_n_0 ),
        .CO({\do_out1_reg_reg[20]_i_1_n_0 ,\NLW_do_out1_reg_reg[20]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(line1_reg[23:20]),
        .O({\do_out1_reg_reg[20]_i_1_n_4 ,\do_out1_reg_reg[20]_i_1_n_5 ,\do_out1_reg_reg[20]_i_1_n_6 ,\do_out1_reg_reg[20]_i_1_n_7 }),
        .S({\do_out1_reg[20]_i_2_n_0 ,\do_out1_reg[20]_i_3_n_0 ,\do_out1_reg[20]_i_4_n_0 ,\do_out1_reg[20]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \do_out1_reg_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out1_reg_reg[20]_i_1_n_6 ),
        .Q(do_out1_reg_reg[21]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out1_reg_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out1_reg_reg[20]_i_1_n_5 ),
        .Q(do_out1_reg_reg[22]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out1_reg_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out1_reg_reg[20]_i_1_n_4 ),
        .Q(do_out1_reg_reg[23]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out1_reg_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out1_reg_reg[24]_i_1_n_7 ),
        .Q(do_out1_reg_reg[24]),
        .R(btnDreg));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \do_out1_reg_reg[24]_i_1 
       (.CI(\do_out1_reg_reg[20]_i_1_n_0 ),
        .CO({\do_out1_reg_reg[24]_i_1_n_0 ,\NLW_do_out1_reg_reg[24]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(line1_reg[27:24]),
        .O({\do_out1_reg_reg[24]_i_1_n_4 ,\do_out1_reg_reg[24]_i_1_n_5 ,\do_out1_reg_reg[24]_i_1_n_6 ,\do_out1_reg_reg[24]_i_1_n_7 }),
        .S({\do_out1_reg[24]_i_2_n_0 ,\do_out1_reg[24]_i_3_n_0 ,\do_out1_reg[24]_i_4_n_0 ,\do_out1_reg[24]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \do_out1_reg_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out1_reg_reg[24]_i_1_n_6 ),
        .Q(do_out1_reg_reg[25]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out1_reg_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out1_reg_reg[24]_i_1_n_5 ),
        .Q(do_out1_reg_reg[26]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out1_reg_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out1_reg_reg[24]_i_1_n_4 ),
        .Q(do_out1_reg_reg[27]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out1_reg_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out1_reg_reg[28]_i_1_n_7 ),
        .Q(do_out1_reg_reg[28]),
        .R(btnDreg));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \do_out1_reg_reg[28]_i_1 
       (.CI(\do_out1_reg_reg[24]_i_1_n_0 ),
        .CO(\NLW_do_out1_reg_reg[28]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,line1_reg[28]}),
        .O({\do_out1_reg_reg[28]_i_1_n_4 ,\do_out1_reg_reg[28]_i_1_n_5 ,\do_out1_reg_reg[28]_i_1_n_6 ,\do_out1_reg_reg[28]_i_1_n_7 }),
        .S({do_out1_reg_reg[31:29],\do_out1_reg[28]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \do_out1_reg_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out1_reg_reg[28]_i_1_n_6 ),
        .Q(do_out1_reg_reg[29]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out1_reg_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out1_reg_reg[0]_i_1_n_5 ),
        .Q(do_out1_reg_reg[2]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out1_reg_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out1_reg_reg[28]_i_1_n_5 ),
        .Q(do_out1_reg_reg[30]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out1_reg_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out1_reg_reg[28]_i_1_n_4 ),
        .Q(do_out1_reg_reg[31]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out1_reg_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out1_reg_reg[0]_i_1_n_4 ),
        .Q(do_out1_reg_reg[3]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out1_reg_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out1_reg_reg[4]_i_1_n_7 ),
        .Q(do_out1_reg_reg[4]),
        .R(btnDreg));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \do_out1_reg_reg[4]_i_1 
       (.CI(\do_out1_reg_reg[0]_i_1_n_0 ),
        .CO({\do_out1_reg_reg[4]_i_1_n_0 ,\NLW_do_out1_reg_reg[4]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(line1_reg[7:4]),
        .O({\do_out1_reg_reg[4]_i_1_n_4 ,\do_out1_reg_reg[4]_i_1_n_5 ,\do_out1_reg_reg[4]_i_1_n_6 ,\do_out1_reg_reg[4]_i_1_n_7 }),
        .S({\do_out1_reg[4]_i_2_n_0 ,\do_out1_reg[4]_i_3_n_0 ,\do_out1_reg[4]_i_4_n_0 ,\do_out1_reg[4]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \do_out1_reg_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out1_reg_reg[4]_i_1_n_6 ),
        .Q(do_out1_reg_reg[5]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out1_reg_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out1_reg_reg[4]_i_1_n_5 ),
        .Q(do_out1_reg_reg[6]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out1_reg_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out1_reg_reg[4]_i_1_n_4 ),
        .Q(do_out1_reg_reg[7]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out1_reg_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out1_reg_reg[8]_i_1_n_7 ),
        .Q(do_out1_reg_reg[8]),
        .R(btnDreg));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \do_out1_reg_reg[8]_i_1 
       (.CI(\do_out1_reg_reg[4]_i_1_n_0 ),
        .CO({\do_out1_reg_reg[8]_i_1_n_0 ,\NLW_do_out1_reg_reg[8]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(line1_reg[11:8]),
        .O({\do_out1_reg_reg[8]_i_1_n_4 ,\do_out1_reg_reg[8]_i_1_n_5 ,\do_out1_reg_reg[8]_i_1_n_6 ,\do_out1_reg_reg[8]_i_1_n_7 }),
        .S({\do_out1_reg[8]_i_2_n_0 ,\do_out1_reg[8]_i_3_n_0 ,\do_out1_reg[8]_i_4_n_0 ,\do_out1_reg[8]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \do_out1_reg_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out1_reg_reg[8]_i_1_n_6 ),
        .Q(do_out1_reg_reg[9]),
        .R(btnDreg));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out2_reg[0]_i_2 
       (.I0(line2_reg[3]),
        .I1(do_out2_reg_reg[3]),
        .O(\do_out2_reg[0]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out2_reg[0]_i_3 
       (.I0(line2_reg[2]),
        .I1(do_out2_reg_reg[2]),
        .O(\do_out2_reg[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out2_reg[0]_i_4 
       (.I0(line2_reg[1]),
        .I1(do_out2_reg_reg[1]),
        .O(\do_out2_reg[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out2_reg[0]_i_5 
       (.I0(line2_reg[0]),
        .I1(do_out2_reg_reg[0]),
        .O(\do_out2_reg[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out2_reg[12]_i_2 
       (.I0(line2_reg[15]),
        .I1(do_out2_reg_reg[15]),
        .O(\do_out2_reg[12]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out2_reg[12]_i_3 
       (.I0(line2_reg[14]),
        .I1(do_out2_reg_reg[14]),
        .O(\do_out2_reg[12]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out2_reg[12]_i_4 
       (.I0(line2_reg[13]),
        .I1(do_out2_reg_reg[13]),
        .O(\do_out2_reg[12]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out2_reg[12]_i_5 
       (.I0(line2_reg[12]),
        .I1(do_out2_reg_reg[12]),
        .O(\do_out2_reg[12]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out2_reg[16]_i_2 
       (.I0(line2_reg[19]),
        .I1(do_out2_reg_reg[19]),
        .O(\do_out2_reg[16]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out2_reg[16]_i_3 
       (.I0(line2_reg[18]),
        .I1(do_out2_reg_reg[18]),
        .O(\do_out2_reg[16]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out2_reg[16]_i_4 
       (.I0(line2_reg[17]),
        .I1(do_out2_reg_reg[17]),
        .O(\do_out2_reg[16]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out2_reg[16]_i_5 
       (.I0(line2_reg[16]),
        .I1(do_out2_reg_reg[16]),
        .O(\do_out2_reg[16]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out2_reg[20]_i_2 
       (.I0(line2_reg[23]),
        .I1(do_out2_reg_reg[23]),
        .O(\do_out2_reg[20]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out2_reg[20]_i_3 
       (.I0(line2_reg[22]),
        .I1(do_out2_reg_reg[22]),
        .O(\do_out2_reg[20]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out2_reg[20]_i_4 
       (.I0(line2_reg[21]),
        .I1(do_out2_reg_reg[21]),
        .O(\do_out2_reg[20]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out2_reg[20]_i_5 
       (.I0(line2_reg[20]),
        .I1(do_out2_reg_reg[20]),
        .O(\do_out2_reg[20]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out2_reg[24]_i_2 
       (.I0(line2_reg[27]),
        .I1(do_out2_reg_reg[27]),
        .O(\do_out2_reg[24]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out2_reg[24]_i_3 
       (.I0(line2_reg[26]),
        .I1(do_out2_reg_reg[26]),
        .O(\do_out2_reg[24]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out2_reg[24]_i_4 
       (.I0(line2_reg[25]),
        .I1(do_out2_reg_reg[25]),
        .O(\do_out2_reg[24]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out2_reg[24]_i_5 
       (.I0(line2_reg[24]),
        .I1(do_out2_reg_reg[24]),
        .O(\do_out2_reg[24]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out2_reg[28]_i_2 
       (.I0(line2_reg[28]),
        .I1(do_out2_reg_reg[28]),
        .O(\do_out2_reg[28]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out2_reg[4]_i_2 
       (.I0(line2_reg[7]),
        .I1(do_out2_reg_reg[7]),
        .O(\do_out2_reg[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out2_reg[4]_i_3 
       (.I0(line2_reg[6]),
        .I1(do_out2_reg_reg[6]),
        .O(\do_out2_reg[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out2_reg[4]_i_4 
       (.I0(line2_reg[5]),
        .I1(do_out2_reg_reg[5]),
        .O(\do_out2_reg[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out2_reg[4]_i_5 
       (.I0(line2_reg[4]),
        .I1(do_out2_reg_reg[4]),
        .O(\do_out2_reg[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out2_reg[8]_i_2 
       (.I0(line2_reg[11]),
        .I1(do_out2_reg_reg[11]),
        .O(\do_out2_reg[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out2_reg[8]_i_3 
       (.I0(line2_reg[10]),
        .I1(do_out2_reg_reg[10]),
        .O(\do_out2_reg[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out2_reg[8]_i_4 
       (.I0(line2_reg[9]),
        .I1(do_out2_reg_reg[9]),
        .O(\do_out2_reg[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out2_reg[8]_i_5 
       (.I0(line2_reg[8]),
        .I1(do_out2_reg_reg[8]),
        .O(\do_out2_reg[8]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \do_out2_reg_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out2_reg_reg[0]_i_1_n_7 ),
        .Q(do_out2_reg_reg[0]),
        .R(btnDreg));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \do_out2_reg_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\do_out2_reg_reg[0]_i_1_n_0 ,\NLW_do_out2_reg_reg[0]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(line2_reg[3:0]),
        .O({\do_out2_reg_reg[0]_i_1_n_4 ,\do_out2_reg_reg[0]_i_1_n_5 ,\do_out2_reg_reg[0]_i_1_n_6 ,\do_out2_reg_reg[0]_i_1_n_7 }),
        .S({\do_out2_reg[0]_i_2_n_0 ,\do_out2_reg[0]_i_3_n_0 ,\do_out2_reg[0]_i_4_n_0 ,\do_out2_reg[0]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \do_out2_reg_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out2_reg_reg[8]_i_1_n_5 ),
        .Q(do_out2_reg_reg[10]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out2_reg_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out2_reg_reg[8]_i_1_n_4 ),
        .Q(do_out2_reg_reg[11]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out2_reg_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out2_reg_reg[12]_i_1_n_7 ),
        .Q(do_out2_reg_reg[12]),
        .R(btnDreg));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \do_out2_reg_reg[12]_i_1 
       (.CI(\do_out2_reg_reg[8]_i_1_n_0 ),
        .CO({\do_out2_reg_reg[12]_i_1_n_0 ,\NLW_do_out2_reg_reg[12]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(line2_reg[15:12]),
        .O({\do_out2_reg_reg[12]_i_1_n_4 ,\do_out2_reg_reg[12]_i_1_n_5 ,\do_out2_reg_reg[12]_i_1_n_6 ,\do_out2_reg_reg[12]_i_1_n_7 }),
        .S({\do_out2_reg[12]_i_2_n_0 ,\do_out2_reg[12]_i_3_n_0 ,\do_out2_reg[12]_i_4_n_0 ,\do_out2_reg[12]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \do_out2_reg_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out2_reg_reg[12]_i_1_n_6 ),
        .Q(do_out2_reg_reg[13]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out2_reg_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out2_reg_reg[12]_i_1_n_5 ),
        .Q(do_out2_reg_reg[14]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out2_reg_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out2_reg_reg[12]_i_1_n_4 ),
        .Q(do_out2_reg_reg[15]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out2_reg_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out2_reg_reg[16]_i_1_n_7 ),
        .Q(do_out2_reg_reg[16]),
        .R(btnDreg));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \do_out2_reg_reg[16]_i_1 
       (.CI(\do_out2_reg_reg[12]_i_1_n_0 ),
        .CO({\do_out2_reg_reg[16]_i_1_n_0 ,\NLW_do_out2_reg_reg[16]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(line2_reg[19:16]),
        .O({\do_out2_reg_reg[16]_i_1_n_4 ,\do_out2_reg_reg[16]_i_1_n_5 ,\do_out2_reg_reg[16]_i_1_n_6 ,\do_out2_reg_reg[16]_i_1_n_7 }),
        .S({\do_out2_reg[16]_i_2_n_0 ,\do_out2_reg[16]_i_3_n_0 ,\do_out2_reg[16]_i_4_n_0 ,\do_out2_reg[16]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \do_out2_reg_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out2_reg_reg[16]_i_1_n_6 ),
        .Q(do_out2_reg_reg[17]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out2_reg_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out2_reg_reg[16]_i_1_n_5 ),
        .Q(do_out2_reg_reg[18]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out2_reg_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out2_reg_reg[16]_i_1_n_4 ),
        .Q(do_out2_reg_reg[19]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out2_reg_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out2_reg_reg[0]_i_1_n_6 ),
        .Q(do_out2_reg_reg[1]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out2_reg_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out2_reg_reg[20]_i_1_n_7 ),
        .Q(do_out2_reg_reg[20]),
        .R(btnDreg));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \do_out2_reg_reg[20]_i_1 
       (.CI(\do_out2_reg_reg[16]_i_1_n_0 ),
        .CO({\do_out2_reg_reg[20]_i_1_n_0 ,\NLW_do_out2_reg_reg[20]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(line2_reg[23:20]),
        .O({\do_out2_reg_reg[20]_i_1_n_4 ,\do_out2_reg_reg[20]_i_1_n_5 ,\do_out2_reg_reg[20]_i_1_n_6 ,\do_out2_reg_reg[20]_i_1_n_7 }),
        .S({\do_out2_reg[20]_i_2_n_0 ,\do_out2_reg[20]_i_3_n_0 ,\do_out2_reg[20]_i_4_n_0 ,\do_out2_reg[20]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \do_out2_reg_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out2_reg_reg[20]_i_1_n_6 ),
        .Q(do_out2_reg_reg[21]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out2_reg_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out2_reg_reg[20]_i_1_n_5 ),
        .Q(do_out2_reg_reg[22]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out2_reg_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out2_reg_reg[20]_i_1_n_4 ),
        .Q(do_out2_reg_reg[23]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out2_reg_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out2_reg_reg[24]_i_1_n_7 ),
        .Q(do_out2_reg_reg[24]),
        .R(btnDreg));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \do_out2_reg_reg[24]_i_1 
       (.CI(\do_out2_reg_reg[20]_i_1_n_0 ),
        .CO({\do_out2_reg_reg[24]_i_1_n_0 ,\NLW_do_out2_reg_reg[24]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(line2_reg[27:24]),
        .O({\do_out2_reg_reg[24]_i_1_n_4 ,\do_out2_reg_reg[24]_i_1_n_5 ,\do_out2_reg_reg[24]_i_1_n_6 ,\do_out2_reg_reg[24]_i_1_n_7 }),
        .S({\do_out2_reg[24]_i_2_n_0 ,\do_out2_reg[24]_i_3_n_0 ,\do_out2_reg[24]_i_4_n_0 ,\do_out2_reg[24]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \do_out2_reg_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out2_reg_reg[24]_i_1_n_6 ),
        .Q(do_out2_reg_reg[25]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out2_reg_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out2_reg_reg[24]_i_1_n_5 ),
        .Q(do_out2_reg_reg[26]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out2_reg_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out2_reg_reg[24]_i_1_n_4 ),
        .Q(do_out2_reg_reg[27]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out2_reg_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out2_reg_reg[28]_i_1_n_7 ),
        .Q(do_out2_reg_reg[28]),
        .R(btnDreg));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \do_out2_reg_reg[28]_i_1 
       (.CI(\do_out2_reg_reg[24]_i_1_n_0 ),
        .CO(\NLW_do_out2_reg_reg[28]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,line2_reg[28]}),
        .O({\do_out2_reg_reg[28]_i_1_n_4 ,\do_out2_reg_reg[28]_i_1_n_5 ,\do_out2_reg_reg[28]_i_1_n_6 ,\do_out2_reg_reg[28]_i_1_n_7 }),
        .S({do_out2_reg_reg[31:29],\do_out2_reg[28]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \do_out2_reg_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out2_reg_reg[28]_i_1_n_6 ),
        .Q(do_out2_reg_reg[29]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out2_reg_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out2_reg_reg[0]_i_1_n_5 ),
        .Q(do_out2_reg_reg[2]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out2_reg_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out2_reg_reg[28]_i_1_n_5 ),
        .Q(do_out2_reg_reg[30]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out2_reg_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out2_reg_reg[28]_i_1_n_4 ),
        .Q(do_out2_reg_reg[31]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out2_reg_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out2_reg_reg[0]_i_1_n_4 ),
        .Q(do_out2_reg_reg[3]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out2_reg_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out2_reg_reg[4]_i_1_n_7 ),
        .Q(do_out2_reg_reg[4]),
        .R(btnDreg));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \do_out2_reg_reg[4]_i_1 
       (.CI(\do_out2_reg_reg[0]_i_1_n_0 ),
        .CO({\do_out2_reg_reg[4]_i_1_n_0 ,\NLW_do_out2_reg_reg[4]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(line2_reg[7:4]),
        .O({\do_out2_reg_reg[4]_i_1_n_4 ,\do_out2_reg_reg[4]_i_1_n_5 ,\do_out2_reg_reg[4]_i_1_n_6 ,\do_out2_reg_reg[4]_i_1_n_7 }),
        .S({\do_out2_reg[4]_i_2_n_0 ,\do_out2_reg[4]_i_3_n_0 ,\do_out2_reg[4]_i_4_n_0 ,\do_out2_reg[4]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \do_out2_reg_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out2_reg_reg[4]_i_1_n_6 ),
        .Q(do_out2_reg_reg[5]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out2_reg_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out2_reg_reg[4]_i_1_n_5 ),
        .Q(do_out2_reg_reg[6]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out2_reg_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out2_reg_reg[4]_i_1_n_4 ),
        .Q(do_out2_reg_reg[7]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out2_reg_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out2_reg_reg[8]_i_1_n_7 ),
        .Q(do_out2_reg_reg[8]),
        .R(btnDreg));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \do_out2_reg_reg[8]_i_1 
       (.CI(\do_out2_reg_reg[4]_i_1_n_0 ),
        .CO({\do_out2_reg_reg[8]_i_1_n_0 ,\NLW_do_out2_reg_reg[8]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(line2_reg[11:8]),
        .O({\do_out2_reg_reg[8]_i_1_n_4 ,\do_out2_reg_reg[8]_i_1_n_5 ,\do_out2_reg_reg[8]_i_1_n_6 ,\do_out2_reg_reg[8]_i_1_n_7 }),
        .S({\do_out2_reg[8]_i_2_n_0 ,\do_out2_reg[8]_i_3_n_0 ,\do_out2_reg[8]_i_4_n_0 ,\do_out2_reg[8]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \do_out2_reg_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out2_reg_reg[8]_i_1_n_6 ),
        .Q(do_out2_reg_reg[9]),
        .R(btnDreg));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out3_reg[0]_i_2 
       (.I0(line3_reg[3]),
        .I1(do_out3_reg_reg[3]),
        .O(\do_out3_reg[0]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out3_reg[0]_i_3 
       (.I0(line3_reg[2]),
        .I1(do_out3_reg_reg[2]),
        .O(\do_out3_reg[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out3_reg[0]_i_4 
       (.I0(line3_reg[1]),
        .I1(do_out3_reg_reg[1]),
        .O(\do_out3_reg[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out3_reg[0]_i_5 
       (.I0(line3_reg[0]),
        .I1(do_out3_reg_reg[0]),
        .O(\do_out3_reg[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out3_reg[12]_i_2 
       (.I0(line3_reg[15]),
        .I1(do_out3_reg_reg[15]),
        .O(\do_out3_reg[12]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out3_reg[12]_i_3 
       (.I0(line3_reg[14]),
        .I1(do_out3_reg_reg[14]),
        .O(\do_out3_reg[12]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out3_reg[12]_i_4 
       (.I0(line3_reg[13]),
        .I1(do_out3_reg_reg[13]),
        .O(\do_out3_reg[12]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out3_reg[12]_i_5 
       (.I0(line3_reg[12]),
        .I1(do_out3_reg_reg[12]),
        .O(\do_out3_reg[12]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out3_reg[16]_i_2 
       (.I0(line3_reg[19]),
        .I1(do_out3_reg_reg[19]),
        .O(\do_out3_reg[16]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out3_reg[16]_i_3 
       (.I0(line3_reg[18]),
        .I1(do_out3_reg_reg[18]),
        .O(\do_out3_reg[16]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out3_reg[16]_i_4 
       (.I0(line3_reg[17]),
        .I1(do_out3_reg_reg[17]),
        .O(\do_out3_reg[16]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out3_reg[16]_i_5 
       (.I0(line3_reg[16]),
        .I1(do_out3_reg_reg[16]),
        .O(\do_out3_reg[16]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out3_reg[20]_i_2 
       (.I0(line3_reg[23]),
        .I1(do_out3_reg_reg[23]),
        .O(\do_out3_reg[20]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out3_reg[20]_i_3 
       (.I0(line3_reg[22]),
        .I1(do_out3_reg_reg[22]),
        .O(\do_out3_reg[20]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out3_reg[20]_i_4 
       (.I0(line3_reg[21]),
        .I1(do_out3_reg_reg[21]),
        .O(\do_out3_reg[20]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out3_reg[20]_i_5 
       (.I0(line3_reg[20]),
        .I1(do_out3_reg_reg[20]),
        .O(\do_out3_reg[20]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out3_reg[24]_i_2 
       (.I0(line3_reg[27]),
        .I1(do_out3_reg_reg[27]),
        .O(\do_out3_reg[24]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out3_reg[24]_i_3 
       (.I0(line3_reg[26]),
        .I1(do_out3_reg_reg[26]),
        .O(\do_out3_reg[24]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out3_reg[24]_i_4 
       (.I0(line3_reg[25]),
        .I1(do_out3_reg_reg[25]),
        .O(\do_out3_reg[24]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out3_reg[24]_i_5 
       (.I0(line3_reg[24]),
        .I1(do_out3_reg_reg[24]),
        .O(\do_out3_reg[24]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out3_reg[28]_i_2 
       (.I0(line3_reg[28]),
        .I1(do_out3_reg_reg[28]),
        .O(\do_out3_reg[28]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out3_reg[4]_i_2 
       (.I0(line3_reg[7]),
        .I1(do_out3_reg_reg[7]),
        .O(\do_out3_reg[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out3_reg[4]_i_3 
       (.I0(line3_reg[6]),
        .I1(do_out3_reg_reg[6]),
        .O(\do_out3_reg[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out3_reg[4]_i_4 
       (.I0(line3_reg[5]),
        .I1(do_out3_reg_reg[5]),
        .O(\do_out3_reg[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out3_reg[4]_i_5 
       (.I0(line3_reg[4]),
        .I1(do_out3_reg_reg[4]),
        .O(\do_out3_reg[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out3_reg[8]_i_2 
       (.I0(line3_reg[11]),
        .I1(do_out3_reg_reg[11]),
        .O(\do_out3_reg[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out3_reg[8]_i_3 
       (.I0(line3_reg[10]),
        .I1(do_out3_reg_reg[10]),
        .O(\do_out3_reg[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out3_reg[8]_i_4 
       (.I0(line3_reg[9]),
        .I1(do_out3_reg_reg[9]),
        .O(\do_out3_reg[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out3_reg[8]_i_5 
       (.I0(line3_reg[8]),
        .I1(do_out3_reg_reg[8]),
        .O(\do_out3_reg[8]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \do_out3_reg_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out3_reg_reg[0]_i_1_n_7 ),
        .Q(do_out3_reg_reg[0]),
        .R(btnDreg));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \do_out3_reg_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\do_out3_reg_reg[0]_i_1_n_0 ,\NLW_do_out3_reg_reg[0]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(line3_reg[3:0]),
        .O({\do_out3_reg_reg[0]_i_1_n_4 ,\do_out3_reg_reg[0]_i_1_n_5 ,\do_out3_reg_reg[0]_i_1_n_6 ,\do_out3_reg_reg[0]_i_1_n_7 }),
        .S({\do_out3_reg[0]_i_2_n_0 ,\do_out3_reg[0]_i_3_n_0 ,\do_out3_reg[0]_i_4_n_0 ,\do_out3_reg[0]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \do_out3_reg_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out3_reg_reg[8]_i_1_n_5 ),
        .Q(do_out3_reg_reg[10]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out3_reg_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out3_reg_reg[8]_i_1_n_4 ),
        .Q(do_out3_reg_reg[11]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out3_reg_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out3_reg_reg[12]_i_1_n_7 ),
        .Q(do_out3_reg_reg[12]),
        .R(btnDreg));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \do_out3_reg_reg[12]_i_1 
       (.CI(\do_out3_reg_reg[8]_i_1_n_0 ),
        .CO({\do_out3_reg_reg[12]_i_1_n_0 ,\NLW_do_out3_reg_reg[12]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(line3_reg[15:12]),
        .O({\do_out3_reg_reg[12]_i_1_n_4 ,\do_out3_reg_reg[12]_i_1_n_5 ,\do_out3_reg_reg[12]_i_1_n_6 ,\do_out3_reg_reg[12]_i_1_n_7 }),
        .S({\do_out3_reg[12]_i_2_n_0 ,\do_out3_reg[12]_i_3_n_0 ,\do_out3_reg[12]_i_4_n_0 ,\do_out3_reg[12]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \do_out3_reg_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out3_reg_reg[12]_i_1_n_6 ),
        .Q(do_out3_reg_reg[13]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out3_reg_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out3_reg_reg[12]_i_1_n_5 ),
        .Q(do_out3_reg_reg[14]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out3_reg_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out3_reg_reg[12]_i_1_n_4 ),
        .Q(do_out3_reg_reg[15]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out3_reg_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out3_reg_reg[16]_i_1_n_7 ),
        .Q(do_out3_reg_reg[16]),
        .R(btnDreg));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \do_out3_reg_reg[16]_i_1 
       (.CI(\do_out3_reg_reg[12]_i_1_n_0 ),
        .CO({\do_out3_reg_reg[16]_i_1_n_0 ,\NLW_do_out3_reg_reg[16]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(line3_reg[19:16]),
        .O({\do_out3_reg_reg[16]_i_1_n_4 ,\do_out3_reg_reg[16]_i_1_n_5 ,\do_out3_reg_reg[16]_i_1_n_6 ,\do_out3_reg_reg[16]_i_1_n_7 }),
        .S({\do_out3_reg[16]_i_2_n_0 ,\do_out3_reg[16]_i_3_n_0 ,\do_out3_reg[16]_i_4_n_0 ,\do_out3_reg[16]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \do_out3_reg_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out3_reg_reg[16]_i_1_n_6 ),
        .Q(do_out3_reg_reg[17]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out3_reg_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out3_reg_reg[16]_i_1_n_5 ),
        .Q(do_out3_reg_reg[18]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out3_reg_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out3_reg_reg[16]_i_1_n_4 ),
        .Q(do_out3_reg_reg[19]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out3_reg_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out3_reg_reg[0]_i_1_n_6 ),
        .Q(do_out3_reg_reg[1]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out3_reg_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out3_reg_reg[20]_i_1_n_7 ),
        .Q(do_out3_reg_reg[20]),
        .R(btnDreg));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \do_out3_reg_reg[20]_i_1 
       (.CI(\do_out3_reg_reg[16]_i_1_n_0 ),
        .CO({\do_out3_reg_reg[20]_i_1_n_0 ,\NLW_do_out3_reg_reg[20]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(line3_reg[23:20]),
        .O({\do_out3_reg_reg[20]_i_1_n_4 ,\do_out3_reg_reg[20]_i_1_n_5 ,\do_out3_reg_reg[20]_i_1_n_6 ,\do_out3_reg_reg[20]_i_1_n_7 }),
        .S({\do_out3_reg[20]_i_2_n_0 ,\do_out3_reg[20]_i_3_n_0 ,\do_out3_reg[20]_i_4_n_0 ,\do_out3_reg[20]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \do_out3_reg_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out3_reg_reg[20]_i_1_n_6 ),
        .Q(do_out3_reg_reg[21]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out3_reg_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out3_reg_reg[20]_i_1_n_5 ),
        .Q(do_out3_reg_reg[22]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out3_reg_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out3_reg_reg[20]_i_1_n_4 ),
        .Q(do_out3_reg_reg[23]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out3_reg_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out3_reg_reg[24]_i_1_n_7 ),
        .Q(do_out3_reg_reg[24]),
        .R(btnDreg));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \do_out3_reg_reg[24]_i_1 
       (.CI(\do_out3_reg_reg[20]_i_1_n_0 ),
        .CO({\do_out3_reg_reg[24]_i_1_n_0 ,\NLW_do_out3_reg_reg[24]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(line3_reg[27:24]),
        .O({\do_out3_reg_reg[24]_i_1_n_4 ,\do_out3_reg_reg[24]_i_1_n_5 ,\do_out3_reg_reg[24]_i_1_n_6 ,\do_out3_reg_reg[24]_i_1_n_7 }),
        .S({\do_out3_reg[24]_i_2_n_0 ,\do_out3_reg[24]_i_3_n_0 ,\do_out3_reg[24]_i_4_n_0 ,\do_out3_reg[24]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \do_out3_reg_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out3_reg_reg[24]_i_1_n_6 ),
        .Q(do_out3_reg_reg[25]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out3_reg_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out3_reg_reg[24]_i_1_n_5 ),
        .Q(do_out3_reg_reg[26]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out3_reg_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out3_reg_reg[24]_i_1_n_4 ),
        .Q(do_out3_reg_reg[27]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out3_reg_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out3_reg_reg[28]_i_1_n_7 ),
        .Q(do_out3_reg_reg[28]),
        .R(btnDreg));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \do_out3_reg_reg[28]_i_1 
       (.CI(\do_out3_reg_reg[24]_i_1_n_0 ),
        .CO(\NLW_do_out3_reg_reg[28]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,line3_reg[28]}),
        .O({\do_out3_reg_reg[28]_i_1_n_4 ,\do_out3_reg_reg[28]_i_1_n_5 ,\do_out3_reg_reg[28]_i_1_n_6 ,\do_out3_reg_reg[28]_i_1_n_7 }),
        .S({do_out3_reg_reg[31:29],\do_out3_reg[28]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \do_out3_reg_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out3_reg_reg[28]_i_1_n_6 ),
        .Q(do_out3_reg_reg[29]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out3_reg_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out3_reg_reg[0]_i_1_n_5 ),
        .Q(do_out3_reg_reg[2]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out3_reg_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out3_reg_reg[28]_i_1_n_5 ),
        .Q(do_out3_reg_reg[30]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out3_reg_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out3_reg_reg[28]_i_1_n_4 ),
        .Q(do_out3_reg_reg[31]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out3_reg_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out3_reg_reg[0]_i_1_n_4 ),
        .Q(do_out3_reg_reg[3]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out3_reg_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out3_reg_reg[4]_i_1_n_7 ),
        .Q(do_out3_reg_reg[4]),
        .R(btnDreg));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \do_out3_reg_reg[4]_i_1 
       (.CI(\do_out3_reg_reg[0]_i_1_n_0 ),
        .CO({\do_out3_reg_reg[4]_i_1_n_0 ,\NLW_do_out3_reg_reg[4]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(line3_reg[7:4]),
        .O({\do_out3_reg_reg[4]_i_1_n_4 ,\do_out3_reg_reg[4]_i_1_n_5 ,\do_out3_reg_reg[4]_i_1_n_6 ,\do_out3_reg_reg[4]_i_1_n_7 }),
        .S({\do_out3_reg[4]_i_2_n_0 ,\do_out3_reg[4]_i_3_n_0 ,\do_out3_reg[4]_i_4_n_0 ,\do_out3_reg[4]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \do_out3_reg_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out3_reg_reg[4]_i_1_n_6 ),
        .Q(do_out3_reg_reg[5]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out3_reg_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out3_reg_reg[4]_i_1_n_5 ),
        .Q(do_out3_reg_reg[6]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out3_reg_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out3_reg_reg[4]_i_1_n_4 ),
        .Q(do_out3_reg_reg[7]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out3_reg_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out3_reg_reg[8]_i_1_n_7 ),
        .Q(do_out3_reg_reg[8]),
        .R(btnDreg));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \do_out3_reg_reg[8]_i_1 
       (.CI(\do_out3_reg_reg[4]_i_1_n_0 ),
        .CO({\do_out3_reg_reg[8]_i_1_n_0 ,\NLW_do_out3_reg_reg[8]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(line3_reg[11:8]),
        .O({\do_out3_reg_reg[8]_i_1_n_4 ,\do_out3_reg_reg[8]_i_1_n_5 ,\do_out3_reg_reg[8]_i_1_n_6 ,\do_out3_reg_reg[8]_i_1_n_7 }),
        .S({\do_out3_reg[8]_i_2_n_0 ,\do_out3_reg[8]_i_3_n_0 ,\do_out3_reg[8]_i_4_n_0 ,\do_out3_reg[8]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \do_out3_reg_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out3_reg_reg[8]_i_1_n_6 ),
        .Q(do_out3_reg_reg[9]),
        .R(btnDreg));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out4_reg[0]_i_2 
       (.I0(line4_reg[3]),
        .I1(do_out4_reg_reg[3]),
        .O(\do_out4_reg[0]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out4_reg[0]_i_3 
       (.I0(line4_reg[2]),
        .I1(do_out4_reg_reg[2]),
        .O(\do_out4_reg[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out4_reg[0]_i_4 
       (.I0(line4_reg[1]),
        .I1(do_out4_reg_reg[1]),
        .O(\do_out4_reg[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out4_reg[0]_i_5 
       (.I0(line4_reg[0]),
        .I1(do_out4_reg_reg[0]),
        .O(\do_out4_reg[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out4_reg[12]_i_2 
       (.I0(line4_reg[15]),
        .I1(do_out4_reg_reg[15]),
        .O(\do_out4_reg[12]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out4_reg[12]_i_3 
       (.I0(line4_reg[14]),
        .I1(do_out4_reg_reg[14]),
        .O(\do_out4_reg[12]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out4_reg[12]_i_4 
       (.I0(line4_reg[13]),
        .I1(do_out4_reg_reg[13]),
        .O(\do_out4_reg[12]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out4_reg[12]_i_5 
       (.I0(line4_reg[12]),
        .I1(do_out4_reg_reg[12]),
        .O(\do_out4_reg[12]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out4_reg[16]_i_2 
       (.I0(line4_reg[19]),
        .I1(do_out4_reg_reg[19]),
        .O(\do_out4_reg[16]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out4_reg[16]_i_3 
       (.I0(line4_reg[18]),
        .I1(do_out4_reg_reg[18]),
        .O(\do_out4_reg[16]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out4_reg[16]_i_4 
       (.I0(line4_reg[17]),
        .I1(do_out4_reg_reg[17]),
        .O(\do_out4_reg[16]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out4_reg[16]_i_5 
       (.I0(line4_reg[16]),
        .I1(do_out4_reg_reg[16]),
        .O(\do_out4_reg[16]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out4_reg[20]_i_2 
       (.I0(line4_reg[23]),
        .I1(do_out4_reg_reg[23]),
        .O(\do_out4_reg[20]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out4_reg[20]_i_3 
       (.I0(line4_reg[22]),
        .I1(do_out4_reg_reg[22]),
        .O(\do_out4_reg[20]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out4_reg[20]_i_4 
       (.I0(line4_reg[21]),
        .I1(do_out4_reg_reg[21]),
        .O(\do_out4_reg[20]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out4_reg[20]_i_5 
       (.I0(line4_reg[20]),
        .I1(do_out4_reg_reg[20]),
        .O(\do_out4_reg[20]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out4_reg[24]_i_2 
       (.I0(line4_reg[27]),
        .I1(do_out4_reg_reg[27]),
        .O(\do_out4_reg[24]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out4_reg[24]_i_3 
       (.I0(line4_reg[26]),
        .I1(do_out4_reg_reg[26]),
        .O(\do_out4_reg[24]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out4_reg[24]_i_4 
       (.I0(line4_reg[25]),
        .I1(do_out4_reg_reg[25]),
        .O(\do_out4_reg[24]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out4_reg[24]_i_5 
       (.I0(line4_reg[24]),
        .I1(do_out4_reg_reg[24]),
        .O(\do_out4_reg[24]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out4_reg[28]_i_2 
       (.I0(line4_reg[28]),
        .I1(do_out4_reg_reg[28]),
        .O(\do_out4_reg[28]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out4_reg[4]_i_2 
       (.I0(line4_reg[7]),
        .I1(do_out4_reg_reg[7]),
        .O(\do_out4_reg[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out4_reg[4]_i_3 
       (.I0(line4_reg[6]),
        .I1(do_out4_reg_reg[6]),
        .O(\do_out4_reg[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out4_reg[4]_i_4 
       (.I0(line4_reg[5]),
        .I1(do_out4_reg_reg[5]),
        .O(\do_out4_reg[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out4_reg[4]_i_5 
       (.I0(line4_reg[4]),
        .I1(do_out4_reg_reg[4]),
        .O(\do_out4_reg[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out4_reg[8]_i_2 
       (.I0(line4_reg[11]),
        .I1(do_out4_reg_reg[11]),
        .O(\do_out4_reg[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out4_reg[8]_i_3 
       (.I0(line4_reg[10]),
        .I1(do_out4_reg_reg[10]),
        .O(\do_out4_reg[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out4_reg[8]_i_4 
       (.I0(line4_reg[9]),
        .I1(do_out4_reg_reg[9]),
        .O(\do_out4_reg[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out4_reg[8]_i_5 
       (.I0(line4_reg[8]),
        .I1(do_out4_reg_reg[8]),
        .O(\do_out4_reg[8]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \do_out4_reg_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out4_reg_reg[0]_i_1_n_7 ),
        .Q(do_out4_reg_reg[0]),
        .R(btnDreg));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \do_out4_reg_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\do_out4_reg_reg[0]_i_1_n_0 ,\NLW_do_out4_reg_reg[0]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(line4_reg[3:0]),
        .O({\do_out4_reg_reg[0]_i_1_n_4 ,\do_out4_reg_reg[0]_i_1_n_5 ,\do_out4_reg_reg[0]_i_1_n_6 ,\do_out4_reg_reg[0]_i_1_n_7 }),
        .S({\do_out4_reg[0]_i_2_n_0 ,\do_out4_reg[0]_i_3_n_0 ,\do_out4_reg[0]_i_4_n_0 ,\do_out4_reg[0]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \do_out4_reg_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out4_reg_reg[8]_i_1_n_5 ),
        .Q(do_out4_reg_reg[10]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out4_reg_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out4_reg_reg[8]_i_1_n_4 ),
        .Q(do_out4_reg_reg[11]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out4_reg_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out4_reg_reg[12]_i_1_n_7 ),
        .Q(do_out4_reg_reg[12]),
        .R(btnDreg));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \do_out4_reg_reg[12]_i_1 
       (.CI(\do_out4_reg_reg[8]_i_1_n_0 ),
        .CO({\do_out4_reg_reg[12]_i_1_n_0 ,\NLW_do_out4_reg_reg[12]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(line4_reg[15:12]),
        .O({\do_out4_reg_reg[12]_i_1_n_4 ,\do_out4_reg_reg[12]_i_1_n_5 ,\do_out4_reg_reg[12]_i_1_n_6 ,\do_out4_reg_reg[12]_i_1_n_7 }),
        .S({\do_out4_reg[12]_i_2_n_0 ,\do_out4_reg[12]_i_3_n_0 ,\do_out4_reg[12]_i_4_n_0 ,\do_out4_reg[12]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \do_out4_reg_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out4_reg_reg[12]_i_1_n_6 ),
        .Q(do_out4_reg_reg[13]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out4_reg_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out4_reg_reg[12]_i_1_n_5 ),
        .Q(do_out4_reg_reg[14]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out4_reg_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out4_reg_reg[12]_i_1_n_4 ),
        .Q(do_out4_reg_reg[15]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out4_reg_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out4_reg_reg[16]_i_1_n_7 ),
        .Q(do_out4_reg_reg[16]),
        .R(btnDreg));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \do_out4_reg_reg[16]_i_1 
       (.CI(\do_out4_reg_reg[12]_i_1_n_0 ),
        .CO({\do_out4_reg_reg[16]_i_1_n_0 ,\NLW_do_out4_reg_reg[16]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(line4_reg[19:16]),
        .O({\do_out4_reg_reg[16]_i_1_n_4 ,\do_out4_reg_reg[16]_i_1_n_5 ,\do_out4_reg_reg[16]_i_1_n_6 ,\do_out4_reg_reg[16]_i_1_n_7 }),
        .S({\do_out4_reg[16]_i_2_n_0 ,\do_out4_reg[16]_i_3_n_0 ,\do_out4_reg[16]_i_4_n_0 ,\do_out4_reg[16]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \do_out4_reg_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out4_reg_reg[16]_i_1_n_6 ),
        .Q(do_out4_reg_reg[17]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out4_reg_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out4_reg_reg[16]_i_1_n_5 ),
        .Q(do_out4_reg_reg[18]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out4_reg_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out4_reg_reg[16]_i_1_n_4 ),
        .Q(do_out4_reg_reg[19]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out4_reg_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out4_reg_reg[0]_i_1_n_6 ),
        .Q(do_out4_reg_reg[1]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out4_reg_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out4_reg_reg[20]_i_1_n_7 ),
        .Q(do_out4_reg_reg[20]),
        .R(btnDreg));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \do_out4_reg_reg[20]_i_1 
       (.CI(\do_out4_reg_reg[16]_i_1_n_0 ),
        .CO({\do_out4_reg_reg[20]_i_1_n_0 ,\NLW_do_out4_reg_reg[20]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(line4_reg[23:20]),
        .O({\do_out4_reg_reg[20]_i_1_n_4 ,\do_out4_reg_reg[20]_i_1_n_5 ,\do_out4_reg_reg[20]_i_1_n_6 ,\do_out4_reg_reg[20]_i_1_n_7 }),
        .S({\do_out4_reg[20]_i_2_n_0 ,\do_out4_reg[20]_i_3_n_0 ,\do_out4_reg[20]_i_4_n_0 ,\do_out4_reg[20]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \do_out4_reg_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out4_reg_reg[20]_i_1_n_6 ),
        .Q(do_out4_reg_reg[21]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out4_reg_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out4_reg_reg[20]_i_1_n_5 ),
        .Q(do_out4_reg_reg[22]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out4_reg_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out4_reg_reg[20]_i_1_n_4 ),
        .Q(do_out4_reg_reg[23]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out4_reg_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out4_reg_reg[24]_i_1_n_7 ),
        .Q(do_out4_reg_reg[24]),
        .R(btnDreg));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \do_out4_reg_reg[24]_i_1 
       (.CI(\do_out4_reg_reg[20]_i_1_n_0 ),
        .CO({\do_out4_reg_reg[24]_i_1_n_0 ,\NLW_do_out4_reg_reg[24]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(line4_reg[27:24]),
        .O({\do_out4_reg_reg[24]_i_1_n_4 ,\do_out4_reg_reg[24]_i_1_n_5 ,\do_out4_reg_reg[24]_i_1_n_6 ,\do_out4_reg_reg[24]_i_1_n_7 }),
        .S({\do_out4_reg[24]_i_2_n_0 ,\do_out4_reg[24]_i_3_n_0 ,\do_out4_reg[24]_i_4_n_0 ,\do_out4_reg[24]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \do_out4_reg_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out4_reg_reg[24]_i_1_n_6 ),
        .Q(do_out4_reg_reg[25]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out4_reg_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out4_reg_reg[24]_i_1_n_5 ),
        .Q(do_out4_reg_reg[26]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out4_reg_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out4_reg_reg[24]_i_1_n_4 ),
        .Q(do_out4_reg_reg[27]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out4_reg_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out4_reg_reg[28]_i_1_n_7 ),
        .Q(do_out4_reg_reg[28]),
        .R(btnDreg));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \do_out4_reg_reg[28]_i_1 
       (.CI(\do_out4_reg_reg[24]_i_1_n_0 ),
        .CO(\NLW_do_out4_reg_reg[28]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,line4_reg[28]}),
        .O({\do_out4_reg_reg[28]_i_1_n_4 ,\do_out4_reg_reg[28]_i_1_n_5 ,\do_out4_reg_reg[28]_i_1_n_6 ,\do_out4_reg_reg[28]_i_1_n_7 }),
        .S({do_out4_reg_reg[31:29],\do_out4_reg[28]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \do_out4_reg_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out4_reg_reg[28]_i_1_n_6 ),
        .Q(do_out4_reg_reg[29]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out4_reg_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out4_reg_reg[0]_i_1_n_5 ),
        .Q(do_out4_reg_reg[2]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out4_reg_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out4_reg_reg[28]_i_1_n_5 ),
        .Q(do_out4_reg_reg[30]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out4_reg_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out4_reg_reg[28]_i_1_n_4 ),
        .Q(do_out4_reg_reg[31]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out4_reg_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out4_reg_reg[0]_i_1_n_4 ),
        .Q(do_out4_reg_reg[3]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out4_reg_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out4_reg_reg[4]_i_1_n_7 ),
        .Q(do_out4_reg_reg[4]),
        .R(btnDreg));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \do_out4_reg_reg[4]_i_1 
       (.CI(\do_out4_reg_reg[0]_i_1_n_0 ),
        .CO({\do_out4_reg_reg[4]_i_1_n_0 ,\NLW_do_out4_reg_reg[4]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(line4_reg[7:4]),
        .O({\do_out4_reg_reg[4]_i_1_n_4 ,\do_out4_reg_reg[4]_i_1_n_5 ,\do_out4_reg_reg[4]_i_1_n_6 ,\do_out4_reg_reg[4]_i_1_n_7 }),
        .S({\do_out4_reg[4]_i_2_n_0 ,\do_out4_reg[4]_i_3_n_0 ,\do_out4_reg[4]_i_4_n_0 ,\do_out4_reg[4]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \do_out4_reg_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out4_reg_reg[4]_i_1_n_6 ),
        .Q(do_out4_reg_reg[5]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out4_reg_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out4_reg_reg[4]_i_1_n_5 ),
        .Q(do_out4_reg_reg[6]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out4_reg_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out4_reg_reg[4]_i_1_n_4 ),
        .Q(do_out4_reg_reg[7]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out4_reg_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out4_reg_reg[8]_i_1_n_7 ),
        .Q(do_out4_reg_reg[8]),
        .R(btnDreg));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \do_out4_reg_reg[8]_i_1 
       (.CI(\do_out4_reg_reg[4]_i_1_n_0 ),
        .CO({\do_out4_reg_reg[8]_i_1_n_0 ,\NLW_do_out4_reg_reg[8]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(line4_reg[11:8]),
        .O({\do_out4_reg_reg[8]_i_1_n_4 ,\do_out4_reg_reg[8]_i_1_n_5 ,\do_out4_reg_reg[8]_i_1_n_6 ,\do_out4_reg_reg[8]_i_1_n_7 }),
        .S({\do_out4_reg[8]_i_2_n_0 ,\do_out4_reg[8]_i_3_n_0 ,\do_out4_reg[8]_i_4_n_0 ,\do_out4_reg[8]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \do_out4_reg_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out4_reg_reg[8]_i_1_n_6 ),
        .Q(do_out4_reg_reg[9]),
        .R(btnDreg));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out5_reg[0]_i_2 
       (.I0(line5_reg[3]),
        .I1(do_out5_reg_reg[3]),
        .O(\do_out5_reg[0]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out5_reg[0]_i_3 
       (.I0(line5_reg[2]),
        .I1(do_out5_reg_reg[2]),
        .O(\do_out5_reg[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out5_reg[0]_i_4 
       (.I0(line5_reg[1]),
        .I1(do_out5_reg_reg[1]),
        .O(\do_out5_reg[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out5_reg[0]_i_5 
       (.I0(line5_reg[0]),
        .I1(do_out5_reg_reg[0]),
        .O(\do_out5_reg[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out5_reg[12]_i_2 
       (.I0(line5_reg[15]),
        .I1(do_out5_reg_reg[15]),
        .O(\do_out5_reg[12]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out5_reg[12]_i_3 
       (.I0(line5_reg[14]),
        .I1(do_out5_reg_reg[14]),
        .O(\do_out5_reg[12]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out5_reg[12]_i_4 
       (.I0(line5_reg[13]),
        .I1(do_out5_reg_reg[13]),
        .O(\do_out5_reg[12]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out5_reg[12]_i_5 
       (.I0(line5_reg[12]),
        .I1(do_out5_reg_reg[12]),
        .O(\do_out5_reg[12]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out5_reg[16]_i_2 
       (.I0(line5_reg[19]),
        .I1(do_out5_reg_reg[19]),
        .O(\do_out5_reg[16]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out5_reg[16]_i_3 
       (.I0(line5_reg[18]),
        .I1(do_out5_reg_reg[18]),
        .O(\do_out5_reg[16]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out5_reg[16]_i_4 
       (.I0(line5_reg[17]),
        .I1(do_out5_reg_reg[17]),
        .O(\do_out5_reg[16]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out5_reg[16]_i_5 
       (.I0(line5_reg[16]),
        .I1(do_out5_reg_reg[16]),
        .O(\do_out5_reg[16]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out5_reg[20]_i_2 
       (.I0(line5_reg[23]),
        .I1(do_out5_reg_reg[23]),
        .O(\do_out5_reg[20]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out5_reg[20]_i_3 
       (.I0(line5_reg[22]),
        .I1(do_out5_reg_reg[22]),
        .O(\do_out5_reg[20]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out5_reg[20]_i_4 
       (.I0(line5_reg[21]),
        .I1(do_out5_reg_reg[21]),
        .O(\do_out5_reg[20]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out5_reg[20]_i_5 
       (.I0(line5_reg[20]),
        .I1(do_out5_reg_reg[20]),
        .O(\do_out5_reg[20]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out5_reg[24]_i_2 
       (.I0(line5_reg[27]),
        .I1(do_out5_reg_reg[27]),
        .O(\do_out5_reg[24]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out5_reg[24]_i_3 
       (.I0(line5_reg[26]),
        .I1(do_out5_reg_reg[26]),
        .O(\do_out5_reg[24]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out5_reg[24]_i_4 
       (.I0(line5_reg[25]),
        .I1(do_out5_reg_reg[25]),
        .O(\do_out5_reg[24]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out5_reg[24]_i_5 
       (.I0(line5_reg[24]),
        .I1(do_out5_reg_reg[24]),
        .O(\do_out5_reg[24]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out5_reg[28]_i_2 
       (.I0(line5_reg[28]),
        .I1(do_out5_reg_reg[28]),
        .O(\do_out5_reg[28]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out5_reg[4]_i_2 
       (.I0(line5_reg[7]),
        .I1(do_out5_reg_reg[7]),
        .O(\do_out5_reg[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out5_reg[4]_i_3 
       (.I0(line5_reg[6]),
        .I1(do_out5_reg_reg[6]),
        .O(\do_out5_reg[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out5_reg[4]_i_4 
       (.I0(line5_reg[5]),
        .I1(do_out5_reg_reg[5]),
        .O(\do_out5_reg[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out5_reg[4]_i_5 
       (.I0(line5_reg[4]),
        .I1(do_out5_reg_reg[4]),
        .O(\do_out5_reg[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out5_reg[8]_i_2 
       (.I0(line5_reg[11]),
        .I1(do_out5_reg_reg[11]),
        .O(\do_out5_reg[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out5_reg[8]_i_3 
       (.I0(line5_reg[10]),
        .I1(do_out5_reg_reg[10]),
        .O(\do_out5_reg[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out5_reg[8]_i_4 
       (.I0(line5_reg[9]),
        .I1(do_out5_reg_reg[9]),
        .O(\do_out5_reg[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out5_reg[8]_i_5 
       (.I0(line5_reg[8]),
        .I1(do_out5_reg_reg[8]),
        .O(\do_out5_reg[8]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \do_out5_reg_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out5_reg_reg[0]_i_1_n_7 ),
        .Q(do_out5_reg_reg[0]),
        .R(btnDreg));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \do_out5_reg_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\do_out5_reg_reg[0]_i_1_n_0 ,\NLW_do_out5_reg_reg[0]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(line5_reg[3:0]),
        .O({\do_out5_reg_reg[0]_i_1_n_4 ,\do_out5_reg_reg[0]_i_1_n_5 ,\do_out5_reg_reg[0]_i_1_n_6 ,\do_out5_reg_reg[0]_i_1_n_7 }),
        .S({\do_out5_reg[0]_i_2_n_0 ,\do_out5_reg[0]_i_3_n_0 ,\do_out5_reg[0]_i_4_n_0 ,\do_out5_reg[0]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \do_out5_reg_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out5_reg_reg[8]_i_1_n_5 ),
        .Q(do_out5_reg_reg[10]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out5_reg_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out5_reg_reg[8]_i_1_n_4 ),
        .Q(do_out5_reg_reg[11]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out5_reg_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out5_reg_reg[12]_i_1_n_7 ),
        .Q(do_out5_reg_reg[12]),
        .R(btnDreg));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \do_out5_reg_reg[12]_i_1 
       (.CI(\do_out5_reg_reg[8]_i_1_n_0 ),
        .CO({\do_out5_reg_reg[12]_i_1_n_0 ,\NLW_do_out5_reg_reg[12]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(line5_reg[15:12]),
        .O({\do_out5_reg_reg[12]_i_1_n_4 ,\do_out5_reg_reg[12]_i_1_n_5 ,\do_out5_reg_reg[12]_i_1_n_6 ,\do_out5_reg_reg[12]_i_1_n_7 }),
        .S({\do_out5_reg[12]_i_2_n_0 ,\do_out5_reg[12]_i_3_n_0 ,\do_out5_reg[12]_i_4_n_0 ,\do_out5_reg[12]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \do_out5_reg_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out5_reg_reg[12]_i_1_n_6 ),
        .Q(do_out5_reg_reg[13]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out5_reg_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out5_reg_reg[12]_i_1_n_5 ),
        .Q(do_out5_reg_reg[14]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out5_reg_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out5_reg_reg[12]_i_1_n_4 ),
        .Q(do_out5_reg_reg[15]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out5_reg_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out5_reg_reg[16]_i_1_n_7 ),
        .Q(do_out5_reg_reg[16]),
        .R(btnDreg));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \do_out5_reg_reg[16]_i_1 
       (.CI(\do_out5_reg_reg[12]_i_1_n_0 ),
        .CO({\do_out5_reg_reg[16]_i_1_n_0 ,\NLW_do_out5_reg_reg[16]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(line5_reg[19:16]),
        .O({\do_out5_reg_reg[16]_i_1_n_4 ,\do_out5_reg_reg[16]_i_1_n_5 ,\do_out5_reg_reg[16]_i_1_n_6 ,\do_out5_reg_reg[16]_i_1_n_7 }),
        .S({\do_out5_reg[16]_i_2_n_0 ,\do_out5_reg[16]_i_3_n_0 ,\do_out5_reg[16]_i_4_n_0 ,\do_out5_reg[16]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \do_out5_reg_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out5_reg_reg[16]_i_1_n_6 ),
        .Q(do_out5_reg_reg[17]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out5_reg_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out5_reg_reg[16]_i_1_n_5 ),
        .Q(do_out5_reg_reg[18]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out5_reg_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out5_reg_reg[16]_i_1_n_4 ),
        .Q(do_out5_reg_reg[19]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out5_reg_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out5_reg_reg[0]_i_1_n_6 ),
        .Q(do_out5_reg_reg[1]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out5_reg_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out5_reg_reg[20]_i_1_n_7 ),
        .Q(do_out5_reg_reg[20]),
        .R(btnDreg));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \do_out5_reg_reg[20]_i_1 
       (.CI(\do_out5_reg_reg[16]_i_1_n_0 ),
        .CO({\do_out5_reg_reg[20]_i_1_n_0 ,\NLW_do_out5_reg_reg[20]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(line5_reg[23:20]),
        .O({\do_out5_reg_reg[20]_i_1_n_4 ,\do_out5_reg_reg[20]_i_1_n_5 ,\do_out5_reg_reg[20]_i_1_n_6 ,\do_out5_reg_reg[20]_i_1_n_7 }),
        .S({\do_out5_reg[20]_i_2_n_0 ,\do_out5_reg[20]_i_3_n_0 ,\do_out5_reg[20]_i_4_n_0 ,\do_out5_reg[20]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \do_out5_reg_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out5_reg_reg[20]_i_1_n_6 ),
        .Q(do_out5_reg_reg[21]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out5_reg_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out5_reg_reg[20]_i_1_n_5 ),
        .Q(do_out5_reg_reg[22]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out5_reg_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out5_reg_reg[20]_i_1_n_4 ),
        .Q(do_out5_reg_reg[23]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out5_reg_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out5_reg_reg[24]_i_1_n_7 ),
        .Q(do_out5_reg_reg[24]),
        .R(btnDreg));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \do_out5_reg_reg[24]_i_1 
       (.CI(\do_out5_reg_reg[20]_i_1_n_0 ),
        .CO({\do_out5_reg_reg[24]_i_1_n_0 ,\NLW_do_out5_reg_reg[24]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(line5_reg[27:24]),
        .O({\do_out5_reg_reg[24]_i_1_n_4 ,\do_out5_reg_reg[24]_i_1_n_5 ,\do_out5_reg_reg[24]_i_1_n_6 ,\do_out5_reg_reg[24]_i_1_n_7 }),
        .S({\do_out5_reg[24]_i_2_n_0 ,\do_out5_reg[24]_i_3_n_0 ,\do_out5_reg[24]_i_4_n_0 ,\do_out5_reg[24]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \do_out5_reg_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out5_reg_reg[24]_i_1_n_6 ),
        .Q(do_out5_reg_reg[25]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out5_reg_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out5_reg_reg[24]_i_1_n_5 ),
        .Q(do_out5_reg_reg[26]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out5_reg_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out5_reg_reg[24]_i_1_n_4 ),
        .Q(do_out5_reg_reg[27]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out5_reg_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out5_reg_reg[28]_i_1_n_7 ),
        .Q(do_out5_reg_reg[28]),
        .R(btnDreg));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \do_out5_reg_reg[28]_i_1 
       (.CI(\do_out5_reg_reg[24]_i_1_n_0 ),
        .CO(\NLW_do_out5_reg_reg[28]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,line5_reg[28]}),
        .O({\do_out5_reg_reg[28]_i_1_n_4 ,\do_out5_reg_reg[28]_i_1_n_5 ,\do_out5_reg_reg[28]_i_1_n_6 ,\do_out5_reg_reg[28]_i_1_n_7 }),
        .S({do_out5_reg_reg[31:29],\do_out5_reg[28]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \do_out5_reg_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out5_reg_reg[28]_i_1_n_6 ),
        .Q(do_out5_reg_reg[29]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out5_reg_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out5_reg_reg[0]_i_1_n_5 ),
        .Q(do_out5_reg_reg[2]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out5_reg_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out5_reg_reg[28]_i_1_n_5 ),
        .Q(do_out5_reg_reg[30]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out5_reg_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out5_reg_reg[28]_i_1_n_4 ),
        .Q(do_out5_reg_reg[31]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out5_reg_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out5_reg_reg[0]_i_1_n_4 ),
        .Q(do_out5_reg_reg[3]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out5_reg_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out5_reg_reg[4]_i_1_n_7 ),
        .Q(do_out5_reg_reg[4]),
        .R(btnDreg));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \do_out5_reg_reg[4]_i_1 
       (.CI(\do_out5_reg_reg[0]_i_1_n_0 ),
        .CO({\do_out5_reg_reg[4]_i_1_n_0 ,\NLW_do_out5_reg_reg[4]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(line5_reg[7:4]),
        .O({\do_out5_reg_reg[4]_i_1_n_4 ,\do_out5_reg_reg[4]_i_1_n_5 ,\do_out5_reg_reg[4]_i_1_n_6 ,\do_out5_reg_reg[4]_i_1_n_7 }),
        .S({\do_out5_reg[4]_i_2_n_0 ,\do_out5_reg[4]_i_3_n_0 ,\do_out5_reg[4]_i_4_n_0 ,\do_out5_reg[4]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \do_out5_reg_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out5_reg_reg[4]_i_1_n_6 ),
        .Q(do_out5_reg_reg[5]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out5_reg_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out5_reg_reg[4]_i_1_n_5 ),
        .Q(do_out5_reg_reg[6]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out5_reg_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out5_reg_reg[4]_i_1_n_4 ),
        .Q(do_out5_reg_reg[7]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out5_reg_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out5_reg_reg[8]_i_1_n_7 ),
        .Q(do_out5_reg_reg[8]),
        .R(btnDreg));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \do_out5_reg_reg[8]_i_1 
       (.CI(\do_out5_reg_reg[4]_i_1_n_0 ),
        .CO({\do_out5_reg_reg[8]_i_1_n_0 ,\NLW_do_out5_reg_reg[8]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(line5_reg[11:8]),
        .O({\do_out5_reg_reg[8]_i_1_n_4 ,\do_out5_reg_reg[8]_i_1_n_5 ,\do_out5_reg_reg[8]_i_1_n_6 ,\do_out5_reg_reg[8]_i_1_n_7 }),
        .S({\do_out5_reg[8]_i_2_n_0 ,\do_out5_reg[8]_i_3_n_0 ,\do_out5_reg[8]_i_4_n_0 ,\do_out5_reg[8]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \do_out5_reg_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out5_reg_reg[8]_i_1_n_6 ),
        .Q(do_out5_reg_reg[9]),
        .R(btnDreg));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out6_reg[0]_i_2 
       (.I0(line6_reg[3]),
        .I1(do_out6_reg_reg[3]),
        .O(\do_out6_reg[0]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out6_reg[0]_i_3 
       (.I0(line6_reg[2]),
        .I1(do_out6_reg_reg[2]),
        .O(\do_out6_reg[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out6_reg[0]_i_4 
       (.I0(line6_reg[1]),
        .I1(do_out6_reg_reg[1]),
        .O(\do_out6_reg[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out6_reg[0]_i_5 
       (.I0(line6_reg[0]),
        .I1(do_out6_reg_reg[0]),
        .O(\do_out6_reg[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out6_reg[12]_i_2 
       (.I0(line6_reg[15]),
        .I1(do_out6_reg_reg[15]),
        .O(\do_out6_reg[12]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out6_reg[12]_i_3 
       (.I0(line6_reg[14]),
        .I1(do_out6_reg_reg[14]),
        .O(\do_out6_reg[12]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out6_reg[12]_i_4 
       (.I0(line6_reg[13]),
        .I1(do_out6_reg_reg[13]),
        .O(\do_out6_reg[12]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out6_reg[12]_i_5 
       (.I0(line6_reg[12]),
        .I1(do_out6_reg_reg[12]),
        .O(\do_out6_reg[12]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out6_reg[16]_i_2 
       (.I0(line6_reg[19]),
        .I1(do_out6_reg_reg[19]),
        .O(\do_out6_reg[16]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out6_reg[16]_i_3 
       (.I0(line6_reg[18]),
        .I1(do_out6_reg_reg[18]),
        .O(\do_out6_reg[16]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out6_reg[16]_i_4 
       (.I0(line6_reg[17]),
        .I1(do_out6_reg_reg[17]),
        .O(\do_out6_reg[16]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out6_reg[16]_i_5 
       (.I0(line6_reg[16]),
        .I1(do_out6_reg_reg[16]),
        .O(\do_out6_reg[16]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out6_reg[20]_i_2 
       (.I0(line6_reg[23]),
        .I1(do_out6_reg_reg[23]),
        .O(\do_out6_reg[20]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out6_reg[20]_i_3 
       (.I0(line6_reg[22]),
        .I1(do_out6_reg_reg[22]),
        .O(\do_out6_reg[20]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out6_reg[20]_i_4 
       (.I0(line6_reg[21]),
        .I1(do_out6_reg_reg[21]),
        .O(\do_out6_reg[20]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out6_reg[20]_i_5 
       (.I0(line6_reg[20]),
        .I1(do_out6_reg_reg[20]),
        .O(\do_out6_reg[20]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out6_reg[24]_i_2 
       (.I0(line6_reg[27]),
        .I1(do_out6_reg_reg[27]),
        .O(\do_out6_reg[24]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out6_reg[24]_i_3 
       (.I0(line6_reg[26]),
        .I1(do_out6_reg_reg[26]),
        .O(\do_out6_reg[24]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out6_reg[24]_i_4 
       (.I0(line6_reg[25]),
        .I1(do_out6_reg_reg[25]),
        .O(\do_out6_reg[24]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out6_reg[24]_i_5 
       (.I0(line6_reg[24]),
        .I1(do_out6_reg_reg[24]),
        .O(\do_out6_reg[24]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out6_reg[28]_i_2 
       (.I0(line6_reg[28]),
        .I1(do_out6_reg_reg[28]),
        .O(\do_out6_reg[28]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out6_reg[4]_i_2 
       (.I0(line6_reg[7]),
        .I1(do_out6_reg_reg[7]),
        .O(\do_out6_reg[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out6_reg[4]_i_3 
       (.I0(line6_reg[6]),
        .I1(do_out6_reg_reg[6]),
        .O(\do_out6_reg[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out6_reg[4]_i_4 
       (.I0(line6_reg[5]),
        .I1(do_out6_reg_reg[5]),
        .O(\do_out6_reg[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out6_reg[4]_i_5 
       (.I0(line6_reg[4]),
        .I1(do_out6_reg_reg[4]),
        .O(\do_out6_reg[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out6_reg[8]_i_2 
       (.I0(line6_reg[11]),
        .I1(do_out6_reg_reg[11]),
        .O(\do_out6_reg[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out6_reg[8]_i_3 
       (.I0(line6_reg[10]),
        .I1(do_out6_reg_reg[10]),
        .O(\do_out6_reg[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out6_reg[8]_i_4 
       (.I0(line6_reg[9]),
        .I1(do_out6_reg_reg[9]),
        .O(\do_out6_reg[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out6_reg[8]_i_5 
       (.I0(line6_reg[8]),
        .I1(do_out6_reg_reg[8]),
        .O(\do_out6_reg[8]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \do_out6_reg_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out6_reg_reg[0]_i_1_n_7 ),
        .Q(do_out6_reg_reg[0]),
        .R(btnDreg));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \do_out6_reg_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\do_out6_reg_reg[0]_i_1_n_0 ,\NLW_do_out6_reg_reg[0]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(line6_reg[3:0]),
        .O({\do_out6_reg_reg[0]_i_1_n_4 ,\do_out6_reg_reg[0]_i_1_n_5 ,\do_out6_reg_reg[0]_i_1_n_6 ,\do_out6_reg_reg[0]_i_1_n_7 }),
        .S({\do_out6_reg[0]_i_2_n_0 ,\do_out6_reg[0]_i_3_n_0 ,\do_out6_reg[0]_i_4_n_0 ,\do_out6_reg[0]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \do_out6_reg_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out6_reg_reg[8]_i_1_n_5 ),
        .Q(do_out6_reg_reg[10]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out6_reg_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out6_reg_reg[8]_i_1_n_4 ),
        .Q(do_out6_reg_reg[11]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out6_reg_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out6_reg_reg[12]_i_1_n_7 ),
        .Q(do_out6_reg_reg[12]),
        .R(btnDreg));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \do_out6_reg_reg[12]_i_1 
       (.CI(\do_out6_reg_reg[8]_i_1_n_0 ),
        .CO({\do_out6_reg_reg[12]_i_1_n_0 ,\NLW_do_out6_reg_reg[12]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(line6_reg[15:12]),
        .O({\do_out6_reg_reg[12]_i_1_n_4 ,\do_out6_reg_reg[12]_i_1_n_5 ,\do_out6_reg_reg[12]_i_1_n_6 ,\do_out6_reg_reg[12]_i_1_n_7 }),
        .S({\do_out6_reg[12]_i_2_n_0 ,\do_out6_reg[12]_i_3_n_0 ,\do_out6_reg[12]_i_4_n_0 ,\do_out6_reg[12]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \do_out6_reg_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out6_reg_reg[12]_i_1_n_6 ),
        .Q(do_out6_reg_reg[13]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out6_reg_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out6_reg_reg[12]_i_1_n_5 ),
        .Q(do_out6_reg_reg[14]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out6_reg_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out6_reg_reg[12]_i_1_n_4 ),
        .Q(do_out6_reg_reg[15]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out6_reg_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out6_reg_reg[16]_i_1_n_7 ),
        .Q(do_out6_reg_reg[16]),
        .R(btnDreg));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \do_out6_reg_reg[16]_i_1 
       (.CI(\do_out6_reg_reg[12]_i_1_n_0 ),
        .CO({\do_out6_reg_reg[16]_i_1_n_0 ,\NLW_do_out6_reg_reg[16]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(line6_reg[19:16]),
        .O({\do_out6_reg_reg[16]_i_1_n_4 ,\do_out6_reg_reg[16]_i_1_n_5 ,\do_out6_reg_reg[16]_i_1_n_6 ,\do_out6_reg_reg[16]_i_1_n_7 }),
        .S({\do_out6_reg[16]_i_2_n_0 ,\do_out6_reg[16]_i_3_n_0 ,\do_out6_reg[16]_i_4_n_0 ,\do_out6_reg[16]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \do_out6_reg_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out6_reg_reg[16]_i_1_n_6 ),
        .Q(do_out6_reg_reg[17]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out6_reg_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out6_reg_reg[16]_i_1_n_5 ),
        .Q(do_out6_reg_reg[18]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out6_reg_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out6_reg_reg[16]_i_1_n_4 ),
        .Q(do_out6_reg_reg[19]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out6_reg_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out6_reg_reg[0]_i_1_n_6 ),
        .Q(do_out6_reg_reg[1]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out6_reg_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out6_reg_reg[20]_i_1_n_7 ),
        .Q(do_out6_reg_reg[20]),
        .R(btnDreg));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \do_out6_reg_reg[20]_i_1 
       (.CI(\do_out6_reg_reg[16]_i_1_n_0 ),
        .CO({\do_out6_reg_reg[20]_i_1_n_0 ,\NLW_do_out6_reg_reg[20]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(line6_reg[23:20]),
        .O({\do_out6_reg_reg[20]_i_1_n_4 ,\do_out6_reg_reg[20]_i_1_n_5 ,\do_out6_reg_reg[20]_i_1_n_6 ,\do_out6_reg_reg[20]_i_1_n_7 }),
        .S({\do_out6_reg[20]_i_2_n_0 ,\do_out6_reg[20]_i_3_n_0 ,\do_out6_reg[20]_i_4_n_0 ,\do_out6_reg[20]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \do_out6_reg_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out6_reg_reg[20]_i_1_n_6 ),
        .Q(do_out6_reg_reg[21]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out6_reg_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out6_reg_reg[20]_i_1_n_5 ),
        .Q(do_out6_reg_reg[22]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out6_reg_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out6_reg_reg[20]_i_1_n_4 ),
        .Q(do_out6_reg_reg[23]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out6_reg_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out6_reg_reg[24]_i_1_n_7 ),
        .Q(do_out6_reg_reg[24]),
        .R(btnDreg));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \do_out6_reg_reg[24]_i_1 
       (.CI(\do_out6_reg_reg[20]_i_1_n_0 ),
        .CO({\do_out6_reg_reg[24]_i_1_n_0 ,\NLW_do_out6_reg_reg[24]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(line6_reg[27:24]),
        .O({\do_out6_reg_reg[24]_i_1_n_4 ,\do_out6_reg_reg[24]_i_1_n_5 ,\do_out6_reg_reg[24]_i_1_n_6 ,\do_out6_reg_reg[24]_i_1_n_7 }),
        .S({\do_out6_reg[24]_i_2_n_0 ,\do_out6_reg[24]_i_3_n_0 ,\do_out6_reg[24]_i_4_n_0 ,\do_out6_reg[24]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \do_out6_reg_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out6_reg_reg[24]_i_1_n_6 ),
        .Q(do_out6_reg_reg[25]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out6_reg_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out6_reg_reg[24]_i_1_n_5 ),
        .Q(do_out6_reg_reg[26]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out6_reg_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out6_reg_reg[24]_i_1_n_4 ),
        .Q(do_out6_reg_reg[27]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out6_reg_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out6_reg_reg[28]_i_1_n_7 ),
        .Q(do_out6_reg_reg[28]),
        .R(btnDreg));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \do_out6_reg_reg[28]_i_1 
       (.CI(\do_out6_reg_reg[24]_i_1_n_0 ),
        .CO(\NLW_do_out6_reg_reg[28]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,line6_reg[28]}),
        .O({\do_out6_reg_reg[28]_i_1_n_4 ,\do_out6_reg_reg[28]_i_1_n_5 ,\do_out6_reg_reg[28]_i_1_n_6 ,\do_out6_reg_reg[28]_i_1_n_7 }),
        .S({do_out6_reg_reg[31:29],\do_out6_reg[28]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \do_out6_reg_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out6_reg_reg[28]_i_1_n_6 ),
        .Q(do_out6_reg_reg[29]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out6_reg_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out6_reg_reg[0]_i_1_n_5 ),
        .Q(do_out6_reg_reg[2]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out6_reg_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out6_reg_reg[28]_i_1_n_5 ),
        .Q(do_out6_reg_reg[30]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out6_reg_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out6_reg_reg[28]_i_1_n_4 ),
        .Q(do_out6_reg_reg[31]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out6_reg_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out6_reg_reg[0]_i_1_n_4 ),
        .Q(do_out6_reg_reg[3]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out6_reg_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out6_reg_reg[4]_i_1_n_7 ),
        .Q(do_out6_reg_reg[4]),
        .R(btnDreg));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \do_out6_reg_reg[4]_i_1 
       (.CI(\do_out6_reg_reg[0]_i_1_n_0 ),
        .CO({\do_out6_reg_reg[4]_i_1_n_0 ,\NLW_do_out6_reg_reg[4]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(line6_reg[7:4]),
        .O({\do_out6_reg_reg[4]_i_1_n_4 ,\do_out6_reg_reg[4]_i_1_n_5 ,\do_out6_reg_reg[4]_i_1_n_6 ,\do_out6_reg_reg[4]_i_1_n_7 }),
        .S({\do_out6_reg[4]_i_2_n_0 ,\do_out6_reg[4]_i_3_n_0 ,\do_out6_reg[4]_i_4_n_0 ,\do_out6_reg[4]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \do_out6_reg_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out6_reg_reg[4]_i_1_n_6 ),
        .Q(do_out6_reg_reg[5]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out6_reg_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out6_reg_reg[4]_i_1_n_5 ),
        .Q(do_out6_reg_reg[6]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out6_reg_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out6_reg_reg[4]_i_1_n_4 ),
        .Q(do_out6_reg_reg[7]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out6_reg_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out6_reg_reg[8]_i_1_n_7 ),
        .Q(do_out6_reg_reg[8]),
        .R(btnDreg));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \do_out6_reg_reg[8]_i_1 
       (.CI(\do_out6_reg_reg[4]_i_1_n_0 ),
        .CO({\do_out6_reg_reg[8]_i_1_n_0 ,\NLW_do_out6_reg_reg[8]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(line6_reg[11:8]),
        .O({\do_out6_reg_reg[8]_i_1_n_4 ,\do_out6_reg_reg[8]_i_1_n_5 ,\do_out6_reg_reg[8]_i_1_n_6 ,\do_out6_reg_reg[8]_i_1_n_7 }),
        .S({\do_out6_reg[8]_i_2_n_0 ,\do_out6_reg[8]_i_3_n_0 ,\do_out6_reg[8]_i_4_n_0 ,\do_out6_reg[8]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \do_out6_reg_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out6_reg_reg[8]_i_1_n_6 ),
        .Q(do_out6_reg_reg[9]),
        .R(btnDreg));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out7_reg[0]_i_2 
       (.I0(line7_reg[3]),
        .I1(do_out7_reg_reg[3]),
        .O(\do_out7_reg[0]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out7_reg[0]_i_3 
       (.I0(line7_reg[2]),
        .I1(do_out7_reg_reg[2]),
        .O(\do_out7_reg[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out7_reg[0]_i_4 
       (.I0(line7_reg[1]),
        .I1(do_out7_reg_reg[1]),
        .O(\do_out7_reg[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out7_reg[0]_i_5 
       (.I0(line7_reg[0]),
        .I1(do_out7_reg_reg[0]),
        .O(\do_out7_reg[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out7_reg[12]_i_2 
       (.I0(line7_reg[15]),
        .I1(do_out7_reg_reg[15]),
        .O(\do_out7_reg[12]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out7_reg[12]_i_3 
       (.I0(line7_reg[14]),
        .I1(do_out7_reg_reg[14]),
        .O(\do_out7_reg[12]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out7_reg[12]_i_4 
       (.I0(line7_reg[13]),
        .I1(do_out7_reg_reg[13]),
        .O(\do_out7_reg[12]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out7_reg[12]_i_5 
       (.I0(line7_reg[12]),
        .I1(do_out7_reg_reg[12]),
        .O(\do_out7_reg[12]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out7_reg[16]_i_2 
       (.I0(line7_reg[19]),
        .I1(do_out7_reg_reg[19]),
        .O(\do_out7_reg[16]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out7_reg[16]_i_3 
       (.I0(line7_reg[18]),
        .I1(do_out7_reg_reg[18]),
        .O(\do_out7_reg[16]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out7_reg[16]_i_4 
       (.I0(line7_reg[17]),
        .I1(do_out7_reg_reg[17]),
        .O(\do_out7_reg[16]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out7_reg[16]_i_5 
       (.I0(line7_reg[16]),
        .I1(do_out7_reg_reg[16]),
        .O(\do_out7_reg[16]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out7_reg[20]_i_2 
       (.I0(line7_reg[23]),
        .I1(do_out7_reg_reg[23]),
        .O(\do_out7_reg[20]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out7_reg[20]_i_3 
       (.I0(line7_reg[22]),
        .I1(do_out7_reg_reg[22]),
        .O(\do_out7_reg[20]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out7_reg[20]_i_4 
       (.I0(line7_reg[21]),
        .I1(do_out7_reg_reg[21]),
        .O(\do_out7_reg[20]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out7_reg[20]_i_5 
       (.I0(line7_reg[20]),
        .I1(do_out7_reg_reg[20]),
        .O(\do_out7_reg[20]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out7_reg[24]_i_2 
       (.I0(line7_reg[27]),
        .I1(do_out7_reg_reg[27]),
        .O(\do_out7_reg[24]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out7_reg[24]_i_3 
       (.I0(line7_reg[26]),
        .I1(do_out7_reg_reg[26]),
        .O(\do_out7_reg[24]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out7_reg[24]_i_4 
       (.I0(line7_reg[25]),
        .I1(do_out7_reg_reg[25]),
        .O(\do_out7_reg[24]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out7_reg[24]_i_5 
       (.I0(line7_reg[24]),
        .I1(do_out7_reg_reg[24]),
        .O(\do_out7_reg[24]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out7_reg[28]_i_2 
       (.I0(line7_reg[28]),
        .I1(do_out7_reg_reg[28]),
        .O(\do_out7_reg[28]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out7_reg[4]_i_2 
       (.I0(line7_reg[7]),
        .I1(do_out7_reg_reg[7]),
        .O(\do_out7_reg[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out7_reg[4]_i_3 
       (.I0(line7_reg[6]),
        .I1(do_out7_reg_reg[6]),
        .O(\do_out7_reg[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out7_reg[4]_i_4 
       (.I0(line7_reg[5]),
        .I1(do_out7_reg_reg[5]),
        .O(\do_out7_reg[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out7_reg[4]_i_5 
       (.I0(line7_reg[4]),
        .I1(do_out7_reg_reg[4]),
        .O(\do_out7_reg[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out7_reg[8]_i_2 
       (.I0(line7_reg[11]),
        .I1(do_out7_reg_reg[11]),
        .O(\do_out7_reg[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out7_reg[8]_i_3 
       (.I0(line7_reg[10]),
        .I1(do_out7_reg_reg[10]),
        .O(\do_out7_reg[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out7_reg[8]_i_4 
       (.I0(line7_reg[9]),
        .I1(do_out7_reg_reg[9]),
        .O(\do_out7_reg[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out7_reg[8]_i_5 
       (.I0(line7_reg[8]),
        .I1(do_out7_reg_reg[8]),
        .O(\do_out7_reg[8]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \do_out7_reg_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out7_reg_reg[0]_i_1_n_7 ),
        .Q(do_out7_reg_reg[0]),
        .R(btnDreg));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \do_out7_reg_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\do_out7_reg_reg[0]_i_1_n_0 ,\NLW_do_out7_reg_reg[0]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(line7_reg[3:0]),
        .O({\do_out7_reg_reg[0]_i_1_n_4 ,\do_out7_reg_reg[0]_i_1_n_5 ,\do_out7_reg_reg[0]_i_1_n_6 ,\do_out7_reg_reg[0]_i_1_n_7 }),
        .S({\do_out7_reg[0]_i_2_n_0 ,\do_out7_reg[0]_i_3_n_0 ,\do_out7_reg[0]_i_4_n_0 ,\do_out7_reg[0]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \do_out7_reg_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out7_reg_reg[8]_i_1_n_5 ),
        .Q(do_out7_reg_reg[10]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out7_reg_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out7_reg_reg[8]_i_1_n_4 ),
        .Q(do_out7_reg_reg[11]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out7_reg_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out7_reg_reg[12]_i_1_n_7 ),
        .Q(do_out7_reg_reg[12]),
        .R(btnDreg));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \do_out7_reg_reg[12]_i_1 
       (.CI(\do_out7_reg_reg[8]_i_1_n_0 ),
        .CO({\do_out7_reg_reg[12]_i_1_n_0 ,\NLW_do_out7_reg_reg[12]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(line7_reg[15:12]),
        .O({\do_out7_reg_reg[12]_i_1_n_4 ,\do_out7_reg_reg[12]_i_1_n_5 ,\do_out7_reg_reg[12]_i_1_n_6 ,\do_out7_reg_reg[12]_i_1_n_7 }),
        .S({\do_out7_reg[12]_i_2_n_0 ,\do_out7_reg[12]_i_3_n_0 ,\do_out7_reg[12]_i_4_n_0 ,\do_out7_reg[12]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \do_out7_reg_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out7_reg_reg[12]_i_1_n_6 ),
        .Q(do_out7_reg_reg[13]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out7_reg_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out7_reg_reg[12]_i_1_n_5 ),
        .Q(do_out7_reg_reg[14]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out7_reg_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out7_reg_reg[12]_i_1_n_4 ),
        .Q(do_out7_reg_reg[15]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out7_reg_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out7_reg_reg[16]_i_1_n_7 ),
        .Q(do_out7_reg_reg[16]),
        .R(btnDreg));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \do_out7_reg_reg[16]_i_1 
       (.CI(\do_out7_reg_reg[12]_i_1_n_0 ),
        .CO({\do_out7_reg_reg[16]_i_1_n_0 ,\NLW_do_out7_reg_reg[16]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(line7_reg[19:16]),
        .O({\do_out7_reg_reg[16]_i_1_n_4 ,\do_out7_reg_reg[16]_i_1_n_5 ,\do_out7_reg_reg[16]_i_1_n_6 ,\do_out7_reg_reg[16]_i_1_n_7 }),
        .S({\do_out7_reg[16]_i_2_n_0 ,\do_out7_reg[16]_i_3_n_0 ,\do_out7_reg[16]_i_4_n_0 ,\do_out7_reg[16]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \do_out7_reg_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out7_reg_reg[16]_i_1_n_6 ),
        .Q(do_out7_reg_reg[17]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out7_reg_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out7_reg_reg[16]_i_1_n_5 ),
        .Q(do_out7_reg_reg[18]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out7_reg_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out7_reg_reg[16]_i_1_n_4 ),
        .Q(do_out7_reg_reg[19]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out7_reg_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out7_reg_reg[0]_i_1_n_6 ),
        .Q(do_out7_reg_reg[1]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out7_reg_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out7_reg_reg[20]_i_1_n_7 ),
        .Q(do_out7_reg_reg[20]),
        .R(btnDreg));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \do_out7_reg_reg[20]_i_1 
       (.CI(\do_out7_reg_reg[16]_i_1_n_0 ),
        .CO({\do_out7_reg_reg[20]_i_1_n_0 ,\NLW_do_out7_reg_reg[20]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(line7_reg[23:20]),
        .O({\do_out7_reg_reg[20]_i_1_n_4 ,\do_out7_reg_reg[20]_i_1_n_5 ,\do_out7_reg_reg[20]_i_1_n_6 ,\do_out7_reg_reg[20]_i_1_n_7 }),
        .S({\do_out7_reg[20]_i_2_n_0 ,\do_out7_reg[20]_i_3_n_0 ,\do_out7_reg[20]_i_4_n_0 ,\do_out7_reg[20]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \do_out7_reg_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out7_reg_reg[20]_i_1_n_6 ),
        .Q(do_out7_reg_reg[21]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out7_reg_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out7_reg_reg[20]_i_1_n_5 ),
        .Q(do_out7_reg_reg[22]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out7_reg_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out7_reg_reg[20]_i_1_n_4 ),
        .Q(do_out7_reg_reg[23]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out7_reg_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out7_reg_reg[24]_i_1_n_7 ),
        .Q(do_out7_reg_reg[24]),
        .R(btnDreg));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \do_out7_reg_reg[24]_i_1 
       (.CI(\do_out7_reg_reg[20]_i_1_n_0 ),
        .CO({\do_out7_reg_reg[24]_i_1_n_0 ,\NLW_do_out7_reg_reg[24]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(line7_reg[27:24]),
        .O({\do_out7_reg_reg[24]_i_1_n_4 ,\do_out7_reg_reg[24]_i_1_n_5 ,\do_out7_reg_reg[24]_i_1_n_6 ,\do_out7_reg_reg[24]_i_1_n_7 }),
        .S({\do_out7_reg[24]_i_2_n_0 ,\do_out7_reg[24]_i_3_n_0 ,\do_out7_reg[24]_i_4_n_0 ,\do_out7_reg[24]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \do_out7_reg_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out7_reg_reg[24]_i_1_n_6 ),
        .Q(do_out7_reg_reg[25]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out7_reg_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out7_reg_reg[24]_i_1_n_5 ),
        .Q(do_out7_reg_reg[26]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out7_reg_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out7_reg_reg[24]_i_1_n_4 ),
        .Q(do_out7_reg_reg[27]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out7_reg_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out7_reg_reg[28]_i_1_n_7 ),
        .Q(do_out7_reg_reg[28]),
        .R(btnDreg));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \do_out7_reg_reg[28]_i_1 
       (.CI(\do_out7_reg_reg[24]_i_1_n_0 ),
        .CO(\NLW_do_out7_reg_reg[28]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,line7_reg[28]}),
        .O({\do_out7_reg_reg[28]_i_1_n_4 ,\do_out7_reg_reg[28]_i_1_n_5 ,\do_out7_reg_reg[28]_i_1_n_6 ,\do_out7_reg_reg[28]_i_1_n_7 }),
        .S({do_out7_reg_reg[31:29],\do_out7_reg[28]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \do_out7_reg_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out7_reg_reg[28]_i_1_n_6 ),
        .Q(do_out7_reg_reg[29]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out7_reg_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out7_reg_reg[0]_i_1_n_5 ),
        .Q(do_out7_reg_reg[2]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out7_reg_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out7_reg_reg[28]_i_1_n_5 ),
        .Q(do_out7_reg_reg[30]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out7_reg_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out7_reg_reg[28]_i_1_n_4 ),
        .Q(do_out7_reg_reg[31]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out7_reg_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out7_reg_reg[0]_i_1_n_4 ),
        .Q(do_out7_reg_reg[3]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out7_reg_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out7_reg_reg[4]_i_1_n_7 ),
        .Q(do_out7_reg_reg[4]),
        .R(btnDreg));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \do_out7_reg_reg[4]_i_1 
       (.CI(\do_out7_reg_reg[0]_i_1_n_0 ),
        .CO({\do_out7_reg_reg[4]_i_1_n_0 ,\NLW_do_out7_reg_reg[4]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(line7_reg[7:4]),
        .O({\do_out7_reg_reg[4]_i_1_n_4 ,\do_out7_reg_reg[4]_i_1_n_5 ,\do_out7_reg_reg[4]_i_1_n_6 ,\do_out7_reg_reg[4]_i_1_n_7 }),
        .S({\do_out7_reg[4]_i_2_n_0 ,\do_out7_reg[4]_i_3_n_0 ,\do_out7_reg[4]_i_4_n_0 ,\do_out7_reg[4]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \do_out7_reg_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out7_reg_reg[4]_i_1_n_6 ),
        .Q(do_out7_reg_reg[5]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out7_reg_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out7_reg_reg[4]_i_1_n_5 ),
        .Q(do_out7_reg_reg[6]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out7_reg_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out7_reg_reg[4]_i_1_n_4 ),
        .Q(do_out7_reg_reg[7]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out7_reg_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out7_reg_reg[8]_i_1_n_7 ),
        .Q(do_out7_reg_reg[8]),
        .R(btnDreg));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \do_out7_reg_reg[8]_i_1 
       (.CI(\do_out7_reg_reg[4]_i_1_n_0 ),
        .CO({\do_out7_reg_reg[8]_i_1_n_0 ,\NLW_do_out7_reg_reg[8]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(line7_reg[11:8]),
        .O({\do_out7_reg_reg[8]_i_1_n_4 ,\do_out7_reg_reg[8]_i_1_n_5 ,\do_out7_reg_reg[8]_i_1_n_6 ,\do_out7_reg_reg[8]_i_1_n_7 }),
        .S({\do_out7_reg[8]_i_2_n_0 ,\do_out7_reg[8]_i_3_n_0 ,\do_out7_reg[8]_i_4_n_0 ,\do_out7_reg[8]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \do_out7_reg_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out7_reg_reg[8]_i_1_n_6 ),
        .Q(do_out7_reg_reg[9]),
        .R(btnDreg));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out8_reg[0]_i_2 
       (.I0(line8_reg[3]),
        .I1(do_out8_reg_reg[3]),
        .O(\do_out8_reg[0]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out8_reg[0]_i_3 
       (.I0(line8_reg[2]),
        .I1(do_out8_reg_reg[2]),
        .O(\do_out8_reg[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out8_reg[0]_i_4 
       (.I0(line8_reg[1]),
        .I1(do_out8_reg_reg[1]),
        .O(\do_out8_reg[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out8_reg[0]_i_5 
       (.I0(line8_reg[0]),
        .I1(do_out8_reg_reg[0]),
        .O(\do_out8_reg[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out8_reg[12]_i_2 
       (.I0(line8_reg[15]),
        .I1(do_out8_reg_reg[15]),
        .O(\do_out8_reg[12]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out8_reg[12]_i_3 
       (.I0(line8_reg[14]),
        .I1(do_out8_reg_reg[14]),
        .O(\do_out8_reg[12]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out8_reg[12]_i_4 
       (.I0(line8_reg[13]),
        .I1(do_out8_reg_reg[13]),
        .O(\do_out8_reg[12]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out8_reg[12]_i_5 
       (.I0(line8_reg[12]),
        .I1(do_out8_reg_reg[12]),
        .O(\do_out8_reg[12]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out8_reg[16]_i_2 
       (.I0(line8_reg[19]),
        .I1(do_out8_reg_reg[19]),
        .O(\do_out8_reg[16]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out8_reg[16]_i_3 
       (.I0(line8_reg[18]),
        .I1(do_out8_reg_reg[18]),
        .O(\do_out8_reg[16]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out8_reg[16]_i_4 
       (.I0(line8_reg[17]),
        .I1(do_out8_reg_reg[17]),
        .O(\do_out8_reg[16]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out8_reg[16]_i_5 
       (.I0(line8_reg[16]),
        .I1(do_out8_reg_reg[16]),
        .O(\do_out8_reg[16]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out8_reg[20]_i_2 
       (.I0(line8_reg[23]),
        .I1(do_out8_reg_reg[23]),
        .O(\do_out8_reg[20]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out8_reg[20]_i_3 
       (.I0(line8_reg[22]),
        .I1(do_out8_reg_reg[22]),
        .O(\do_out8_reg[20]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out8_reg[20]_i_4 
       (.I0(line8_reg[21]),
        .I1(do_out8_reg_reg[21]),
        .O(\do_out8_reg[20]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out8_reg[20]_i_5 
       (.I0(line8_reg[20]),
        .I1(do_out8_reg_reg[20]),
        .O(\do_out8_reg[20]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out8_reg[24]_i_2 
       (.I0(line8_reg[27]),
        .I1(do_out8_reg_reg[27]),
        .O(\do_out8_reg[24]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out8_reg[24]_i_3 
       (.I0(line8_reg[26]),
        .I1(do_out8_reg_reg[26]),
        .O(\do_out8_reg[24]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out8_reg[24]_i_4 
       (.I0(line8_reg[25]),
        .I1(do_out8_reg_reg[25]),
        .O(\do_out8_reg[24]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out8_reg[24]_i_5 
       (.I0(line8_reg[24]),
        .I1(do_out8_reg_reg[24]),
        .O(\do_out8_reg[24]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out8_reg[28]_i_2 
       (.I0(line8_reg[28]),
        .I1(do_out8_reg_reg[28]),
        .O(\do_out8_reg[28]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out8_reg[4]_i_2 
       (.I0(line8_reg[7]),
        .I1(do_out8_reg_reg[7]),
        .O(\do_out8_reg[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out8_reg[4]_i_3 
       (.I0(line8_reg[6]),
        .I1(do_out8_reg_reg[6]),
        .O(\do_out8_reg[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out8_reg[4]_i_4 
       (.I0(line8_reg[5]),
        .I1(do_out8_reg_reg[5]),
        .O(\do_out8_reg[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out8_reg[4]_i_5 
       (.I0(line8_reg[4]),
        .I1(do_out8_reg_reg[4]),
        .O(\do_out8_reg[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out8_reg[8]_i_2 
       (.I0(line8_reg[11]),
        .I1(do_out8_reg_reg[11]),
        .O(\do_out8_reg[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out8_reg[8]_i_3 
       (.I0(line8_reg[10]),
        .I1(do_out8_reg_reg[10]),
        .O(\do_out8_reg[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out8_reg[8]_i_4 
       (.I0(line8_reg[9]),
        .I1(do_out8_reg_reg[9]),
        .O(\do_out8_reg[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \do_out8_reg[8]_i_5 
       (.I0(line8_reg[8]),
        .I1(do_out8_reg_reg[8]),
        .O(\do_out8_reg[8]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \do_out8_reg_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out8_reg_reg[0]_i_1_n_7 ),
        .Q(do_out8_reg_reg[0]),
        .R(btnDreg));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \do_out8_reg_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\do_out8_reg_reg[0]_i_1_n_0 ,\NLW_do_out8_reg_reg[0]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(line8_reg[3:0]),
        .O({\do_out8_reg_reg[0]_i_1_n_4 ,\do_out8_reg_reg[0]_i_1_n_5 ,\do_out8_reg_reg[0]_i_1_n_6 ,\do_out8_reg_reg[0]_i_1_n_7 }),
        .S({\do_out8_reg[0]_i_2_n_0 ,\do_out8_reg[0]_i_3_n_0 ,\do_out8_reg[0]_i_4_n_0 ,\do_out8_reg[0]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \do_out8_reg_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out8_reg_reg[8]_i_1_n_5 ),
        .Q(do_out8_reg_reg[10]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out8_reg_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out8_reg_reg[8]_i_1_n_4 ),
        .Q(do_out8_reg_reg[11]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out8_reg_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out8_reg_reg[12]_i_1_n_7 ),
        .Q(do_out8_reg_reg[12]),
        .R(btnDreg));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \do_out8_reg_reg[12]_i_1 
       (.CI(\do_out8_reg_reg[8]_i_1_n_0 ),
        .CO({\do_out8_reg_reg[12]_i_1_n_0 ,\NLW_do_out8_reg_reg[12]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(line8_reg[15:12]),
        .O({\do_out8_reg_reg[12]_i_1_n_4 ,\do_out8_reg_reg[12]_i_1_n_5 ,\do_out8_reg_reg[12]_i_1_n_6 ,\do_out8_reg_reg[12]_i_1_n_7 }),
        .S({\do_out8_reg[12]_i_2_n_0 ,\do_out8_reg[12]_i_3_n_0 ,\do_out8_reg[12]_i_4_n_0 ,\do_out8_reg[12]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \do_out8_reg_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out8_reg_reg[12]_i_1_n_6 ),
        .Q(do_out8_reg_reg[13]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out8_reg_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out8_reg_reg[12]_i_1_n_5 ),
        .Q(do_out8_reg_reg[14]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out8_reg_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out8_reg_reg[12]_i_1_n_4 ),
        .Q(do_out8_reg_reg[15]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out8_reg_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out8_reg_reg[16]_i_1_n_7 ),
        .Q(do_out8_reg_reg[16]),
        .R(btnDreg));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \do_out8_reg_reg[16]_i_1 
       (.CI(\do_out8_reg_reg[12]_i_1_n_0 ),
        .CO({\do_out8_reg_reg[16]_i_1_n_0 ,\NLW_do_out8_reg_reg[16]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(line8_reg[19:16]),
        .O({\do_out8_reg_reg[16]_i_1_n_4 ,\do_out8_reg_reg[16]_i_1_n_5 ,\do_out8_reg_reg[16]_i_1_n_6 ,\do_out8_reg_reg[16]_i_1_n_7 }),
        .S({\do_out8_reg[16]_i_2_n_0 ,\do_out8_reg[16]_i_3_n_0 ,\do_out8_reg[16]_i_4_n_0 ,\do_out8_reg[16]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \do_out8_reg_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out8_reg_reg[16]_i_1_n_6 ),
        .Q(do_out8_reg_reg[17]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out8_reg_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out8_reg_reg[16]_i_1_n_5 ),
        .Q(do_out8_reg_reg[18]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out8_reg_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out8_reg_reg[16]_i_1_n_4 ),
        .Q(do_out8_reg_reg[19]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out8_reg_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out8_reg_reg[0]_i_1_n_6 ),
        .Q(do_out8_reg_reg[1]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out8_reg_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out8_reg_reg[20]_i_1_n_7 ),
        .Q(do_out8_reg_reg[20]),
        .R(btnDreg));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \do_out8_reg_reg[20]_i_1 
       (.CI(\do_out8_reg_reg[16]_i_1_n_0 ),
        .CO({\do_out8_reg_reg[20]_i_1_n_0 ,\NLW_do_out8_reg_reg[20]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(line8_reg[23:20]),
        .O({\do_out8_reg_reg[20]_i_1_n_4 ,\do_out8_reg_reg[20]_i_1_n_5 ,\do_out8_reg_reg[20]_i_1_n_6 ,\do_out8_reg_reg[20]_i_1_n_7 }),
        .S({\do_out8_reg[20]_i_2_n_0 ,\do_out8_reg[20]_i_3_n_0 ,\do_out8_reg[20]_i_4_n_0 ,\do_out8_reg[20]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \do_out8_reg_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out8_reg_reg[20]_i_1_n_6 ),
        .Q(do_out8_reg_reg[21]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out8_reg_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out8_reg_reg[20]_i_1_n_5 ),
        .Q(do_out8_reg_reg[22]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out8_reg_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out8_reg_reg[20]_i_1_n_4 ),
        .Q(do_out8_reg_reg[23]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out8_reg_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out8_reg_reg[24]_i_1_n_7 ),
        .Q(do_out8_reg_reg[24]),
        .R(btnDreg));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \do_out8_reg_reg[24]_i_1 
       (.CI(\do_out8_reg_reg[20]_i_1_n_0 ),
        .CO({\do_out8_reg_reg[24]_i_1_n_0 ,\NLW_do_out8_reg_reg[24]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(line8_reg[27:24]),
        .O({\do_out8_reg_reg[24]_i_1_n_4 ,\do_out8_reg_reg[24]_i_1_n_5 ,\do_out8_reg_reg[24]_i_1_n_6 ,\do_out8_reg_reg[24]_i_1_n_7 }),
        .S({\do_out8_reg[24]_i_2_n_0 ,\do_out8_reg[24]_i_3_n_0 ,\do_out8_reg[24]_i_4_n_0 ,\do_out8_reg[24]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \do_out8_reg_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out8_reg_reg[24]_i_1_n_6 ),
        .Q(do_out8_reg_reg[25]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out8_reg_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out8_reg_reg[24]_i_1_n_5 ),
        .Q(do_out8_reg_reg[26]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out8_reg_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out8_reg_reg[24]_i_1_n_4 ),
        .Q(do_out8_reg_reg[27]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out8_reg_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out8_reg_reg[28]_i_1_n_7 ),
        .Q(do_out8_reg_reg[28]),
        .R(btnDreg));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \do_out8_reg_reg[28]_i_1 
       (.CI(\do_out8_reg_reg[24]_i_1_n_0 ),
        .CO(\NLW_do_out8_reg_reg[28]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,line8_reg[28]}),
        .O({\do_out8_reg_reg[28]_i_1_n_4 ,\do_out8_reg_reg[28]_i_1_n_5 ,\do_out8_reg_reg[28]_i_1_n_6 ,\do_out8_reg_reg[28]_i_1_n_7 }),
        .S({do_out8_reg_reg[31:29],\do_out8_reg[28]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \do_out8_reg_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out8_reg_reg[28]_i_1_n_6 ),
        .Q(do_out8_reg_reg[29]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out8_reg_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out8_reg_reg[0]_i_1_n_5 ),
        .Q(do_out8_reg_reg[2]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out8_reg_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out8_reg_reg[28]_i_1_n_5 ),
        .Q(do_out8_reg_reg[30]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out8_reg_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out8_reg_reg[28]_i_1_n_4 ),
        .Q(do_out8_reg_reg[31]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out8_reg_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out8_reg_reg[0]_i_1_n_4 ),
        .Q(do_out8_reg_reg[3]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out8_reg_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out8_reg_reg[4]_i_1_n_7 ),
        .Q(do_out8_reg_reg[4]),
        .R(btnDreg));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \do_out8_reg_reg[4]_i_1 
       (.CI(\do_out8_reg_reg[0]_i_1_n_0 ),
        .CO({\do_out8_reg_reg[4]_i_1_n_0 ,\NLW_do_out8_reg_reg[4]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(line8_reg[7:4]),
        .O({\do_out8_reg_reg[4]_i_1_n_4 ,\do_out8_reg_reg[4]_i_1_n_5 ,\do_out8_reg_reg[4]_i_1_n_6 ,\do_out8_reg_reg[4]_i_1_n_7 }),
        .S({\do_out8_reg[4]_i_2_n_0 ,\do_out8_reg[4]_i_3_n_0 ,\do_out8_reg[4]_i_4_n_0 ,\do_out8_reg[4]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \do_out8_reg_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out8_reg_reg[4]_i_1_n_6 ),
        .Q(do_out8_reg_reg[5]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out8_reg_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out8_reg_reg[4]_i_1_n_5 ),
        .Q(do_out8_reg_reg[6]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out8_reg_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out8_reg_reg[4]_i_1_n_4 ),
        .Q(do_out8_reg_reg[7]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \do_out8_reg_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out8_reg_reg[8]_i_1_n_7 ),
        .Q(do_out8_reg_reg[8]),
        .R(btnDreg));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \do_out8_reg_reg[8]_i_1 
       (.CI(\do_out8_reg_reg[4]_i_1_n_0 ),
        .CO({\do_out8_reg_reg[8]_i_1_n_0 ,\NLW_do_out8_reg_reg[8]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(line8_reg[11:8]),
        .O({\do_out8_reg_reg[8]_i_1_n_4 ,\do_out8_reg_reg[8]_i_1_n_5 ,\do_out8_reg_reg[8]_i_1_n_6 ,\do_out8_reg_reg[8]_i_1_n_7 }),
        .S({\do_out8_reg[8]_i_2_n_0 ,\do_out8_reg[8]_i_3_n_0 ,\do_out8_reg[8]_i_4_n_0 ,\do_out8_reg[8]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \do_out8_reg_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\do_out8_reg_reg[8]_i_1_n_6 ),
        .Q(do_out8_reg_reg[9]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \en_reg_in_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\en_reg_in_reg[1]_0 ),
        .Q(en_reg_in),
        .R(1'b0));
  linecalc inst_linecalc1
       (.A(A),
        .B(B),
        .C(C),
        .CEC(CEC),
        .DOA(DOA[31:16]),
        .add_reg_reg_0(add_reg_reg_2),
        .add_reg_reg_1(add_reg_reg),
        .btnDreg(btnDreg),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .en_reg(en_reg),
        .line_err(out11),
        .y_delay_2(y_delay_2));
  linecalc_0 inst_linecalc1_2
       (.C(C),
        .CEC(CEC),
        .DOA(DOA[31:16]),
        .DOB(DOB[31:16]),
        .add_reg_reg_0(add_reg_reg_2),
        .add_reg_reg_1(add_reg_reg),
        .btnDreg(btnDreg),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .en_reg(en_reg),
        .line_err(out12),
        .sub_reg_reg_0(sub_reg_reg),
        .sub_reg_reg_1(sub_reg_reg_0),
        .y_delay_2(y_delay_2));
  linecalc_1 inst_linecalc2
       (.A({sub_reg_reg_1,A[4:0]}),
        .B(B),
        .CEC(CEC),
        .DOA(DOA[31:16]),
        .DOB(DOB[31:16]),
        .add_reg_reg_0(add_reg_reg_2),
        .add_reg_reg_1(add_reg_reg),
        .add_reg_reg_2(add_reg_reg_3),
        .btnDreg(btnDreg),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .en_reg(en_reg),
        .line_err(out21),
        .y_delay_2(y_delay_2));
  linecalc_2 inst_linecalc2_2
       (.A({sub_reg_reg_2,sub_reg_reg_0[4:0]}),
        .CEC(CEC),
        .DOB(DOB[31:16]),
        .add_reg_reg_0(add_reg_reg_2),
        .add_reg_reg_1(add_reg_reg),
        .add_reg_reg_2(add_reg_reg_3),
        .btnDreg(btnDreg),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .en_reg(en_reg),
        .line_err(out22),
        .sub_reg_reg_0(sub_reg_reg),
        .y_delay_2(y_delay_2));
  linecalc_3 inst_linecalc3
       (.A({sub_reg_reg_3,A[4:0]}),
        .B(B),
        .CEC(CEC),
        .DOA(DOA[31:16]),
        .add_reg_reg_0(add_reg_reg_1),
        .add_reg_reg_1(add_reg_reg),
        .add_reg_reg_2(add_reg_reg_4),
        .btnDreg(btnDreg),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .en_reg(en_reg),
        .line_err(out31),
        .y_delay_2(y_delay_2));
  linecalc_4 inst_linecalc3_2
       (.A({sub_reg_reg_4,sub_reg_reg_0[4:0]}),
        .CEC(CEC),
        .DOA(DOA[31:16]),
        .DOB(DOB[31:16]),
        .add_reg_reg_0(add_reg_reg_1),
        .add_reg_reg_1(add_reg_reg),
        .add_reg_reg_2(add_reg_reg_4),
        .btnDreg(btnDreg),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .en_reg(en_reg),
        .line_err(out32),
        .sub_reg_reg_0(sub_reg_reg),
        .y_delay_2(y_delay_2));
  linecalc_5 inst_linecalc4
       (.A({sub_reg_reg_5,sub_reg_reg_3[0],A[4:0]}),
        .B(B),
        .CEC(CEC),
        .DOA(DOA[31:16]),
        .DOB(DOB[31:16]),
        .I1(I1),
        .Q(y),
        .add_reg_reg_0(add_reg_reg_1),
        .add_reg_reg_1(add_reg_reg),
        .add_reg_reg_2(add_reg_reg_5),
        .btnDreg(btnDreg),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .en_reg(en_reg),
        .line_err(out41),
        .y_delay_2(y_delay_2),
        .\y_delay_2_reg[0]_0 (\y_delay_2_reg[0]_0 ),
        .\y_delay_2_reg[10]_0 (\y_delay_2_reg[10]_0 ),
        .\y_delay_2_reg[11]_0 (\y_delay_2_reg[11]_0 ),
        .\y_delay_2_reg[12]_0 (\y_delay_2_reg[12]_0 ),
        .\y_delay_2_reg[13]_0 (\y_delay_2_reg[13]_0 ),
        .\y_delay_2_reg[14]_0 (\y_delay_2_reg[14]_0 ),
        .\y_delay_2_reg[15]_0 (\y_delay_2_reg[15]_0 ),
        .\y_delay_2_reg[1]_0 (\y_delay_2_reg[1]_0 ),
        .\y_delay_2_reg[2]_0 (\y_delay_2_reg[2]_0 ),
        .\y_delay_2_reg[3]_0 (\y_delay_2_reg[3]_0 ),
        .\y_delay_2_reg[4]_0 (\y_delay_2_reg[4]_0 ),
        .\y_delay_2_reg[5]_0 (\y_delay_2_reg[5]_0 ),
        .\y_delay_2_reg[6]_0 (\y_delay_2_reg[6]_0 ),
        .\y_delay_2_reg[7]_0 (\y_delay_2_reg[7]_0 ),
        .\y_delay_2_reg[8]_0 (\y_delay_2_reg[8]_0 ),
        .\y_delay_2_reg[9]_0 (\y_delay_2_reg[9]_0 ));
  linecalc_6 inst_linecalc4_2
       (.A({sub_reg_reg_6,sub_reg_reg_4[0],sub_reg_reg_0[4:0]}),
        .CEC(CEC),
        .DOB(DOB[31:16]),
        .I1(I1),
        .Q({\y2_reg_n_0_[15] ,\y2_reg_n_0_[14] ,\y2_reg_n_0_[13] ,\y2_reg_n_0_[12] ,\y2_reg_n_0_[11] ,\y2_reg_n_0_[10] ,\y2_reg_n_0_[9] ,\y2_reg_n_0_[8] ,\y2_reg_n_0_[7] ,\y2_reg_n_0_[6] ,\y2_reg_n_0_[5] ,\y2_reg_n_0_[4] ,\y2_reg_n_0_[3] ,\y2_reg_n_0_[2] ,\y2_reg_n_0_[1] ,\y2_reg_n_0_[0] }),
        .add_reg_reg_0(add_reg_reg_1),
        .add_reg_reg_1(add_reg_reg),
        .add_reg_reg_2(add_reg_reg_5),
        .btnDreg(btnDreg),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .en_reg(en_reg),
        .line_err(out42),
        .sub_reg_reg_0(sub_reg_reg),
        .y_delay_2(y_delay_2),
        .\y_delay_2_reg[0]_0 (\y_delay_2_reg[0] ),
        .\y_delay_2_reg[10]_0 (\y_delay_2_reg[10] ),
        .\y_delay_2_reg[11]_0 (\y_delay_2_reg[11] ),
        .\y_delay_2_reg[12]_0 (\y_delay_2_reg[12] ),
        .\y_delay_2_reg[13]_0 (\y_delay_2_reg[13] ),
        .\y_delay_2_reg[14]_0 (\y_delay_2_reg[14] ),
        .\y_delay_2_reg[15]_0 (\y_delay_2_reg[15] ),
        .\y_delay_2_reg[1]_0 (\y_delay_2_reg[1] ),
        .\y_delay_2_reg[2]_0 (\y_delay_2_reg[2] ),
        .\y_delay_2_reg[3]_0 (\y_delay_2_reg[3] ),
        .\y_delay_2_reg[4]_0 (\y_delay_2_reg[4] ),
        .\y_delay_2_reg[5]_0 (\y_delay_2_reg[5] ),
        .\y_delay_2_reg[6]_0 (\y_delay_2_reg[6] ),
        .\y_delay_2_reg[7]_0 (\y_delay_2_reg[7] ),
        .\y_delay_2_reg[8]_0 (\y_delay_2_reg[8] ),
        .\y_delay_2_reg[9]_0 (\y_delay_2_reg[9] ));
  linecalc_7 inst_linecalc5
       (.A({sub_reg_reg_7,A[7],A[4:0]}),
        .B(B),
        .CEC(CEC),
        .DOA(DOA[31:16]),
        .add_reg_reg_0(add_reg_reg_0),
        .add_reg_reg_1(add_reg_reg),
        .add_reg_reg_2(add_reg_reg_6),
        .btnDreg(btnDreg),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .en_reg(en_reg),
        .line_err(out51),
        .y_delay_2(y_delay_2));
  linecalc_8 inst_linecalc5_2
       (.A({sub_reg_reg_8,sub_reg_reg_0[7],sub_reg_reg_0[4:0]}),
        .CEC(CEC),
        .DOA(DOA[31:16]),
        .DOB(DOB[31:16]),
        .add_reg_reg_0(add_reg_reg_0),
        .add_reg_reg_1(add_reg_reg),
        .add_reg_reg_2(add_reg_reg_6),
        .btnDreg(btnDreg),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .en_reg(en_reg),
        .line_err(out52),
        .sub_reg_reg_0(sub_reg_reg),
        .y_delay_2(y_delay_2));
  linecalc_9 inst_linecalc6
       (.A({sub_reg_reg_9[2],A[4:0]}),
        .B(B),
        .CEC(CEC),
        .DOA(DOA[31:16]),
        .DOB(DOB[31:16]),
        .add_reg_reg_0(add_reg_reg_0),
        .add_reg_reg_1(add_reg_reg),
        .add_reg_reg_2(add_reg_reg_7),
        .btnDreg(btnDreg),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .en_reg(en_reg),
        .line_err(out61),
        .sub_reg_reg_0(sub_reg_reg_9[1:0]),
        .y_delay_2(y_delay_2));
  linecalc_10 inst_linecalc6_2
       (.A({sub_reg_reg_10[2],sub_reg_reg_0[4:0]}),
        .CEC(CEC),
        .DOB(DOB[31:16]),
        .add_reg_reg_0(add_reg_reg_0),
        .add_reg_reg_1(add_reg_reg),
        .add_reg_reg_2(add_reg_reg_7),
        .btnDreg(btnDreg),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .en_reg(en_reg),
        .line_err(out62),
        .sub_reg_reg_0(sub_reg_reg),
        .sub_reg_reg_1(sub_reg_reg_10[1:0]),
        .y_delay_2(y_delay_2));
  linecalc_11 inst_linecalc7
       (.A({sub_reg_reg_11,sub_reg_reg_9[2],A[4:0]}),
        .B(B),
        .CEC(CEC),
        .DOA(DOA[31:16]),
        .add_reg_reg_0(add_reg_reg),
        .add_reg_reg_1(add_reg_reg_8),
        .btnDreg(btnDreg),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .en_reg(en_reg),
        .line_err(out71),
        .m0(m0),
        .y_delay_2(y_delay_2));
  linecalc_12 inst_linecalc7_2
       (.A({sub_reg_reg_12,sub_reg_reg_10[2],sub_reg_reg_0[4:0]}),
        .CEC(CEC),
        .DOA(DOA[31:16]),
        .DOB(DOB[31:16]),
        .add_reg_reg_0(add_reg_reg),
        .add_reg_reg_1(add_reg_reg_8),
        .btnDreg(btnDreg),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .en_reg(en_reg),
        .line_err(out72),
        .m0(m0),
        .sub_reg_reg_0(sub_reg_reg),
        .y_delay_2(y_delay_2));
  linecalc_13 inst_linecalc8
       (.A({sub_reg_reg_1[0],sub_reg_reg_13,A[4:0]}),
        .B(B),
        .CEC(CEC),
        .DOA(DOA[31:16]),
        .DOB(DOB[31:16]),
        .add_reg_reg_0(add_reg_reg),
        .add_reg_reg_1(add_reg_reg_9),
        .btnDreg(btnDreg),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .en_reg(en_reg),
        .line_err(out81),
        .m0(m0),
        .y_delay_2(y_delay_2));
  linecalc_14 inst_linecalc8_2
       (.A({sub_reg_reg_2[0],sub_reg_reg_14,sub_reg_reg_0[4:0]}),
        .CEC(CEC),
        .DOB(DOB[31:16]),
        .add_reg_reg_0(add_reg_reg),
        .add_reg_reg_1(add_reg_reg_9),
        .btnDreg(btnDreg),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .en_reg(en_reg),
        .line_err(out82),
        .m0(m0),
        .sub_reg_reg_0(sub_reg_reg),
        .y_delay_2(y_delay_2));
  LUT3 #(
    .INIT(8'h80)) 
    \led_OBUF[0]_inst_i_1 
       (.I0(p_0_in),
        .I1(\led_OBUF[1]_inst_i_2_n_0 ),
        .I2(\led_OBUF[3]_inst_i_3_n_0 ),
        .O(led_OBUF[0]));
  LUT3 #(
    .INIT(8'h20)) 
    \led_OBUF[1]_inst_i_1 
       (.I0(p_0_in),
        .I1(\led_OBUF[1]_inst_i_2_n_0 ),
        .I2(\led_OBUF[3]_inst_i_3_n_0 ),
        .O(led_OBUF[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[1]_inst_i_10 
       (.I0(do_out2_reg_reg[26]),
        .I1(do_out1_reg_reg[26]),
        .I2(do_out2_reg_reg[27]),
        .I3(do_out1_reg_reg[27]),
        .O(\led_OBUF[1]_inst_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[1]_inst_i_11 
       (.I0(do_out2_reg_reg[24]),
        .I1(do_out1_reg_reg[24]),
        .I2(do_out2_reg_reg[25]),
        .I3(do_out1_reg_reg[25]),
        .O(\led_OBUF[1]_inst_i_11_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \led_OBUF[1]_inst_i_12 
       (.CI(\led_OBUF[1]_inst_i_21_n_0 ),
        .CO({\led_OBUF[1]_inst_i_12_n_0 ,\NLW_led_OBUF[1]_inst_i_12_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\led_OBUF[1]_inst_i_22_n_0 ,\led_OBUF[1]_inst_i_23_n_0 ,\led_OBUF[1]_inst_i_24_n_0 ,\led_OBUF[1]_inst_i_25_n_0 }),
        .O(\NLW_led_OBUF[1]_inst_i_12_O_UNCONNECTED [3:0]),
        .S({\led_OBUF[1]_inst_i_26_n_0 ,\led_OBUF[1]_inst_i_27_n_0 ,\led_OBUF[1]_inst_i_28_n_0 ,\led_OBUF[1]_inst_i_29_n_0 }));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[1]_inst_i_13 
       (.I0(do_out2_reg_reg[22]),
        .I1(do_out1_reg_reg[22]),
        .I2(do_out1_reg_reg[23]),
        .I3(do_out2_reg_reg[23]),
        .O(\led_OBUF[1]_inst_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[1]_inst_i_14 
       (.I0(do_out2_reg_reg[20]),
        .I1(do_out1_reg_reg[20]),
        .I2(do_out1_reg_reg[21]),
        .I3(do_out2_reg_reg[21]),
        .O(\led_OBUF[1]_inst_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[1]_inst_i_15 
       (.I0(do_out2_reg_reg[18]),
        .I1(do_out1_reg_reg[18]),
        .I2(do_out1_reg_reg[19]),
        .I3(do_out2_reg_reg[19]),
        .O(\led_OBUF[1]_inst_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[1]_inst_i_16 
       (.I0(do_out2_reg_reg[16]),
        .I1(do_out1_reg_reg[16]),
        .I2(do_out1_reg_reg[17]),
        .I3(do_out2_reg_reg[17]),
        .O(\led_OBUF[1]_inst_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[1]_inst_i_17 
       (.I0(do_out2_reg_reg[22]),
        .I1(do_out1_reg_reg[22]),
        .I2(do_out2_reg_reg[23]),
        .I3(do_out1_reg_reg[23]),
        .O(\led_OBUF[1]_inst_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[1]_inst_i_18 
       (.I0(do_out2_reg_reg[20]),
        .I1(do_out1_reg_reg[20]),
        .I2(do_out2_reg_reg[21]),
        .I3(do_out1_reg_reg[21]),
        .O(\led_OBUF[1]_inst_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[1]_inst_i_19 
       (.I0(do_out2_reg_reg[18]),
        .I1(do_out1_reg_reg[18]),
        .I2(do_out2_reg_reg[19]),
        .I3(do_out1_reg_reg[19]),
        .O(\led_OBUF[1]_inst_i_19_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \led_OBUF[1]_inst_i_2 
       (.CI(\led_OBUF[1]_inst_i_3_n_0 ),
        .CO({\led_OBUF[1]_inst_i_2_n_0 ,\NLW_led_OBUF[1]_inst_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\led_OBUF[1]_inst_i_4_n_0 ,\led_OBUF[1]_inst_i_5_n_0 ,\led_OBUF[1]_inst_i_6_n_0 ,\led_OBUF[1]_inst_i_7_n_0 }),
        .O(\NLW_led_OBUF[1]_inst_i_2_O_UNCONNECTED [3:0]),
        .S({\led_OBUF[1]_inst_i_8_n_0 ,\led_OBUF[1]_inst_i_9_n_0 ,\led_OBUF[1]_inst_i_10_n_0 ,\led_OBUF[1]_inst_i_11_n_0 }));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[1]_inst_i_20 
       (.I0(do_out2_reg_reg[16]),
        .I1(do_out1_reg_reg[16]),
        .I2(do_out2_reg_reg[17]),
        .I3(do_out1_reg_reg[17]),
        .O(\led_OBUF[1]_inst_i_20_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \led_OBUF[1]_inst_i_21 
       (.CI(1'b0),
        .CO({\led_OBUF[1]_inst_i_21_n_0 ,\NLW_led_OBUF[1]_inst_i_21_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\led_OBUF[1]_inst_i_30_n_0 ,\led_OBUF[1]_inst_i_31_n_0 ,\led_OBUF[1]_inst_i_32_n_0 ,\led_OBUF[1]_inst_i_33_n_0 }),
        .O(\NLW_led_OBUF[1]_inst_i_21_O_UNCONNECTED [3:0]),
        .S({\led_OBUF[1]_inst_i_34_n_0 ,\led_OBUF[1]_inst_i_35_n_0 ,\led_OBUF[1]_inst_i_36_n_0 ,\led_OBUF[1]_inst_i_37_n_0 }));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[1]_inst_i_22 
       (.I0(do_out2_reg_reg[14]),
        .I1(do_out1_reg_reg[14]),
        .I2(do_out1_reg_reg[15]),
        .I3(do_out2_reg_reg[15]),
        .O(\led_OBUF[1]_inst_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[1]_inst_i_23 
       (.I0(do_out2_reg_reg[12]),
        .I1(do_out1_reg_reg[12]),
        .I2(do_out1_reg_reg[13]),
        .I3(do_out2_reg_reg[13]),
        .O(\led_OBUF[1]_inst_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[1]_inst_i_24 
       (.I0(do_out2_reg_reg[10]),
        .I1(do_out1_reg_reg[10]),
        .I2(do_out1_reg_reg[11]),
        .I3(do_out2_reg_reg[11]),
        .O(\led_OBUF[1]_inst_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[1]_inst_i_25 
       (.I0(do_out2_reg_reg[8]),
        .I1(do_out1_reg_reg[8]),
        .I2(do_out1_reg_reg[9]),
        .I3(do_out2_reg_reg[9]),
        .O(\led_OBUF[1]_inst_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[1]_inst_i_26 
       (.I0(do_out2_reg_reg[14]),
        .I1(do_out1_reg_reg[14]),
        .I2(do_out2_reg_reg[15]),
        .I3(do_out1_reg_reg[15]),
        .O(\led_OBUF[1]_inst_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[1]_inst_i_27 
       (.I0(do_out2_reg_reg[12]),
        .I1(do_out1_reg_reg[12]),
        .I2(do_out2_reg_reg[13]),
        .I3(do_out1_reg_reg[13]),
        .O(\led_OBUF[1]_inst_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[1]_inst_i_28 
       (.I0(do_out2_reg_reg[10]),
        .I1(do_out1_reg_reg[10]),
        .I2(do_out2_reg_reg[11]),
        .I3(do_out1_reg_reg[11]),
        .O(\led_OBUF[1]_inst_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[1]_inst_i_29 
       (.I0(do_out2_reg_reg[8]),
        .I1(do_out1_reg_reg[8]),
        .I2(do_out2_reg_reg[9]),
        .I3(do_out1_reg_reg[9]),
        .O(\led_OBUF[1]_inst_i_29_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \led_OBUF[1]_inst_i_3 
       (.CI(\led_OBUF[1]_inst_i_12_n_0 ),
        .CO({\led_OBUF[1]_inst_i_3_n_0 ,\NLW_led_OBUF[1]_inst_i_3_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\led_OBUF[1]_inst_i_13_n_0 ,\led_OBUF[1]_inst_i_14_n_0 ,\led_OBUF[1]_inst_i_15_n_0 ,\led_OBUF[1]_inst_i_16_n_0 }),
        .O(\NLW_led_OBUF[1]_inst_i_3_O_UNCONNECTED [3:0]),
        .S({\led_OBUF[1]_inst_i_17_n_0 ,\led_OBUF[1]_inst_i_18_n_0 ,\led_OBUF[1]_inst_i_19_n_0 ,\led_OBUF[1]_inst_i_20_n_0 }));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[1]_inst_i_30 
       (.I0(do_out2_reg_reg[6]),
        .I1(do_out1_reg_reg[6]),
        .I2(do_out1_reg_reg[7]),
        .I3(do_out2_reg_reg[7]),
        .O(\led_OBUF[1]_inst_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[1]_inst_i_31 
       (.I0(do_out2_reg_reg[4]),
        .I1(do_out1_reg_reg[4]),
        .I2(do_out1_reg_reg[5]),
        .I3(do_out2_reg_reg[5]),
        .O(\led_OBUF[1]_inst_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[1]_inst_i_32 
       (.I0(do_out2_reg_reg[2]),
        .I1(do_out1_reg_reg[2]),
        .I2(do_out1_reg_reg[3]),
        .I3(do_out2_reg_reg[3]),
        .O(\led_OBUF[1]_inst_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[1]_inst_i_33 
       (.I0(do_out2_reg_reg[0]),
        .I1(do_out1_reg_reg[0]),
        .I2(do_out1_reg_reg[1]),
        .I3(do_out2_reg_reg[1]),
        .O(\led_OBUF[1]_inst_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[1]_inst_i_34 
       (.I0(do_out2_reg_reg[6]),
        .I1(do_out1_reg_reg[6]),
        .I2(do_out2_reg_reg[7]),
        .I3(do_out1_reg_reg[7]),
        .O(\led_OBUF[1]_inst_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[1]_inst_i_35 
       (.I0(do_out2_reg_reg[4]),
        .I1(do_out1_reg_reg[4]),
        .I2(do_out2_reg_reg[5]),
        .I3(do_out1_reg_reg[5]),
        .O(\led_OBUF[1]_inst_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[1]_inst_i_36 
       (.I0(do_out2_reg_reg[2]),
        .I1(do_out1_reg_reg[2]),
        .I2(do_out2_reg_reg[3]),
        .I3(do_out1_reg_reg[3]),
        .O(\led_OBUF[1]_inst_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[1]_inst_i_37 
       (.I0(do_out2_reg_reg[0]),
        .I1(do_out1_reg_reg[0]),
        .I2(do_out2_reg_reg[1]),
        .I3(do_out1_reg_reg[1]),
        .O(\led_OBUF[1]_inst_i_37_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[1]_inst_i_4 
       (.I0(do_out2_reg_reg[30]),
        .I1(do_out1_reg_reg[30]),
        .I2(do_out1_reg_reg[31]),
        .I3(do_out2_reg_reg[31]),
        .O(\led_OBUF[1]_inst_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[1]_inst_i_5 
       (.I0(do_out2_reg_reg[28]),
        .I1(do_out1_reg_reg[28]),
        .I2(do_out1_reg_reg[29]),
        .I3(do_out2_reg_reg[29]),
        .O(\led_OBUF[1]_inst_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[1]_inst_i_6 
       (.I0(do_out2_reg_reg[26]),
        .I1(do_out1_reg_reg[26]),
        .I2(do_out1_reg_reg[27]),
        .I3(do_out2_reg_reg[27]),
        .O(\led_OBUF[1]_inst_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[1]_inst_i_7 
       (.I0(do_out2_reg_reg[24]),
        .I1(do_out1_reg_reg[24]),
        .I2(do_out1_reg_reg[25]),
        .I3(do_out2_reg_reg[25]),
        .O(\led_OBUF[1]_inst_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[1]_inst_i_8 
       (.I0(do_out2_reg_reg[30]),
        .I1(do_out1_reg_reg[30]),
        .I2(do_out2_reg_reg[31]),
        .I3(do_out1_reg_reg[31]),
        .O(\led_OBUF[1]_inst_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[1]_inst_i_9 
       (.I0(do_out2_reg_reg[28]),
        .I1(do_out1_reg_reg[28]),
        .I2(do_out2_reg_reg[29]),
        .I3(do_out1_reg_reg[29]),
        .O(\led_OBUF[1]_inst_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \led_OBUF[2]_inst_i_1 
       (.I0(p_0_in),
        .I1(\led_OBUF[3]_inst_i_3_n_0 ),
        .I2(\led_OBUF[3]_inst_i_2_n_0 ),
        .O(led_OBUF[2]));
  LUT3 #(
    .INIT(8'h02)) 
    \led_OBUF[3]_inst_i_1 
       (.I0(p_0_in),
        .I1(\led_OBUF[3]_inst_i_2_n_0 ),
        .I2(\led_OBUF[3]_inst_i_3_n_0 ),
        .O(led_OBUF[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[3]_inst_i_10 
       (.I0(do_out4_reg_reg[28]),
        .I1(do_out3_reg_reg[28]),
        .I2(do_out4_reg_reg[29]),
        .I3(do_out3_reg_reg[29]),
        .O(\led_OBUF[3]_inst_i_10_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \led_OBUF[3]_inst_i_100 
       (.I0(do_out1_reg_reg[12]),
        .I1(do_out2_reg_reg[12]),
        .I2(\led_OBUF[1]_inst_i_2_n_0 ),
        .O(semi1[12]));
  LUT3 #(
    .INIT(8'hAC)) 
    \led_OBUF[3]_inst_i_101 
       (.I0(do_out1_reg_reg[13]),
        .I1(do_out2_reg_reg[13]),
        .I2(\led_OBUF[1]_inst_i_2_n_0 ),
        .O(semi1[13]));
  LUT3 #(
    .INIT(8'hAC)) 
    \led_OBUF[3]_inst_i_102 
       (.I0(do_out1_reg_reg[10]),
        .I1(do_out2_reg_reg[10]),
        .I2(\led_OBUF[1]_inst_i_2_n_0 ),
        .O(semi1[10]));
  LUT3 #(
    .INIT(8'hAC)) 
    \led_OBUF[3]_inst_i_103 
       (.I0(do_out1_reg_reg[11]),
        .I1(do_out2_reg_reg[11]),
        .I2(\led_OBUF[1]_inst_i_2_n_0 ),
        .O(semi1[11]));
  LUT3 #(
    .INIT(8'hAC)) 
    \led_OBUF[3]_inst_i_104 
       (.I0(do_out1_reg_reg[8]),
        .I1(do_out2_reg_reg[8]),
        .I2(\led_OBUF[1]_inst_i_2_n_0 ),
        .O(semi1[8]));
  LUT3 #(
    .INIT(8'hAC)) 
    \led_OBUF[3]_inst_i_105 
       (.I0(do_out1_reg_reg[9]),
        .I1(do_out2_reg_reg[9]),
        .I2(\led_OBUF[1]_inst_i_2_n_0 ),
        .O(semi1[9]));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \led_OBUF[3]_inst_i_106 
       (.I0(\led_OBUF[1]_inst_i_2_n_0 ),
        .I1(do_out2_reg_reg[15]),
        .I2(do_out1_reg_reg[15]),
        .I3(\led_OBUF[3]_inst_i_2_n_0 ),
        .I4(do_out4_reg_reg[15]),
        .I5(do_out3_reg_reg[15]),
        .O(\led_OBUF[3]_inst_i_106_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \led_OBUF[3]_inst_i_107 
       (.I0(\led_OBUF[1]_inst_i_2_n_0 ),
        .I1(do_out2_reg_reg[13]),
        .I2(do_out1_reg_reg[13]),
        .I3(\led_OBUF[3]_inst_i_2_n_0 ),
        .I4(do_out4_reg_reg[13]),
        .I5(do_out3_reg_reg[13]),
        .O(\led_OBUF[3]_inst_i_107_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \led_OBUF[3]_inst_i_108 
       (.I0(\led_OBUF[1]_inst_i_2_n_0 ),
        .I1(do_out2_reg_reg[11]),
        .I2(do_out1_reg_reg[11]),
        .I3(\led_OBUF[3]_inst_i_2_n_0 ),
        .I4(do_out4_reg_reg[11]),
        .I5(do_out3_reg_reg[11]),
        .O(\led_OBUF[3]_inst_i_108_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \led_OBUF[3]_inst_i_109 
       (.I0(\led_OBUF[1]_inst_i_2_n_0 ),
        .I1(do_out2_reg_reg[9]),
        .I2(do_out1_reg_reg[9]),
        .I3(\led_OBUF[3]_inst_i_2_n_0 ),
        .I4(do_out4_reg_reg[9]),
        .I5(do_out3_reg_reg[9]),
        .O(\led_OBUF[3]_inst_i_109_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[3]_inst_i_11 
       (.I0(do_out4_reg_reg[26]),
        .I1(do_out3_reg_reg[26]),
        .I2(do_out4_reg_reg[27]),
        .I3(do_out3_reg_reg[27]),
        .O(\led_OBUF[3]_inst_i_11_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \led_OBUF[3]_inst_i_110 
       (.I0(do_out1_reg_reg[6]),
        .I1(do_out2_reg_reg[6]),
        .I2(\led_OBUF[1]_inst_i_2_n_0 ),
        .O(semi1[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    \led_OBUF[3]_inst_i_111 
       (.I0(do_out1_reg_reg[7]),
        .I1(do_out2_reg_reg[7]),
        .I2(\led_OBUF[1]_inst_i_2_n_0 ),
        .O(semi1[7]));
  LUT3 #(
    .INIT(8'hAC)) 
    \led_OBUF[3]_inst_i_112 
       (.I0(do_out1_reg_reg[4]),
        .I1(do_out2_reg_reg[4]),
        .I2(\led_OBUF[1]_inst_i_2_n_0 ),
        .O(semi1[4]));
  LUT3 #(
    .INIT(8'hAC)) 
    \led_OBUF[3]_inst_i_113 
       (.I0(do_out1_reg_reg[5]),
        .I1(do_out2_reg_reg[5]),
        .I2(\led_OBUF[1]_inst_i_2_n_0 ),
        .O(semi1[5]));
  LUT3 #(
    .INIT(8'hAC)) 
    \led_OBUF[3]_inst_i_114 
       (.I0(do_out1_reg_reg[2]),
        .I1(do_out2_reg_reg[2]),
        .I2(\led_OBUF[1]_inst_i_2_n_0 ),
        .O(semi1[2]));
  LUT3 #(
    .INIT(8'hAC)) 
    \led_OBUF[3]_inst_i_115 
       (.I0(do_out1_reg_reg[3]),
        .I1(do_out2_reg_reg[3]),
        .I2(\led_OBUF[1]_inst_i_2_n_0 ),
        .O(semi1[3]));
  LUT3 #(
    .INIT(8'hAC)) 
    \led_OBUF[3]_inst_i_116 
       (.I0(do_out1_reg_reg[0]),
        .I1(do_out2_reg_reg[0]),
        .I2(\led_OBUF[1]_inst_i_2_n_0 ),
        .O(semi1[0]));
  LUT3 #(
    .INIT(8'hAC)) 
    \led_OBUF[3]_inst_i_117 
       (.I0(do_out1_reg_reg[1]),
        .I1(do_out2_reg_reg[1]),
        .I2(\led_OBUF[1]_inst_i_2_n_0 ),
        .O(semi1[1]));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \led_OBUF[3]_inst_i_118 
       (.I0(\led_OBUF[1]_inst_i_2_n_0 ),
        .I1(do_out2_reg_reg[7]),
        .I2(do_out1_reg_reg[7]),
        .I3(\led_OBUF[3]_inst_i_2_n_0 ),
        .I4(do_out4_reg_reg[7]),
        .I5(do_out3_reg_reg[7]),
        .O(\led_OBUF[3]_inst_i_118_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \led_OBUF[3]_inst_i_119 
       (.I0(\led_OBUF[1]_inst_i_2_n_0 ),
        .I1(do_out2_reg_reg[5]),
        .I2(do_out1_reg_reg[5]),
        .I3(\led_OBUF[3]_inst_i_2_n_0 ),
        .I4(do_out4_reg_reg[5]),
        .I5(do_out3_reg_reg[5]),
        .O(\led_OBUF[3]_inst_i_119_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[3]_inst_i_12 
       (.I0(do_out4_reg_reg[24]),
        .I1(do_out3_reg_reg[24]),
        .I2(do_out4_reg_reg[25]),
        .I3(do_out3_reg_reg[25]),
        .O(\led_OBUF[3]_inst_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \led_OBUF[3]_inst_i_120 
       (.I0(\led_OBUF[1]_inst_i_2_n_0 ),
        .I1(do_out2_reg_reg[3]),
        .I2(do_out1_reg_reg[3]),
        .I3(\led_OBUF[3]_inst_i_2_n_0 ),
        .I4(do_out4_reg_reg[3]),
        .I5(do_out3_reg_reg[3]),
        .O(\led_OBUF[3]_inst_i_120_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \led_OBUF[3]_inst_i_121 
       (.I0(\led_OBUF[1]_inst_i_2_n_0 ),
        .I1(do_out2_reg_reg[1]),
        .I2(do_out1_reg_reg[1]),
        .I3(\led_OBUF[3]_inst_i_2_n_0 ),
        .I4(do_out4_reg_reg[1]),
        .I5(do_out3_reg_reg[1]),
        .O(\led_OBUF[3]_inst_i_121_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \led_OBUF[3]_inst_i_13 
       (.CI(\led_OBUF[3]_inst_i_31_n_0 ),
        .CO({\led_OBUF[3]_inst_i_13_n_0 ,\NLW_led_OBUF[3]_inst_i_13_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\led_OBUF[3]_inst_i_32_n_0 ,\led_OBUF[3]_inst_i_33_n_0 ,\led_OBUF[3]_inst_i_34_n_0 ,\led_OBUF[3]_inst_i_35_n_0 }),
        .O(\NLW_led_OBUF[3]_inst_i_13_O_UNCONNECTED [3:0]),
        .S({\led_OBUF[3]_inst_i_36_n_0 ,\led_OBUF[3]_inst_i_37_n_0 ,\led_OBUF[3]_inst_i_38_n_0 ,\led_OBUF[3]_inst_i_39_n_0 }));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \led_OBUF[3]_inst_i_14 
       (.I0(\led_OBUF[3]_inst_i_2_n_0 ),
        .I1(do_out4_reg_reg[30]),
        .I2(do_out3_reg_reg[30]),
        .I3(semi1[30]),
        .I4(semi1[31]),
        .I5(semi2[31]),
        .O(\led_OBUF[3]_inst_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \led_OBUF[3]_inst_i_15 
       (.I0(\led_OBUF[3]_inst_i_2_n_0 ),
        .I1(do_out4_reg_reg[28]),
        .I2(do_out3_reg_reg[28]),
        .I3(semi1[28]),
        .I4(semi1[29]),
        .I5(semi2[29]),
        .O(\led_OBUF[3]_inst_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \led_OBUF[3]_inst_i_16 
       (.I0(\led_OBUF[3]_inst_i_2_n_0 ),
        .I1(do_out4_reg_reg[26]),
        .I2(do_out3_reg_reg[26]),
        .I3(semi1[26]),
        .I4(semi1[27]),
        .I5(semi2[27]),
        .O(\led_OBUF[3]_inst_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \led_OBUF[3]_inst_i_17 
       (.I0(\led_OBUF[3]_inst_i_2_n_0 ),
        .I1(do_out4_reg_reg[24]),
        .I2(do_out3_reg_reg[24]),
        .I3(semi1[24]),
        .I4(semi1[25]),
        .I5(semi2[25]),
        .O(\led_OBUF[3]_inst_i_17_n_0 ));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \led_OBUF[3]_inst_i_18 
       (.I0(semi2[30]),
        .I1(do_out1_reg_reg[30]),
        .I2(do_out2_reg_reg[30]),
        .I3(\led_OBUF[1]_inst_i_2_n_0 ),
        .I4(\led_OBUF[3]_inst_i_48_n_0 ),
        .O(\led_OBUF[3]_inst_i_18_n_0 ));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \led_OBUF[3]_inst_i_19 
       (.I0(semi2[28]),
        .I1(do_out1_reg_reg[28]),
        .I2(do_out2_reg_reg[28]),
        .I3(\led_OBUF[1]_inst_i_2_n_0 ),
        .I4(\led_OBUF[3]_inst_i_49_n_0 ),
        .O(\led_OBUF[3]_inst_i_19_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \led_OBUF[3]_inst_i_2 
       (.CI(\led_OBUF[3]_inst_i_4_n_0 ),
        .CO({\led_OBUF[3]_inst_i_2_n_0 ,\NLW_led_OBUF[3]_inst_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\led_OBUF[3]_inst_i_5_n_0 ,\led_OBUF[3]_inst_i_6_n_0 ,\led_OBUF[3]_inst_i_7_n_0 ,\led_OBUF[3]_inst_i_8_n_0 }),
        .O(\NLW_led_OBUF[3]_inst_i_2_O_UNCONNECTED [3:0]),
        .S({\led_OBUF[3]_inst_i_9_n_0 ,\led_OBUF[3]_inst_i_10_n_0 ,\led_OBUF[3]_inst_i_11_n_0 ,\led_OBUF[3]_inst_i_12_n_0 }));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \led_OBUF[3]_inst_i_20 
       (.I0(semi2[26]),
        .I1(do_out1_reg_reg[26]),
        .I2(do_out2_reg_reg[26]),
        .I3(\led_OBUF[1]_inst_i_2_n_0 ),
        .I4(\led_OBUF[3]_inst_i_50_n_0 ),
        .O(\led_OBUF[3]_inst_i_20_n_0 ));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \led_OBUF[3]_inst_i_21 
       (.I0(semi2[24]),
        .I1(do_out1_reg_reg[24]),
        .I2(do_out2_reg_reg[24]),
        .I3(\led_OBUF[1]_inst_i_2_n_0 ),
        .I4(\led_OBUF[3]_inst_i_51_n_0 ),
        .O(\led_OBUF[3]_inst_i_21_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \led_OBUF[3]_inst_i_22 
       (.CI(\led_OBUF[3]_inst_i_52_n_0 ),
        .CO({\led_OBUF[3]_inst_i_22_n_0 ,\NLW_led_OBUF[3]_inst_i_22_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\led_OBUF[3]_inst_i_53_n_0 ,\led_OBUF[3]_inst_i_54_n_0 ,\led_OBUF[3]_inst_i_55_n_0 ,\led_OBUF[3]_inst_i_56_n_0 }),
        .O(\NLW_led_OBUF[3]_inst_i_22_O_UNCONNECTED [3:0]),
        .S({\led_OBUF[3]_inst_i_57_n_0 ,\led_OBUF[3]_inst_i_58_n_0 ,\led_OBUF[3]_inst_i_59_n_0 ,\led_OBUF[3]_inst_i_60_n_0 }));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[3]_inst_i_23 
       (.I0(do_out4_reg_reg[22]),
        .I1(do_out3_reg_reg[22]),
        .I2(do_out3_reg_reg[23]),
        .I3(do_out4_reg_reg[23]),
        .O(\led_OBUF[3]_inst_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[3]_inst_i_24 
       (.I0(do_out4_reg_reg[20]),
        .I1(do_out3_reg_reg[20]),
        .I2(do_out3_reg_reg[21]),
        .I3(do_out4_reg_reg[21]),
        .O(\led_OBUF[3]_inst_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[3]_inst_i_25 
       (.I0(do_out4_reg_reg[18]),
        .I1(do_out3_reg_reg[18]),
        .I2(do_out3_reg_reg[19]),
        .I3(do_out4_reg_reg[19]),
        .O(\led_OBUF[3]_inst_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[3]_inst_i_26 
       (.I0(do_out4_reg_reg[16]),
        .I1(do_out3_reg_reg[16]),
        .I2(do_out3_reg_reg[17]),
        .I3(do_out4_reg_reg[17]),
        .O(\led_OBUF[3]_inst_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[3]_inst_i_27 
       (.I0(do_out4_reg_reg[22]),
        .I1(do_out3_reg_reg[22]),
        .I2(do_out4_reg_reg[23]),
        .I3(do_out3_reg_reg[23]),
        .O(\led_OBUF[3]_inst_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[3]_inst_i_28 
       (.I0(do_out4_reg_reg[20]),
        .I1(do_out3_reg_reg[20]),
        .I2(do_out4_reg_reg[21]),
        .I3(do_out3_reg_reg[21]),
        .O(\led_OBUF[3]_inst_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[3]_inst_i_29 
       (.I0(do_out4_reg_reg[18]),
        .I1(do_out3_reg_reg[18]),
        .I2(do_out4_reg_reg[19]),
        .I3(do_out3_reg_reg[19]),
        .O(\led_OBUF[3]_inst_i_29_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \led_OBUF[3]_inst_i_3 
       (.CI(\led_OBUF[3]_inst_i_13_n_0 ),
        .CO({\led_OBUF[3]_inst_i_3_n_0 ,\NLW_led_OBUF[3]_inst_i_3_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\led_OBUF[3]_inst_i_14_n_0 ,\led_OBUF[3]_inst_i_15_n_0 ,\led_OBUF[3]_inst_i_16_n_0 ,\led_OBUF[3]_inst_i_17_n_0 }),
        .O(\NLW_led_OBUF[3]_inst_i_3_O_UNCONNECTED [3:0]),
        .S({\led_OBUF[3]_inst_i_18_n_0 ,\led_OBUF[3]_inst_i_19_n_0 ,\led_OBUF[3]_inst_i_20_n_0 ,\led_OBUF[3]_inst_i_21_n_0 }));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[3]_inst_i_30 
       (.I0(do_out4_reg_reg[16]),
        .I1(do_out3_reg_reg[16]),
        .I2(do_out4_reg_reg[17]),
        .I3(do_out3_reg_reg[17]),
        .O(\led_OBUF[3]_inst_i_30_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \led_OBUF[3]_inst_i_31 
       (.CI(\led_OBUF[3]_inst_i_61_n_0 ),
        .CO({\led_OBUF[3]_inst_i_31_n_0 ,\NLW_led_OBUF[3]_inst_i_31_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\led_OBUF[3]_inst_i_62_n_0 ,\led_OBUF[3]_inst_i_63_n_0 ,\led_OBUF[3]_inst_i_64_n_0 ,\led_OBUF[3]_inst_i_65_n_0 }),
        .O(\NLW_led_OBUF[3]_inst_i_31_O_UNCONNECTED [3:0]),
        .S({\led_OBUF[3]_inst_i_66_n_0 ,\led_OBUF[3]_inst_i_67_n_0 ,\led_OBUF[3]_inst_i_68_n_0 ,\led_OBUF[3]_inst_i_69_n_0 }));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \led_OBUF[3]_inst_i_32 
       (.I0(\led_OBUF[3]_inst_i_2_n_0 ),
        .I1(do_out4_reg_reg[22]),
        .I2(do_out3_reg_reg[22]),
        .I3(semi1[22]),
        .I4(semi1[23]),
        .I5(semi2[23]),
        .O(\led_OBUF[3]_inst_i_32_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \led_OBUF[3]_inst_i_33 
       (.I0(\led_OBUF[3]_inst_i_2_n_0 ),
        .I1(do_out4_reg_reg[20]),
        .I2(do_out3_reg_reg[20]),
        .I3(semi1[20]),
        .I4(semi1[21]),
        .I5(semi2[21]),
        .O(\led_OBUF[3]_inst_i_33_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \led_OBUF[3]_inst_i_34 
       (.I0(\led_OBUF[3]_inst_i_2_n_0 ),
        .I1(do_out4_reg_reg[18]),
        .I2(do_out3_reg_reg[18]),
        .I3(semi1[18]),
        .I4(semi1[19]),
        .I5(semi2[19]),
        .O(\led_OBUF[3]_inst_i_34_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \led_OBUF[3]_inst_i_35 
       (.I0(\led_OBUF[3]_inst_i_2_n_0 ),
        .I1(do_out4_reg_reg[16]),
        .I2(do_out3_reg_reg[16]),
        .I3(semi1[16]),
        .I4(semi1[17]),
        .I5(semi2[17]),
        .O(\led_OBUF[3]_inst_i_35_n_0 ));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \led_OBUF[3]_inst_i_36 
       (.I0(semi2[22]),
        .I1(do_out1_reg_reg[22]),
        .I2(do_out2_reg_reg[22]),
        .I3(\led_OBUF[1]_inst_i_2_n_0 ),
        .I4(\led_OBUF[3]_inst_i_78_n_0 ),
        .O(\led_OBUF[3]_inst_i_36_n_0 ));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \led_OBUF[3]_inst_i_37 
       (.I0(semi2[20]),
        .I1(do_out1_reg_reg[20]),
        .I2(do_out2_reg_reg[20]),
        .I3(\led_OBUF[1]_inst_i_2_n_0 ),
        .I4(\led_OBUF[3]_inst_i_79_n_0 ),
        .O(\led_OBUF[3]_inst_i_37_n_0 ));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \led_OBUF[3]_inst_i_38 
       (.I0(semi2[18]),
        .I1(do_out1_reg_reg[18]),
        .I2(do_out2_reg_reg[18]),
        .I3(\led_OBUF[1]_inst_i_2_n_0 ),
        .I4(\led_OBUF[3]_inst_i_80_n_0 ),
        .O(\led_OBUF[3]_inst_i_38_n_0 ));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \led_OBUF[3]_inst_i_39 
       (.I0(semi2[16]),
        .I1(do_out1_reg_reg[16]),
        .I2(do_out2_reg_reg[16]),
        .I3(\led_OBUF[1]_inst_i_2_n_0 ),
        .I4(\led_OBUF[3]_inst_i_81_n_0 ),
        .O(\led_OBUF[3]_inst_i_39_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \led_OBUF[3]_inst_i_4 
       (.CI(\led_OBUF[3]_inst_i_22_n_0 ),
        .CO({\led_OBUF[3]_inst_i_4_n_0 ,\NLW_led_OBUF[3]_inst_i_4_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\led_OBUF[3]_inst_i_23_n_0 ,\led_OBUF[3]_inst_i_24_n_0 ,\led_OBUF[3]_inst_i_25_n_0 ,\led_OBUF[3]_inst_i_26_n_0 }),
        .O(\NLW_led_OBUF[3]_inst_i_4_O_UNCONNECTED [3:0]),
        .S({\led_OBUF[3]_inst_i_27_n_0 ,\led_OBUF[3]_inst_i_28_n_0 ,\led_OBUF[3]_inst_i_29_n_0 ,\led_OBUF[3]_inst_i_30_n_0 }));
  LUT3 #(
    .INIT(8'hAC)) 
    \led_OBUF[3]_inst_i_40 
       (.I0(do_out1_reg_reg[30]),
        .I1(do_out2_reg_reg[30]),
        .I2(\led_OBUF[1]_inst_i_2_n_0 ),
        .O(semi1[30]));
  LUT3 #(
    .INIT(8'hAC)) 
    \led_OBUF[3]_inst_i_41 
       (.I0(do_out1_reg_reg[31]),
        .I1(do_out2_reg_reg[31]),
        .I2(\led_OBUF[1]_inst_i_2_n_0 ),
        .O(semi1[31]));
  LUT3 #(
    .INIT(8'hAC)) 
    \led_OBUF[3]_inst_i_42 
       (.I0(do_out1_reg_reg[28]),
        .I1(do_out2_reg_reg[28]),
        .I2(\led_OBUF[1]_inst_i_2_n_0 ),
        .O(semi1[28]));
  LUT3 #(
    .INIT(8'hAC)) 
    \led_OBUF[3]_inst_i_43 
       (.I0(do_out1_reg_reg[29]),
        .I1(do_out2_reg_reg[29]),
        .I2(\led_OBUF[1]_inst_i_2_n_0 ),
        .O(semi1[29]));
  LUT3 #(
    .INIT(8'hAC)) 
    \led_OBUF[3]_inst_i_44 
       (.I0(do_out1_reg_reg[26]),
        .I1(do_out2_reg_reg[26]),
        .I2(\led_OBUF[1]_inst_i_2_n_0 ),
        .O(semi1[26]));
  LUT3 #(
    .INIT(8'hAC)) 
    \led_OBUF[3]_inst_i_45 
       (.I0(do_out1_reg_reg[27]),
        .I1(do_out2_reg_reg[27]),
        .I2(\led_OBUF[1]_inst_i_2_n_0 ),
        .O(semi1[27]));
  LUT3 #(
    .INIT(8'hAC)) 
    \led_OBUF[3]_inst_i_46 
       (.I0(do_out1_reg_reg[24]),
        .I1(do_out2_reg_reg[24]),
        .I2(\led_OBUF[1]_inst_i_2_n_0 ),
        .O(semi1[24]));
  LUT3 #(
    .INIT(8'hAC)) 
    \led_OBUF[3]_inst_i_47 
       (.I0(do_out1_reg_reg[25]),
        .I1(do_out2_reg_reg[25]),
        .I2(\led_OBUF[1]_inst_i_2_n_0 ),
        .O(semi1[25]));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \led_OBUF[3]_inst_i_48 
       (.I0(\led_OBUF[1]_inst_i_2_n_0 ),
        .I1(do_out2_reg_reg[31]),
        .I2(do_out1_reg_reg[31]),
        .I3(\led_OBUF[3]_inst_i_2_n_0 ),
        .I4(do_out4_reg_reg[31]),
        .I5(do_out3_reg_reg[31]),
        .O(\led_OBUF[3]_inst_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \led_OBUF[3]_inst_i_49 
       (.I0(\led_OBUF[1]_inst_i_2_n_0 ),
        .I1(do_out2_reg_reg[29]),
        .I2(do_out1_reg_reg[29]),
        .I3(\led_OBUF[3]_inst_i_2_n_0 ),
        .I4(do_out4_reg_reg[29]),
        .I5(do_out3_reg_reg[29]),
        .O(\led_OBUF[3]_inst_i_49_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[3]_inst_i_5 
       (.I0(do_out4_reg_reg[30]),
        .I1(do_out3_reg_reg[30]),
        .I2(do_out3_reg_reg[31]),
        .I3(do_out4_reg_reg[31]),
        .O(\led_OBUF[3]_inst_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \led_OBUF[3]_inst_i_50 
       (.I0(\led_OBUF[1]_inst_i_2_n_0 ),
        .I1(do_out2_reg_reg[27]),
        .I2(do_out1_reg_reg[27]),
        .I3(\led_OBUF[3]_inst_i_2_n_0 ),
        .I4(do_out4_reg_reg[27]),
        .I5(do_out3_reg_reg[27]),
        .O(\led_OBUF[3]_inst_i_50_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \led_OBUF[3]_inst_i_51 
       (.I0(\led_OBUF[1]_inst_i_2_n_0 ),
        .I1(do_out2_reg_reg[25]),
        .I2(do_out1_reg_reg[25]),
        .I3(\led_OBUF[3]_inst_i_2_n_0 ),
        .I4(do_out4_reg_reg[25]),
        .I5(do_out3_reg_reg[25]),
        .O(\led_OBUF[3]_inst_i_51_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \led_OBUF[3]_inst_i_52 
       (.CI(1'b0),
        .CO({\led_OBUF[3]_inst_i_52_n_0 ,\NLW_led_OBUF[3]_inst_i_52_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\led_OBUF[3]_inst_i_82_n_0 ,\led_OBUF[3]_inst_i_83_n_0 ,\led_OBUF[3]_inst_i_84_n_0 ,\led_OBUF[3]_inst_i_85_n_0 }),
        .O(\NLW_led_OBUF[3]_inst_i_52_O_UNCONNECTED [3:0]),
        .S({\led_OBUF[3]_inst_i_86_n_0 ,\led_OBUF[3]_inst_i_87_n_0 ,\led_OBUF[3]_inst_i_88_n_0 ,\led_OBUF[3]_inst_i_89_n_0 }));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[3]_inst_i_53 
       (.I0(do_out4_reg_reg[14]),
        .I1(do_out3_reg_reg[14]),
        .I2(do_out3_reg_reg[15]),
        .I3(do_out4_reg_reg[15]),
        .O(\led_OBUF[3]_inst_i_53_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[3]_inst_i_54 
       (.I0(do_out4_reg_reg[12]),
        .I1(do_out3_reg_reg[12]),
        .I2(do_out3_reg_reg[13]),
        .I3(do_out4_reg_reg[13]),
        .O(\led_OBUF[3]_inst_i_54_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[3]_inst_i_55 
       (.I0(do_out4_reg_reg[10]),
        .I1(do_out3_reg_reg[10]),
        .I2(do_out3_reg_reg[11]),
        .I3(do_out4_reg_reg[11]),
        .O(\led_OBUF[3]_inst_i_55_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[3]_inst_i_56 
       (.I0(do_out4_reg_reg[8]),
        .I1(do_out3_reg_reg[8]),
        .I2(do_out3_reg_reg[9]),
        .I3(do_out4_reg_reg[9]),
        .O(\led_OBUF[3]_inst_i_56_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[3]_inst_i_57 
       (.I0(do_out4_reg_reg[14]),
        .I1(do_out3_reg_reg[14]),
        .I2(do_out4_reg_reg[15]),
        .I3(do_out3_reg_reg[15]),
        .O(\led_OBUF[3]_inst_i_57_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[3]_inst_i_58 
       (.I0(do_out4_reg_reg[12]),
        .I1(do_out3_reg_reg[12]),
        .I2(do_out4_reg_reg[13]),
        .I3(do_out3_reg_reg[13]),
        .O(\led_OBUF[3]_inst_i_58_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[3]_inst_i_59 
       (.I0(do_out4_reg_reg[10]),
        .I1(do_out3_reg_reg[10]),
        .I2(do_out4_reg_reg[11]),
        .I3(do_out3_reg_reg[11]),
        .O(\led_OBUF[3]_inst_i_59_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[3]_inst_i_6 
       (.I0(do_out4_reg_reg[28]),
        .I1(do_out3_reg_reg[28]),
        .I2(do_out3_reg_reg[29]),
        .I3(do_out4_reg_reg[29]),
        .O(\led_OBUF[3]_inst_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[3]_inst_i_60 
       (.I0(do_out4_reg_reg[8]),
        .I1(do_out3_reg_reg[8]),
        .I2(do_out4_reg_reg[9]),
        .I3(do_out3_reg_reg[9]),
        .O(\led_OBUF[3]_inst_i_60_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \led_OBUF[3]_inst_i_61 
       (.CI(1'b0),
        .CO({\led_OBUF[3]_inst_i_61_n_0 ,\NLW_led_OBUF[3]_inst_i_61_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\led_OBUF[3]_inst_i_90_n_0 ,\led_OBUF[3]_inst_i_91_n_0 ,\led_OBUF[3]_inst_i_92_n_0 ,\led_OBUF[3]_inst_i_93_n_0 }),
        .O(\NLW_led_OBUF[3]_inst_i_61_O_UNCONNECTED [3:0]),
        .S({\led_OBUF[3]_inst_i_94_n_0 ,\led_OBUF[3]_inst_i_95_n_0 ,\led_OBUF[3]_inst_i_96_n_0 ,\led_OBUF[3]_inst_i_97_n_0 }));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \led_OBUF[3]_inst_i_62 
       (.I0(\led_OBUF[3]_inst_i_2_n_0 ),
        .I1(do_out4_reg_reg[14]),
        .I2(do_out3_reg_reg[14]),
        .I3(semi1[14]),
        .I4(semi1[15]),
        .I5(semi2[15]),
        .O(\led_OBUF[3]_inst_i_62_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \led_OBUF[3]_inst_i_63 
       (.I0(\led_OBUF[3]_inst_i_2_n_0 ),
        .I1(do_out4_reg_reg[12]),
        .I2(do_out3_reg_reg[12]),
        .I3(semi1[12]),
        .I4(semi1[13]),
        .I5(semi2[13]),
        .O(\led_OBUF[3]_inst_i_63_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \led_OBUF[3]_inst_i_64 
       (.I0(\led_OBUF[3]_inst_i_2_n_0 ),
        .I1(do_out4_reg_reg[10]),
        .I2(do_out3_reg_reg[10]),
        .I3(semi1[10]),
        .I4(semi1[11]),
        .I5(semi2[11]),
        .O(\led_OBUF[3]_inst_i_64_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \led_OBUF[3]_inst_i_65 
       (.I0(\led_OBUF[3]_inst_i_2_n_0 ),
        .I1(do_out4_reg_reg[8]),
        .I2(do_out3_reg_reg[8]),
        .I3(semi1[8]),
        .I4(semi1[9]),
        .I5(semi2[9]),
        .O(\led_OBUF[3]_inst_i_65_n_0 ));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \led_OBUF[3]_inst_i_66 
       (.I0(semi2[14]),
        .I1(do_out1_reg_reg[14]),
        .I2(do_out2_reg_reg[14]),
        .I3(\led_OBUF[1]_inst_i_2_n_0 ),
        .I4(\led_OBUF[3]_inst_i_106_n_0 ),
        .O(\led_OBUF[3]_inst_i_66_n_0 ));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \led_OBUF[3]_inst_i_67 
       (.I0(semi2[12]),
        .I1(do_out1_reg_reg[12]),
        .I2(do_out2_reg_reg[12]),
        .I3(\led_OBUF[1]_inst_i_2_n_0 ),
        .I4(\led_OBUF[3]_inst_i_107_n_0 ),
        .O(\led_OBUF[3]_inst_i_67_n_0 ));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \led_OBUF[3]_inst_i_68 
       (.I0(semi2[10]),
        .I1(do_out1_reg_reg[10]),
        .I2(do_out2_reg_reg[10]),
        .I3(\led_OBUF[1]_inst_i_2_n_0 ),
        .I4(\led_OBUF[3]_inst_i_108_n_0 ),
        .O(\led_OBUF[3]_inst_i_68_n_0 ));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \led_OBUF[3]_inst_i_69 
       (.I0(semi2[8]),
        .I1(do_out1_reg_reg[8]),
        .I2(do_out2_reg_reg[8]),
        .I3(\led_OBUF[1]_inst_i_2_n_0 ),
        .I4(\led_OBUF[3]_inst_i_109_n_0 ),
        .O(\led_OBUF[3]_inst_i_69_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[3]_inst_i_7 
       (.I0(do_out4_reg_reg[26]),
        .I1(do_out3_reg_reg[26]),
        .I2(do_out3_reg_reg[27]),
        .I3(do_out4_reg_reg[27]),
        .O(\led_OBUF[3]_inst_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \led_OBUF[3]_inst_i_70 
       (.I0(do_out1_reg_reg[22]),
        .I1(do_out2_reg_reg[22]),
        .I2(\led_OBUF[1]_inst_i_2_n_0 ),
        .O(semi1[22]));
  LUT3 #(
    .INIT(8'hAC)) 
    \led_OBUF[3]_inst_i_71 
       (.I0(do_out1_reg_reg[23]),
        .I1(do_out2_reg_reg[23]),
        .I2(\led_OBUF[1]_inst_i_2_n_0 ),
        .O(semi1[23]));
  LUT3 #(
    .INIT(8'hAC)) 
    \led_OBUF[3]_inst_i_72 
       (.I0(do_out1_reg_reg[20]),
        .I1(do_out2_reg_reg[20]),
        .I2(\led_OBUF[1]_inst_i_2_n_0 ),
        .O(semi1[20]));
  LUT3 #(
    .INIT(8'hAC)) 
    \led_OBUF[3]_inst_i_73 
       (.I0(do_out1_reg_reg[21]),
        .I1(do_out2_reg_reg[21]),
        .I2(\led_OBUF[1]_inst_i_2_n_0 ),
        .O(semi1[21]));
  LUT3 #(
    .INIT(8'hAC)) 
    \led_OBUF[3]_inst_i_74 
       (.I0(do_out1_reg_reg[18]),
        .I1(do_out2_reg_reg[18]),
        .I2(\led_OBUF[1]_inst_i_2_n_0 ),
        .O(semi1[18]));
  LUT3 #(
    .INIT(8'hAC)) 
    \led_OBUF[3]_inst_i_75 
       (.I0(do_out1_reg_reg[19]),
        .I1(do_out2_reg_reg[19]),
        .I2(\led_OBUF[1]_inst_i_2_n_0 ),
        .O(semi1[19]));
  LUT3 #(
    .INIT(8'hAC)) 
    \led_OBUF[3]_inst_i_76 
       (.I0(do_out1_reg_reg[16]),
        .I1(do_out2_reg_reg[16]),
        .I2(\led_OBUF[1]_inst_i_2_n_0 ),
        .O(semi1[16]));
  LUT3 #(
    .INIT(8'hAC)) 
    \led_OBUF[3]_inst_i_77 
       (.I0(do_out1_reg_reg[17]),
        .I1(do_out2_reg_reg[17]),
        .I2(\led_OBUF[1]_inst_i_2_n_0 ),
        .O(semi1[17]));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \led_OBUF[3]_inst_i_78 
       (.I0(\led_OBUF[1]_inst_i_2_n_0 ),
        .I1(do_out2_reg_reg[23]),
        .I2(do_out1_reg_reg[23]),
        .I3(\led_OBUF[3]_inst_i_2_n_0 ),
        .I4(do_out4_reg_reg[23]),
        .I5(do_out3_reg_reg[23]),
        .O(\led_OBUF[3]_inst_i_78_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \led_OBUF[3]_inst_i_79 
       (.I0(\led_OBUF[1]_inst_i_2_n_0 ),
        .I1(do_out2_reg_reg[21]),
        .I2(do_out1_reg_reg[21]),
        .I3(\led_OBUF[3]_inst_i_2_n_0 ),
        .I4(do_out4_reg_reg[21]),
        .I5(do_out3_reg_reg[21]),
        .O(\led_OBUF[3]_inst_i_79_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[3]_inst_i_8 
       (.I0(do_out4_reg_reg[24]),
        .I1(do_out3_reg_reg[24]),
        .I2(do_out3_reg_reg[25]),
        .I3(do_out4_reg_reg[25]),
        .O(\led_OBUF[3]_inst_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \led_OBUF[3]_inst_i_80 
       (.I0(\led_OBUF[1]_inst_i_2_n_0 ),
        .I1(do_out2_reg_reg[19]),
        .I2(do_out1_reg_reg[19]),
        .I3(\led_OBUF[3]_inst_i_2_n_0 ),
        .I4(do_out4_reg_reg[19]),
        .I5(do_out3_reg_reg[19]),
        .O(\led_OBUF[3]_inst_i_80_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \led_OBUF[3]_inst_i_81 
       (.I0(\led_OBUF[1]_inst_i_2_n_0 ),
        .I1(do_out2_reg_reg[17]),
        .I2(do_out1_reg_reg[17]),
        .I3(\led_OBUF[3]_inst_i_2_n_0 ),
        .I4(do_out4_reg_reg[17]),
        .I5(do_out3_reg_reg[17]),
        .O(\led_OBUF[3]_inst_i_81_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[3]_inst_i_82 
       (.I0(do_out4_reg_reg[6]),
        .I1(do_out3_reg_reg[6]),
        .I2(do_out3_reg_reg[7]),
        .I3(do_out4_reg_reg[7]),
        .O(\led_OBUF[3]_inst_i_82_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[3]_inst_i_83 
       (.I0(do_out4_reg_reg[4]),
        .I1(do_out3_reg_reg[4]),
        .I2(do_out3_reg_reg[5]),
        .I3(do_out4_reg_reg[5]),
        .O(\led_OBUF[3]_inst_i_83_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[3]_inst_i_84 
       (.I0(do_out4_reg_reg[2]),
        .I1(do_out3_reg_reg[2]),
        .I2(do_out3_reg_reg[3]),
        .I3(do_out4_reg_reg[3]),
        .O(\led_OBUF[3]_inst_i_84_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[3]_inst_i_85 
       (.I0(do_out4_reg_reg[0]),
        .I1(do_out3_reg_reg[0]),
        .I2(do_out3_reg_reg[1]),
        .I3(do_out4_reg_reg[1]),
        .O(\led_OBUF[3]_inst_i_85_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[3]_inst_i_86 
       (.I0(do_out4_reg_reg[6]),
        .I1(do_out3_reg_reg[6]),
        .I2(do_out4_reg_reg[7]),
        .I3(do_out3_reg_reg[7]),
        .O(\led_OBUF[3]_inst_i_86_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[3]_inst_i_87 
       (.I0(do_out4_reg_reg[4]),
        .I1(do_out3_reg_reg[4]),
        .I2(do_out4_reg_reg[5]),
        .I3(do_out3_reg_reg[5]),
        .O(\led_OBUF[3]_inst_i_87_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[3]_inst_i_88 
       (.I0(do_out4_reg_reg[2]),
        .I1(do_out3_reg_reg[2]),
        .I2(do_out4_reg_reg[3]),
        .I3(do_out3_reg_reg[3]),
        .O(\led_OBUF[3]_inst_i_88_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[3]_inst_i_89 
       (.I0(do_out4_reg_reg[0]),
        .I1(do_out3_reg_reg[0]),
        .I2(do_out4_reg_reg[1]),
        .I3(do_out3_reg_reg[1]),
        .O(\led_OBUF[3]_inst_i_89_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[3]_inst_i_9 
       (.I0(do_out4_reg_reg[30]),
        .I1(do_out3_reg_reg[30]),
        .I2(do_out4_reg_reg[31]),
        .I3(do_out3_reg_reg[31]),
        .O(\led_OBUF[3]_inst_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \led_OBUF[3]_inst_i_90 
       (.I0(\led_OBUF[3]_inst_i_2_n_0 ),
        .I1(do_out4_reg_reg[6]),
        .I2(do_out3_reg_reg[6]),
        .I3(semi1[6]),
        .I4(semi1[7]),
        .I5(semi2[7]),
        .O(\led_OBUF[3]_inst_i_90_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \led_OBUF[3]_inst_i_91 
       (.I0(\led_OBUF[3]_inst_i_2_n_0 ),
        .I1(do_out4_reg_reg[4]),
        .I2(do_out3_reg_reg[4]),
        .I3(semi1[4]),
        .I4(semi1[5]),
        .I5(semi2[5]),
        .O(\led_OBUF[3]_inst_i_91_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \led_OBUF[3]_inst_i_92 
       (.I0(\led_OBUF[3]_inst_i_2_n_0 ),
        .I1(do_out4_reg_reg[2]),
        .I2(do_out3_reg_reg[2]),
        .I3(semi1[2]),
        .I4(semi1[3]),
        .I5(semi2[3]),
        .O(\led_OBUF[3]_inst_i_92_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \led_OBUF[3]_inst_i_93 
       (.I0(\led_OBUF[3]_inst_i_2_n_0 ),
        .I1(do_out4_reg_reg[0]),
        .I2(do_out3_reg_reg[0]),
        .I3(semi1[0]),
        .I4(semi1[1]),
        .I5(semi2[1]),
        .O(\led_OBUF[3]_inst_i_93_n_0 ));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \led_OBUF[3]_inst_i_94 
       (.I0(semi2[6]),
        .I1(do_out1_reg_reg[6]),
        .I2(do_out2_reg_reg[6]),
        .I3(\led_OBUF[1]_inst_i_2_n_0 ),
        .I4(\led_OBUF[3]_inst_i_118_n_0 ),
        .O(\led_OBUF[3]_inst_i_94_n_0 ));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \led_OBUF[3]_inst_i_95 
       (.I0(semi2[4]),
        .I1(do_out1_reg_reg[4]),
        .I2(do_out2_reg_reg[4]),
        .I3(\led_OBUF[1]_inst_i_2_n_0 ),
        .I4(\led_OBUF[3]_inst_i_119_n_0 ),
        .O(\led_OBUF[3]_inst_i_95_n_0 ));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \led_OBUF[3]_inst_i_96 
       (.I0(semi2[2]),
        .I1(do_out1_reg_reg[2]),
        .I2(do_out2_reg_reg[2]),
        .I3(\led_OBUF[1]_inst_i_2_n_0 ),
        .I4(\led_OBUF[3]_inst_i_120_n_0 ),
        .O(\led_OBUF[3]_inst_i_96_n_0 ));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \led_OBUF[3]_inst_i_97 
       (.I0(semi2[0]),
        .I1(do_out1_reg_reg[0]),
        .I2(do_out2_reg_reg[0]),
        .I3(\led_OBUF[1]_inst_i_2_n_0 ),
        .I4(\led_OBUF[3]_inst_i_121_n_0 ),
        .O(\led_OBUF[3]_inst_i_97_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \led_OBUF[3]_inst_i_98 
       (.I0(do_out1_reg_reg[14]),
        .I1(do_out2_reg_reg[14]),
        .I2(\led_OBUF[1]_inst_i_2_n_0 ),
        .O(semi1[14]));
  LUT3 #(
    .INIT(8'hAC)) 
    \led_OBUF[3]_inst_i_99 
       (.I0(do_out1_reg_reg[15]),
        .I1(do_out2_reg_reg[15]),
        .I2(\led_OBUF[1]_inst_i_2_n_0 ),
        .O(semi1[15]));
  LUT3 #(
    .INIT(8'h08)) 
    \led_OBUF[4]_inst_i_1 
       (.I0(\led_OBUF[5]_inst_i_2_n_0 ),
        .I1(\led_OBUF[7]_inst_i_3_n_0 ),
        .I2(p_0_in),
        .O(led_OBUF[4]));
  LUT3 #(
    .INIT(8'h04)) 
    \led_OBUF[5]_inst_i_1 
       (.I0(\led_OBUF[5]_inst_i_2_n_0 ),
        .I1(\led_OBUF[7]_inst_i_3_n_0 ),
        .I2(p_0_in),
        .O(led_OBUF[5]));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[5]_inst_i_10 
       (.I0(do_out6_reg_reg[26]),
        .I1(do_out5_reg_reg[26]),
        .I2(do_out6_reg_reg[27]),
        .I3(do_out5_reg_reg[27]),
        .O(\led_OBUF[5]_inst_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[5]_inst_i_11 
       (.I0(do_out6_reg_reg[24]),
        .I1(do_out5_reg_reg[24]),
        .I2(do_out6_reg_reg[25]),
        .I3(do_out5_reg_reg[25]),
        .O(\led_OBUF[5]_inst_i_11_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \led_OBUF[5]_inst_i_12 
       (.CI(\led_OBUF[5]_inst_i_21_n_0 ),
        .CO({\led_OBUF[5]_inst_i_12_n_0 ,\NLW_led_OBUF[5]_inst_i_12_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\led_OBUF[5]_inst_i_22_n_0 ,\led_OBUF[5]_inst_i_23_n_0 ,\led_OBUF[5]_inst_i_24_n_0 ,\led_OBUF[5]_inst_i_25_n_0 }),
        .O(\NLW_led_OBUF[5]_inst_i_12_O_UNCONNECTED [3:0]),
        .S({\led_OBUF[5]_inst_i_26_n_0 ,\led_OBUF[5]_inst_i_27_n_0 ,\led_OBUF[5]_inst_i_28_n_0 ,\led_OBUF[5]_inst_i_29_n_0 }));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[5]_inst_i_13 
       (.I0(do_out6_reg_reg[22]),
        .I1(do_out5_reg_reg[22]),
        .I2(do_out5_reg_reg[23]),
        .I3(do_out6_reg_reg[23]),
        .O(\led_OBUF[5]_inst_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[5]_inst_i_14 
       (.I0(do_out6_reg_reg[20]),
        .I1(do_out5_reg_reg[20]),
        .I2(do_out5_reg_reg[21]),
        .I3(do_out6_reg_reg[21]),
        .O(\led_OBUF[5]_inst_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[5]_inst_i_15 
       (.I0(do_out6_reg_reg[18]),
        .I1(do_out5_reg_reg[18]),
        .I2(do_out5_reg_reg[19]),
        .I3(do_out6_reg_reg[19]),
        .O(\led_OBUF[5]_inst_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[5]_inst_i_16 
       (.I0(do_out6_reg_reg[16]),
        .I1(do_out5_reg_reg[16]),
        .I2(do_out5_reg_reg[17]),
        .I3(do_out6_reg_reg[17]),
        .O(\led_OBUF[5]_inst_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[5]_inst_i_17 
       (.I0(do_out6_reg_reg[22]),
        .I1(do_out5_reg_reg[22]),
        .I2(do_out6_reg_reg[23]),
        .I3(do_out5_reg_reg[23]),
        .O(\led_OBUF[5]_inst_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[5]_inst_i_18 
       (.I0(do_out6_reg_reg[20]),
        .I1(do_out5_reg_reg[20]),
        .I2(do_out6_reg_reg[21]),
        .I3(do_out5_reg_reg[21]),
        .O(\led_OBUF[5]_inst_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[5]_inst_i_19 
       (.I0(do_out6_reg_reg[18]),
        .I1(do_out5_reg_reg[18]),
        .I2(do_out6_reg_reg[19]),
        .I3(do_out5_reg_reg[19]),
        .O(\led_OBUF[5]_inst_i_19_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \led_OBUF[5]_inst_i_2 
       (.CI(\led_OBUF[5]_inst_i_3_n_0 ),
        .CO({\led_OBUF[5]_inst_i_2_n_0 ,\NLW_led_OBUF[5]_inst_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\led_OBUF[5]_inst_i_4_n_0 ,\led_OBUF[5]_inst_i_5_n_0 ,\led_OBUF[5]_inst_i_6_n_0 ,\led_OBUF[5]_inst_i_7_n_0 }),
        .O(\NLW_led_OBUF[5]_inst_i_2_O_UNCONNECTED [3:0]),
        .S({\led_OBUF[5]_inst_i_8_n_0 ,\led_OBUF[5]_inst_i_9_n_0 ,\led_OBUF[5]_inst_i_10_n_0 ,\led_OBUF[5]_inst_i_11_n_0 }));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[5]_inst_i_20 
       (.I0(do_out6_reg_reg[16]),
        .I1(do_out5_reg_reg[16]),
        .I2(do_out6_reg_reg[17]),
        .I3(do_out5_reg_reg[17]),
        .O(\led_OBUF[5]_inst_i_20_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \led_OBUF[5]_inst_i_21 
       (.CI(1'b0),
        .CO({\led_OBUF[5]_inst_i_21_n_0 ,\NLW_led_OBUF[5]_inst_i_21_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\led_OBUF[5]_inst_i_30_n_0 ,\led_OBUF[5]_inst_i_31_n_0 ,\led_OBUF[5]_inst_i_32_n_0 ,\led_OBUF[5]_inst_i_33_n_0 }),
        .O(\NLW_led_OBUF[5]_inst_i_21_O_UNCONNECTED [3:0]),
        .S({\led_OBUF[5]_inst_i_34_n_0 ,\led_OBUF[5]_inst_i_35_n_0 ,\led_OBUF[5]_inst_i_36_n_0 ,\led_OBUF[5]_inst_i_37_n_0 }));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[5]_inst_i_22 
       (.I0(do_out6_reg_reg[14]),
        .I1(do_out5_reg_reg[14]),
        .I2(do_out5_reg_reg[15]),
        .I3(do_out6_reg_reg[15]),
        .O(\led_OBUF[5]_inst_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[5]_inst_i_23 
       (.I0(do_out6_reg_reg[12]),
        .I1(do_out5_reg_reg[12]),
        .I2(do_out5_reg_reg[13]),
        .I3(do_out6_reg_reg[13]),
        .O(\led_OBUF[5]_inst_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[5]_inst_i_24 
       (.I0(do_out6_reg_reg[10]),
        .I1(do_out5_reg_reg[10]),
        .I2(do_out5_reg_reg[11]),
        .I3(do_out6_reg_reg[11]),
        .O(\led_OBUF[5]_inst_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[5]_inst_i_25 
       (.I0(do_out6_reg_reg[8]),
        .I1(do_out5_reg_reg[8]),
        .I2(do_out5_reg_reg[9]),
        .I3(do_out6_reg_reg[9]),
        .O(\led_OBUF[5]_inst_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[5]_inst_i_26 
       (.I0(do_out6_reg_reg[14]),
        .I1(do_out5_reg_reg[14]),
        .I2(do_out6_reg_reg[15]),
        .I3(do_out5_reg_reg[15]),
        .O(\led_OBUF[5]_inst_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[5]_inst_i_27 
       (.I0(do_out6_reg_reg[12]),
        .I1(do_out5_reg_reg[12]),
        .I2(do_out6_reg_reg[13]),
        .I3(do_out5_reg_reg[13]),
        .O(\led_OBUF[5]_inst_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[5]_inst_i_28 
       (.I0(do_out6_reg_reg[10]),
        .I1(do_out5_reg_reg[10]),
        .I2(do_out6_reg_reg[11]),
        .I3(do_out5_reg_reg[11]),
        .O(\led_OBUF[5]_inst_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[5]_inst_i_29 
       (.I0(do_out6_reg_reg[8]),
        .I1(do_out5_reg_reg[8]),
        .I2(do_out6_reg_reg[9]),
        .I3(do_out5_reg_reg[9]),
        .O(\led_OBUF[5]_inst_i_29_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \led_OBUF[5]_inst_i_3 
       (.CI(\led_OBUF[5]_inst_i_12_n_0 ),
        .CO({\led_OBUF[5]_inst_i_3_n_0 ,\NLW_led_OBUF[5]_inst_i_3_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\led_OBUF[5]_inst_i_13_n_0 ,\led_OBUF[5]_inst_i_14_n_0 ,\led_OBUF[5]_inst_i_15_n_0 ,\led_OBUF[5]_inst_i_16_n_0 }),
        .O(\NLW_led_OBUF[5]_inst_i_3_O_UNCONNECTED [3:0]),
        .S({\led_OBUF[5]_inst_i_17_n_0 ,\led_OBUF[5]_inst_i_18_n_0 ,\led_OBUF[5]_inst_i_19_n_0 ,\led_OBUF[5]_inst_i_20_n_0 }));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[5]_inst_i_30 
       (.I0(do_out6_reg_reg[6]),
        .I1(do_out5_reg_reg[6]),
        .I2(do_out5_reg_reg[7]),
        .I3(do_out6_reg_reg[7]),
        .O(\led_OBUF[5]_inst_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[5]_inst_i_31 
       (.I0(do_out6_reg_reg[4]),
        .I1(do_out5_reg_reg[4]),
        .I2(do_out5_reg_reg[5]),
        .I3(do_out6_reg_reg[5]),
        .O(\led_OBUF[5]_inst_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[5]_inst_i_32 
       (.I0(do_out6_reg_reg[2]),
        .I1(do_out5_reg_reg[2]),
        .I2(do_out5_reg_reg[3]),
        .I3(do_out6_reg_reg[3]),
        .O(\led_OBUF[5]_inst_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[5]_inst_i_33 
       (.I0(do_out6_reg_reg[0]),
        .I1(do_out5_reg_reg[0]),
        .I2(do_out5_reg_reg[1]),
        .I3(do_out6_reg_reg[1]),
        .O(\led_OBUF[5]_inst_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[5]_inst_i_34 
       (.I0(do_out6_reg_reg[6]),
        .I1(do_out5_reg_reg[6]),
        .I2(do_out6_reg_reg[7]),
        .I3(do_out5_reg_reg[7]),
        .O(\led_OBUF[5]_inst_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[5]_inst_i_35 
       (.I0(do_out6_reg_reg[4]),
        .I1(do_out5_reg_reg[4]),
        .I2(do_out6_reg_reg[5]),
        .I3(do_out5_reg_reg[5]),
        .O(\led_OBUF[5]_inst_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[5]_inst_i_36 
       (.I0(do_out6_reg_reg[2]),
        .I1(do_out5_reg_reg[2]),
        .I2(do_out6_reg_reg[3]),
        .I3(do_out5_reg_reg[3]),
        .O(\led_OBUF[5]_inst_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[5]_inst_i_37 
       (.I0(do_out6_reg_reg[0]),
        .I1(do_out5_reg_reg[0]),
        .I2(do_out6_reg_reg[1]),
        .I3(do_out5_reg_reg[1]),
        .O(\led_OBUF[5]_inst_i_37_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[5]_inst_i_4 
       (.I0(do_out6_reg_reg[30]),
        .I1(do_out5_reg_reg[30]),
        .I2(do_out5_reg_reg[31]),
        .I3(do_out6_reg_reg[31]),
        .O(\led_OBUF[5]_inst_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[5]_inst_i_5 
       (.I0(do_out6_reg_reg[28]),
        .I1(do_out5_reg_reg[28]),
        .I2(do_out5_reg_reg[29]),
        .I3(do_out6_reg_reg[29]),
        .O(\led_OBUF[5]_inst_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[5]_inst_i_6 
       (.I0(do_out6_reg_reg[26]),
        .I1(do_out5_reg_reg[26]),
        .I2(do_out5_reg_reg[27]),
        .I3(do_out6_reg_reg[27]),
        .O(\led_OBUF[5]_inst_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[5]_inst_i_7 
       (.I0(do_out6_reg_reg[24]),
        .I1(do_out5_reg_reg[24]),
        .I2(do_out5_reg_reg[25]),
        .I3(do_out6_reg_reg[25]),
        .O(\led_OBUF[5]_inst_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[5]_inst_i_8 
       (.I0(do_out6_reg_reg[30]),
        .I1(do_out5_reg_reg[30]),
        .I2(do_out6_reg_reg[31]),
        .I3(do_out5_reg_reg[31]),
        .O(\led_OBUF[5]_inst_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[5]_inst_i_9 
       (.I0(do_out6_reg_reg[28]),
        .I1(do_out5_reg_reg[28]),
        .I2(do_out6_reg_reg[29]),
        .I3(do_out5_reg_reg[29]),
        .O(\led_OBUF[5]_inst_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \led_OBUF[6]_inst_i_1 
       (.I0(\led_OBUF[7]_inst_i_3_n_0 ),
        .I1(\led_OBUF[7]_inst_i_2_n_0 ),
        .I2(p_0_in),
        .O(led_OBUF[6]));
  LUT3 #(
    .INIT(8'h01)) 
    \led_OBUF[7]_inst_i_1 
       (.I0(\led_OBUF[7]_inst_i_2_n_0 ),
        .I1(\led_OBUF[7]_inst_i_3_n_0 ),
        .I2(p_0_in),
        .O(led_OBUF[7]));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[7]_inst_i_10 
       (.I0(do_out8_reg_reg[30]),
        .I1(do_out7_reg_reg[30]),
        .I2(do_out8_reg_reg[31]),
        .I3(do_out7_reg_reg[31]),
        .O(\led_OBUF[7]_inst_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \led_OBUF[7]_inst_i_100 
       (.I0(\led_OBUF[5]_inst_i_2_n_0 ),
        .I1(do_out6_reg_reg[17]),
        .I2(do_out5_reg_reg[17]),
        .I3(\led_OBUF[7]_inst_i_2_n_0 ),
        .I4(do_out8_reg_reg[17]),
        .I5(do_out7_reg_reg[17]),
        .O(\led_OBUF[7]_inst_i_100_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \led_OBUF[7]_inst_i_101 
       (.CI(1'b0),
        .CO({\led_OBUF[7]_inst_i_101_n_0 ,\NLW_led_OBUF[7]_inst_i_101_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\led_OBUF[7]_inst_i_138_n_0 ,\led_OBUF[7]_inst_i_139_n_0 ,\led_OBUF[7]_inst_i_140_n_0 ,\led_OBUF[7]_inst_i_141_n_0 }),
        .O(\NLW_led_OBUF[7]_inst_i_101_O_UNCONNECTED [3:0]),
        .S({\led_OBUF[7]_inst_i_142_n_0 ,\led_OBUF[7]_inst_i_143_n_0 ,\led_OBUF[7]_inst_i_144_n_0 ,\led_OBUF[7]_inst_i_145_n_0 }));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[7]_inst_i_102 
       (.I0(final2[14]),
        .I1(final1[14]),
        .I2(final1[15]),
        .I3(final2[15]),
        .O(\led_OBUF[7]_inst_i_102_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[7]_inst_i_103 
       (.I0(final2[12]),
        .I1(final1[12]),
        .I2(final1[13]),
        .I3(final2[13]),
        .O(\led_OBUF[7]_inst_i_103_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[7]_inst_i_104 
       (.I0(final2[10]),
        .I1(final1[10]),
        .I2(final1[11]),
        .I3(final2[11]),
        .O(\led_OBUF[7]_inst_i_104_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[7]_inst_i_105 
       (.I0(final2[8]),
        .I1(final1[8]),
        .I2(final1[9]),
        .I3(final2[9]),
        .O(\led_OBUF[7]_inst_i_105_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[7]_inst_i_106 
       (.I0(final2[14]),
        .I1(final1[14]),
        .I2(final2[15]),
        .I3(final1[15]),
        .O(\led_OBUF[7]_inst_i_106_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[7]_inst_i_107 
       (.I0(final2[12]),
        .I1(final1[12]),
        .I2(final2[13]),
        .I3(final1[13]),
        .O(\led_OBUF[7]_inst_i_107_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[7]_inst_i_108 
       (.I0(final2[10]),
        .I1(final1[10]),
        .I2(final2[11]),
        .I3(final1[11]),
        .O(\led_OBUF[7]_inst_i_108_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[7]_inst_i_109 
       (.I0(final2[8]),
        .I1(final1[8]),
        .I2(final2[9]),
        .I3(final1[9]),
        .O(\led_OBUF[7]_inst_i_109_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[7]_inst_i_11 
       (.I0(do_out8_reg_reg[28]),
        .I1(do_out7_reg_reg[28]),
        .I2(do_out8_reg_reg[29]),
        .I3(do_out7_reg_reg[29]),
        .O(\led_OBUF[7]_inst_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[7]_inst_i_110 
       (.I0(do_out8_reg_reg[6]),
        .I1(do_out7_reg_reg[6]),
        .I2(do_out7_reg_reg[7]),
        .I3(do_out8_reg_reg[7]),
        .O(\led_OBUF[7]_inst_i_110_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[7]_inst_i_111 
       (.I0(do_out8_reg_reg[4]),
        .I1(do_out7_reg_reg[4]),
        .I2(do_out7_reg_reg[5]),
        .I3(do_out8_reg_reg[5]),
        .O(\led_OBUF[7]_inst_i_111_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[7]_inst_i_112 
       (.I0(do_out8_reg_reg[2]),
        .I1(do_out7_reg_reg[2]),
        .I2(do_out7_reg_reg[3]),
        .I3(do_out8_reg_reg[3]),
        .O(\led_OBUF[7]_inst_i_112_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[7]_inst_i_113 
       (.I0(do_out8_reg_reg[0]),
        .I1(do_out7_reg_reg[0]),
        .I2(do_out7_reg_reg[1]),
        .I3(do_out8_reg_reg[1]),
        .O(\led_OBUF[7]_inst_i_113_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[7]_inst_i_114 
       (.I0(do_out8_reg_reg[6]),
        .I1(do_out7_reg_reg[6]),
        .I2(do_out8_reg_reg[7]),
        .I3(do_out7_reg_reg[7]),
        .O(\led_OBUF[7]_inst_i_114_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[7]_inst_i_115 
       (.I0(do_out8_reg_reg[4]),
        .I1(do_out7_reg_reg[4]),
        .I2(do_out8_reg_reg[5]),
        .I3(do_out7_reg_reg[5]),
        .O(\led_OBUF[7]_inst_i_115_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[7]_inst_i_116 
       (.I0(do_out8_reg_reg[2]),
        .I1(do_out7_reg_reg[2]),
        .I2(do_out8_reg_reg[3]),
        .I3(do_out7_reg_reg[3]),
        .O(\led_OBUF[7]_inst_i_116_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[7]_inst_i_117 
       (.I0(do_out8_reg_reg[0]),
        .I1(do_out7_reg_reg[0]),
        .I2(do_out8_reg_reg[1]),
        .I3(do_out7_reg_reg[1]),
        .O(\led_OBUF[7]_inst_i_117_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \led_OBUF[7]_inst_i_118 
       (.I0(\led_OBUF[7]_inst_i_2_n_0 ),
        .I1(do_out8_reg_reg[6]),
        .I2(do_out7_reg_reg[6]),
        .I3(semi3[6]),
        .I4(semi3[7]),
        .I5(semi4[7]),
        .O(\led_OBUF[7]_inst_i_118_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \led_OBUF[7]_inst_i_119 
       (.I0(\led_OBUF[7]_inst_i_2_n_0 ),
        .I1(do_out8_reg_reg[4]),
        .I2(do_out7_reg_reg[4]),
        .I3(semi3[4]),
        .I4(semi3[5]),
        .I5(semi4[5]),
        .O(\led_OBUF[7]_inst_i_119_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[7]_inst_i_12 
       (.I0(do_out8_reg_reg[26]),
        .I1(do_out7_reg_reg[26]),
        .I2(do_out8_reg_reg[27]),
        .I3(do_out7_reg_reg[27]),
        .O(\led_OBUF[7]_inst_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \led_OBUF[7]_inst_i_120 
       (.I0(\led_OBUF[7]_inst_i_2_n_0 ),
        .I1(do_out8_reg_reg[2]),
        .I2(do_out7_reg_reg[2]),
        .I3(semi3[2]),
        .I4(semi3[3]),
        .I5(semi4[3]),
        .O(\led_OBUF[7]_inst_i_120_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \led_OBUF[7]_inst_i_121 
       (.I0(\led_OBUF[7]_inst_i_2_n_0 ),
        .I1(do_out8_reg_reg[0]),
        .I2(do_out7_reg_reg[0]),
        .I3(semi3[0]),
        .I4(semi3[1]),
        .I5(semi4[1]),
        .O(\led_OBUF[7]_inst_i_121_n_0 ));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \led_OBUF[7]_inst_i_122 
       (.I0(semi4[6]),
        .I1(do_out5_reg_reg[6]),
        .I2(do_out6_reg_reg[6]),
        .I3(\led_OBUF[5]_inst_i_2_n_0 ),
        .I4(\led_OBUF[7]_inst_i_154_n_0 ),
        .O(\led_OBUF[7]_inst_i_122_n_0 ));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \led_OBUF[7]_inst_i_123 
       (.I0(semi4[4]),
        .I1(do_out5_reg_reg[4]),
        .I2(do_out6_reg_reg[4]),
        .I3(\led_OBUF[5]_inst_i_2_n_0 ),
        .I4(\led_OBUF[7]_inst_i_155_n_0 ),
        .O(\led_OBUF[7]_inst_i_123_n_0 ));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \led_OBUF[7]_inst_i_124 
       (.I0(semi4[2]),
        .I1(do_out5_reg_reg[2]),
        .I2(do_out6_reg_reg[2]),
        .I3(\led_OBUF[5]_inst_i_2_n_0 ),
        .I4(\led_OBUF[7]_inst_i_156_n_0 ),
        .O(\led_OBUF[7]_inst_i_124_n_0 ));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \led_OBUF[7]_inst_i_125 
       (.I0(semi4[0]),
        .I1(do_out5_reg_reg[0]),
        .I2(do_out6_reg_reg[0]),
        .I3(\led_OBUF[5]_inst_i_2_n_0 ),
        .I4(\led_OBUF[7]_inst_i_157_n_0 ),
        .O(\led_OBUF[7]_inst_i_125_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \led_OBUF[7]_inst_i_126 
       (.I0(do_out5_reg_reg[14]),
        .I1(do_out6_reg_reg[14]),
        .I2(\led_OBUF[5]_inst_i_2_n_0 ),
        .O(semi3[14]));
  LUT3 #(
    .INIT(8'hAC)) 
    \led_OBUF[7]_inst_i_127 
       (.I0(do_out5_reg_reg[15]),
        .I1(do_out6_reg_reg[15]),
        .I2(\led_OBUF[5]_inst_i_2_n_0 ),
        .O(semi3[15]));
  LUT3 #(
    .INIT(8'hAC)) 
    \led_OBUF[7]_inst_i_128 
       (.I0(do_out5_reg_reg[12]),
        .I1(do_out6_reg_reg[12]),
        .I2(\led_OBUF[5]_inst_i_2_n_0 ),
        .O(semi3[12]));
  LUT3 #(
    .INIT(8'hAC)) 
    \led_OBUF[7]_inst_i_129 
       (.I0(do_out5_reg_reg[13]),
        .I1(do_out6_reg_reg[13]),
        .I2(\led_OBUF[5]_inst_i_2_n_0 ),
        .O(semi3[13]));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[7]_inst_i_13 
       (.I0(do_out8_reg_reg[24]),
        .I1(do_out7_reg_reg[24]),
        .I2(do_out8_reg_reg[25]),
        .I3(do_out7_reg_reg[25]),
        .O(\led_OBUF[7]_inst_i_13_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \led_OBUF[7]_inst_i_130 
       (.I0(do_out5_reg_reg[10]),
        .I1(do_out6_reg_reg[10]),
        .I2(\led_OBUF[5]_inst_i_2_n_0 ),
        .O(semi3[10]));
  LUT3 #(
    .INIT(8'hAC)) 
    \led_OBUF[7]_inst_i_131 
       (.I0(do_out5_reg_reg[11]),
        .I1(do_out6_reg_reg[11]),
        .I2(\led_OBUF[5]_inst_i_2_n_0 ),
        .O(semi3[11]));
  LUT3 #(
    .INIT(8'hAC)) 
    \led_OBUF[7]_inst_i_132 
       (.I0(do_out5_reg_reg[8]),
        .I1(do_out6_reg_reg[8]),
        .I2(\led_OBUF[5]_inst_i_2_n_0 ),
        .O(semi3[8]));
  LUT3 #(
    .INIT(8'hAC)) 
    \led_OBUF[7]_inst_i_133 
       (.I0(do_out5_reg_reg[9]),
        .I1(do_out6_reg_reg[9]),
        .I2(\led_OBUF[5]_inst_i_2_n_0 ),
        .O(semi3[9]));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \led_OBUF[7]_inst_i_134 
       (.I0(\led_OBUF[5]_inst_i_2_n_0 ),
        .I1(do_out6_reg_reg[15]),
        .I2(do_out5_reg_reg[15]),
        .I3(\led_OBUF[7]_inst_i_2_n_0 ),
        .I4(do_out8_reg_reg[15]),
        .I5(do_out7_reg_reg[15]),
        .O(\led_OBUF[7]_inst_i_134_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \led_OBUF[7]_inst_i_135 
       (.I0(\led_OBUF[5]_inst_i_2_n_0 ),
        .I1(do_out6_reg_reg[13]),
        .I2(do_out5_reg_reg[13]),
        .I3(\led_OBUF[7]_inst_i_2_n_0 ),
        .I4(do_out8_reg_reg[13]),
        .I5(do_out7_reg_reg[13]),
        .O(\led_OBUF[7]_inst_i_135_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \led_OBUF[7]_inst_i_136 
       (.I0(\led_OBUF[5]_inst_i_2_n_0 ),
        .I1(do_out6_reg_reg[11]),
        .I2(do_out5_reg_reg[11]),
        .I3(\led_OBUF[7]_inst_i_2_n_0 ),
        .I4(do_out8_reg_reg[11]),
        .I5(do_out7_reg_reg[11]),
        .O(\led_OBUF[7]_inst_i_136_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \led_OBUF[7]_inst_i_137 
       (.I0(\led_OBUF[5]_inst_i_2_n_0 ),
        .I1(do_out6_reg_reg[9]),
        .I2(do_out5_reg_reg[9]),
        .I3(\led_OBUF[7]_inst_i_2_n_0 ),
        .I4(do_out8_reg_reg[9]),
        .I5(do_out7_reg_reg[9]),
        .O(\led_OBUF[7]_inst_i_137_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[7]_inst_i_138 
       (.I0(final2[6]),
        .I1(final1[6]),
        .I2(final1[7]),
        .I3(final2[7]),
        .O(\led_OBUF[7]_inst_i_138_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[7]_inst_i_139 
       (.I0(final2[4]),
        .I1(final1[4]),
        .I2(final1[5]),
        .I3(final2[5]),
        .O(\led_OBUF[7]_inst_i_139_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \led_OBUF[7]_inst_i_14 
       (.CI(\led_OBUF[7]_inst_i_41_n_0 ),
        .CO({\led_OBUF[7]_inst_i_14_n_0 ,\NLW_led_OBUF[7]_inst_i_14_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\led_OBUF[7]_inst_i_42_n_0 ,\led_OBUF[7]_inst_i_43_n_0 ,\led_OBUF[7]_inst_i_44_n_0 ,\led_OBUF[7]_inst_i_45_n_0 }),
        .O(\NLW_led_OBUF[7]_inst_i_14_O_UNCONNECTED [3:0]),
        .S({\led_OBUF[7]_inst_i_46_n_0 ,\led_OBUF[7]_inst_i_47_n_0 ,\led_OBUF[7]_inst_i_48_n_0 ,\led_OBUF[7]_inst_i_49_n_0 }));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[7]_inst_i_140 
       (.I0(final2[2]),
        .I1(final1[2]),
        .I2(final1[3]),
        .I3(final2[3]),
        .O(\led_OBUF[7]_inst_i_140_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[7]_inst_i_141 
       (.I0(final2[0]),
        .I1(final1[0]),
        .I2(final1[1]),
        .I3(final2[1]),
        .O(\led_OBUF[7]_inst_i_141_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[7]_inst_i_142 
       (.I0(final2[6]),
        .I1(final1[6]),
        .I2(final2[7]),
        .I3(final1[7]),
        .O(\led_OBUF[7]_inst_i_142_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[7]_inst_i_143 
       (.I0(final2[4]),
        .I1(final1[4]),
        .I2(final2[5]),
        .I3(final1[5]),
        .O(\led_OBUF[7]_inst_i_143_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[7]_inst_i_144 
       (.I0(final2[2]),
        .I1(final1[2]),
        .I2(final2[3]),
        .I3(final1[3]),
        .O(\led_OBUF[7]_inst_i_144_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[7]_inst_i_145 
       (.I0(final2[0]),
        .I1(final1[0]),
        .I2(final2[1]),
        .I3(final1[1]),
        .O(\led_OBUF[7]_inst_i_145_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \led_OBUF[7]_inst_i_146 
       (.I0(do_out5_reg_reg[6]),
        .I1(do_out6_reg_reg[6]),
        .I2(\led_OBUF[5]_inst_i_2_n_0 ),
        .O(semi3[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    \led_OBUF[7]_inst_i_147 
       (.I0(do_out5_reg_reg[7]),
        .I1(do_out6_reg_reg[7]),
        .I2(\led_OBUF[5]_inst_i_2_n_0 ),
        .O(semi3[7]));
  LUT3 #(
    .INIT(8'hAC)) 
    \led_OBUF[7]_inst_i_148 
       (.I0(do_out5_reg_reg[4]),
        .I1(do_out6_reg_reg[4]),
        .I2(\led_OBUF[5]_inst_i_2_n_0 ),
        .O(semi3[4]));
  LUT3 #(
    .INIT(8'hAC)) 
    \led_OBUF[7]_inst_i_149 
       (.I0(do_out5_reg_reg[5]),
        .I1(do_out6_reg_reg[5]),
        .I2(\led_OBUF[5]_inst_i_2_n_0 ),
        .O(semi3[5]));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \led_OBUF[7]_inst_i_15 
       (.I0(\led_OBUF[7]_inst_i_2_n_0 ),
        .I1(do_out8_reg_reg[30]),
        .I2(do_out7_reg_reg[30]),
        .I3(semi3[30]),
        .I4(semi3[31]),
        .I5(semi4[31]),
        .O(\led_OBUF[7]_inst_i_15_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \led_OBUF[7]_inst_i_150 
       (.I0(do_out5_reg_reg[2]),
        .I1(do_out6_reg_reg[2]),
        .I2(\led_OBUF[5]_inst_i_2_n_0 ),
        .O(semi3[2]));
  LUT3 #(
    .INIT(8'hAC)) 
    \led_OBUF[7]_inst_i_151 
       (.I0(do_out5_reg_reg[3]),
        .I1(do_out6_reg_reg[3]),
        .I2(\led_OBUF[5]_inst_i_2_n_0 ),
        .O(semi3[3]));
  LUT3 #(
    .INIT(8'hAC)) 
    \led_OBUF[7]_inst_i_152 
       (.I0(do_out5_reg_reg[0]),
        .I1(do_out6_reg_reg[0]),
        .I2(\led_OBUF[5]_inst_i_2_n_0 ),
        .O(semi3[0]));
  LUT3 #(
    .INIT(8'hAC)) 
    \led_OBUF[7]_inst_i_153 
       (.I0(do_out5_reg_reg[1]),
        .I1(do_out6_reg_reg[1]),
        .I2(\led_OBUF[5]_inst_i_2_n_0 ),
        .O(semi3[1]));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \led_OBUF[7]_inst_i_154 
       (.I0(\led_OBUF[5]_inst_i_2_n_0 ),
        .I1(do_out6_reg_reg[7]),
        .I2(do_out5_reg_reg[7]),
        .I3(\led_OBUF[7]_inst_i_2_n_0 ),
        .I4(do_out8_reg_reg[7]),
        .I5(do_out7_reg_reg[7]),
        .O(\led_OBUF[7]_inst_i_154_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \led_OBUF[7]_inst_i_155 
       (.I0(\led_OBUF[5]_inst_i_2_n_0 ),
        .I1(do_out6_reg_reg[5]),
        .I2(do_out5_reg_reg[5]),
        .I3(\led_OBUF[7]_inst_i_2_n_0 ),
        .I4(do_out8_reg_reg[5]),
        .I5(do_out7_reg_reg[5]),
        .O(\led_OBUF[7]_inst_i_155_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \led_OBUF[7]_inst_i_156 
       (.I0(\led_OBUF[5]_inst_i_2_n_0 ),
        .I1(do_out6_reg_reg[3]),
        .I2(do_out5_reg_reg[3]),
        .I3(\led_OBUF[7]_inst_i_2_n_0 ),
        .I4(do_out8_reg_reg[3]),
        .I5(do_out7_reg_reg[3]),
        .O(\led_OBUF[7]_inst_i_156_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \led_OBUF[7]_inst_i_157 
       (.I0(\led_OBUF[5]_inst_i_2_n_0 ),
        .I1(do_out6_reg_reg[1]),
        .I2(do_out5_reg_reg[1]),
        .I3(\led_OBUF[7]_inst_i_2_n_0 ),
        .I4(do_out8_reg_reg[1]),
        .I5(do_out7_reg_reg[1]),
        .O(\led_OBUF[7]_inst_i_157_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \led_OBUF[7]_inst_i_16 
       (.I0(\led_OBUF[7]_inst_i_2_n_0 ),
        .I1(do_out8_reg_reg[28]),
        .I2(do_out7_reg_reg[28]),
        .I3(semi3[28]),
        .I4(semi3[29]),
        .I5(semi4[29]),
        .O(\led_OBUF[7]_inst_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \led_OBUF[7]_inst_i_17 
       (.I0(\led_OBUF[7]_inst_i_2_n_0 ),
        .I1(do_out8_reg_reg[26]),
        .I2(do_out7_reg_reg[26]),
        .I3(semi3[26]),
        .I4(semi3[27]),
        .I5(semi4[27]),
        .O(\led_OBUF[7]_inst_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \led_OBUF[7]_inst_i_18 
       (.I0(\led_OBUF[7]_inst_i_2_n_0 ),
        .I1(do_out8_reg_reg[24]),
        .I2(do_out7_reg_reg[24]),
        .I3(semi3[24]),
        .I4(semi3[25]),
        .I5(semi4[25]),
        .O(\led_OBUF[7]_inst_i_18_n_0 ));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \led_OBUF[7]_inst_i_19 
       (.I0(semi4[30]),
        .I1(do_out5_reg_reg[30]),
        .I2(do_out6_reg_reg[30]),
        .I3(\led_OBUF[5]_inst_i_2_n_0 ),
        .I4(\led_OBUF[7]_inst_i_58_n_0 ),
        .O(\led_OBUF[7]_inst_i_19_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \led_OBUF[7]_inst_i_2 
       (.CI(\led_OBUF[7]_inst_i_5_n_0 ),
        .CO({\led_OBUF[7]_inst_i_2_n_0 ,\NLW_led_OBUF[7]_inst_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\led_OBUF[7]_inst_i_6_n_0 ,\led_OBUF[7]_inst_i_7_n_0 ,\led_OBUF[7]_inst_i_8_n_0 ,\led_OBUF[7]_inst_i_9_n_0 }),
        .O(\NLW_led_OBUF[7]_inst_i_2_O_UNCONNECTED [3:0]),
        .S({\led_OBUF[7]_inst_i_10_n_0 ,\led_OBUF[7]_inst_i_11_n_0 ,\led_OBUF[7]_inst_i_12_n_0 ,\led_OBUF[7]_inst_i_13_n_0 }));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \led_OBUF[7]_inst_i_20 
       (.I0(semi4[28]),
        .I1(do_out5_reg_reg[28]),
        .I2(do_out6_reg_reg[28]),
        .I3(\led_OBUF[5]_inst_i_2_n_0 ),
        .I4(\led_OBUF[7]_inst_i_59_n_0 ),
        .O(\led_OBUF[7]_inst_i_20_n_0 ));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \led_OBUF[7]_inst_i_21 
       (.I0(semi4[26]),
        .I1(do_out5_reg_reg[26]),
        .I2(do_out6_reg_reg[26]),
        .I3(\led_OBUF[5]_inst_i_2_n_0 ),
        .I4(\led_OBUF[7]_inst_i_60_n_0 ),
        .O(\led_OBUF[7]_inst_i_21_n_0 ));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \led_OBUF[7]_inst_i_22 
       (.I0(semi4[24]),
        .I1(do_out5_reg_reg[24]),
        .I2(do_out6_reg_reg[24]),
        .I3(\led_OBUF[5]_inst_i_2_n_0 ),
        .I4(\led_OBUF[7]_inst_i_61_n_0 ),
        .O(\led_OBUF[7]_inst_i_22_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \led_OBUF[7]_inst_i_23 
       (.CI(\led_OBUF[7]_inst_i_62_n_0 ),
        .CO({\led_OBUF[7]_inst_i_23_n_0 ,\NLW_led_OBUF[7]_inst_i_23_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\led_OBUF[7]_inst_i_63_n_0 ,\led_OBUF[7]_inst_i_64_n_0 ,\led_OBUF[7]_inst_i_65_n_0 ,\led_OBUF[7]_inst_i_66_n_0 }),
        .O(\NLW_led_OBUF[7]_inst_i_23_O_UNCONNECTED [3:0]),
        .S({\led_OBUF[7]_inst_i_67_n_0 ,\led_OBUF[7]_inst_i_68_n_0 ,\led_OBUF[7]_inst_i_69_n_0 ,\led_OBUF[7]_inst_i_70_n_0 }));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[7]_inst_i_24 
       (.I0(final2[30]),
        .I1(final1[30]),
        .I2(final1[31]),
        .I3(final2[31]),
        .O(\led_OBUF[7]_inst_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[7]_inst_i_25 
       (.I0(final2[28]),
        .I1(final1[28]),
        .I2(final1[29]),
        .I3(final2[29]),
        .O(\led_OBUF[7]_inst_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[7]_inst_i_26 
       (.I0(final2[26]),
        .I1(final1[26]),
        .I2(final1[27]),
        .I3(final2[27]),
        .O(\led_OBUF[7]_inst_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[7]_inst_i_27 
       (.I0(final2[24]),
        .I1(final1[24]),
        .I2(final1[25]),
        .I3(final2[25]),
        .O(\led_OBUF[7]_inst_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[7]_inst_i_28 
       (.I0(final2[30]),
        .I1(final1[30]),
        .I2(final2[31]),
        .I3(final1[31]),
        .O(\led_OBUF[7]_inst_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[7]_inst_i_29 
       (.I0(final2[28]),
        .I1(final1[28]),
        .I2(final2[29]),
        .I3(final1[29]),
        .O(\led_OBUF[7]_inst_i_29_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \led_OBUF[7]_inst_i_3 
       (.CI(\led_OBUF[7]_inst_i_14_n_0 ),
        .CO({\led_OBUF[7]_inst_i_3_n_0 ,\NLW_led_OBUF[7]_inst_i_3_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\led_OBUF[7]_inst_i_15_n_0 ,\led_OBUF[7]_inst_i_16_n_0 ,\led_OBUF[7]_inst_i_17_n_0 ,\led_OBUF[7]_inst_i_18_n_0 }),
        .O(\NLW_led_OBUF[7]_inst_i_3_O_UNCONNECTED [3:0]),
        .S({\led_OBUF[7]_inst_i_19_n_0 ,\led_OBUF[7]_inst_i_20_n_0 ,\led_OBUF[7]_inst_i_21_n_0 ,\led_OBUF[7]_inst_i_22_n_0 }));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[7]_inst_i_30 
       (.I0(final2[26]),
        .I1(final1[26]),
        .I2(final2[27]),
        .I3(final1[27]),
        .O(\led_OBUF[7]_inst_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[7]_inst_i_31 
       (.I0(final2[24]),
        .I1(final1[24]),
        .I2(final2[25]),
        .I3(final1[25]),
        .O(\led_OBUF[7]_inst_i_31_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \led_OBUF[7]_inst_i_32 
       (.CI(\led_OBUF[7]_inst_i_71_n_0 ),
        .CO({\led_OBUF[7]_inst_i_32_n_0 ,\NLW_led_OBUF[7]_inst_i_32_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\led_OBUF[7]_inst_i_72_n_0 ,\led_OBUF[7]_inst_i_73_n_0 ,\led_OBUF[7]_inst_i_74_n_0 ,\led_OBUF[7]_inst_i_75_n_0 }),
        .O(\NLW_led_OBUF[7]_inst_i_32_O_UNCONNECTED [3:0]),
        .S({\led_OBUF[7]_inst_i_76_n_0 ,\led_OBUF[7]_inst_i_77_n_0 ,\led_OBUF[7]_inst_i_78_n_0 ,\led_OBUF[7]_inst_i_79_n_0 }));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[7]_inst_i_33 
       (.I0(do_out8_reg_reg[22]),
        .I1(do_out7_reg_reg[22]),
        .I2(do_out7_reg_reg[23]),
        .I3(do_out8_reg_reg[23]),
        .O(\led_OBUF[7]_inst_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[7]_inst_i_34 
       (.I0(do_out8_reg_reg[20]),
        .I1(do_out7_reg_reg[20]),
        .I2(do_out7_reg_reg[21]),
        .I3(do_out8_reg_reg[21]),
        .O(\led_OBUF[7]_inst_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[7]_inst_i_35 
       (.I0(do_out8_reg_reg[18]),
        .I1(do_out7_reg_reg[18]),
        .I2(do_out7_reg_reg[19]),
        .I3(do_out8_reg_reg[19]),
        .O(\led_OBUF[7]_inst_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[7]_inst_i_36 
       (.I0(do_out8_reg_reg[16]),
        .I1(do_out7_reg_reg[16]),
        .I2(do_out7_reg_reg[17]),
        .I3(do_out8_reg_reg[17]),
        .O(\led_OBUF[7]_inst_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[7]_inst_i_37 
       (.I0(do_out8_reg_reg[22]),
        .I1(do_out7_reg_reg[22]),
        .I2(do_out8_reg_reg[23]),
        .I3(do_out7_reg_reg[23]),
        .O(\led_OBUF[7]_inst_i_37_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[7]_inst_i_38 
       (.I0(do_out8_reg_reg[20]),
        .I1(do_out7_reg_reg[20]),
        .I2(do_out8_reg_reg[21]),
        .I3(do_out7_reg_reg[21]),
        .O(\led_OBUF[7]_inst_i_38_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[7]_inst_i_39 
       (.I0(do_out8_reg_reg[18]),
        .I1(do_out7_reg_reg[18]),
        .I2(do_out8_reg_reg[19]),
        .I3(do_out7_reg_reg[19]),
        .O(\led_OBUF[7]_inst_i_39_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \led_OBUF[7]_inst_i_4 
       (.CI(\led_OBUF[7]_inst_i_23_n_0 ),
        .CO({p_0_in,\NLW_led_OBUF[7]_inst_i_4_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\led_OBUF[7]_inst_i_24_n_0 ,\led_OBUF[7]_inst_i_25_n_0 ,\led_OBUF[7]_inst_i_26_n_0 ,\led_OBUF[7]_inst_i_27_n_0 }),
        .O(\NLW_led_OBUF[7]_inst_i_4_O_UNCONNECTED [3:0]),
        .S({\led_OBUF[7]_inst_i_28_n_0 ,\led_OBUF[7]_inst_i_29_n_0 ,\led_OBUF[7]_inst_i_30_n_0 ,\led_OBUF[7]_inst_i_31_n_0 }));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[7]_inst_i_40 
       (.I0(do_out8_reg_reg[16]),
        .I1(do_out7_reg_reg[16]),
        .I2(do_out8_reg_reg[17]),
        .I3(do_out7_reg_reg[17]),
        .O(\led_OBUF[7]_inst_i_40_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \led_OBUF[7]_inst_i_41 
       (.CI(\led_OBUF[7]_inst_i_80_n_0 ),
        .CO({\led_OBUF[7]_inst_i_41_n_0 ,\NLW_led_OBUF[7]_inst_i_41_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\led_OBUF[7]_inst_i_81_n_0 ,\led_OBUF[7]_inst_i_82_n_0 ,\led_OBUF[7]_inst_i_83_n_0 ,\led_OBUF[7]_inst_i_84_n_0 }),
        .O(\NLW_led_OBUF[7]_inst_i_41_O_UNCONNECTED [3:0]),
        .S({\led_OBUF[7]_inst_i_85_n_0 ,\led_OBUF[7]_inst_i_86_n_0 ,\led_OBUF[7]_inst_i_87_n_0 ,\led_OBUF[7]_inst_i_88_n_0 }));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \led_OBUF[7]_inst_i_42 
       (.I0(\led_OBUF[7]_inst_i_2_n_0 ),
        .I1(do_out8_reg_reg[22]),
        .I2(do_out7_reg_reg[22]),
        .I3(semi3[22]),
        .I4(semi3[23]),
        .I5(semi4[23]),
        .O(\led_OBUF[7]_inst_i_42_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \led_OBUF[7]_inst_i_43 
       (.I0(\led_OBUF[7]_inst_i_2_n_0 ),
        .I1(do_out8_reg_reg[20]),
        .I2(do_out7_reg_reg[20]),
        .I3(semi3[20]),
        .I4(semi3[21]),
        .I5(semi4[21]),
        .O(\led_OBUF[7]_inst_i_43_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \led_OBUF[7]_inst_i_44 
       (.I0(\led_OBUF[7]_inst_i_2_n_0 ),
        .I1(do_out8_reg_reg[18]),
        .I2(do_out7_reg_reg[18]),
        .I3(semi3[18]),
        .I4(semi3[19]),
        .I5(semi4[19]),
        .O(\led_OBUF[7]_inst_i_44_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \led_OBUF[7]_inst_i_45 
       (.I0(\led_OBUF[7]_inst_i_2_n_0 ),
        .I1(do_out8_reg_reg[16]),
        .I2(do_out7_reg_reg[16]),
        .I3(semi3[16]),
        .I4(semi3[17]),
        .I5(semi4[17]),
        .O(\led_OBUF[7]_inst_i_45_n_0 ));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \led_OBUF[7]_inst_i_46 
       (.I0(semi4[22]),
        .I1(do_out5_reg_reg[22]),
        .I2(do_out6_reg_reg[22]),
        .I3(\led_OBUF[5]_inst_i_2_n_0 ),
        .I4(\led_OBUF[7]_inst_i_97_n_0 ),
        .O(\led_OBUF[7]_inst_i_46_n_0 ));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \led_OBUF[7]_inst_i_47 
       (.I0(semi4[20]),
        .I1(do_out5_reg_reg[20]),
        .I2(do_out6_reg_reg[20]),
        .I3(\led_OBUF[5]_inst_i_2_n_0 ),
        .I4(\led_OBUF[7]_inst_i_98_n_0 ),
        .O(\led_OBUF[7]_inst_i_47_n_0 ));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \led_OBUF[7]_inst_i_48 
       (.I0(semi4[18]),
        .I1(do_out5_reg_reg[18]),
        .I2(do_out6_reg_reg[18]),
        .I3(\led_OBUF[5]_inst_i_2_n_0 ),
        .I4(\led_OBUF[7]_inst_i_99_n_0 ),
        .O(\led_OBUF[7]_inst_i_48_n_0 ));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \led_OBUF[7]_inst_i_49 
       (.I0(semi4[16]),
        .I1(do_out5_reg_reg[16]),
        .I2(do_out6_reg_reg[16]),
        .I3(\led_OBUF[5]_inst_i_2_n_0 ),
        .I4(\led_OBUF[7]_inst_i_100_n_0 ),
        .O(\led_OBUF[7]_inst_i_49_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \led_OBUF[7]_inst_i_5 
       (.CI(\led_OBUF[7]_inst_i_32_n_0 ),
        .CO({\led_OBUF[7]_inst_i_5_n_0 ,\NLW_led_OBUF[7]_inst_i_5_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\led_OBUF[7]_inst_i_33_n_0 ,\led_OBUF[7]_inst_i_34_n_0 ,\led_OBUF[7]_inst_i_35_n_0 ,\led_OBUF[7]_inst_i_36_n_0 }),
        .O(\NLW_led_OBUF[7]_inst_i_5_O_UNCONNECTED [3:0]),
        .S({\led_OBUF[7]_inst_i_37_n_0 ,\led_OBUF[7]_inst_i_38_n_0 ,\led_OBUF[7]_inst_i_39_n_0 ,\led_OBUF[7]_inst_i_40_n_0 }));
  LUT3 #(
    .INIT(8'hAC)) 
    \led_OBUF[7]_inst_i_50 
       (.I0(do_out5_reg_reg[30]),
        .I1(do_out6_reg_reg[30]),
        .I2(\led_OBUF[5]_inst_i_2_n_0 ),
        .O(semi3[30]));
  LUT3 #(
    .INIT(8'hAC)) 
    \led_OBUF[7]_inst_i_51 
       (.I0(do_out5_reg_reg[31]),
        .I1(do_out6_reg_reg[31]),
        .I2(\led_OBUF[5]_inst_i_2_n_0 ),
        .O(semi3[31]));
  LUT3 #(
    .INIT(8'hAC)) 
    \led_OBUF[7]_inst_i_52 
       (.I0(do_out5_reg_reg[28]),
        .I1(do_out6_reg_reg[28]),
        .I2(\led_OBUF[5]_inst_i_2_n_0 ),
        .O(semi3[28]));
  LUT3 #(
    .INIT(8'hAC)) 
    \led_OBUF[7]_inst_i_53 
       (.I0(do_out5_reg_reg[29]),
        .I1(do_out6_reg_reg[29]),
        .I2(\led_OBUF[5]_inst_i_2_n_0 ),
        .O(semi3[29]));
  LUT3 #(
    .INIT(8'hAC)) 
    \led_OBUF[7]_inst_i_54 
       (.I0(do_out5_reg_reg[26]),
        .I1(do_out6_reg_reg[26]),
        .I2(\led_OBUF[5]_inst_i_2_n_0 ),
        .O(semi3[26]));
  LUT3 #(
    .INIT(8'hAC)) 
    \led_OBUF[7]_inst_i_55 
       (.I0(do_out5_reg_reg[27]),
        .I1(do_out6_reg_reg[27]),
        .I2(\led_OBUF[5]_inst_i_2_n_0 ),
        .O(semi3[27]));
  LUT3 #(
    .INIT(8'hAC)) 
    \led_OBUF[7]_inst_i_56 
       (.I0(do_out5_reg_reg[24]),
        .I1(do_out6_reg_reg[24]),
        .I2(\led_OBUF[5]_inst_i_2_n_0 ),
        .O(semi3[24]));
  LUT3 #(
    .INIT(8'hAC)) 
    \led_OBUF[7]_inst_i_57 
       (.I0(do_out5_reg_reg[25]),
        .I1(do_out6_reg_reg[25]),
        .I2(\led_OBUF[5]_inst_i_2_n_0 ),
        .O(semi3[25]));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \led_OBUF[7]_inst_i_58 
       (.I0(\led_OBUF[5]_inst_i_2_n_0 ),
        .I1(do_out6_reg_reg[31]),
        .I2(do_out5_reg_reg[31]),
        .I3(\led_OBUF[7]_inst_i_2_n_0 ),
        .I4(do_out8_reg_reg[31]),
        .I5(do_out7_reg_reg[31]),
        .O(\led_OBUF[7]_inst_i_58_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \led_OBUF[7]_inst_i_59 
       (.I0(\led_OBUF[5]_inst_i_2_n_0 ),
        .I1(do_out6_reg_reg[29]),
        .I2(do_out5_reg_reg[29]),
        .I3(\led_OBUF[7]_inst_i_2_n_0 ),
        .I4(do_out8_reg_reg[29]),
        .I5(do_out7_reg_reg[29]),
        .O(\led_OBUF[7]_inst_i_59_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[7]_inst_i_6 
       (.I0(do_out8_reg_reg[30]),
        .I1(do_out7_reg_reg[30]),
        .I2(do_out7_reg_reg[31]),
        .I3(do_out8_reg_reg[31]),
        .O(\led_OBUF[7]_inst_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \led_OBUF[7]_inst_i_60 
       (.I0(\led_OBUF[5]_inst_i_2_n_0 ),
        .I1(do_out6_reg_reg[27]),
        .I2(do_out5_reg_reg[27]),
        .I3(\led_OBUF[7]_inst_i_2_n_0 ),
        .I4(do_out8_reg_reg[27]),
        .I5(do_out7_reg_reg[27]),
        .O(\led_OBUF[7]_inst_i_60_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \led_OBUF[7]_inst_i_61 
       (.I0(\led_OBUF[5]_inst_i_2_n_0 ),
        .I1(do_out6_reg_reg[25]),
        .I2(do_out5_reg_reg[25]),
        .I3(\led_OBUF[7]_inst_i_2_n_0 ),
        .I4(do_out8_reg_reg[25]),
        .I5(do_out7_reg_reg[25]),
        .O(\led_OBUF[7]_inst_i_61_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \led_OBUF[7]_inst_i_62 
       (.CI(\led_OBUF[7]_inst_i_101_n_0 ),
        .CO({\led_OBUF[7]_inst_i_62_n_0 ,\NLW_led_OBUF[7]_inst_i_62_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\led_OBUF[7]_inst_i_102_n_0 ,\led_OBUF[7]_inst_i_103_n_0 ,\led_OBUF[7]_inst_i_104_n_0 ,\led_OBUF[7]_inst_i_105_n_0 }),
        .O(\NLW_led_OBUF[7]_inst_i_62_O_UNCONNECTED [3:0]),
        .S({\led_OBUF[7]_inst_i_106_n_0 ,\led_OBUF[7]_inst_i_107_n_0 ,\led_OBUF[7]_inst_i_108_n_0 ,\led_OBUF[7]_inst_i_109_n_0 }));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[7]_inst_i_63 
       (.I0(final2[22]),
        .I1(final1[22]),
        .I2(final1[23]),
        .I3(final2[23]),
        .O(\led_OBUF[7]_inst_i_63_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[7]_inst_i_64 
       (.I0(final2[20]),
        .I1(final1[20]),
        .I2(final1[21]),
        .I3(final2[21]),
        .O(\led_OBUF[7]_inst_i_64_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[7]_inst_i_65 
       (.I0(final2[18]),
        .I1(final1[18]),
        .I2(final1[19]),
        .I3(final2[19]),
        .O(\led_OBUF[7]_inst_i_65_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[7]_inst_i_66 
       (.I0(final2[16]),
        .I1(final1[16]),
        .I2(final1[17]),
        .I3(final2[17]),
        .O(\led_OBUF[7]_inst_i_66_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[7]_inst_i_67 
       (.I0(final2[22]),
        .I1(final1[22]),
        .I2(final2[23]),
        .I3(final1[23]),
        .O(\led_OBUF[7]_inst_i_67_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[7]_inst_i_68 
       (.I0(final2[20]),
        .I1(final1[20]),
        .I2(final2[21]),
        .I3(final1[21]),
        .O(\led_OBUF[7]_inst_i_68_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[7]_inst_i_69 
       (.I0(final2[18]),
        .I1(final1[18]),
        .I2(final2[19]),
        .I3(final1[19]),
        .O(\led_OBUF[7]_inst_i_69_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[7]_inst_i_7 
       (.I0(do_out8_reg_reg[28]),
        .I1(do_out7_reg_reg[28]),
        .I2(do_out7_reg_reg[29]),
        .I3(do_out8_reg_reg[29]),
        .O(\led_OBUF[7]_inst_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[7]_inst_i_70 
       (.I0(final2[16]),
        .I1(final1[16]),
        .I2(final2[17]),
        .I3(final1[17]),
        .O(\led_OBUF[7]_inst_i_70_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \led_OBUF[7]_inst_i_71 
       (.CI(1'b0),
        .CO({\led_OBUF[7]_inst_i_71_n_0 ,\NLW_led_OBUF[7]_inst_i_71_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\led_OBUF[7]_inst_i_110_n_0 ,\led_OBUF[7]_inst_i_111_n_0 ,\led_OBUF[7]_inst_i_112_n_0 ,\led_OBUF[7]_inst_i_113_n_0 }),
        .O(\NLW_led_OBUF[7]_inst_i_71_O_UNCONNECTED [3:0]),
        .S({\led_OBUF[7]_inst_i_114_n_0 ,\led_OBUF[7]_inst_i_115_n_0 ,\led_OBUF[7]_inst_i_116_n_0 ,\led_OBUF[7]_inst_i_117_n_0 }));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[7]_inst_i_72 
       (.I0(do_out8_reg_reg[14]),
        .I1(do_out7_reg_reg[14]),
        .I2(do_out7_reg_reg[15]),
        .I3(do_out8_reg_reg[15]),
        .O(\led_OBUF[7]_inst_i_72_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[7]_inst_i_73 
       (.I0(do_out8_reg_reg[12]),
        .I1(do_out7_reg_reg[12]),
        .I2(do_out7_reg_reg[13]),
        .I3(do_out8_reg_reg[13]),
        .O(\led_OBUF[7]_inst_i_73_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[7]_inst_i_74 
       (.I0(do_out8_reg_reg[10]),
        .I1(do_out7_reg_reg[10]),
        .I2(do_out7_reg_reg[11]),
        .I3(do_out8_reg_reg[11]),
        .O(\led_OBUF[7]_inst_i_74_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[7]_inst_i_75 
       (.I0(do_out8_reg_reg[8]),
        .I1(do_out7_reg_reg[8]),
        .I2(do_out7_reg_reg[9]),
        .I3(do_out8_reg_reg[9]),
        .O(\led_OBUF[7]_inst_i_75_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[7]_inst_i_76 
       (.I0(do_out8_reg_reg[14]),
        .I1(do_out7_reg_reg[14]),
        .I2(do_out8_reg_reg[15]),
        .I3(do_out7_reg_reg[15]),
        .O(\led_OBUF[7]_inst_i_76_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[7]_inst_i_77 
       (.I0(do_out8_reg_reg[12]),
        .I1(do_out7_reg_reg[12]),
        .I2(do_out8_reg_reg[13]),
        .I3(do_out7_reg_reg[13]),
        .O(\led_OBUF[7]_inst_i_77_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[7]_inst_i_78 
       (.I0(do_out8_reg_reg[10]),
        .I1(do_out7_reg_reg[10]),
        .I2(do_out8_reg_reg[11]),
        .I3(do_out7_reg_reg[11]),
        .O(\led_OBUF[7]_inst_i_78_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[7]_inst_i_79 
       (.I0(do_out8_reg_reg[8]),
        .I1(do_out7_reg_reg[8]),
        .I2(do_out8_reg_reg[9]),
        .I3(do_out7_reg_reg[9]),
        .O(\led_OBUF[7]_inst_i_79_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[7]_inst_i_8 
       (.I0(do_out8_reg_reg[26]),
        .I1(do_out7_reg_reg[26]),
        .I2(do_out7_reg_reg[27]),
        .I3(do_out8_reg_reg[27]),
        .O(\led_OBUF[7]_inst_i_8_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \led_OBUF[7]_inst_i_80 
       (.CI(1'b0),
        .CO({\led_OBUF[7]_inst_i_80_n_0 ,\NLW_led_OBUF[7]_inst_i_80_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\led_OBUF[7]_inst_i_118_n_0 ,\led_OBUF[7]_inst_i_119_n_0 ,\led_OBUF[7]_inst_i_120_n_0 ,\led_OBUF[7]_inst_i_121_n_0 }),
        .O(\NLW_led_OBUF[7]_inst_i_80_O_UNCONNECTED [3:0]),
        .S({\led_OBUF[7]_inst_i_122_n_0 ,\led_OBUF[7]_inst_i_123_n_0 ,\led_OBUF[7]_inst_i_124_n_0 ,\led_OBUF[7]_inst_i_125_n_0 }));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \led_OBUF[7]_inst_i_81 
       (.I0(\led_OBUF[7]_inst_i_2_n_0 ),
        .I1(do_out8_reg_reg[14]),
        .I2(do_out7_reg_reg[14]),
        .I3(semi3[14]),
        .I4(semi3[15]),
        .I5(semi4[15]),
        .O(\led_OBUF[7]_inst_i_81_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \led_OBUF[7]_inst_i_82 
       (.I0(\led_OBUF[7]_inst_i_2_n_0 ),
        .I1(do_out8_reg_reg[12]),
        .I2(do_out7_reg_reg[12]),
        .I3(semi3[12]),
        .I4(semi3[13]),
        .I5(semi4[13]),
        .O(\led_OBUF[7]_inst_i_82_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \led_OBUF[7]_inst_i_83 
       (.I0(\led_OBUF[7]_inst_i_2_n_0 ),
        .I1(do_out8_reg_reg[10]),
        .I2(do_out7_reg_reg[10]),
        .I3(semi3[10]),
        .I4(semi3[11]),
        .I5(semi4[11]),
        .O(\led_OBUF[7]_inst_i_83_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \led_OBUF[7]_inst_i_84 
       (.I0(\led_OBUF[7]_inst_i_2_n_0 ),
        .I1(do_out8_reg_reg[8]),
        .I2(do_out7_reg_reg[8]),
        .I3(semi3[8]),
        .I4(semi3[9]),
        .I5(semi4[9]),
        .O(\led_OBUF[7]_inst_i_84_n_0 ));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \led_OBUF[7]_inst_i_85 
       (.I0(semi4[14]),
        .I1(do_out5_reg_reg[14]),
        .I2(do_out6_reg_reg[14]),
        .I3(\led_OBUF[5]_inst_i_2_n_0 ),
        .I4(\led_OBUF[7]_inst_i_134_n_0 ),
        .O(\led_OBUF[7]_inst_i_85_n_0 ));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \led_OBUF[7]_inst_i_86 
       (.I0(semi4[12]),
        .I1(do_out5_reg_reg[12]),
        .I2(do_out6_reg_reg[12]),
        .I3(\led_OBUF[5]_inst_i_2_n_0 ),
        .I4(\led_OBUF[7]_inst_i_135_n_0 ),
        .O(\led_OBUF[7]_inst_i_86_n_0 ));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \led_OBUF[7]_inst_i_87 
       (.I0(semi4[10]),
        .I1(do_out5_reg_reg[10]),
        .I2(do_out6_reg_reg[10]),
        .I3(\led_OBUF[5]_inst_i_2_n_0 ),
        .I4(\led_OBUF[7]_inst_i_136_n_0 ),
        .O(\led_OBUF[7]_inst_i_87_n_0 ));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \led_OBUF[7]_inst_i_88 
       (.I0(semi4[8]),
        .I1(do_out5_reg_reg[8]),
        .I2(do_out6_reg_reg[8]),
        .I3(\led_OBUF[5]_inst_i_2_n_0 ),
        .I4(\led_OBUF[7]_inst_i_137_n_0 ),
        .O(\led_OBUF[7]_inst_i_88_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \led_OBUF[7]_inst_i_89 
       (.I0(do_out5_reg_reg[22]),
        .I1(do_out6_reg_reg[22]),
        .I2(\led_OBUF[5]_inst_i_2_n_0 ),
        .O(semi3[22]));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[7]_inst_i_9 
       (.I0(do_out8_reg_reg[24]),
        .I1(do_out7_reg_reg[24]),
        .I2(do_out7_reg_reg[25]),
        .I3(do_out8_reg_reg[25]),
        .O(\led_OBUF[7]_inst_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \led_OBUF[7]_inst_i_90 
       (.I0(do_out5_reg_reg[23]),
        .I1(do_out6_reg_reg[23]),
        .I2(\led_OBUF[5]_inst_i_2_n_0 ),
        .O(semi3[23]));
  LUT3 #(
    .INIT(8'hAC)) 
    \led_OBUF[7]_inst_i_91 
       (.I0(do_out5_reg_reg[20]),
        .I1(do_out6_reg_reg[20]),
        .I2(\led_OBUF[5]_inst_i_2_n_0 ),
        .O(semi3[20]));
  LUT3 #(
    .INIT(8'hAC)) 
    \led_OBUF[7]_inst_i_92 
       (.I0(do_out5_reg_reg[21]),
        .I1(do_out6_reg_reg[21]),
        .I2(\led_OBUF[5]_inst_i_2_n_0 ),
        .O(semi3[21]));
  LUT3 #(
    .INIT(8'hAC)) 
    \led_OBUF[7]_inst_i_93 
       (.I0(do_out5_reg_reg[18]),
        .I1(do_out6_reg_reg[18]),
        .I2(\led_OBUF[5]_inst_i_2_n_0 ),
        .O(semi3[18]));
  LUT3 #(
    .INIT(8'hAC)) 
    \led_OBUF[7]_inst_i_94 
       (.I0(do_out5_reg_reg[19]),
        .I1(do_out6_reg_reg[19]),
        .I2(\led_OBUF[5]_inst_i_2_n_0 ),
        .O(semi3[19]));
  LUT3 #(
    .INIT(8'hAC)) 
    \led_OBUF[7]_inst_i_95 
       (.I0(do_out5_reg_reg[16]),
        .I1(do_out6_reg_reg[16]),
        .I2(\led_OBUF[5]_inst_i_2_n_0 ),
        .O(semi3[16]));
  LUT3 #(
    .INIT(8'hAC)) 
    \led_OBUF[7]_inst_i_96 
       (.I0(do_out5_reg_reg[17]),
        .I1(do_out6_reg_reg[17]),
        .I2(\led_OBUF[5]_inst_i_2_n_0 ),
        .O(semi3[17]));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \led_OBUF[7]_inst_i_97 
       (.I0(\led_OBUF[5]_inst_i_2_n_0 ),
        .I1(do_out6_reg_reg[23]),
        .I2(do_out5_reg_reg[23]),
        .I3(\led_OBUF[7]_inst_i_2_n_0 ),
        .I4(do_out8_reg_reg[23]),
        .I5(do_out7_reg_reg[23]),
        .O(\led_OBUF[7]_inst_i_97_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \led_OBUF[7]_inst_i_98 
       (.I0(\led_OBUF[5]_inst_i_2_n_0 ),
        .I1(do_out6_reg_reg[21]),
        .I2(do_out5_reg_reg[21]),
        .I3(\led_OBUF[7]_inst_i_2_n_0 ),
        .I4(do_out8_reg_reg[21]),
        .I5(do_out7_reg_reg[21]),
        .O(\led_OBUF[7]_inst_i_98_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \led_OBUF[7]_inst_i_99 
       (.I0(\led_OBUF[5]_inst_i_2_n_0 ),
        .I1(do_out6_reg_reg[19]),
        .I2(do_out5_reg_reg[19]),
        .I3(\led_OBUF[7]_inst_i_2_n_0 ),
        .I4(do_out8_reg_reg[19]),
        .I5(do_out7_reg_reg[19]),
        .O(\led_OBUF[7]_inst_i_99_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line1_reg[11]_i_2 
       (.I0(out11[15]),
        .I1(out12[15]),
        .O(\line1_reg[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line1_reg[11]_i_3 
       (.I0(out11[14]),
        .I1(out12[14]),
        .O(\line1_reg[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line1_reg[11]_i_4 
       (.I0(out11[13]),
        .I1(out12[13]),
        .O(\line1_reg[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line1_reg[11]_i_5 
       (.I0(out11[12]),
        .I1(out12[12]),
        .O(\line1_reg[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line1_reg[15]_i_2 
       (.I0(out11[19]),
        .I1(out12[19]),
        .O(\line1_reg[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line1_reg[15]_i_3 
       (.I0(out11[18]),
        .I1(out12[18]),
        .O(\line1_reg[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line1_reg[15]_i_4 
       (.I0(out11[17]),
        .I1(out12[17]),
        .O(\line1_reg[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line1_reg[15]_i_5 
       (.I0(out11[16]),
        .I1(out12[16]),
        .O(\line1_reg[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line1_reg[19]_i_2 
       (.I0(out11[23]),
        .I1(out12[23]),
        .O(\line1_reg[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line1_reg[19]_i_3 
       (.I0(out11[22]),
        .I1(out12[22]),
        .O(\line1_reg[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line1_reg[19]_i_4 
       (.I0(out11[21]),
        .I1(out12[21]),
        .O(\line1_reg[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line1_reg[19]_i_5 
       (.I0(out11[20]),
        .I1(out12[20]),
        .O(\line1_reg[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line1_reg[23]_i_2 
       (.I0(out11[27]),
        .I1(out12[27]),
        .O(\line1_reg[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line1_reg[23]_i_3 
       (.I0(out11[26]),
        .I1(out12[26]),
        .O(\line1_reg[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line1_reg[23]_i_4 
       (.I0(out11[25]),
        .I1(out12[25]),
        .O(\line1_reg[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line1_reg[23]_i_5 
       (.I0(out11[24]),
        .I1(out12[24]),
        .O(\line1_reg[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line1_reg[27]_i_2 
       (.I0(out11[31]),
        .I1(out12[31]),
        .O(\line1_reg[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line1_reg[27]_i_3 
       (.I0(out11[30]),
        .I1(out12[30]),
        .O(\line1_reg[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line1_reg[27]_i_4 
       (.I0(out11[29]),
        .I1(out12[29]),
        .O(\line1_reg[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line1_reg[27]_i_5 
       (.I0(out11[28]),
        .I1(out12[28]),
        .O(\line1_reg[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line1_reg[3]_i_2 
       (.I0(out11[7]),
        .I1(out12[7]),
        .O(\line1_reg[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line1_reg[3]_i_3 
       (.I0(out11[6]),
        .I1(out12[6]),
        .O(\line1_reg[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line1_reg[3]_i_4 
       (.I0(out11[5]),
        .I1(out12[5]),
        .O(\line1_reg[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line1_reg[3]_i_5 
       (.I0(out11[4]),
        .I1(out12[4]),
        .O(\line1_reg[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line1_reg[7]_i_2 
       (.I0(out11[11]),
        .I1(out12[11]),
        .O(\line1_reg[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line1_reg[7]_i_3 
       (.I0(out11[10]),
        .I1(out12[10]),
        .O(\line1_reg[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line1_reg[7]_i_4 
       (.I0(out11[9]),
        .I1(out12[9]),
        .O(\line1_reg[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line1_reg[7]_i_5 
       (.I0(out11[8]),
        .I1(out12[8]),
        .O(\line1_reg[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \line1_reg_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line1[0]),
        .Q(line1_reg[0]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line1_reg_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line1[10]),
        .Q(line1_reg[10]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line1_reg_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line1[11]),
        .Q(line1_reg[11]),
        .R(btnDreg));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \line1_reg_reg[11]_i_1 
       (.CI(\line1_reg_reg[7]_i_1_n_0 ),
        .CO({\line1_reg_reg[11]_i_1_n_0 ,\NLW_line1_reg_reg[11]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(out11[15:12]),
        .O(line1[11:8]),
        .S({\line1_reg[11]_i_2_n_0 ,\line1_reg[11]_i_3_n_0 ,\line1_reg[11]_i_4_n_0 ,\line1_reg[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \line1_reg_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line1[12]),
        .Q(line1_reg[12]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line1_reg_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line1[13]),
        .Q(line1_reg[13]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line1_reg_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line1[14]),
        .Q(line1_reg[14]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line1_reg_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line1[15]),
        .Q(line1_reg[15]),
        .R(btnDreg));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \line1_reg_reg[15]_i_1 
       (.CI(\line1_reg_reg[11]_i_1_n_0 ),
        .CO({\line1_reg_reg[15]_i_1_n_0 ,\NLW_line1_reg_reg[15]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(out11[19:16]),
        .O(line1[15:12]),
        .S({\line1_reg[15]_i_2_n_0 ,\line1_reg[15]_i_3_n_0 ,\line1_reg[15]_i_4_n_0 ,\line1_reg[15]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \line1_reg_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line1[16]),
        .Q(line1_reg[16]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line1_reg_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line1[17]),
        .Q(line1_reg[17]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line1_reg_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line1[18]),
        .Q(line1_reg[18]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line1_reg_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line1[19]),
        .Q(line1_reg[19]),
        .R(btnDreg));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \line1_reg_reg[19]_i_1 
       (.CI(\line1_reg_reg[15]_i_1_n_0 ),
        .CO({\line1_reg_reg[19]_i_1_n_0 ,\NLW_line1_reg_reg[19]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(out11[23:20]),
        .O(line1[19:16]),
        .S({\line1_reg[19]_i_2_n_0 ,\line1_reg[19]_i_3_n_0 ,\line1_reg[19]_i_4_n_0 ,\line1_reg[19]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \line1_reg_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line1[1]),
        .Q(line1_reg[1]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line1_reg_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line1[20]),
        .Q(line1_reg[20]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line1_reg_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line1[21]),
        .Q(line1_reg[21]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line1_reg_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line1[22]),
        .Q(line1_reg[22]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line1_reg_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line1[23]),
        .Q(line1_reg[23]),
        .R(btnDreg));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \line1_reg_reg[23]_i_1 
       (.CI(\line1_reg_reg[19]_i_1_n_0 ),
        .CO({\line1_reg_reg[23]_i_1_n_0 ,\NLW_line1_reg_reg[23]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(out11[27:24]),
        .O(line1[23:20]),
        .S({\line1_reg[23]_i_2_n_0 ,\line1_reg[23]_i_3_n_0 ,\line1_reg[23]_i_4_n_0 ,\line1_reg[23]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \line1_reg_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line1[24]),
        .Q(line1_reg[24]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line1_reg_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line1[25]),
        .Q(line1_reg[25]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line1_reg_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line1[26]),
        .Q(line1_reg[26]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line1_reg_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line1[27]),
        .Q(line1_reg[27]),
        .R(btnDreg));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \line1_reg_reg[27]_i_1 
       (.CI(\line1_reg_reg[23]_i_1_n_0 ),
        .CO({\line1_reg_reg[27]_i_1_n_0 ,\NLW_line1_reg_reg[27]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(out11[31:28]),
        .O(line1[27:24]),
        .S({\line1_reg[27]_i_2_n_0 ,\line1_reg[27]_i_3_n_0 ,\line1_reg[27]_i_4_n_0 ,\line1_reg[27]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \line1_reg_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line1[28]),
        .Q(line1_reg[28]),
        .R(btnDreg));
  CARRY4 \line1_reg_reg[28]_i_1 
       (.CI(\line1_reg_reg[27]_i_1_n_0 ),
        .CO({\NLW_line1_reg_reg[28]_i_1_CO_UNCONNECTED [3:1],line1[28]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_line1_reg_reg[28]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE #(
    .INIT(1'b0)) 
    \line1_reg_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line1[2]),
        .Q(line1_reg[2]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line1_reg_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line1[3]),
        .Q(line1_reg[3]),
        .R(btnDreg));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \line1_reg_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\line1_reg_reg[3]_i_1_n_0 ,\NLW_line1_reg_reg[3]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(out11[7:4]),
        .O(line1[3:0]),
        .S({\line1_reg[3]_i_2_n_0 ,\line1_reg[3]_i_3_n_0 ,\line1_reg[3]_i_4_n_0 ,\line1_reg[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \line1_reg_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line1[4]),
        .Q(line1_reg[4]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line1_reg_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line1[5]),
        .Q(line1_reg[5]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line1_reg_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line1[6]),
        .Q(line1_reg[6]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line1_reg_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line1[7]),
        .Q(line1_reg[7]),
        .R(btnDreg));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \line1_reg_reg[7]_i_1 
       (.CI(\line1_reg_reg[3]_i_1_n_0 ),
        .CO({\line1_reg_reg[7]_i_1_n_0 ,\NLW_line1_reg_reg[7]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(out11[11:8]),
        .O(line1[7:4]),
        .S({\line1_reg[7]_i_2_n_0 ,\line1_reg[7]_i_3_n_0 ,\line1_reg[7]_i_4_n_0 ,\line1_reg[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \line1_reg_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line1[8]),
        .Q(line1_reg[8]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line1_reg_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line1[9]),
        .Q(line1_reg[9]),
        .R(btnDreg));
  LUT2 #(
    .INIT(4'h6)) 
    \line2_reg[11]_i_2 
       (.I0(out21[15]),
        .I1(out22[15]),
        .O(\line2_reg[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line2_reg[11]_i_3 
       (.I0(out21[14]),
        .I1(out22[14]),
        .O(\line2_reg[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line2_reg[11]_i_4 
       (.I0(out21[13]),
        .I1(out22[13]),
        .O(\line2_reg[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line2_reg[11]_i_5 
       (.I0(out21[12]),
        .I1(out22[12]),
        .O(\line2_reg[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line2_reg[15]_i_2 
       (.I0(out21[19]),
        .I1(out22[19]),
        .O(\line2_reg[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line2_reg[15]_i_3 
       (.I0(out21[18]),
        .I1(out22[18]),
        .O(\line2_reg[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line2_reg[15]_i_4 
       (.I0(out21[17]),
        .I1(out22[17]),
        .O(\line2_reg[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line2_reg[15]_i_5 
       (.I0(out21[16]),
        .I1(out22[16]),
        .O(\line2_reg[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line2_reg[19]_i_2 
       (.I0(out21[23]),
        .I1(out22[23]),
        .O(\line2_reg[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line2_reg[19]_i_3 
       (.I0(out21[22]),
        .I1(out22[22]),
        .O(\line2_reg[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line2_reg[19]_i_4 
       (.I0(out21[21]),
        .I1(out22[21]),
        .O(\line2_reg[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line2_reg[19]_i_5 
       (.I0(out21[20]),
        .I1(out22[20]),
        .O(\line2_reg[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line2_reg[23]_i_2 
       (.I0(out21[27]),
        .I1(out22[27]),
        .O(\line2_reg[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line2_reg[23]_i_3 
       (.I0(out21[26]),
        .I1(out22[26]),
        .O(\line2_reg[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line2_reg[23]_i_4 
       (.I0(out21[25]),
        .I1(out22[25]),
        .O(\line2_reg[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line2_reg[23]_i_5 
       (.I0(out21[24]),
        .I1(out22[24]),
        .O(\line2_reg[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line2_reg[27]_i_2 
       (.I0(out21[31]),
        .I1(out22[31]),
        .O(\line2_reg[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line2_reg[27]_i_3 
       (.I0(out21[30]),
        .I1(out22[30]),
        .O(\line2_reg[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line2_reg[27]_i_4 
       (.I0(out21[29]),
        .I1(out22[29]),
        .O(\line2_reg[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line2_reg[27]_i_5 
       (.I0(out21[28]),
        .I1(out22[28]),
        .O(\line2_reg[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line2_reg[3]_i_2 
       (.I0(out21[7]),
        .I1(out22[7]),
        .O(\line2_reg[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line2_reg[3]_i_3 
       (.I0(out21[6]),
        .I1(out22[6]),
        .O(\line2_reg[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line2_reg[3]_i_4 
       (.I0(out21[5]),
        .I1(out22[5]),
        .O(\line2_reg[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line2_reg[3]_i_5 
       (.I0(out21[4]),
        .I1(out22[4]),
        .O(\line2_reg[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line2_reg[7]_i_2 
       (.I0(out21[11]),
        .I1(out22[11]),
        .O(\line2_reg[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line2_reg[7]_i_3 
       (.I0(out21[10]),
        .I1(out22[10]),
        .O(\line2_reg[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line2_reg[7]_i_4 
       (.I0(out21[9]),
        .I1(out22[9]),
        .O(\line2_reg[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line2_reg[7]_i_5 
       (.I0(out21[8]),
        .I1(out22[8]),
        .O(\line2_reg[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \line2_reg_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line2[0]),
        .Q(line2_reg[0]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line2_reg_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line2[10]),
        .Q(line2_reg[10]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line2_reg_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line2[11]),
        .Q(line2_reg[11]),
        .R(btnDreg));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \line2_reg_reg[11]_i_1 
       (.CI(\line2_reg_reg[7]_i_1_n_0 ),
        .CO({\line2_reg_reg[11]_i_1_n_0 ,\NLW_line2_reg_reg[11]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(out21[15:12]),
        .O(line2[11:8]),
        .S({\line2_reg[11]_i_2_n_0 ,\line2_reg[11]_i_3_n_0 ,\line2_reg[11]_i_4_n_0 ,\line2_reg[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \line2_reg_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line2[12]),
        .Q(line2_reg[12]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line2_reg_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line2[13]),
        .Q(line2_reg[13]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line2_reg_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line2[14]),
        .Q(line2_reg[14]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line2_reg_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line2[15]),
        .Q(line2_reg[15]),
        .R(btnDreg));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \line2_reg_reg[15]_i_1 
       (.CI(\line2_reg_reg[11]_i_1_n_0 ),
        .CO({\line2_reg_reg[15]_i_1_n_0 ,\NLW_line2_reg_reg[15]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(out21[19:16]),
        .O(line2[15:12]),
        .S({\line2_reg[15]_i_2_n_0 ,\line2_reg[15]_i_3_n_0 ,\line2_reg[15]_i_4_n_0 ,\line2_reg[15]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \line2_reg_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line2[16]),
        .Q(line2_reg[16]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line2_reg_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line2[17]),
        .Q(line2_reg[17]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line2_reg_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line2[18]),
        .Q(line2_reg[18]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line2_reg_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line2[19]),
        .Q(line2_reg[19]),
        .R(btnDreg));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \line2_reg_reg[19]_i_1 
       (.CI(\line2_reg_reg[15]_i_1_n_0 ),
        .CO({\line2_reg_reg[19]_i_1_n_0 ,\NLW_line2_reg_reg[19]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(out21[23:20]),
        .O(line2[19:16]),
        .S({\line2_reg[19]_i_2_n_0 ,\line2_reg[19]_i_3_n_0 ,\line2_reg[19]_i_4_n_0 ,\line2_reg[19]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \line2_reg_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line2[1]),
        .Q(line2_reg[1]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line2_reg_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line2[20]),
        .Q(line2_reg[20]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line2_reg_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line2[21]),
        .Q(line2_reg[21]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line2_reg_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line2[22]),
        .Q(line2_reg[22]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line2_reg_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line2[23]),
        .Q(line2_reg[23]),
        .R(btnDreg));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \line2_reg_reg[23]_i_1 
       (.CI(\line2_reg_reg[19]_i_1_n_0 ),
        .CO({\line2_reg_reg[23]_i_1_n_0 ,\NLW_line2_reg_reg[23]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(out21[27:24]),
        .O(line2[23:20]),
        .S({\line2_reg[23]_i_2_n_0 ,\line2_reg[23]_i_3_n_0 ,\line2_reg[23]_i_4_n_0 ,\line2_reg[23]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \line2_reg_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line2[24]),
        .Q(line2_reg[24]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line2_reg_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line2[25]),
        .Q(line2_reg[25]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line2_reg_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line2[26]),
        .Q(line2_reg[26]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line2_reg_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line2[27]),
        .Q(line2_reg[27]),
        .R(btnDreg));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \line2_reg_reg[27]_i_1 
       (.CI(\line2_reg_reg[23]_i_1_n_0 ),
        .CO({\line2_reg_reg[27]_i_1_n_0 ,\NLW_line2_reg_reg[27]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(out21[31:28]),
        .O(line2[27:24]),
        .S({\line2_reg[27]_i_2_n_0 ,\line2_reg[27]_i_3_n_0 ,\line2_reg[27]_i_4_n_0 ,\line2_reg[27]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \line2_reg_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line2[28]),
        .Q(line2_reg[28]),
        .R(btnDreg));
  CARRY4 \line2_reg_reg[28]_i_1 
       (.CI(\line2_reg_reg[27]_i_1_n_0 ),
        .CO({\NLW_line2_reg_reg[28]_i_1_CO_UNCONNECTED [3:1],line2[28]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_line2_reg_reg[28]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE #(
    .INIT(1'b0)) 
    \line2_reg_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line2[2]),
        .Q(line2_reg[2]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line2_reg_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line2[3]),
        .Q(line2_reg[3]),
        .R(btnDreg));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \line2_reg_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\line2_reg_reg[3]_i_1_n_0 ,\NLW_line2_reg_reg[3]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(out21[7:4]),
        .O(line2[3:0]),
        .S({\line2_reg[3]_i_2_n_0 ,\line2_reg[3]_i_3_n_0 ,\line2_reg[3]_i_4_n_0 ,\line2_reg[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \line2_reg_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line2[4]),
        .Q(line2_reg[4]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line2_reg_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line2[5]),
        .Q(line2_reg[5]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line2_reg_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line2[6]),
        .Q(line2_reg[6]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line2_reg_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line2[7]),
        .Q(line2_reg[7]),
        .R(btnDreg));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \line2_reg_reg[7]_i_1 
       (.CI(\line2_reg_reg[3]_i_1_n_0 ),
        .CO({\line2_reg_reg[7]_i_1_n_0 ,\NLW_line2_reg_reg[7]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(out21[11:8]),
        .O(line2[7:4]),
        .S({\line2_reg[7]_i_2_n_0 ,\line2_reg[7]_i_3_n_0 ,\line2_reg[7]_i_4_n_0 ,\line2_reg[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \line2_reg_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line2[8]),
        .Q(line2_reg[8]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line2_reg_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line2[9]),
        .Q(line2_reg[9]),
        .R(btnDreg));
  LUT2 #(
    .INIT(4'h6)) 
    \line3_reg[11]_i_2 
       (.I0(out31[15]),
        .I1(out32[15]),
        .O(\line3_reg[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line3_reg[11]_i_3 
       (.I0(out31[14]),
        .I1(out32[14]),
        .O(\line3_reg[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line3_reg[11]_i_4 
       (.I0(out31[13]),
        .I1(out32[13]),
        .O(\line3_reg[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line3_reg[11]_i_5 
       (.I0(out31[12]),
        .I1(out32[12]),
        .O(\line3_reg[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line3_reg[15]_i_2 
       (.I0(out31[19]),
        .I1(out32[19]),
        .O(\line3_reg[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line3_reg[15]_i_3 
       (.I0(out31[18]),
        .I1(out32[18]),
        .O(\line3_reg[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line3_reg[15]_i_4 
       (.I0(out31[17]),
        .I1(out32[17]),
        .O(\line3_reg[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line3_reg[15]_i_5 
       (.I0(out31[16]),
        .I1(out32[16]),
        .O(\line3_reg[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line3_reg[19]_i_2 
       (.I0(out31[23]),
        .I1(out32[23]),
        .O(\line3_reg[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line3_reg[19]_i_3 
       (.I0(out31[22]),
        .I1(out32[22]),
        .O(\line3_reg[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line3_reg[19]_i_4 
       (.I0(out31[21]),
        .I1(out32[21]),
        .O(\line3_reg[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line3_reg[19]_i_5 
       (.I0(out31[20]),
        .I1(out32[20]),
        .O(\line3_reg[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line3_reg[23]_i_2 
       (.I0(out31[27]),
        .I1(out32[27]),
        .O(\line3_reg[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line3_reg[23]_i_3 
       (.I0(out31[26]),
        .I1(out32[26]),
        .O(\line3_reg[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line3_reg[23]_i_4 
       (.I0(out31[25]),
        .I1(out32[25]),
        .O(\line3_reg[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line3_reg[23]_i_5 
       (.I0(out31[24]),
        .I1(out32[24]),
        .O(\line3_reg[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line3_reg[27]_i_2 
       (.I0(out31[31]),
        .I1(out32[31]),
        .O(\line3_reg[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line3_reg[27]_i_3 
       (.I0(out31[30]),
        .I1(out32[30]),
        .O(\line3_reg[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line3_reg[27]_i_4 
       (.I0(out31[29]),
        .I1(out32[29]),
        .O(\line3_reg[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line3_reg[27]_i_5 
       (.I0(out31[28]),
        .I1(out32[28]),
        .O(\line3_reg[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line3_reg[3]_i_2 
       (.I0(out31[7]),
        .I1(out32[7]),
        .O(\line3_reg[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line3_reg[3]_i_3 
       (.I0(out31[6]),
        .I1(out32[6]),
        .O(\line3_reg[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line3_reg[3]_i_4 
       (.I0(out31[5]),
        .I1(out32[5]),
        .O(\line3_reg[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line3_reg[3]_i_5 
       (.I0(out31[4]),
        .I1(out32[4]),
        .O(\line3_reg[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line3_reg[7]_i_2 
       (.I0(out31[11]),
        .I1(out32[11]),
        .O(\line3_reg[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line3_reg[7]_i_3 
       (.I0(out31[10]),
        .I1(out32[10]),
        .O(\line3_reg[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line3_reg[7]_i_4 
       (.I0(out31[9]),
        .I1(out32[9]),
        .O(\line3_reg[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line3_reg[7]_i_5 
       (.I0(out31[8]),
        .I1(out32[8]),
        .O(\line3_reg[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \line3_reg_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line3[0]),
        .Q(line3_reg[0]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line3_reg_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line3[10]),
        .Q(line3_reg[10]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line3_reg_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line3[11]),
        .Q(line3_reg[11]),
        .R(btnDreg));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \line3_reg_reg[11]_i_1 
       (.CI(\line3_reg_reg[7]_i_1_n_0 ),
        .CO({\line3_reg_reg[11]_i_1_n_0 ,\NLW_line3_reg_reg[11]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(out31[15:12]),
        .O(line3[11:8]),
        .S({\line3_reg[11]_i_2_n_0 ,\line3_reg[11]_i_3_n_0 ,\line3_reg[11]_i_4_n_0 ,\line3_reg[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \line3_reg_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line3[12]),
        .Q(line3_reg[12]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line3_reg_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line3[13]),
        .Q(line3_reg[13]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line3_reg_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line3[14]),
        .Q(line3_reg[14]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line3_reg_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line3[15]),
        .Q(line3_reg[15]),
        .R(btnDreg));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \line3_reg_reg[15]_i_1 
       (.CI(\line3_reg_reg[11]_i_1_n_0 ),
        .CO({\line3_reg_reg[15]_i_1_n_0 ,\NLW_line3_reg_reg[15]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(out31[19:16]),
        .O(line3[15:12]),
        .S({\line3_reg[15]_i_2_n_0 ,\line3_reg[15]_i_3_n_0 ,\line3_reg[15]_i_4_n_0 ,\line3_reg[15]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \line3_reg_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line3[16]),
        .Q(line3_reg[16]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line3_reg_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line3[17]),
        .Q(line3_reg[17]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line3_reg_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line3[18]),
        .Q(line3_reg[18]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line3_reg_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line3[19]),
        .Q(line3_reg[19]),
        .R(btnDreg));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \line3_reg_reg[19]_i_1 
       (.CI(\line3_reg_reg[15]_i_1_n_0 ),
        .CO({\line3_reg_reg[19]_i_1_n_0 ,\NLW_line3_reg_reg[19]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(out31[23:20]),
        .O(line3[19:16]),
        .S({\line3_reg[19]_i_2_n_0 ,\line3_reg[19]_i_3_n_0 ,\line3_reg[19]_i_4_n_0 ,\line3_reg[19]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \line3_reg_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line3[1]),
        .Q(line3_reg[1]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line3_reg_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line3[20]),
        .Q(line3_reg[20]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line3_reg_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line3[21]),
        .Q(line3_reg[21]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line3_reg_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line3[22]),
        .Q(line3_reg[22]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line3_reg_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line3[23]),
        .Q(line3_reg[23]),
        .R(btnDreg));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \line3_reg_reg[23]_i_1 
       (.CI(\line3_reg_reg[19]_i_1_n_0 ),
        .CO({\line3_reg_reg[23]_i_1_n_0 ,\NLW_line3_reg_reg[23]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(out31[27:24]),
        .O(line3[23:20]),
        .S({\line3_reg[23]_i_2_n_0 ,\line3_reg[23]_i_3_n_0 ,\line3_reg[23]_i_4_n_0 ,\line3_reg[23]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \line3_reg_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line3[24]),
        .Q(line3_reg[24]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line3_reg_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line3[25]),
        .Q(line3_reg[25]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line3_reg_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line3[26]),
        .Q(line3_reg[26]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line3_reg_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line3[27]),
        .Q(line3_reg[27]),
        .R(btnDreg));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \line3_reg_reg[27]_i_1 
       (.CI(\line3_reg_reg[23]_i_1_n_0 ),
        .CO({\line3_reg_reg[27]_i_1_n_0 ,\NLW_line3_reg_reg[27]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(out31[31:28]),
        .O(line3[27:24]),
        .S({\line3_reg[27]_i_2_n_0 ,\line3_reg[27]_i_3_n_0 ,\line3_reg[27]_i_4_n_0 ,\line3_reg[27]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \line3_reg_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line3[28]),
        .Q(line3_reg[28]),
        .R(btnDreg));
  CARRY4 \line3_reg_reg[28]_i_1 
       (.CI(\line3_reg_reg[27]_i_1_n_0 ),
        .CO({\NLW_line3_reg_reg[28]_i_1_CO_UNCONNECTED [3:1],line3[28]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_line3_reg_reg[28]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE #(
    .INIT(1'b0)) 
    \line3_reg_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line3[2]),
        .Q(line3_reg[2]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line3_reg_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line3[3]),
        .Q(line3_reg[3]),
        .R(btnDreg));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \line3_reg_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\line3_reg_reg[3]_i_1_n_0 ,\NLW_line3_reg_reg[3]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(out31[7:4]),
        .O(line3[3:0]),
        .S({\line3_reg[3]_i_2_n_0 ,\line3_reg[3]_i_3_n_0 ,\line3_reg[3]_i_4_n_0 ,\line3_reg[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \line3_reg_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line3[4]),
        .Q(line3_reg[4]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line3_reg_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line3[5]),
        .Q(line3_reg[5]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line3_reg_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line3[6]),
        .Q(line3_reg[6]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line3_reg_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line3[7]),
        .Q(line3_reg[7]),
        .R(btnDreg));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \line3_reg_reg[7]_i_1 
       (.CI(\line3_reg_reg[3]_i_1_n_0 ),
        .CO({\line3_reg_reg[7]_i_1_n_0 ,\NLW_line3_reg_reg[7]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(out31[11:8]),
        .O(line3[7:4]),
        .S({\line3_reg[7]_i_2_n_0 ,\line3_reg[7]_i_3_n_0 ,\line3_reg[7]_i_4_n_0 ,\line3_reg[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \line3_reg_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line3[8]),
        .Q(line3_reg[8]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line3_reg_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line3[9]),
        .Q(line3_reg[9]),
        .R(btnDreg));
  LUT2 #(
    .INIT(4'h6)) 
    \line4_reg[11]_i_2 
       (.I0(out41[15]),
        .I1(out42[15]),
        .O(\line4_reg[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line4_reg[11]_i_3 
       (.I0(out41[14]),
        .I1(out42[14]),
        .O(\line4_reg[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line4_reg[11]_i_4 
       (.I0(out41[13]),
        .I1(out42[13]),
        .O(\line4_reg[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line4_reg[11]_i_5 
       (.I0(out41[12]),
        .I1(out42[12]),
        .O(\line4_reg[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line4_reg[15]_i_2 
       (.I0(out41[19]),
        .I1(out42[19]),
        .O(\line4_reg[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line4_reg[15]_i_3 
       (.I0(out41[18]),
        .I1(out42[18]),
        .O(\line4_reg[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line4_reg[15]_i_4 
       (.I0(out41[17]),
        .I1(out42[17]),
        .O(\line4_reg[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line4_reg[15]_i_5 
       (.I0(out41[16]),
        .I1(out42[16]),
        .O(\line4_reg[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line4_reg[19]_i_2 
       (.I0(out41[23]),
        .I1(out42[23]),
        .O(\line4_reg[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line4_reg[19]_i_3 
       (.I0(out41[22]),
        .I1(out42[22]),
        .O(\line4_reg[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line4_reg[19]_i_4 
       (.I0(out41[21]),
        .I1(out42[21]),
        .O(\line4_reg[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line4_reg[19]_i_5 
       (.I0(out41[20]),
        .I1(out42[20]),
        .O(\line4_reg[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line4_reg[23]_i_2 
       (.I0(out41[27]),
        .I1(out42[27]),
        .O(\line4_reg[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line4_reg[23]_i_3 
       (.I0(out41[26]),
        .I1(out42[26]),
        .O(\line4_reg[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line4_reg[23]_i_4 
       (.I0(out41[25]),
        .I1(out42[25]),
        .O(\line4_reg[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line4_reg[23]_i_5 
       (.I0(out41[24]),
        .I1(out42[24]),
        .O(\line4_reg[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line4_reg[27]_i_2 
       (.I0(out41[31]),
        .I1(out42[31]),
        .O(\line4_reg[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line4_reg[27]_i_3 
       (.I0(out41[30]),
        .I1(out42[30]),
        .O(\line4_reg[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line4_reg[27]_i_4 
       (.I0(out41[29]),
        .I1(out42[29]),
        .O(\line4_reg[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line4_reg[27]_i_5 
       (.I0(out41[28]),
        .I1(out42[28]),
        .O(\line4_reg[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line4_reg[3]_i_2 
       (.I0(out41[7]),
        .I1(out42[7]),
        .O(\line4_reg[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line4_reg[3]_i_3 
       (.I0(out41[6]),
        .I1(out42[6]),
        .O(\line4_reg[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line4_reg[3]_i_4 
       (.I0(out41[5]),
        .I1(out42[5]),
        .O(\line4_reg[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line4_reg[3]_i_5 
       (.I0(out41[4]),
        .I1(out42[4]),
        .O(\line4_reg[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line4_reg[7]_i_2 
       (.I0(out41[11]),
        .I1(out42[11]),
        .O(\line4_reg[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line4_reg[7]_i_3 
       (.I0(out41[10]),
        .I1(out42[10]),
        .O(\line4_reg[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line4_reg[7]_i_4 
       (.I0(out41[9]),
        .I1(out42[9]),
        .O(\line4_reg[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line4_reg[7]_i_5 
       (.I0(out41[8]),
        .I1(out42[8]),
        .O(\line4_reg[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \line4_reg_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line4[0]),
        .Q(line4_reg[0]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line4_reg_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line4[10]),
        .Q(line4_reg[10]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line4_reg_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line4[11]),
        .Q(line4_reg[11]),
        .R(btnDreg));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \line4_reg_reg[11]_i_1 
       (.CI(\line4_reg_reg[7]_i_1_n_0 ),
        .CO({\line4_reg_reg[11]_i_1_n_0 ,\NLW_line4_reg_reg[11]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(out41[15:12]),
        .O(line4[11:8]),
        .S({\line4_reg[11]_i_2_n_0 ,\line4_reg[11]_i_3_n_0 ,\line4_reg[11]_i_4_n_0 ,\line4_reg[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \line4_reg_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line4[12]),
        .Q(line4_reg[12]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line4_reg_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line4[13]),
        .Q(line4_reg[13]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line4_reg_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line4[14]),
        .Q(line4_reg[14]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line4_reg_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line4[15]),
        .Q(line4_reg[15]),
        .R(btnDreg));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \line4_reg_reg[15]_i_1 
       (.CI(\line4_reg_reg[11]_i_1_n_0 ),
        .CO({\line4_reg_reg[15]_i_1_n_0 ,\NLW_line4_reg_reg[15]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(out41[19:16]),
        .O(line4[15:12]),
        .S({\line4_reg[15]_i_2_n_0 ,\line4_reg[15]_i_3_n_0 ,\line4_reg[15]_i_4_n_0 ,\line4_reg[15]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \line4_reg_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line4[16]),
        .Q(line4_reg[16]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line4_reg_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line4[17]),
        .Q(line4_reg[17]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line4_reg_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line4[18]),
        .Q(line4_reg[18]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line4_reg_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line4[19]),
        .Q(line4_reg[19]),
        .R(btnDreg));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \line4_reg_reg[19]_i_1 
       (.CI(\line4_reg_reg[15]_i_1_n_0 ),
        .CO({\line4_reg_reg[19]_i_1_n_0 ,\NLW_line4_reg_reg[19]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(out41[23:20]),
        .O(line4[19:16]),
        .S({\line4_reg[19]_i_2_n_0 ,\line4_reg[19]_i_3_n_0 ,\line4_reg[19]_i_4_n_0 ,\line4_reg[19]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \line4_reg_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line4[1]),
        .Q(line4_reg[1]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line4_reg_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line4[20]),
        .Q(line4_reg[20]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line4_reg_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line4[21]),
        .Q(line4_reg[21]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line4_reg_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line4[22]),
        .Q(line4_reg[22]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line4_reg_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line4[23]),
        .Q(line4_reg[23]),
        .R(btnDreg));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \line4_reg_reg[23]_i_1 
       (.CI(\line4_reg_reg[19]_i_1_n_0 ),
        .CO({\line4_reg_reg[23]_i_1_n_0 ,\NLW_line4_reg_reg[23]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(out41[27:24]),
        .O(line4[23:20]),
        .S({\line4_reg[23]_i_2_n_0 ,\line4_reg[23]_i_3_n_0 ,\line4_reg[23]_i_4_n_0 ,\line4_reg[23]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \line4_reg_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line4[24]),
        .Q(line4_reg[24]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line4_reg_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line4[25]),
        .Q(line4_reg[25]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line4_reg_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line4[26]),
        .Q(line4_reg[26]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line4_reg_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line4[27]),
        .Q(line4_reg[27]),
        .R(btnDreg));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \line4_reg_reg[27]_i_1 
       (.CI(\line4_reg_reg[23]_i_1_n_0 ),
        .CO({\line4_reg_reg[27]_i_1_n_0 ,\NLW_line4_reg_reg[27]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(out41[31:28]),
        .O(line4[27:24]),
        .S({\line4_reg[27]_i_2_n_0 ,\line4_reg[27]_i_3_n_0 ,\line4_reg[27]_i_4_n_0 ,\line4_reg[27]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \line4_reg_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line4[28]),
        .Q(line4_reg[28]),
        .R(btnDreg));
  CARRY4 \line4_reg_reg[28]_i_1 
       (.CI(\line4_reg_reg[27]_i_1_n_0 ),
        .CO({\NLW_line4_reg_reg[28]_i_1_CO_UNCONNECTED [3:1],line4[28]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_line4_reg_reg[28]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE #(
    .INIT(1'b0)) 
    \line4_reg_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line4[2]),
        .Q(line4_reg[2]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line4_reg_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line4[3]),
        .Q(line4_reg[3]),
        .R(btnDreg));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \line4_reg_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\line4_reg_reg[3]_i_1_n_0 ,\NLW_line4_reg_reg[3]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(out41[7:4]),
        .O(line4[3:0]),
        .S({\line4_reg[3]_i_2_n_0 ,\line4_reg[3]_i_3_n_0 ,\line4_reg[3]_i_4_n_0 ,\line4_reg[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \line4_reg_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line4[4]),
        .Q(line4_reg[4]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line4_reg_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line4[5]),
        .Q(line4_reg[5]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line4_reg_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line4[6]),
        .Q(line4_reg[6]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line4_reg_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line4[7]),
        .Q(line4_reg[7]),
        .R(btnDreg));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \line4_reg_reg[7]_i_1 
       (.CI(\line4_reg_reg[3]_i_1_n_0 ),
        .CO({\line4_reg_reg[7]_i_1_n_0 ,\NLW_line4_reg_reg[7]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(out41[11:8]),
        .O(line4[7:4]),
        .S({\line4_reg[7]_i_2_n_0 ,\line4_reg[7]_i_3_n_0 ,\line4_reg[7]_i_4_n_0 ,\line4_reg[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \line4_reg_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line4[8]),
        .Q(line4_reg[8]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line4_reg_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line4[9]),
        .Q(line4_reg[9]),
        .R(btnDreg));
  LUT2 #(
    .INIT(4'h6)) 
    \line5_reg[11]_i_2 
       (.I0(out51[15]),
        .I1(out52[15]),
        .O(\line5_reg[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line5_reg[11]_i_3 
       (.I0(out51[14]),
        .I1(out52[14]),
        .O(\line5_reg[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line5_reg[11]_i_4 
       (.I0(out51[13]),
        .I1(out52[13]),
        .O(\line5_reg[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line5_reg[11]_i_5 
       (.I0(out51[12]),
        .I1(out52[12]),
        .O(\line5_reg[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line5_reg[15]_i_2 
       (.I0(out51[19]),
        .I1(out52[19]),
        .O(\line5_reg[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line5_reg[15]_i_3 
       (.I0(out51[18]),
        .I1(out52[18]),
        .O(\line5_reg[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line5_reg[15]_i_4 
       (.I0(out51[17]),
        .I1(out52[17]),
        .O(\line5_reg[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line5_reg[15]_i_5 
       (.I0(out51[16]),
        .I1(out52[16]),
        .O(\line5_reg[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line5_reg[19]_i_2 
       (.I0(out51[23]),
        .I1(out52[23]),
        .O(\line5_reg[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line5_reg[19]_i_3 
       (.I0(out51[22]),
        .I1(out52[22]),
        .O(\line5_reg[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line5_reg[19]_i_4 
       (.I0(out51[21]),
        .I1(out52[21]),
        .O(\line5_reg[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line5_reg[19]_i_5 
       (.I0(out51[20]),
        .I1(out52[20]),
        .O(\line5_reg[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line5_reg[23]_i_2 
       (.I0(out51[27]),
        .I1(out52[27]),
        .O(\line5_reg[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line5_reg[23]_i_3 
       (.I0(out51[26]),
        .I1(out52[26]),
        .O(\line5_reg[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line5_reg[23]_i_4 
       (.I0(out51[25]),
        .I1(out52[25]),
        .O(\line5_reg[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line5_reg[23]_i_5 
       (.I0(out51[24]),
        .I1(out52[24]),
        .O(\line5_reg[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line5_reg[27]_i_2 
       (.I0(out51[31]),
        .I1(out52[31]),
        .O(\line5_reg[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line5_reg[27]_i_3 
       (.I0(out51[30]),
        .I1(out52[30]),
        .O(\line5_reg[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line5_reg[27]_i_4 
       (.I0(out51[29]),
        .I1(out52[29]),
        .O(\line5_reg[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line5_reg[27]_i_5 
       (.I0(out51[28]),
        .I1(out52[28]),
        .O(\line5_reg[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line5_reg[3]_i_2 
       (.I0(out51[7]),
        .I1(out52[7]),
        .O(\line5_reg[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line5_reg[3]_i_3 
       (.I0(out51[6]),
        .I1(out52[6]),
        .O(\line5_reg[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line5_reg[3]_i_4 
       (.I0(out51[5]),
        .I1(out52[5]),
        .O(\line5_reg[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line5_reg[3]_i_5 
       (.I0(out51[4]),
        .I1(out52[4]),
        .O(\line5_reg[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line5_reg[7]_i_2 
       (.I0(out51[11]),
        .I1(out52[11]),
        .O(\line5_reg[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line5_reg[7]_i_3 
       (.I0(out51[10]),
        .I1(out52[10]),
        .O(\line5_reg[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line5_reg[7]_i_4 
       (.I0(out51[9]),
        .I1(out52[9]),
        .O(\line5_reg[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line5_reg[7]_i_5 
       (.I0(out51[8]),
        .I1(out52[8]),
        .O(\line5_reg[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \line5_reg_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line5[0]),
        .Q(line5_reg[0]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line5_reg_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line5[10]),
        .Q(line5_reg[10]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line5_reg_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line5[11]),
        .Q(line5_reg[11]),
        .R(btnDreg));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \line5_reg_reg[11]_i_1 
       (.CI(\line5_reg_reg[7]_i_1_n_0 ),
        .CO({\line5_reg_reg[11]_i_1_n_0 ,\NLW_line5_reg_reg[11]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(out51[15:12]),
        .O(line5[11:8]),
        .S({\line5_reg[11]_i_2_n_0 ,\line5_reg[11]_i_3_n_0 ,\line5_reg[11]_i_4_n_0 ,\line5_reg[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \line5_reg_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line5[12]),
        .Q(line5_reg[12]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line5_reg_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line5[13]),
        .Q(line5_reg[13]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line5_reg_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line5[14]),
        .Q(line5_reg[14]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line5_reg_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line5[15]),
        .Q(line5_reg[15]),
        .R(btnDreg));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \line5_reg_reg[15]_i_1 
       (.CI(\line5_reg_reg[11]_i_1_n_0 ),
        .CO({\line5_reg_reg[15]_i_1_n_0 ,\NLW_line5_reg_reg[15]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(out51[19:16]),
        .O(line5[15:12]),
        .S({\line5_reg[15]_i_2_n_0 ,\line5_reg[15]_i_3_n_0 ,\line5_reg[15]_i_4_n_0 ,\line5_reg[15]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \line5_reg_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line5[16]),
        .Q(line5_reg[16]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line5_reg_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line5[17]),
        .Q(line5_reg[17]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line5_reg_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line5[18]),
        .Q(line5_reg[18]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line5_reg_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line5[19]),
        .Q(line5_reg[19]),
        .R(btnDreg));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \line5_reg_reg[19]_i_1 
       (.CI(\line5_reg_reg[15]_i_1_n_0 ),
        .CO({\line5_reg_reg[19]_i_1_n_0 ,\NLW_line5_reg_reg[19]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(out51[23:20]),
        .O(line5[19:16]),
        .S({\line5_reg[19]_i_2_n_0 ,\line5_reg[19]_i_3_n_0 ,\line5_reg[19]_i_4_n_0 ,\line5_reg[19]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \line5_reg_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line5[1]),
        .Q(line5_reg[1]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line5_reg_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line5[20]),
        .Q(line5_reg[20]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line5_reg_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line5[21]),
        .Q(line5_reg[21]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line5_reg_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line5[22]),
        .Q(line5_reg[22]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line5_reg_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line5[23]),
        .Q(line5_reg[23]),
        .R(btnDreg));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \line5_reg_reg[23]_i_1 
       (.CI(\line5_reg_reg[19]_i_1_n_0 ),
        .CO({\line5_reg_reg[23]_i_1_n_0 ,\NLW_line5_reg_reg[23]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(out51[27:24]),
        .O(line5[23:20]),
        .S({\line5_reg[23]_i_2_n_0 ,\line5_reg[23]_i_3_n_0 ,\line5_reg[23]_i_4_n_0 ,\line5_reg[23]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \line5_reg_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line5[24]),
        .Q(line5_reg[24]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line5_reg_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line5[25]),
        .Q(line5_reg[25]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line5_reg_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line5[26]),
        .Q(line5_reg[26]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line5_reg_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line5[27]),
        .Q(line5_reg[27]),
        .R(btnDreg));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \line5_reg_reg[27]_i_1 
       (.CI(\line5_reg_reg[23]_i_1_n_0 ),
        .CO({\line5_reg_reg[27]_i_1_n_0 ,\NLW_line5_reg_reg[27]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(out51[31:28]),
        .O(line5[27:24]),
        .S({\line5_reg[27]_i_2_n_0 ,\line5_reg[27]_i_3_n_0 ,\line5_reg[27]_i_4_n_0 ,\line5_reg[27]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \line5_reg_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line5[28]),
        .Q(line5_reg[28]),
        .R(btnDreg));
  CARRY4 \line5_reg_reg[28]_i_1 
       (.CI(\line5_reg_reg[27]_i_1_n_0 ),
        .CO({\NLW_line5_reg_reg[28]_i_1_CO_UNCONNECTED [3:1],line5[28]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_line5_reg_reg[28]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE #(
    .INIT(1'b0)) 
    \line5_reg_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line5[2]),
        .Q(line5_reg[2]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line5_reg_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line5[3]),
        .Q(line5_reg[3]),
        .R(btnDreg));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \line5_reg_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\line5_reg_reg[3]_i_1_n_0 ,\NLW_line5_reg_reg[3]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(out51[7:4]),
        .O(line5[3:0]),
        .S({\line5_reg[3]_i_2_n_0 ,\line5_reg[3]_i_3_n_0 ,\line5_reg[3]_i_4_n_0 ,\line5_reg[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \line5_reg_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line5[4]),
        .Q(line5_reg[4]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line5_reg_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line5[5]),
        .Q(line5_reg[5]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line5_reg_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line5[6]),
        .Q(line5_reg[6]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line5_reg_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line5[7]),
        .Q(line5_reg[7]),
        .R(btnDreg));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \line5_reg_reg[7]_i_1 
       (.CI(\line5_reg_reg[3]_i_1_n_0 ),
        .CO({\line5_reg_reg[7]_i_1_n_0 ,\NLW_line5_reg_reg[7]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(out51[11:8]),
        .O(line5[7:4]),
        .S({\line5_reg[7]_i_2_n_0 ,\line5_reg[7]_i_3_n_0 ,\line5_reg[7]_i_4_n_0 ,\line5_reg[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \line5_reg_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line5[8]),
        .Q(line5_reg[8]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line5_reg_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line5[9]),
        .Q(line5_reg[9]),
        .R(btnDreg));
  LUT2 #(
    .INIT(4'h6)) 
    \line6_reg[11]_i_2 
       (.I0(out61[15]),
        .I1(out62[15]),
        .O(\line6_reg[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line6_reg[11]_i_3 
       (.I0(out61[14]),
        .I1(out62[14]),
        .O(\line6_reg[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line6_reg[11]_i_4 
       (.I0(out61[13]),
        .I1(out62[13]),
        .O(\line6_reg[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line6_reg[11]_i_5 
       (.I0(out61[12]),
        .I1(out62[12]),
        .O(\line6_reg[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line6_reg[15]_i_2 
       (.I0(out61[19]),
        .I1(out62[19]),
        .O(\line6_reg[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line6_reg[15]_i_3 
       (.I0(out61[18]),
        .I1(out62[18]),
        .O(\line6_reg[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line6_reg[15]_i_4 
       (.I0(out61[17]),
        .I1(out62[17]),
        .O(\line6_reg[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line6_reg[15]_i_5 
       (.I0(out61[16]),
        .I1(out62[16]),
        .O(\line6_reg[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line6_reg[19]_i_2 
       (.I0(out61[23]),
        .I1(out62[23]),
        .O(\line6_reg[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line6_reg[19]_i_3 
       (.I0(out61[22]),
        .I1(out62[22]),
        .O(\line6_reg[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line6_reg[19]_i_4 
       (.I0(out61[21]),
        .I1(out62[21]),
        .O(\line6_reg[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line6_reg[19]_i_5 
       (.I0(out61[20]),
        .I1(out62[20]),
        .O(\line6_reg[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line6_reg[23]_i_2 
       (.I0(out61[27]),
        .I1(out62[27]),
        .O(\line6_reg[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line6_reg[23]_i_3 
       (.I0(out61[26]),
        .I1(out62[26]),
        .O(\line6_reg[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line6_reg[23]_i_4 
       (.I0(out61[25]),
        .I1(out62[25]),
        .O(\line6_reg[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line6_reg[23]_i_5 
       (.I0(out61[24]),
        .I1(out62[24]),
        .O(\line6_reg[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line6_reg[27]_i_2 
       (.I0(out61[31]),
        .I1(out62[31]),
        .O(\line6_reg[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line6_reg[27]_i_3 
       (.I0(out61[30]),
        .I1(out62[30]),
        .O(\line6_reg[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line6_reg[27]_i_4 
       (.I0(out61[29]),
        .I1(out62[29]),
        .O(\line6_reg[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line6_reg[27]_i_5 
       (.I0(out61[28]),
        .I1(out62[28]),
        .O(\line6_reg[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line6_reg[3]_i_2 
       (.I0(out61[7]),
        .I1(out62[7]),
        .O(\line6_reg[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line6_reg[3]_i_3 
       (.I0(out61[6]),
        .I1(out62[6]),
        .O(\line6_reg[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line6_reg[3]_i_4 
       (.I0(out61[5]),
        .I1(out62[5]),
        .O(\line6_reg[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line6_reg[3]_i_5 
       (.I0(out61[4]),
        .I1(out62[4]),
        .O(\line6_reg[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line6_reg[7]_i_2 
       (.I0(out61[11]),
        .I1(out62[11]),
        .O(\line6_reg[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line6_reg[7]_i_3 
       (.I0(out61[10]),
        .I1(out62[10]),
        .O(\line6_reg[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line6_reg[7]_i_4 
       (.I0(out61[9]),
        .I1(out62[9]),
        .O(\line6_reg[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line6_reg[7]_i_5 
       (.I0(out61[8]),
        .I1(out62[8]),
        .O(\line6_reg[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \line6_reg_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line6[0]),
        .Q(line6_reg[0]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line6_reg_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line6[10]),
        .Q(line6_reg[10]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line6_reg_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line6[11]),
        .Q(line6_reg[11]),
        .R(btnDreg));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \line6_reg_reg[11]_i_1 
       (.CI(\line6_reg_reg[7]_i_1_n_0 ),
        .CO({\line6_reg_reg[11]_i_1_n_0 ,\NLW_line6_reg_reg[11]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(out61[15:12]),
        .O(line6[11:8]),
        .S({\line6_reg[11]_i_2_n_0 ,\line6_reg[11]_i_3_n_0 ,\line6_reg[11]_i_4_n_0 ,\line6_reg[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \line6_reg_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line6[12]),
        .Q(line6_reg[12]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line6_reg_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line6[13]),
        .Q(line6_reg[13]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line6_reg_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line6[14]),
        .Q(line6_reg[14]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line6_reg_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line6[15]),
        .Q(line6_reg[15]),
        .R(btnDreg));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \line6_reg_reg[15]_i_1 
       (.CI(\line6_reg_reg[11]_i_1_n_0 ),
        .CO({\line6_reg_reg[15]_i_1_n_0 ,\NLW_line6_reg_reg[15]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(out61[19:16]),
        .O(line6[15:12]),
        .S({\line6_reg[15]_i_2_n_0 ,\line6_reg[15]_i_3_n_0 ,\line6_reg[15]_i_4_n_0 ,\line6_reg[15]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \line6_reg_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line6[16]),
        .Q(line6_reg[16]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line6_reg_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line6[17]),
        .Q(line6_reg[17]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line6_reg_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line6[18]),
        .Q(line6_reg[18]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line6_reg_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line6[19]),
        .Q(line6_reg[19]),
        .R(btnDreg));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \line6_reg_reg[19]_i_1 
       (.CI(\line6_reg_reg[15]_i_1_n_0 ),
        .CO({\line6_reg_reg[19]_i_1_n_0 ,\NLW_line6_reg_reg[19]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(out61[23:20]),
        .O(line6[19:16]),
        .S({\line6_reg[19]_i_2_n_0 ,\line6_reg[19]_i_3_n_0 ,\line6_reg[19]_i_4_n_0 ,\line6_reg[19]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \line6_reg_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line6[1]),
        .Q(line6_reg[1]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line6_reg_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line6[20]),
        .Q(line6_reg[20]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line6_reg_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line6[21]),
        .Q(line6_reg[21]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line6_reg_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line6[22]),
        .Q(line6_reg[22]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line6_reg_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line6[23]),
        .Q(line6_reg[23]),
        .R(btnDreg));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \line6_reg_reg[23]_i_1 
       (.CI(\line6_reg_reg[19]_i_1_n_0 ),
        .CO({\line6_reg_reg[23]_i_1_n_0 ,\NLW_line6_reg_reg[23]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(out61[27:24]),
        .O(line6[23:20]),
        .S({\line6_reg[23]_i_2_n_0 ,\line6_reg[23]_i_3_n_0 ,\line6_reg[23]_i_4_n_0 ,\line6_reg[23]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \line6_reg_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line6[24]),
        .Q(line6_reg[24]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line6_reg_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line6[25]),
        .Q(line6_reg[25]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line6_reg_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line6[26]),
        .Q(line6_reg[26]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line6_reg_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line6[27]),
        .Q(line6_reg[27]),
        .R(btnDreg));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \line6_reg_reg[27]_i_1 
       (.CI(\line6_reg_reg[23]_i_1_n_0 ),
        .CO({\line6_reg_reg[27]_i_1_n_0 ,\NLW_line6_reg_reg[27]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(out61[31:28]),
        .O(line6[27:24]),
        .S({\line6_reg[27]_i_2_n_0 ,\line6_reg[27]_i_3_n_0 ,\line6_reg[27]_i_4_n_0 ,\line6_reg[27]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \line6_reg_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line6[28]),
        .Q(line6_reg[28]),
        .R(btnDreg));
  CARRY4 \line6_reg_reg[28]_i_1 
       (.CI(\line6_reg_reg[27]_i_1_n_0 ),
        .CO({\NLW_line6_reg_reg[28]_i_1_CO_UNCONNECTED [3:1],line6[28]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_line6_reg_reg[28]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE #(
    .INIT(1'b0)) 
    \line6_reg_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line6[2]),
        .Q(line6_reg[2]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line6_reg_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line6[3]),
        .Q(line6_reg[3]),
        .R(btnDreg));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \line6_reg_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\line6_reg_reg[3]_i_1_n_0 ,\NLW_line6_reg_reg[3]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(out61[7:4]),
        .O(line6[3:0]),
        .S({\line6_reg[3]_i_2_n_0 ,\line6_reg[3]_i_3_n_0 ,\line6_reg[3]_i_4_n_0 ,\line6_reg[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \line6_reg_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line6[4]),
        .Q(line6_reg[4]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line6_reg_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line6[5]),
        .Q(line6_reg[5]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line6_reg_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line6[6]),
        .Q(line6_reg[6]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line6_reg_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line6[7]),
        .Q(line6_reg[7]),
        .R(btnDreg));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \line6_reg_reg[7]_i_1 
       (.CI(\line6_reg_reg[3]_i_1_n_0 ),
        .CO({\line6_reg_reg[7]_i_1_n_0 ,\NLW_line6_reg_reg[7]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(out61[11:8]),
        .O(line6[7:4]),
        .S({\line6_reg[7]_i_2_n_0 ,\line6_reg[7]_i_3_n_0 ,\line6_reg[7]_i_4_n_0 ,\line6_reg[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \line6_reg_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line6[8]),
        .Q(line6_reg[8]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line6_reg_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line6[9]),
        .Q(line6_reg[9]),
        .R(btnDreg));
  LUT2 #(
    .INIT(4'h6)) 
    \line7_reg[11]_i_2 
       (.I0(out71[15]),
        .I1(out72[15]),
        .O(\line7_reg[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line7_reg[11]_i_3 
       (.I0(out71[14]),
        .I1(out72[14]),
        .O(\line7_reg[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line7_reg[11]_i_4 
       (.I0(out71[13]),
        .I1(out72[13]),
        .O(\line7_reg[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line7_reg[11]_i_5 
       (.I0(out71[12]),
        .I1(out72[12]),
        .O(\line7_reg[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line7_reg[15]_i_2 
       (.I0(out71[19]),
        .I1(out72[19]),
        .O(\line7_reg[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line7_reg[15]_i_3 
       (.I0(out71[18]),
        .I1(out72[18]),
        .O(\line7_reg[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line7_reg[15]_i_4 
       (.I0(out71[17]),
        .I1(out72[17]),
        .O(\line7_reg[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line7_reg[15]_i_5 
       (.I0(out71[16]),
        .I1(out72[16]),
        .O(\line7_reg[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line7_reg[19]_i_2 
       (.I0(out71[23]),
        .I1(out72[23]),
        .O(\line7_reg[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line7_reg[19]_i_3 
       (.I0(out71[22]),
        .I1(out72[22]),
        .O(\line7_reg[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line7_reg[19]_i_4 
       (.I0(out71[21]),
        .I1(out72[21]),
        .O(\line7_reg[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line7_reg[19]_i_5 
       (.I0(out71[20]),
        .I1(out72[20]),
        .O(\line7_reg[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line7_reg[23]_i_2 
       (.I0(out71[27]),
        .I1(out72[27]),
        .O(\line7_reg[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line7_reg[23]_i_3 
       (.I0(out71[26]),
        .I1(out72[26]),
        .O(\line7_reg[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line7_reg[23]_i_4 
       (.I0(out71[25]),
        .I1(out72[25]),
        .O(\line7_reg[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line7_reg[23]_i_5 
       (.I0(out71[24]),
        .I1(out72[24]),
        .O(\line7_reg[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line7_reg[27]_i_2 
       (.I0(out71[31]),
        .I1(out72[31]),
        .O(\line7_reg[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line7_reg[27]_i_3 
       (.I0(out71[30]),
        .I1(out72[30]),
        .O(\line7_reg[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line7_reg[27]_i_4 
       (.I0(out71[29]),
        .I1(out72[29]),
        .O(\line7_reg[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line7_reg[27]_i_5 
       (.I0(out71[28]),
        .I1(out72[28]),
        .O(\line7_reg[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line7_reg[3]_i_2 
       (.I0(out71[7]),
        .I1(out72[7]),
        .O(\line7_reg[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line7_reg[3]_i_3 
       (.I0(out71[6]),
        .I1(out72[6]),
        .O(\line7_reg[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line7_reg[3]_i_4 
       (.I0(out71[5]),
        .I1(out72[5]),
        .O(\line7_reg[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line7_reg[3]_i_5 
       (.I0(out71[4]),
        .I1(out72[4]),
        .O(\line7_reg[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line7_reg[7]_i_2 
       (.I0(out71[11]),
        .I1(out72[11]),
        .O(\line7_reg[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line7_reg[7]_i_3 
       (.I0(out71[10]),
        .I1(out72[10]),
        .O(\line7_reg[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line7_reg[7]_i_4 
       (.I0(out71[9]),
        .I1(out72[9]),
        .O(\line7_reg[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line7_reg[7]_i_5 
       (.I0(out71[8]),
        .I1(out72[8]),
        .O(\line7_reg[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \line7_reg_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line7[0]),
        .Q(line7_reg[0]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line7_reg_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line7[10]),
        .Q(line7_reg[10]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line7_reg_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line7[11]),
        .Q(line7_reg[11]),
        .R(btnDreg));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \line7_reg_reg[11]_i_1 
       (.CI(\line7_reg_reg[7]_i_1_n_0 ),
        .CO({\line7_reg_reg[11]_i_1_n_0 ,\NLW_line7_reg_reg[11]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(out71[15:12]),
        .O(line7[11:8]),
        .S({\line7_reg[11]_i_2_n_0 ,\line7_reg[11]_i_3_n_0 ,\line7_reg[11]_i_4_n_0 ,\line7_reg[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \line7_reg_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line7[12]),
        .Q(line7_reg[12]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line7_reg_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line7[13]),
        .Q(line7_reg[13]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line7_reg_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line7[14]),
        .Q(line7_reg[14]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line7_reg_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line7[15]),
        .Q(line7_reg[15]),
        .R(btnDreg));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \line7_reg_reg[15]_i_1 
       (.CI(\line7_reg_reg[11]_i_1_n_0 ),
        .CO({\line7_reg_reg[15]_i_1_n_0 ,\NLW_line7_reg_reg[15]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(out71[19:16]),
        .O(line7[15:12]),
        .S({\line7_reg[15]_i_2_n_0 ,\line7_reg[15]_i_3_n_0 ,\line7_reg[15]_i_4_n_0 ,\line7_reg[15]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \line7_reg_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line7[16]),
        .Q(line7_reg[16]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line7_reg_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line7[17]),
        .Q(line7_reg[17]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line7_reg_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line7[18]),
        .Q(line7_reg[18]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line7_reg_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line7[19]),
        .Q(line7_reg[19]),
        .R(btnDreg));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \line7_reg_reg[19]_i_1 
       (.CI(\line7_reg_reg[15]_i_1_n_0 ),
        .CO({\line7_reg_reg[19]_i_1_n_0 ,\NLW_line7_reg_reg[19]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(out71[23:20]),
        .O(line7[19:16]),
        .S({\line7_reg[19]_i_2_n_0 ,\line7_reg[19]_i_3_n_0 ,\line7_reg[19]_i_4_n_0 ,\line7_reg[19]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \line7_reg_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line7[1]),
        .Q(line7_reg[1]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line7_reg_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line7[20]),
        .Q(line7_reg[20]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line7_reg_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line7[21]),
        .Q(line7_reg[21]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line7_reg_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line7[22]),
        .Q(line7_reg[22]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line7_reg_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line7[23]),
        .Q(line7_reg[23]),
        .R(btnDreg));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \line7_reg_reg[23]_i_1 
       (.CI(\line7_reg_reg[19]_i_1_n_0 ),
        .CO({\line7_reg_reg[23]_i_1_n_0 ,\NLW_line7_reg_reg[23]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(out71[27:24]),
        .O(line7[23:20]),
        .S({\line7_reg[23]_i_2_n_0 ,\line7_reg[23]_i_3_n_0 ,\line7_reg[23]_i_4_n_0 ,\line7_reg[23]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \line7_reg_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line7[24]),
        .Q(line7_reg[24]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line7_reg_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line7[25]),
        .Q(line7_reg[25]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line7_reg_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line7[26]),
        .Q(line7_reg[26]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line7_reg_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line7[27]),
        .Q(line7_reg[27]),
        .R(btnDreg));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \line7_reg_reg[27]_i_1 
       (.CI(\line7_reg_reg[23]_i_1_n_0 ),
        .CO({\line7_reg_reg[27]_i_1_n_0 ,\NLW_line7_reg_reg[27]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(out71[31:28]),
        .O(line7[27:24]),
        .S({\line7_reg[27]_i_2_n_0 ,\line7_reg[27]_i_3_n_0 ,\line7_reg[27]_i_4_n_0 ,\line7_reg[27]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \line7_reg_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line7[28]),
        .Q(line7_reg[28]),
        .R(btnDreg));
  CARRY4 \line7_reg_reg[28]_i_1 
       (.CI(\line7_reg_reg[27]_i_1_n_0 ),
        .CO({\NLW_line7_reg_reg[28]_i_1_CO_UNCONNECTED [3:1],line7[28]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_line7_reg_reg[28]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE #(
    .INIT(1'b0)) 
    \line7_reg_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line7[2]),
        .Q(line7_reg[2]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line7_reg_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line7[3]),
        .Q(line7_reg[3]),
        .R(btnDreg));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \line7_reg_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\line7_reg_reg[3]_i_1_n_0 ,\NLW_line7_reg_reg[3]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(out71[7:4]),
        .O(line7[3:0]),
        .S({\line7_reg[3]_i_2_n_0 ,\line7_reg[3]_i_3_n_0 ,\line7_reg[3]_i_4_n_0 ,\line7_reg[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \line7_reg_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line7[4]),
        .Q(line7_reg[4]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line7_reg_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line7[5]),
        .Q(line7_reg[5]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line7_reg_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line7[6]),
        .Q(line7_reg[6]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line7_reg_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line7[7]),
        .Q(line7_reg[7]),
        .R(btnDreg));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \line7_reg_reg[7]_i_1 
       (.CI(\line7_reg_reg[3]_i_1_n_0 ),
        .CO({\line7_reg_reg[7]_i_1_n_0 ,\NLW_line7_reg_reg[7]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(out71[11:8]),
        .O(line7[7:4]),
        .S({\line7_reg[7]_i_2_n_0 ,\line7_reg[7]_i_3_n_0 ,\line7_reg[7]_i_4_n_0 ,\line7_reg[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \line7_reg_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line7[8]),
        .Q(line7_reg[8]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line7_reg_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line7[9]),
        .Q(line7_reg[9]),
        .R(btnDreg));
  LUT2 #(
    .INIT(4'h6)) 
    \line8_reg[11]_i_2 
       (.I0(out81[15]),
        .I1(out82[15]),
        .O(\line8_reg[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line8_reg[11]_i_3 
       (.I0(out81[14]),
        .I1(out82[14]),
        .O(\line8_reg[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line8_reg[11]_i_4 
       (.I0(out81[13]),
        .I1(out82[13]),
        .O(\line8_reg[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line8_reg[11]_i_5 
       (.I0(out81[12]),
        .I1(out82[12]),
        .O(\line8_reg[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line8_reg[15]_i_2 
       (.I0(out81[19]),
        .I1(out82[19]),
        .O(\line8_reg[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line8_reg[15]_i_3 
       (.I0(out81[18]),
        .I1(out82[18]),
        .O(\line8_reg[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line8_reg[15]_i_4 
       (.I0(out81[17]),
        .I1(out82[17]),
        .O(\line8_reg[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line8_reg[15]_i_5 
       (.I0(out81[16]),
        .I1(out82[16]),
        .O(\line8_reg[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line8_reg[19]_i_2 
       (.I0(out81[23]),
        .I1(out82[23]),
        .O(\line8_reg[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line8_reg[19]_i_3 
       (.I0(out81[22]),
        .I1(out82[22]),
        .O(\line8_reg[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line8_reg[19]_i_4 
       (.I0(out81[21]),
        .I1(out82[21]),
        .O(\line8_reg[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line8_reg[19]_i_5 
       (.I0(out81[20]),
        .I1(out82[20]),
        .O(\line8_reg[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line8_reg[23]_i_2 
       (.I0(out81[27]),
        .I1(out82[27]),
        .O(\line8_reg[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line8_reg[23]_i_3 
       (.I0(out81[26]),
        .I1(out82[26]),
        .O(\line8_reg[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line8_reg[23]_i_4 
       (.I0(out81[25]),
        .I1(out82[25]),
        .O(\line8_reg[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line8_reg[23]_i_5 
       (.I0(out81[24]),
        .I1(out82[24]),
        .O(\line8_reg[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line8_reg[27]_i_2 
       (.I0(out81[31]),
        .I1(out82[31]),
        .O(\line8_reg[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line8_reg[27]_i_3 
       (.I0(out81[30]),
        .I1(out82[30]),
        .O(\line8_reg[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line8_reg[27]_i_4 
       (.I0(out81[29]),
        .I1(out82[29]),
        .O(\line8_reg[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line8_reg[27]_i_5 
       (.I0(out81[28]),
        .I1(out82[28]),
        .O(\line8_reg[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line8_reg[3]_i_2 
       (.I0(out81[7]),
        .I1(out82[7]),
        .O(\line8_reg[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line8_reg[3]_i_3 
       (.I0(out81[6]),
        .I1(out82[6]),
        .O(\line8_reg[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line8_reg[3]_i_4 
       (.I0(out81[5]),
        .I1(out82[5]),
        .O(\line8_reg[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line8_reg[3]_i_5 
       (.I0(out81[4]),
        .I1(out82[4]),
        .O(\line8_reg[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line8_reg[7]_i_2 
       (.I0(out81[11]),
        .I1(out82[11]),
        .O(\line8_reg[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line8_reg[7]_i_3 
       (.I0(out81[10]),
        .I1(out82[10]),
        .O(\line8_reg[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line8_reg[7]_i_4 
       (.I0(out81[9]),
        .I1(out82[9]),
        .O(\line8_reg[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \line8_reg[7]_i_5 
       (.I0(out81[8]),
        .I1(out82[8]),
        .O(\line8_reg[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \line8_reg_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line8[0]),
        .Q(line8_reg[0]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line8_reg_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line8[10]),
        .Q(line8_reg[10]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line8_reg_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line8[11]),
        .Q(line8_reg[11]),
        .R(btnDreg));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \line8_reg_reg[11]_i_1 
       (.CI(\line8_reg_reg[7]_i_1_n_0 ),
        .CO({\line8_reg_reg[11]_i_1_n_0 ,\NLW_line8_reg_reg[11]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(out81[15:12]),
        .O(line8[11:8]),
        .S({\line8_reg[11]_i_2_n_0 ,\line8_reg[11]_i_3_n_0 ,\line8_reg[11]_i_4_n_0 ,\line8_reg[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \line8_reg_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line8[12]),
        .Q(line8_reg[12]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line8_reg_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line8[13]),
        .Q(line8_reg[13]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line8_reg_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line8[14]),
        .Q(line8_reg[14]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line8_reg_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line8[15]),
        .Q(line8_reg[15]),
        .R(btnDreg));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \line8_reg_reg[15]_i_1 
       (.CI(\line8_reg_reg[11]_i_1_n_0 ),
        .CO({\line8_reg_reg[15]_i_1_n_0 ,\NLW_line8_reg_reg[15]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(out81[19:16]),
        .O(line8[15:12]),
        .S({\line8_reg[15]_i_2_n_0 ,\line8_reg[15]_i_3_n_0 ,\line8_reg[15]_i_4_n_0 ,\line8_reg[15]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \line8_reg_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line8[16]),
        .Q(line8_reg[16]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line8_reg_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line8[17]),
        .Q(line8_reg[17]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line8_reg_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line8[18]),
        .Q(line8_reg[18]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line8_reg_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line8[19]),
        .Q(line8_reg[19]),
        .R(btnDreg));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \line8_reg_reg[19]_i_1 
       (.CI(\line8_reg_reg[15]_i_1_n_0 ),
        .CO({\line8_reg_reg[19]_i_1_n_0 ,\NLW_line8_reg_reg[19]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(out81[23:20]),
        .O(line8[19:16]),
        .S({\line8_reg[19]_i_2_n_0 ,\line8_reg[19]_i_3_n_0 ,\line8_reg[19]_i_4_n_0 ,\line8_reg[19]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \line8_reg_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line8[1]),
        .Q(line8_reg[1]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line8_reg_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line8[20]),
        .Q(line8_reg[20]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line8_reg_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line8[21]),
        .Q(line8_reg[21]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line8_reg_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line8[22]),
        .Q(line8_reg[22]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line8_reg_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line8[23]),
        .Q(line8_reg[23]),
        .R(btnDreg));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \line8_reg_reg[23]_i_1 
       (.CI(\line8_reg_reg[19]_i_1_n_0 ),
        .CO({\line8_reg_reg[23]_i_1_n_0 ,\NLW_line8_reg_reg[23]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(out81[27:24]),
        .O(line8[23:20]),
        .S({\line8_reg[23]_i_2_n_0 ,\line8_reg[23]_i_3_n_0 ,\line8_reg[23]_i_4_n_0 ,\line8_reg[23]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \line8_reg_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line8[24]),
        .Q(line8_reg[24]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line8_reg_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line8[25]),
        .Q(line8_reg[25]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line8_reg_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line8[26]),
        .Q(line8_reg[26]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line8_reg_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line8[27]),
        .Q(line8_reg[27]),
        .R(btnDreg));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \line8_reg_reg[27]_i_1 
       (.CI(\line8_reg_reg[23]_i_1_n_0 ),
        .CO({\line8_reg_reg[27]_i_1_n_0 ,\NLW_line8_reg_reg[27]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(out81[31:28]),
        .O(line8[27:24]),
        .S({\line8_reg[27]_i_2_n_0 ,\line8_reg[27]_i_3_n_0 ,\line8_reg[27]_i_4_n_0 ,\line8_reg[27]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \line8_reg_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line8[28]),
        .Q(line8_reg[28]),
        .R(btnDreg));
  CARRY4 \line8_reg_reg[28]_i_1 
       (.CI(\line8_reg_reg[27]_i_1_n_0 ),
        .CO({\NLW_line8_reg_reg[28]_i_1_CO_UNCONNECTED [3:1],line8[28]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_line8_reg_reg[28]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE #(
    .INIT(1'b0)) 
    \line8_reg_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line8[2]),
        .Q(line8_reg[2]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line8_reg_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line8[3]),
        .Q(line8_reg[3]),
        .R(btnDreg));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \line8_reg_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\line8_reg_reg[3]_i_1_n_0 ,\NLW_line8_reg_reg[3]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(out81[7:4]),
        .O(line8[3:0]),
        .S({\line8_reg[3]_i_2_n_0 ,\line8_reg[3]_i_3_n_0 ,\line8_reg[3]_i_4_n_0 ,\line8_reg[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \line8_reg_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line8[4]),
        .Q(line8_reg[4]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line8_reg_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line8[5]),
        .Q(line8_reg[5]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line8_reg_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line8[6]),
        .Q(line8_reg[6]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line8_reg_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line8[7]),
        .Q(line8_reg[7]),
        .R(btnDreg));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \line8_reg_reg[7]_i_1 
       (.CI(\line8_reg_reg[3]_i_1_n_0 ),
        .CO({\line8_reg_reg[7]_i_1_n_0 ,\NLW_line8_reg_reg[7]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(out81[11:8]),
        .O(line8[7:4]),
        .S({\line8_reg[7]_i_2_n_0 ,\line8_reg[7]_i_3_n_0 ,\line8_reg[7]_i_4_n_0 ,\line8_reg[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \line8_reg_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line8[8]),
        .Q(line8_reg[8]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \line8_reg_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(line8[9]),
        .Q(line8_reg[9]),
        .R(btnDreg));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \res[0]_i_1 
       (.I0(final1[16]),
        .I1(final2[16]),
        .I2(sw_reg),
        .I3(final1[0]),
        .I4(final2[0]),
        .I5(p_0_in),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \res[0]_i_2 
       (.I0(do_out1_reg_reg[16]),
        .I1(do_out2_reg_reg[16]),
        .I2(\led_OBUF[1]_inst_i_2_n_0 ),
        .I3(semi2[16]),
        .I4(\led_OBUF[3]_inst_i_3_n_0 ),
        .O(final1[16]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \res[0]_i_3 
       (.I0(do_out5_reg_reg[16]),
        .I1(do_out6_reg_reg[16]),
        .I2(\led_OBUF[5]_inst_i_2_n_0 ),
        .I3(semi4[16]),
        .I4(\led_OBUF[7]_inst_i_3_n_0 ),
        .O(final2[16]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \res[0]_i_4 
       (.I0(do_out1_reg_reg[0]),
        .I1(do_out2_reg_reg[0]),
        .I2(\led_OBUF[1]_inst_i_2_n_0 ),
        .I3(semi2[0]),
        .I4(\led_OBUF[3]_inst_i_3_n_0 ),
        .O(final1[0]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \res[0]_i_5 
       (.I0(do_out5_reg_reg[0]),
        .I1(do_out6_reg_reg[0]),
        .I2(\led_OBUF[5]_inst_i_2_n_0 ),
        .I3(semi4[0]),
        .I4(\led_OBUF[7]_inst_i_3_n_0 ),
        .O(final2[0]));
  LUT3 #(
    .INIT(8'hAC)) 
    \res[0]_i_6 
       (.I0(do_out3_reg_reg[16]),
        .I1(do_out4_reg_reg[16]),
        .I2(\led_OBUF[3]_inst_i_2_n_0 ),
        .O(semi2[16]));
  LUT3 #(
    .INIT(8'hAC)) 
    \res[0]_i_7 
       (.I0(do_out7_reg_reg[16]),
        .I1(do_out8_reg_reg[16]),
        .I2(\led_OBUF[7]_inst_i_2_n_0 ),
        .O(semi4[16]));
  LUT3 #(
    .INIT(8'hAC)) 
    \res[0]_i_8 
       (.I0(do_out3_reg_reg[0]),
        .I1(do_out4_reg_reg[0]),
        .I2(\led_OBUF[3]_inst_i_2_n_0 ),
        .O(semi2[0]));
  LUT3 #(
    .INIT(8'hAC)) 
    \res[0]_i_9 
       (.I0(do_out7_reg_reg[0]),
        .I1(do_out8_reg_reg[0]),
        .I2(\led_OBUF[7]_inst_i_2_n_0 ),
        .O(semi4[0]));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \res[10]_i_1 
       (.I0(final1[26]),
        .I1(final2[26]),
        .I2(sw_reg),
        .I3(final1[10]),
        .I4(final2[10]),
        .I5(p_0_in),
        .O(D[10]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \res[10]_i_2 
       (.I0(do_out1_reg_reg[26]),
        .I1(do_out2_reg_reg[26]),
        .I2(\led_OBUF[1]_inst_i_2_n_0 ),
        .I3(semi2[26]),
        .I4(\led_OBUF[3]_inst_i_3_n_0 ),
        .O(final1[26]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \res[10]_i_3 
       (.I0(do_out5_reg_reg[26]),
        .I1(do_out6_reg_reg[26]),
        .I2(\led_OBUF[5]_inst_i_2_n_0 ),
        .I3(semi4[26]),
        .I4(\led_OBUF[7]_inst_i_3_n_0 ),
        .O(final2[26]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \res[10]_i_4 
       (.I0(do_out1_reg_reg[10]),
        .I1(do_out2_reg_reg[10]),
        .I2(\led_OBUF[1]_inst_i_2_n_0 ),
        .I3(semi2[10]),
        .I4(\led_OBUF[3]_inst_i_3_n_0 ),
        .O(final1[10]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \res[10]_i_5 
       (.I0(do_out5_reg_reg[10]),
        .I1(do_out6_reg_reg[10]),
        .I2(\led_OBUF[5]_inst_i_2_n_0 ),
        .I3(semi4[10]),
        .I4(\led_OBUF[7]_inst_i_3_n_0 ),
        .O(final2[10]));
  LUT3 #(
    .INIT(8'hAC)) 
    \res[10]_i_6 
       (.I0(do_out3_reg_reg[26]),
        .I1(do_out4_reg_reg[26]),
        .I2(\led_OBUF[3]_inst_i_2_n_0 ),
        .O(semi2[26]));
  LUT3 #(
    .INIT(8'hAC)) 
    \res[10]_i_7 
       (.I0(do_out7_reg_reg[26]),
        .I1(do_out8_reg_reg[26]),
        .I2(\led_OBUF[7]_inst_i_2_n_0 ),
        .O(semi4[26]));
  LUT3 #(
    .INIT(8'hAC)) 
    \res[10]_i_8 
       (.I0(do_out3_reg_reg[10]),
        .I1(do_out4_reg_reg[10]),
        .I2(\led_OBUF[3]_inst_i_2_n_0 ),
        .O(semi2[10]));
  LUT3 #(
    .INIT(8'hAC)) 
    \res[10]_i_9 
       (.I0(do_out7_reg_reg[10]),
        .I1(do_out8_reg_reg[10]),
        .I2(\led_OBUF[7]_inst_i_2_n_0 ),
        .O(semi4[10]));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \res[11]_i_1 
       (.I0(final1[27]),
        .I1(final2[27]),
        .I2(sw_reg),
        .I3(final1[11]),
        .I4(final2[11]),
        .I5(p_0_in),
        .O(D[11]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \res[11]_i_2 
       (.I0(do_out1_reg_reg[27]),
        .I1(do_out2_reg_reg[27]),
        .I2(\led_OBUF[1]_inst_i_2_n_0 ),
        .I3(semi2[27]),
        .I4(\led_OBUF[3]_inst_i_3_n_0 ),
        .O(final1[27]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \res[11]_i_3 
       (.I0(do_out5_reg_reg[27]),
        .I1(do_out6_reg_reg[27]),
        .I2(\led_OBUF[5]_inst_i_2_n_0 ),
        .I3(semi4[27]),
        .I4(\led_OBUF[7]_inst_i_3_n_0 ),
        .O(final2[27]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \res[11]_i_4 
       (.I0(do_out1_reg_reg[11]),
        .I1(do_out2_reg_reg[11]),
        .I2(\led_OBUF[1]_inst_i_2_n_0 ),
        .I3(semi2[11]),
        .I4(\led_OBUF[3]_inst_i_3_n_0 ),
        .O(final1[11]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \res[11]_i_5 
       (.I0(do_out5_reg_reg[11]),
        .I1(do_out6_reg_reg[11]),
        .I2(\led_OBUF[5]_inst_i_2_n_0 ),
        .I3(semi4[11]),
        .I4(\led_OBUF[7]_inst_i_3_n_0 ),
        .O(final2[11]));
  LUT3 #(
    .INIT(8'hAC)) 
    \res[11]_i_6 
       (.I0(do_out3_reg_reg[27]),
        .I1(do_out4_reg_reg[27]),
        .I2(\led_OBUF[3]_inst_i_2_n_0 ),
        .O(semi2[27]));
  LUT3 #(
    .INIT(8'hAC)) 
    \res[11]_i_7 
       (.I0(do_out7_reg_reg[27]),
        .I1(do_out8_reg_reg[27]),
        .I2(\led_OBUF[7]_inst_i_2_n_0 ),
        .O(semi4[27]));
  LUT3 #(
    .INIT(8'hAC)) 
    \res[11]_i_8 
       (.I0(do_out3_reg_reg[11]),
        .I1(do_out4_reg_reg[11]),
        .I2(\led_OBUF[3]_inst_i_2_n_0 ),
        .O(semi2[11]));
  LUT3 #(
    .INIT(8'hAC)) 
    \res[11]_i_9 
       (.I0(do_out7_reg_reg[11]),
        .I1(do_out8_reg_reg[11]),
        .I2(\led_OBUF[7]_inst_i_2_n_0 ),
        .O(semi4[11]));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \res[12]_i_1 
       (.I0(final1[28]),
        .I1(final2[28]),
        .I2(sw_reg),
        .I3(final1[12]),
        .I4(final2[12]),
        .I5(p_0_in),
        .O(D[12]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \res[12]_i_2 
       (.I0(do_out1_reg_reg[28]),
        .I1(do_out2_reg_reg[28]),
        .I2(\led_OBUF[1]_inst_i_2_n_0 ),
        .I3(semi2[28]),
        .I4(\led_OBUF[3]_inst_i_3_n_0 ),
        .O(final1[28]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \res[12]_i_3 
       (.I0(do_out5_reg_reg[28]),
        .I1(do_out6_reg_reg[28]),
        .I2(\led_OBUF[5]_inst_i_2_n_0 ),
        .I3(semi4[28]),
        .I4(\led_OBUF[7]_inst_i_3_n_0 ),
        .O(final2[28]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \res[12]_i_4 
       (.I0(do_out1_reg_reg[12]),
        .I1(do_out2_reg_reg[12]),
        .I2(\led_OBUF[1]_inst_i_2_n_0 ),
        .I3(semi2[12]),
        .I4(\led_OBUF[3]_inst_i_3_n_0 ),
        .O(final1[12]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \res[12]_i_5 
       (.I0(do_out5_reg_reg[12]),
        .I1(do_out6_reg_reg[12]),
        .I2(\led_OBUF[5]_inst_i_2_n_0 ),
        .I3(semi4[12]),
        .I4(\led_OBUF[7]_inst_i_3_n_0 ),
        .O(final2[12]));
  LUT3 #(
    .INIT(8'hAC)) 
    \res[12]_i_6 
       (.I0(do_out3_reg_reg[28]),
        .I1(do_out4_reg_reg[28]),
        .I2(\led_OBUF[3]_inst_i_2_n_0 ),
        .O(semi2[28]));
  LUT3 #(
    .INIT(8'hAC)) 
    \res[12]_i_7 
       (.I0(do_out7_reg_reg[28]),
        .I1(do_out8_reg_reg[28]),
        .I2(\led_OBUF[7]_inst_i_2_n_0 ),
        .O(semi4[28]));
  LUT3 #(
    .INIT(8'hAC)) 
    \res[12]_i_8 
       (.I0(do_out3_reg_reg[12]),
        .I1(do_out4_reg_reg[12]),
        .I2(\led_OBUF[3]_inst_i_2_n_0 ),
        .O(semi2[12]));
  LUT3 #(
    .INIT(8'hAC)) 
    \res[12]_i_9 
       (.I0(do_out7_reg_reg[12]),
        .I1(do_out8_reg_reg[12]),
        .I2(\led_OBUF[7]_inst_i_2_n_0 ),
        .O(semi4[12]));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \res[13]_i_1 
       (.I0(final1[29]),
        .I1(final2[29]),
        .I2(sw_reg),
        .I3(final1[13]),
        .I4(final2[13]),
        .I5(p_0_in),
        .O(D[13]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \res[13]_i_2 
       (.I0(do_out1_reg_reg[29]),
        .I1(do_out2_reg_reg[29]),
        .I2(\led_OBUF[1]_inst_i_2_n_0 ),
        .I3(semi2[29]),
        .I4(\led_OBUF[3]_inst_i_3_n_0 ),
        .O(final1[29]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \res[13]_i_3 
       (.I0(do_out5_reg_reg[29]),
        .I1(do_out6_reg_reg[29]),
        .I2(\led_OBUF[5]_inst_i_2_n_0 ),
        .I3(semi4[29]),
        .I4(\led_OBUF[7]_inst_i_3_n_0 ),
        .O(final2[29]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \res[13]_i_4 
       (.I0(do_out1_reg_reg[13]),
        .I1(do_out2_reg_reg[13]),
        .I2(\led_OBUF[1]_inst_i_2_n_0 ),
        .I3(semi2[13]),
        .I4(\led_OBUF[3]_inst_i_3_n_0 ),
        .O(final1[13]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \res[13]_i_5 
       (.I0(do_out5_reg_reg[13]),
        .I1(do_out6_reg_reg[13]),
        .I2(\led_OBUF[5]_inst_i_2_n_0 ),
        .I3(semi4[13]),
        .I4(\led_OBUF[7]_inst_i_3_n_0 ),
        .O(final2[13]));
  LUT3 #(
    .INIT(8'hAC)) 
    \res[13]_i_6 
       (.I0(do_out3_reg_reg[29]),
        .I1(do_out4_reg_reg[29]),
        .I2(\led_OBUF[3]_inst_i_2_n_0 ),
        .O(semi2[29]));
  LUT3 #(
    .INIT(8'hAC)) 
    \res[13]_i_7 
       (.I0(do_out7_reg_reg[29]),
        .I1(do_out8_reg_reg[29]),
        .I2(\led_OBUF[7]_inst_i_2_n_0 ),
        .O(semi4[29]));
  LUT3 #(
    .INIT(8'hAC)) 
    \res[13]_i_8 
       (.I0(do_out3_reg_reg[13]),
        .I1(do_out4_reg_reg[13]),
        .I2(\led_OBUF[3]_inst_i_2_n_0 ),
        .O(semi2[13]));
  LUT3 #(
    .INIT(8'hAC)) 
    \res[13]_i_9 
       (.I0(do_out7_reg_reg[13]),
        .I1(do_out8_reg_reg[13]),
        .I2(\led_OBUF[7]_inst_i_2_n_0 ),
        .O(semi4[13]));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \res[14]_i_1 
       (.I0(final1[30]),
        .I1(final2[30]),
        .I2(sw_reg),
        .I3(final1[14]),
        .I4(final2[14]),
        .I5(p_0_in),
        .O(D[14]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \res[14]_i_2 
       (.I0(do_out1_reg_reg[30]),
        .I1(do_out2_reg_reg[30]),
        .I2(\led_OBUF[1]_inst_i_2_n_0 ),
        .I3(semi2[30]),
        .I4(\led_OBUF[3]_inst_i_3_n_0 ),
        .O(final1[30]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \res[14]_i_3 
       (.I0(do_out5_reg_reg[30]),
        .I1(do_out6_reg_reg[30]),
        .I2(\led_OBUF[5]_inst_i_2_n_0 ),
        .I3(semi4[30]),
        .I4(\led_OBUF[7]_inst_i_3_n_0 ),
        .O(final2[30]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \res[14]_i_4 
       (.I0(do_out1_reg_reg[14]),
        .I1(do_out2_reg_reg[14]),
        .I2(\led_OBUF[1]_inst_i_2_n_0 ),
        .I3(semi2[14]),
        .I4(\led_OBUF[3]_inst_i_3_n_0 ),
        .O(final1[14]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \res[14]_i_5 
       (.I0(do_out5_reg_reg[14]),
        .I1(do_out6_reg_reg[14]),
        .I2(\led_OBUF[5]_inst_i_2_n_0 ),
        .I3(semi4[14]),
        .I4(\led_OBUF[7]_inst_i_3_n_0 ),
        .O(final2[14]));
  LUT3 #(
    .INIT(8'hAC)) 
    \res[14]_i_6 
       (.I0(do_out3_reg_reg[30]),
        .I1(do_out4_reg_reg[30]),
        .I2(\led_OBUF[3]_inst_i_2_n_0 ),
        .O(semi2[30]));
  LUT3 #(
    .INIT(8'hAC)) 
    \res[14]_i_7 
       (.I0(do_out7_reg_reg[30]),
        .I1(do_out8_reg_reg[30]),
        .I2(\led_OBUF[7]_inst_i_2_n_0 ),
        .O(semi4[30]));
  LUT3 #(
    .INIT(8'hAC)) 
    \res[14]_i_8 
       (.I0(do_out3_reg_reg[14]),
        .I1(do_out4_reg_reg[14]),
        .I2(\led_OBUF[3]_inst_i_2_n_0 ),
        .O(semi2[14]));
  LUT3 #(
    .INIT(8'hAC)) 
    \res[14]_i_9 
       (.I0(do_out7_reg_reg[14]),
        .I1(do_out8_reg_reg[14]),
        .I2(\led_OBUF[7]_inst_i_2_n_0 ),
        .O(semi4[14]));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \res[15]_i_1 
       (.I0(final1[31]),
        .I1(final2[31]),
        .I2(sw_reg),
        .I3(final1[15]),
        .I4(final2[15]),
        .I5(p_0_in),
        .O(D[15]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \res[15]_i_2 
       (.I0(do_out1_reg_reg[31]),
        .I1(do_out2_reg_reg[31]),
        .I2(\led_OBUF[1]_inst_i_2_n_0 ),
        .I3(semi2[31]),
        .I4(\led_OBUF[3]_inst_i_3_n_0 ),
        .O(final1[31]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \res[15]_i_3 
       (.I0(do_out5_reg_reg[31]),
        .I1(do_out6_reg_reg[31]),
        .I2(\led_OBUF[5]_inst_i_2_n_0 ),
        .I3(semi4[31]),
        .I4(\led_OBUF[7]_inst_i_3_n_0 ),
        .O(final2[31]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \res[15]_i_4 
       (.I0(do_out1_reg_reg[15]),
        .I1(do_out2_reg_reg[15]),
        .I2(\led_OBUF[1]_inst_i_2_n_0 ),
        .I3(semi2[15]),
        .I4(\led_OBUF[3]_inst_i_3_n_0 ),
        .O(final1[15]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \res[15]_i_5 
       (.I0(do_out5_reg_reg[15]),
        .I1(do_out6_reg_reg[15]),
        .I2(\led_OBUF[5]_inst_i_2_n_0 ),
        .I3(semi4[15]),
        .I4(\led_OBUF[7]_inst_i_3_n_0 ),
        .O(final2[15]));
  LUT3 #(
    .INIT(8'hAC)) 
    \res[15]_i_6 
       (.I0(do_out3_reg_reg[31]),
        .I1(do_out4_reg_reg[31]),
        .I2(\led_OBUF[3]_inst_i_2_n_0 ),
        .O(semi2[31]));
  LUT3 #(
    .INIT(8'hAC)) 
    \res[15]_i_7 
       (.I0(do_out7_reg_reg[31]),
        .I1(do_out8_reg_reg[31]),
        .I2(\led_OBUF[7]_inst_i_2_n_0 ),
        .O(semi4[31]));
  LUT3 #(
    .INIT(8'hAC)) 
    \res[15]_i_8 
       (.I0(do_out3_reg_reg[15]),
        .I1(do_out4_reg_reg[15]),
        .I2(\led_OBUF[3]_inst_i_2_n_0 ),
        .O(semi2[15]));
  LUT3 #(
    .INIT(8'hAC)) 
    \res[15]_i_9 
       (.I0(do_out7_reg_reg[15]),
        .I1(do_out8_reg_reg[15]),
        .I2(\led_OBUF[7]_inst_i_2_n_0 ),
        .O(semi4[15]));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \res[1]_i_1 
       (.I0(final1[17]),
        .I1(final2[17]),
        .I2(sw_reg),
        .I3(final1[1]),
        .I4(final2[1]),
        .I5(p_0_in),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \res[1]_i_2 
       (.I0(do_out1_reg_reg[17]),
        .I1(do_out2_reg_reg[17]),
        .I2(\led_OBUF[1]_inst_i_2_n_0 ),
        .I3(semi2[17]),
        .I4(\led_OBUF[3]_inst_i_3_n_0 ),
        .O(final1[17]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \res[1]_i_3 
       (.I0(do_out5_reg_reg[17]),
        .I1(do_out6_reg_reg[17]),
        .I2(\led_OBUF[5]_inst_i_2_n_0 ),
        .I3(semi4[17]),
        .I4(\led_OBUF[7]_inst_i_3_n_0 ),
        .O(final2[17]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \res[1]_i_4 
       (.I0(do_out1_reg_reg[1]),
        .I1(do_out2_reg_reg[1]),
        .I2(\led_OBUF[1]_inst_i_2_n_0 ),
        .I3(semi2[1]),
        .I4(\led_OBUF[3]_inst_i_3_n_0 ),
        .O(final1[1]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \res[1]_i_5 
       (.I0(do_out5_reg_reg[1]),
        .I1(do_out6_reg_reg[1]),
        .I2(\led_OBUF[5]_inst_i_2_n_0 ),
        .I3(semi4[1]),
        .I4(\led_OBUF[7]_inst_i_3_n_0 ),
        .O(final2[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    \res[1]_i_6 
       (.I0(do_out3_reg_reg[17]),
        .I1(do_out4_reg_reg[17]),
        .I2(\led_OBUF[3]_inst_i_2_n_0 ),
        .O(semi2[17]));
  LUT3 #(
    .INIT(8'hAC)) 
    \res[1]_i_7 
       (.I0(do_out7_reg_reg[17]),
        .I1(do_out8_reg_reg[17]),
        .I2(\led_OBUF[7]_inst_i_2_n_0 ),
        .O(semi4[17]));
  LUT3 #(
    .INIT(8'hAC)) 
    \res[1]_i_8 
       (.I0(do_out3_reg_reg[1]),
        .I1(do_out4_reg_reg[1]),
        .I2(\led_OBUF[3]_inst_i_2_n_0 ),
        .O(semi2[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    \res[1]_i_9 
       (.I0(do_out7_reg_reg[1]),
        .I1(do_out8_reg_reg[1]),
        .I2(\led_OBUF[7]_inst_i_2_n_0 ),
        .O(semi4[1]));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \res[2]_i_1 
       (.I0(final1[18]),
        .I1(final2[18]),
        .I2(sw_reg),
        .I3(final1[2]),
        .I4(final2[2]),
        .I5(p_0_in),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \res[2]_i_2 
       (.I0(do_out1_reg_reg[18]),
        .I1(do_out2_reg_reg[18]),
        .I2(\led_OBUF[1]_inst_i_2_n_0 ),
        .I3(semi2[18]),
        .I4(\led_OBUF[3]_inst_i_3_n_0 ),
        .O(final1[18]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \res[2]_i_3 
       (.I0(do_out5_reg_reg[18]),
        .I1(do_out6_reg_reg[18]),
        .I2(\led_OBUF[5]_inst_i_2_n_0 ),
        .I3(semi4[18]),
        .I4(\led_OBUF[7]_inst_i_3_n_0 ),
        .O(final2[18]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \res[2]_i_4 
       (.I0(do_out1_reg_reg[2]),
        .I1(do_out2_reg_reg[2]),
        .I2(\led_OBUF[1]_inst_i_2_n_0 ),
        .I3(semi2[2]),
        .I4(\led_OBUF[3]_inst_i_3_n_0 ),
        .O(final1[2]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \res[2]_i_5 
       (.I0(do_out5_reg_reg[2]),
        .I1(do_out6_reg_reg[2]),
        .I2(\led_OBUF[5]_inst_i_2_n_0 ),
        .I3(semi4[2]),
        .I4(\led_OBUF[7]_inst_i_3_n_0 ),
        .O(final2[2]));
  LUT3 #(
    .INIT(8'hAC)) 
    \res[2]_i_6 
       (.I0(do_out3_reg_reg[18]),
        .I1(do_out4_reg_reg[18]),
        .I2(\led_OBUF[3]_inst_i_2_n_0 ),
        .O(semi2[18]));
  LUT3 #(
    .INIT(8'hAC)) 
    \res[2]_i_7 
       (.I0(do_out7_reg_reg[18]),
        .I1(do_out8_reg_reg[18]),
        .I2(\led_OBUF[7]_inst_i_2_n_0 ),
        .O(semi4[18]));
  LUT3 #(
    .INIT(8'hAC)) 
    \res[2]_i_8 
       (.I0(do_out3_reg_reg[2]),
        .I1(do_out4_reg_reg[2]),
        .I2(\led_OBUF[3]_inst_i_2_n_0 ),
        .O(semi2[2]));
  LUT3 #(
    .INIT(8'hAC)) 
    \res[2]_i_9 
       (.I0(do_out7_reg_reg[2]),
        .I1(do_out8_reg_reg[2]),
        .I2(\led_OBUF[7]_inst_i_2_n_0 ),
        .O(semi4[2]));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \res[3]_i_1 
       (.I0(final1[19]),
        .I1(final2[19]),
        .I2(sw_reg),
        .I3(final1[3]),
        .I4(final2[3]),
        .I5(p_0_in),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \res[3]_i_2 
       (.I0(do_out1_reg_reg[19]),
        .I1(do_out2_reg_reg[19]),
        .I2(\led_OBUF[1]_inst_i_2_n_0 ),
        .I3(semi2[19]),
        .I4(\led_OBUF[3]_inst_i_3_n_0 ),
        .O(final1[19]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \res[3]_i_3 
       (.I0(do_out5_reg_reg[19]),
        .I1(do_out6_reg_reg[19]),
        .I2(\led_OBUF[5]_inst_i_2_n_0 ),
        .I3(semi4[19]),
        .I4(\led_OBUF[7]_inst_i_3_n_0 ),
        .O(final2[19]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \res[3]_i_4 
       (.I0(do_out1_reg_reg[3]),
        .I1(do_out2_reg_reg[3]),
        .I2(\led_OBUF[1]_inst_i_2_n_0 ),
        .I3(semi2[3]),
        .I4(\led_OBUF[3]_inst_i_3_n_0 ),
        .O(final1[3]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \res[3]_i_5 
       (.I0(do_out5_reg_reg[3]),
        .I1(do_out6_reg_reg[3]),
        .I2(\led_OBUF[5]_inst_i_2_n_0 ),
        .I3(semi4[3]),
        .I4(\led_OBUF[7]_inst_i_3_n_0 ),
        .O(final2[3]));
  LUT3 #(
    .INIT(8'hAC)) 
    \res[3]_i_6 
       (.I0(do_out3_reg_reg[19]),
        .I1(do_out4_reg_reg[19]),
        .I2(\led_OBUF[3]_inst_i_2_n_0 ),
        .O(semi2[19]));
  LUT3 #(
    .INIT(8'hAC)) 
    \res[3]_i_7 
       (.I0(do_out7_reg_reg[19]),
        .I1(do_out8_reg_reg[19]),
        .I2(\led_OBUF[7]_inst_i_2_n_0 ),
        .O(semi4[19]));
  LUT3 #(
    .INIT(8'hAC)) 
    \res[3]_i_8 
       (.I0(do_out3_reg_reg[3]),
        .I1(do_out4_reg_reg[3]),
        .I2(\led_OBUF[3]_inst_i_2_n_0 ),
        .O(semi2[3]));
  LUT3 #(
    .INIT(8'hAC)) 
    \res[3]_i_9 
       (.I0(do_out7_reg_reg[3]),
        .I1(do_out8_reg_reg[3]),
        .I2(\led_OBUF[7]_inst_i_2_n_0 ),
        .O(semi4[3]));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \res[4]_i_1 
       (.I0(final1[20]),
        .I1(final2[20]),
        .I2(sw_reg),
        .I3(final1[4]),
        .I4(final2[4]),
        .I5(p_0_in),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \res[4]_i_2 
       (.I0(do_out1_reg_reg[20]),
        .I1(do_out2_reg_reg[20]),
        .I2(\led_OBUF[1]_inst_i_2_n_0 ),
        .I3(semi2[20]),
        .I4(\led_OBUF[3]_inst_i_3_n_0 ),
        .O(final1[20]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \res[4]_i_3 
       (.I0(do_out5_reg_reg[20]),
        .I1(do_out6_reg_reg[20]),
        .I2(\led_OBUF[5]_inst_i_2_n_0 ),
        .I3(semi4[20]),
        .I4(\led_OBUF[7]_inst_i_3_n_0 ),
        .O(final2[20]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \res[4]_i_4 
       (.I0(do_out1_reg_reg[4]),
        .I1(do_out2_reg_reg[4]),
        .I2(\led_OBUF[1]_inst_i_2_n_0 ),
        .I3(semi2[4]),
        .I4(\led_OBUF[3]_inst_i_3_n_0 ),
        .O(final1[4]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \res[4]_i_5 
       (.I0(do_out5_reg_reg[4]),
        .I1(do_out6_reg_reg[4]),
        .I2(\led_OBUF[5]_inst_i_2_n_0 ),
        .I3(semi4[4]),
        .I4(\led_OBUF[7]_inst_i_3_n_0 ),
        .O(final2[4]));
  LUT3 #(
    .INIT(8'hAC)) 
    \res[4]_i_6 
       (.I0(do_out3_reg_reg[20]),
        .I1(do_out4_reg_reg[20]),
        .I2(\led_OBUF[3]_inst_i_2_n_0 ),
        .O(semi2[20]));
  LUT3 #(
    .INIT(8'hAC)) 
    \res[4]_i_7 
       (.I0(do_out7_reg_reg[20]),
        .I1(do_out8_reg_reg[20]),
        .I2(\led_OBUF[7]_inst_i_2_n_0 ),
        .O(semi4[20]));
  LUT3 #(
    .INIT(8'hAC)) 
    \res[4]_i_8 
       (.I0(do_out3_reg_reg[4]),
        .I1(do_out4_reg_reg[4]),
        .I2(\led_OBUF[3]_inst_i_2_n_0 ),
        .O(semi2[4]));
  LUT3 #(
    .INIT(8'hAC)) 
    \res[4]_i_9 
       (.I0(do_out7_reg_reg[4]),
        .I1(do_out8_reg_reg[4]),
        .I2(\led_OBUF[7]_inst_i_2_n_0 ),
        .O(semi4[4]));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \res[5]_i_1 
       (.I0(final1[21]),
        .I1(final2[21]),
        .I2(sw_reg),
        .I3(final1[5]),
        .I4(final2[5]),
        .I5(p_0_in),
        .O(D[5]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \res[5]_i_2 
       (.I0(do_out1_reg_reg[21]),
        .I1(do_out2_reg_reg[21]),
        .I2(\led_OBUF[1]_inst_i_2_n_0 ),
        .I3(semi2[21]),
        .I4(\led_OBUF[3]_inst_i_3_n_0 ),
        .O(final1[21]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \res[5]_i_3 
       (.I0(do_out5_reg_reg[21]),
        .I1(do_out6_reg_reg[21]),
        .I2(\led_OBUF[5]_inst_i_2_n_0 ),
        .I3(semi4[21]),
        .I4(\led_OBUF[7]_inst_i_3_n_0 ),
        .O(final2[21]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \res[5]_i_4 
       (.I0(do_out1_reg_reg[5]),
        .I1(do_out2_reg_reg[5]),
        .I2(\led_OBUF[1]_inst_i_2_n_0 ),
        .I3(semi2[5]),
        .I4(\led_OBUF[3]_inst_i_3_n_0 ),
        .O(final1[5]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \res[5]_i_5 
       (.I0(do_out5_reg_reg[5]),
        .I1(do_out6_reg_reg[5]),
        .I2(\led_OBUF[5]_inst_i_2_n_0 ),
        .I3(semi4[5]),
        .I4(\led_OBUF[7]_inst_i_3_n_0 ),
        .O(final2[5]));
  LUT3 #(
    .INIT(8'hAC)) 
    \res[5]_i_6 
       (.I0(do_out3_reg_reg[21]),
        .I1(do_out4_reg_reg[21]),
        .I2(\led_OBUF[3]_inst_i_2_n_0 ),
        .O(semi2[21]));
  LUT3 #(
    .INIT(8'hAC)) 
    \res[5]_i_7 
       (.I0(do_out7_reg_reg[21]),
        .I1(do_out8_reg_reg[21]),
        .I2(\led_OBUF[7]_inst_i_2_n_0 ),
        .O(semi4[21]));
  LUT3 #(
    .INIT(8'hAC)) 
    \res[5]_i_8 
       (.I0(do_out3_reg_reg[5]),
        .I1(do_out4_reg_reg[5]),
        .I2(\led_OBUF[3]_inst_i_2_n_0 ),
        .O(semi2[5]));
  LUT3 #(
    .INIT(8'hAC)) 
    \res[5]_i_9 
       (.I0(do_out7_reg_reg[5]),
        .I1(do_out8_reg_reg[5]),
        .I2(\led_OBUF[7]_inst_i_2_n_0 ),
        .O(semi4[5]));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \res[6]_i_1 
       (.I0(final1[22]),
        .I1(final2[22]),
        .I2(sw_reg),
        .I3(final1[6]),
        .I4(final2[6]),
        .I5(p_0_in),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \res[6]_i_2 
       (.I0(do_out1_reg_reg[22]),
        .I1(do_out2_reg_reg[22]),
        .I2(\led_OBUF[1]_inst_i_2_n_0 ),
        .I3(semi2[22]),
        .I4(\led_OBUF[3]_inst_i_3_n_0 ),
        .O(final1[22]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \res[6]_i_3 
       (.I0(do_out5_reg_reg[22]),
        .I1(do_out6_reg_reg[22]),
        .I2(\led_OBUF[5]_inst_i_2_n_0 ),
        .I3(semi4[22]),
        .I4(\led_OBUF[7]_inst_i_3_n_0 ),
        .O(final2[22]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \res[6]_i_4 
       (.I0(do_out1_reg_reg[6]),
        .I1(do_out2_reg_reg[6]),
        .I2(\led_OBUF[1]_inst_i_2_n_0 ),
        .I3(semi2[6]),
        .I4(\led_OBUF[3]_inst_i_3_n_0 ),
        .O(final1[6]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \res[6]_i_5 
       (.I0(do_out5_reg_reg[6]),
        .I1(do_out6_reg_reg[6]),
        .I2(\led_OBUF[5]_inst_i_2_n_0 ),
        .I3(semi4[6]),
        .I4(\led_OBUF[7]_inst_i_3_n_0 ),
        .O(final2[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    \res[6]_i_6 
       (.I0(do_out3_reg_reg[22]),
        .I1(do_out4_reg_reg[22]),
        .I2(\led_OBUF[3]_inst_i_2_n_0 ),
        .O(semi2[22]));
  LUT3 #(
    .INIT(8'hAC)) 
    \res[6]_i_7 
       (.I0(do_out7_reg_reg[22]),
        .I1(do_out8_reg_reg[22]),
        .I2(\led_OBUF[7]_inst_i_2_n_0 ),
        .O(semi4[22]));
  LUT3 #(
    .INIT(8'hAC)) 
    \res[6]_i_8 
       (.I0(do_out3_reg_reg[6]),
        .I1(do_out4_reg_reg[6]),
        .I2(\led_OBUF[3]_inst_i_2_n_0 ),
        .O(semi2[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    \res[6]_i_9 
       (.I0(do_out7_reg_reg[6]),
        .I1(do_out8_reg_reg[6]),
        .I2(\led_OBUF[7]_inst_i_2_n_0 ),
        .O(semi4[6]));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \res[7]_i_1 
       (.I0(final1[23]),
        .I1(final2[23]),
        .I2(sw_reg),
        .I3(final1[7]),
        .I4(final2[7]),
        .I5(p_0_in),
        .O(D[7]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \res[7]_i_2 
       (.I0(do_out1_reg_reg[23]),
        .I1(do_out2_reg_reg[23]),
        .I2(\led_OBUF[1]_inst_i_2_n_0 ),
        .I3(semi2[23]),
        .I4(\led_OBUF[3]_inst_i_3_n_0 ),
        .O(final1[23]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \res[7]_i_3 
       (.I0(do_out5_reg_reg[23]),
        .I1(do_out6_reg_reg[23]),
        .I2(\led_OBUF[5]_inst_i_2_n_0 ),
        .I3(semi4[23]),
        .I4(\led_OBUF[7]_inst_i_3_n_0 ),
        .O(final2[23]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \res[7]_i_4 
       (.I0(do_out1_reg_reg[7]),
        .I1(do_out2_reg_reg[7]),
        .I2(\led_OBUF[1]_inst_i_2_n_0 ),
        .I3(semi2[7]),
        .I4(\led_OBUF[3]_inst_i_3_n_0 ),
        .O(final1[7]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \res[7]_i_5 
       (.I0(do_out5_reg_reg[7]),
        .I1(do_out6_reg_reg[7]),
        .I2(\led_OBUF[5]_inst_i_2_n_0 ),
        .I3(semi4[7]),
        .I4(\led_OBUF[7]_inst_i_3_n_0 ),
        .O(final2[7]));
  LUT3 #(
    .INIT(8'hAC)) 
    \res[7]_i_6 
       (.I0(do_out3_reg_reg[23]),
        .I1(do_out4_reg_reg[23]),
        .I2(\led_OBUF[3]_inst_i_2_n_0 ),
        .O(semi2[23]));
  LUT3 #(
    .INIT(8'hAC)) 
    \res[7]_i_7 
       (.I0(do_out7_reg_reg[23]),
        .I1(do_out8_reg_reg[23]),
        .I2(\led_OBUF[7]_inst_i_2_n_0 ),
        .O(semi4[23]));
  LUT3 #(
    .INIT(8'hAC)) 
    \res[7]_i_8 
       (.I0(do_out3_reg_reg[7]),
        .I1(do_out4_reg_reg[7]),
        .I2(\led_OBUF[3]_inst_i_2_n_0 ),
        .O(semi2[7]));
  LUT3 #(
    .INIT(8'hAC)) 
    \res[7]_i_9 
       (.I0(do_out7_reg_reg[7]),
        .I1(do_out8_reg_reg[7]),
        .I2(\led_OBUF[7]_inst_i_2_n_0 ),
        .O(semi4[7]));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \res[8]_i_1 
       (.I0(final1[24]),
        .I1(final2[24]),
        .I2(sw_reg),
        .I3(final1[8]),
        .I4(final2[8]),
        .I5(p_0_in),
        .O(D[8]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \res[8]_i_2 
       (.I0(do_out1_reg_reg[24]),
        .I1(do_out2_reg_reg[24]),
        .I2(\led_OBUF[1]_inst_i_2_n_0 ),
        .I3(semi2[24]),
        .I4(\led_OBUF[3]_inst_i_3_n_0 ),
        .O(final1[24]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \res[8]_i_3 
       (.I0(do_out5_reg_reg[24]),
        .I1(do_out6_reg_reg[24]),
        .I2(\led_OBUF[5]_inst_i_2_n_0 ),
        .I3(semi4[24]),
        .I4(\led_OBUF[7]_inst_i_3_n_0 ),
        .O(final2[24]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \res[8]_i_4 
       (.I0(do_out1_reg_reg[8]),
        .I1(do_out2_reg_reg[8]),
        .I2(\led_OBUF[1]_inst_i_2_n_0 ),
        .I3(semi2[8]),
        .I4(\led_OBUF[3]_inst_i_3_n_0 ),
        .O(final1[8]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \res[8]_i_5 
       (.I0(do_out5_reg_reg[8]),
        .I1(do_out6_reg_reg[8]),
        .I2(\led_OBUF[5]_inst_i_2_n_0 ),
        .I3(semi4[8]),
        .I4(\led_OBUF[7]_inst_i_3_n_0 ),
        .O(final2[8]));
  LUT3 #(
    .INIT(8'hAC)) 
    \res[8]_i_6 
       (.I0(do_out3_reg_reg[24]),
        .I1(do_out4_reg_reg[24]),
        .I2(\led_OBUF[3]_inst_i_2_n_0 ),
        .O(semi2[24]));
  LUT3 #(
    .INIT(8'hAC)) 
    \res[8]_i_7 
       (.I0(do_out7_reg_reg[24]),
        .I1(do_out8_reg_reg[24]),
        .I2(\led_OBUF[7]_inst_i_2_n_0 ),
        .O(semi4[24]));
  LUT3 #(
    .INIT(8'hAC)) 
    \res[8]_i_8 
       (.I0(do_out3_reg_reg[8]),
        .I1(do_out4_reg_reg[8]),
        .I2(\led_OBUF[3]_inst_i_2_n_0 ),
        .O(semi2[8]));
  LUT3 #(
    .INIT(8'hAC)) 
    \res[8]_i_9 
       (.I0(do_out7_reg_reg[8]),
        .I1(do_out8_reg_reg[8]),
        .I2(\led_OBUF[7]_inst_i_2_n_0 ),
        .O(semi4[8]));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \res[9]_i_1 
       (.I0(final1[25]),
        .I1(final2[25]),
        .I2(sw_reg),
        .I3(final1[9]),
        .I4(final2[9]),
        .I5(p_0_in),
        .O(D[9]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \res[9]_i_2 
       (.I0(do_out1_reg_reg[25]),
        .I1(do_out2_reg_reg[25]),
        .I2(\led_OBUF[1]_inst_i_2_n_0 ),
        .I3(semi2[25]),
        .I4(\led_OBUF[3]_inst_i_3_n_0 ),
        .O(final1[25]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \res[9]_i_3 
       (.I0(do_out5_reg_reg[25]),
        .I1(do_out6_reg_reg[25]),
        .I2(\led_OBUF[5]_inst_i_2_n_0 ),
        .I3(semi4[25]),
        .I4(\led_OBUF[7]_inst_i_3_n_0 ),
        .O(final2[25]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \res[9]_i_4 
       (.I0(do_out1_reg_reg[9]),
        .I1(do_out2_reg_reg[9]),
        .I2(\led_OBUF[1]_inst_i_2_n_0 ),
        .I3(semi2[9]),
        .I4(\led_OBUF[3]_inst_i_3_n_0 ),
        .O(final1[9]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \res[9]_i_5 
       (.I0(do_out5_reg_reg[9]),
        .I1(do_out6_reg_reg[9]),
        .I2(\led_OBUF[5]_inst_i_2_n_0 ),
        .I3(semi4[9]),
        .I4(\led_OBUF[7]_inst_i_3_n_0 ),
        .O(final2[9]));
  LUT3 #(
    .INIT(8'hAC)) 
    \res[9]_i_6 
       (.I0(do_out3_reg_reg[25]),
        .I1(do_out4_reg_reg[25]),
        .I2(\led_OBUF[3]_inst_i_2_n_0 ),
        .O(semi2[25]));
  LUT3 #(
    .INIT(8'hAC)) 
    \res[9]_i_7 
       (.I0(do_out7_reg_reg[25]),
        .I1(do_out8_reg_reg[25]),
        .I2(\led_OBUF[7]_inst_i_2_n_0 ),
        .O(semi4[25]));
  LUT3 #(
    .INIT(8'hAC)) 
    \res[9]_i_8 
       (.I0(do_out3_reg_reg[9]),
        .I1(do_out4_reg_reg[9]),
        .I2(\led_OBUF[3]_inst_i_2_n_0 ),
        .O(semi2[9]));
  LUT3 #(
    .INIT(8'hAC)) 
    \res[9]_i_9 
       (.I0(do_out7_reg_reg[9]),
        .I1(do_out8_reg_reg[9]),
        .I2(\led_OBUF[7]_inst_i_2_n_0 ),
        .O(semi4[9]));
  FDRE #(
    .INIT(1'b0)) 
    \y1_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(add_reg_reg),
        .D(DOA[0]),
        .Q(y[0]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \y1_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(add_reg_reg),
        .D(DOA[10]),
        .Q(y[10]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \y1_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(add_reg_reg),
        .D(DOA[11]),
        .Q(y[11]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \y1_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(add_reg_reg),
        .D(DOA[12]),
        .Q(y[12]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \y1_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(add_reg_reg),
        .D(DOA[13]),
        .Q(y[13]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \y1_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(add_reg_reg),
        .D(DOA[14]),
        .Q(y[14]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \y1_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(add_reg_reg),
        .D(DOA[15]),
        .Q(y[15]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \y1_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(add_reg_reg),
        .D(DOA[1]),
        .Q(y[1]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \y1_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(add_reg_reg),
        .D(DOA[2]),
        .Q(y[2]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \y1_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(add_reg_reg),
        .D(DOA[3]),
        .Q(y[3]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \y1_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(add_reg_reg),
        .D(DOA[4]),
        .Q(y[4]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \y1_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(add_reg_reg),
        .D(DOA[5]),
        .Q(y[5]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \y1_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(add_reg_reg),
        .D(DOA[6]),
        .Q(y[6]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \y1_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(add_reg_reg),
        .D(DOA[7]),
        .Q(y[7]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \y1_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(add_reg_reg),
        .D(DOA[8]),
        .Q(y[8]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \y1_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(add_reg_reg),
        .D(DOA[9]),
        .Q(y[9]),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \y2_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(add_reg_reg),
        .D(DOB[0]),
        .Q(\y2_reg_n_0_[0] ),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \y2_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(add_reg_reg),
        .D(DOB[10]),
        .Q(\y2_reg_n_0_[10] ),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \y2_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(add_reg_reg),
        .D(DOB[11]),
        .Q(\y2_reg_n_0_[11] ),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \y2_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(add_reg_reg),
        .D(DOB[12]),
        .Q(\y2_reg_n_0_[12] ),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \y2_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(add_reg_reg),
        .D(DOB[13]),
        .Q(\y2_reg_n_0_[13] ),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \y2_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(add_reg_reg),
        .D(DOB[14]),
        .Q(\y2_reg_n_0_[14] ),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \y2_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(add_reg_reg),
        .D(DOB[15]),
        .Q(\y2_reg_n_0_[15] ),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \y2_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(add_reg_reg),
        .D(DOB[1]),
        .Q(\y2_reg_n_0_[1] ),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \y2_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(add_reg_reg),
        .D(DOB[2]),
        .Q(\y2_reg_n_0_[2] ),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \y2_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(add_reg_reg),
        .D(DOB[3]),
        .Q(\y2_reg_n_0_[3] ),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \y2_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(add_reg_reg),
        .D(DOB[4]),
        .Q(\y2_reg_n_0_[4] ),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \y2_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(add_reg_reg),
        .D(DOB[5]),
        .Q(\y2_reg_n_0_[5] ),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \y2_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(add_reg_reg),
        .D(DOB[6]),
        .Q(\y2_reg_n_0_[6] ),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \y2_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(add_reg_reg),
        .D(DOB[7]),
        .Q(\y2_reg_n_0_[7] ),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \y2_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(add_reg_reg),
        .D(DOB[8]),
        .Q(\y2_reg_n_0_[8] ),
        .R(btnDreg));
  FDRE #(
    .INIT(1'b0)) 
    \y2_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(add_reg_reg),
        .D(DOB[9]),
        .Q(\y2_reg_n_0_[9] ),
        .R(btnDreg));
endmodule

module disp7
   (dp_OBUF,
    an_OBUF,
    seg_OBUF,
    btnLreg,
    btnDreg,
    btnRreg,
    btnUreg,
    Q,
    \seg_OBUF[3]_inst_i_1_0 ,
    \seg_OBUF[6]_inst_i_1_0 ,
    \seg_OBUF[0]_inst_i_1_0 ,
    \seg_OBUF[1]_inst_i_1_0 ,
    \seg_OBUF[5]_inst_i_1_0 ,
    \seg_OBUF[3]_inst_i_1_1 ,
    \seg_OBUF[6]_inst_i_1_1 ,
    \seg_OBUF[0]_inst_i_1_1 ,
    \seg_OBUF[1]_inst_i_1_1 ,
    \seg_OBUF[5]_inst_i_1_1 ,
    \seg_OBUF[2]_inst_i_1_0 ,
    \seg_OBUF[4]_inst_i_1_0 ,
    \seg_OBUF[4]_inst_i_1_1 ,
    \seg_OBUF[2]_inst_i_1_1 ,
    CLK);
  output dp_OBUF;
  output [3:0]an_OBUF;
  output [6:0]seg_OBUF;
  input btnLreg;
  input btnDreg;
  input btnRreg;
  input btnUreg;
  input [7:0]Q;
  input \seg_OBUF[3]_inst_i_1_0 ;
  input \seg_OBUF[6]_inst_i_1_0 ;
  input \seg_OBUF[0]_inst_i_1_0 ;
  input \seg_OBUF[1]_inst_i_1_0 ;
  input \seg_OBUF[5]_inst_i_1_0 ;
  input \seg_OBUF[3]_inst_i_1_1 ;
  input \seg_OBUF[6]_inst_i_1_1 ;
  input \seg_OBUF[0]_inst_i_1_1 ;
  input \seg_OBUF[1]_inst_i_1_1 ;
  input \seg_OBUF[5]_inst_i_1_1 ;
  input \seg_OBUF[2]_inst_i_1_0 ;
  input \seg_OBUF[4]_inst_i_1_0 ;
  input \seg_OBUF[4]_inst_i_1_1 ;
  input \seg_OBUF[2]_inst_i_1_1 ;
  input CLK;

  wire CLK;
  wire [7:0]Q;
  wire [3:0]an_OBUF;
  wire btnDreg;
  wire btnLreg;
  wire btnRreg;
  wire btnUreg;
  wire dp_OBUF;
  wire [1:0]ndisp;
  wire [1:0]plusOp;
  wire [6:0]seg_OBUF;
  wire \seg_OBUF[0]_inst_i_1_0 ;
  wire \seg_OBUF[0]_inst_i_1_1 ;
  wire \seg_OBUF[0]_inst_i_2_n_0 ;
  wire \seg_OBUF[0]_inst_i_3_n_0 ;
  wire \seg_OBUF[1]_inst_i_1_0 ;
  wire \seg_OBUF[1]_inst_i_1_1 ;
  wire \seg_OBUF[1]_inst_i_2_n_0 ;
  wire \seg_OBUF[1]_inst_i_3_n_0 ;
  wire \seg_OBUF[2]_inst_i_1_0 ;
  wire \seg_OBUF[2]_inst_i_1_1 ;
  wire \seg_OBUF[2]_inst_i_2_n_0 ;
  wire \seg_OBUF[2]_inst_i_3_n_0 ;
  wire \seg_OBUF[3]_inst_i_1_0 ;
  wire \seg_OBUF[3]_inst_i_1_1 ;
  wire \seg_OBUF[3]_inst_i_2_n_0 ;
  wire \seg_OBUF[3]_inst_i_3_n_0 ;
  wire \seg_OBUF[4]_inst_i_1_0 ;
  wire \seg_OBUF[4]_inst_i_1_1 ;
  wire \seg_OBUF[4]_inst_i_2_n_0 ;
  wire \seg_OBUF[4]_inst_i_3_n_0 ;
  wire \seg_OBUF[5]_inst_i_1_0 ;
  wire \seg_OBUF[5]_inst_i_1_1 ;
  wire \seg_OBUF[5]_inst_i_2_n_0 ;
  wire \seg_OBUF[5]_inst_i_3_n_0 ;
  wire \seg_OBUF[6]_inst_i_1_0 ;
  wire \seg_OBUF[6]_inst_i_1_1 ;
  wire \seg_OBUF[6]_inst_i_2_n_0 ;
  wire \seg_OBUF[6]_inst_i_3_n_0 ;

  LUT2 #(
    .INIT(4'hE)) 
    \an_OBUF[0]_inst_i_1 
       (.I0(ndisp[0]),
        .I1(ndisp[1]),
        .O(an_OBUF[0]));
  LUT2 #(
    .INIT(4'hB)) 
    \an_OBUF[1]_inst_i_1 
       (.I0(ndisp[1]),
        .I1(ndisp[0]),
        .O(an_OBUF[1]));
  LUT2 #(
    .INIT(4'hB)) 
    \an_OBUF[2]_inst_i_1 
       (.I0(ndisp[0]),
        .I1(ndisp[1]),
        .O(an_OBUF[2]));
  LUT2 #(
    .INIT(4'h7)) 
    \an_OBUF[3]_inst_i_1 
       (.I0(ndisp[0]),
        .I1(ndisp[1]),
        .O(an_OBUF[3]));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    dp_OBUF_inst_i_1
       (.I0(btnLreg),
        .I1(btnDreg),
        .I2(ndisp[1]),
        .I3(btnRreg),
        .I4(ndisp[0]),
        .I5(btnUreg),
        .O(dp_OBUF));
  LUT1 #(
    .INIT(2'h1)) 
    \ndisp[0]_i_1 
       (.I0(ndisp[0]),
        .O(plusOp[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \ndisp[1]_i_1 
       (.I0(ndisp[1]),
        .I1(ndisp[0]),
        .O(plusOp[1]));
  FDRE #(
    .INIT(1'b0)) 
    \ndisp_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(plusOp[0]),
        .Q(ndisp[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ndisp_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(plusOp[1]),
        .Q(ndisp[1]),
        .R(1'b0));
  MUXF7 \seg_OBUF[0]_inst_i_1 
       (.I0(\seg_OBUF[0]_inst_i_2_n_0 ),
        .I1(\seg_OBUF[0]_inst_i_3_n_0 ),
        .O(seg_OBUF[0]),
        .S(ndisp[1]));
  LUT6 #(
    .INIT(64'h2094FFFF20940000)) 
    \seg_OBUF[0]_inst_i_2 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(ndisp[0]),
        .I5(\seg_OBUF[0]_inst_i_1_1 ),
        .O(\seg_OBUF[0]_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h2094FFFF20940000)) 
    \seg_OBUF[0]_inst_i_3 
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(ndisp[0]),
        .I5(\seg_OBUF[0]_inst_i_1_0 ),
        .O(\seg_OBUF[0]_inst_i_3_n_0 ));
  MUXF7 \seg_OBUF[1]_inst_i_1 
       (.I0(\seg_OBUF[1]_inst_i_2_n_0 ),
        .I1(\seg_OBUF[1]_inst_i_3_n_0 ),
        .O(seg_OBUF[1]),
        .S(ndisp[1]));
  LUT6 #(
    .INIT(64'h9E80FFFF9E800000)) 
    \seg_OBUF[1]_inst_i_2 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(ndisp[0]),
        .I5(\seg_OBUF[1]_inst_i_1_1 ),
        .O(\seg_OBUF[1]_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB680FFFFB6800000)) 
    \seg_OBUF[1]_inst_i_3 
       (.I0(Q[7]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(Q[6]),
        .I4(ndisp[0]),
        .I5(\seg_OBUF[1]_inst_i_1_0 ),
        .O(\seg_OBUF[1]_inst_i_3_n_0 ));
  MUXF7 \seg_OBUF[2]_inst_i_1 
       (.I0(\seg_OBUF[2]_inst_i_2_n_0 ),
        .I1(\seg_OBUF[2]_inst_i_3_n_0 ),
        .O(seg_OBUF[2]),
        .S(ndisp[1]));
  LUT6 #(
    .INIT(64'hA210FFFFA2100000)) 
    \seg_OBUF[2]_inst_i_2 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(ndisp[0]),
        .I5(\seg_OBUF[2]_inst_i_1_1 ),
        .O(\seg_OBUF[2]_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA210FFFFA2100000)) 
    \seg_OBUF[2]_inst_i_3 
       (.I0(Q[7]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(Q[6]),
        .I4(ndisp[0]),
        .I5(\seg_OBUF[2]_inst_i_1_0 ),
        .O(\seg_OBUF[2]_inst_i_3_n_0 ));
  MUXF7 \seg_OBUF[3]_inst_i_1 
       (.I0(\seg_OBUF[3]_inst_i_2_n_0 ),
        .I1(\seg_OBUF[3]_inst_i_3_n_0 ),
        .O(seg_OBUF[3]),
        .S(ndisp[1]));
  LUT6 #(
    .INIT(64'hC214FFFFC2140000)) 
    \seg_OBUF[3]_inst_i_2 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(ndisp[0]),
        .I5(\seg_OBUF[3]_inst_i_1_1 ),
        .O(\seg_OBUF[3]_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hC214FFFFC2140000)) 
    \seg_OBUF[3]_inst_i_3 
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(ndisp[0]),
        .I5(\seg_OBUF[3]_inst_i_1_0 ),
        .O(\seg_OBUF[3]_inst_i_3_n_0 ));
  MUXF7 \seg_OBUF[4]_inst_i_1 
       (.I0(\seg_OBUF[4]_inst_i_2_n_0 ),
        .I1(\seg_OBUF[4]_inst_i_3_n_0 ),
        .O(seg_OBUF[4]),
        .S(ndisp[1]));
  LUT6 #(
    .INIT(64'h5710FFFF57100000)) 
    \seg_OBUF[4]_inst_i_2 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(ndisp[0]),
        .I5(\seg_OBUF[4]_inst_i_1_1 ),
        .O(\seg_OBUF[4]_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5710FFFF57100000)) 
    \seg_OBUF[4]_inst_i_3 
       (.I0(Q[7]),
        .I1(Q[5]),
        .I2(Q[6]),
        .I3(Q[4]),
        .I4(ndisp[0]),
        .I5(\seg_OBUF[4]_inst_i_1_0 ),
        .O(\seg_OBUF[4]_inst_i_3_n_0 ));
  MUXF7 \seg_OBUF[5]_inst_i_1 
       (.I0(\seg_OBUF[5]_inst_i_2_n_0 ),
        .I1(\seg_OBUF[5]_inst_i_3_n_0 ),
        .O(seg_OBUF[5]),
        .S(ndisp[1]));
  LUT6 #(
    .INIT(64'h5190FFFF51900000)) 
    \seg_OBUF[5]_inst_i_2 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(ndisp[0]),
        .I5(\seg_OBUF[5]_inst_i_1_1 ),
        .O(\seg_OBUF[5]_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5910FFFF59100000)) 
    \seg_OBUF[5]_inst_i_3 
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(ndisp[0]),
        .I5(\seg_OBUF[5]_inst_i_1_0 ),
        .O(\seg_OBUF[5]_inst_i_3_n_0 ));
  MUXF7 \seg_OBUF[6]_inst_i_1 
       (.I0(\seg_OBUF[6]_inst_i_2_n_0 ),
        .I1(\seg_OBUF[6]_inst_i_3_n_0 ),
        .O(seg_OBUF[6]),
        .S(ndisp[1]));
  LUT6 #(
    .INIT(64'h4025FFFF40250000)) 
    \seg_OBUF[6]_inst_i_2 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(ndisp[0]),
        .I5(\seg_OBUF[6]_inst_i_1_1 ),
        .O(\seg_OBUF[6]_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4025FFFF40250000)) 
    \seg_OBUF[6]_inst_i_3 
       (.I0(Q[7]),
        .I1(Q[4]),
        .I2(Q[6]),
        .I3(Q[5]),
        .I4(ndisp[0]),
        .I5(\seg_OBUF[6]_inst_i_1_0 ),
        .O(\seg_OBUF[6]_inst_i_3_n_0 ));
endmodule

(* ECO_CHECKSUM = "3135475e" *) (* POWER_OPT_BRAM_CDC = "0" *) (* POWER_OPT_BRAM_SR_ADDR = "0" *) 
(* POWER_OPT_LOOPED_NET_PERCENTAGE = "0" *) 
(* NotValidForBitStream *)
module fpga_basicIO
   (clk,
    btnU,
    btnL,
    btnR,
    btnD,
    sw,
    led,
    an,
    seg,
    dp);
  input clk;
  input btnU;
  input btnL;
  input btnR;
  input btnD;
  input sw;
  output [7:0]led;
  output [3:0]an;
  output [6:0]seg;
  output dp;

  wire [3:0]an;
  wire [3:0]an_OBUF;
  wire btnD;
  wire btnD_IBUF;
  wire btnDreg;
  wire btnL;
  wire btnL_IBUF;
  wire btnLreg;
  wire btnR;
  wire btnR_IBUF;
  wire btnRreg;
  wire btnU;
  wire btnU_IBUF;
  wire btnUreg;
  wire clk;
  wire clk10hz;
  wire clk_IBUF;
  wire clk_IBUF_BUFG;
  wire dclk;
  wire dp;
  wire dp_OBUF;
  wire inst_circuit_n_0;
  wire inst_circuit_n_1;
  wire inst_circuit_n_10;
  wire inst_circuit_n_11;
  wire inst_circuit_n_12;
  wire inst_circuit_n_13;
  wire inst_circuit_n_14;
  wire inst_circuit_n_15;
  wire inst_circuit_n_2;
  wire inst_circuit_n_3;
  wire inst_circuit_n_4;
  wire inst_circuit_n_5;
  wire inst_circuit_n_6;
  wire inst_circuit_n_7;
  wire inst_circuit_n_8;
  wire inst_circuit_n_9;
  wire [7:0]led;
  wire [7:0]led_OBUF;
  wire \res_reg_n_0_[0] ;
  wire \res_reg_n_0_[10] ;
  wire \res_reg_n_0_[11] ;
  wire \res_reg_n_0_[12] ;
  wire \res_reg_n_0_[13] ;
  wire \res_reg_n_0_[14] ;
  wire \res_reg_n_0_[15] ;
  wire \res_reg_n_0_[1] ;
  wire \res_reg_n_0_[2] ;
  wire \res_reg_n_0_[3] ;
  wire \res_reg_n_0_[8] ;
  wire \res_reg_n_0_[9] ;
  wire [6:0]seg;
  wire [6:0]seg_OBUF;
  wire \seg_OBUF[0]_inst_i_4_n_0 ;
  wire \seg_OBUF[0]_inst_i_5_n_0 ;
  wire \seg_OBUF[1]_inst_i_4_n_0 ;
  wire \seg_OBUF[1]_inst_i_5_n_0 ;
  wire \seg_OBUF[2]_inst_i_4_n_0 ;
  wire \seg_OBUF[2]_inst_i_5_n_0 ;
  wire \seg_OBUF[3]_inst_i_4_n_0 ;
  wire \seg_OBUF[3]_inst_i_5_n_0 ;
  wire \seg_OBUF[4]_inst_i_4_n_0 ;
  wire \seg_OBUF[4]_inst_i_5_n_0 ;
  wire \seg_OBUF[5]_inst_i_4_n_0 ;
  wire \seg_OBUF[5]_inst_i_5_n_0 ;
  wire \seg_OBUF[6]_inst_i_4_n_0 ;
  wire \seg_OBUF[6]_inst_i_5_n_0 ;
  wire [3:0]sel0;
  wire sw;
  wire sw_IBUF;
  wire sw_reg;

initial begin
 $sdf_annotate("circuit_tb_time_impl.sdf",,,,"tool_control");
end
  OBUF \an_OBUF[0]_inst 
       (.I(an_OBUF[0]),
        .O(an[0]));
  OBUF \an_OBUF[1]_inst 
       (.I(an_OBUF[1]),
        .O(an[1]));
  OBUF \an_OBUF[2]_inst 
       (.I(an_OBUF[2]),
        .O(an[2]));
  OBUF \an_OBUF[3]_inst 
       (.I(an_OBUF[3]),
        .O(an[3]));
  IBUF btnD_IBUF_inst
       (.I(btnD),
        .O(btnD_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    btnDreg_reg
       (.C(clk10hz),
        .CE(1'b1),
        .D(btnD_IBUF),
        .Q(btnDreg),
        .R(1'b0));
  IBUF btnL_IBUF_inst
       (.I(btnL),
        .O(btnL_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    btnLreg_reg
       (.C(clk10hz),
        .CE(1'b1),
        .D(btnL_IBUF),
        .Q(btnLreg),
        .R(1'b0));
  IBUF btnR_IBUF_inst
       (.I(btnR),
        .O(btnR_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    btnRreg_reg
       (.C(clk10hz),
        .CE(1'b1),
        .D(btnR_IBUF),
        .Q(btnRreg),
        .R(1'b0));
  IBUF btnU_IBUF_inst
       (.I(btnU),
        .O(btnU_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    btnUreg_reg
       (.C(clk10hz),
        .CE(1'b1),
        .D(btnU_IBUF),
        .Q(btnUreg),
        .R(1'b0));
  BUFG clk_IBUF_BUFG_inst
       (.I(clk_IBUF),
        .O(clk_IBUF_BUFG));
  IBUF clk_IBUF_inst
       (.I(clk),
        .O(clk_IBUF));
  OBUF dp_OBUF_inst
       (.I(dp_OBUF),
        .O(dp));
  circuit inst_circuit
       (.D({inst_circuit_n_0,inst_circuit_n_1,inst_circuit_n_2,inst_circuit_n_3,inst_circuit_n_4,inst_circuit_n_5,inst_circuit_n_6,inst_circuit_n_7,inst_circuit_n_8,inst_circuit_n_9,inst_circuit_n_10,inst_circuit_n_11,inst_circuit_n_12,inst_circuit_n_13,inst_circuit_n_14,inst_circuit_n_15}),
        .btnDreg(btnDreg),
        .btnRreg(btnRreg),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .led_OBUF(led_OBUF),
        .sw_reg(sw_reg));
  clkdiv inst_clkdiv
       (.CLK(dclk),
        .clk10hz(clk10hz),
        .clk_IBUF_BUFG(clk_IBUF_BUFG));
  disp7 inst_disp7
       (.CLK(dclk),
        .Q({\res_reg_n_0_[15] ,\res_reg_n_0_[14] ,\res_reg_n_0_[13] ,\res_reg_n_0_[12] ,sel0}),
        .an_OBUF(an_OBUF),
        .btnDreg(btnDreg),
        .btnLreg(btnLreg),
        .btnRreg(btnRreg),
        .btnUreg(btnUreg),
        .dp_OBUF(dp_OBUF),
        .seg_OBUF(seg_OBUF),
        .\seg_OBUF[0]_inst_i_1_0 (\seg_OBUF[0]_inst_i_5_n_0 ),
        .\seg_OBUF[0]_inst_i_1_1 (\seg_OBUF[0]_inst_i_4_n_0 ),
        .\seg_OBUF[1]_inst_i_1_0 (\seg_OBUF[1]_inst_i_5_n_0 ),
        .\seg_OBUF[1]_inst_i_1_1 (\seg_OBUF[1]_inst_i_4_n_0 ),
        .\seg_OBUF[2]_inst_i_1_0 (\seg_OBUF[2]_inst_i_5_n_0 ),
        .\seg_OBUF[2]_inst_i_1_1 (\seg_OBUF[2]_inst_i_4_n_0 ),
        .\seg_OBUF[3]_inst_i_1_0 (\seg_OBUF[3]_inst_i_5_n_0 ),
        .\seg_OBUF[3]_inst_i_1_1 (\seg_OBUF[3]_inst_i_4_n_0 ),
        .\seg_OBUF[4]_inst_i_1_0 (\seg_OBUF[4]_inst_i_5_n_0 ),
        .\seg_OBUF[4]_inst_i_1_1 (\seg_OBUF[4]_inst_i_4_n_0 ),
        .\seg_OBUF[5]_inst_i_1_0 (\seg_OBUF[5]_inst_i_5_n_0 ),
        .\seg_OBUF[5]_inst_i_1_1 (\seg_OBUF[5]_inst_i_4_n_0 ),
        .\seg_OBUF[6]_inst_i_1_0 (\seg_OBUF[6]_inst_i_5_n_0 ),
        .\seg_OBUF[6]_inst_i_1_1 (\seg_OBUF[6]_inst_i_4_n_0 ));
  OBUF \led_OBUF[0]_inst 
       (.I(led_OBUF[0]),
        .O(led[0]));
  OBUF \led_OBUF[1]_inst 
       (.I(led_OBUF[1]),
        .O(led[1]));
  OBUF \led_OBUF[2]_inst 
       (.I(led_OBUF[2]),
        .O(led[2]));
  OBUF \led_OBUF[3]_inst 
       (.I(led_OBUF[3]),
        .O(led[3]));
  OBUF \led_OBUF[4]_inst 
       (.I(led_OBUF[4]),
        .O(led[4]));
  OBUF \led_OBUF[5]_inst 
       (.I(led_OBUF[5]),
        .O(led[5]));
  OBUF \led_OBUF[6]_inst 
       (.I(led_OBUF[6]),
        .O(led[6]));
  OBUF \led_OBUF[7]_inst 
       (.I(led_OBUF[7]),
        .O(led[7]));
  FDRE #(
    .INIT(1'b0)) 
    \res_reg[0] 
       (.C(clk10hz),
        .CE(1'b1),
        .D(inst_circuit_n_15),
        .Q(\res_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \res_reg[10] 
       (.C(clk10hz),
        .CE(1'b1),
        .D(inst_circuit_n_5),
        .Q(\res_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \res_reg[11] 
       (.C(clk10hz),
        .CE(1'b1),
        .D(inst_circuit_n_4),
        .Q(\res_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \res_reg[12] 
       (.C(clk10hz),
        .CE(1'b1),
        .D(inst_circuit_n_3),
        .Q(\res_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \res_reg[13] 
       (.C(clk10hz),
        .CE(1'b1),
        .D(inst_circuit_n_2),
        .Q(\res_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \res_reg[14] 
       (.C(clk10hz),
        .CE(1'b1),
        .D(inst_circuit_n_1),
        .Q(\res_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \res_reg[15] 
       (.C(clk10hz),
        .CE(1'b1),
        .D(inst_circuit_n_0),
        .Q(\res_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \res_reg[1] 
       (.C(clk10hz),
        .CE(1'b1),
        .D(inst_circuit_n_14),
        .Q(\res_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \res_reg[2] 
       (.C(clk10hz),
        .CE(1'b1),
        .D(inst_circuit_n_13),
        .Q(\res_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \res_reg[3] 
       (.C(clk10hz),
        .CE(1'b1),
        .D(inst_circuit_n_12),
        .Q(\res_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \res_reg[4] 
       (.C(clk10hz),
        .CE(1'b1),
        .D(inst_circuit_n_11),
        .Q(sel0[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \res_reg[5] 
       (.C(clk10hz),
        .CE(1'b1),
        .D(inst_circuit_n_10),
        .Q(sel0[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \res_reg[6] 
       (.C(clk10hz),
        .CE(1'b1),
        .D(inst_circuit_n_9),
        .Q(sel0[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \res_reg[7] 
       (.C(clk10hz),
        .CE(1'b1),
        .D(inst_circuit_n_8),
        .Q(sel0[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \res_reg[8] 
       (.C(clk10hz),
        .CE(1'b1),
        .D(inst_circuit_n_7),
        .Q(\res_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \res_reg[9] 
       (.C(clk10hz),
        .CE(1'b1),
        .D(inst_circuit_n_6),
        .Q(\res_reg_n_0_[9] ),
        .R(1'b0));
  OBUF \seg_OBUF[0]_inst 
       (.I(seg_OBUF[0]),
        .O(seg[0]));
  LUT4 #(
    .INIT(16'h2094)) 
    \seg_OBUF[0]_inst_i_4 
       (.I0(\res_reg_n_0_[3] ),
        .I1(\res_reg_n_0_[2] ),
        .I2(\res_reg_n_0_[0] ),
        .I3(\res_reg_n_0_[1] ),
        .O(\seg_OBUF[0]_inst_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h2094)) 
    \seg_OBUF[0]_inst_i_5 
       (.I0(\res_reg_n_0_[11] ),
        .I1(\res_reg_n_0_[10] ),
        .I2(\res_reg_n_0_[8] ),
        .I3(\res_reg_n_0_[9] ),
        .O(\seg_OBUF[0]_inst_i_5_n_0 ));
  OBUF \seg_OBUF[1]_inst 
       (.I(seg_OBUF[1]),
        .O(seg[1]));
  LUT4 #(
    .INIT(16'h9E80)) 
    \seg_OBUF[1]_inst_i_4 
       (.I0(\res_reg_n_0_[3] ),
        .I1(\res_reg_n_0_[1] ),
        .I2(\res_reg_n_0_[0] ),
        .I3(\res_reg_n_0_[2] ),
        .O(\seg_OBUF[1]_inst_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h9E80)) 
    \seg_OBUF[1]_inst_i_5 
       (.I0(\res_reg_n_0_[11] ),
        .I1(\res_reg_n_0_[9] ),
        .I2(\res_reg_n_0_[8] ),
        .I3(\res_reg_n_0_[10] ),
        .O(\seg_OBUF[1]_inst_i_5_n_0 ));
  OBUF \seg_OBUF[2]_inst 
       (.I(seg_OBUF[2]),
        .O(seg[2]));
  LUT4 #(
    .INIT(16'hA210)) 
    \seg_OBUF[2]_inst_i_4 
       (.I0(\res_reg_n_0_[3] ),
        .I1(\res_reg_n_0_[0] ),
        .I2(\res_reg_n_0_[1] ),
        .I3(\res_reg_n_0_[2] ),
        .O(\seg_OBUF[2]_inst_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hA210)) 
    \seg_OBUF[2]_inst_i_5 
       (.I0(\res_reg_n_0_[11] ),
        .I1(\res_reg_n_0_[8] ),
        .I2(\res_reg_n_0_[9] ),
        .I3(\res_reg_n_0_[10] ),
        .O(\seg_OBUF[2]_inst_i_5_n_0 ));
  OBUF \seg_OBUF[3]_inst 
       (.I(seg_OBUF[3]),
        .O(seg[3]));
  LUT4 #(
    .INIT(16'hC214)) 
    \seg_OBUF[3]_inst_i_4 
       (.I0(\res_reg_n_0_[3] ),
        .I1(\res_reg_n_0_[2] ),
        .I2(\res_reg_n_0_[0] ),
        .I3(\res_reg_n_0_[1] ),
        .O(\seg_OBUF[3]_inst_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hC214)) 
    \seg_OBUF[3]_inst_i_5 
       (.I0(\res_reg_n_0_[11] ),
        .I1(\res_reg_n_0_[10] ),
        .I2(\res_reg_n_0_[8] ),
        .I3(\res_reg_n_0_[9] ),
        .O(\seg_OBUF[3]_inst_i_5_n_0 ));
  OBUF \seg_OBUF[4]_inst 
       (.I(seg_OBUF[4]),
        .O(seg[4]));
  LUT4 #(
    .INIT(16'h5710)) 
    \seg_OBUF[4]_inst_i_4 
       (.I0(\res_reg_n_0_[3] ),
        .I1(\res_reg_n_0_[1] ),
        .I2(\res_reg_n_0_[2] ),
        .I3(\res_reg_n_0_[0] ),
        .O(\seg_OBUF[4]_inst_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h5710)) 
    \seg_OBUF[4]_inst_i_5 
       (.I0(\res_reg_n_0_[11] ),
        .I1(\res_reg_n_0_[9] ),
        .I2(\res_reg_n_0_[10] ),
        .I3(\res_reg_n_0_[8] ),
        .O(\seg_OBUF[4]_inst_i_5_n_0 ));
  OBUF \seg_OBUF[5]_inst 
       (.I(seg_OBUF[5]),
        .O(seg[5]));
  LUT4 #(
    .INIT(16'h5190)) 
    \seg_OBUF[5]_inst_i_4 
       (.I0(\res_reg_n_0_[3] ),
        .I1(\res_reg_n_0_[2] ),
        .I2(\res_reg_n_0_[0] ),
        .I3(\res_reg_n_0_[1] ),
        .O(\seg_OBUF[5]_inst_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h5190)) 
    \seg_OBUF[5]_inst_i_5 
       (.I0(\res_reg_n_0_[11] ),
        .I1(\res_reg_n_0_[10] ),
        .I2(\res_reg_n_0_[8] ),
        .I3(\res_reg_n_0_[9] ),
        .O(\seg_OBUF[5]_inst_i_5_n_0 ));
  OBUF \seg_OBUF[6]_inst 
       (.I(seg_OBUF[6]),
        .O(seg[6]));
  LUT4 #(
    .INIT(16'h4025)) 
    \seg_OBUF[6]_inst_i_4 
       (.I0(\res_reg_n_0_[3] ),
        .I1(\res_reg_n_0_[0] ),
        .I2(\res_reg_n_0_[2] ),
        .I3(\res_reg_n_0_[1] ),
        .O(\seg_OBUF[6]_inst_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h4025)) 
    \seg_OBUF[6]_inst_i_5 
       (.I0(\res_reg_n_0_[11] ),
        .I1(\res_reg_n_0_[8] ),
        .I2(\res_reg_n_0_[10] ),
        .I3(\res_reg_n_0_[9] ),
        .O(\seg_OBUF[6]_inst_i_5_n_0 ));
  IBUF sw_IBUF_inst
       (.I(sw),
        .O(sw_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    sw_reg_reg
       (.C(clk10hz),
        .CE(1'b1),
        .D(sw_IBUF),
        .Q(sw_reg),
        .R(1'b0));
endmodule

module linecalc
   (line_err,
    add_reg_reg_0,
    add_reg_reg_1,
    CEC,
    en_reg,
    clk_IBUF_BUFG,
    btnDreg,
    y_delay_2,
    DOA,
    C,
    B,
    A);
  output [27:0]line_err;
  input add_reg_reg_0;
  input add_reg_reg_1;
  input CEC;
  input en_reg;
  input clk_IBUF_BUFG;
  input btnDreg;
  input y_delay_2;
  input [15:0]DOA;
  input [15:0]C;
  input [9:0]B;
  input [7:0]A;

  wire [7:0]A;
  wire [9:0]B;
  wire [15:0]C;
  wire CEC;
  wire [15:0]DOA;
  wire \abs_reg[12]_i_3_n_0 ;
  wire \abs_reg[12]_i_4_n_0 ;
  wire \abs_reg[12]_i_5_n_0 ;
  wire \abs_reg[12]_i_6_n_0 ;
  wire \abs_reg[16]_i_3_n_0 ;
  wire \abs_reg[16]_i_4_n_0 ;
  wire \abs_reg[16]_i_5_n_0 ;
  wire \abs_reg[16]_i_6_n_0 ;
  wire \abs_reg[20]_i_3_n_0 ;
  wire \abs_reg[20]_i_4_n_0 ;
  wire \abs_reg[20]_i_5_n_0 ;
  wire \abs_reg[20]_i_6_n_0 ;
  wire \abs_reg[24]_i_3_n_0 ;
  wire \abs_reg[24]_i_4_n_0 ;
  wire \abs_reg[24]_i_5_n_0 ;
  wire \abs_reg[24]_i_6_n_0 ;
  wire \abs_reg[28]_i_3_n_0 ;
  wire \abs_reg[28]_i_4_n_0 ;
  wire \abs_reg[28]_i_5_n_0 ;
  wire \abs_reg[28]_i_6_n_0 ;
  wire \abs_reg[31]_i_1_n_0 ;
  wire \abs_reg[31]_i_3_n_0 ;
  wire \abs_reg[31]_i_4_n_0 ;
  wire \abs_reg[31]_i_5_n_0 ;
  wire \abs_reg[4]_i_3_n_0 ;
  wire \abs_reg[4]_i_4_n_0 ;
  wire \abs_reg[4]_i_5_n_0 ;
  wire \abs_reg[4]_i_6_n_0 ;
  wire \abs_reg[4]_i_7_n_0 ;
  wire \abs_reg[8]_i_3_n_0 ;
  wire \abs_reg[8]_i_4_n_0 ;
  wire \abs_reg[8]_i_5_n_0 ;
  wire \abs_reg[8]_i_6_n_0 ;
  wire \abs_reg_reg[12]_i_2_n_0 ;
  wire \abs_reg_reg[16]_i_2_n_0 ;
  wire \abs_reg_reg[20]_i_2_n_0 ;
  wire \abs_reg_reg[24]_i_2_n_0 ;
  wire \abs_reg_reg[28]_i_2_n_0 ;
  wire \abs_reg_reg[4]_i_2_n_0 ;
  wire \abs_reg_reg[8]_i_2_n_0 ;
  wire add_reg_reg_0;
  wire add_reg_reg_1;
  wire add_reg_reg_n_106;
  wire add_reg_reg_n_107;
  wire add_reg_reg_n_108;
  wire add_reg_reg_n_109;
  wire add_reg_reg_n_110;
  wire add_reg_reg_n_111;
  wire add_reg_reg_n_112;
  wire add_reg_reg_n_113;
  wire add_reg_reg_n_114;
  wire add_reg_reg_n_115;
  wire add_reg_reg_n_116;
  wire add_reg_reg_n_117;
  wire add_reg_reg_n_118;
  wire add_reg_reg_n_119;
  wire add_reg_reg_n_120;
  wire add_reg_reg_n_121;
  wire add_reg_reg_n_122;
  wire add_reg_reg_n_123;
  wire add_reg_reg_n_124;
  wire add_reg_reg_n_125;
  wire add_reg_reg_n_126;
  wire add_reg_reg_n_127;
  wire add_reg_reg_n_128;
  wire add_reg_reg_n_129;
  wire add_reg_reg_n_130;
  wire add_reg_reg_n_131;
  wire add_reg_reg_n_132;
  wire add_reg_reg_n_133;
  wire add_reg_reg_n_134;
  wire add_reg_reg_n_135;
  wire add_reg_reg_n_136;
  wire add_reg_reg_n_137;
  wire add_reg_reg_n_138;
  wire add_reg_reg_n_139;
  wire add_reg_reg_n_140;
  wire add_reg_reg_n_141;
  wire add_reg_reg_n_142;
  wire add_reg_reg_n_143;
  wire add_reg_reg_n_144;
  wire add_reg_reg_n_145;
  wire add_reg_reg_n_146;
  wire add_reg_reg_n_147;
  wire add_reg_reg_n_148;
  wire add_reg_reg_n_149;
  wire add_reg_reg_n_150;
  wire add_reg_reg_n_151;
  wire add_reg_reg_n_152;
  wire add_reg_reg_n_153;
  wire btnDreg;
  wire clk_IBUF_BUFG;
  wire [30:4]do_abs;
  wire [31:4]do_abs0;
  wire en_reg;
  wire [27:0]line_err;
  wire [31:0]sub_reg_reg__0;
  wire y_delay_2;
  wire [2:0]\NLW_abs_reg_reg[12]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_abs_reg_reg[16]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_abs_reg_reg[20]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_abs_reg_reg[24]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_abs_reg_reg[28]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_abs_reg_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_abs_reg_reg[31]_i_2_O_UNCONNECTED ;
  wire [2:0]\NLW_abs_reg_reg[4]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_abs_reg_reg[4]_i_2_O_UNCONNECTED ;
  wire [2:0]\NLW_abs_reg_reg[8]_i_2_CO_UNCONNECTED ;
  wire NLW_add_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_add_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_add_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_add_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_add_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_add_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_add_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_add_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_add_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_add_reg_reg_P_UNCONNECTED;
  wire NLW_sub_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_sub_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_sub_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_sub_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_sub_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_sub_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_sub_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_sub_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_sub_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_sub_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_sub_reg_reg_PCOUT_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[10]_i_1 
       (.I0(sub_reg_reg__0[10]),
        .I1(do_abs0[10]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[10]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[11]_i_1 
       (.I0(sub_reg_reg__0[11]),
        .I1(do_abs0[11]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[11]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[12]_i_1 
       (.I0(sub_reg_reg__0[12]),
        .I1(do_abs0[12]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[12]_i_3 
       (.I0(sub_reg_reg__0[12]),
        .O(\abs_reg[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[12]_i_4 
       (.I0(sub_reg_reg__0[11]),
        .O(\abs_reg[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[12]_i_5 
       (.I0(sub_reg_reg__0[10]),
        .O(\abs_reg[12]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[12]_i_6 
       (.I0(sub_reg_reg__0[9]),
        .O(\abs_reg[12]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[13]_i_1 
       (.I0(sub_reg_reg__0[13]),
        .I1(do_abs0[13]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[13]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[14]_i_1 
       (.I0(sub_reg_reg__0[14]),
        .I1(do_abs0[14]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[14]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[15]_i_1 
       (.I0(sub_reg_reg__0[15]),
        .I1(do_abs0[15]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[15]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[16]_i_1 
       (.I0(sub_reg_reg__0[16]),
        .I1(do_abs0[16]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[16]));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[16]_i_3 
       (.I0(sub_reg_reg__0[16]),
        .O(\abs_reg[16]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[16]_i_4 
       (.I0(sub_reg_reg__0[15]),
        .O(\abs_reg[16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[16]_i_5 
       (.I0(sub_reg_reg__0[14]),
        .O(\abs_reg[16]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[16]_i_6 
       (.I0(sub_reg_reg__0[13]),
        .O(\abs_reg[16]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[17]_i_1 
       (.I0(sub_reg_reg__0[17]),
        .I1(do_abs0[17]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[17]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[18]_i_1 
       (.I0(sub_reg_reg__0[18]),
        .I1(do_abs0[18]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[18]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[19]_i_1 
       (.I0(sub_reg_reg__0[19]),
        .I1(do_abs0[19]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[19]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[20]_i_1 
       (.I0(sub_reg_reg__0[20]),
        .I1(do_abs0[20]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[20]));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[20]_i_3 
       (.I0(sub_reg_reg__0[20]),
        .O(\abs_reg[20]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[20]_i_4 
       (.I0(sub_reg_reg__0[19]),
        .O(\abs_reg[20]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[20]_i_5 
       (.I0(sub_reg_reg__0[18]),
        .O(\abs_reg[20]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[20]_i_6 
       (.I0(sub_reg_reg__0[17]),
        .O(\abs_reg[20]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[21]_i_1 
       (.I0(sub_reg_reg__0[21]),
        .I1(do_abs0[21]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[21]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[22]_i_1 
       (.I0(sub_reg_reg__0[22]),
        .I1(do_abs0[22]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[22]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[23]_i_1 
       (.I0(sub_reg_reg__0[23]),
        .I1(do_abs0[23]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[23]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[24]_i_1 
       (.I0(sub_reg_reg__0[24]),
        .I1(do_abs0[24]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[24]));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[24]_i_3 
       (.I0(sub_reg_reg__0[24]),
        .O(\abs_reg[24]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[24]_i_4 
       (.I0(sub_reg_reg__0[23]),
        .O(\abs_reg[24]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[24]_i_5 
       (.I0(sub_reg_reg__0[22]),
        .O(\abs_reg[24]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[24]_i_6 
       (.I0(sub_reg_reg__0[21]),
        .O(\abs_reg[24]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[25]_i_1 
       (.I0(sub_reg_reg__0[25]),
        .I1(do_abs0[25]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[25]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[26]_i_1 
       (.I0(sub_reg_reg__0[26]),
        .I1(do_abs0[26]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[26]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[27]_i_1 
       (.I0(sub_reg_reg__0[27]),
        .I1(do_abs0[27]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[27]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[28]_i_1 
       (.I0(sub_reg_reg__0[28]),
        .I1(do_abs0[28]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[28]));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[28]_i_3 
       (.I0(sub_reg_reg__0[28]),
        .O(\abs_reg[28]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[28]_i_4 
       (.I0(sub_reg_reg__0[27]),
        .O(\abs_reg[28]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[28]_i_5 
       (.I0(sub_reg_reg__0[26]),
        .O(\abs_reg[28]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[28]_i_6 
       (.I0(sub_reg_reg__0[25]),
        .O(\abs_reg[28]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[29]_i_1 
       (.I0(sub_reg_reg__0[29]),
        .I1(do_abs0[29]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[29]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[30]_i_1 
       (.I0(sub_reg_reg__0[30]),
        .I1(do_abs0[30]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[30]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \abs_reg[31]_i_1 
       (.I0(sub_reg_reg__0[31]),
        .I1(do_abs0[31]),
        .O(\abs_reg[31]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[31]_i_3 
       (.I0(sub_reg_reg__0[31]),
        .O(\abs_reg[31]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[31]_i_4 
       (.I0(sub_reg_reg__0[30]),
        .O(\abs_reg[31]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[31]_i_5 
       (.I0(sub_reg_reg__0[29]),
        .O(\abs_reg[31]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[4]_i_1 
       (.I0(sub_reg_reg__0[4]),
        .I1(do_abs0[4]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[4]_i_3 
       (.I0(sub_reg_reg__0[0]),
        .O(\abs_reg[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[4]_i_4 
       (.I0(sub_reg_reg__0[4]),
        .O(\abs_reg[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[4]_i_5 
       (.I0(sub_reg_reg__0[3]),
        .O(\abs_reg[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[4]_i_6 
       (.I0(sub_reg_reg__0[2]),
        .O(\abs_reg[4]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[4]_i_7 
       (.I0(sub_reg_reg__0[1]),
        .O(\abs_reg[4]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[5]_i_1 
       (.I0(sub_reg_reg__0[5]),
        .I1(do_abs0[5]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[5]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[6]_i_1 
       (.I0(sub_reg_reg__0[6]),
        .I1(do_abs0[6]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[6]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[7]_i_1 
       (.I0(sub_reg_reg__0[7]),
        .I1(do_abs0[7]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[7]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[8]_i_1 
       (.I0(sub_reg_reg__0[8]),
        .I1(do_abs0[8]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[8]_i_3 
       (.I0(sub_reg_reg__0[8]),
        .O(\abs_reg[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[8]_i_4 
       (.I0(sub_reg_reg__0[7]),
        .O(\abs_reg[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[8]_i_5 
       (.I0(sub_reg_reg__0[6]),
        .O(\abs_reg[8]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[8]_i_6 
       (.I0(sub_reg_reg__0[5]),
        .O(\abs_reg[8]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[9]_i_1 
       (.I0(sub_reg_reg__0[9]),
        .I1(do_abs0[9]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[9]));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[10]),
        .Q(line_err[6]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[11]),
        .Q(line_err[7]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[12]),
        .Q(line_err[8]),
        .R(y_delay_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \abs_reg_reg[12]_i_2 
       (.CI(\abs_reg_reg[8]_i_2_n_0 ),
        .CO({\abs_reg_reg[12]_i_2_n_0 ,\NLW_abs_reg_reg[12]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(do_abs0[12:9]),
        .S({\abs_reg[12]_i_3_n_0 ,\abs_reg[12]_i_4_n_0 ,\abs_reg[12]_i_5_n_0 ,\abs_reg[12]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[13]),
        .Q(line_err[9]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[14]),
        .Q(line_err[10]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[15]),
        .Q(line_err[11]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[16]),
        .Q(line_err[12]),
        .R(y_delay_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \abs_reg_reg[16]_i_2 
       (.CI(\abs_reg_reg[12]_i_2_n_0 ),
        .CO({\abs_reg_reg[16]_i_2_n_0 ,\NLW_abs_reg_reg[16]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(do_abs0[16:13]),
        .S({\abs_reg[16]_i_3_n_0 ,\abs_reg[16]_i_4_n_0 ,\abs_reg[16]_i_5_n_0 ,\abs_reg[16]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[17]),
        .Q(line_err[13]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[18]),
        .Q(line_err[14]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[19]),
        .Q(line_err[15]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[20]),
        .Q(line_err[16]),
        .R(y_delay_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \abs_reg_reg[20]_i_2 
       (.CI(\abs_reg_reg[16]_i_2_n_0 ),
        .CO({\abs_reg_reg[20]_i_2_n_0 ,\NLW_abs_reg_reg[20]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(do_abs0[20:17]),
        .S({\abs_reg[20]_i_3_n_0 ,\abs_reg[20]_i_4_n_0 ,\abs_reg[20]_i_5_n_0 ,\abs_reg[20]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[21]),
        .Q(line_err[17]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[22]),
        .Q(line_err[18]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[23]),
        .Q(line_err[19]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[24]),
        .Q(line_err[20]),
        .R(y_delay_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \abs_reg_reg[24]_i_2 
       (.CI(\abs_reg_reg[20]_i_2_n_0 ),
        .CO({\abs_reg_reg[24]_i_2_n_0 ,\NLW_abs_reg_reg[24]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(do_abs0[24:21]),
        .S({\abs_reg[24]_i_3_n_0 ,\abs_reg[24]_i_4_n_0 ,\abs_reg[24]_i_5_n_0 ,\abs_reg[24]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[25]),
        .Q(line_err[21]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[26]),
        .Q(line_err[22]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[27]),
        .Q(line_err[23]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[28]),
        .Q(line_err[24]),
        .R(y_delay_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \abs_reg_reg[28]_i_2 
       (.CI(\abs_reg_reg[24]_i_2_n_0 ),
        .CO({\abs_reg_reg[28]_i_2_n_0 ,\NLW_abs_reg_reg[28]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(do_abs0[28:25]),
        .S({\abs_reg[28]_i_3_n_0 ,\abs_reg[28]_i_4_n_0 ,\abs_reg[28]_i_5_n_0 ,\abs_reg[28]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[29]),
        .Q(line_err[25]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[30]),
        .Q(line_err[26]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\abs_reg[31]_i_1_n_0 ),
        .Q(line_err[27]),
        .R(y_delay_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \abs_reg_reg[31]_i_2 
       (.CI(\abs_reg_reg[28]_i_2_n_0 ),
        .CO(\NLW_abs_reg_reg[31]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_abs_reg_reg[31]_i_2_O_UNCONNECTED [3],do_abs0[31:29]}),
        .S({1'b0,\abs_reg[31]_i_3_n_0 ,\abs_reg[31]_i_4_n_0 ,\abs_reg[31]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[4]),
        .Q(line_err[0]),
        .R(y_delay_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \abs_reg_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\abs_reg_reg[4]_i_2_n_0 ,\NLW_abs_reg_reg[4]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\abs_reg[4]_i_3_n_0 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({do_abs0[4],\NLW_abs_reg_reg[4]_i_2_O_UNCONNECTED [2:0]}),
        .S({\abs_reg[4]_i_4_n_0 ,\abs_reg[4]_i_5_n_0 ,\abs_reg[4]_i_6_n_0 ,\abs_reg[4]_i_7_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[5]),
        .Q(line_err[1]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[6]),
        .Q(line_err[2]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[7]),
        .Q(line_err[3]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[8]),
        .Q(line_err[4]),
        .R(y_delay_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \abs_reg_reg[8]_i_2 
       (.CI(\abs_reg_reg[4]_i_2_n_0 ),
        .CO({\abs_reg_reg[8]_i_2_n_0 ,\NLW_abs_reg_reg[8]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(do_abs0[8:5]),
        .S({\abs_reg[8]_i_3_n_0 ,\abs_reg[8]_i_4_n_0 ,\abs_reg[8]_i_5_n_0 ,\abs_reg[8]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[9]),
        .Q(line_err[5]),
        .R(y_delay_2));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    add_reg_reg
       (.A({DOA[15],DOA[15],DOA[15],DOA[15],DOA[15],DOA[15],DOA[15],DOA[15],DOA[15],DOA[15],DOA[15],DOA[15],DOA[15],DOA[15],DOA}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_add_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DOA[15],DOA[15],DOA}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_add_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({C[15],C[15],C[15],C[15],C[15],C[15],C[15],C[15],C[15],C[15],C[15],C[15],C[15],C[15],C[15],C[15],C[15],C[15],C[15],C[15],C[15],C[15],C[15],C[15],C,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_add_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_add_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(add_reg_reg_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(add_reg_reg_1),
        .CEC(CEC),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(en_reg),
        .CEP(en_reg),
        .CLK(clk_IBUF_BUFG),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_add_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_add_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_add_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_add_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_add_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({add_reg_reg_n_106,add_reg_reg_n_107,add_reg_reg_n_108,add_reg_reg_n_109,add_reg_reg_n_110,add_reg_reg_n_111,add_reg_reg_n_112,add_reg_reg_n_113,add_reg_reg_n_114,add_reg_reg_n_115,add_reg_reg_n_116,add_reg_reg_n_117,add_reg_reg_n_118,add_reg_reg_n_119,add_reg_reg_n_120,add_reg_reg_n_121,add_reg_reg_n_122,add_reg_reg_n_123,add_reg_reg_n_124,add_reg_reg_n_125,add_reg_reg_n_126,add_reg_reg_n_127,add_reg_reg_n_128,add_reg_reg_n_129,add_reg_reg_n_130,add_reg_reg_n_131,add_reg_reg_n_132,add_reg_reg_n_133,add_reg_reg_n_134,add_reg_reg_n_135,add_reg_reg_n_136,add_reg_reg_n_137,add_reg_reg_n_138,add_reg_reg_n_139,add_reg_reg_n_140,add_reg_reg_n_141,add_reg_reg_n_142,add_reg_reg_n_143,add_reg_reg_n_144,add_reg_reg_n_145,add_reg_reg_n_146,add_reg_reg_n_147,add_reg_reg_n_148,add_reg_reg_n_149,add_reg_reg_n_150,add_reg_reg_n_151,add_reg_reg_n_152,add_reg_reg_n_153}),
        .RSTA(btnDreg),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(btnDreg),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(y_delay_2),
        .RSTP(y_delay_2),
        .UNDERFLOW(NLW_add_reg_reg_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("NONE"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    sub_reg_reg
       (.A({A[7],A[7],A[7],A[7],A[7:6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6:5],A[5],A[5],A[5],A[5],A[5],A[5],A[5],A[5],A[5:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_sub_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_sub_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_sub_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_sub_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(en_reg),
        .CLK(clk_IBUF_BUFG),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_sub_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .OVERFLOW(NLW_sub_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_sub_reg_reg_P_UNCONNECTED[47:32],sub_reg_reg__0}),
        .PATTERNBDETECT(NLW_sub_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_sub_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({add_reg_reg_n_106,add_reg_reg_n_107,add_reg_reg_n_108,add_reg_reg_n_109,add_reg_reg_n_110,add_reg_reg_n_111,add_reg_reg_n_112,add_reg_reg_n_113,add_reg_reg_n_114,add_reg_reg_n_115,add_reg_reg_n_116,add_reg_reg_n_117,add_reg_reg_n_118,add_reg_reg_n_119,add_reg_reg_n_120,add_reg_reg_n_121,add_reg_reg_n_122,add_reg_reg_n_123,add_reg_reg_n_124,add_reg_reg_n_125,add_reg_reg_n_126,add_reg_reg_n_127,add_reg_reg_n_128,add_reg_reg_n_129,add_reg_reg_n_130,add_reg_reg_n_131,add_reg_reg_n_132,add_reg_reg_n_133,add_reg_reg_n_134,add_reg_reg_n_135,add_reg_reg_n_136,add_reg_reg_n_137,add_reg_reg_n_138,add_reg_reg_n_139,add_reg_reg_n_140,add_reg_reg_n_141,add_reg_reg_n_142,add_reg_reg_n_143,add_reg_reg_n_144,add_reg_reg_n_145,add_reg_reg_n_146,add_reg_reg_n_147,add_reg_reg_n_148,add_reg_reg_n_149,add_reg_reg_n_150,add_reg_reg_n_151,add_reg_reg_n_152,add_reg_reg_n_153}),
        .PCOUT(NLW_sub_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(y_delay_2),
        .UNDERFLOW(NLW_sub_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "linecalc" *) 
module linecalc_0
   (line_err,
    add_reg_reg_0,
    add_reg_reg_1,
    CEC,
    en_reg,
    clk_IBUF_BUFG,
    btnDreg,
    y_delay_2,
    DOB,
    DOA,
    C,
    sub_reg_reg_0,
    sub_reg_reg_1);
  output [27:0]line_err;
  input add_reg_reg_0;
  input add_reg_reg_1;
  input CEC;
  input en_reg;
  input clk_IBUF_BUFG;
  input btnDreg;
  input y_delay_2;
  input [15:0]DOB;
  input [15:0]DOA;
  input [15:0]C;
  input [9:0]sub_reg_reg_0;
  input [7:0]sub_reg_reg_1;

  wire [15:0]C;
  wire CEC;
  wire [15:0]DOA;
  wire [15:0]DOB;
  wire \abs_reg[12]_i_3__0_n_0 ;
  wire \abs_reg[12]_i_4__0_n_0 ;
  wire \abs_reg[12]_i_5__0_n_0 ;
  wire \abs_reg[12]_i_6__0_n_0 ;
  wire \abs_reg[16]_i_3__0_n_0 ;
  wire \abs_reg[16]_i_4__0_n_0 ;
  wire \abs_reg[16]_i_5__0_n_0 ;
  wire \abs_reg[16]_i_6__0_n_0 ;
  wire \abs_reg[20]_i_3__0_n_0 ;
  wire \abs_reg[20]_i_4__0_n_0 ;
  wire \abs_reg[20]_i_5__0_n_0 ;
  wire \abs_reg[20]_i_6__0_n_0 ;
  wire \abs_reg[24]_i_3__0_n_0 ;
  wire \abs_reg[24]_i_4__0_n_0 ;
  wire \abs_reg[24]_i_5__0_n_0 ;
  wire \abs_reg[24]_i_6__0_n_0 ;
  wire \abs_reg[28]_i_3__0_n_0 ;
  wire \abs_reg[28]_i_4__0_n_0 ;
  wire \abs_reg[28]_i_5__0_n_0 ;
  wire \abs_reg[28]_i_6__0_n_0 ;
  wire \abs_reg[31]_i_1__0_n_0 ;
  wire \abs_reg[31]_i_3__0_n_0 ;
  wire \abs_reg[31]_i_4__0_n_0 ;
  wire \abs_reg[31]_i_5__0_n_0 ;
  wire \abs_reg[4]_i_3__0_n_0 ;
  wire \abs_reg[4]_i_4__0_n_0 ;
  wire \abs_reg[4]_i_5__0_n_0 ;
  wire \abs_reg[4]_i_6__0_n_0 ;
  wire \abs_reg[4]_i_7__0_n_0 ;
  wire \abs_reg[8]_i_3__0_n_0 ;
  wire \abs_reg[8]_i_4__0_n_0 ;
  wire \abs_reg[8]_i_5__0_n_0 ;
  wire \abs_reg[8]_i_6__0_n_0 ;
  wire \abs_reg_reg[12]_i_2__0_n_0 ;
  wire \abs_reg_reg[16]_i_2__0_n_0 ;
  wire \abs_reg_reg[20]_i_2__0_n_0 ;
  wire \abs_reg_reg[24]_i_2__0_n_0 ;
  wire \abs_reg_reg[28]_i_2__0_n_0 ;
  wire \abs_reg_reg[4]_i_2__0_n_0 ;
  wire \abs_reg_reg[8]_i_2__0_n_0 ;
  wire add_reg_reg_0;
  wire add_reg_reg_1;
  wire add_reg_reg_n_106;
  wire add_reg_reg_n_107;
  wire add_reg_reg_n_108;
  wire add_reg_reg_n_109;
  wire add_reg_reg_n_110;
  wire add_reg_reg_n_111;
  wire add_reg_reg_n_112;
  wire add_reg_reg_n_113;
  wire add_reg_reg_n_114;
  wire add_reg_reg_n_115;
  wire add_reg_reg_n_116;
  wire add_reg_reg_n_117;
  wire add_reg_reg_n_118;
  wire add_reg_reg_n_119;
  wire add_reg_reg_n_120;
  wire add_reg_reg_n_121;
  wire add_reg_reg_n_122;
  wire add_reg_reg_n_123;
  wire add_reg_reg_n_124;
  wire add_reg_reg_n_125;
  wire add_reg_reg_n_126;
  wire add_reg_reg_n_127;
  wire add_reg_reg_n_128;
  wire add_reg_reg_n_129;
  wire add_reg_reg_n_130;
  wire add_reg_reg_n_131;
  wire add_reg_reg_n_132;
  wire add_reg_reg_n_133;
  wire add_reg_reg_n_134;
  wire add_reg_reg_n_135;
  wire add_reg_reg_n_136;
  wire add_reg_reg_n_137;
  wire add_reg_reg_n_138;
  wire add_reg_reg_n_139;
  wire add_reg_reg_n_140;
  wire add_reg_reg_n_141;
  wire add_reg_reg_n_142;
  wire add_reg_reg_n_143;
  wire add_reg_reg_n_144;
  wire add_reg_reg_n_145;
  wire add_reg_reg_n_146;
  wire add_reg_reg_n_147;
  wire add_reg_reg_n_148;
  wire add_reg_reg_n_149;
  wire add_reg_reg_n_150;
  wire add_reg_reg_n_151;
  wire add_reg_reg_n_152;
  wire add_reg_reg_n_153;
  wire btnDreg;
  wire clk_IBUF_BUFG;
  wire [30:4]do_abs;
  wire [31:4]do_abs0;
  wire en_reg;
  wire [27:0]line_err;
  wire [9:0]sub_reg_reg_0;
  wire [7:0]sub_reg_reg_1;
  wire [31:0]sub_reg_reg__0;
  wire y_delay_2;
  wire [2:0]\NLW_abs_reg_reg[12]_i_2__0_CO_UNCONNECTED ;
  wire [2:0]\NLW_abs_reg_reg[16]_i_2__0_CO_UNCONNECTED ;
  wire [2:0]\NLW_abs_reg_reg[20]_i_2__0_CO_UNCONNECTED ;
  wire [2:0]\NLW_abs_reg_reg[24]_i_2__0_CO_UNCONNECTED ;
  wire [2:0]\NLW_abs_reg_reg[28]_i_2__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_abs_reg_reg[31]_i_2__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_abs_reg_reg[31]_i_2__0_O_UNCONNECTED ;
  wire [2:0]\NLW_abs_reg_reg[4]_i_2__0_CO_UNCONNECTED ;
  wire [2:0]\NLW_abs_reg_reg[4]_i_2__0_O_UNCONNECTED ;
  wire [2:0]\NLW_abs_reg_reg[8]_i_2__0_CO_UNCONNECTED ;
  wire NLW_add_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_add_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_add_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_add_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_add_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_add_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_add_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_add_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_add_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_add_reg_reg_P_UNCONNECTED;
  wire NLW_sub_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_sub_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_sub_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_sub_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_sub_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_sub_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_sub_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_sub_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_sub_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_sub_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_sub_reg_reg_PCOUT_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[10]_i_1__0 
       (.I0(sub_reg_reg__0[10]),
        .I1(do_abs0[10]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[10]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[11]_i_1__0 
       (.I0(sub_reg_reg__0[11]),
        .I1(do_abs0[11]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[11]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[12]_i_1__0 
       (.I0(sub_reg_reg__0[12]),
        .I1(do_abs0[12]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[12]_i_3__0 
       (.I0(sub_reg_reg__0[12]),
        .O(\abs_reg[12]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[12]_i_4__0 
       (.I0(sub_reg_reg__0[11]),
        .O(\abs_reg[12]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[12]_i_5__0 
       (.I0(sub_reg_reg__0[10]),
        .O(\abs_reg[12]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[12]_i_6__0 
       (.I0(sub_reg_reg__0[9]),
        .O(\abs_reg[12]_i_6__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[13]_i_1__0 
       (.I0(sub_reg_reg__0[13]),
        .I1(do_abs0[13]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[13]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[14]_i_1__0 
       (.I0(sub_reg_reg__0[14]),
        .I1(do_abs0[14]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[14]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[15]_i_1__0 
       (.I0(sub_reg_reg__0[15]),
        .I1(do_abs0[15]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[15]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[16]_i_1__0 
       (.I0(sub_reg_reg__0[16]),
        .I1(do_abs0[16]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[16]));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[16]_i_3__0 
       (.I0(sub_reg_reg__0[16]),
        .O(\abs_reg[16]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[16]_i_4__0 
       (.I0(sub_reg_reg__0[15]),
        .O(\abs_reg[16]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[16]_i_5__0 
       (.I0(sub_reg_reg__0[14]),
        .O(\abs_reg[16]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[16]_i_6__0 
       (.I0(sub_reg_reg__0[13]),
        .O(\abs_reg[16]_i_6__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[17]_i_1__0 
       (.I0(sub_reg_reg__0[17]),
        .I1(do_abs0[17]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[17]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[18]_i_1__0 
       (.I0(sub_reg_reg__0[18]),
        .I1(do_abs0[18]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[18]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[19]_i_1__0 
       (.I0(sub_reg_reg__0[19]),
        .I1(do_abs0[19]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[19]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[20]_i_1__0 
       (.I0(sub_reg_reg__0[20]),
        .I1(do_abs0[20]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[20]));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[20]_i_3__0 
       (.I0(sub_reg_reg__0[20]),
        .O(\abs_reg[20]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[20]_i_4__0 
       (.I0(sub_reg_reg__0[19]),
        .O(\abs_reg[20]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[20]_i_5__0 
       (.I0(sub_reg_reg__0[18]),
        .O(\abs_reg[20]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[20]_i_6__0 
       (.I0(sub_reg_reg__0[17]),
        .O(\abs_reg[20]_i_6__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[21]_i_1__0 
       (.I0(sub_reg_reg__0[21]),
        .I1(do_abs0[21]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[21]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[22]_i_1__0 
       (.I0(sub_reg_reg__0[22]),
        .I1(do_abs0[22]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[22]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[23]_i_1__0 
       (.I0(sub_reg_reg__0[23]),
        .I1(do_abs0[23]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[23]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[24]_i_1__0 
       (.I0(sub_reg_reg__0[24]),
        .I1(do_abs0[24]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[24]));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[24]_i_3__0 
       (.I0(sub_reg_reg__0[24]),
        .O(\abs_reg[24]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[24]_i_4__0 
       (.I0(sub_reg_reg__0[23]),
        .O(\abs_reg[24]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[24]_i_5__0 
       (.I0(sub_reg_reg__0[22]),
        .O(\abs_reg[24]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[24]_i_6__0 
       (.I0(sub_reg_reg__0[21]),
        .O(\abs_reg[24]_i_6__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[25]_i_1__0 
       (.I0(sub_reg_reg__0[25]),
        .I1(do_abs0[25]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[25]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[26]_i_1__0 
       (.I0(sub_reg_reg__0[26]),
        .I1(do_abs0[26]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[26]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[27]_i_1__0 
       (.I0(sub_reg_reg__0[27]),
        .I1(do_abs0[27]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[27]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[28]_i_1__0 
       (.I0(sub_reg_reg__0[28]),
        .I1(do_abs0[28]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[28]));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[28]_i_3__0 
       (.I0(sub_reg_reg__0[28]),
        .O(\abs_reg[28]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[28]_i_4__0 
       (.I0(sub_reg_reg__0[27]),
        .O(\abs_reg[28]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[28]_i_5__0 
       (.I0(sub_reg_reg__0[26]),
        .O(\abs_reg[28]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[28]_i_6__0 
       (.I0(sub_reg_reg__0[25]),
        .O(\abs_reg[28]_i_6__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[29]_i_1__0 
       (.I0(sub_reg_reg__0[29]),
        .I1(do_abs0[29]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[29]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[30]_i_1__0 
       (.I0(sub_reg_reg__0[30]),
        .I1(do_abs0[30]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[30]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \abs_reg[31]_i_1__0 
       (.I0(sub_reg_reg__0[31]),
        .I1(do_abs0[31]),
        .O(\abs_reg[31]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[31]_i_3__0 
       (.I0(sub_reg_reg__0[31]),
        .O(\abs_reg[31]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[31]_i_4__0 
       (.I0(sub_reg_reg__0[30]),
        .O(\abs_reg[31]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[31]_i_5__0 
       (.I0(sub_reg_reg__0[29]),
        .O(\abs_reg[31]_i_5__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[4]_i_1__0 
       (.I0(sub_reg_reg__0[4]),
        .I1(do_abs0[4]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[4]_i_3__0 
       (.I0(sub_reg_reg__0[0]),
        .O(\abs_reg[4]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[4]_i_4__0 
       (.I0(sub_reg_reg__0[4]),
        .O(\abs_reg[4]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[4]_i_5__0 
       (.I0(sub_reg_reg__0[3]),
        .O(\abs_reg[4]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[4]_i_6__0 
       (.I0(sub_reg_reg__0[2]),
        .O(\abs_reg[4]_i_6__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[4]_i_7__0 
       (.I0(sub_reg_reg__0[1]),
        .O(\abs_reg[4]_i_7__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[5]_i_1__0 
       (.I0(sub_reg_reg__0[5]),
        .I1(do_abs0[5]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[5]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[6]_i_1__0 
       (.I0(sub_reg_reg__0[6]),
        .I1(do_abs0[6]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[6]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[7]_i_1__0 
       (.I0(sub_reg_reg__0[7]),
        .I1(do_abs0[7]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[7]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[8]_i_1__0 
       (.I0(sub_reg_reg__0[8]),
        .I1(do_abs0[8]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[8]_i_3__0 
       (.I0(sub_reg_reg__0[8]),
        .O(\abs_reg[8]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[8]_i_4__0 
       (.I0(sub_reg_reg__0[7]),
        .O(\abs_reg[8]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[8]_i_5__0 
       (.I0(sub_reg_reg__0[6]),
        .O(\abs_reg[8]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[8]_i_6__0 
       (.I0(sub_reg_reg__0[5]),
        .O(\abs_reg[8]_i_6__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[9]_i_1__0 
       (.I0(sub_reg_reg__0[9]),
        .I1(do_abs0[9]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[9]));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[10]),
        .Q(line_err[6]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[11]),
        .Q(line_err[7]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[12]),
        .Q(line_err[8]),
        .R(y_delay_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \abs_reg_reg[12]_i_2__0 
       (.CI(\abs_reg_reg[8]_i_2__0_n_0 ),
        .CO({\abs_reg_reg[12]_i_2__0_n_0 ,\NLW_abs_reg_reg[12]_i_2__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(do_abs0[12:9]),
        .S({\abs_reg[12]_i_3__0_n_0 ,\abs_reg[12]_i_4__0_n_0 ,\abs_reg[12]_i_5__0_n_0 ,\abs_reg[12]_i_6__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[13]),
        .Q(line_err[9]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[14]),
        .Q(line_err[10]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[15]),
        .Q(line_err[11]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[16]),
        .Q(line_err[12]),
        .R(y_delay_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \abs_reg_reg[16]_i_2__0 
       (.CI(\abs_reg_reg[12]_i_2__0_n_0 ),
        .CO({\abs_reg_reg[16]_i_2__0_n_0 ,\NLW_abs_reg_reg[16]_i_2__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(do_abs0[16:13]),
        .S({\abs_reg[16]_i_3__0_n_0 ,\abs_reg[16]_i_4__0_n_0 ,\abs_reg[16]_i_5__0_n_0 ,\abs_reg[16]_i_6__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[17]),
        .Q(line_err[13]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[18]),
        .Q(line_err[14]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[19]),
        .Q(line_err[15]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[20]),
        .Q(line_err[16]),
        .R(y_delay_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \abs_reg_reg[20]_i_2__0 
       (.CI(\abs_reg_reg[16]_i_2__0_n_0 ),
        .CO({\abs_reg_reg[20]_i_2__0_n_0 ,\NLW_abs_reg_reg[20]_i_2__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(do_abs0[20:17]),
        .S({\abs_reg[20]_i_3__0_n_0 ,\abs_reg[20]_i_4__0_n_0 ,\abs_reg[20]_i_5__0_n_0 ,\abs_reg[20]_i_6__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[21]),
        .Q(line_err[17]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[22]),
        .Q(line_err[18]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[23]),
        .Q(line_err[19]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[24]),
        .Q(line_err[20]),
        .R(y_delay_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \abs_reg_reg[24]_i_2__0 
       (.CI(\abs_reg_reg[20]_i_2__0_n_0 ),
        .CO({\abs_reg_reg[24]_i_2__0_n_0 ,\NLW_abs_reg_reg[24]_i_2__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(do_abs0[24:21]),
        .S({\abs_reg[24]_i_3__0_n_0 ,\abs_reg[24]_i_4__0_n_0 ,\abs_reg[24]_i_5__0_n_0 ,\abs_reg[24]_i_6__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[25]),
        .Q(line_err[21]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[26]),
        .Q(line_err[22]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[27]),
        .Q(line_err[23]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[28]),
        .Q(line_err[24]),
        .R(y_delay_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \abs_reg_reg[28]_i_2__0 
       (.CI(\abs_reg_reg[24]_i_2__0_n_0 ),
        .CO({\abs_reg_reg[28]_i_2__0_n_0 ,\NLW_abs_reg_reg[28]_i_2__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(do_abs0[28:25]),
        .S({\abs_reg[28]_i_3__0_n_0 ,\abs_reg[28]_i_4__0_n_0 ,\abs_reg[28]_i_5__0_n_0 ,\abs_reg[28]_i_6__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[29]),
        .Q(line_err[25]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[30]),
        .Q(line_err[26]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\abs_reg[31]_i_1__0_n_0 ),
        .Q(line_err[27]),
        .R(y_delay_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \abs_reg_reg[31]_i_2__0 
       (.CI(\abs_reg_reg[28]_i_2__0_n_0 ),
        .CO(\NLW_abs_reg_reg[31]_i_2__0_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_abs_reg_reg[31]_i_2__0_O_UNCONNECTED [3],do_abs0[31:29]}),
        .S({1'b0,\abs_reg[31]_i_3__0_n_0 ,\abs_reg[31]_i_4__0_n_0 ,\abs_reg[31]_i_5__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[4]),
        .Q(line_err[0]),
        .R(y_delay_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \abs_reg_reg[4]_i_2__0 
       (.CI(1'b0),
        .CO({\abs_reg_reg[4]_i_2__0_n_0 ,\NLW_abs_reg_reg[4]_i_2__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(\abs_reg[4]_i_3__0_n_0 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({do_abs0[4],\NLW_abs_reg_reg[4]_i_2__0_O_UNCONNECTED [2:0]}),
        .S({\abs_reg[4]_i_4__0_n_0 ,\abs_reg[4]_i_5__0_n_0 ,\abs_reg[4]_i_6__0_n_0 ,\abs_reg[4]_i_7__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[5]),
        .Q(line_err[1]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[6]),
        .Q(line_err[2]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[7]),
        .Q(line_err[3]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[8]),
        .Q(line_err[4]),
        .R(y_delay_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \abs_reg_reg[8]_i_2__0 
       (.CI(\abs_reg_reg[4]_i_2__0_n_0 ),
        .CO({\abs_reg_reg[8]_i_2__0_n_0 ,\NLW_abs_reg_reg[8]_i_2__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(do_abs0[8:5]),
        .S({\abs_reg[8]_i_3__0_n_0 ,\abs_reg[8]_i_4__0_n_0 ,\abs_reg[8]_i_5__0_n_0 ,\abs_reg[8]_i_6__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[9]),
        .Q(line_err[5]),
        .R(y_delay_2));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    add_reg_reg
       (.A({DOA[15],DOA[15],DOA[15],DOA[15],DOA[15],DOA[15],DOA[15],DOA[15],DOA[15],DOA[15],DOA[15],DOA[15],DOA[15],DOA[15],DOA}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_add_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DOB[15],DOB[15],DOB}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_add_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({C[15],C[15],C[15],C[15],C[15],C[15],C[15],C[15],C[15],C[15],C[15],C[15],C[15],C[15],C[15],C[15],C[15],C[15],C[15],C[15],C[15],C[15],C[15],C[15],C,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_add_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_add_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(add_reg_reg_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(add_reg_reg_1),
        .CEC(CEC),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(en_reg),
        .CEP(en_reg),
        .CLK(clk_IBUF_BUFG),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_add_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_add_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_add_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_add_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_add_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({add_reg_reg_n_106,add_reg_reg_n_107,add_reg_reg_n_108,add_reg_reg_n_109,add_reg_reg_n_110,add_reg_reg_n_111,add_reg_reg_n_112,add_reg_reg_n_113,add_reg_reg_n_114,add_reg_reg_n_115,add_reg_reg_n_116,add_reg_reg_n_117,add_reg_reg_n_118,add_reg_reg_n_119,add_reg_reg_n_120,add_reg_reg_n_121,add_reg_reg_n_122,add_reg_reg_n_123,add_reg_reg_n_124,add_reg_reg_n_125,add_reg_reg_n_126,add_reg_reg_n_127,add_reg_reg_n_128,add_reg_reg_n_129,add_reg_reg_n_130,add_reg_reg_n_131,add_reg_reg_n_132,add_reg_reg_n_133,add_reg_reg_n_134,add_reg_reg_n_135,add_reg_reg_n_136,add_reg_reg_n_137,add_reg_reg_n_138,add_reg_reg_n_139,add_reg_reg_n_140,add_reg_reg_n_141,add_reg_reg_n_142,add_reg_reg_n_143,add_reg_reg_n_144,add_reg_reg_n_145,add_reg_reg_n_146,add_reg_reg_n_147,add_reg_reg_n_148,add_reg_reg_n_149,add_reg_reg_n_150,add_reg_reg_n_151,add_reg_reg_n_152,add_reg_reg_n_153}),
        .RSTA(btnDreg),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(btnDreg),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(y_delay_2),
        .RSTP(y_delay_2),
        .UNDERFLOW(NLW_add_reg_reg_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("NONE"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    sub_reg_reg
       (.A({sub_reg_reg_1[7],sub_reg_reg_1[7],sub_reg_reg_1[7],sub_reg_reg_1[7],sub_reg_reg_1[7:6],sub_reg_reg_1[6],sub_reg_reg_1[6],sub_reg_reg_1[6],sub_reg_reg_1[6],sub_reg_reg_1[6],sub_reg_reg_1[6],sub_reg_reg_1[6],sub_reg_reg_1[6],sub_reg_reg_1[6:5],sub_reg_reg_1[5],sub_reg_reg_1[5],sub_reg_reg_1[5],sub_reg_reg_1[5],sub_reg_reg_1[5],sub_reg_reg_1[5],sub_reg_reg_1[5],sub_reg_reg_1[5],sub_reg_reg_1[5:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_sub_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({sub_reg_reg_0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_sub_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_sub_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_sub_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(en_reg),
        .CLK(clk_IBUF_BUFG),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_sub_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .OVERFLOW(NLW_sub_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_sub_reg_reg_P_UNCONNECTED[47:32],sub_reg_reg__0}),
        .PATTERNBDETECT(NLW_sub_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_sub_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({add_reg_reg_n_106,add_reg_reg_n_107,add_reg_reg_n_108,add_reg_reg_n_109,add_reg_reg_n_110,add_reg_reg_n_111,add_reg_reg_n_112,add_reg_reg_n_113,add_reg_reg_n_114,add_reg_reg_n_115,add_reg_reg_n_116,add_reg_reg_n_117,add_reg_reg_n_118,add_reg_reg_n_119,add_reg_reg_n_120,add_reg_reg_n_121,add_reg_reg_n_122,add_reg_reg_n_123,add_reg_reg_n_124,add_reg_reg_n_125,add_reg_reg_n_126,add_reg_reg_n_127,add_reg_reg_n_128,add_reg_reg_n_129,add_reg_reg_n_130,add_reg_reg_n_131,add_reg_reg_n_132,add_reg_reg_n_133,add_reg_reg_n_134,add_reg_reg_n_135,add_reg_reg_n_136,add_reg_reg_n_137,add_reg_reg_n_138,add_reg_reg_n_139,add_reg_reg_n_140,add_reg_reg_n_141,add_reg_reg_n_142,add_reg_reg_n_143,add_reg_reg_n_144,add_reg_reg_n_145,add_reg_reg_n_146,add_reg_reg_n_147,add_reg_reg_n_148,add_reg_reg_n_149,add_reg_reg_n_150,add_reg_reg_n_151,add_reg_reg_n_152,add_reg_reg_n_153}),
        .PCOUT(NLW_sub_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(y_delay_2),
        .UNDERFLOW(NLW_sub_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "linecalc" *) 
module linecalc_1
   (line_err,
    add_reg_reg_0,
    add_reg_reg_1,
    CEC,
    en_reg,
    clk_IBUF_BUFG,
    btnDreg,
    y_delay_2,
    DOA,
    DOB,
    add_reg_reg_2,
    B,
    A);
  output [27:0]line_err;
  input add_reg_reg_0;
  input add_reg_reg_1;
  input CEC;
  input en_reg;
  input clk_IBUF_BUFG;
  input btnDreg;
  input y_delay_2;
  input [15:0]DOA;
  input [15:0]DOB;
  input [15:0]add_reg_reg_2;
  input [9:0]B;
  input [7:0]A;

  wire [7:0]A;
  wire [9:0]B;
  wire CEC;
  wire [15:0]DOA;
  wire [15:0]DOB;
  wire \abs_reg[12]_i_3__1_n_0 ;
  wire \abs_reg[12]_i_4__1_n_0 ;
  wire \abs_reg[12]_i_5__1_n_0 ;
  wire \abs_reg[12]_i_6__1_n_0 ;
  wire \abs_reg[16]_i_3__1_n_0 ;
  wire \abs_reg[16]_i_4__1_n_0 ;
  wire \abs_reg[16]_i_5__1_n_0 ;
  wire \abs_reg[16]_i_6__1_n_0 ;
  wire \abs_reg[20]_i_3__1_n_0 ;
  wire \abs_reg[20]_i_4__1_n_0 ;
  wire \abs_reg[20]_i_5__1_n_0 ;
  wire \abs_reg[20]_i_6__1_n_0 ;
  wire \abs_reg[24]_i_3__1_n_0 ;
  wire \abs_reg[24]_i_4__1_n_0 ;
  wire \abs_reg[24]_i_5__1_n_0 ;
  wire \abs_reg[24]_i_6__1_n_0 ;
  wire \abs_reg[28]_i_3__1_n_0 ;
  wire \abs_reg[28]_i_4__1_n_0 ;
  wire \abs_reg[28]_i_5__1_n_0 ;
  wire \abs_reg[28]_i_6__1_n_0 ;
  wire \abs_reg[31]_i_1__1_n_0 ;
  wire \abs_reg[31]_i_3__1_n_0 ;
  wire \abs_reg[31]_i_4__1_n_0 ;
  wire \abs_reg[31]_i_5__1_n_0 ;
  wire \abs_reg[4]_i_3__1_n_0 ;
  wire \abs_reg[4]_i_4__1_n_0 ;
  wire \abs_reg[4]_i_5__1_n_0 ;
  wire \abs_reg[4]_i_6__1_n_0 ;
  wire \abs_reg[4]_i_7__1_n_0 ;
  wire \abs_reg[8]_i_3__1_n_0 ;
  wire \abs_reg[8]_i_4__1_n_0 ;
  wire \abs_reg[8]_i_5__1_n_0 ;
  wire \abs_reg[8]_i_6__1_n_0 ;
  wire \abs_reg_reg[12]_i_2__1_n_0 ;
  wire \abs_reg_reg[16]_i_2__1_n_0 ;
  wire \abs_reg_reg[20]_i_2__1_n_0 ;
  wire \abs_reg_reg[24]_i_2__1_n_0 ;
  wire \abs_reg_reg[28]_i_2__1_n_0 ;
  wire \abs_reg_reg[4]_i_2__1_n_0 ;
  wire \abs_reg_reg[8]_i_2__1_n_0 ;
  wire add_reg_reg_0;
  wire add_reg_reg_1;
  wire [15:0]add_reg_reg_2;
  wire add_reg_reg_n_106;
  wire add_reg_reg_n_107;
  wire add_reg_reg_n_108;
  wire add_reg_reg_n_109;
  wire add_reg_reg_n_110;
  wire add_reg_reg_n_111;
  wire add_reg_reg_n_112;
  wire add_reg_reg_n_113;
  wire add_reg_reg_n_114;
  wire add_reg_reg_n_115;
  wire add_reg_reg_n_116;
  wire add_reg_reg_n_117;
  wire add_reg_reg_n_118;
  wire add_reg_reg_n_119;
  wire add_reg_reg_n_120;
  wire add_reg_reg_n_121;
  wire add_reg_reg_n_122;
  wire add_reg_reg_n_123;
  wire add_reg_reg_n_124;
  wire add_reg_reg_n_125;
  wire add_reg_reg_n_126;
  wire add_reg_reg_n_127;
  wire add_reg_reg_n_128;
  wire add_reg_reg_n_129;
  wire add_reg_reg_n_130;
  wire add_reg_reg_n_131;
  wire add_reg_reg_n_132;
  wire add_reg_reg_n_133;
  wire add_reg_reg_n_134;
  wire add_reg_reg_n_135;
  wire add_reg_reg_n_136;
  wire add_reg_reg_n_137;
  wire add_reg_reg_n_138;
  wire add_reg_reg_n_139;
  wire add_reg_reg_n_140;
  wire add_reg_reg_n_141;
  wire add_reg_reg_n_142;
  wire add_reg_reg_n_143;
  wire add_reg_reg_n_144;
  wire add_reg_reg_n_145;
  wire add_reg_reg_n_146;
  wire add_reg_reg_n_147;
  wire add_reg_reg_n_148;
  wire add_reg_reg_n_149;
  wire add_reg_reg_n_150;
  wire add_reg_reg_n_151;
  wire add_reg_reg_n_152;
  wire add_reg_reg_n_153;
  wire btnDreg;
  wire clk_IBUF_BUFG;
  wire [30:4]do_abs;
  wire [31:4]do_abs0;
  wire en_reg;
  wire [27:0]line_err;
  wire [31:0]sub_reg_reg__0;
  wire y_delay_2;
  wire [2:0]\NLW_abs_reg_reg[12]_i_2__1_CO_UNCONNECTED ;
  wire [2:0]\NLW_abs_reg_reg[16]_i_2__1_CO_UNCONNECTED ;
  wire [2:0]\NLW_abs_reg_reg[20]_i_2__1_CO_UNCONNECTED ;
  wire [2:0]\NLW_abs_reg_reg[24]_i_2__1_CO_UNCONNECTED ;
  wire [2:0]\NLW_abs_reg_reg[28]_i_2__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_abs_reg_reg[31]_i_2__1_CO_UNCONNECTED ;
  wire [3:3]\NLW_abs_reg_reg[31]_i_2__1_O_UNCONNECTED ;
  wire [2:0]\NLW_abs_reg_reg[4]_i_2__1_CO_UNCONNECTED ;
  wire [2:0]\NLW_abs_reg_reg[4]_i_2__1_O_UNCONNECTED ;
  wire [2:0]\NLW_abs_reg_reg[8]_i_2__1_CO_UNCONNECTED ;
  wire NLW_add_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_add_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_add_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_add_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_add_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_add_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_add_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_add_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_add_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_add_reg_reg_P_UNCONNECTED;
  wire NLW_sub_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_sub_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_sub_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_sub_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_sub_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_sub_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_sub_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_sub_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_sub_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_sub_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_sub_reg_reg_PCOUT_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[10]_i_1__1 
       (.I0(sub_reg_reg__0[10]),
        .I1(do_abs0[10]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[10]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[11]_i_1__1 
       (.I0(sub_reg_reg__0[11]),
        .I1(do_abs0[11]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[11]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[12]_i_1__1 
       (.I0(sub_reg_reg__0[12]),
        .I1(do_abs0[12]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[12]_i_3__1 
       (.I0(sub_reg_reg__0[12]),
        .O(\abs_reg[12]_i_3__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[12]_i_4__1 
       (.I0(sub_reg_reg__0[11]),
        .O(\abs_reg[12]_i_4__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[12]_i_5__1 
       (.I0(sub_reg_reg__0[10]),
        .O(\abs_reg[12]_i_5__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[12]_i_6__1 
       (.I0(sub_reg_reg__0[9]),
        .O(\abs_reg[12]_i_6__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[13]_i_1__1 
       (.I0(sub_reg_reg__0[13]),
        .I1(do_abs0[13]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[13]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[14]_i_1__1 
       (.I0(sub_reg_reg__0[14]),
        .I1(do_abs0[14]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[14]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[15]_i_1__1 
       (.I0(sub_reg_reg__0[15]),
        .I1(do_abs0[15]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[15]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[16]_i_1__1 
       (.I0(sub_reg_reg__0[16]),
        .I1(do_abs0[16]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[16]));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[16]_i_3__1 
       (.I0(sub_reg_reg__0[16]),
        .O(\abs_reg[16]_i_3__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[16]_i_4__1 
       (.I0(sub_reg_reg__0[15]),
        .O(\abs_reg[16]_i_4__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[16]_i_5__1 
       (.I0(sub_reg_reg__0[14]),
        .O(\abs_reg[16]_i_5__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[16]_i_6__1 
       (.I0(sub_reg_reg__0[13]),
        .O(\abs_reg[16]_i_6__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[17]_i_1__1 
       (.I0(sub_reg_reg__0[17]),
        .I1(do_abs0[17]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[17]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[18]_i_1__1 
       (.I0(sub_reg_reg__0[18]),
        .I1(do_abs0[18]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[18]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[19]_i_1__1 
       (.I0(sub_reg_reg__0[19]),
        .I1(do_abs0[19]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[19]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[20]_i_1__1 
       (.I0(sub_reg_reg__0[20]),
        .I1(do_abs0[20]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[20]));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[20]_i_3__1 
       (.I0(sub_reg_reg__0[20]),
        .O(\abs_reg[20]_i_3__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[20]_i_4__1 
       (.I0(sub_reg_reg__0[19]),
        .O(\abs_reg[20]_i_4__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[20]_i_5__1 
       (.I0(sub_reg_reg__0[18]),
        .O(\abs_reg[20]_i_5__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[20]_i_6__1 
       (.I0(sub_reg_reg__0[17]),
        .O(\abs_reg[20]_i_6__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[21]_i_1__1 
       (.I0(sub_reg_reg__0[21]),
        .I1(do_abs0[21]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[21]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[22]_i_1__1 
       (.I0(sub_reg_reg__0[22]),
        .I1(do_abs0[22]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[22]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[23]_i_1__1 
       (.I0(sub_reg_reg__0[23]),
        .I1(do_abs0[23]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[23]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[24]_i_1__1 
       (.I0(sub_reg_reg__0[24]),
        .I1(do_abs0[24]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[24]));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[24]_i_3__1 
       (.I0(sub_reg_reg__0[24]),
        .O(\abs_reg[24]_i_3__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[24]_i_4__1 
       (.I0(sub_reg_reg__0[23]),
        .O(\abs_reg[24]_i_4__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[24]_i_5__1 
       (.I0(sub_reg_reg__0[22]),
        .O(\abs_reg[24]_i_5__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[24]_i_6__1 
       (.I0(sub_reg_reg__0[21]),
        .O(\abs_reg[24]_i_6__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[25]_i_1__1 
       (.I0(sub_reg_reg__0[25]),
        .I1(do_abs0[25]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[25]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[26]_i_1__1 
       (.I0(sub_reg_reg__0[26]),
        .I1(do_abs0[26]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[26]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[27]_i_1__1 
       (.I0(sub_reg_reg__0[27]),
        .I1(do_abs0[27]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[27]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[28]_i_1__1 
       (.I0(sub_reg_reg__0[28]),
        .I1(do_abs0[28]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[28]));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[28]_i_3__1 
       (.I0(sub_reg_reg__0[28]),
        .O(\abs_reg[28]_i_3__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[28]_i_4__1 
       (.I0(sub_reg_reg__0[27]),
        .O(\abs_reg[28]_i_4__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[28]_i_5__1 
       (.I0(sub_reg_reg__0[26]),
        .O(\abs_reg[28]_i_5__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[28]_i_6__1 
       (.I0(sub_reg_reg__0[25]),
        .O(\abs_reg[28]_i_6__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[29]_i_1__1 
       (.I0(sub_reg_reg__0[29]),
        .I1(do_abs0[29]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[29]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[30]_i_1__1 
       (.I0(sub_reg_reg__0[30]),
        .I1(do_abs0[30]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[30]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \abs_reg[31]_i_1__1 
       (.I0(sub_reg_reg__0[31]),
        .I1(do_abs0[31]),
        .O(\abs_reg[31]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[31]_i_3__1 
       (.I0(sub_reg_reg__0[31]),
        .O(\abs_reg[31]_i_3__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[31]_i_4__1 
       (.I0(sub_reg_reg__0[30]),
        .O(\abs_reg[31]_i_4__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[31]_i_5__1 
       (.I0(sub_reg_reg__0[29]),
        .O(\abs_reg[31]_i_5__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[4]_i_1__1 
       (.I0(sub_reg_reg__0[4]),
        .I1(do_abs0[4]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[4]_i_3__1 
       (.I0(sub_reg_reg__0[0]),
        .O(\abs_reg[4]_i_3__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[4]_i_4__1 
       (.I0(sub_reg_reg__0[4]),
        .O(\abs_reg[4]_i_4__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[4]_i_5__1 
       (.I0(sub_reg_reg__0[3]),
        .O(\abs_reg[4]_i_5__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[4]_i_6__1 
       (.I0(sub_reg_reg__0[2]),
        .O(\abs_reg[4]_i_6__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[4]_i_7__1 
       (.I0(sub_reg_reg__0[1]),
        .O(\abs_reg[4]_i_7__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[5]_i_1__1 
       (.I0(sub_reg_reg__0[5]),
        .I1(do_abs0[5]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[5]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[6]_i_1__1 
       (.I0(sub_reg_reg__0[6]),
        .I1(do_abs0[6]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[6]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[7]_i_1__1 
       (.I0(sub_reg_reg__0[7]),
        .I1(do_abs0[7]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[7]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[8]_i_1__1 
       (.I0(sub_reg_reg__0[8]),
        .I1(do_abs0[8]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[8]_i_3__1 
       (.I0(sub_reg_reg__0[8]),
        .O(\abs_reg[8]_i_3__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[8]_i_4__1 
       (.I0(sub_reg_reg__0[7]),
        .O(\abs_reg[8]_i_4__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[8]_i_5__1 
       (.I0(sub_reg_reg__0[6]),
        .O(\abs_reg[8]_i_5__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[8]_i_6__1 
       (.I0(sub_reg_reg__0[5]),
        .O(\abs_reg[8]_i_6__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[9]_i_1__1 
       (.I0(sub_reg_reg__0[9]),
        .I1(do_abs0[9]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[9]));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[10]),
        .Q(line_err[6]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[11]),
        .Q(line_err[7]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[12]),
        .Q(line_err[8]),
        .R(y_delay_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \abs_reg_reg[12]_i_2__1 
       (.CI(\abs_reg_reg[8]_i_2__1_n_0 ),
        .CO({\abs_reg_reg[12]_i_2__1_n_0 ,\NLW_abs_reg_reg[12]_i_2__1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(do_abs0[12:9]),
        .S({\abs_reg[12]_i_3__1_n_0 ,\abs_reg[12]_i_4__1_n_0 ,\abs_reg[12]_i_5__1_n_0 ,\abs_reg[12]_i_6__1_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[13]),
        .Q(line_err[9]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[14]),
        .Q(line_err[10]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[15]),
        .Q(line_err[11]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[16]),
        .Q(line_err[12]),
        .R(y_delay_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \abs_reg_reg[16]_i_2__1 
       (.CI(\abs_reg_reg[12]_i_2__1_n_0 ),
        .CO({\abs_reg_reg[16]_i_2__1_n_0 ,\NLW_abs_reg_reg[16]_i_2__1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(do_abs0[16:13]),
        .S({\abs_reg[16]_i_3__1_n_0 ,\abs_reg[16]_i_4__1_n_0 ,\abs_reg[16]_i_5__1_n_0 ,\abs_reg[16]_i_6__1_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[17]),
        .Q(line_err[13]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[18]),
        .Q(line_err[14]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[19]),
        .Q(line_err[15]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[20]),
        .Q(line_err[16]),
        .R(y_delay_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \abs_reg_reg[20]_i_2__1 
       (.CI(\abs_reg_reg[16]_i_2__1_n_0 ),
        .CO({\abs_reg_reg[20]_i_2__1_n_0 ,\NLW_abs_reg_reg[20]_i_2__1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(do_abs0[20:17]),
        .S({\abs_reg[20]_i_3__1_n_0 ,\abs_reg[20]_i_4__1_n_0 ,\abs_reg[20]_i_5__1_n_0 ,\abs_reg[20]_i_6__1_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[21]),
        .Q(line_err[17]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[22]),
        .Q(line_err[18]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[23]),
        .Q(line_err[19]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[24]),
        .Q(line_err[20]),
        .R(y_delay_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \abs_reg_reg[24]_i_2__1 
       (.CI(\abs_reg_reg[20]_i_2__1_n_0 ),
        .CO({\abs_reg_reg[24]_i_2__1_n_0 ,\NLW_abs_reg_reg[24]_i_2__1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(do_abs0[24:21]),
        .S({\abs_reg[24]_i_3__1_n_0 ,\abs_reg[24]_i_4__1_n_0 ,\abs_reg[24]_i_5__1_n_0 ,\abs_reg[24]_i_6__1_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[25]),
        .Q(line_err[21]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[26]),
        .Q(line_err[22]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[27]),
        .Q(line_err[23]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[28]),
        .Q(line_err[24]),
        .R(y_delay_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \abs_reg_reg[28]_i_2__1 
       (.CI(\abs_reg_reg[24]_i_2__1_n_0 ),
        .CO({\abs_reg_reg[28]_i_2__1_n_0 ,\NLW_abs_reg_reg[28]_i_2__1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(do_abs0[28:25]),
        .S({\abs_reg[28]_i_3__1_n_0 ,\abs_reg[28]_i_4__1_n_0 ,\abs_reg[28]_i_5__1_n_0 ,\abs_reg[28]_i_6__1_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[29]),
        .Q(line_err[25]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[30]),
        .Q(line_err[26]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\abs_reg[31]_i_1__1_n_0 ),
        .Q(line_err[27]),
        .R(y_delay_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \abs_reg_reg[31]_i_2__1 
       (.CI(\abs_reg_reg[28]_i_2__1_n_0 ),
        .CO(\NLW_abs_reg_reg[31]_i_2__1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_abs_reg_reg[31]_i_2__1_O_UNCONNECTED [3],do_abs0[31:29]}),
        .S({1'b0,\abs_reg[31]_i_3__1_n_0 ,\abs_reg[31]_i_4__1_n_0 ,\abs_reg[31]_i_5__1_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[4]),
        .Q(line_err[0]),
        .R(y_delay_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \abs_reg_reg[4]_i_2__1 
       (.CI(1'b0),
        .CO({\abs_reg_reg[4]_i_2__1_n_0 ,\NLW_abs_reg_reg[4]_i_2__1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\abs_reg[4]_i_3__1_n_0 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({do_abs0[4],\NLW_abs_reg_reg[4]_i_2__1_O_UNCONNECTED [2:0]}),
        .S({\abs_reg[4]_i_4__1_n_0 ,\abs_reg[4]_i_5__1_n_0 ,\abs_reg[4]_i_6__1_n_0 ,\abs_reg[4]_i_7__1_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[5]),
        .Q(line_err[1]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[6]),
        .Q(line_err[2]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[7]),
        .Q(line_err[3]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[8]),
        .Q(line_err[4]),
        .R(y_delay_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \abs_reg_reg[8]_i_2__1 
       (.CI(\abs_reg_reg[4]_i_2__1_n_0 ),
        .CO({\abs_reg_reg[8]_i_2__1_n_0 ,\NLW_abs_reg_reg[8]_i_2__1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(do_abs0[8:5]),
        .S({\abs_reg[8]_i_3__1_n_0 ,\abs_reg[8]_i_4__1_n_0 ,\abs_reg[8]_i_5__1_n_0 ,\abs_reg[8]_i_6__1_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[9]),
        .Q(line_err[5]),
        .R(y_delay_2));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    add_reg_reg
       (.A({DOB[15],DOB[15],DOB[15],DOB[15],DOB[15],DOB[15],DOB[15],DOB[15],DOB[15],DOB[15],DOB[15],DOB[15],DOB[15],DOB[15],DOB}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_add_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DOA[15],DOA[15],DOA}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_add_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_add_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_add_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(add_reg_reg_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(add_reg_reg_1),
        .CEC(CEC),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(en_reg),
        .CEP(en_reg),
        .CLK(clk_IBUF_BUFG),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_add_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_add_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_add_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_add_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_add_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({add_reg_reg_n_106,add_reg_reg_n_107,add_reg_reg_n_108,add_reg_reg_n_109,add_reg_reg_n_110,add_reg_reg_n_111,add_reg_reg_n_112,add_reg_reg_n_113,add_reg_reg_n_114,add_reg_reg_n_115,add_reg_reg_n_116,add_reg_reg_n_117,add_reg_reg_n_118,add_reg_reg_n_119,add_reg_reg_n_120,add_reg_reg_n_121,add_reg_reg_n_122,add_reg_reg_n_123,add_reg_reg_n_124,add_reg_reg_n_125,add_reg_reg_n_126,add_reg_reg_n_127,add_reg_reg_n_128,add_reg_reg_n_129,add_reg_reg_n_130,add_reg_reg_n_131,add_reg_reg_n_132,add_reg_reg_n_133,add_reg_reg_n_134,add_reg_reg_n_135,add_reg_reg_n_136,add_reg_reg_n_137,add_reg_reg_n_138,add_reg_reg_n_139,add_reg_reg_n_140,add_reg_reg_n_141,add_reg_reg_n_142,add_reg_reg_n_143,add_reg_reg_n_144,add_reg_reg_n_145,add_reg_reg_n_146,add_reg_reg_n_147,add_reg_reg_n_148,add_reg_reg_n_149,add_reg_reg_n_150,add_reg_reg_n_151,add_reg_reg_n_152,add_reg_reg_n_153}),
        .RSTA(btnDreg),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(btnDreg),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(y_delay_2),
        .RSTP(y_delay_2),
        .UNDERFLOW(NLW_add_reg_reg_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("NONE"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    sub_reg_reg
       (.A({A[7],A[7],A[7],A[7],A[7],A[7],A[7],A[7],A[7],A[7:6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6:5],A[5],A[5],A[5],A[5:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_sub_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_sub_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_sub_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_sub_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(en_reg),
        .CLK(clk_IBUF_BUFG),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_sub_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .OVERFLOW(NLW_sub_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_sub_reg_reg_P_UNCONNECTED[47:32],sub_reg_reg__0}),
        .PATTERNBDETECT(NLW_sub_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_sub_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({add_reg_reg_n_106,add_reg_reg_n_107,add_reg_reg_n_108,add_reg_reg_n_109,add_reg_reg_n_110,add_reg_reg_n_111,add_reg_reg_n_112,add_reg_reg_n_113,add_reg_reg_n_114,add_reg_reg_n_115,add_reg_reg_n_116,add_reg_reg_n_117,add_reg_reg_n_118,add_reg_reg_n_119,add_reg_reg_n_120,add_reg_reg_n_121,add_reg_reg_n_122,add_reg_reg_n_123,add_reg_reg_n_124,add_reg_reg_n_125,add_reg_reg_n_126,add_reg_reg_n_127,add_reg_reg_n_128,add_reg_reg_n_129,add_reg_reg_n_130,add_reg_reg_n_131,add_reg_reg_n_132,add_reg_reg_n_133,add_reg_reg_n_134,add_reg_reg_n_135,add_reg_reg_n_136,add_reg_reg_n_137,add_reg_reg_n_138,add_reg_reg_n_139,add_reg_reg_n_140,add_reg_reg_n_141,add_reg_reg_n_142,add_reg_reg_n_143,add_reg_reg_n_144,add_reg_reg_n_145,add_reg_reg_n_146,add_reg_reg_n_147,add_reg_reg_n_148,add_reg_reg_n_149,add_reg_reg_n_150,add_reg_reg_n_151,add_reg_reg_n_152,add_reg_reg_n_153}),
        .PCOUT(NLW_sub_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(y_delay_2),
        .UNDERFLOW(NLW_sub_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "linecalc" *) 
module linecalc_10
   (line_err,
    add_reg_reg_0,
    add_reg_reg_1,
    CEC,
    en_reg,
    clk_IBUF_BUFG,
    btnDreg,
    y_delay_2,
    DOB,
    add_reg_reg_2,
    sub_reg_reg_0,
    A,
    sub_reg_reg_1);
  output [27:0]line_err;
  input add_reg_reg_0;
  input add_reg_reg_1;
  input CEC;
  input en_reg;
  input clk_IBUF_BUFG;
  input btnDreg;
  input y_delay_2;
  input [15:0]DOB;
  input [15:0]add_reg_reg_2;
  input [9:0]sub_reg_reg_0;
  input [5:0]A;
  input [1:0]sub_reg_reg_1;

  wire [5:0]A;
  wire CEC;
  wire [15:0]DOB;
  wire \abs_reg[12]_i_3__10_n_0 ;
  wire \abs_reg[12]_i_4__10_n_0 ;
  wire \abs_reg[12]_i_5__10_n_0 ;
  wire \abs_reg[12]_i_6__10_n_0 ;
  wire \abs_reg[16]_i_3__10_n_0 ;
  wire \abs_reg[16]_i_4__10_n_0 ;
  wire \abs_reg[16]_i_5__10_n_0 ;
  wire \abs_reg[16]_i_6__10_n_0 ;
  wire \abs_reg[20]_i_3__10_n_0 ;
  wire \abs_reg[20]_i_4__10_n_0 ;
  wire \abs_reg[20]_i_5__10_n_0 ;
  wire \abs_reg[20]_i_6__10_n_0 ;
  wire \abs_reg[24]_i_3__10_n_0 ;
  wire \abs_reg[24]_i_4__10_n_0 ;
  wire \abs_reg[24]_i_5__10_n_0 ;
  wire \abs_reg[24]_i_6__10_n_0 ;
  wire \abs_reg[28]_i_3__10_n_0 ;
  wire \abs_reg[28]_i_4__10_n_0 ;
  wire \abs_reg[28]_i_5__10_n_0 ;
  wire \abs_reg[28]_i_6__10_n_0 ;
  wire \abs_reg[31]_i_1__10_n_0 ;
  wire \abs_reg[31]_i_3__10_n_0 ;
  wire \abs_reg[31]_i_4__10_n_0 ;
  wire \abs_reg[31]_i_5__10_n_0 ;
  wire \abs_reg[4]_i_3__10_n_0 ;
  wire \abs_reg[4]_i_4__10_n_0 ;
  wire \abs_reg[4]_i_5__10_n_0 ;
  wire \abs_reg[4]_i_6__10_n_0 ;
  wire \abs_reg[4]_i_7__10_n_0 ;
  wire \abs_reg[8]_i_3__10_n_0 ;
  wire \abs_reg[8]_i_4__10_n_0 ;
  wire \abs_reg[8]_i_5__10_n_0 ;
  wire \abs_reg[8]_i_6__10_n_0 ;
  wire \abs_reg_reg[12]_i_2__10_n_0 ;
  wire \abs_reg_reg[16]_i_2__10_n_0 ;
  wire \abs_reg_reg[20]_i_2__10_n_0 ;
  wire \abs_reg_reg[24]_i_2__10_n_0 ;
  wire \abs_reg_reg[28]_i_2__10_n_0 ;
  wire \abs_reg_reg[4]_i_2__10_n_0 ;
  wire \abs_reg_reg[8]_i_2__10_n_0 ;
  wire add_reg_reg_0;
  wire add_reg_reg_1;
  wire [15:0]add_reg_reg_2;
  wire add_reg_reg_n_106;
  wire add_reg_reg_n_107;
  wire add_reg_reg_n_108;
  wire add_reg_reg_n_109;
  wire add_reg_reg_n_110;
  wire add_reg_reg_n_111;
  wire add_reg_reg_n_112;
  wire add_reg_reg_n_113;
  wire add_reg_reg_n_114;
  wire add_reg_reg_n_115;
  wire add_reg_reg_n_116;
  wire add_reg_reg_n_117;
  wire add_reg_reg_n_118;
  wire add_reg_reg_n_119;
  wire add_reg_reg_n_120;
  wire add_reg_reg_n_121;
  wire add_reg_reg_n_122;
  wire add_reg_reg_n_123;
  wire add_reg_reg_n_124;
  wire add_reg_reg_n_125;
  wire add_reg_reg_n_126;
  wire add_reg_reg_n_127;
  wire add_reg_reg_n_128;
  wire add_reg_reg_n_129;
  wire add_reg_reg_n_130;
  wire add_reg_reg_n_131;
  wire add_reg_reg_n_132;
  wire add_reg_reg_n_133;
  wire add_reg_reg_n_134;
  wire add_reg_reg_n_135;
  wire add_reg_reg_n_136;
  wire add_reg_reg_n_137;
  wire add_reg_reg_n_138;
  wire add_reg_reg_n_139;
  wire add_reg_reg_n_140;
  wire add_reg_reg_n_141;
  wire add_reg_reg_n_142;
  wire add_reg_reg_n_143;
  wire add_reg_reg_n_144;
  wire add_reg_reg_n_145;
  wire add_reg_reg_n_146;
  wire add_reg_reg_n_147;
  wire add_reg_reg_n_148;
  wire add_reg_reg_n_149;
  wire add_reg_reg_n_150;
  wire add_reg_reg_n_151;
  wire add_reg_reg_n_152;
  wire add_reg_reg_n_153;
  wire btnDreg;
  wire clk_IBUF_BUFG;
  wire [30:4]do_abs;
  wire [31:4]do_abs0;
  wire en_reg;
  wire [27:0]line_err;
  wire [9:0]sub_reg_reg_0;
  wire [1:0]sub_reg_reg_1;
  wire [31:0]sub_reg_reg__0;
  wire y_delay_2;
  wire [2:0]\NLW_abs_reg_reg[12]_i_2__10_CO_UNCONNECTED ;
  wire [2:0]\NLW_abs_reg_reg[16]_i_2__10_CO_UNCONNECTED ;
  wire [2:0]\NLW_abs_reg_reg[20]_i_2__10_CO_UNCONNECTED ;
  wire [2:0]\NLW_abs_reg_reg[24]_i_2__10_CO_UNCONNECTED ;
  wire [2:0]\NLW_abs_reg_reg[28]_i_2__10_CO_UNCONNECTED ;
  wire [3:0]\NLW_abs_reg_reg[31]_i_2__10_CO_UNCONNECTED ;
  wire [3:3]\NLW_abs_reg_reg[31]_i_2__10_O_UNCONNECTED ;
  wire [2:0]\NLW_abs_reg_reg[4]_i_2__10_CO_UNCONNECTED ;
  wire [2:0]\NLW_abs_reg_reg[4]_i_2__10_O_UNCONNECTED ;
  wire [2:0]\NLW_abs_reg_reg[8]_i_2__10_CO_UNCONNECTED ;
  wire NLW_add_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_add_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_add_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_add_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_add_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_add_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_add_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_add_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_add_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_add_reg_reg_P_UNCONNECTED;
  wire NLW_sub_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_sub_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_sub_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_sub_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_sub_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_sub_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_sub_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_sub_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_sub_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_sub_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_sub_reg_reg_PCOUT_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[10]_i_1__10 
       (.I0(sub_reg_reg__0[10]),
        .I1(do_abs0[10]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[10]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[11]_i_1__10 
       (.I0(sub_reg_reg__0[11]),
        .I1(do_abs0[11]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[11]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[12]_i_1__10 
       (.I0(sub_reg_reg__0[12]),
        .I1(do_abs0[12]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[12]_i_3__10 
       (.I0(sub_reg_reg__0[12]),
        .O(\abs_reg[12]_i_3__10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[12]_i_4__10 
       (.I0(sub_reg_reg__0[11]),
        .O(\abs_reg[12]_i_4__10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[12]_i_5__10 
       (.I0(sub_reg_reg__0[10]),
        .O(\abs_reg[12]_i_5__10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[12]_i_6__10 
       (.I0(sub_reg_reg__0[9]),
        .O(\abs_reg[12]_i_6__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[13]_i_1__10 
       (.I0(sub_reg_reg__0[13]),
        .I1(do_abs0[13]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[13]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[14]_i_1__10 
       (.I0(sub_reg_reg__0[14]),
        .I1(do_abs0[14]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[14]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[15]_i_1__10 
       (.I0(sub_reg_reg__0[15]),
        .I1(do_abs0[15]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[15]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[16]_i_1__10 
       (.I0(sub_reg_reg__0[16]),
        .I1(do_abs0[16]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[16]));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[16]_i_3__10 
       (.I0(sub_reg_reg__0[16]),
        .O(\abs_reg[16]_i_3__10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[16]_i_4__10 
       (.I0(sub_reg_reg__0[15]),
        .O(\abs_reg[16]_i_4__10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[16]_i_5__10 
       (.I0(sub_reg_reg__0[14]),
        .O(\abs_reg[16]_i_5__10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[16]_i_6__10 
       (.I0(sub_reg_reg__0[13]),
        .O(\abs_reg[16]_i_6__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[17]_i_1__10 
       (.I0(sub_reg_reg__0[17]),
        .I1(do_abs0[17]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[17]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[18]_i_1__10 
       (.I0(sub_reg_reg__0[18]),
        .I1(do_abs0[18]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[18]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[19]_i_1__10 
       (.I0(sub_reg_reg__0[19]),
        .I1(do_abs0[19]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[19]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[20]_i_1__10 
       (.I0(sub_reg_reg__0[20]),
        .I1(do_abs0[20]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[20]));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[20]_i_3__10 
       (.I0(sub_reg_reg__0[20]),
        .O(\abs_reg[20]_i_3__10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[20]_i_4__10 
       (.I0(sub_reg_reg__0[19]),
        .O(\abs_reg[20]_i_4__10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[20]_i_5__10 
       (.I0(sub_reg_reg__0[18]),
        .O(\abs_reg[20]_i_5__10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[20]_i_6__10 
       (.I0(sub_reg_reg__0[17]),
        .O(\abs_reg[20]_i_6__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[21]_i_1__10 
       (.I0(sub_reg_reg__0[21]),
        .I1(do_abs0[21]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[21]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[22]_i_1__10 
       (.I0(sub_reg_reg__0[22]),
        .I1(do_abs0[22]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[22]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[23]_i_1__10 
       (.I0(sub_reg_reg__0[23]),
        .I1(do_abs0[23]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[23]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[24]_i_1__10 
       (.I0(sub_reg_reg__0[24]),
        .I1(do_abs0[24]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[24]));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[24]_i_3__10 
       (.I0(sub_reg_reg__0[24]),
        .O(\abs_reg[24]_i_3__10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[24]_i_4__10 
       (.I0(sub_reg_reg__0[23]),
        .O(\abs_reg[24]_i_4__10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[24]_i_5__10 
       (.I0(sub_reg_reg__0[22]),
        .O(\abs_reg[24]_i_5__10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[24]_i_6__10 
       (.I0(sub_reg_reg__0[21]),
        .O(\abs_reg[24]_i_6__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[25]_i_1__10 
       (.I0(sub_reg_reg__0[25]),
        .I1(do_abs0[25]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[25]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[26]_i_1__10 
       (.I0(sub_reg_reg__0[26]),
        .I1(do_abs0[26]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[26]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[27]_i_1__10 
       (.I0(sub_reg_reg__0[27]),
        .I1(do_abs0[27]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[27]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[28]_i_1__10 
       (.I0(sub_reg_reg__0[28]),
        .I1(do_abs0[28]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[28]));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[28]_i_3__10 
       (.I0(sub_reg_reg__0[28]),
        .O(\abs_reg[28]_i_3__10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[28]_i_4__10 
       (.I0(sub_reg_reg__0[27]),
        .O(\abs_reg[28]_i_4__10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[28]_i_5__10 
       (.I0(sub_reg_reg__0[26]),
        .O(\abs_reg[28]_i_5__10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[28]_i_6__10 
       (.I0(sub_reg_reg__0[25]),
        .O(\abs_reg[28]_i_6__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[29]_i_1__10 
       (.I0(sub_reg_reg__0[29]),
        .I1(do_abs0[29]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[29]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[30]_i_1__10 
       (.I0(sub_reg_reg__0[30]),
        .I1(do_abs0[30]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[30]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \abs_reg[31]_i_1__10 
       (.I0(sub_reg_reg__0[31]),
        .I1(do_abs0[31]),
        .O(\abs_reg[31]_i_1__10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[31]_i_3__10 
       (.I0(sub_reg_reg__0[31]),
        .O(\abs_reg[31]_i_3__10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[31]_i_4__10 
       (.I0(sub_reg_reg__0[30]),
        .O(\abs_reg[31]_i_4__10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[31]_i_5__10 
       (.I0(sub_reg_reg__0[29]),
        .O(\abs_reg[31]_i_5__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[4]_i_1__10 
       (.I0(sub_reg_reg__0[4]),
        .I1(do_abs0[4]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[4]_i_3__10 
       (.I0(sub_reg_reg__0[0]),
        .O(\abs_reg[4]_i_3__10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[4]_i_4__10 
       (.I0(sub_reg_reg__0[4]),
        .O(\abs_reg[4]_i_4__10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[4]_i_5__10 
       (.I0(sub_reg_reg__0[3]),
        .O(\abs_reg[4]_i_5__10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[4]_i_6__10 
       (.I0(sub_reg_reg__0[2]),
        .O(\abs_reg[4]_i_6__10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[4]_i_7__10 
       (.I0(sub_reg_reg__0[1]),
        .O(\abs_reg[4]_i_7__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[5]_i_1__10 
       (.I0(sub_reg_reg__0[5]),
        .I1(do_abs0[5]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[5]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[6]_i_1__10 
       (.I0(sub_reg_reg__0[6]),
        .I1(do_abs0[6]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[6]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[7]_i_1__10 
       (.I0(sub_reg_reg__0[7]),
        .I1(do_abs0[7]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[7]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[8]_i_1__10 
       (.I0(sub_reg_reg__0[8]),
        .I1(do_abs0[8]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[8]_i_3__10 
       (.I0(sub_reg_reg__0[8]),
        .O(\abs_reg[8]_i_3__10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[8]_i_4__10 
       (.I0(sub_reg_reg__0[7]),
        .O(\abs_reg[8]_i_4__10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[8]_i_5__10 
       (.I0(sub_reg_reg__0[6]),
        .O(\abs_reg[8]_i_5__10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[8]_i_6__10 
       (.I0(sub_reg_reg__0[5]),
        .O(\abs_reg[8]_i_6__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[9]_i_1__10 
       (.I0(sub_reg_reg__0[9]),
        .I1(do_abs0[9]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[9]));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[10]),
        .Q(line_err[6]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[11]),
        .Q(line_err[7]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[12]),
        .Q(line_err[8]),
        .R(y_delay_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \abs_reg_reg[12]_i_2__10 
       (.CI(\abs_reg_reg[8]_i_2__10_n_0 ),
        .CO({\abs_reg_reg[12]_i_2__10_n_0 ,\NLW_abs_reg_reg[12]_i_2__10_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(do_abs0[12:9]),
        .S({\abs_reg[12]_i_3__10_n_0 ,\abs_reg[12]_i_4__10_n_0 ,\abs_reg[12]_i_5__10_n_0 ,\abs_reg[12]_i_6__10_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[13]),
        .Q(line_err[9]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[14]),
        .Q(line_err[10]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[15]),
        .Q(line_err[11]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[16]),
        .Q(line_err[12]),
        .R(y_delay_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \abs_reg_reg[16]_i_2__10 
       (.CI(\abs_reg_reg[12]_i_2__10_n_0 ),
        .CO({\abs_reg_reg[16]_i_2__10_n_0 ,\NLW_abs_reg_reg[16]_i_2__10_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(do_abs0[16:13]),
        .S({\abs_reg[16]_i_3__10_n_0 ,\abs_reg[16]_i_4__10_n_0 ,\abs_reg[16]_i_5__10_n_0 ,\abs_reg[16]_i_6__10_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[17]),
        .Q(line_err[13]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[18]),
        .Q(line_err[14]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[19]),
        .Q(line_err[15]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[20]),
        .Q(line_err[16]),
        .R(y_delay_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \abs_reg_reg[20]_i_2__10 
       (.CI(\abs_reg_reg[16]_i_2__10_n_0 ),
        .CO({\abs_reg_reg[20]_i_2__10_n_0 ,\NLW_abs_reg_reg[20]_i_2__10_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(do_abs0[20:17]),
        .S({\abs_reg[20]_i_3__10_n_0 ,\abs_reg[20]_i_4__10_n_0 ,\abs_reg[20]_i_5__10_n_0 ,\abs_reg[20]_i_6__10_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[21]),
        .Q(line_err[17]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[22]),
        .Q(line_err[18]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[23]),
        .Q(line_err[19]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[24]),
        .Q(line_err[20]),
        .R(y_delay_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \abs_reg_reg[24]_i_2__10 
       (.CI(\abs_reg_reg[20]_i_2__10_n_0 ),
        .CO({\abs_reg_reg[24]_i_2__10_n_0 ,\NLW_abs_reg_reg[24]_i_2__10_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(do_abs0[24:21]),
        .S({\abs_reg[24]_i_3__10_n_0 ,\abs_reg[24]_i_4__10_n_0 ,\abs_reg[24]_i_5__10_n_0 ,\abs_reg[24]_i_6__10_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[25]),
        .Q(line_err[21]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[26]),
        .Q(line_err[22]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[27]),
        .Q(line_err[23]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[28]),
        .Q(line_err[24]),
        .R(y_delay_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \abs_reg_reg[28]_i_2__10 
       (.CI(\abs_reg_reg[24]_i_2__10_n_0 ),
        .CO({\abs_reg_reg[28]_i_2__10_n_0 ,\NLW_abs_reg_reg[28]_i_2__10_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(do_abs0[28:25]),
        .S({\abs_reg[28]_i_3__10_n_0 ,\abs_reg[28]_i_4__10_n_0 ,\abs_reg[28]_i_5__10_n_0 ,\abs_reg[28]_i_6__10_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[29]),
        .Q(line_err[25]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[30]),
        .Q(line_err[26]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\abs_reg[31]_i_1__10_n_0 ),
        .Q(line_err[27]),
        .R(y_delay_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \abs_reg_reg[31]_i_2__10 
       (.CI(\abs_reg_reg[28]_i_2__10_n_0 ),
        .CO(\NLW_abs_reg_reg[31]_i_2__10_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_abs_reg_reg[31]_i_2__10_O_UNCONNECTED [3],do_abs0[31:29]}),
        .S({1'b0,\abs_reg[31]_i_3__10_n_0 ,\abs_reg[31]_i_4__10_n_0 ,\abs_reg[31]_i_5__10_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[4]),
        .Q(line_err[0]),
        .R(y_delay_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \abs_reg_reg[4]_i_2__10 
       (.CI(1'b0),
        .CO({\abs_reg_reg[4]_i_2__10_n_0 ,\NLW_abs_reg_reg[4]_i_2__10_CO_UNCONNECTED [2:0]}),
        .CYINIT(\abs_reg[4]_i_3__10_n_0 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({do_abs0[4],\NLW_abs_reg_reg[4]_i_2__10_O_UNCONNECTED [2:0]}),
        .S({\abs_reg[4]_i_4__10_n_0 ,\abs_reg[4]_i_5__10_n_0 ,\abs_reg[4]_i_6__10_n_0 ,\abs_reg[4]_i_7__10_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[5]),
        .Q(line_err[1]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[6]),
        .Q(line_err[2]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[7]),
        .Q(line_err[3]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[8]),
        .Q(line_err[4]),
        .R(y_delay_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \abs_reg_reg[8]_i_2__10 
       (.CI(\abs_reg_reg[4]_i_2__10_n_0 ),
        .CO({\abs_reg_reg[8]_i_2__10_n_0 ,\NLW_abs_reg_reg[8]_i_2__10_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(do_abs0[8:5]),
        .S({\abs_reg[8]_i_3__10_n_0 ,\abs_reg[8]_i_4__10_n_0 ,\abs_reg[8]_i_5__10_n_0 ,\abs_reg[8]_i_6__10_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[9]),
        .Q(line_err[5]),
        .R(y_delay_2));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    add_reg_reg
       (.A({DOB[15],DOB[15],DOB[15],DOB[15],DOB[15],DOB[15],DOB[15],DOB[15],DOB[15],DOB[15],DOB[15],DOB[15],DOB[15],DOB[15],DOB}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_add_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DOB[15],DOB[15],DOB}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_add_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_add_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_add_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(add_reg_reg_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(add_reg_reg_1),
        .CEC(CEC),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(en_reg),
        .CEP(en_reg),
        .CLK(clk_IBUF_BUFG),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_add_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_add_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_add_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_add_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_add_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({add_reg_reg_n_106,add_reg_reg_n_107,add_reg_reg_n_108,add_reg_reg_n_109,add_reg_reg_n_110,add_reg_reg_n_111,add_reg_reg_n_112,add_reg_reg_n_113,add_reg_reg_n_114,add_reg_reg_n_115,add_reg_reg_n_116,add_reg_reg_n_117,add_reg_reg_n_118,add_reg_reg_n_119,add_reg_reg_n_120,add_reg_reg_n_121,add_reg_reg_n_122,add_reg_reg_n_123,add_reg_reg_n_124,add_reg_reg_n_125,add_reg_reg_n_126,add_reg_reg_n_127,add_reg_reg_n_128,add_reg_reg_n_129,add_reg_reg_n_130,add_reg_reg_n_131,add_reg_reg_n_132,add_reg_reg_n_133,add_reg_reg_n_134,add_reg_reg_n_135,add_reg_reg_n_136,add_reg_reg_n_137,add_reg_reg_n_138,add_reg_reg_n_139,add_reg_reg_n_140,add_reg_reg_n_141,add_reg_reg_n_142,add_reg_reg_n_143,add_reg_reg_n_144,add_reg_reg_n_145,add_reg_reg_n_146,add_reg_reg_n_147,add_reg_reg_n_148,add_reg_reg_n_149,add_reg_reg_n_150,add_reg_reg_n_151,add_reg_reg_n_152,add_reg_reg_n_153}),
        .RSTA(btnDreg),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(btnDreg),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(y_delay_2),
        .RSTP(y_delay_2),
        .UNDERFLOW(NLW_add_reg_reg_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("NONE"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    sub_reg_reg
       (.A({A[5],A[5],A[5],A[5],A[5],sub_reg_reg_1[1],sub_reg_reg_1[1],sub_reg_reg_1[1],sub_reg_reg_1[1],sub_reg_reg_1[1],sub_reg_reg_1[1],sub_reg_reg_1[1],sub_reg_reg_1[1],sub_reg_reg_1[1],sub_reg_reg_1,sub_reg_reg_1[0],sub_reg_reg_1[0],sub_reg_reg_1[0],sub_reg_reg_1[0],sub_reg_reg_1[0],sub_reg_reg_1[0],sub_reg_reg_1[0],sub_reg_reg_1[0],sub_reg_reg_1[0],A[4:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_sub_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({sub_reg_reg_0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_sub_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_sub_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_sub_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(en_reg),
        .CLK(clk_IBUF_BUFG),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_sub_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .OVERFLOW(NLW_sub_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_sub_reg_reg_P_UNCONNECTED[47:32],sub_reg_reg__0}),
        .PATTERNBDETECT(NLW_sub_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_sub_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({add_reg_reg_n_106,add_reg_reg_n_107,add_reg_reg_n_108,add_reg_reg_n_109,add_reg_reg_n_110,add_reg_reg_n_111,add_reg_reg_n_112,add_reg_reg_n_113,add_reg_reg_n_114,add_reg_reg_n_115,add_reg_reg_n_116,add_reg_reg_n_117,add_reg_reg_n_118,add_reg_reg_n_119,add_reg_reg_n_120,add_reg_reg_n_121,add_reg_reg_n_122,add_reg_reg_n_123,add_reg_reg_n_124,add_reg_reg_n_125,add_reg_reg_n_126,add_reg_reg_n_127,add_reg_reg_n_128,add_reg_reg_n_129,add_reg_reg_n_130,add_reg_reg_n_131,add_reg_reg_n_132,add_reg_reg_n_133,add_reg_reg_n_134,add_reg_reg_n_135,add_reg_reg_n_136,add_reg_reg_n_137,add_reg_reg_n_138,add_reg_reg_n_139,add_reg_reg_n_140,add_reg_reg_n_141,add_reg_reg_n_142,add_reg_reg_n_143,add_reg_reg_n_144,add_reg_reg_n_145,add_reg_reg_n_146,add_reg_reg_n_147,add_reg_reg_n_148,add_reg_reg_n_149,add_reg_reg_n_150,add_reg_reg_n_151,add_reg_reg_n_152,add_reg_reg_n_153}),
        .PCOUT(NLW_sub_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(y_delay_2),
        .UNDERFLOW(NLW_sub_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "linecalc" *) 
module linecalc_11
   (line_err,
    m0,
    add_reg_reg_0,
    CEC,
    en_reg,
    clk_IBUF_BUFG,
    btnDreg,
    y_delay_2,
    DOA,
    add_reg_reg_1,
    B,
    A);
  output [27:0]line_err;
  input m0;
  input add_reg_reg_0;
  input CEC;
  input en_reg;
  input clk_IBUF_BUFG;
  input btnDreg;
  input y_delay_2;
  input [15:0]DOA;
  input [15:0]add_reg_reg_1;
  input [9:0]B;
  input [7:0]A;

  wire [7:0]A;
  wire [9:0]B;
  wire CEC;
  wire [15:0]DOA;
  wire \abs_reg[12]_i_3__11_n_0 ;
  wire \abs_reg[12]_i_4__11_n_0 ;
  wire \abs_reg[12]_i_5__11_n_0 ;
  wire \abs_reg[12]_i_6__11_n_0 ;
  wire \abs_reg[16]_i_3__11_n_0 ;
  wire \abs_reg[16]_i_4__11_n_0 ;
  wire \abs_reg[16]_i_5__11_n_0 ;
  wire \abs_reg[16]_i_6__11_n_0 ;
  wire \abs_reg[20]_i_3__11_n_0 ;
  wire \abs_reg[20]_i_4__11_n_0 ;
  wire \abs_reg[20]_i_5__11_n_0 ;
  wire \abs_reg[20]_i_6__11_n_0 ;
  wire \abs_reg[24]_i_3__11_n_0 ;
  wire \abs_reg[24]_i_4__11_n_0 ;
  wire \abs_reg[24]_i_5__11_n_0 ;
  wire \abs_reg[24]_i_6__11_n_0 ;
  wire \abs_reg[28]_i_3__11_n_0 ;
  wire \abs_reg[28]_i_4__11_n_0 ;
  wire \abs_reg[28]_i_5__11_n_0 ;
  wire \abs_reg[28]_i_6__11_n_0 ;
  wire \abs_reg[31]_i_1__11_n_0 ;
  wire \abs_reg[31]_i_3__11_n_0 ;
  wire \abs_reg[31]_i_4__11_n_0 ;
  wire \abs_reg[31]_i_5__11_n_0 ;
  wire \abs_reg[4]_i_3__11_n_0 ;
  wire \abs_reg[4]_i_4__11_n_0 ;
  wire \abs_reg[4]_i_5__11_n_0 ;
  wire \abs_reg[4]_i_6__11_n_0 ;
  wire \abs_reg[4]_i_7__11_n_0 ;
  wire \abs_reg[8]_i_3__11_n_0 ;
  wire \abs_reg[8]_i_4__11_n_0 ;
  wire \abs_reg[8]_i_5__11_n_0 ;
  wire \abs_reg[8]_i_6__11_n_0 ;
  wire \abs_reg_reg[12]_i_2__11_n_0 ;
  wire \abs_reg_reg[16]_i_2__11_n_0 ;
  wire \abs_reg_reg[20]_i_2__11_n_0 ;
  wire \abs_reg_reg[24]_i_2__11_n_0 ;
  wire \abs_reg_reg[28]_i_2__11_n_0 ;
  wire \abs_reg_reg[4]_i_2__11_n_0 ;
  wire \abs_reg_reg[8]_i_2__11_n_0 ;
  wire add_reg_reg_0;
  wire [15:0]add_reg_reg_1;
  wire add_reg_reg_n_106;
  wire add_reg_reg_n_107;
  wire add_reg_reg_n_108;
  wire add_reg_reg_n_109;
  wire add_reg_reg_n_110;
  wire add_reg_reg_n_111;
  wire add_reg_reg_n_112;
  wire add_reg_reg_n_113;
  wire add_reg_reg_n_114;
  wire add_reg_reg_n_115;
  wire add_reg_reg_n_116;
  wire add_reg_reg_n_117;
  wire add_reg_reg_n_118;
  wire add_reg_reg_n_119;
  wire add_reg_reg_n_120;
  wire add_reg_reg_n_121;
  wire add_reg_reg_n_122;
  wire add_reg_reg_n_123;
  wire add_reg_reg_n_124;
  wire add_reg_reg_n_125;
  wire add_reg_reg_n_126;
  wire add_reg_reg_n_127;
  wire add_reg_reg_n_128;
  wire add_reg_reg_n_129;
  wire add_reg_reg_n_130;
  wire add_reg_reg_n_131;
  wire add_reg_reg_n_132;
  wire add_reg_reg_n_133;
  wire add_reg_reg_n_134;
  wire add_reg_reg_n_135;
  wire add_reg_reg_n_136;
  wire add_reg_reg_n_137;
  wire add_reg_reg_n_138;
  wire add_reg_reg_n_139;
  wire add_reg_reg_n_140;
  wire add_reg_reg_n_141;
  wire add_reg_reg_n_142;
  wire add_reg_reg_n_143;
  wire add_reg_reg_n_144;
  wire add_reg_reg_n_145;
  wire add_reg_reg_n_146;
  wire add_reg_reg_n_147;
  wire add_reg_reg_n_148;
  wire add_reg_reg_n_149;
  wire add_reg_reg_n_150;
  wire add_reg_reg_n_151;
  wire add_reg_reg_n_152;
  wire add_reg_reg_n_153;
  wire btnDreg;
  wire clk_IBUF_BUFG;
  wire [30:4]do_abs;
  wire [31:4]do_abs0;
  wire en_reg;
  wire [27:0]line_err;
  wire m0;
  wire [31:0]sub_reg_reg__0;
  wire y_delay_2;
  wire [2:0]\NLW_abs_reg_reg[12]_i_2__11_CO_UNCONNECTED ;
  wire [2:0]\NLW_abs_reg_reg[16]_i_2__11_CO_UNCONNECTED ;
  wire [2:0]\NLW_abs_reg_reg[20]_i_2__11_CO_UNCONNECTED ;
  wire [2:0]\NLW_abs_reg_reg[24]_i_2__11_CO_UNCONNECTED ;
  wire [2:0]\NLW_abs_reg_reg[28]_i_2__11_CO_UNCONNECTED ;
  wire [3:0]\NLW_abs_reg_reg[31]_i_2__11_CO_UNCONNECTED ;
  wire [3:3]\NLW_abs_reg_reg[31]_i_2__11_O_UNCONNECTED ;
  wire [2:0]\NLW_abs_reg_reg[4]_i_2__11_CO_UNCONNECTED ;
  wire [2:0]\NLW_abs_reg_reg[4]_i_2__11_O_UNCONNECTED ;
  wire [2:0]\NLW_abs_reg_reg[8]_i_2__11_CO_UNCONNECTED ;
  wire NLW_add_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_add_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_add_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_add_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_add_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_add_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_add_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_add_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_add_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_add_reg_reg_P_UNCONNECTED;
  wire NLW_sub_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_sub_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_sub_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_sub_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_sub_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_sub_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_sub_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_sub_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_sub_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_sub_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_sub_reg_reg_PCOUT_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[10]_i_1__11 
       (.I0(sub_reg_reg__0[10]),
        .I1(do_abs0[10]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[10]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[11]_i_1__11 
       (.I0(sub_reg_reg__0[11]),
        .I1(do_abs0[11]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[11]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[12]_i_1__11 
       (.I0(sub_reg_reg__0[12]),
        .I1(do_abs0[12]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[12]_i_3__11 
       (.I0(sub_reg_reg__0[12]),
        .O(\abs_reg[12]_i_3__11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[12]_i_4__11 
       (.I0(sub_reg_reg__0[11]),
        .O(\abs_reg[12]_i_4__11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[12]_i_5__11 
       (.I0(sub_reg_reg__0[10]),
        .O(\abs_reg[12]_i_5__11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[12]_i_6__11 
       (.I0(sub_reg_reg__0[9]),
        .O(\abs_reg[12]_i_6__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[13]_i_1__11 
       (.I0(sub_reg_reg__0[13]),
        .I1(do_abs0[13]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[13]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[14]_i_1__11 
       (.I0(sub_reg_reg__0[14]),
        .I1(do_abs0[14]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[14]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[15]_i_1__11 
       (.I0(sub_reg_reg__0[15]),
        .I1(do_abs0[15]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[15]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[16]_i_1__11 
       (.I0(sub_reg_reg__0[16]),
        .I1(do_abs0[16]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[16]));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[16]_i_3__11 
       (.I0(sub_reg_reg__0[16]),
        .O(\abs_reg[16]_i_3__11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[16]_i_4__11 
       (.I0(sub_reg_reg__0[15]),
        .O(\abs_reg[16]_i_4__11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[16]_i_5__11 
       (.I0(sub_reg_reg__0[14]),
        .O(\abs_reg[16]_i_5__11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[16]_i_6__11 
       (.I0(sub_reg_reg__0[13]),
        .O(\abs_reg[16]_i_6__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[17]_i_1__11 
       (.I0(sub_reg_reg__0[17]),
        .I1(do_abs0[17]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[17]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[18]_i_1__11 
       (.I0(sub_reg_reg__0[18]),
        .I1(do_abs0[18]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[18]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[19]_i_1__11 
       (.I0(sub_reg_reg__0[19]),
        .I1(do_abs0[19]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[19]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[20]_i_1__11 
       (.I0(sub_reg_reg__0[20]),
        .I1(do_abs0[20]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[20]));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[20]_i_3__11 
       (.I0(sub_reg_reg__0[20]),
        .O(\abs_reg[20]_i_3__11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[20]_i_4__11 
       (.I0(sub_reg_reg__0[19]),
        .O(\abs_reg[20]_i_4__11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[20]_i_5__11 
       (.I0(sub_reg_reg__0[18]),
        .O(\abs_reg[20]_i_5__11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[20]_i_6__11 
       (.I0(sub_reg_reg__0[17]),
        .O(\abs_reg[20]_i_6__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[21]_i_1__11 
       (.I0(sub_reg_reg__0[21]),
        .I1(do_abs0[21]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[21]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[22]_i_1__11 
       (.I0(sub_reg_reg__0[22]),
        .I1(do_abs0[22]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[22]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[23]_i_1__11 
       (.I0(sub_reg_reg__0[23]),
        .I1(do_abs0[23]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[23]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[24]_i_1__11 
       (.I0(sub_reg_reg__0[24]),
        .I1(do_abs0[24]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[24]));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[24]_i_3__11 
       (.I0(sub_reg_reg__0[24]),
        .O(\abs_reg[24]_i_3__11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[24]_i_4__11 
       (.I0(sub_reg_reg__0[23]),
        .O(\abs_reg[24]_i_4__11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[24]_i_5__11 
       (.I0(sub_reg_reg__0[22]),
        .O(\abs_reg[24]_i_5__11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[24]_i_6__11 
       (.I0(sub_reg_reg__0[21]),
        .O(\abs_reg[24]_i_6__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[25]_i_1__11 
       (.I0(sub_reg_reg__0[25]),
        .I1(do_abs0[25]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[25]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[26]_i_1__11 
       (.I0(sub_reg_reg__0[26]),
        .I1(do_abs0[26]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[26]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[27]_i_1__11 
       (.I0(sub_reg_reg__0[27]),
        .I1(do_abs0[27]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[27]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[28]_i_1__11 
       (.I0(sub_reg_reg__0[28]),
        .I1(do_abs0[28]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[28]));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[28]_i_3__11 
       (.I0(sub_reg_reg__0[28]),
        .O(\abs_reg[28]_i_3__11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[28]_i_4__11 
       (.I0(sub_reg_reg__0[27]),
        .O(\abs_reg[28]_i_4__11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[28]_i_5__11 
       (.I0(sub_reg_reg__0[26]),
        .O(\abs_reg[28]_i_5__11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[28]_i_6__11 
       (.I0(sub_reg_reg__0[25]),
        .O(\abs_reg[28]_i_6__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[29]_i_1__11 
       (.I0(sub_reg_reg__0[29]),
        .I1(do_abs0[29]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[29]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[30]_i_1__11 
       (.I0(sub_reg_reg__0[30]),
        .I1(do_abs0[30]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[30]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \abs_reg[31]_i_1__11 
       (.I0(sub_reg_reg__0[31]),
        .I1(do_abs0[31]),
        .O(\abs_reg[31]_i_1__11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[31]_i_3__11 
       (.I0(sub_reg_reg__0[31]),
        .O(\abs_reg[31]_i_3__11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[31]_i_4__11 
       (.I0(sub_reg_reg__0[30]),
        .O(\abs_reg[31]_i_4__11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[31]_i_5__11 
       (.I0(sub_reg_reg__0[29]),
        .O(\abs_reg[31]_i_5__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[4]_i_1__11 
       (.I0(sub_reg_reg__0[4]),
        .I1(do_abs0[4]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[4]_i_3__11 
       (.I0(sub_reg_reg__0[0]),
        .O(\abs_reg[4]_i_3__11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[4]_i_4__11 
       (.I0(sub_reg_reg__0[4]),
        .O(\abs_reg[4]_i_4__11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[4]_i_5__11 
       (.I0(sub_reg_reg__0[3]),
        .O(\abs_reg[4]_i_5__11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[4]_i_6__11 
       (.I0(sub_reg_reg__0[2]),
        .O(\abs_reg[4]_i_6__11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[4]_i_7__11 
       (.I0(sub_reg_reg__0[1]),
        .O(\abs_reg[4]_i_7__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[5]_i_1__11 
       (.I0(sub_reg_reg__0[5]),
        .I1(do_abs0[5]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[5]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[6]_i_1__11 
       (.I0(sub_reg_reg__0[6]),
        .I1(do_abs0[6]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[6]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[7]_i_1__11 
       (.I0(sub_reg_reg__0[7]),
        .I1(do_abs0[7]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[7]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[8]_i_1__11 
       (.I0(sub_reg_reg__0[8]),
        .I1(do_abs0[8]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[8]_i_3__11 
       (.I0(sub_reg_reg__0[8]),
        .O(\abs_reg[8]_i_3__11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[8]_i_4__11 
       (.I0(sub_reg_reg__0[7]),
        .O(\abs_reg[8]_i_4__11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[8]_i_5__11 
       (.I0(sub_reg_reg__0[6]),
        .O(\abs_reg[8]_i_5__11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[8]_i_6__11 
       (.I0(sub_reg_reg__0[5]),
        .O(\abs_reg[8]_i_6__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[9]_i_1__11 
       (.I0(sub_reg_reg__0[9]),
        .I1(do_abs0[9]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[9]));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[10]),
        .Q(line_err[6]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[11]),
        .Q(line_err[7]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[12]),
        .Q(line_err[8]),
        .R(y_delay_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \abs_reg_reg[12]_i_2__11 
       (.CI(\abs_reg_reg[8]_i_2__11_n_0 ),
        .CO({\abs_reg_reg[12]_i_2__11_n_0 ,\NLW_abs_reg_reg[12]_i_2__11_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(do_abs0[12:9]),
        .S({\abs_reg[12]_i_3__11_n_0 ,\abs_reg[12]_i_4__11_n_0 ,\abs_reg[12]_i_5__11_n_0 ,\abs_reg[12]_i_6__11_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[13]),
        .Q(line_err[9]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[14]),
        .Q(line_err[10]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[15]),
        .Q(line_err[11]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[16]),
        .Q(line_err[12]),
        .R(y_delay_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \abs_reg_reg[16]_i_2__11 
       (.CI(\abs_reg_reg[12]_i_2__11_n_0 ),
        .CO({\abs_reg_reg[16]_i_2__11_n_0 ,\NLW_abs_reg_reg[16]_i_2__11_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(do_abs0[16:13]),
        .S({\abs_reg[16]_i_3__11_n_0 ,\abs_reg[16]_i_4__11_n_0 ,\abs_reg[16]_i_5__11_n_0 ,\abs_reg[16]_i_6__11_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[17]),
        .Q(line_err[13]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[18]),
        .Q(line_err[14]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[19]),
        .Q(line_err[15]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[20]),
        .Q(line_err[16]),
        .R(y_delay_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \abs_reg_reg[20]_i_2__11 
       (.CI(\abs_reg_reg[16]_i_2__11_n_0 ),
        .CO({\abs_reg_reg[20]_i_2__11_n_0 ,\NLW_abs_reg_reg[20]_i_2__11_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(do_abs0[20:17]),
        .S({\abs_reg[20]_i_3__11_n_0 ,\abs_reg[20]_i_4__11_n_0 ,\abs_reg[20]_i_5__11_n_0 ,\abs_reg[20]_i_6__11_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[21]),
        .Q(line_err[17]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[22]),
        .Q(line_err[18]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[23]),
        .Q(line_err[19]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[24]),
        .Q(line_err[20]),
        .R(y_delay_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \abs_reg_reg[24]_i_2__11 
       (.CI(\abs_reg_reg[20]_i_2__11_n_0 ),
        .CO({\abs_reg_reg[24]_i_2__11_n_0 ,\NLW_abs_reg_reg[24]_i_2__11_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(do_abs0[24:21]),
        .S({\abs_reg[24]_i_3__11_n_0 ,\abs_reg[24]_i_4__11_n_0 ,\abs_reg[24]_i_5__11_n_0 ,\abs_reg[24]_i_6__11_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[25]),
        .Q(line_err[21]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[26]),
        .Q(line_err[22]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[27]),
        .Q(line_err[23]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[28]),
        .Q(line_err[24]),
        .R(y_delay_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \abs_reg_reg[28]_i_2__11 
       (.CI(\abs_reg_reg[24]_i_2__11_n_0 ),
        .CO({\abs_reg_reg[28]_i_2__11_n_0 ,\NLW_abs_reg_reg[28]_i_2__11_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(do_abs0[28:25]),
        .S({\abs_reg[28]_i_3__11_n_0 ,\abs_reg[28]_i_4__11_n_0 ,\abs_reg[28]_i_5__11_n_0 ,\abs_reg[28]_i_6__11_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[29]),
        .Q(line_err[25]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[30]),
        .Q(line_err[26]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\abs_reg[31]_i_1__11_n_0 ),
        .Q(line_err[27]),
        .R(y_delay_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \abs_reg_reg[31]_i_2__11 
       (.CI(\abs_reg_reg[28]_i_2__11_n_0 ),
        .CO(\NLW_abs_reg_reg[31]_i_2__11_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_abs_reg_reg[31]_i_2__11_O_UNCONNECTED [3],do_abs0[31:29]}),
        .S({1'b0,\abs_reg[31]_i_3__11_n_0 ,\abs_reg[31]_i_4__11_n_0 ,\abs_reg[31]_i_5__11_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[4]),
        .Q(line_err[0]),
        .R(y_delay_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \abs_reg_reg[4]_i_2__11 
       (.CI(1'b0),
        .CO({\abs_reg_reg[4]_i_2__11_n_0 ,\NLW_abs_reg_reg[4]_i_2__11_CO_UNCONNECTED [2:0]}),
        .CYINIT(\abs_reg[4]_i_3__11_n_0 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({do_abs0[4],\NLW_abs_reg_reg[4]_i_2__11_O_UNCONNECTED [2:0]}),
        .S({\abs_reg[4]_i_4__11_n_0 ,\abs_reg[4]_i_5__11_n_0 ,\abs_reg[4]_i_6__11_n_0 ,\abs_reg[4]_i_7__11_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[5]),
        .Q(line_err[1]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[6]),
        .Q(line_err[2]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[7]),
        .Q(line_err[3]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[8]),
        .Q(line_err[4]),
        .R(y_delay_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \abs_reg_reg[8]_i_2__11 
       (.CI(\abs_reg_reg[4]_i_2__11_n_0 ),
        .CO({\abs_reg_reg[8]_i_2__11_n_0 ,\NLW_abs_reg_reg[8]_i_2__11_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(do_abs0[8:5]),
        .S({\abs_reg[8]_i_3__11_n_0 ,\abs_reg[8]_i_4__11_n_0 ,\abs_reg[8]_i_5__11_n_0 ,\abs_reg[8]_i_6__11_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[9]),
        .Q(line_err[5]),
        .R(y_delay_2));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    add_reg_reg
       (.A({DOA[15],DOA[15],DOA[15],DOA[15],DOA[15],DOA[15],DOA[15],DOA[15],DOA[15],DOA[15],DOA[15],DOA[15],DOA[15],DOA[15],DOA}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_add_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DOA[15],DOA[15],DOA}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_add_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({add_reg_reg_1[15],add_reg_reg_1[15],add_reg_reg_1[15],add_reg_reg_1[15],add_reg_reg_1[15],add_reg_reg_1[15],add_reg_reg_1[15],add_reg_reg_1[15],add_reg_reg_1[15],add_reg_reg_1[15],add_reg_reg_1[15],add_reg_reg_1[15],add_reg_reg_1[15],add_reg_reg_1[15],add_reg_reg_1[15],add_reg_reg_1[15],add_reg_reg_1[15],add_reg_reg_1[15],add_reg_reg_1[15],add_reg_reg_1[15],add_reg_reg_1[15],add_reg_reg_1[15],add_reg_reg_1[15],add_reg_reg_1[15],add_reg_reg_1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_add_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_add_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(m0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(add_reg_reg_0),
        .CEC(CEC),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(en_reg),
        .CEP(en_reg),
        .CLK(clk_IBUF_BUFG),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_add_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_add_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_add_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_add_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_add_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({add_reg_reg_n_106,add_reg_reg_n_107,add_reg_reg_n_108,add_reg_reg_n_109,add_reg_reg_n_110,add_reg_reg_n_111,add_reg_reg_n_112,add_reg_reg_n_113,add_reg_reg_n_114,add_reg_reg_n_115,add_reg_reg_n_116,add_reg_reg_n_117,add_reg_reg_n_118,add_reg_reg_n_119,add_reg_reg_n_120,add_reg_reg_n_121,add_reg_reg_n_122,add_reg_reg_n_123,add_reg_reg_n_124,add_reg_reg_n_125,add_reg_reg_n_126,add_reg_reg_n_127,add_reg_reg_n_128,add_reg_reg_n_129,add_reg_reg_n_130,add_reg_reg_n_131,add_reg_reg_n_132,add_reg_reg_n_133,add_reg_reg_n_134,add_reg_reg_n_135,add_reg_reg_n_136,add_reg_reg_n_137,add_reg_reg_n_138,add_reg_reg_n_139,add_reg_reg_n_140,add_reg_reg_n_141,add_reg_reg_n_142,add_reg_reg_n_143,add_reg_reg_n_144,add_reg_reg_n_145,add_reg_reg_n_146,add_reg_reg_n_147,add_reg_reg_n_148,add_reg_reg_n_149,add_reg_reg_n_150,add_reg_reg_n_151,add_reg_reg_n_152,add_reg_reg_n_153}),
        .RSTA(btnDreg),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(btnDreg),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(y_delay_2),
        .RSTP(y_delay_2),
        .UNDERFLOW(NLW_add_reg_reg_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("NONE"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    sub_reg_reg
       (.A({A[7],A[7],A[7],A[7],A[7],A[7],A[7],A[7],A[7],A[7:6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6:5],A[5],A[5],A[5],A[5:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_sub_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_sub_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_sub_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_sub_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(en_reg),
        .CLK(clk_IBUF_BUFG),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_sub_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .OVERFLOW(NLW_sub_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_sub_reg_reg_P_UNCONNECTED[47:32],sub_reg_reg__0}),
        .PATTERNBDETECT(NLW_sub_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_sub_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({add_reg_reg_n_106,add_reg_reg_n_107,add_reg_reg_n_108,add_reg_reg_n_109,add_reg_reg_n_110,add_reg_reg_n_111,add_reg_reg_n_112,add_reg_reg_n_113,add_reg_reg_n_114,add_reg_reg_n_115,add_reg_reg_n_116,add_reg_reg_n_117,add_reg_reg_n_118,add_reg_reg_n_119,add_reg_reg_n_120,add_reg_reg_n_121,add_reg_reg_n_122,add_reg_reg_n_123,add_reg_reg_n_124,add_reg_reg_n_125,add_reg_reg_n_126,add_reg_reg_n_127,add_reg_reg_n_128,add_reg_reg_n_129,add_reg_reg_n_130,add_reg_reg_n_131,add_reg_reg_n_132,add_reg_reg_n_133,add_reg_reg_n_134,add_reg_reg_n_135,add_reg_reg_n_136,add_reg_reg_n_137,add_reg_reg_n_138,add_reg_reg_n_139,add_reg_reg_n_140,add_reg_reg_n_141,add_reg_reg_n_142,add_reg_reg_n_143,add_reg_reg_n_144,add_reg_reg_n_145,add_reg_reg_n_146,add_reg_reg_n_147,add_reg_reg_n_148,add_reg_reg_n_149,add_reg_reg_n_150,add_reg_reg_n_151,add_reg_reg_n_152,add_reg_reg_n_153}),
        .PCOUT(NLW_sub_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(y_delay_2),
        .UNDERFLOW(NLW_sub_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "linecalc" *) 
module linecalc_12
   (line_err,
    m0,
    add_reg_reg_0,
    CEC,
    en_reg,
    clk_IBUF_BUFG,
    btnDreg,
    y_delay_2,
    DOB,
    DOA,
    add_reg_reg_1,
    sub_reg_reg_0,
    A);
  output [27:0]line_err;
  input m0;
  input add_reg_reg_0;
  input CEC;
  input en_reg;
  input clk_IBUF_BUFG;
  input btnDreg;
  input y_delay_2;
  input [15:0]DOB;
  input [15:0]DOA;
  input [15:0]add_reg_reg_1;
  input [9:0]sub_reg_reg_0;
  input [7:0]A;

  wire [7:0]A;
  wire CEC;
  wire [15:0]DOA;
  wire [15:0]DOB;
  wire \abs_reg[12]_i_3__12_n_0 ;
  wire \abs_reg[12]_i_4__12_n_0 ;
  wire \abs_reg[12]_i_5__12_n_0 ;
  wire \abs_reg[12]_i_6__12_n_0 ;
  wire \abs_reg[16]_i_3__12_n_0 ;
  wire \abs_reg[16]_i_4__12_n_0 ;
  wire \abs_reg[16]_i_5__12_n_0 ;
  wire \abs_reg[16]_i_6__12_n_0 ;
  wire \abs_reg[20]_i_3__12_n_0 ;
  wire \abs_reg[20]_i_4__12_n_0 ;
  wire \abs_reg[20]_i_5__12_n_0 ;
  wire \abs_reg[20]_i_6__12_n_0 ;
  wire \abs_reg[24]_i_3__12_n_0 ;
  wire \abs_reg[24]_i_4__12_n_0 ;
  wire \abs_reg[24]_i_5__12_n_0 ;
  wire \abs_reg[24]_i_6__12_n_0 ;
  wire \abs_reg[28]_i_3__12_n_0 ;
  wire \abs_reg[28]_i_4__12_n_0 ;
  wire \abs_reg[28]_i_5__12_n_0 ;
  wire \abs_reg[28]_i_6__12_n_0 ;
  wire \abs_reg[31]_i_1__12_n_0 ;
  wire \abs_reg[31]_i_3__12_n_0 ;
  wire \abs_reg[31]_i_4__12_n_0 ;
  wire \abs_reg[31]_i_5__12_n_0 ;
  wire \abs_reg[4]_i_3__12_n_0 ;
  wire \abs_reg[4]_i_4__12_n_0 ;
  wire \abs_reg[4]_i_5__12_n_0 ;
  wire \abs_reg[4]_i_6__12_n_0 ;
  wire \abs_reg[4]_i_7__12_n_0 ;
  wire \abs_reg[8]_i_3__12_n_0 ;
  wire \abs_reg[8]_i_4__12_n_0 ;
  wire \abs_reg[8]_i_5__12_n_0 ;
  wire \abs_reg[8]_i_6__12_n_0 ;
  wire \abs_reg_reg[12]_i_2__12_n_0 ;
  wire \abs_reg_reg[16]_i_2__12_n_0 ;
  wire \abs_reg_reg[20]_i_2__12_n_0 ;
  wire \abs_reg_reg[24]_i_2__12_n_0 ;
  wire \abs_reg_reg[28]_i_2__12_n_0 ;
  wire \abs_reg_reg[4]_i_2__12_n_0 ;
  wire \abs_reg_reg[8]_i_2__12_n_0 ;
  wire add_reg_reg_0;
  wire [15:0]add_reg_reg_1;
  wire add_reg_reg_n_106;
  wire add_reg_reg_n_107;
  wire add_reg_reg_n_108;
  wire add_reg_reg_n_109;
  wire add_reg_reg_n_110;
  wire add_reg_reg_n_111;
  wire add_reg_reg_n_112;
  wire add_reg_reg_n_113;
  wire add_reg_reg_n_114;
  wire add_reg_reg_n_115;
  wire add_reg_reg_n_116;
  wire add_reg_reg_n_117;
  wire add_reg_reg_n_118;
  wire add_reg_reg_n_119;
  wire add_reg_reg_n_120;
  wire add_reg_reg_n_121;
  wire add_reg_reg_n_122;
  wire add_reg_reg_n_123;
  wire add_reg_reg_n_124;
  wire add_reg_reg_n_125;
  wire add_reg_reg_n_126;
  wire add_reg_reg_n_127;
  wire add_reg_reg_n_128;
  wire add_reg_reg_n_129;
  wire add_reg_reg_n_130;
  wire add_reg_reg_n_131;
  wire add_reg_reg_n_132;
  wire add_reg_reg_n_133;
  wire add_reg_reg_n_134;
  wire add_reg_reg_n_135;
  wire add_reg_reg_n_136;
  wire add_reg_reg_n_137;
  wire add_reg_reg_n_138;
  wire add_reg_reg_n_139;
  wire add_reg_reg_n_140;
  wire add_reg_reg_n_141;
  wire add_reg_reg_n_142;
  wire add_reg_reg_n_143;
  wire add_reg_reg_n_144;
  wire add_reg_reg_n_145;
  wire add_reg_reg_n_146;
  wire add_reg_reg_n_147;
  wire add_reg_reg_n_148;
  wire add_reg_reg_n_149;
  wire add_reg_reg_n_150;
  wire add_reg_reg_n_151;
  wire add_reg_reg_n_152;
  wire add_reg_reg_n_153;
  wire btnDreg;
  wire clk_IBUF_BUFG;
  wire [30:4]do_abs;
  wire [31:4]do_abs0;
  wire en_reg;
  wire [27:0]line_err;
  wire m0;
  wire [9:0]sub_reg_reg_0;
  wire [31:0]sub_reg_reg__0;
  wire y_delay_2;
  wire [2:0]\NLW_abs_reg_reg[12]_i_2__12_CO_UNCONNECTED ;
  wire [2:0]\NLW_abs_reg_reg[16]_i_2__12_CO_UNCONNECTED ;
  wire [2:0]\NLW_abs_reg_reg[20]_i_2__12_CO_UNCONNECTED ;
  wire [2:0]\NLW_abs_reg_reg[24]_i_2__12_CO_UNCONNECTED ;
  wire [2:0]\NLW_abs_reg_reg[28]_i_2__12_CO_UNCONNECTED ;
  wire [3:0]\NLW_abs_reg_reg[31]_i_2__12_CO_UNCONNECTED ;
  wire [3:3]\NLW_abs_reg_reg[31]_i_2__12_O_UNCONNECTED ;
  wire [2:0]\NLW_abs_reg_reg[4]_i_2__12_CO_UNCONNECTED ;
  wire [2:0]\NLW_abs_reg_reg[4]_i_2__12_O_UNCONNECTED ;
  wire [2:0]\NLW_abs_reg_reg[8]_i_2__12_CO_UNCONNECTED ;
  wire NLW_add_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_add_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_add_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_add_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_add_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_add_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_add_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_add_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_add_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_add_reg_reg_P_UNCONNECTED;
  wire NLW_sub_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_sub_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_sub_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_sub_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_sub_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_sub_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_sub_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_sub_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_sub_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_sub_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_sub_reg_reg_PCOUT_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[10]_i_1__12 
       (.I0(sub_reg_reg__0[10]),
        .I1(do_abs0[10]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[10]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[11]_i_1__12 
       (.I0(sub_reg_reg__0[11]),
        .I1(do_abs0[11]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[11]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[12]_i_1__12 
       (.I0(sub_reg_reg__0[12]),
        .I1(do_abs0[12]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[12]_i_3__12 
       (.I0(sub_reg_reg__0[12]),
        .O(\abs_reg[12]_i_3__12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[12]_i_4__12 
       (.I0(sub_reg_reg__0[11]),
        .O(\abs_reg[12]_i_4__12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[12]_i_5__12 
       (.I0(sub_reg_reg__0[10]),
        .O(\abs_reg[12]_i_5__12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[12]_i_6__12 
       (.I0(sub_reg_reg__0[9]),
        .O(\abs_reg[12]_i_6__12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[13]_i_1__12 
       (.I0(sub_reg_reg__0[13]),
        .I1(do_abs0[13]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[13]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[14]_i_1__12 
       (.I0(sub_reg_reg__0[14]),
        .I1(do_abs0[14]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[14]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[15]_i_1__12 
       (.I0(sub_reg_reg__0[15]),
        .I1(do_abs0[15]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[15]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[16]_i_1__12 
       (.I0(sub_reg_reg__0[16]),
        .I1(do_abs0[16]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[16]));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[16]_i_3__12 
       (.I0(sub_reg_reg__0[16]),
        .O(\abs_reg[16]_i_3__12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[16]_i_4__12 
       (.I0(sub_reg_reg__0[15]),
        .O(\abs_reg[16]_i_4__12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[16]_i_5__12 
       (.I0(sub_reg_reg__0[14]),
        .O(\abs_reg[16]_i_5__12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[16]_i_6__12 
       (.I0(sub_reg_reg__0[13]),
        .O(\abs_reg[16]_i_6__12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[17]_i_1__12 
       (.I0(sub_reg_reg__0[17]),
        .I1(do_abs0[17]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[17]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[18]_i_1__12 
       (.I0(sub_reg_reg__0[18]),
        .I1(do_abs0[18]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[18]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[19]_i_1__12 
       (.I0(sub_reg_reg__0[19]),
        .I1(do_abs0[19]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[19]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[20]_i_1__12 
       (.I0(sub_reg_reg__0[20]),
        .I1(do_abs0[20]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[20]));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[20]_i_3__12 
       (.I0(sub_reg_reg__0[20]),
        .O(\abs_reg[20]_i_3__12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[20]_i_4__12 
       (.I0(sub_reg_reg__0[19]),
        .O(\abs_reg[20]_i_4__12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[20]_i_5__12 
       (.I0(sub_reg_reg__0[18]),
        .O(\abs_reg[20]_i_5__12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[20]_i_6__12 
       (.I0(sub_reg_reg__0[17]),
        .O(\abs_reg[20]_i_6__12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[21]_i_1__12 
       (.I0(sub_reg_reg__0[21]),
        .I1(do_abs0[21]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[21]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[22]_i_1__12 
       (.I0(sub_reg_reg__0[22]),
        .I1(do_abs0[22]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[22]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[23]_i_1__12 
       (.I0(sub_reg_reg__0[23]),
        .I1(do_abs0[23]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[23]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[24]_i_1__12 
       (.I0(sub_reg_reg__0[24]),
        .I1(do_abs0[24]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[24]));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[24]_i_3__12 
       (.I0(sub_reg_reg__0[24]),
        .O(\abs_reg[24]_i_3__12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[24]_i_4__12 
       (.I0(sub_reg_reg__0[23]),
        .O(\abs_reg[24]_i_4__12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[24]_i_5__12 
       (.I0(sub_reg_reg__0[22]),
        .O(\abs_reg[24]_i_5__12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[24]_i_6__12 
       (.I0(sub_reg_reg__0[21]),
        .O(\abs_reg[24]_i_6__12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[25]_i_1__12 
       (.I0(sub_reg_reg__0[25]),
        .I1(do_abs0[25]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[25]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[26]_i_1__12 
       (.I0(sub_reg_reg__0[26]),
        .I1(do_abs0[26]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[26]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[27]_i_1__12 
       (.I0(sub_reg_reg__0[27]),
        .I1(do_abs0[27]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[27]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[28]_i_1__12 
       (.I0(sub_reg_reg__0[28]),
        .I1(do_abs0[28]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[28]));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[28]_i_3__12 
       (.I0(sub_reg_reg__0[28]),
        .O(\abs_reg[28]_i_3__12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[28]_i_4__12 
       (.I0(sub_reg_reg__0[27]),
        .O(\abs_reg[28]_i_4__12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[28]_i_5__12 
       (.I0(sub_reg_reg__0[26]),
        .O(\abs_reg[28]_i_5__12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[28]_i_6__12 
       (.I0(sub_reg_reg__0[25]),
        .O(\abs_reg[28]_i_6__12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[29]_i_1__12 
       (.I0(sub_reg_reg__0[29]),
        .I1(do_abs0[29]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[29]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[30]_i_1__12 
       (.I0(sub_reg_reg__0[30]),
        .I1(do_abs0[30]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[30]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \abs_reg[31]_i_1__12 
       (.I0(sub_reg_reg__0[31]),
        .I1(do_abs0[31]),
        .O(\abs_reg[31]_i_1__12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[31]_i_3__12 
       (.I0(sub_reg_reg__0[31]),
        .O(\abs_reg[31]_i_3__12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[31]_i_4__12 
       (.I0(sub_reg_reg__0[30]),
        .O(\abs_reg[31]_i_4__12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[31]_i_5__12 
       (.I0(sub_reg_reg__0[29]),
        .O(\abs_reg[31]_i_5__12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[4]_i_1__12 
       (.I0(sub_reg_reg__0[4]),
        .I1(do_abs0[4]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[4]_i_3__12 
       (.I0(sub_reg_reg__0[0]),
        .O(\abs_reg[4]_i_3__12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[4]_i_4__12 
       (.I0(sub_reg_reg__0[4]),
        .O(\abs_reg[4]_i_4__12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[4]_i_5__12 
       (.I0(sub_reg_reg__0[3]),
        .O(\abs_reg[4]_i_5__12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[4]_i_6__12 
       (.I0(sub_reg_reg__0[2]),
        .O(\abs_reg[4]_i_6__12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[4]_i_7__12 
       (.I0(sub_reg_reg__0[1]),
        .O(\abs_reg[4]_i_7__12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[5]_i_1__12 
       (.I0(sub_reg_reg__0[5]),
        .I1(do_abs0[5]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[5]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[6]_i_1__12 
       (.I0(sub_reg_reg__0[6]),
        .I1(do_abs0[6]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[6]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[7]_i_1__12 
       (.I0(sub_reg_reg__0[7]),
        .I1(do_abs0[7]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[7]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[8]_i_1__12 
       (.I0(sub_reg_reg__0[8]),
        .I1(do_abs0[8]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[8]_i_3__12 
       (.I0(sub_reg_reg__0[8]),
        .O(\abs_reg[8]_i_3__12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[8]_i_4__12 
       (.I0(sub_reg_reg__0[7]),
        .O(\abs_reg[8]_i_4__12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[8]_i_5__12 
       (.I0(sub_reg_reg__0[6]),
        .O(\abs_reg[8]_i_5__12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[8]_i_6__12 
       (.I0(sub_reg_reg__0[5]),
        .O(\abs_reg[8]_i_6__12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[9]_i_1__12 
       (.I0(sub_reg_reg__0[9]),
        .I1(do_abs0[9]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[9]));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[10]),
        .Q(line_err[6]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[11]),
        .Q(line_err[7]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[12]),
        .Q(line_err[8]),
        .R(y_delay_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \abs_reg_reg[12]_i_2__12 
       (.CI(\abs_reg_reg[8]_i_2__12_n_0 ),
        .CO({\abs_reg_reg[12]_i_2__12_n_0 ,\NLW_abs_reg_reg[12]_i_2__12_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(do_abs0[12:9]),
        .S({\abs_reg[12]_i_3__12_n_0 ,\abs_reg[12]_i_4__12_n_0 ,\abs_reg[12]_i_5__12_n_0 ,\abs_reg[12]_i_6__12_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[13]),
        .Q(line_err[9]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[14]),
        .Q(line_err[10]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[15]),
        .Q(line_err[11]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[16]),
        .Q(line_err[12]),
        .R(y_delay_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \abs_reg_reg[16]_i_2__12 
       (.CI(\abs_reg_reg[12]_i_2__12_n_0 ),
        .CO({\abs_reg_reg[16]_i_2__12_n_0 ,\NLW_abs_reg_reg[16]_i_2__12_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(do_abs0[16:13]),
        .S({\abs_reg[16]_i_3__12_n_0 ,\abs_reg[16]_i_4__12_n_0 ,\abs_reg[16]_i_5__12_n_0 ,\abs_reg[16]_i_6__12_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[17]),
        .Q(line_err[13]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[18]),
        .Q(line_err[14]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[19]),
        .Q(line_err[15]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[20]),
        .Q(line_err[16]),
        .R(y_delay_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \abs_reg_reg[20]_i_2__12 
       (.CI(\abs_reg_reg[16]_i_2__12_n_0 ),
        .CO({\abs_reg_reg[20]_i_2__12_n_0 ,\NLW_abs_reg_reg[20]_i_2__12_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(do_abs0[20:17]),
        .S({\abs_reg[20]_i_3__12_n_0 ,\abs_reg[20]_i_4__12_n_0 ,\abs_reg[20]_i_5__12_n_0 ,\abs_reg[20]_i_6__12_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[21]),
        .Q(line_err[17]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[22]),
        .Q(line_err[18]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[23]),
        .Q(line_err[19]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[24]),
        .Q(line_err[20]),
        .R(y_delay_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \abs_reg_reg[24]_i_2__12 
       (.CI(\abs_reg_reg[20]_i_2__12_n_0 ),
        .CO({\abs_reg_reg[24]_i_2__12_n_0 ,\NLW_abs_reg_reg[24]_i_2__12_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(do_abs0[24:21]),
        .S({\abs_reg[24]_i_3__12_n_0 ,\abs_reg[24]_i_4__12_n_0 ,\abs_reg[24]_i_5__12_n_0 ,\abs_reg[24]_i_6__12_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[25]),
        .Q(line_err[21]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[26]),
        .Q(line_err[22]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[27]),
        .Q(line_err[23]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[28]),
        .Q(line_err[24]),
        .R(y_delay_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \abs_reg_reg[28]_i_2__12 
       (.CI(\abs_reg_reg[24]_i_2__12_n_0 ),
        .CO({\abs_reg_reg[28]_i_2__12_n_0 ,\NLW_abs_reg_reg[28]_i_2__12_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(do_abs0[28:25]),
        .S({\abs_reg[28]_i_3__12_n_0 ,\abs_reg[28]_i_4__12_n_0 ,\abs_reg[28]_i_5__12_n_0 ,\abs_reg[28]_i_6__12_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[29]),
        .Q(line_err[25]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[30]),
        .Q(line_err[26]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\abs_reg[31]_i_1__12_n_0 ),
        .Q(line_err[27]),
        .R(y_delay_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \abs_reg_reg[31]_i_2__12 
       (.CI(\abs_reg_reg[28]_i_2__12_n_0 ),
        .CO(\NLW_abs_reg_reg[31]_i_2__12_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_abs_reg_reg[31]_i_2__12_O_UNCONNECTED [3],do_abs0[31:29]}),
        .S({1'b0,\abs_reg[31]_i_3__12_n_0 ,\abs_reg[31]_i_4__12_n_0 ,\abs_reg[31]_i_5__12_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[4]),
        .Q(line_err[0]),
        .R(y_delay_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \abs_reg_reg[4]_i_2__12 
       (.CI(1'b0),
        .CO({\abs_reg_reg[4]_i_2__12_n_0 ,\NLW_abs_reg_reg[4]_i_2__12_CO_UNCONNECTED [2:0]}),
        .CYINIT(\abs_reg[4]_i_3__12_n_0 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({do_abs0[4],\NLW_abs_reg_reg[4]_i_2__12_O_UNCONNECTED [2:0]}),
        .S({\abs_reg[4]_i_4__12_n_0 ,\abs_reg[4]_i_5__12_n_0 ,\abs_reg[4]_i_6__12_n_0 ,\abs_reg[4]_i_7__12_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[5]),
        .Q(line_err[1]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[6]),
        .Q(line_err[2]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[7]),
        .Q(line_err[3]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[8]),
        .Q(line_err[4]),
        .R(y_delay_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \abs_reg_reg[8]_i_2__12 
       (.CI(\abs_reg_reg[4]_i_2__12_n_0 ),
        .CO({\abs_reg_reg[8]_i_2__12_n_0 ,\NLW_abs_reg_reg[8]_i_2__12_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(do_abs0[8:5]),
        .S({\abs_reg[8]_i_3__12_n_0 ,\abs_reg[8]_i_4__12_n_0 ,\abs_reg[8]_i_5__12_n_0 ,\abs_reg[8]_i_6__12_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[9]),
        .Q(line_err[5]),
        .R(y_delay_2));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    add_reg_reg
       (.A({DOA[15],DOA[15],DOA[15],DOA[15],DOA[15],DOA[15],DOA[15],DOA[15],DOA[15],DOA[15],DOA[15],DOA[15],DOA[15],DOA[15],DOA}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_add_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DOB[15],DOB[15],DOB}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_add_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({add_reg_reg_1[15],add_reg_reg_1[15],add_reg_reg_1[15],add_reg_reg_1[15],add_reg_reg_1[15],add_reg_reg_1[15],add_reg_reg_1[15],add_reg_reg_1[15],add_reg_reg_1[15],add_reg_reg_1[15],add_reg_reg_1[15],add_reg_reg_1[15],add_reg_reg_1[15],add_reg_reg_1[15],add_reg_reg_1[15],add_reg_reg_1[15],add_reg_reg_1[15],add_reg_reg_1[15],add_reg_reg_1[15],add_reg_reg_1[15],add_reg_reg_1[15],add_reg_reg_1[15],add_reg_reg_1[15],add_reg_reg_1[15],add_reg_reg_1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_add_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_add_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(m0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(add_reg_reg_0),
        .CEC(CEC),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(en_reg),
        .CEP(en_reg),
        .CLK(clk_IBUF_BUFG),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_add_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_add_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_add_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_add_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_add_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({add_reg_reg_n_106,add_reg_reg_n_107,add_reg_reg_n_108,add_reg_reg_n_109,add_reg_reg_n_110,add_reg_reg_n_111,add_reg_reg_n_112,add_reg_reg_n_113,add_reg_reg_n_114,add_reg_reg_n_115,add_reg_reg_n_116,add_reg_reg_n_117,add_reg_reg_n_118,add_reg_reg_n_119,add_reg_reg_n_120,add_reg_reg_n_121,add_reg_reg_n_122,add_reg_reg_n_123,add_reg_reg_n_124,add_reg_reg_n_125,add_reg_reg_n_126,add_reg_reg_n_127,add_reg_reg_n_128,add_reg_reg_n_129,add_reg_reg_n_130,add_reg_reg_n_131,add_reg_reg_n_132,add_reg_reg_n_133,add_reg_reg_n_134,add_reg_reg_n_135,add_reg_reg_n_136,add_reg_reg_n_137,add_reg_reg_n_138,add_reg_reg_n_139,add_reg_reg_n_140,add_reg_reg_n_141,add_reg_reg_n_142,add_reg_reg_n_143,add_reg_reg_n_144,add_reg_reg_n_145,add_reg_reg_n_146,add_reg_reg_n_147,add_reg_reg_n_148,add_reg_reg_n_149,add_reg_reg_n_150,add_reg_reg_n_151,add_reg_reg_n_152,add_reg_reg_n_153}),
        .RSTA(btnDreg),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(btnDreg),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(y_delay_2),
        .RSTP(y_delay_2),
        .UNDERFLOW(NLW_add_reg_reg_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("NONE"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    sub_reg_reg
       (.A({A[7],A[7],A[7],A[7],A[7],A[7],A[7],A[7],A[7],A[7:6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6:5],A[5],A[5],A[5],A[5:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_sub_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({sub_reg_reg_0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_sub_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_sub_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_sub_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(en_reg),
        .CLK(clk_IBUF_BUFG),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_sub_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .OVERFLOW(NLW_sub_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_sub_reg_reg_P_UNCONNECTED[47:32],sub_reg_reg__0}),
        .PATTERNBDETECT(NLW_sub_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_sub_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({add_reg_reg_n_106,add_reg_reg_n_107,add_reg_reg_n_108,add_reg_reg_n_109,add_reg_reg_n_110,add_reg_reg_n_111,add_reg_reg_n_112,add_reg_reg_n_113,add_reg_reg_n_114,add_reg_reg_n_115,add_reg_reg_n_116,add_reg_reg_n_117,add_reg_reg_n_118,add_reg_reg_n_119,add_reg_reg_n_120,add_reg_reg_n_121,add_reg_reg_n_122,add_reg_reg_n_123,add_reg_reg_n_124,add_reg_reg_n_125,add_reg_reg_n_126,add_reg_reg_n_127,add_reg_reg_n_128,add_reg_reg_n_129,add_reg_reg_n_130,add_reg_reg_n_131,add_reg_reg_n_132,add_reg_reg_n_133,add_reg_reg_n_134,add_reg_reg_n_135,add_reg_reg_n_136,add_reg_reg_n_137,add_reg_reg_n_138,add_reg_reg_n_139,add_reg_reg_n_140,add_reg_reg_n_141,add_reg_reg_n_142,add_reg_reg_n_143,add_reg_reg_n_144,add_reg_reg_n_145,add_reg_reg_n_146,add_reg_reg_n_147,add_reg_reg_n_148,add_reg_reg_n_149,add_reg_reg_n_150,add_reg_reg_n_151,add_reg_reg_n_152,add_reg_reg_n_153}),
        .PCOUT(NLW_sub_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(y_delay_2),
        .UNDERFLOW(NLW_sub_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "linecalc" *) 
module linecalc_13
   (line_err,
    m0,
    add_reg_reg_0,
    CEC,
    en_reg,
    clk_IBUF_BUFG,
    btnDreg,
    y_delay_2,
    DOA,
    DOB,
    add_reg_reg_1,
    B,
    A);
  output [27:0]line_err;
  input m0;
  input add_reg_reg_0;
  input CEC;
  input en_reg;
  input clk_IBUF_BUFG;
  input btnDreg;
  input y_delay_2;
  input [15:0]DOA;
  input [15:0]DOB;
  input [15:0]add_reg_reg_1;
  input [9:0]B;
  input [7:0]A;

  wire [7:0]A;
  wire [9:0]B;
  wire CEC;
  wire [15:0]DOA;
  wire [15:0]DOB;
  wire \abs_reg[12]_i_3__13_n_0 ;
  wire \abs_reg[12]_i_4__13_n_0 ;
  wire \abs_reg[12]_i_5__13_n_0 ;
  wire \abs_reg[12]_i_6__13_n_0 ;
  wire \abs_reg[16]_i_3__13_n_0 ;
  wire \abs_reg[16]_i_4__13_n_0 ;
  wire \abs_reg[16]_i_5__13_n_0 ;
  wire \abs_reg[16]_i_6__13_n_0 ;
  wire \abs_reg[20]_i_3__13_n_0 ;
  wire \abs_reg[20]_i_4__13_n_0 ;
  wire \abs_reg[20]_i_5__13_n_0 ;
  wire \abs_reg[20]_i_6__13_n_0 ;
  wire \abs_reg[24]_i_3__13_n_0 ;
  wire \abs_reg[24]_i_4__13_n_0 ;
  wire \abs_reg[24]_i_5__13_n_0 ;
  wire \abs_reg[24]_i_6__13_n_0 ;
  wire \abs_reg[28]_i_3__13_n_0 ;
  wire \abs_reg[28]_i_4__13_n_0 ;
  wire \abs_reg[28]_i_5__13_n_0 ;
  wire \abs_reg[28]_i_6__13_n_0 ;
  wire \abs_reg[31]_i_1__13_n_0 ;
  wire \abs_reg[31]_i_3__13_n_0 ;
  wire \abs_reg[31]_i_4__13_n_0 ;
  wire \abs_reg[31]_i_5__13_n_0 ;
  wire \abs_reg[4]_i_3__13_n_0 ;
  wire \abs_reg[4]_i_4__13_n_0 ;
  wire \abs_reg[4]_i_5__13_n_0 ;
  wire \abs_reg[4]_i_6__13_n_0 ;
  wire \abs_reg[4]_i_7__13_n_0 ;
  wire \abs_reg[8]_i_3__13_n_0 ;
  wire \abs_reg[8]_i_4__13_n_0 ;
  wire \abs_reg[8]_i_5__13_n_0 ;
  wire \abs_reg[8]_i_6__13_n_0 ;
  wire \abs_reg_reg[12]_i_2__13_n_0 ;
  wire \abs_reg_reg[16]_i_2__13_n_0 ;
  wire \abs_reg_reg[20]_i_2__13_n_0 ;
  wire \abs_reg_reg[24]_i_2__13_n_0 ;
  wire \abs_reg_reg[28]_i_2__13_n_0 ;
  wire \abs_reg_reg[4]_i_2__13_n_0 ;
  wire \abs_reg_reg[8]_i_2__13_n_0 ;
  wire add_reg_reg_0;
  wire [15:0]add_reg_reg_1;
  wire add_reg_reg_n_106;
  wire add_reg_reg_n_107;
  wire add_reg_reg_n_108;
  wire add_reg_reg_n_109;
  wire add_reg_reg_n_110;
  wire add_reg_reg_n_111;
  wire add_reg_reg_n_112;
  wire add_reg_reg_n_113;
  wire add_reg_reg_n_114;
  wire add_reg_reg_n_115;
  wire add_reg_reg_n_116;
  wire add_reg_reg_n_117;
  wire add_reg_reg_n_118;
  wire add_reg_reg_n_119;
  wire add_reg_reg_n_120;
  wire add_reg_reg_n_121;
  wire add_reg_reg_n_122;
  wire add_reg_reg_n_123;
  wire add_reg_reg_n_124;
  wire add_reg_reg_n_125;
  wire add_reg_reg_n_126;
  wire add_reg_reg_n_127;
  wire add_reg_reg_n_128;
  wire add_reg_reg_n_129;
  wire add_reg_reg_n_130;
  wire add_reg_reg_n_131;
  wire add_reg_reg_n_132;
  wire add_reg_reg_n_133;
  wire add_reg_reg_n_134;
  wire add_reg_reg_n_135;
  wire add_reg_reg_n_136;
  wire add_reg_reg_n_137;
  wire add_reg_reg_n_138;
  wire add_reg_reg_n_139;
  wire add_reg_reg_n_140;
  wire add_reg_reg_n_141;
  wire add_reg_reg_n_142;
  wire add_reg_reg_n_143;
  wire add_reg_reg_n_144;
  wire add_reg_reg_n_145;
  wire add_reg_reg_n_146;
  wire add_reg_reg_n_147;
  wire add_reg_reg_n_148;
  wire add_reg_reg_n_149;
  wire add_reg_reg_n_150;
  wire add_reg_reg_n_151;
  wire add_reg_reg_n_152;
  wire add_reg_reg_n_153;
  wire btnDreg;
  wire clk_IBUF_BUFG;
  wire [30:4]do_abs;
  wire [31:4]do_abs0;
  wire en_reg;
  wire [27:0]line_err;
  wire m0;
  wire [31:0]sub_reg_reg__0;
  wire y_delay_2;
  wire [2:0]\NLW_abs_reg_reg[12]_i_2__13_CO_UNCONNECTED ;
  wire [2:0]\NLW_abs_reg_reg[16]_i_2__13_CO_UNCONNECTED ;
  wire [2:0]\NLW_abs_reg_reg[20]_i_2__13_CO_UNCONNECTED ;
  wire [2:0]\NLW_abs_reg_reg[24]_i_2__13_CO_UNCONNECTED ;
  wire [2:0]\NLW_abs_reg_reg[28]_i_2__13_CO_UNCONNECTED ;
  wire [3:0]\NLW_abs_reg_reg[31]_i_2__13_CO_UNCONNECTED ;
  wire [3:3]\NLW_abs_reg_reg[31]_i_2__13_O_UNCONNECTED ;
  wire [2:0]\NLW_abs_reg_reg[4]_i_2__13_CO_UNCONNECTED ;
  wire [2:0]\NLW_abs_reg_reg[4]_i_2__13_O_UNCONNECTED ;
  wire [2:0]\NLW_abs_reg_reg[8]_i_2__13_CO_UNCONNECTED ;
  wire NLW_add_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_add_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_add_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_add_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_add_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_add_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_add_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_add_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_add_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_add_reg_reg_P_UNCONNECTED;
  wire NLW_sub_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_sub_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_sub_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_sub_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_sub_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_sub_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_sub_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_sub_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_sub_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_sub_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_sub_reg_reg_PCOUT_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[10]_i_1__13 
       (.I0(sub_reg_reg__0[10]),
        .I1(do_abs0[10]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[10]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[11]_i_1__13 
       (.I0(sub_reg_reg__0[11]),
        .I1(do_abs0[11]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[11]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[12]_i_1__13 
       (.I0(sub_reg_reg__0[12]),
        .I1(do_abs0[12]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[12]_i_3__13 
       (.I0(sub_reg_reg__0[12]),
        .O(\abs_reg[12]_i_3__13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[12]_i_4__13 
       (.I0(sub_reg_reg__0[11]),
        .O(\abs_reg[12]_i_4__13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[12]_i_5__13 
       (.I0(sub_reg_reg__0[10]),
        .O(\abs_reg[12]_i_5__13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[12]_i_6__13 
       (.I0(sub_reg_reg__0[9]),
        .O(\abs_reg[12]_i_6__13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[13]_i_1__13 
       (.I0(sub_reg_reg__0[13]),
        .I1(do_abs0[13]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[13]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[14]_i_1__13 
       (.I0(sub_reg_reg__0[14]),
        .I1(do_abs0[14]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[14]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[15]_i_1__13 
       (.I0(sub_reg_reg__0[15]),
        .I1(do_abs0[15]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[15]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[16]_i_1__13 
       (.I0(sub_reg_reg__0[16]),
        .I1(do_abs0[16]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[16]));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[16]_i_3__13 
       (.I0(sub_reg_reg__0[16]),
        .O(\abs_reg[16]_i_3__13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[16]_i_4__13 
       (.I0(sub_reg_reg__0[15]),
        .O(\abs_reg[16]_i_4__13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[16]_i_5__13 
       (.I0(sub_reg_reg__0[14]),
        .O(\abs_reg[16]_i_5__13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[16]_i_6__13 
       (.I0(sub_reg_reg__0[13]),
        .O(\abs_reg[16]_i_6__13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[17]_i_1__13 
       (.I0(sub_reg_reg__0[17]),
        .I1(do_abs0[17]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[17]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[18]_i_1__13 
       (.I0(sub_reg_reg__0[18]),
        .I1(do_abs0[18]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[18]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[19]_i_1__13 
       (.I0(sub_reg_reg__0[19]),
        .I1(do_abs0[19]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[19]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[20]_i_1__13 
       (.I0(sub_reg_reg__0[20]),
        .I1(do_abs0[20]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[20]));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[20]_i_3__13 
       (.I0(sub_reg_reg__0[20]),
        .O(\abs_reg[20]_i_3__13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[20]_i_4__13 
       (.I0(sub_reg_reg__0[19]),
        .O(\abs_reg[20]_i_4__13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[20]_i_5__13 
       (.I0(sub_reg_reg__0[18]),
        .O(\abs_reg[20]_i_5__13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[20]_i_6__13 
       (.I0(sub_reg_reg__0[17]),
        .O(\abs_reg[20]_i_6__13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[21]_i_1__13 
       (.I0(sub_reg_reg__0[21]),
        .I1(do_abs0[21]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[21]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[22]_i_1__13 
       (.I0(sub_reg_reg__0[22]),
        .I1(do_abs0[22]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[22]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[23]_i_1__13 
       (.I0(sub_reg_reg__0[23]),
        .I1(do_abs0[23]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[23]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[24]_i_1__13 
       (.I0(sub_reg_reg__0[24]),
        .I1(do_abs0[24]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[24]));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[24]_i_3__13 
       (.I0(sub_reg_reg__0[24]),
        .O(\abs_reg[24]_i_3__13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[24]_i_4__13 
       (.I0(sub_reg_reg__0[23]),
        .O(\abs_reg[24]_i_4__13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[24]_i_5__13 
       (.I0(sub_reg_reg__0[22]),
        .O(\abs_reg[24]_i_5__13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[24]_i_6__13 
       (.I0(sub_reg_reg__0[21]),
        .O(\abs_reg[24]_i_6__13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[25]_i_1__13 
       (.I0(sub_reg_reg__0[25]),
        .I1(do_abs0[25]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[25]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[26]_i_1__13 
       (.I0(sub_reg_reg__0[26]),
        .I1(do_abs0[26]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[26]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[27]_i_1__13 
       (.I0(sub_reg_reg__0[27]),
        .I1(do_abs0[27]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[27]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[28]_i_1__13 
       (.I0(sub_reg_reg__0[28]),
        .I1(do_abs0[28]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[28]));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[28]_i_3__13 
       (.I0(sub_reg_reg__0[28]),
        .O(\abs_reg[28]_i_3__13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[28]_i_4__13 
       (.I0(sub_reg_reg__0[27]),
        .O(\abs_reg[28]_i_4__13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[28]_i_5__13 
       (.I0(sub_reg_reg__0[26]),
        .O(\abs_reg[28]_i_5__13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[28]_i_6__13 
       (.I0(sub_reg_reg__0[25]),
        .O(\abs_reg[28]_i_6__13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[29]_i_1__13 
       (.I0(sub_reg_reg__0[29]),
        .I1(do_abs0[29]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[29]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[30]_i_1__13 
       (.I0(sub_reg_reg__0[30]),
        .I1(do_abs0[30]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[30]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \abs_reg[31]_i_1__13 
       (.I0(sub_reg_reg__0[31]),
        .I1(do_abs0[31]),
        .O(\abs_reg[31]_i_1__13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[31]_i_3__13 
       (.I0(sub_reg_reg__0[31]),
        .O(\abs_reg[31]_i_3__13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[31]_i_4__13 
       (.I0(sub_reg_reg__0[30]),
        .O(\abs_reg[31]_i_4__13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[31]_i_5__13 
       (.I0(sub_reg_reg__0[29]),
        .O(\abs_reg[31]_i_5__13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[4]_i_1__13 
       (.I0(sub_reg_reg__0[4]),
        .I1(do_abs0[4]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[4]_i_3__13 
       (.I0(sub_reg_reg__0[0]),
        .O(\abs_reg[4]_i_3__13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[4]_i_4__13 
       (.I0(sub_reg_reg__0[4]),
        .O(\abs_reg[4]_i_4__13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[4]_i_5__13 
       (.I0(sub_reg_reg__0[3]),
        .O(\abs_reg[4]_i_5__13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[4]_i_6__13 
       (.I0(sub_reg_reg__0[2]),
        .O(\abs_reg[4]_i_6__13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[4]_i_7__13 
       (.I0(sub_reg_reg__0[1]),
        .O(\abs_reg[4]_i_7__13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[5]_i_1__13 
       (.I0(sub_reg_reg__0[5]),
        .I1(do_abs0[5]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[5]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[6]_i_1__13 
       (.I0(sub_reg_reg__0[6]),
        .I1(do_abs0[6]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[6]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[7]_i_1__13 
       (.I0(sub_reg_reg__0[7]),
        .I1(do_abs0[7]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[7]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[8]_i_1__13 
       (.I0(sub_reg_reg__0[8]),
        .I1(do_abs0[8]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[8]_i_3__13 
       (.I0(sub_reg_reg__0[8]),
        .O(\abs_reg[8]_i_3__13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[8]_i_4__13 
       (.I0(sub_reg_reg__0[7]),
        .O(\abs_reg[8]_i_4__13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[8]_i_5__13 
       (.I0(sub_reg_reg__0[6]),
        .O(\abs_reg[8]_i_5__13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[8]_i_6__13 
       (.I0(sub_reg_reg__0[5]),
        .O(\abs_reg[8]_i_6__13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[9]_i_1__13 
       (.I0(sub_reg_reg__0[9]),
        .I1(do_abs0[9]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[9]));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[10]),
        .Q(line_err[6]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[11]),
        .Q(line_err[7]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[12]),
        .Q(line_err[8]),
        .R(y_delay_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \abs_reg_reg[12]_i_2__13 
       (.CI(\abs_reg_reg[8]_i_2__13_n_0 ),
        .CO({\abs_reg_reg[12]_i_2__13_n_0 ,\NLW_abs_reg_reg[12]_i_2__13_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(do_abs0[12:9]),
        .S({\abs_reg[12]_i_3__13_n_0 ,\abs_reg[12]_i_4__13_n_0 ,\abs_reg[12]_i_5__13_n_0 ,\abs_reg[12]_i_6__13_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[13]),
        .Q(line_err[9]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[14]),
        .Q(line_err[10]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[15]),
        .Q(line_err[11]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[16]),
        .Q(line_err[12]),
        .R(y_delay_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \abs_reg_reg[16]_i_2__13 
       (.CI(\abs_reg_reg[12]_i_2__13_n_0 ),
        .CO({\abs_reg_reg[16]_i_2__13_n_0 ,\NLW_abs_reg_reg[16]_i_2__13_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(do_abs0[16:13]),
        .S({\abs_reg[16]_i_3__13_n_0 ,\abs_reg[16]_i_4__13_n_0 ,\abs_reg[16]_i_5__13_n_0 ,\abs_reg[16]_i_6__13_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[17]),
        .Q(line_err[13]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[18]),
        .Q(line_err[14]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[19]),
        .Q(line_err[15]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[20]),
        .Q(line_err[16]),
        .R(y_delay_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \abs_reg_reg[20]_i_2__13 
       (.CI(\abs_reg_reg[16]_i_2__13_n_0 ),
        .CO({\abs_reg_reg[20]_i_2__13_n_0 ,\NLW_abs_reg_reg[20]_i_2__13_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(do_abs0[20:17]),
        .S({\abs_reg[20]_i_3__13_n_0 ,\abs_reg[20]_i_4__13_n_0 ,\abs_reg[20]_i_5__13_n_0 ,\abs_reg[20]_i_6__13_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[21]),
        .Q(line_err[17]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[22]),
        .Q(line_err[18]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[23]),
        .Q(line_err[19]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[24]),
        .Q(line_err[20]),
        .R(y_delay_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \abs_reg_reg[24]_i_2__13 
       (.CI(\abs_reg_reg[20]_i_2__13_n_0 ),
        .CO({\abs_reg_reg[24]_i_2__13_n_0 ,\NLW_abs_reg_reg[24]_i_2__13_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(do_abs0[24:21]),
        .S({\abs_reg[24]_i_3__13_n_0 ,\abs_reg[24]_i_4__13_n_0 ,\abs_reg[24]_i_5__13_n_0 ,\abs_reg[24]_i_6__13_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[25]),
        .Q(line_err[21]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[26]),
        .Q(line_err[22]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[27]),
        .Q(line_err[23]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[28]),
        .Q(line_err[24]),
        .R(y_delay_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \abs_reg_reg[28]_i_2__13 
       (.CI(\abs_reg_reg[24]_i_2__13_n_0 ),
        .CO({\abs_reg_reg[28]_i_2__13_n_0 ,\NLW_abs_reg_reg[28]_i_2__13_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(do_abs0[28:25]),
        .S({\abs_reg[28]_i_3__13_n_0 ,\abs_reg[28]_i_4__13_n_0 ,\abs_reg[28]_i_5__13_n_0 ,\abs_reg[28]_i_6__13_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[29]),
        .Q(line_err[25]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[30]),
        .Q(line_err[26]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\abs_reg[31]_i_1__13_n_0 ),
        .Q(line_err[27]),
        .R(y_delay_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \abs_reg_reg[31]_i_2__13 
       (.CI(\abs_reg_reg[28]_i_2__13_n_0 ),
        .CO(\NLW_abs_reg_reg[31]_i_2__13_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_abs_reg_reg[31]_i_2__13_O_UNCONNECTED [3],do_abs0[31:29]}),
        .S({1'b0,\abs_reg[31]_i_3__13_n_0 ,\abs_reg[31]_i_4__13_n_0 ,\abs_reg[31]_i_5__13_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[4]),
        .Q(line_err[0]),
        .R(y_delay_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \abs_reg_reg[4]_i_2__13 
       (.CI(1'b0),
        .CO({\abs_reg_reg[4]_i_2__13_n_0 ,\NLW_abs_reg_reg[4]_i_2__13_CO_UNCONNECTED [2:0]}),
        .CYINIT(\abs_reg[4]_i_3__13_n_0 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({do_abs0[4],\NLW_abs_reg_reg[4]_i_2__13_O_UNCONNECTED [2:0]}),
        .S({\abs_reg[4]_i_4__13_n_0 ,\abs_reg[4]_i_5__13_n_0 ,\abs_reg[4]_i_6__13_n_0 ,\abs_reg[4]_i_7__13_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[5]),
        .Q(line_err[1]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[6]),
        .Q(line_err[2]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[7]),
        .Q(line_err[3]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[8]),
        .Q(line_err[4]),
        .R(y_delay_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \abs_reg_reg[8]_i_2__13 
       (.CI(\abs_reg_reg[4]_i_2__13_n_0 ),
        .CO({\abs_reg_reg[8]_i_2__13_n_0 ,\NLW_abs_reg_reg[8]_i_2__13_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(do_abs0[8:5]),
        .S({\abs_reg[8]_i_3__13_n_0 ,\abs_reg[8]_i_4__13_n_0 ,\abs_reg[8]_i_5__13_n_0 ,\abs_reg[8]_i_6__13_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[9]),
        .Q(line_err[5]),
        .R(y_delay_2));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    add_reg_reg
       (.A({DOB[15],DOB[15],DOB[15],DOB[15],DOB[15],DOB[15],DOB[15],DOB[15],DOB[15],DOB[15],DOB[15],DOB[15],DOB[15],DOB[15],DOB}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_add_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DOA[15],DOA[15],DOA}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_add_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({add_reg_reg_1[15],add_reg_reg_1[15],add_reg_reg_1[15],add_reg_reg_1[15],add_reg_reg_1[15],add_reg_reg_1[15],add_reg_reg_1[15],add_reg_reg_1[15],add_reg_reg_1[15],add_reg_reg_1[15],add_reg_reg_1[15],add_reg_reg_1[15],add_reg_reg_1[15],add_reg_reg_1[15],add_reg_reg_1[15],add_reg_reg_1[15],add_reg_reg_1[15],add_reg_reg_1[15],add_reg_reg_1[15],add_reg_reg_1[15],add_reg_reg_1[15],add_reg_reg_1[15],add_reg_reg_1[15],add_reg_reg_1[15],add_reg_reg_1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_add_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_add_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(m0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(add_reg_reg_0),
        .CEC(CEC),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(en_reg),
        .CEP(en_reg),
        .CLK(clk_IBUF_BUFG),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_add_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_add_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_add_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_add_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_add_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({add_reg_reg_n_106,add_reg_reg_n_107,add_reg_reg_n_108,add_reg_reg_n_109,add_reg_reg_n_110,add_reg_reg_n_111,add_reg_reg_n_112,add_reg_reg_n_113,add_reg_reg_n_114,add_reg_reg_n_115,add_reg_reg_n_116,add_reg_reg_n_117,add_reg_reg_n_118,add_reg_reg_n_119,add_reg_reg_n_120,add_reg_reg_n_121,add_reg_reg_n_122,add_reg_reg_n_123,add_reg_reg_n_124,add_reg_reg_n_125,add_reg_reg_n_126,add_reg_reg_n_127,add_reg_reg_n_128,add_reg_reg_n_129,add_reg_reg_n_130,add_reg_reg_n_131,add_reg_reg_n_132,add_reg_reg_n_133,add_reg_reg_n_134,add_reg_reg_n_135,add_reg_reg_n_136,add_reg_reg_n_137,add_reg_reg_n_138,add_reg_reg_n_139,add_reg_reg_n_140,add_reg_reg_n_141,add_reg_reg_n_142,add_reg_reg_n_143,add_reg_reg_n_144,add_reg_reg_n_145,add_reg_reg_n_146,add_reg_reg_n_147,add_reg_reg_n_148,add_reg_reg_n_149,add_reg_reg_n_150,add_reg_reg_n_151,add_reg_reg_n_152,add_reg_reg_n_153}),
        .RSTA(btnDreg),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(btnDreg),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(y_delay_2),
        .RSTP(y_delay_2),
        .UNDERFLOW(NLW_add_reg_reg_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("NONE"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    sub_reg_reg
       (.A({A[7],A[7],A[7],A[7],A[7:6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6:5],A[5],A[5],A[5],A[5],A[5],A[5],A[5],A[5],A[5:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_sub_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_sub_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_sub_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_sub_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(en_reg),
        .CLK(clk_IBUF_BUFG),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_sub_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .OVERFLOW(NLW_sub_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_sub_reg_reg_P_UNCONNECTED[47:32],sub_reg_reg__0}),
        .PATTERNBDETECT(NLW_sub_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_sub_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({add_reg_reg_n_106,add_reg_reg_n_107,add_reg_reg_n_108,add_reg_reg_n_109,add_reg_reg_n_110,add_reg_reg_n_111,add_reg_reg_n_112,add_reg_reg_n_113,add_reg_reg_n_114,add_reg_reg_n_115,add_reg_reg_n_116,add_reg_reg_n_117,add_reg_reg_n_118,add_reg_reg_n_119,add_reg_reg_n_120,add_reg_reg_n_121,add_reg_reg_n_122,add_reg_reg_n_123,add_reg_reg_n_124,add_reg_reg_n_125,add_reg_reg_n_126,add_reg_reg_n_127,add_reg_reg_n_128,add_reg_reg_n_129,add_reg_reg_n_130,add_reg_reg_n_131,add_reg_reg_n_132,add_reg_reg_n_133,add_reg_reg_n_134,add_reg_reg_n_135,add_reg_reg_n_136,add_reg_reg_n_137,add_reg_reg_n_138,add_reg_reg_n_139,add_reg_reg_n_140,add_reg_reg_n_141,add_reg_reg_n_142,add_reg_reg_n_143,add_reg_reg_n_144,add_reg_reg_n_145,add_reg_reg_n_146,add_reg_reg_n_147,add_reg_reg_n_148,add_reg_reg_n_149,add_reg_reg_n_150,add_reg_reg_n_151,add_reg_reg_n_152,add_reg_reg_n_153}),
        .PCOUT(NLW_sub_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(y_delay_2),
        .UNDERFLOW(NLW_sub_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "linecalc" *) 
module linecalc_14
   (line_err,
    m0,
    add_reg_reg_0,
    CEC,
    en_reg,
    clk_IBUF_BUFG,
    btnDreg,
    y_delay_2,
    DOB,
    add_reg_reg_1,
    sub_reg_reg_0,
    A);
  output [27:0]line_err;
  input m0;
  input add_reg_reg_0;
  input CEC;
  input en_reg;
  input clk_IBUF_BUFG;
  input btnDreg;
  input y_delay_2;
  input [15:0]DOB;
  input [15:0]add_reg_reg_1;
  input [9:0]sub_reg_reg_0;
  input [7:0]A;

  wire [7:0]A;
  wire CEC;
  wire [15:0]DOB;
  wire \abs_reg[12]_i_3__14_n_0 ;
  wire \abs_reg[12]_i_4__14_n_0 ;
  wire \abs_reg[12]_i_5__14_n_0 ;
  wire \abs_reg[12]_i_6__14_n_0 ;
  wire \abs_reg[16]_i_3__14_n_0 ;
  wire \abs_reg[16]_i_4__14_n_0 ;
  wire \abs_reg[16]_i_5__14_n_0 ;
  wire \abs_reg[16]_i_6__14_n_0 ;
  wire \abs_reg[20]_i_3__14_n_0 ;
  wire \abs_reg[20]_i_4__14_n_0 ;
  wire \abs_reg[20]_i_5__14_n_0 ;
  wire \abs_reg[20]_i_6__14_n_0 ;
  wire \abs_reg[24]_i_3__14_n_0 ;
  wire \abs_reg[24]_i_4__14_n_0 ;
  wire \abs_reg[24]_i_5__14_n_0 ;
  wire \abs_reg[24]_i_6__14_n_0 ;
  wire \abs_reg[28]_i_3__14_n_0 ;
  wire \abs_reg[28]_i_4__14_n_0 ;
  wire \abs_reg[28]_i_5__14_n_0 ;
  wire \abs_reg[28]_i_6__14_n_0 ;
  wire \abs_reg[31]_i_1__14_n_0 ;
  wire \abs_reg[31]_i_3__14_n_0 ;
  wire \abs_reg[31]_i_4__14_n_0 ;
  wire \abs_reg[31]_i_5__14_n_0 ;
  wire \abs_reg[4]_i_3__14_n_0 ;
  wire \abs_reg[4]_i_4__14_n_0 ;
  wire \abs_reg[4]_i_5__14_n_0 ;
  wire \abs_reg[4]_i_6__14_n_0 ;
  wire \abs_reg[4]_i_7__14_n_0 ;
  wire \abs_reg[8]_i_3__14_n_0 ;
  wire \abs_reg[8]_i_4__14_n_0 ;
  wire \abs_reg[8]_i_5__14_n_0 ;
  wire \abs_reg[8]_i_6__14_n_0 ;
  wire \abs_reg_reg[12]_i_2__14_n_0 ;
  wire \abs_reg_reg[16]_i_2__14_n_0 ;
  wire \abs_reg_reg[20]_i_2__14_n_0 ;
  wire \abs_reg_reg[24]_i_2__14_n_0 ;
  wire \abs_reg_reg[28]_i_2__14_n_0 ;
  wire \abs_reg_reg[4]_i_2__14_n_0 ;
  wire \abs_reg_reg[8]_i_2__14_n_0 ;
  wire add_reg_reg_0;
  wire [15:0]add_reg_reg_1;
  wire add_reg_reg_n_106;
  wire add_reg_reg_n_107;
  wire add_reg_reg_n_108;
  wire add_reg_reg_n_109;
  wire add_reg_reg_n_110;
  wire add_reg_reg_n_111;
  wire add_reg_reg_n_112;
  wire add_reg_reg_n_113;
  wire add_reg_reg_n_114;
  wire add_reg_reg_n_115;
  wire add_reg_reg_n_116;
  wire add_reg_reg_n_117;
  wire add_reg_reg_n_118;
  wire add_reg_reg_n_119;
  wire add_reg_reg_n_120;
  wire add_reg_reg_n_121;
  wire add_reg_reg_n_122;
  wire add_reg_reg_n_123;
  wire add_reg_reg_n_124;
  wire add_reg_reg_n_125;
  wire add_reg_reg_n_126;
  wire add_reg_reg_n_127;
  wire add_reg_reg_n_128;
  wire add_reg_reg_n_129;
  wire add_reg_reg_n_130;
  wire add_reg_reg_n_131;
  wire add_reg_reg_n_132;
  wire add_reg_reg_n_133;
  wire add_reg_reg_n_134;
  wire add_reg_reg_n_135;
  wire add_reg_reg_n_136;
  wire add_reg_reg_n_137;
  wire add_reg_reg_n_138;
  wire add_reg_reg_n_139;
  wire add_reg_reg_n_140;
  wire add_reg_reg_n_141;
  wire add_reg_reg_n_142;
  wire add_reg_reg_n_143;
  wire add_reg_reg_n_144;
  wire add_reg_reg_n_145;
  wire add_reg_reg_n_146;
  wire add_reg_reg_n_147;
  wire add_reg_reg_n_148;
  wire add_reg_reg_n_149;
  wire add_reg_reg_n_150;
  wire add_reg_reg_n_151;
  wire add_reg_reg_n_152;
  wire add_reg_reg_n_153;
  wire btnDreg;
  wire clk_IBUF_BUFG;
  wire [30:4]do_abs;
  wire [31:4]do_abs0;
  wire en_reg;
  wire [27:0]line_err;
  wire m0;
  wire [9:0]sub_reg_reg_0;
  wire [31:0]sub_reg_reg__0;
  wire y_delay_2;
  wire [2:0]\NLW_abs_reg_reg[12]_i_2__14_CO_UNCONNECTED ;
  wire [2:0]\NLW_abs_reg_reg[16]_i_2__14_CO_UNCONNECTED ;
  wire [2:0]\NLW_abs_reg_reg[20]_i_2__14_CO_UNCONNECTED ;
  wire [2:0]\NLW_abs_reg_reg[24]_i_2__14_CO_UNCONNECTED ;
  wire [2:0]\NLW_abs_reg_reg[28]_i_2__14_CO_UNCONNECTED ;
  wire [3:0]\NLW_abs_reg_reg[31]_i_2__14_CO_UNCONNECTED ;
  wire [3:3]\NLW_abs_reg_reg[31]_i_2__14_O_UNCONNECTED ;
  wire [2:0]\NLW_abs_reg_reg[4]_i_2__14_CO_UNCONNECTED ;
  wire [2:0]\NLW_abs_reg_reg[4]_i_2__14_O_UNCONNECTED ;
  wire [2:0]\NLW_abs_reg_reg[8]_i_2__14_CO_UNCONNECTED ;
  wire NLW_add_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_add_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_add_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_add_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_add_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_add_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_add_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_add_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_add_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_add_reg_reg_P_UNCONNECTED;
  wire NLW_sub_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_sub_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_sub_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_sub_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_sub_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_sub_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_sub_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_sub_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_sub_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_sub_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_sub_reg_reg_PCOUT_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[10]_i_1__14 
       (.I0(sub_reg_reg__0[10]),
        .I1(do_abs0[10]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[10]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[11]_i_1__14 
       (.I0(sub_reg_reg__0[11]),
        .I1(do_abs0[11]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[11]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[12]_i_1__14 
       (.I0(sub_reg_reg__0[12]),
        .I1(do_abs0[12]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[12]_i_3__14 
       (.I0(sub_reg_reg__0[12]),
        .O(\abs_reg[12]_i_3__14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[12]_i_4__14 
       (.I0(sub_reg_reg__0[11]),
        .O(\abs_reg[12]_i_4__14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[12]_i_5__14 
       (.I0(sub_reg_reg__0[10]),
        .O(\abs_reg[12]_i_5__14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[12]_i_6__14 
       (.I0(sub_reg_reg__0[9]),
        .O(\abs_reg[12]_i_6__14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[13]_i_1__14 
       (.I0(sub_reg_reg__0[13]),
        .I1(do_abs0[13]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[13]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[14]_i_1__14 
       (.I0(sub_reg_reg__0[14]),
        .I1(do_abs0[14]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[14]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[15]_i_1__14 
       (.I0(sub_reg_reg__0[15]),
        .I1(do_abs0[15]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[15]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[16]_i_1__14 
       (.I0(sub_reg_reg__0[16]),
        .I1(do_abs0[16]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[16]));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[16]_i_3__14 
       (.I0(sub_reg_reg__0[16]),
        .O(\abs_reg[16]_i_3__14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[16]_i_4__14 
       (.I0(sub_reg_reg__0[15]),
        .O(\abs_reg[16]_i_4__14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[16]_i_5__14 
       (.I0(sub_reg_reg__0[14]),
        .O(\abs_reg[16]_i_5__14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[16]_i_6__14 
       (.I0(sub_reg_reg__0[13]),
        .O(\abs_reg[16]_i_6__14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[17]_i_1__14 
       (.I0(sub_reg_reg__0[17]),
        .I1(do_abs0[17]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[17]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[18]_i_1__14 
       (.I0(sub_reg_reg__0[18]),
        .I1(do_abs0[18]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[18]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[19]_i_1__14 
       (.I0(sub_reg_reg__0[19]),
        .I1(do_abs0[19]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[19]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[20]_i_1__14 
       (.I0(sub_reg_reg__0[20]),
        .I1(do_abs0[20]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[20]));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[20]_i_3__14 
       (.I0(sub_reg_reg__0[20]),
        .O(\abs_reg[20]_i_3__14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[20]_i_4__14 
       (.I0(sub_reg_reg__0[19]),
        .O(\abs_reg[20]_i_4__14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[20]_i_5__14 
       (.I0(sub_reg_reg__0[18]),
        .O(\abs_reg[20]_i_5__14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[20]_i_6__14 
       (.I0(sub_reg_reg__0[17]),
        .O(\abs_reg[20]_i_6__14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[21]_i_1__14 
       (.I0(sub_reg_reg__0[21]),
        .I1(do_abs0[21]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[21]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[22]_i_1__14 
       (.I0(sub_reg_reg__0[22]),
        .I1(do_abs0[22]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[22]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[23]_i_1__14 
       (.I0(sub_reg_reg__0[23]),
        .I1(do_abs0[23]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[23]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[24]_i_1__14 
       (.I0(sub_reg_reg__0[24]),
        .I1(do_abs0[24]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[24]));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[24]_i_3__14 
       (.I0(sub_reg_reg__0[24]),
        .O(\abs_reg[24]_i_3__14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[24]_i_4__14 
       (.I0(sub_reg_reg__0[23]),
        .O(\abs_reg[24]_i_4__14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[24]_i_5__14 
       (.I0(sub_reg_reg__0[22]),
        .O(\abs_reg[24]_i_5__14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[24]_i_6__14 
       (.I0(sub_reg_reg__0[21]),
        .O(\abs_reg[24]_i_6__14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[25]_i_1__14 
       (.I0(sub_reg_reg__0[25]),
        .I1(do_abs0[25]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[25]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[26]_i_1__14 
       (.I0(sub_reg_reg__0[26]),
        .I1(do_abs0[26]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[26]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[27]_i_1__14 
       (.I0(sub_reg_reg__0[27]),
        .I1(do_abs0[27]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[27]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[28]_i_1__14 
       (.I0(sub_reg_reg__0[28]),
        .I1(do_abs0[28]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[28]));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[28]_i_3__14 
       (.I0(sub_reg_reg__0[28]),
        .O(\abs_reg[28]_i_3__14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[28]_i_4__14 
       (.I0(sub_reg_reg__0[27]),
        .O(\abs_reg[28]_i_4__14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[28]_i_5__14 
       (.I0(sub_reg_reg__0[26]),
        .O(\abs_reg[28]_i_5__14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[28]_i_6__14 
       (.I0(sub_reg_reg__0[25]),
        .O(\abs_reg[28]_i_6__14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[29]_i_1__14 
       (.I0(sub_reg_reg__0[29]),
        .I1(do_abs0[29]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[29]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[30]_i_1__14 
       (.I0(sub_reg_reg__0[30]),
        .I1(do_abs0[30]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[30]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \abs_reg[31]_i_1__14 
       (.I0(sub_reg_reg__0[31]),
        .I1(do_abs0[31]),
        .O(\abs_reg[31]_i_1__14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[31]_i_3__14 
       (.I0(sub_reg_reg__0[31]),
        .O(\abs_reg[31]_i_3__14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[31]_i_4__14 
       (.I0(sub_reg_reg__0[30]),
        .O(\abs_reg[31]_i_4__14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[31]_i_5__14 
       (.I0(sub_reg_reg__0[29]),
        .O(\abs_reg[31]_i_5__14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[4]_i_1__14 
       (.I0(sub_reg_reg__0[4]),
        .I1(do_abs0[4]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[4]_i_3__14 
       (.I0(sub_reg_reg__0[0]),
        .O(\abs_reg[4]_i_3__14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[4]_i_4__14 
       (.I0(sub_reg_reg__0[4]),
        .O(\abs_reg[4]_i_4__14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[4]_i_5__14 
       (.I0(sub_reg_reg__0[3]),
        .O(\abs_reg[4]_i_5__14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[4]_i_6__14 
       (.I0(sub_reg_reg__0[2]),
        .O(\abs_reg[4]_i_6__14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[4]_i_7__14 
       (.I0(sub_reg_reg__0[1]),
        .O(\abs_reg[4]_i_7__14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[5]_i_1__14 
       (.I0(sub_reg_reg__0[5]),
        .I1(do_abs0[5]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[5]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[6]_i_1__14 
       (.I0(sub_reg_reg__0[6]),
        .I1(do_abs0[6]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[6]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[7]_i_1__14 
       (.I0(sub_reg_reg__0[7]),
        .I1(do_abs0[7]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[7]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[8]_i_1__14 
       (.I0(sub_reg_reg__0[8]),
        .I1(do_abs0[8]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[8]_i_3__14 
       (.I0(sub_reg_reg__0[8]),
        .O(\abs_reg[8]_i_3__14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[8]_i_4__14 
       (.I0(sub_reg_reg__0[7]),
        .O(\abs_reg[8]_i_4__14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[8]_i_5__14 
       (.I0(sub_reg_reg__0[6]),
        .O(\abs_reg[8]_i_5__14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[8]_i_6__14 
       (.I0(sub_reg_reg__0[5]),
        .O(\abs_reg[8]_i_6__14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[9]_i_1__14 
       (.I0(sub_reg_reg__0[9]),
        .I1(do_abs0[9]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[9]));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[10]),
        .Q(line_err[6]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[11]),
        .Q(line_err[7]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[12]),
        .Q(line_err[8]),
        .R(y_delay_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \abs_reg_reg[12]_i_2__14 
       (.CI(\abs_reg_reg[8]_i_2__14_n_0 ),
        .CO({\abs_reg_reg[12]_i_2__14_n_0 ,\NLW_abs_reg_reg[12]_i_2__14_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(do_abs0[12:9]),
        .S({\abs_reg[12]_i_3__14_n_0 ,\abs_reg[12]_i_4__14_n_0 ,\abs_reg[12]_i_5__14_n_0 ,\abs_reg[12]_i_6__14_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[13]),
        .Q(line_err[9]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[14]),
        .Q(line_err[10]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[15]),
        .Q(line_err[11]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[16]),
        .Q(line_err[12]),
        .R(y_delay_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \abs_reg_reg[16]_i_2__14 
       (.CI(\abs_reg_reg[12]_i_2__14_n_0 ),
        .CO({\abs_reg_reg[16]_i_2__14_n_0 ,\NLW_abs_reg_reg[16]_i_2__14_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(do_abs0[16:13]),
        .S({\abs_reg[16]_i_3__14_n_0 ,\abs_reg[16]_i_4__14_n_0 ,\abs_reg[16]_i_5__14_n_0 ,\abs_reg[16]_i_6__14_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[17]),
        .Q(line_err[13]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[18]),
        .Q(line_err[14]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[19]),
        .Q(line_err[15]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[20]),
        .Q(line_err[16]),
        .R(y_delay_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \abs_reg_reg[20]_i_2__14 
       (.CI(\abs_reg_reg[16]_i_2__14_n_0 ),
        .CO({\abs_reg_reg[20]_i_2__14_n_0 ,\NLW_abs_reg_reg[20]_i_2__14_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(do_abs0[20:17]),
        .S({\abs_reg[20]_i_3__14_n_0 ,\abs_reg[20]_i_4__14_n_0 ,\abs_reg[20]_i_5__14_n_0 ,\abs_reg[20]_i_6__14_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[21]),
        .Q(line_err[17]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[22]),
        .Q(line_err[18]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[23]),
        .Q(line_err[19]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[24]),
        .Q(line_err[20]),
        .R(y_delay_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \abs_reg_reg[24]_i_2__14 
       (.CI(\abs_reg_reg[20]_i_2__14_n_0 ),
        .CO({\abs_reg_reg[24]_i_2__14_n_0 ,\NLW_abs_reg_reg[24]_i_2__14_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(do_abs0[24:21]),
        .S({\abs_reg[24]_i_3__14_n_0 ,\abs_reg[24]_i_4__14_n_0 ,\abs_reg[24]_i_5__14_n_0 ,\abs_reg[24]_i_6__14_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[25]),
        .Q(line_err[21]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[26]),
        .Q(line_err[22]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[27]),
        .Q(line_err[23]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[28]),
        .Q(line_err[24]),
        .R(y_delay_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \abs_reg_reg[28]_i_2__14 
       (.CI(\abs_reg_reg[24]_i_2__14_n_0 ),
        .CO({\abs_reg_reg[28]_i_2__14_n_0 ,\NLW_abs_reg_reg[28]_i_2__14_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(do_abs0[28:25]),
        .S({\abs_reg[28]_i_3__14_n_0 ,\abs_reg[28]_i_4__14_n_0 ,\abs_reg[28]_i_5__14_n_0 ,\abs_reg[28]_i_6__14_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[29]),
        .Q(line_err[25]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[30]),
        .Q(line_err[26]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\abs_reg[31]_i_1__14_n_0 ),
        .Q(line_err[27]),
        .R(y_delay_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \abs_reg_reg[31]_i_2__14 
       (.CI(\abs_reg_reg[28]_i_2__14_n_0 ),
        .CO(\NLW_abs_reg_reg[31]_i_2__14_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_abs_reg_reg[31]_i_2__14_O_UNCONNECTED [3],do_abs0[31:29]}),
        .S({1'b0,\abs_reg[31]_i_3__14_n_0 ,\abs_reg[31]_i_4__14_n_0 ,\abs_reg[31]_i_5__14_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[4]),
        .Q(line_err[0]),
        .R(y_delay_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \abs_reg_reg[4]_i_2__14 
       (.CI(1'b0),
        .CO({\abs_reg_reg[4]_i_2__14_n_0 ,\NLW_abs_reg_reg[4]_i_2__14_CO_UNCONNECTED [2:0]}),
        .CYINIT(\abs_reg[4]_i_3__14_n_0 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({do_abs0[4],\NLW_abs_reg_reg[4]_i_2__14_O_UNCONNECTED [2:0]}),
        .S({\abs_reg[4]_i_4__14_n_0 ,\abs_reg[4]_i_5__14_n_0 ,\abs_reg[4]_i_6__14_n_0 ,\abs_reg[4]_i_7__14_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[5]),
        .Q(line_err[1]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[6]),
        .Q(line_err[2]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[7]),
        .Q(line_err[3]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[8]),
        .Q(line_err[4]),
        .R(y_delay_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \abs_reg_reg[8]_i_2__14 
       (.CI(\abs_reg_reg[4]_i_2__14_n_0 ),
        .CO({\abs_reg_reg[8]_i_2__14_n_0 ,\NLW_abs_reg_reg[8]_i_2__14_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(do_abs0[8:5]),
        .S({\abs_reg[8]_i_3__14_n_0 ,\abs_reg[8]_i_4__14_n_0 ,\abs_reg[8]_i_5__14_n_0 ,\abs_reg[8]_i_6__14_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[9]),
        .Q(line_err[5]),
        .R(y_delay_2));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    add_reg_reg
       (.A({DOB[15],DOB[15],DOB[15],DOB[15],DOB[15],DOB[15],DOB[15],DOB[15],DOB[15],DOB[15],DOB[15],DOB[15],DOB[15],DOB[15],DOB}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_add_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DOB[15],DOB[15],DOB}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_add_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({add_reg_reg_1[15],add_reg_reg_1[15],add_reg_reg_1[15],add_reg_reg_1[15],add_reg_reg_1[15],add_reg_reg_1[15],add_reg_reg_1[15],add_reg_reg_1[15],add_reg_reg_1[15],add_reg_reg_1[15],add_reg_reg_1[15],add_reg_reg_1[15],add_reg_reg_1[15],add_reg_reg_1[15],add_reg_reg_1[15],add_reg_reg_1[15],add_reg_reg_1[15],add_reg_reg_1[15],add_reg_reg_1[15],add_reg_reg_1[15],add_reg_reg_1[15],add_reg_reg_1[15],add_reg_reg_1[15],add_reg_reg_1[15],add_reg_reg_1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_add_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_add_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(m0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(add_reg_reg_0),
        .CEC(CEC),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(en_reg),
        .CEP(en_reg),
        .CLK(clk_IBUF_BUFG),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_add_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_add_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_add_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_add_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_add_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({add_reg_reg_n_106,add_reg_reg_n_107,add_reg_reg_n_108,add_reg_reg_n_109,add_reg_reg_n_110,add_reg_reg_n_111,add_reg_reg_n_112,add_reg_reg_n_113,add_reg_reg_n_114,add_reg_reg_n_115,add_reg_reg_n_116,add_reg_reg_n_117,add_reg_reg_n_118,add_reg_reg_n_119,add_reg_reg_n_120,add_reg_reg_n_121,add_reg_reg_n_122,add_reg_reg_n_123,add_reg_reg_n_124,add_reg_reg_n_125,add_reg_reg_n_126,add_reg_reg_n_127,add_reg_reg_n_128,add_reg_reg_n_129,add_reg_reg_n_130,add_reg_reg_n_131,add_reg_reg_n_132,add_reg_reg_n_133,add_reg_reg_n_134,add_reg_reg_n_135,add_reg_reg_n_136,add_reg_reg_n_137,add_reg_reg_n_138,add_reg_reg_n_139,add_reg_reg_n_140,add_reg_reg_n_141,add_reg_reg_n_142,add_reg_reg_n_143,add_reg_reg_n_144,add_reg_reg_n_145,add_reg_reg_n_146,add_reg_reg_n_147,add_reg_reg_n_148,add_reg_reg_n_149,add_reg_reg_n_150,add_reg_reg_n_151,add_reg_reg_n_152,add_reg_reg_n_153}),
        .RSTA(btnDreg),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(btnDreg),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(y_delay_2),
        .RSTP(y_delay_2),
        .UNDERFLOW(NLW_add_reg_reg_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("NONE"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    sub_reg_reg
       (.A({A[7],A[7],A[7],A[7],A[7:6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6:5],A[5],A[5],A[5],A[5],A[5],A[5],A[5],A[5],A[5:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_sub_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({sub_reg_reg_0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_sub_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_sub_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_sub_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(en_reg),
        .CLK(clk_IBUF_BUFG),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_sub_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .OVERFLOW(NLW_sub_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_sub_reg_reg_P_UNCONNECTED[47:32],sub_reg_reg__0}),
        .PATTERNBDETECT(NLW_sub_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_sub_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({add_reg_reg_n_106,add_reg_reg_n_107,add_reg_reg_n_108,add_reg_reg_n_109,add_reg_reg_n_110,add_reg_reg_n_111,add_reg_reg_n_112,add_reg_reg_n_113,add_reg_reg_n_114,add_reg_reg_n_115,add_reg_reg_n_116,add_reg_reg_n_117,add_reg_reg_n_118,add_reg_reg_n_119,add_reg_reg_n_120,add_reg_reg_n_121,add_reg_reg_n_122,add_reg_reg_n_123,add_reg_reg_n_124,add_reg_reg_n_125,add_reg_reg_n_126,add_reg_reg_n_127,add_reg_reg_n_128,add_reg_reg_n_129,add_reg_reg_n_130,add_reg_reg_n_131,add_reg_reg_n_132,add_reg_reg_n_133,add_reg_reg_n_134,add_reg_reg_n_135,add_reg_reg_n_136,add_reg_reg_n_137,add_reg_reg_n_138,add_reg_reg_n_139,add_reg_reg_n_140,add_reg_reg_n_141,add_reg_reg_n_142,add_reg_reg_n_143,add_reg_reg_n_144,add_reg_reg_n_145,add_reg_reg_n_146,add_reg_reg_n_147,add_reg_reg_n_148,add_reg_reg_n_149,add_reg_reg_n_150,add_reg_reg_n_151,add_reg_reg_n_152,add_reg_reg_n_153}),
        .PCOUT(NLW_sub_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(y_delay_2),
        .UNDERFLOW(NLW_sub_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "linecalc" *) 
module linecalc_2
   (line_err,
    add_reg_reg_0,
    add_reg_reg_1,
    CEC,
    en_reg,
    clk_IBUF_BUFG,
    btnDreg,
    y_delay_2,
    DOB,
    add_reg_reg_2,
    sub_reg_reg_0,
    A);
  output [27:0]line_err;
  input add_reg_reg_0;
  input add_reg_reg_1;
  input CEC;
  input en_reg;
  input clk_IBUF_BUFG;
  input btnDreg;
  input y_delay_2;
  input [15:0]DOB;
  input [15:0]add_reg_reg_2;
  input [9:0]sub_reg_reg_0;
  input [7:0]A;

  wire [7:0]A;
  wire CEC;
  wire [15:0]DOB;
  wire \abs_reg[12]_i_3__2_n_0 ;
  wire \abs_reg[12]_i_4__2_n_0 ;
  wire \abs_reg[12]_i_5__2_n_0 ;
  wire \abs_reg[12]_i_6__2_n_0 ;
  wire \abs_reg[16]_i_3__2_n_0 ;
  wire \abs_reg[16]_i_4__2_n_0 ;
  wire \abs_reg[16]_i_5__2_n_0 ;
  wire \abs_reg[16]_i_6__2_n_0 ;
  wire \abs_reg[20]_i_3__2_n_0 ;
  wire \abs_reg[20]_i_4__2_n_0 ;
  wire \abs_reg[20]_i_5__2_n_0 ;
  wire \abs_reg[20]_i_6__2_n_0 ;
  wire \abs_reg[24]_i_3__2_n_0 ;
  wire \abs_reg[24]_i_4__2_n_0 ;
  wire \abs_reg[24]_i_5__2_n_0 ;
  wire \abs_reg[24]_i_6__2_n_0 ;
  wire \abs_reg[28]_i_3__2_n_0 ;
  wire \abs_reg[28]_i_4__2_n_0 ;
  wire \abs_reg[28]_i_5__2_n_0 ;
  wire \abs_reg[28]_i_6__2_n_0 ;
  wire \abs_reg[31]_i_1__2_n_0 ;
  wire \abs_reg[31]_i_3__2_n_0 ;
  wire \abs_reg[31]_i_4__2_n_0 ;
  wire \abs_reg[31]_i_5__2_n_0 ;
  wire \abs_reg[4]_i_3__2_n_0 ;
  wire \abs_reg[4]_i_4__2_n_0 ;
  wire \abs_reg[4]_i_5__2_n_0 ;
  wire \abs_reg[4]_i_6__2_n_0 ;
  wire \abs_reg[4]_i_7__2_n_0 ;
  wire \abs_reg[8]_i_3__2_n_0 ;
  wire \abs_reg[8]_i_4__2_n_0 ;
  wire \abs_reg[8]_i_5__2_n_0 ;
  wire \abs_reg[8]_i_6__2_n_0 ;
  wire \abs_reg_reg[12]_i_2__2_n_0 ;
  wire \abs_reg_reg[16]_i_2__2_n_0 ;
  wire \abs_reg_reg[20]_i_2__2_n_0 ;
  wire \abs_reg_reg[24]_i_2__2_n_0 ;
  wire \abs_reg_reg[28]_i_2__2_n_0 ;
  wire \abs_reg_reg[4]_i_2__2_n_0 ;
  wire \abs_reg_reg[8]_i_2__2_n_0 ;
  wire add_reg_reg_0;
  wire add_reg_reg_1;
  wire [15:0]add_reg_reg_2;
  wire add_reg_reg_n_106;
  wire add_reg_reg_n_107;
  wire add_reg_reg_n_108;
  wire add_reg_reg_n_109;
  wire add_reg_reg_n_110;
  wire add_reg_reg_n_111;
  wire add_reg_reg_n_112;
  wire add_reg_reg_n_113;
  wire add_reg_reg_n_114;
  wire add_reg_reg_n_115;
  wire add_reg_reg_n_116;
  wire add_reg_reg_n_117;
  wire add_reg_reg_n_118;
  wire add_reg_reg_n_119;
  wire add_reg_reg_n_120;
  wire add_reg_reg_n_121;
  wire add_reg_reg_n_122;
  wire add_reg_reg_n_123;
  wire add_reg_reg_n_124;
  wire add_reg_reg_n_125;
  wire add_reg_reg_n_126;
  wire add_reg_reg_n_127;
  wire add_reg_reg_n_128;
  wire add_reg_reg_n_129;
  wire add_reg_reg_n_130;
  wire add_reg_reg_n_131;
  wire add_reg_reg_n_132;
  wire add_reg_reg_n_133;
  wire add_reg_reg_n_134;
  wire add_reg_reg_n_135;
  wire add_reg_reg_n_136;
  wire add_reg_reg_n_137;
  wire add_reg_reg_n_138;
  wire add_reg_reg_n_139;
  wire add_reg_reg_n_140;
  wire add_reg_reg_n_141;
  wire add_reg_reg_n_142;
  wire add_reg_reg_n_143;
  wire add_reg_reg_n_144;
  wire add_reg_reg_n_145;
  wire add_reg_reg_n_146;
  wire add_reg_reg_n_147;
  wire add_reg_reg_n_148;
  wire add_reg_reg_n_149;
  wire add_reg_reg_n_150;
  wire add_reg_reg_n_151;
  wire add_reg_reg_n_152;
  wire add_reg_reg_n_153;
  wire btnDreg;
  wire clk_IBUF_BUFG;
  wire [30:4]do_abs;
  wire [31:4]do_abs0;
  wire en_reg;
  wire [27:0]line_err;
  wire [9:0]sub_reg_reg_0;
  wire [31:0]sub_reg_reg__0;
  wire y_delay_2;
  wire [2:0]\NLW_abs_reg_reg[12]_i_2__2_CO_UNCONNECTED ;
  wire [2:0]\NLW_abs_reg_reg[16]_i_2__2_CO_UNCONNECTED ;
  wire [2:0]\NLW_abs_reg_reg[20]_i_2__2_CO_UNCONNECTED ;
  wire [2:0]\NLW_abs_reg_reg[24]_i_2__2_CO_UNCONNECTED ;
  wire [2:0]\NLW_abs_reg_reg[28]_i_2__2_CO_UNCONNECTED ;
  wire [3:0]\NLW_abs_reg_reg[31]_i_2__2_CO_UNCONNECTED ;
  wire [3:3]\NLW_abs_reg_reg[31]_i_2__2_O_UNCONNECTED ;
  wire [2:0]\NLW_abs_reg_reg[4]_i_2__2_CO_UNCONNECTED ;
  wire [2:0]\NLW_abs_reg_reg[4]_i_2__2_O_UNCONNECTED ;
  wire [2:0]\NLW_abs_reg_reg[8]_i_2__2_CO_UNCONNECTED ;
  wire NLW_add_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_add_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_add_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_add_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_add_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_add_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_add_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_add_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_add_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_add_reg_reg_P_UNCONNECTED;
  wire NLW_sub_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_sub_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_sub_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_sub_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_sub_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_sub_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_sub_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_sub_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_sub_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_sub_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_sub_reg_reg_PCOUT_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[10]_i_1__2 
       (.I0(sub_reg_reg__0[10]),
        .I1(do_abs0[10]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[10]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[11]_i_1__2 
       (.I0(sub_reg_reg__0[11]),
        .I1(do_abs0[11]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[11]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[12]_i_1__2 
       (.I0(sub_reg_reg__0[12]),
        .I1(do_abs0[12]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[12]_i_3__2 
       (.I0(sub_reg_reg__0[12]),
        .O(\abs_reg[12]_i_3__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[12]_i_4__2 
       (.I0(sub_reg_reg__0[11]),
        .O(\abs_reg[12]_i_4__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[12]_i_5__2 
       (.I0(sub_reg_reg__0[10]),
        .O(\abs_reg[12]_i_5__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[12]_i_6__2 
       (.I0(sub_reg_reg__0[9]),
        .O(\abs_reg[12]_i_6__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[13]_i_1__2 
       (.I0(sub_reg_reg__0[13]),
        .I1(do_abs0[13]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[13]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[14]_i_1__2 
       (.I0(sub_reg_reg__0[14]),
        .I1(do_abs0[14]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[14]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[15]_i_1__2 
       (.I0(sub_reg_reg__0[15]),
        .I1(do_abs0[15]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[15]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[16]_i_1__2 
       (.I0(sub_reg_reg__0[16]),
        .I1(do_abs0[16]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[16]));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[16]_i_3__2 
       (.I0(sub_reg_reg__0[16]),
        .O(\abs_reg[16]_i_3__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[16]_i_4__2 
       (.I0(sub_reg_reg__0[15]),
        .O(\abs_reg[16]_i_4__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[16]_i_5__2 
       (.I0(sub_reg_reg__0[14]),
        .O(\abs_reg[16]_i_5__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[16]_i_6__2 
       (.I0(sub_reg_reg__0[13]),
        .O(\abs_reg[16]_i_6__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[17]_i_1__2 
       (.I0(sub_reg_reg__0[17]),
        .I1(do_abs0[17]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[17]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[18]_i_1__2 
       (.I0(sub_reg_reg__0[18]),
        .I1(do_abs0[18]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[18]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[19]_i_1__2 
       (.I0(sub_reg_reg__0[19]),
        .I1(do_abs0[19]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[19]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[20]_i_1__2 
       (.I0(sub_reg_reg__0[20]),
        .I1(do_abs0[20]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[20]));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[20]_i_3__2 
       (.I0(sub_reg_reg__0[20]),
        .O(\abs_reg[20]_i_3__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[20]_i_4__2 
       (.I0(sub_reg_reg__0[19]),
        .O(\abs_reg[20]_i_4__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[20]_i_5__2 
       (.I0(sub_reg_reg__0[18]),
        .O(\abs_reg[20]_i_5__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[20]_i_6__2 
       (.I0(sub_reg_reg__0[17]),
        .O(\abs_reg[20]_i_6__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[21]_i_1__2 
       (.I0(sub_reg_reg__0[21]),
        .I1(do_abs0[21]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[21]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[22]_i_1__2 
       (.I0(sub_reg_reg__0[22]),
        .I1(do_abs0[22]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[22]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[23]_i_1__2 
       (.I0(sub_reg_reg__0[23]),
        .I1(do_abs0[23]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[23]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[24]_i_1__2 
       (.I0(sub_reg_reg__0[24]),
        .I1(do_abs0[24]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[24]));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[24]_i_3__2 
       (.I0(sub_reg_reg__0[24]),
        .O(\abs_reg[24]_i_3__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[24]_i_4__2 
       (.I0(sub_reg_reg__0[23]),
        .O(\abs_reg[24]_i_4__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[24]_i_5__2 
       (.I0(sub_reg_reg__0[22]),
        .O(\abs_reg[24]_i_5__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[24]_i_6__2 
       (.I0(sub_reg_reg__0[21]),
        .O(\abs_reg[24]_i_6__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[25]_i_1__2 
       (.I0(sub_reg_reg__0[25]),
        .I1(do_abs0[25]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[25]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[26]_i_1__2 
       (.I0(sub_reg_reg__0[26]),
        .I1(do_abs0[26]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[26]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[27]_i_1__2 
       (.I0(sub_reg_reg__0[27]),
        .I1(do_abs0[27]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[27]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[28]_i_1__2 
       (.I0(sub_reg_reg__0[28]),
        .I1(do_abs0[28]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[28]));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[28]_i_3__2 
       (.I0(sub_reg_reg__0[28]),
        .O(\abs_reg[28]_i_3__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[28]_i_4__2 
       (.I0(sub_reg_reg__0[27]),
        .O(\abs_reg[28]_i_4__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[28]_i_5__2 
       (.I0(sub_reg_reg__0[26]),
        .O(\abs_reg[28]_i_5__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[28]_i_6__2 
       (.I0(sub_reg_reg__0[25]),
        .O(\abs_reg[28]_i_6__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[29]_i_1__2 
       (.I0(sub_reg_reg__0[29]),
        .I1(do_abs0[29]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[29]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[30]_i_1__2 
       (.I0(sub_reg_reg__0[30]),
        .I1(do_abs0[30]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[30]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \abs_reg[31]_i_1__2 
       (.I0(sub_reg_reg__0[31]),
        .I1(do_abs0[31]),
        .O(\abs_reg[31]_i_1__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[31]_i_3__2 
       (.I0(sub_reg_reg__0[31]),
        .O(\abs_reg[31]_i_3__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[31]_i_4__2 
       (.I0(sub_reg_reg__0[30]),
        .O(\abs_reg[31]_i_4__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[31]_i_5__2 
       (.I0(sub_reg_reg__0[29]),
        .O(\abs_reg[31]_i_5__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[4]_i_1__2 
       (.I0(sub_reg_reg__0[4]),
        .I1(do_abs0[4]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[4]_i_3__2 
       (.I0(sub_reg_reg__0[0]),
        .O(\abs_reg[4]_i_3__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[4]_i_4__2 
       (.I0(sub_reg_reg__0[4]),
        .O(\abs_reg[4]_i_4__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[4]_i_5__2 
       (.I0(sub_reg_reg__0[3]),
        .O(\abs_reg[4]_i_5__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[4]_i_6__2 
       (.I0(sub_reg_reg__0[2]),
        .O(\abs_reg[4]_i_6__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[4]_i_7__2 
       (.I0(sub_reg_reg__0[1]),
        .O(\abs_reg[4]_i_7__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[5]_i_1__2 
       (.I0(sub_reg_reg__0[5]),
        .I1(do_abs0[5]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[5]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[6]_i_1__2 
       (.I0(sub_reg_reg__0[6]),
        .I1(do_abs0[6]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[6]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[7]_i_1__2 
       (.I0(sub_reg_reg__0[7]),
        .I1(do_abs0[7]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[7]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[8]_i_1__2 
       (.I0(sub_reg_reg__0[8]),
        .I1(do_abs0[8]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[8]_i_3__2 
       (.I0(sub_reg_reg__0[8]),
        .O(\abs_reg[8]_i_3__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[8]_i_4__2 
       (.I0(sub_reg_reg__0[7]),
        .O(\abs_reg[8]_i_4__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[8]_i_5__2 
       (.I0(sub_reg_reg__0[6]),
        .O(\abs_reg[8]_i_5__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[8]_i_6__2 
       (.I0(sub_reg_reg__0[5]),
        .O(\abs_reg[8]_i_6__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[9]_i_1__2 
       (.I0(sub_reg_reg__0[9]),
        .I1(do_abs0[9]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[9]));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[10]),
        .Q(line_err[6]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[11]),
        .Q(line_err[7]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[12]),
        .Q(line_err[8]),
        .R(y_delay_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \abs_reg_reg[12]_i_2__2 
       (.CI(\abs_reg_reg[8]_i_2__2_n_0 ),
        .CO({\abs_reg_reg[12]_i_2__2_n_0 ,\NLW_abs_reg_reg[12]_i_2__2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(do_abs0[12:9]),
        .S({\abs_reg[12]_i_3__2_n_0 ,\abs_reg[12]_i_4__2_n_0 ,\abs_reg[12]_i_5__2_n_0 ,\abs_reg[12]_i_6__2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[13]),
        .Q(line_err[9]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[14]),
        .Q(line_err[10]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[15]),
        .Q(line_err[11]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[16]),
        .Q(line_err[12]),
        .R(y_delay_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \abs_reg_reg[16]_i_2__2 
       (.CI(\abs_reg_reg[12]_i_2__2_n_0 ),
        .CO({\abs_reg_reg[16]_i_2__2_n_0 ,\NLW_abs_reg_reg[16]_i_2__2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(do_abs0[16:13]),
        .S({\abs_reg[16]_i_3__2_n_0 ,\abs_reg[16]_i_4__2_n_0 ,\abs_reg[16]_i_5__2_n_0 ,\abs_reg[16]_i_6__2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[17]),
        .Q(line_err[13]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[18]),
        .Q(line_err[14]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[19]),
        .Q(line_err[15]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[20]),
        .Q(line_err[16]),
        .R(y_delay_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \abs_reg_reg[20]_i_2__2 
       (.CI(\abs_reg_reg[16]_i_2__2_n_0 ),
        .CO({\abs_reg_reg[20]_i_2__2_n_0 ,\NLW_abs_reg_reg[20]_i_2__2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(do_abs0[20:17]),
        .S({\abs_reg[20]_i_3__2_n_0 ,\abs_reg[20]_i_4__2_n_0 ,\abs_reg[20]_i_5__2_n_0 ,\abs_reg[20]_i_6__2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[21]),
        .Q(line_err[17]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[22]),
        .Q(line_err[18]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[23]),
        .Q(line_err[19]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[24]),
        .Q(line_err[20]),
        .R(y_delay_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \abs_reg_reg[24]_i_2__2 
       (.CI(\abs_reg_reg[20]_i_2__2_n_0 ),
        .CO({\abs_reg_reg[24]_i_2__2_n_0 ,\NLW_abs_reg_reg[24]_i_2__2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(do_abs0[24:21]),
        .S({\abs_reg[24]_i_3__2_n_0 ,\abs_reg[24]_i_4__2_n_0 ,\abs_reg[24]_i_5__2_n_0 ,\abs_reg[24]_i_6__2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[25]),
        .Q(line_err[21]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[26]),
        .Q(line_err[22]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[27]),
        .Q(line_err[23]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[28]),
        .Q(line_err[24]),
        .R(y_delay_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \abs_reg_reg[28]_i_2__2 
       (.CI(\abs_reg_reg[24]_i_2__2_n_0 ),
        .CO({\abs_reg_reg[28]_i_2__2_n_0 ,\NLW_abs_reg_reg[28]_i_2__2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(do_abs0[28:25]),
        .S({\abs_reg[28]_i_3__2_n_0 ,\abs_reg[28]_i_4__2_n_0 ,\abs_reg[28]_i_5__2_n_0 ,\abs_reg[28]_i_6__2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[29]),
        .Q(line_err[25]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[30]),
        .Q(line_err[26]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\abs_reg[31]_i_1__2_n_0 ),
        .Q(line_err[27]),
        .R(y_delay_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \abs_reg_reg[31]_i_2__2 
       (.CI(\abs_reg_reg[28]_i_2__2_n_0 ),
        .CO(\NLW_abs_reg_reg[31]_i_2__2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_abs_reg_reg[31]_i_2__2_O_UNCONNECTED [3],do_abs0[31:29]}),
        .S({1'b0,\abs_reg[31]_i_3__2_n_0 ,\abs_reg[31]_i_4__2_n_0 ,\abs_reg[31]_i_5__2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[4]),
        .Q(line_err[0]),
        .R(y_delay_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \abs_reg_reg[4]_i_2__2 
       (.CI(1'b0),
        .CO({\abs_reg_reg[4]_i_2__2_n_0 ,\NLW_abs_reg_reg[4]_i_2__2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\abs_reg[4]_i_3__2_n_0 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({do_abs0[4],\NLW_abs_reg_reg[4]_i_2__2_O_UNCONNECTED [2:0]}),
        .S({\abs_reg[4]_i_4__2_n_0 ,\abs_reg[4]_i_5__2_n_0 ,\abs_reg[4]_i_6__2_n_0 ,\abs_reg[4]_i_7__2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[5]),
        .Q(line_err[1]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[6]),
        .Q(line_err[2]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[7]),
        .Q(line_err[3]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[8]),
        .Q(line_err[4]),
        .R(y_delay_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \abs_reg_reg[8]_i_2__2 
       (.CI(\abs_reg_reg[4]_i_2__2_n_0 ),
        .CO({\abs_reg_reg[8]_i_2__2_n_0 ,\NLW_abs_reg_reg[8]_i_2__2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(do_abs0[8:5]),
        .S({\abs_reg[8]_i_3__2_n_0 ,\abs_reg[8]_i_4__2_n_0 ,\abs_reg[8]_i_5__2_n_0 ,\abs_reg[8]_i_6__2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[9]),
        .Q(line_err[5]),
        .R(y_delay_2));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    add_reg_reg
       (.A({DOB[15],DOB[15],DOB[15],DOB[15],DOB[15],DOB[15],DOB[15],DOB[15],DOB[15],DOB[15],DOB[15],DOB[15],DOB[15],DOB[15],DOB}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_add_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DOB[15],DOB[15],DOB}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_add_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_add_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_add_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(add_reg_reg_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(add_reg_reg_1),
        .CEC(CEC),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(en_reg),
        .CEP(en_reg),
        .CLK(clk_IBUF_BUFG),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_add_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_add_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_add_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_add_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_add_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({add_reg_reg_n_106,add_reg_reg_n_107,add_reg_reg_n_108,add_reg_reg_n_109,add_reg_reg_n_110,add_reg_reg_n_111,add_reg_reg_n_112,add_reg_reg_n_113,add_reg_reg_n_114,add_reg_reg_n_115,add_reg_reg_n_116,add_reg_reg_n_117,add_reg_reg_n_118,add_reg_reg_n_119,add_reg_reg_n_120,add_reg_reg_n_121,add_reg_reg_n_122,add_reg_reg_n_123,add_reg_reg_n_124,add_reg_reg_n_125,add_reg_reg_n_126,add_reg_reg_n_127,add_reg_reg_n_128,add_reg_reg_n_129,add_reg_reg_n_130,add_reg_reg_n_131,add_reg_reg_n_132,add_reg_reg_n_133,add_reg_reg_n_134,add_reg_reg_n_135,add_reg_reg_n_136,add_reg_reg_n_137,add_reg_reg_n_138,add_reg_reg_n_139,add_reg_reg_n_140,add_reg_reg_n_141,add_reg_reg_n_142,add_reg_reg_n_143,add_reg_reg_n_144,add_reg_reg_n_145,add_reg_reg_n_146,add_reg_reg_n_147,add_reg_reg_n_148,add_reg_reg_n_149,add_reg_reg_n_150,add_reg_reg_n_151,add_reg_reg_n_152,add_reg_reg_n_153}),
        .RSTA(btnDreg),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(btnDreg),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(y_delay_2),
        .RSTP(y_delay_2),
        .UNDERFLOW(NLW_add_reg_reg_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("NONE"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    sub_reg_reg
       (.A({A[7],A[7],A[7],A[7],A[7],A[7],A[7],A[7],A[7],A[7:6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6:5],A[5],A[5],A[5],A[5:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_sub_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({sub_reg_reg_0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_sub_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_sub_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_sub_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(en_reg),
        .CLK(clk_IBUF_BUFG),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_sub_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .OVERFLOW(NLW_sub_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_sub_reg_reg_P_UNCONNECTED[47:32],sub_reg_reg__0}),
        .PATTERNBDETECT(NLW_sub_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_sub_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({add_reg_reg_n_106,add_reg_reg_n_107,add_reg_reg_n_108,add_reg_reg_n_109,add_reg_reg_n_110,add_reg_reg_n_111,add_reg_reg_n_112,add_reg_reg_n_113,add_reg_reg_n_114,add_reg_reg_n_115,add_reg_reg_n_116,add_reg_reg_n_117,add_reg_reg_n_118,add_reg_reg_n_119,add_reg_reg_n_120,add_reg_reg_n_121,add_reg_reg_n_122,add_reg_reg_n_123,add_reg_reg_n_124,add_reg_reg_n_125,add_reg_reg_n_126,add_reg_reg_n_127,add_reg_reg_n_128,add_reg_reg_n_129,add_reg_reg_n_130,add_reg_reg_n_131,add_reg_reg_n_132,add_reg_reg_n_133,add_reg_reg_n_134,add_reg_reg_n_135,add_reg_reg_n_136,add_reg_reg_n_137,add_reg_reg_n_138,add_reg_reg_n_139,add_reg_reg_n_140,add_reg_reg_n_141,add_reg_reg_n_142,add_reg_reg_n_143,add_reg_reg_n_144,add_reg_reg_n_145,add_reg_reg_n_146,add_reg_reg_n_147,add_reg_reg_n_148,add_reg_reg_n_149,add_reg_reg_n_150,add_reg_reg_n_151,add_reg_reg_n_152,add_reg_reg_n_153}),
        .PCOUT(NLW_sub_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(y_delay_2),
        .UNDERFLOW(NLW_sub_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "linecalc" *) 
module linecalc_3
   (line_err,
    add_reg_reg_0,
    add_reg_reg_1,
    CEC,
    en_reg,
    clk_IBUF_BUFG,
    btnDreg,
    y_delay_2,
    DOA,
    add_reg_reg_2,
    B,
    A);
  output [27:0]line_err;
  input add_reg_reg_0;
  input add_reg_reg_1;
  input CEC;
  input en_reg;
  input clk_IBUF_BUFG;
  input btnDreg;
  input y_delay_2;
  input [15:0]DOA;
  input [15:0]add_reg_reg_2;
  input [9:0]B;
  input [7:0]A;

  wire [7:0]A;
  wire [9:0]B;
  wire CEC;
  wire [15:0]DOA;
  wire \abs_reg[12]_i_3__3_n_0 ;
  wire \abs_reg[12]_i_4__3_n_0 ;
  wire \abs_reg[12]_i_5__3_n_0 ;
  wire \abs_reg[12]_i_6__3_n_0 ;
  wire \abs_reg[16]_i_3__3_n_0 ;
  wire \abs_reg[16]_i_4__3_n_0 ;
  wire \abs_reg[16]_i_5__3_n_0 ;
  wire \abs_reg[16]_i_6__3_n_0 ;
  wire \abs_reg[20]_i_3__3_n_0 ;
  wire \abs_reg[20]_i_4__3_n_0 ;
  wire \abs_reg[20]_i_5__3_n_0 ;
  wire \abs_reg[20]_i_6__3_n_0 ;
  wire \abs_reg[24]_i_3__3_n_0 ;
  wire \abs_reg[24]_i_4__3_n_0 ;
  wire \abs_reg[24]_i_5__3_n_0 ;
  wire \abs_reg[24]_i_6__3_n_0 ;
  wire \abs_reg[28]_i_3__3_n_0 ;
  wire \abs_reg[28]_i_4__3_n_0 ;
  wire \abs_reg[28]_i_5__3_n_0 ;
  wire \abs_reg[28]_i_6__3_n_0 ;
  wire \abs_reg[31]_i_1__3_n_0 ;
  wire \abs_reg[31]_i_3__3_n_0 ;
  wire \abs_reg[31]_i_4__3_n_0 ;
  wire \abs_reg[31]_i_5__3_n_0 ;
  wire \abs_reg[4]_i_3__3_n_0 ;
  wire \abs_reg[4]_i_4__3_n_0 ;
  wire \abs_reg[4]_i_5__3_n_0 ;
  wire \abs_reg[4]_i_6__3_n_0 ;
  wire \abs_reg[4]_i_7__3_n_0 ;
  wire \abs_reg[8]_i_3__3_n_0 ;
  wire \abs_reg[8]_i_4__3_n_0 ;
  wire \abs_reg[8]_i_5__3_n_0 ;
  wire \abs_reg[8]_i_6__3_n_0 ;
  wire \abs_reg_reg[12]_i_2__3_n_0 ;
  wire \abs_reg_reg[16]_i_2__3_n_0 ;
  wire \abs_reg_reg[20]_i_2__3_n_0 ;
  wire \abs_reg_reg[24]_i_2__3_n_0 ;
  wire \abs_reg_reg[28]_i_2__3_n_0 ;
  wire \abs_reg_reg[4]_i_2__3_n_0 ;
  wire \abs_reg_reg[8]_i_2__3_n_0 ;
  wire add_reg_reg_0;
  wire add_reg_reg_1;
  wire [15:0]add_reg_reg_2;
  wire add_reg_reg_n_106;
  wire add_reg_reg_n_107;
  wire add_reg_reg_n_108;
  wire add_reg_reg_n_109;
  wire add_reg_reg_n_110;
  wire add_reg_reg_n_111;
  wire add_reg_reg_n_112;
  wire add_reg_reg_n_113;
  wire add_reg_reg_n_114;
  wire add_reg_reg_n_115;
  wire add_reg_reg_n_116;
  wire add_reg_reg_n_117;
  wire add_reg_reg_n_118;
  wire add_reg_reg_n_119;
  wire add_reg_reg_n_120;
  wire add_reg_reg_n_121;
  wire add_reg_reg_n_122;
  wire add_reg_reg_n_123;
  wire add_reg_reg_n_124;
  wire add_reg_reg_n_125;
  wire add_reg_reg_n_126;
  wire add_reg_reg_n_127;
  wire add_reg_reg_n_128;
  wire add_reg_reg_n_129;
  wire add_reg_reg_n_130;
  wire add_reg_reg_n_131;
  wire add_reg_reg_n_132;
  wire add_reg_reg_n_133;
  wire add_reg_reg_n_134;
  wire add_reg_reg_n_135;
  wire add_reg_reg_n_136;
  wire add_reg_reg_n_137;
  wire add_reg_reg_n_138;
  wire add_reg_reg_n_139;
  wire add_reg_reg_n_140;
  wire add_reg_reg_n_141;
  wire add_reg_reg_n_142;
  wire add_reg_reg_n_143;
  wire add_reg_reg_n_144;
  wire add_reg_reg_n_145;
  wire add_reg_reg_n_146;
  wire add_reg_reg_n_147;
  wire add_reg_reg_n_148;
  wire add_reg_reg_n_149;
  wire add_reg_reg_n_150;
  wire add_reg_reg_n_151;
  wire add_reg_reg_n_152;
  wire add_reg_reg_n_153;
  wire btnDreg;
  wire clk_IBUF_BUFG;
  wire [30:4]do_abs;
  wire [31:4]do_abs0;
  wire en_reg;
  wire [27:0]line_err;
  wire [31:0]sub_reg_reg__0;
  wire y_delay_2;
  wire [2:0]\NLW_abs_reg_reg[12]_i_2__3_CO_UNCONNECTED ;
  wire [2:0]\NLW_abs_reg_reg[16]_i_2__3_CO_UNCONNECTED ;
  wire [2:0]\NLW_abs_reg_reg[20]_i_2__3_CO_UNCONNECTED ;
  wire [2:0]\NLW_abs_reg_reg[24]_i_2__3_CO_UNCONNECTED ;
  wire [2:0]\NLW_abs_reg_reg[28]_i_2__3_CO_UNCONNECTED ;
  wire [3:0]\NLW_abs_reg_reg[31]_i_2__3_CO_UNCONNECTED ;
  wire [3:3]\NLW_abs_reg_reg[31]_i_2__3_O_UNCONNECTED ;
  wire [2:0]\NLW_abs_reg_reg[4]_i_2__3_CO_UNCONNECTED ;
  wire [2:0]\NLW_abs_reg_reg[4]_i_2__3_O_UNCONNECTED ;
  wire [2:0]\NLW_abs_reg_reg[8]_i_2__3_CO_UNCONNECTED ;
  wire NLW_add_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_add_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_add_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_add_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_add_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_add_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_add_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_add_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_add_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_add_reg_reg_P_UNCONNECTED;
  wire NLW_sub_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_sub_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_sub_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_sub_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_sub_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_sub_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_sub_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_sub_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_sub_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_sub_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_sub_reg_reg_PCOUT_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[10]_i_1__3 
       (.I0(sub_reg_reg__0[10]),
        .I1(do_abs0[10]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[10]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[11]_i_1__3 
       (.I0(sub_reg_reg__0[11]),
        .I1(do_abs0[11]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[11]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[12]_i_1__3 
       (.I0(sub_reg_reg__0[12]),
        .I1(do_abs0[12]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[12]_i_3__3 
       (.I0(sub_reg_reg__0[12]),
        .O(\abs_reg[12]_i_3__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[12]_i_4__3 
       (.I0(sub_reg_reg__0[11]),
        .O(\abs_reg[12]_i_4__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[12]_i_5__3 
       (.I0(sub_reg_reg__0[10]),
        .O(\abs_reg[12]_i_5__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[12]_i_6__3 
       (.I0(sub_reg_reg__0[9]),
        .O(\abs_reg[12]_i_6__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[13]_i_1__3 
       (.I0(sub_reg_reg__0[13]),
        .I1(do_abs0[13]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[13]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[14]_i_1__3 
       (.I0(sub_reg_reg__0[14]),
        .I1(do_abs0[14]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[14]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[15]_i_1__3 
       (.I0(sub_reg_reg__0[15]),
        .I1(do_abs0[15]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[15]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[16]_i_1__3 
       (.I0(sub_reg_reg__0[16]),
        .I1(do_abs0[16]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[16]));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[16]_i_3__3 
       (.I0(sub_reg_reg__0[16]),
        .O(\abs_reg[16]_i_3__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[16]_i_4__3 
       (.I0(sub_reg_reg__0[15]),
        .O(\abs_reg[16]_i_4__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[16]_i_5__3 
       (.I0(sub_reg_reg__0[14]),
        .O(\abs_reg[16]_i_5__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[16]_i_6__3 
       (.I0(sub_reg_reg__0[13]),
        .O(\abs_reg[16]_i_6__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[17]_i_1__3 
       (.I0(sub_reg_reg__0[17]),
        .I1(do_abs0[17]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[17]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[18]_i_1__3 
       (.I0(sub_reg_reg__0[18]),
        .I1(do_abs0[18]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[18]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[19]_i_1__3 
       (.I0(sub_reg_reg__0[19]),
        .I1(do_abs0[19]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[19]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[20]_i_1__3 
       (.I0(sub_reg_reg__0[20]),
        .I1(do_abs0[20]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[20]));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[20]_i_3__3 
       (.I0(sub_reg_reg__0[20]),
        .O(\abs_reg[20]_i_3__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[20]_i_4__3 
       (.I0(sub_reg_reg__0[19]),
        .O(\abs_reg[20]_i_4__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[20]_i_5__3 
       (.I0(sub_reg_reg__0[18]),
        .O(\abs_reg[20]_i_5__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[20]_i_6__3 
       (.I0(sub_reg_reg__0[17]),
        .O(\abs_reg[20]_i_6__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[21]_i_1__3 
       (.I0(sub_reg_reg__0[21]),
        .I1(do_abs0[21]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[21]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[22]_i_1__3 
       (.I0(sub_reg_reg__0[22]),
        .I1(do_abs0[22]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[22]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[23]_i_1__3 
       (.I0(sub_reg_reg__0[23]),
        .I1(do_abs0[23]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[23]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[24]_i_1__3 
       (.I0(sub_reg_reg__0[24]),
        .I1(do_abs0[24]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[24]));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[24]_i_3__3 
       (.I0(sub_reg_reg__0[24]),
        .O(\abs_reg[24]_i_3__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[24]_i_4__3 
       (.I0(sub_reg_reg__0[23]),
        .O(\abs_reg[24]_i_4__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[24]_i_5__3 
       (.I0(sub_reg_reg__0[22]),
        .O(\abs_reg[24]_i_5__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[24]_i_6__3 
       (.I0(sub_reg_reg__0[21]),
        .O(\abs_reg[24]_i_6__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[25]_i_1__3 
       (.I0(sub_reg_reg__0[25]),
        .I1(do_abs0[25]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[25]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[26]_i_1__3 
       (.I0(sub_reg_reg__0[26]),
        .I1(do_abs0[26]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[26]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[27]_i_1__3 
       (.I0(sub_reg_reg__0[27]),
        .I1(do_abs0[27]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[27]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[28]_i_1__3 
       (.I0(sub_reg_reg__0[28]),
        .I1(do_abs0[28]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[28]));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[28]_i_3__3 
       (.I0(sub_reg_reg__0[28]),
        .O(\abs_reg[28]_i_3__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[28]_i_4__3 
       (.I0(sub_reg_reg__0[27]),
        .O(\abs_reg[28]_i_4__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[28]_i_5__3 
       (.I0(sub_reg_reg__0[26]),
        .O(\abs_reg[28]_i_5__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[28]_i_6__3 
       (.I0(sub_reg_reg__0[25]),
        .O(\abs_reg[28]_i_6__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[29]_i_1__3 
       (.I0(sub_reg_reg__0[29]),
        .I1(do_abs0[29]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[29]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[30]_i_1__3 
       (.I0(sub_reg_reg__0[30]),
        .I1(do_abs0[30]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[30]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \abs_reg[31]_i_1__3 
       (.I0(sub_reg_reg__0[31]),
        .I1(do_abs0[31]),
        .O(\abs_reg[31]_i_1__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[31]_i_3__3 
       (.I0(sub_reg_reg__0[31]),
        .O(\abs_reg[31]_i_3__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[31]_i_4__3 
       (.I0(sub_reg_reg__0[30]),
        .O(\abs_reg[31]_i_4__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[31]_i_5__3 
       (.I0(sub_reg_reg__0[29]),
        .O(\abs_reg[31]_i_5__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[4]_i_1__3 
       (.I0(sub_reg_reg__0[4]),
        .I1(do_abs0[4]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[4]_i_3__3 
       (.I0(sub_reg_reg__0[0]),
        .O(\abs_reg[4]_i_3__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[4]_i_4__3 
       (.I0(sub_reg_reg__0[4]),
        .O(\abs_reg[4]_i_4__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[4]_i_5__3 
       (.I0(sub_reg_reg__0[3]),
        .O(\abs_reg[4]_i_5__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[4]_i_6__3 
       (.I0(sub_reg_reg__0[2]),
        .O(\abs_reg[4]_i_6__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[4]_i_7__3 
       (.I0(sub_reg_reg__0[1]),
        .O(\abs_reg[4]_i_7__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[5]_i_1__3 
       (.I0(sub_reg_reg__0[5]),
        .I1(do_abs0[5]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[5]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[6]_i_1__3 
       (.I0(sub_reg_reg__0[6]),
        .I1(do_abs0[6]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[6]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[7]_i_1__3 
       (.I0(sub_reg_reg__0[7]),
        .I1(do_abs0[7]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[7]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[8]_i_1__3 
       (.I0(sub_reg_reg__0[8]),
        .I1(do_abs0[8]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[8]_i_3__3 
       (.I0(sub_reg_reg__0[8]),
        .O(\abs_reg[8]_i_3__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[8]_i_4__3 
       (.I0(sub_reg_reg__0[7]),
        .O(\abs_reg[8]_i_4__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[8]_i_5__3 
       (.I0(sub_reg_reg__0[6]),
        .O(\abs_reg[8]_i_5__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[8]_i_6__3 
       (.I0(sub_reg_reg__0[5]),
        .O(\abs_reg[8]_i_6__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[9]_i_1__3 
       (.I0(sub_reg_reg__0[9]),
        .I1(do_abs0[9]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[9]));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[10]),
        .Q(line_err[6]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[11]),
        .Q(line_err[7]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[12]),
        .Q(line_err[8]),
        .R(y_delay_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \abs_reg_reg[12]_i_2__3 
       (.CI(\abs_reg_reg[8]_i_2__3_n_0 ),
        .CO({\abs_reg_reg[12]_i_2__3_n_0 ,\NLW_abs_reg_reg[12]_i_2__3_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(do_abs0[12:9]),
        .S({\abs_reg[12]_i_3__3_n_0 ,\abs_reg[12]_i_4__3_n_0 ,\abs_reg[12]_i_5__3_n_0 ,\abs_reg[12]_i_6__3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[13]),
        .Q(line_err[9]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[14]),
        .Q(line_err[10]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[15]),
        .Q(line_err[11]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[16]),
        .Q(line_err[12]),
        .R(y_delay_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \abs_reg_reg[16]_i_2__3 
       (.CI(\abs_reg_reg[12]_i_2__3_n_0 ),
        .CO({\abs_reg_reg[16]_i_2__3_n_0 ,\NLW_abs_reg_reg[16]_i_2__3_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(do_abs0[16:13]),
        .S({\abs_reg[16]_i_3__3_n_0 ,\abs_reg[16]_i_4__3_n_0 ,\abs_reg[16]_i_5__3_n_0 ,\abs_reg[16]_i_6__3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[17]),
        .Q(line_err[13]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[18]),
        .Q(line_err[14]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[19]),
        .Q(line_err[15]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[20]),
        .Q(line_err[16]),
        .R(y_delay_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \abs_reg_reg[20]_i_2__3 
       (.CI(\abs_reg_reg[16]_i_2__3_n_0 ),
        .CO({\abs_reg_reg[20]_i_2__3_n_0 ,\NLW_abs_reg_reg[20]_i_2__3_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(do_abs0[20:17]),
        .S({\abs_reg[20]_i_3__3_n_0 ,\abs_reg[20]_i_4__3_n_0 ,\abs_reg[20]_i_5__3_n_0 ,\abs_reg[20]_i_6__3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[21]),
        .Q(line_err[17]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[22]),
        .Q(line_err[18]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[23]),
        .Q(line_err[19]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[24]),
        .Q(line_err[20]),
        .R(y_delay_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \abs_reg_reg[24]_i_2__3 
       (.CI(\abs_reg_reg[20]_i_2__3_n_0 ),
        .CO({\abs_reg_reg[24]_i_2__3_n_0 ,\NLW_abs_reg_reg[24]_i_2__3_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(do_abs0[24:21]),
        .S({\abs_reg[24]_i_3__3_n_0 ,\abs_reg[24]_i_4__3_n_0 ,\abs_reg[24]_i_5__3_n_0 ,\abs_reg[24]_i_6__3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[25]),
        .Q(line_err[21]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[26]),
        .Q(line_err[22]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[27]),
        .Q(line_err[23]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[28]),
        .Q(line_err[24]),
        .R(y_delay_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \abs_reg_reg[28]_i_2__3 
       (.CI(\abs_reg_reg[24]_i_2__3_n_0 ),
        .CO({\abs_reg_reg[28]_i_2__3_n_0 ,\NLW_abs_reg_reg[28]_i_2__3_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(do_abs0[28:25]),
        .S({\abs_reg[28]_i_3__3_n_0 ,\abs_reg[28]_i_4__3_n_0 ,\abs_reg[28]_i_5__3_n_0 ,\abs_reg[28]_i_6__3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[29]),
        .Q(line_err[25]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[30]),
        .Q(line_err[26]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\abs_reg[31]_i_1__3_n_0 ),
        .Q(line_err[27]),
        .R(y_delay_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \abs_reg_reg[31]_i_2__3 
       (.CI(\abs_reg_reg[28]_i_2__3_n_0 ),
        .CO(\NLW_abs_reg_reg[31]_i_2__3_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_abs_reg_reg[31]_i_2__3_O_UNCONNECTED [3],do_abs0[31:29]}),
        .S({1'b0,\abs_reg[31]_i_3__3_n_0 ,\abs_reg[31]_i_4__3_n_0 ,\abs_reg[31]_i_5__3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[4]),
        .Q(line_err[0]),
        .R(y_delay_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \abs_reg_reg[4]_i_2__3 
       (.CI(1'b0),
        .CO({\abs_reg_reg[4]_i_2__3_n_0 ,\NLW_abs_reg_reg[4]_i_2__3_CO_UNCONNECTED [2:0]}),
        .CYINIT(\abs_reg[4]_i_3__3_n_0 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({do_abs0[4],\NLW_abs_reg_reg[4]_i_2__3_O_UNCONNECTED [2:0]}),
        .S({\abs_reg[4]_i_4__3_n_0 ,\abs_reg[4]_i_5__3_n_0 ,\abs_reg[4]_i_6__3_n_0 ,\abs_reg[4]_i_7__3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[5]),
        .Q(line_err[1]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[6]),
        .Q(line_err[2]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[7]),
        .Q(line_err[3]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[8]),
        .Q(line_err[4]),
        .R(y_delay_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \abs_reg_reg[8]_i_2__3 
       (.CI(\abs_reg_reg[4]_i_2__3_n_0 ),
        .CO({\abs_reg_reg[8]_i_2__3_n_0 ,\NLW_abs_reg_reg[8]_i_2__3_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(do_abs0[8:5]),
        .S({\abs_reg[8]_i_3__3_n_0 ,\abs_reg[8]_i_4__3_n_0 ,\abs_reg[8]_i_5__3_n_0 ,\abs_reg[8]_i_6__3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[9]),
        .Q(line_err[5]),
        .R(y_delay_2));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    add_reg_reg
       (.A({DOA[15],DOA[15],DOA[15],DOA[15],DOA[15],DOA[15],DOA[15],DOA[15],DOA[15],DOA[15],DOA[15],DOA[15],DOA[15],DOA[15],DOA}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_add_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DOA[15],DOA[15],DOA}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_add_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_add_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_add_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(add_reg_reg_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(add_reg_reg_1),
        .CEC(CEC),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(en_reg),
        .CEP(en_reg),
        .CLK(clk_IBUF_BUFG),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_add_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_add_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_add_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_add_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_add_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({add_reg_reg_n_106,add_reg_reg_n_107,add_reg_reg_n_108,add_reg_reg_n_109,add_reg_reg_n_110,add_reg_reg_n_111,add_reg_reg_n_112,add_reg_reg_n_113,add_reg_reg_n_114,add_reg_reg_n_115,add_reg_reg_n_116,add_reg_reg_n_117,add_reg_reg_n_118,add_reg_reg_n_119,add_reg_reg_n_120,add_reg_reg_n_121,add_reg_reg_n_122,add_reg_reg_n_123,add_reg_reg_n_124,add_reg_reg_n_125,add_reg_reg_n_126,add_reg_reg_n_127,add_reg_reg_n_128,add_reg_reg_n_129,add_reg_reg_n_130,add_reg_reg_n_131,add_reg_reg_n_132,add_reg_reg_n_133,add_reg_reg_n_134,add_reg_reg_n_135,add_reg_reg_n_136,add_reg_reg_n_137,add_reg_reg_n_138,add_reg_reg_n_139,add_reg_reg_n_140,add_reg_reg_n_141,add_reg_reg_n_142,add_reg_reg_n_143,add_reg_reg_n_144,add_reg_reg_n_145,add_reg_reg_n_146,add_reg_reg_n_147,add_reg_reg_n_148,add_reg_reg_n_149,add_reg_reg_n_150,add_reg_reg_n_151,add_reg_reg_n_152,add_reg_reg_n_153}),
        .RSTA(btnDreg),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(btnDreg),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(y_delay_2),
        .RSTP(y_delay_2),
        .UNDERFLOW(NLW_add_reg_reg_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("NONE"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    sub_reg_reg
       (.A({A[7],A[7],A[7],A[7],A[7],A[7],A[7],A[7],A[7],A[7:6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6:5],A[5],A[5],A[5],A[5:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_sub_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_sub_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_sub_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_sub_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(en_reg),
        .CLK(clk_IBUF_BUFG),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_sub_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .OVERFLOW(NLW_sub_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_sub_reg_reg_P_UNCONNECTED[47:32],sub_reg_reg__0}),
        .PATTERNBDETECT(NLW_sub_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_sub_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({add_reg_reg_n_106,add_reg_reg_n_107,add_reg_reg_n_108,add_reg_reg_n_109,add_reg_reg_n_110,add_reg_reg_n_111,add_reg_reg_n_112,add_reg_reg_n_113,add_reg_reg_n_114,add_reg_reg_n_115,add_reg_reg_n_116,add_reg_reg_n_117,add_reg_reg_n_118,add_reg_reg_n_119,add_reg_reg_n_120,add_reg_reg_n_121,add_reg_reg_n_122,add_reg_reg_n_123,add_reg_reg_n_124,add_reg_reg_n_125,add_reg_reg_n_126,add_reg_reg_n_127,add_reg_reg_n_128,add_reg_reg_n_129,add_reg_reg_n_130,add_reg_reg_n_131,add_reg_reg_n_132,add_reg_reg_n_133,add_reg_reg_n_134,add_reg_reg_n_135,add_reg_reg_n_136,add_reg_reg_n_137,add_reg_reg_n_138,add_reg_reg_n_139,add_reg_reg_n_140,add_reg_reg_n_141,add_reg_reg_n_142,add_reg_reg_n_143,add_reg_reg_n_144,add_reg_reg_n_145,add_reg_reg_n_146,add_reg_reg_n_147,add_reg_reg_n_148,add_reg_reg_n_149,add_reg_reg_n_150,add_reg_reg_n_151,add_reg_reg_n_152,add_reg_reg_n_153}),
        .PCOUT(NLW_sub_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(y_delay_2),
        .UNDERFLOW(NLW_sub_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "linecalc" *) 
module linecalc_4
   (line_err,
    add_reg_reg_0,
    add_reg_reg_1,
    CEC,
    en_reg,
    clk_IBUF_BUFG,
    btnDreg,
    y_delay_2,
    DOB,
    DOA,
    add_reg_reg_2,
    sub_reg_reg_0,
    A);
  output [27:0]line_err;
  input add_reg_reg_0;
  input add_reg_reg_1;
  input CEC;
  input en_reg;
  input clk_IBUF_BUFG;
  input btnDreg;
  input y_delay_2;
  input [15:0]DOB;
  input [15:0]DOA;
  input [15:0]add_reg_reg_2;
  input [9:0]sub_reg_reg_0;
  input [7:0]A;

  wire [7:0]A;
  wire CEC;
  wire [15:0]DOA;
  wire [15:0]DOB;
  wire \abs_reg[12]_i_3__4_n_0 ;
  wire \abs_reg[12]_i_4__4_n_0 ;
  wire \abs_reg[12]_i_5__4_n_0 ;
  wire \abs_reg[12]_i_6__4_n_0 ;
  wire \abs_reg[16]_i_3__4_n_0 ;
  wire \abs_reg[16]_i_4__4_n_0 ;
  wire \abs_reg[16]_i_5__4_n_0 ;
  wire \abs_reg[16]_i_6__4_n_0 ;
  wire \abs_reg[20]_i_3__4_n_0 ;
  wire \abs_reg[20]_i_4__4_n_0 ;
  wire \abs_reg[20]_i_5__4_n_0 ;
  wire \abs_reg[20]_i_6__4_n_0 ;
  wire \abs_reg[24]_i_3__4_n_0 ;
  wire \abs_reg[24]_i_4__4_n_0 ;
  wire \abs_reg[24]_i_5__4_n_0 ;
  wire \abs_reg[24]_i_6__4_n_0 ;
  wire \abs_reg[28]_i_3__4_n_0 ;
  wire \abs_reg[28]_i_4__4_n_0 ;
  wire \abs_reg[28]_i_5__4_n_0 ;
  wire \abs_reg[28]_i_6__4_n_0 ;
  wire \abs_reg[31]_i_1__4_n_0 ;
  wire \abs_reg[31]_i_3__4_n_0 ;
  wire \abs_reg[31]_i_4__4_n_0 ;
  wire \abs_reg[31]_i_5__4_n_0 ;
  wire \abs_reg[4]_i_3__4_n_0 ;
  wire \abs_reg[4]_i_4__4_n_0 ;
  wire \abs_reg[4]_i_5__4_n_0 ;
  wire \abs_reg[4]_i_6__4_n_0 ;
  wire \abs_reg[4]_i_7__4_n_0 ;
  wire \abs_reg[8]_i_3__4_n_0 ;
  wire \abs_reg[8]_i_4__4_n_0 ;
  wire \abs_reg[8]_i_5__4_n_0 ;
  wire \abs_reg[8]_i_6__4_n_0 ;
  wire \abs_reg_reg[12]_i_2__4_n_0 ;
  wire \abs_reg_reg[16]_i_2__4_n_0 ;
  wire \abs_reg_reg[20]_i_2__4_n_0 ;
  wire \abs_reg_reg[24]_i_2__4_n_0 ;
  wire \abs_reg_reg[28]_i_2__4_n_0 ;
  wire \abs_reg_reg[4]_i_2__4_n_0 ;
  wire \abs_reg_reg[8]_i_2__4_n_0 ;
  wire add_reg_reg_0;
  wire add_reg_reg_1;
  wire [15:0]add_reg_reg_2;
  wire add_reg_reg_n_106;
  wire add_reg_reg_n_107;
  wire add_reg_reg_n_108;
  wire add_reg_reg_n_109;
  wire add_reg_reg_n_110;
  wire add_reg_reg_n_111;
  wire add_reg_reg_n_112;
  wire add_reg_reg_n_113;
  wire add_reg_reg_n_114;
  wire add_reg_reg_n_115;
  wire add_reg_reg_n_116;
  wire add_reg_reg_n_117;
  wire add_reg_reg_n_118;
  wire add_reg_reg_n_119;
  wire add_reg_reg_n_120;
  wire add_reg_reg_n_121;
  wire add_reg_reg_n_122;
  wire add_reg_reg_n_123;
  wire add_reg_reg_n_124;
  wire add_reg_reg_n_125;
  wire add_reg_reg_n_126;
  wire add_reg_reg_n_127;
  wire add_reg_reg_n_128;
  wire add_reg_reg_n_129;
  wire add_reg_reg_n_130;
  wire add_reg_reg_n_131;
  wire add_reg_reg_n_132;
  wire add_reg_reg_n_133;
  wire add_reg_reg_n_134;
  wire add_reg_reg_n_135;
  wire add_reg_reg_n_136;
  wire add_reg_reg_n_137;
  wire add_reg_reg_n_138;
  wire add_reg_reg_n_139;
  wire add_reg_reg_n_140;
  wire add_reg_reg_n_141;
  wire add_reg_reg_n_142;
  wire add_reg_reg_n_143;
  wire add_reg_reg_n_144;
  wire add_reg_reg_n_145;
  wire add_reg_reg_n_146;
  wire add_reg_reg_n_147;
  wire add_reg_reg_n_148;
  wire add_reg_reg_n_149;
  wire add_reg_reg_n_150;
  wire add_reg_reg_n_151;
  wire add_reg_reg_n_152;
  wire add_reg_reg_n_153;
  wire btnDreg;
  wire clk_IBUF_BUFG;
  wire [30:4]do_abs;
  wire [31:4]do_abs0;
  wire en_reg;
  wire [27:0]line_err;
  wire [9:0]sub_reg_reg_0;
  wire [31:0]sub_reg_reg__0;
  wire y_delay_2;
  wire [2:0]\NLW_abs_reg_reg[12]_i_2__4_CO_UNCONNECTED ;
  wire [2:0]\NLW_abs_reg_reg[16]_i_2__4_CO_UNCONNECTED ;
  wire [2:0]\NLW_abs_reg_reg[20]_i_2__4_CO_UNCONNECTED ;
  wire [2:0]\NLW_abs_reg_reg[24]_i_2__4_CO_UNCONNECTED ;
  wire [2:0]\NLW_abs_reg_reg[28]_i_2__4_CO_UNCONNECTED ;
  wire [3:0]\NLW_abs_reg_reg[31]_i_2__4_CO_UNCONNECTED ;
  wire [3:3]\NLW_abs_reg_reg[31]_i_2__4_O_UNCONNECTED ;
  wire [2:0]\NLW_abs_reg_reg[4]_i_2__4_CO_UNCONNECTED ;
  wire [2:0]\NLW_abs_reg_reg[4]_i_2__4_O_UNCONNECTED ;
  wire [2:0]\NLW_abs_reg_reg[8]_i_2__4_CO_UNCONNECTED ;
  wire NLW_add_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_add_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_add_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_add_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_add_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_add_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_add_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_add_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_add_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_add_reg_reg_P_UNCONNECTED;
  wire NLW_sub_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_sub_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_sub_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_sub_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_sub_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_sub_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_sub_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_sub_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_sub_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_sub_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_sub_reg_reg_PCOUT_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[10]_i_1__4 
       (.I0(sub_reg_reg__0[10]),
        .I1(do_abs0[10]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[10]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[11]_i_1__4 
       (.I0(sub_reg_reg__0[11]),
        .I1(do_abs0[11]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[11]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[12]_i_1__4 
       (.I0(sub_reg_reg__0[12]),
        .I1(do_abs0[12]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[12]_i_3__4 
       (.I0(sub_reg_reg__0[12]),
        .O(\abs_reg[12]_i_3__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[12]_i_4__4 
       (.I0(sub_reg_reg__0[11]),
        .O(\abs_reg[12]_i_4__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[12]_i_5__4 
       (.I0(sub_reg_reg__0[10]),
        .O(\abs_reg[12]_i_5__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[12]_i_6__4 
       (.I0(sub_reg_reg__0[9]),
        .O(\abs_reg[12]_i_6__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[13]_i_1__4 
       (.I0(sub_reg_reg__0[13]),
        .I1(do_abs0[13]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[13]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[14]_i_1__4 
       (.I0(sub_reg_reg__0[14]),
        .I1(do_abs0[14]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[14]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[15]_i_1__4 
       (.I0(sub_reg_reg__0[15]),
        .I1(do_abs0[15]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[15]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[16]_i_1__4 
       (.I0(sub_reg_reg__0[16]),
        .I1(do_abs0[16]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[16]));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[16]_i_3__4 
       (.I0(sub_reg_reg__0[16]),
        .O(\abs_reg[16]_i_3__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[16]_i_4__4 
       (.I0(sub_reg_reg__0[15]),
        .O(\abs_reg[16]_i_4__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[16]_i_5__4 
       (.I0(sub_reg_reg__0[14]),
        .O(\abs_reg[16]_i_5__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[16]_i_6__4 
       (.I0(sub_reg_reg__0[13]),
        .O(\abs_reg[16]_i_6__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[17]_i_1__4 
       (.I0(sub_reg_reg__0[17]),
        .I1(do_abs0[17]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[17]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[18]_i_1__4 
       (.I0(sub_reg_reg__0[18]),
        .I1(do_abs0[18]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[18]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[19]_i_1__4 
       (.I0(sub_reg_reg__0[19]),
        .I1(do_abs0[19]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[19]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[20]_i_1__4 
       (.I0(sub_reg_reg__0[20]),
        .I1(do_abs0[20]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[20]));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[20]_i_3__4 
       (.I0(sub_reg_reg__0[20]),
        .O(\abs_reg[20]_i_3__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[20]_i_4__4 
       (.I0(sub_reg_reg__0[19]),
        .O(\abs_reg[20]_i_4__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[20]_i_5__4 
       (.I0(sub_reg_reg__0[18]),
        .O(\abs_reg[20]_i_5__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[20]_i_6__4 
       (.I0(sub_reg_reg__0[17]),
        .O(\abs_reg[20]_i_6__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[21]_i_1__4 
       (.I0(sub_reg_reg__0[21]),
        .I1(do_abs0[21]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[21]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[22]_i_1__4 
       (.I0(sub_reg_reg__0[22]),
        .I1(do_abs0[22]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[22]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[23]_i_1__4 
       (.I0(sub_reg_reg__0[23]),
        .I1(do_abs0[23]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[23]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[24]_i_1__4 
       (.I0(sub_reg_reg__0[24]),
        .I1(do_abs0[24]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[24]));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[24]_i_3__4 
       (.I0(sub_reg_reg__0[24]),
        .O(\abs_reg[24]_i_3__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[24]_i_4__4 
       (.I0(sub_reg_reg__0[23]),
        .O(\abs_reg[24]_i_4__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[24]_i_5__4 
       (.I0(sub_reg_reg__0[22]),
        .O(\abs_reg[24]_i_5__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[24]_i_6__4 
       (.I0(sub_reg_reg__0[21]),
        .O(\abs_reg[24]_i_6__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[25]_i_1__4 
       (.I0(sub_reg_reg__0[25]),
        .I1(do_abs0[25]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[25]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[26]_i_1__4 
       (.I0(sub_reg_reg__0[26]),
        .I1(do_abs0[26]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[26]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[27]_i_1__4 
       (.I0(sub_reg_reg__0[27]),
        .I1(do_abs0[27]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[27]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[28]_i_1__4 
       (.I0(sub_reg_reg__0[28]),
        .I1(do_abs0[28]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[28]));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[28]_i_3__4 
       (.I0(sub_reg_reg__0[28]),
        .O(\abs_reg[28]_i_3__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[28]_i_4__4 
       (.I0(sub_reg_reg__0[27]),
        .O(\abs_reg[28]_i_4__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[28]_i_5__4 
       (.I0(sub_reg_reg__0[26]),
        .O(\abs_reg[28]_i_5__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[28]_i_6__4 
       (.I0(sub_reg_reg__0[25]),
        .O(\abs_reg[28]_i_6__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[29]_i_1__4 
       (.I0(sub_reg_reg__0[29]),
        .I1(do_abs0[29]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[29]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[30]_i_1__4 
       (.I0(sub_reg_reg__0[30]),
        .I1(do_abs0[30]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[30]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \abs_reg[31]_i_1__4 
       (.I0(sub_reg_reg__0[31]),
        .I1(do_abs0[31]),
        .O(\abs_reg[31]_i_1__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[31]_i_3__4 
       (.I0(sub_reg_reg__0[31]),
        .O(\abs_reg[31]_i_3__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[31]_i_4__4 
       (.I0(sub_reg_reg__0[30]),
        .O(\abs_reg[31]_i_4__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[31]_i_5__4 
       (.I0(sub_reg_reg__0[29]),
        .O(\abs_reg[31]_i_5__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[4]_i_1__4 
       (.I0(sub_reg_reg__0[4]),
        .I1(do_abs0[4]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[4]_i_3__4 
       (.I0(sub_reg_reg__0[0]),
        .O(\abs_reg[4]_i_3__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[4]_i_4__4 
       (.I0(sub_reg_reg__0[4]),
        .O(\abs_reg[4]_i_4__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[4]_i_5__4 
       (.I0(sub_reg_reg__0[3]),
        .O(\abs_reg[4]_i_5__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[4]_i_6__4 
       (.I0(sub_reg_reg__0[2]),
        .O(\abs_reg[4]_i_6__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[4]_i_7__4 
       (.I0(sub_reg_reg__0[1]),
        .O(\abs_reg[4]_i_7__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[5]_i_1__4 
       (.I0(sub_reg_reg__0[5]),
        .I1(do_abs0[5]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[5]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[6]_i_1__4 
       (.I0(sub_reg_reg__0[6]),
        .I1(do_abs0[6]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[6]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[7]_i_1__4 
       (.I0(sub_reg_reg__0[7]),
        .I1(do_abs0[7]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[7]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[8]_i_1__4 
       (.I0(sub_reg_reg__0[8]),
        .I1(do_abs0[8]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[8]_i_3__4 
       (.I0(sub_reg_reg__0[8]),
        .O(\abs_reg[8]_i_3__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[8]_i_4__4 
       (.I0(sub_reg_reg__0[7]),
        .O(\abs_reg[8]_i_4__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[8]_i_5__4 
       (.I0(sub_reg_reg__0[6]),
        .O(\abs_reg[8]_i_5__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[8]_i_6__4 
       (.I0(sub_reg_reg__0[5]),
        .O(\abs_reg[8]_i_6__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[9]_i_1__4 
       (.I0(sub_reg_reg__0[9]),
        .I1(do_abs0[9]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[9]));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[10]),
        .Q(line_err[6]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[11]),
        .Q(line_err[7]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[12]),
        .Q(line_err[8]),
        .R(y_delay_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \abs_reg_reg[12]_i_2__4 
       (.CI(\abs_reg_reg[8]_i_2__4_n_0 ),
        .CO({\abs_reg_reg[12]_i_2__4_n_0 ,\NLW_abs_reg_reg[12]_i_2__4_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(do_abs0[12:9]),
        .S({\abs_reg[12]_i_3__4_n_0 ,\abs_reg[12]_i_4__4_n_0 ,\abs_reg[12]_i_5__4_n_0 ,\abs_reg[12]_i_6__4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[13]),
        .Q(line_err[9]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[14]),
        .Q(line_err[10]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[15]),
        .Q(line_err[11]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[16]),
        .Q(line_err[12]),
        .R(y_delay_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \abs_reg_reg[16]_i_2__4 
       (.CI(\abs_reg_reg[12]_i_2__4_n_0 ),
        .CO({\abs_reg_reg[16]_i_2__4_n_0 ,\NLW_abs_reg_reg[16]_i_2__4_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(do_abs0[16:13]),
        .S({\abs_reg[16]_i_3__4_n_0 ,\abs_reg[16]_i_4__4_n_0 ,\abs_reg[16]_i_5__4_n_0 ,\abs_reg[16]_i_6__4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[17]),
        .Q(line_err[13]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[18]),
        .Q(line_err[14]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[19]),
        .Q(line_err[15]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[20]),
        .Q(line_err[16]),
        .R(y_delay_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \abs_reg_reg[20]_i_2__4 
       (.CI(\abs_reg_reg[16]_i_2__4_n_0 ),
        .CO({\abs_reg_reg[20]_i_2__4_n_0 ,\NLW_abs_reg_reg[20]_i_2__4_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(do_abs0[20:17]),
        .S({\abs_reg[20]_i_3__4_n_0 ,\abs_reg[20]_i_4__4_n_0 ,\abs_reg[20]_i_5__4_n_0 ,\abs_reg[20]_i_6__4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[21]),
        .Q(line_err[17]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[22]),
        .Q(line_err[18]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[23]),
        .Q(line_err[19]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[24]),
        .Q(line_err[20]),
        .R(y_delay_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \abs_reg_reg[24]_i_2__4 
       (.CI(\abs_reg_reg[20]_i_2__4_n_0 ),
        .CO({\abs_reg_reg[24]_i_2__4_n_0 ,\NLW_abs_reg_reg[24]_i_2__4_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(do_abs0[24:21]),
        .S({\abs_reg[24]_i_3__4_n_0 ,\abs_reg[24]_i_4__4_n_0 ,\abs_reg[24]_i_5__4_n_0 ,\abs_reg[24]_i_6__4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[25]),
        .Q(line_err[21]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[26]),
        .Q(line_err[22]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[27]),
        .Q(line_err[23]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[28]),
        .Q(line_err[24]),
        .R(y_delay_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \abs_reg_reg[28]_i_2__4 
       (.CI(\abs_reg_reg[24]_i_2__4_n_0 ),
        .CO({\abs_reg_reg[28]_i_2__4_n_0 ,\NLW_abs_reg_reg[28]_i_2__4_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(do_abs0[28:25]),
        .S({\abs_reg[28]_i_3__4_n_0 ,\abs_reg[28]_i_4__4_n_0 ,\abs_reg[28]_i_5__4_n_0 ,\abs_reg[28]_i_6__4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[29]),
        .Q(line_err[25]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[30]),
        .Q(line_err[26]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\abs_reg[31]_i_1__4_n_0 ),
        .Q(line_err[27]),
        .R(y_delay_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \abs_reg_reg[31]_i_2__4 
       (.CI(\abs_reg_reg[28]_i_2__4_n_0 ),
        .CO(\NLW_abs_reg_reg[31]_i_2__4_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_abs_reg_reg[31]_i_2__4_O_UNCONNECTED [3],do_abs0[31:29]}),
        .S({1'b0,\abs_reg[31]_i_3__4_n_0 ,\abs_reg[31]_i_4__4_n_0 ,\abs_reg[31]_i_5__4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[4]),
        .Q(line_err[0]),
        .R(y_delay_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \abs_reg_reg[4]_i_2__4 
       (.CI(1'b0),
        .CO({\abs_reg_reg[4]_i_2__4_n_0 ,\NLW_abs_reg_reg[4]_i_2__4_CO_UNCONNECTED [2:0]}),
        .CYINIT(\abs_reg[4]_i_3__4_n_0 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({do_abs0[4],\NLW_abs_reg_reg[4]_i_2__4_O_UNCONNECTED [2:0]}),
        .S({\abs_reg[4]_i_4__4_n_0 ,\abs_reg[4]_i_5__4_n_0 ,\abs_reg[4]_i_6__4_n_0 ,\abs_reg[4]_i_7__4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[5]),
        .Q(line_err[1]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[6]),
        .Q(line_err[2]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[7]),
        .Q(line_err[3]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[8]),
        .Q(line_err[4]),
        .R(y_delay_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \abs_reg_reg[8]_i_2__4 
       (.CI(\abs_reg_reg[4]_i_2__4_n_0 ),
        .CO({\abs_reg_reg[8]_i_2__4_n_0 ,\NLW_abs_reg_reg[8]_i_2__4_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(do_abs0[8:5]),
        .S({\abs_reg[8]_i_3__4_n_0 ,\abs_reg[8]_i_4__4_n_0 ,\abs_reg[8]_i_5__4_n_0 ,\abs_reg[8]_i_6__4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[9]),
        .Q(line_err[5]),
        .R(y_delay_2));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    add_reg_reg
       (.A({DOA[15],DOA[15],DOA[15],DOA[15],DOA[15],DOA[15],DOA[15],DOA[15],DOA[15],DOA[15],DOA[15],DOA[15],DOA[15],DOA[15],DOA}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_add_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DOB[15],DOB[15],DOB}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_add_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_add_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_add_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(add_reg_reg_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(add_reg_reg_1),
        .CEC(CEC),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(en_reg),
        .CEP(en_reg),
        .CLK(clk_IBUF_BUFG),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_add_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_add_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_add_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_add_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_add_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({add_reg_reg_n_106,add_reg_reg_n_107,add_reg_reg_n_108,add_reg_reg_n_109,add_reg_reg_n_110,add_reg_reg_n_111,add_reg_reg_n_112,add_reg_reg_n_113,add_reg_reg_n_114,add_reg_reg_n_115,add_reg_reg_n_116,add_reg_reg_n_117,add_reg_reg_n_118,add_reg_reg_n_119,add_reg_reg_n_120,add_reg_reg_n_121,add_reg_reg_n_122,add_reg_reg_n_123,add_reg_reg_n_124,add_reg_reg_n_125,add_reg_reg_n_126,add_reg_reg_n_127,add_reg_reg_n_128,add_reg_reg_n_129,add_reg_reg_n_130,add_reg_reg_n_131,add_reg_reg_n_132,add_reg_reg_n_133,add_reg_reg_n_134,add_reg_reg_n_135,add_reg_reg_n_136,add_reg_reg_n_137,add_reg_reg_n_138,add_reg_reg_n_139,add_reg_reg_n_140,add_reg_reg_n_141,add_reg_reg_n_142,add_reg_reg_n_143,add_reg_reg_n_144,add_reg_reg_n_145,add_reg_reg_n_146,add_reg_reg_n_147,add_reg_reg_n_148,add_reg_reg_n_149,add_reg_reg_n_150,add_reg_reg_n_151,add_reg_reg_n_152,add_reg_reg_n_153}),
        .RSTA(btnDreg),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(btnDreg),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(y_delay_2),
        .RSTP(y_delay_2),
        .UNDERFLOW(NLW_add_reg_reg_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("NONE"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    sub_reg_reg
       (.A({A[7],A[7],A[7],A[7],A[7],A[7],A[7],A[7],A[7],A[7:6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6:5],A[5],A[5],A[5],A[5:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_sub_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({sub_reg_reg_0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_sub_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_sub_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_sub_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(en_reg),
        .CLK(clk_IBUF_BUFG),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_sub_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .OVERFLOW(NLW_sub_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_sub_reg_reg_P_UNCONNECTED[47:32],sub_reg_reg__0}),
        .PATTERNBDETECT(NLW_sub_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_sub_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({add_reg_reg_n_106,add_reg_reg_n_107,add_reg_reg_n_108,add_reg_reg_n_109,add_reg_reg_n_110,add_reg_reg_n_111,add_reg_reg_n_112,add_reg_reg_n_113,add_reg_reg_n_114,add_reg_reg_n_115,add_reg_reg_n_116,add_reg_reg_n_117,add_reg_reg_n_118,add_reg_reg_n_119,add_reg_reg_n_120,add_reg_reg_n_121,add_reg_reg_n_122,add_reg_reg_n_123,add_reg_reg_n_124,add_reg_reg_n_125,add_reg_reg_n_126,add_reg_reg_n_127,add_reg_reg_n_128,add_reg_reg_n_129,add_reg_reg_n_130,add_reg_reg_n_131,add_reg_reg_n_132,add_reg_reg_n_133,add_reg_reg_n_134,add_reg_reg_n_135,add_reg_reg_n_136,add_reg_reg_n_137,add_reg_reg_n_138,add_reg_reg_n_139,add_reg_reg_n_140,add_reg_reg_n_141,add_reg_reg_n_142,add_reg_reg_n_143,add_reg_reg_n_144,add_reg_reg_n_145,add_reg_reg_n_146,add_reg_reg_n_147,add_reg_reg_n_148,add_reg_reg_n_149,add_reg_reg_n_150,add_reg_reg_n_151,add_reg_reg_n_152,add_reg_reg_n_153}),
        .PCOUT(NLW_sub_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(y_delay_2),
        .UNDERFLOW(NLW_sub_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "linecalc" *) 
module linecalc_5
   (\y_delay_2_reg[10]_0 ,
    \y_delay_2_reg[11]_0 ,
    \y_delay_2_reg[12]_0 ,
    \y_delay_2_reg[13]_0 ,
    \y_delay_2_reg[14]_0 ,
    \y_delay_2_reg[15]_0 ,
    \y_delay_2_reg[0]_0 ,
    \y_delay_2_reg[1]_0 ,
    \y_delay_2_reg[2]_0 ,
    \y_delay_2_reg[3]_0 ,
    \y_delay_2_reg[4]_0 ,
    \y_delay_2_reg[5]_0 ,
    \y_delay_2_reg[6]_0 ,
    \y_delay_2_reg[7]_0 ,
    \y_delay_2_reg[8]_0 ,
    \y_delay_2_reg[9]_0 ,
    line_err,
    y_delay_2,
    I1,
    Q,
    clk_IBUF_BUFG,
    en_reg,
    add_reg_reg_0,
    add_reg_reg_1,
    CEC,
    btnDreg,
    DOA,
    DOB,
    add_reg_reg_2,
    B,
    A);
  output \y_delay_2_reg[10]_0 ;
  output \y_delay_2_reg[11]_0 ;
  output \y_delay_2_reg[12]_0 ;
  output \y_delay_2_reg[13]_0 ;
  output \y_delay_2_reg[14]_0 ;
  output \y_delay_2_reg[15]_0 ;
  output \y_delay_2_reg[0]_0 ;
  output \y_delay_2_reg[1]_0 ;
  output \y_delay_2_reg[2]_0 ;
  output \y_delay_2_reg[3]_0 ;
  output \y_delay_2_reg[4]_0 ;
  output \y_delay_2_reg[5]_0 ;
  output \y_delay_2_reg[6]_0 ;
  output \y_delay_2_reg[7]_0 ;
  output \y_delay_2_reg[8]_0 ;
  output \y_delay_2_reg[9]_0 ;
  output [27:0]line_err;
  input y_delay_2;
  input I1;
  input [15:0]Q;
  input clk_IBUF_BUFG;
  input en_reg;
  input add_reg_reg_0;
  input add_reg_reg_1;
  input CEC;
  input btnDreg;
  input [15:0]DOA;
  input [15:0]DOB;
  input [15:0]add_reg_reg_2;
  input [9:0]B;
  input [7:0]A;

  wire [7:0]A;
  wire [9:0]B;
  wire CEC;
  wire [15:0]DOA;
  wire [15:0]DOB;
  wire I1;
  wire [15:0]Q;
  wire \abs_reg[12]_i_3__5_n_0 ;
  wire \abs_reg[12]_i_4__5_n_0 ;
  wire \abs_reg[12]_i_5__5_n_0 ;
  wire \abs_reg[12]_i_6__5_n_0 ;
  wire \abs_reg[16]_i_3__5_n_0 ;
  wire \abs_reg[16]_i_4__5_n_0 ;
  wire \abs_reg[16]_i_5__5_n_0 ;
  wire \abs_reg[16]_i_6__5_n_0 ;
  wire \abs_reg[20]_i_3__5_n_0 ;
  wire \abs_reg[20]_i_4__5_n_0 ;
  wire \abs_reg[20]_i_5__5_n_0 ;
  wire \abs_reg[20]_i_6__5_n_0 ;
  wire \abs_reg[24]_i_3__5_n_0 ;
  wire \abs_reg[24]_i_4__5_n_0 ;
  wire \abs_reg[24]_i_5__5_n_0 ;
  wire \abs_reg[24]_i_6__5_n_0 ;
  wire \abs_reg[28]_i_3__5_n_0 ;
  wire \abs_reg[28]_i_4__5_n_0 ;
  wire \abs_reg[28]_i_5__5_n_0 ;
  wire \abs_reg[28]_i_6__5_n_0 ;
  wire \abs_reg[31]_i_1__5_n_0 ;
  wire \abs_reg[31]_i_3__5_n_0 ;
  wire \abs_reg[31]_i_4__5_n_0 ;
  wire \abs_reg[31]_i_5__5_n_0 ;
  wire \abs_reg[4]_i_3__5_n_0 ;
  wire \abs_reg[4]_i_4__5_n_0 ;
  wire \abs_reg[4]_i_5__5_n_0 ;
  wire \abs_reg[4]_i_6__5_n_0 ;
  wire \abs_reg[4]_i_7__5_n_0 ;
  wire \abs_reg[8]_i_3__5_n_0 ;
  wire \abs_reg[8]_i_4__5_n_0 ;
  wire \abs_reg[8]_i_5__5_n_0 ;
  wire \abs_reg[8]_i_6__5_n_0 ;
  wire \abs_reg_reg[12]_i_2__5_n_0 ;
  wire \abs_reg_reg[16]_i_2__5_n_0 ;
  wire \abs_reg_reg[20]_i_2__5_n_0 ;
  wire \abs_reg_reg[24]_i_2__5_n_0 ;
  wire \abs_reg_reg[28]_i_2__5_n_0 ;
  wire \abs_reg_reg[4]_i_2__5_n_0 ;
  wire \abs_reg_reg[8]_i_2__5_n_0 ;
  wire add_reg_reg_0;
  wire add_reg_reg_1;
  wire [15:0]add_reg_reg_2;
  wire add_reg_reg_n_106;
  wire add_reg_reg_n_107;
  wire add_reg_reg_n_108;
  wire add_reg_reg_n_109;
  wire add_reg_reg_n_110;
  wire add_reg_reg_n_111;
  wire add_reg_reg_n_112;
  wire add_reg_reg_n_113;
  wire add_reg_reg_n_114;
  wire add_reg_reg_n_115;
  wire add_reg_reg_n_116;
  wire add_reg_reg_n_117;
  wire add_reg_reg_n_118;
  wire add_reg_reg_n_119;
  wire add_reg_reg_n_120;
  wire add_reg_reg_n_121;
  wire add_reg_reg_n_122;
  wire add_reg_reg_n_123;
  wire add_reg_reg_n_124;
  wire add_reg_reg_n_125;
  wire add_reg_reg_n_126;
  wire add_reg_reg_n_127;
  wire add_reg_reg_n_128;
  wire add_reg_reg_n_129;
  wire add_reg_reg_n_130;
  wire add_reg_reg_n_131;
  wire add_reg_reg_n_132;
  wire add_reg_reg_n_133;
  wire add_reg_reg_n_134;
  wire add_reg_reg_n_135;
  wire add_reg_reg_n_136;
  wire add_reg_reg_n_137;
  wire add_reg_reg_n_138;
  wire add_reg_reg_n_139;
  wire add_reg_reg_n_140;
  wire add_reg_reg_n_141;
  wire add_reg_reg_n_142;
  wire add_reg_reg_n_143;
  wire add_reg_reg_n_144;
  wire add_reg_reg_n_145;
  wire add_reg_reg_n_146;
  wire add_reg_reg_n_147;
  wire add_reg_reg_n_148;
  wire add_reg_reg_n_149;
  wire add_reg_reg_n_150;
  wire add_reg_reg_n_151;
  wire add_reg_reg_n_152;
  wire add_reg_reg_n_153;
  wire btnDreg;
  wire clk_IBUF_BUFG;
  wire [30:4]do_abs;
  wire [31:4]do_abs0;
  wire en_reg;
  wire [27:0]line_err;
  wire [31:0]sub_reg_reg__0;
  wire [15:0]y_delay_1;
  wire y_delay_2;
  wire \y_delay_2_reg[0]_0 ;
  wire \y_delay_2_reg[10]_0 ;
  wire \y_delay_2_reg[11]_0 ;
  wire \y_delay_2_reg[12]_0 ;
  wire \y_delay_2_reg[13]_0 ;
  wire \y_delay_2_reg[14]_0 ;
  wire \y_delay_2_reg[15]_0 ;
  wire \y_delay_2_reg[1]_0 ;
  wire \y_delay_2_reg[2]_0 ;
  wire \y_delay_2_reg[3]_0 ;
  wire \y_delay_2_reg[4]_0 ;
  wire \y_delay_2_reg[5]_0 ;
  wire \y_delay_2_reg[6]_0 ;
  wire \y_delay_2_reg[7]_0 ;
  wire \y_delay_2_reg[8]_0 ;
  wire \y_delay_2_reg[9]_0 ;
  wire [2:0]\NLW_abs_reg_reg[12]_i_2__5_CO_UNCONNECTED ;
  wire [2:0]\NLW_abs_reg_reg[16]_i_2__5_CO_UNCONNECTED ;
  wire [2:0]\NLW_abs_reg_reg[20]_i_2__5_CO_UNCONNECTED ;
  wire [2:0]\NLW_abs_reg_reg[24]_i_2__5_CO_UNCONNECTED ;
  wire [2:0]\NLW_abs_reg_reg[28]_i_2__5_CO_UNCONNECTED ;
  wire [3:0]\NLW_abs_reg_reg[31]_i_2__5_CO_UNCONNECTED ;
  wire [3:3]\NLW_abs_reg_reg[31]_i_2__5_O_UNCONNECTED ;
  wire [2:0]\NLW_abs_reg_reg[4]_i_2__5_CO_UNCONNECTED ;
  wire [2:0]\NLW_abs_reg_reg[4]_i_2__5_O_UNCONNECTED ;
  wire [2:0]\NLW_abs_reg_reg[8]_i_2__5_CO_UNCONNECTED ;
  wire NLW_add_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_add_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_add_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_add_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_add_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_add_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_add_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_add_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_add_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_add_reg_reg_P_UNCONNECTED;
  wire NLW_sub_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_sub_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_sub_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_sub_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_sub_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_sub_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_sub_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_sub_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_sub_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_sub_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_sub_reg_reg_PCOUT_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[10]_i_1__5 
       (.I0(sub_reg_reg__0[10]),
        .I1(do_abs0[10]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[10]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[11]_i_1__5 
       (.I0(sub_reg_reg__0[11]),
        .I1(do_abs0[11]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[11]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[12]_i_1__5 
       (.I0(sub_reg_reg__0[12]),
        .I1(do_abs0[12]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[12]_i_3__5 
       (.I0(sub_reg_reg__0[12]),
        .O(\abs_reg[12]_i_3__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[12]_i_4__5 
       (.I0(sub_reg_reg__0[11]),
        .O(\abs_reg[12]_i_4__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[12]_i_5__5 
       (.I0(sub_reg_reg__0[10]),
        .O(\abs_reg[12]_i_5__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[12]_i_6__5 
       (.I0(sub_reg_reg__0[9]),
        .O(\abs_reg[12]_i_6__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[13]_i_1__5 
       (.I0(sub_reg_reg__0[13]),
        .I1(do_abs0[13]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[13]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[14]_i_1__5 
       (.I0(sub_reg_reg__0[14]),
        .I1(do_abs0[14]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[14]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[15]_i_1__5 
       (.I0(sub_reg_reg__0[15]),
        .I1(do_abs0[15]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[15]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[16]_i_1__5 
       (.I0(sub_reg_reg__0[16]),
        .I1(do_abs0[16]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[16]));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[16]_i_3__5 
       (.I0(sub_reg_reg__0[16]),
        .O(\abs_reg[16]_i_3__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[16]_i_4__5 
       (.I0(sub_reg_reg__0[15]),
        .O(\abs_reg[16]_i_4__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[16]_i_5__5 
       (.I0(sub_reg_reg__0[14]),
        .O(\abs_reg[16]_i_5__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[16]_i_6__5 
       (.I0(sub_reg_reg__0[13]),
        .O(\abs_reg[16]_i_6__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[17]_i_1__5 
       (.I0(sub_reg_reg__0[17]),
        .I1(do_abs0[17]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[17]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[18]_i_1__5 
       (.I0(sub_reg_reg__0[18]),
        .I1(do_abs0[18]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[18]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[19]_i_1__5 
       (.I0(sub_reg_reg__0[19]),
        .I1(do_abs0[19]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[19]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[20]_i_1__5 
       (.I0(sub_reg_reg__0[20]),
        .I1(do_abs0[20]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[20]));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[20]_i_3__5 
       (.I0(sub_reg_reg__0[20]),
        .O(\abs_reg[20]_i_3__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[20]_i_4__5 
       (.I0(sub_reg_reg__0[19]),
        .O(\abs_reg[20]_i_4__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[20]_i_5__5 
       (.I0(sub_reg_reg__0[18]),
        .O(\abs_reg[20]_i_5__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[20]_i_6__5 
       (.I0(sub_reg_reg__0[17]),
        .O(\abs_reg[20]_i_6__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[21]_i_1__5 
       (.I0(sub_reg_reg__0[21]),
        .I1(do_abs0[21]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[21]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[22]_i_1__5 
       (.I0(sub_reg_reg__0[22]),
        .I1(do_abs0[22]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[22]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[23]_i_1__5 
       (.I0(sub_reg_reg__0[23]),
        .I1(do_abs0[23]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[23]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[24]_i_1__5 
       (.I0(sub_reg_reg__0[24]),
        .I1(do_abs0[24]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[24]));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[24]_i_3__5 
       (.I0(sub_reg_reg__0[24]),
        .O(\abs_reg[24]_i_3__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[24]_i_4__5 
       (.I0(sub_reg_reg__0[23]),
        .O(\abs_reg[24]_i_4__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[24]_i_5__5 
       (.I0(sub_reg_reg__0[22]),
        .O(\abs_reg[24]_i_5__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[24]_i_6__5 
       (.I0(sub_reg_reg__0[21]),
        .O(\abs_reg[24]_i_6__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[25]_i_1__5 
       (.I0(sub_reg_reg__0[25]),
        .I1(do_abs0[25]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[25]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[26]_i_1__5 
       (.I0(sub_reg_reg__0[26]),
        .I1(do_abs0[26]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[26]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[27]_i_1__5 
       (.I0(sub_reg_reg__0[27]),
        .I1(do_abs0[27]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[27]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[28]_i_1__5 
       (.I0(sub_reg_reg__0[28]),
        .I1(do_abs0[28]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[28]));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[28]_i_3__5 
       (.I0(sub_reg_reg__0[28]),
        .O(\abs_reg[28]_i_3__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[28]_i_4__5 
       (.I0(sub_reg_reg__0[27]),
        .O(\abs_reg[28]_i_4__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[28]_i_5__5 
       (.I0(sub_reg_reg__0[26]),
        .O(\abs_reg[28]_i_5__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[28]_i_6__5 
       (.I0(sub_reg_reg__0[25]),
        .O(\abs_reg[28]_i_6__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[29]_i_1__5 
       (.I0(sub_reg_reg__0[29]),
        .I1(do_abs0[29]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[29]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[30]_i_1__5 
       (.I0(sub_reg_reg__0[30]),
        .I1(do_abs0[30]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[30]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \abs_reg[31]_i_1__5 
       (.I0(sub_reg_reg__0[31]),
        .I1(do_abs0[31]),
        .O(\abs_reg[31]_i_1__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[31]_i_3__5 
       (.I0(sub_reg_reg__0[31]),
        .O(\abs_reg[31]_i_3__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[31]_i_4__5 
       (.I0(sub_reg_reg__0[30]),
        .O(\abs_reg[31]_i_4__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[31]_i_5__5 
       (.I0(sub_reg_reg__0[29]),
        .O(\abs_reg[31]_i_5__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[4]_i_1__5 
       (.I0(sub_reg_reg__0[4]),
        .I1(do_abs0[4]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[4]_i_3__5 
       (.I0(sub_reg_reg__0[0]),
        .O(\abs_reg[4]_i_3__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[4]_i_4__5 
       (.I0(sub_reg_reg__0[4]),
        .O(\abs_reg[4]_i_4__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[4]_i_5__5 
       (.I0(sub_reg_reg__0[3]),
        .O(\abs_reg[4]_i_5__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[4]_i_6__5 
       (.I0(sub_reg_reg__0[2]),
        .O(\abs_reg[4]_i_6__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[4]_i_7__5 
       (.I0(sub_reg_reg__0[1]),
        .O(\abs_reg[4]_i_7__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[5]_i_1__5 
       (.I0(sub_reg_reg__0[5]),
        .I1(do_abs0[5]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[5]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[6]_i_1__5 
       (.I0(sub_reg_reg__0[6]),
        .I1(do_abs0[6]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[6]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[7]_i_1__5 
       (.I0(sub_reg_reg__0[7]),
        .I1(do_abs0[7]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[7]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[8]_i_1__5 
       (.I0(sub_reg_reg__0[8]),
        .I1(do_abs0[8]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[8]_i_3__5 
       (.I0(sub_reg_reg__0[8]),
        .O(\abs_reg[8]_i_3__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[8]_i_4__5 
       (.I0(sub_reg_reg__0[7]),
        .O(\abs_reg[8]_i_4__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[8]_i_5__5 
       (.I0(sub_reg_reg__0[6]),
        .O(\abs_reg[8]_i_5__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[8]_i_6__5 
       (.I0(sub_reg_reg__0[5]),
        .O(\abs_reg[8]_i_6__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[9]_i_1__5 
       (.I0(sub_reg_reg__0[9]),
        .I1(do_abs0[9]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[9]));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[10]),
        .Q(line_err[6]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[11]),
        .Q(line_err[7]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[12]),
        .Q(line_err[8]),
        .R(y_delay_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \abs_reg_reg[12]_i_2__5 
       (.CI(\abs_reg_reg[8]_i_2__5_n_0 ),
        .CO({\abs_reg_reg[12]_i_2__5_n_0 ,\NLW_abs_reg_reg[12]_i_2__5_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(do_abs0[12:9]),
        .S({\abs_reg[12]_i_3__5_n_0 ,\abs_reg[12]_i_4__5_n_0 ,\abs_reg[12]_i_5__5_n_0 ,\abs_reg[12]_i_6__5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[13]),
        .Q(line_err[9]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[14]),
        .Q(line_err[10]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[15]),
        .Q(line_err[11]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[16]),
        .Q(line_err[12]),
        .R(y_delay_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \abs_reg_reg[16]_i_2__5 
       (.CI(\abs_reg_reg[12]_i_2__5_n_0 ),
        .CO({\abs_reg_reg[16]_i_2__5_n_0 ,\NLW_abs_reg_reg[16]_i_2__5_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(do_abs0[16:13]),
        .S({\abs_reg[16]_i_3__5_n_0 ,\abs_reg[16]_i_4__5_n_0 ,\abs_reg[16]_i_5__5_n_0 ,\abs_reg[16]_i_6__5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[17]),
        .Q(line_err[13]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[18]),
        .Q(line_err[14]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[19]),
        .Q(line_err[15]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[20]),
        .Q(line_err[16]),
        .R(y_delay_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \abs_reg_reg[20]_i_2__5 
       (.CI(\abs_reg_reg[16]_i_2__5_n_0 ),
        .CO({\abs_reg_reg[20]_i_2__5_n_0 ,\NLW_abs_reg_reg[20]_i_2__5_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(do_abs0[20:17]),
        .S({\abs_reg[20]_i_3__5_n_0 ,\abs_reg[20]_i_4__5_n_0 ,\abs_reg[20]_i_5__5_n_0 ,\abs_reg[20]_i_6__5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[21]),
        .Q(line_err[17]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[22]),
        .Q(line_err[18]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[23]),
        .Q(line_err[19]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[24]),
        .Q(line_err[20]),
        .R(y_delay_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \abs_reg_reg[24]_i_2__5 
       (.CI(\abs_reg_reg[20]_i_2__5_n_0 ),
        .CO({\abs_reg_reg[24]_i_2__5_n_0 ,\NLW_abs_reg_reg[24]_i_2__5_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(do_abs0[24:21]),
        .S({\abs_reg[24]_i_3__5_n_0 ,\abs_reg[24]_i_4__5_n_0 ,\abs_reg[24]_i_5__5_n_0 ,\abs_reg[24]_i_6__5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[25]),
        .Q(line_err[21]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[26]),
        .Q(line_err[22]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[27]),
        .Q(line_err[23]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[28]),
        .Q(line_err[24]),
        .R(y_delay_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \abs_reg_reg[28]_i_2__5 
       (.CI(\abs_reg_reg[24]_i_2__5_n_0 ),
        .CO({\abs_reg_reg[28]_i_2__5_n_0 ,\NLW_abs_reg_reg[28]_i_2__5_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(do_abs0[28:25]),
        .S({\abs_reg[28]_i_3__5_n_0 ,\abs_reg[28]_i_4__5_n_0 ,\abs_reg[28]_i_5__5_n_0 ,\abs_reg[28]_i_6__5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[29]),
        .Q(line_err[25]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[30]),
        .Q(line_err[26]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\abs_reg[31]_i_1__5_n_0 ),
        .Q(line_err[27]),
        .R(y_delay_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \abs_reg_reg[31]_i_2__5 
       (.CI(\abs_reg_reg[28]_i_2__5_n_0 ),
        .CO(\NLW_abs_reg_reg[31]_i_2__5_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_abs_reg_reg[31]_i_2__5_O_UNCONNECTED [3],do_abs0[31:29]}),
        .S({1'b0,\abs_reg[31]_i_3__5_n_0 ,\abs_reg[31]_i_4__5_n_0 ,\abs_reg[31]_i_5__5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[4]),
        .Q(line_err[0]),
        .R(y_delay_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \abs_reg_reg[4]_i_2__5 
       (.CI(1'b0),
        .CO({\abs_reg_reg[4]_i_2__5_n_0 ,\NLW_abs_reg_reg[4]_i_2__5_CO_UNCONNECTED [2:0]}),
        .CYINIT(\abs_reg[4]_i_3__5_n_0 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({do_abs0[4],\NLW_abs_reg_reg[4]_i_2__5_O_UNCONNECTED [2:0]}),
        .S({\abs_reg[4]_i_4__5_n_0 ,\abs_reg[4]_i_5__5_n_0 ,\abs_reg[4]_i_6__5_n_0 ,\abs_reg[4]_i_7__5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[5]),
        .Q(line_err[1]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[6]),
        .Q(line_err[2]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[7]),
        .Q(line_err[3]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[8]),
        .Q(line_err[4]),
        .R(y_delay_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \abs_reg_reg[8]_i_2__5 
       (.CI(\abs_reg_reg[4]_i_2__5_n_0 ),
        .CO({\abs_reg_reg[8]_i_2__5_n_0 ,\NLW_abs_reg_reg[8]_i_2__5_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(do_abs0[8:5]),
        .S({\abs_reg[8]_i_3__5_n_0 ,\abs_reg[8]_i_4__5_n_0 ,\abs_reg[8]_i_5__5_n_0 ,\abs_reg[8]_i_6__5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[9]),
        .Q(line_err[5]),
        .R(y_delay_2));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    add_reg_reg
       (.A({DOB[15],DOB[15],DOB[15],DOB[15],DOB[15],DOB[15],DOB[15],DOB[15],DOB[15],DOB[15],DOB[15],DOB[15],DOB[15],DOB[15],DOB}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_add_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DOA[15],DOA[15],DOA}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_add_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_add_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_add_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(add_reg_reg_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(add_reg_reg_1),
        .CEC(CEC),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(en_reg),
        .CEP(en_reg),
        .CLK(clk_IBUF_BUFG),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_add_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_add_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_add_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_add_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_add_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({add_reg_reg_n_106,add_reg_reg_n_107,add_reg_reg_n_108,add_reg_reg_n_109,add_reg_reg_n_110,add_reg_reg_n_111,add_reg_reg_n_112,add_reg_reg_n_113,add_reg_reg_n_114,add_reg_reg_n_115,add_reg_reg_n_116,add_reg_reg_n_117,add_reg_reg_n_118,add_reg_reg_n_119,add_reg_reg_n_120,add_reg_reg_n_121,add_reg_reg_n_122,add_reg_reg_n_123,add_reg_reg_n_124,add_reg_reg_n_125,add_reg_reg_n_126,add_reg_reg_n_127,add_reg_reg_n_128,add_reg_reg_n_129,add_reg_reg_n_130,add_reg_reg_n_131,add_reg_reg_n_132,add_reg_reg_n_133,add_reg_reg_n_134,add_reg_reg_n_135,add_reg_reg_n_136,add_reg_reg_n_137,add_reg_reg_n_138,add_reg_reg_n_139,add_reg_reg_n_140,add_reg_reg_n_141,add_reg_reg_n_142,add_reg_reg_n_143,add_reg_reg_n_144,add_reg_reg_n_145,add_reg_reg_n_146,add_reg_reg_n_147,add_reg_reg_n_148,add_reg_reg_n_149,add_reg_reg_n_150,add_reg_reg_n_151,add_reg_reg_n_152,add_reg_reg_n_153}),
        .RSTA(btnDreg),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(btnDreg),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(y_delay_2),
        .RSTP(y_delay_2),
        .UNDERFLOW(NLW_add_reg_reg_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("NONE"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    sub_reg_reg
       (.A({A[7],A[7],A[7],A[7],A[7],A[7],A[7],A[7],A[7],A[7:6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6:5],A[5],A[5],A[5],A[5:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_sub_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_sub_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_sub_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_sub_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(en_reg),
        .CLK(clk_IBUF_BUFG),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_sub_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .OVERFLOW(NLW_sub_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_sub_reg_reg_P_UNCONNECTED[47:32],sub_reg_reg__0}),
        .PATTERNBDETECT(NLW_sub_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_sub_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({add_reg_reg_n_106,add_reg_reg_n_107,add_reg_reg_n_108,add_reg_reg_n_109,add_reg_reg_n_110,add_reg_reg_n_111,add_reg_reg_n_112,add_reg_reg_n_113,add_reg_reg_n_114,add_reg_reg_n_115,add_reg_reg_n_116,add_reg_reg_n_117,add_reg_reg_n_118,add_reg_reg_n_119,add_reg_reg_n_120,add_reg_reg_n_121,add_reg_reg_n_122,add_reg_reg_n_123,add_reg_reg_n_124,add_reg_reg_n_125,add_reg_reg_n_126,add_reg_reg_n_127,add_reg_reg_n_128,add_reg_reg_n_129,add_reg_reg_n_130,add_reg_reg_n_131,add_reg_reg_n_132,add_reg_reg_n_133,add_reg_reg_n_134,add_reg_reg_n_135,add_reg_reg_n_136,add_reg_reg_n_137,add_reg_reg_n_138,add_reg_reg_n_139,add_reg_reg_n_140,add_reg_reg_n_141,add_reg_reg_n_142,add_reg_reg_n_143,add_reg_reg_n_144,add_reg_reg_n_145,add_reg_reg_n_146,add_reg_reg_n_147,add_reg_reg_n_148,add_reg_reg_n_149,add_reg_reg_n_150,add_reg_reg_n_151,add_reg_reg_n_152,add_reg_reg_n_153}),
        .PCOUT(NLW_sub_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(y_delay_2),
        .UNDERFLOW(NLW_sub_reg_reg_UNDERFLOW_UNCONNECTED));
  FDRE #(
    .INIT(1'b0)) 
    \y_delay_1_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(I1),
        .D(Q[0]),
        .Q(y_delay_1[0]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \y_delay_1_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(I1),
        .D(Q[10]),
        .Q(y_delay_1[10]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \y_delay_1_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(I1),
        .D(Q[11]),
        .Q(y_delay_1[11]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \y_delay_1_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(I1),
        .D(Q[12]),
        .Q(y_delay_1[12]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \y_delay_1_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(I1),
        .D(Q[13]),
        .Q(y_delay_1[13]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \y_delay_1_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(I1),
        .D(Q[14]),
        .Q(y_delay_1[14]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \y_delay_1_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(I1),
        .D(Q[15]),
        .Q(y_delay_1[15]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \y_delay_1_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(I1),
        .D(Q[1]),
        .Q(y_delay_1[1]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \y_delay_1_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(I1),
        .D(Q[2]),
        .Q(y_delay_1[2]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \y_delay_1_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(I1),
        .D(Q[3]),
        .Q(y_delay_1[3]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \y_delay_1_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(I1),
        .D(Q[4]),
        .Q(y_delay_1[4]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \y_delay_1_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(I1),
        .D(Q[5]),
        .Q(y_delay_1[5]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \y_delay_1_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(I1),
        .D(Q[6]),
        .Q(y_delay_1[6]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \y_delay_1_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(I1),
        .D(Q[7]),
        .Q(y_delay_1[7]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \y_delay_1_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(I1),
        .D(Q[8]),
        .Q(y_delay_1[8]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \y_delay_1_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(I1),
        .D(Q[9]),
        .Q(y_delay_1[9]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \y_delay_2_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(y_delay_1[0]),
        .Q(\y_delay_2_reg[0]_0 ),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \y_delay_2_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(y_delay_1[10]),
        .Q(\y_delay_2_reg[10]_0 ),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \y_delay_2_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(y_delay_1[11]),
        .Q(\y_delay_2_reg[11]_0 ),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \y_delay_2_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(y_delay_1[12]),
        .Q(\y_delay_2_reg[12]_0 ),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \y_delay_2_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(y_delay_1[13]),
        .Q(\y_delay_2_reg[13]_0 ),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \y_delay_2_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(y_delay_1[14]),
        .Q(\y_delay_2_reg[14]_0 ),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \y_delay_2_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(y_delay_1[15]),
        .Q(\y_delay_2_reg[15]_0 ),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \y_delay_2_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(y_delay_1[1]),
        .Q(\y_delay_2_reg[1]_0 ),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \y_delay_2_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(y_delay_1[2]),
        .Q(\y_delay_2_reg[2]_0 ),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \y_delay_2_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(y_delay_1[3]),
        .Q(\y_delay_2_reg[3]_0 ),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \y_delay_2_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(y_delay_1[4]),
        .Q(\y_delay_2_reg[4]_0 ),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \y_delay_2_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(y_delay_1[5]),
        .Q(\y_delay_2_reg[5]_0 ),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \y_delay_2_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(y_delay_1[6]),
        .Q(\y_delay_2_reg[6]_0 ),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \y_delay_2_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(y_delay_1[7]),
        .Q(\y_delay_2_reg[7]_0 ),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \y_delay_2_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(y_delay_1[8]),
        .Q(\y_delay_2_reg[8]_0 ),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \y_delay_2_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(y_delay_1[9]),
        .Q(\y_delay_2_reg[9]_0 ),
        .R(y_delay_2));
endmodule

(* ORIG_REF_NAME = "linecalc" *) 
module linecalc_6
   (\y_delay_2_reg[10]_0 ,
    \y_delay_2_reg[11]_0 ,
    \y_delay_2_reg[12]_0 ,
    \y_delay_2_reg[13]_0 ,
    \y_delay_2_reg[14]_0 ,
    \y_delay_2_reg[15]_0 ,
    \y_delay_2_reg[0]_0 ,
    \y_delay_2_reg[1]_0 ,
    \y_delay_2_reg[2]_0 ,
    \y_delay_2_reg[3]_0 ,
    \y_delay_2_reg[4]_0 ,
    \y_delay_2_reg[5]_0 ,
    \y_delay_2_reg[6]_0 ,
    \y_delay_2_reg[7]_0 ,
    \y_delay_2_reg[8]_0 ,
    \y_delay_2_reg[9]_0 ,
    line_err,
    y_delay_2,
    I1,
    Q,
    clk_IBUF_BUFG,
    en_reg,
    add_reg_reg_0,
    add_reg_reg_1,
    CEC,
    btnDreg,
    DOB,
    add_reg_reg_2,
    sub_reg_reg_0,
    A);
  output \y_delay_2_reg[10]_0 ;
  output \y_delay_2_reg[11]_0 ;
  output \y_delay_2_reg[12]_0 ;
  output \y_delay_2_reg[13]_0 ;
  output \y_delay_2_reg[14]_0 ;
  output \y_delay_2_reg[15]_0 ;
  output \y_delay_2_reg[0]_0 ;
  output \y_delay_2_reg[1]_0 ;
  output \y_delay_2_reg[2]_0 ;
  output \y_delay_2_reg[3]_0 ;
  output \y_delay_2_reg[4]_0 ;
  output \y_delay_2_reg[5]_0 ;
  output \y_delay_2_reg[6]_0 ;
  output \y_delay_2_reg[7]_0 ;
  output \y_delay_2_reg[8]_0 ;
  output \y_delay_2_reg[9]_0 ;
  output [27:0]line_err;
  input y_delay_2;
  input I1;
  input [15:0]Q;
  input clk_IBUF_BUFG;
  input en_reg;
  input add_reg_reg_0;
  input add_reg_reg_1;
  input CEC;
  input btnDreg;
  input [15:0]DOB;
  input [15:0]add_reg_reg_2;
  input [9:0]sub_reg_reg_0;
  input [7:0]A;

  wire [7:0]A;
  wire CEC;
  wire [15:0]DOB;
  wire I1;
  wire [15:0]Q;
  wire \abs_reg[12]_i_3__6_n_0 ;
  wire \abs_reg[12]_i_4__6_n_0 ;
  wire \abs_reg[12]_i_5__6_n_0 ;
  wire \abs_reg[12]_i_6__6_n_0 ;
  wire \abs_reg[16]_i_3__6_n_0 ;
  wire \abs_reg[16]_i_4__6_n_0 ;
  wire \abs_reg[16]_i_5__6_n_0 ;
  wire \abs_reg[16]_i_6__6_n_0 ;
  wire \abs_reg[20]_i_3__6_n_0 ;
  wire \abs_reg[20]_i_4__6_n_0 ;
  wire \abs_reg[20]_i_5__6_n_0 ;
  wire \abs_reg[20]_i_6__6_n_0 ;
  wire \abs_reg[24]_i_3__6_n_0 ;
  wire \abs_reg[24]_i_4__6_n_0 ;
  wire \abs_reg[24]_i_5__6_n_0 ;
  wire \abs_reg[24]_i_6__6_n_0 ;
  wire \abs_reg[28]_i_3__6_n_0 ;
  wire \abs_reg[28]_i_4__6_n_0 ;
  wire \abs_reg[28]_i_5__6_n_0 ;
  wire \abs_reg[28]_i_6__6_n_0 ;
  wire \abs_reg[31]_i_1__6_n_0 ;
  wire \abs_reg[31]_i_3__6_n_0 ;
  wire \abs_reg[31]_i_4__6_n_0 ;
  wire \abs_reg[31]_i_5__6_n_0 ;
  wire \abs_reg[4]_i_3__6_n_0 ;
  wire \abs_reg[4]_i_4__6_n_0 ;
  wire \abs_reg[4]_i_5__6_n_0 ;
  wire \abs_reg[4]_i_6__6_n_0 ;
  wire \abs_reg[4]_i_7__6_n_0 ;
  wire \abs_reg[8]_i_3__6_n_0 ;
  wire \abs_reg[8]_i_4__6_n_0 ;
  wire \abs_reg[8]_i_5__6_n_0 ;
  wire \abs_reg[8]_i_6__6_n_0 ;
  wire \abs_reg_reg[12]_i_2__6_n_0 ;
  wire \abs_reg_reg[16]_i_2__6_n_0 ;
  wire \abs_reg_reg[20]_i_2__6_n_0 ;
  wire \abs_reg_reg[24]_i_2__6_n_0 ;
  wire \abs_reg_reg[28]_i_2__6_n_0 ;
  wire \abs_reg_reg[4]_i_2__6_n_0 ;
  wire \abs_reg_reg[8]_i_2__6_n_0 ;
  wire add_reg_reg_0;
  wire add_reg_reg_1;
  wire [15:0]add_reg_reg_2;
  wire add_reg_reg_n_106;
  wire add_reg_reg_n_107;
  wire add_reg_reg_n_108;
  wire add_reg_reg_n_109;
  wire add_reg_reg_n_110;
  wire add_reg_reg_n_111;
  wire add_reg_reg_n_112;
  wire add_reg_reg_n_113;
  wire add_reg_reg_n_114;
  wire add_reg_reg_n_115;
  wire add_reg_reg_n_116;
  wire add_reg_reg_n_117;
  wire add_reg_reg_n_118;
  wire add_reg_reg_n_119;
  wire add_reg_reg_n_120;
  wire add_reg_reg_n_121;
  wire add_reg_reg_n_122;
  wire add_reg_reg_n_123;
  wire add_reg_reg_n_124;
  wire add_reg_reg_n_125;
  wire add_reg_reg_n_126;
  wire add_reg_reg_n_127;
  wire add_reg_reg_n_128;
  wire add_reg_reg_n_129;
  wire add_reg_reg_n_130;
  wire add_reg_reg_n_131;
  wire add_reg_reg_n_132;
  wire add_reg_reg_n_133;
  wire add_reg_reg_n_134;
  wire add_reg_reg_n_135;
  wire add_reg_reg_n_136;
  wire add_reg_reg_n_137;
  wire add_reg_reg_n_138;
  wire add_reg_reg_n_139;
  wire add_reg_reg_n_140;
  wire add_reg_reg_n_141;
  wire add_reg_reg_n_142;
  wire add_reg_reg_n_143;
  wire add_reg_reg_n_144;
  wire add_reg_reg_n_145;
  wire add_reg_reg_n_146;
  wire add_reg_reg_n_147;
  wire add_reg_reg_n_148;
  wire add_reg_reg_n_149;
  wire add_reg_reg_n_150;
  wire add_reg_reg_n_151;
  wire add_reg_reg_n_152;
  wire add_reg_reg_n_153;
  wire btnDreg;
  wire clk_IBUF_BUFG;
  wire [30:4]do_abs;
  wire [31:4]do_abs0;
  wire en_reg;
  wire [27:0]line_err;
  wire [9:0]sub_reg_reg_0;
  wire [31:0]sub_reg_reg__0;
  wire [15:0]y_delay_1;
  wire y_delay_2;
  wire \y_delay_2_reg[0]_0 ;
  wire \y_delay_2_reg[10]_0 ;
  wire \y_delay_2_reg[11]_0 ;
  wire \y_delay_2_reg[12]_0 ;
  wire \y_delay_2_reg[13]_0 ;
  wire \y_delay_2_reg[14]_0 ;
  wire \y_delay_2_reg[15]_0 ;
  wire \y_delay_2_reg[1]_0 ;
  wire \y_delay_2_reg[2]_0 ;
  wire \y_delay_2_reg[3]_0 ;
  wire \y_delay_2_reg[4]_0 ;
  wire \y_delay_2_reg[5]_0 ;
  wire \y_delay_2_reg[6]_0 ;
  wire \y_delay_2_reg[7]_0 ;
  wire \y_delay_2_reg[8]_0 ;
  wire \y_delay_2_reg[9]_0 ;
  wire [2:0]\NLW_abs_reg_reg[12]_i_2__6_CO_UNCONNECTED ;
  wire [2:0]\NLW_abs_reg_reg[16]_i_2__6_CO_UNCONNECTED ;
  wire [2:0]\NLW_abs_reg_reg[20]_i_2__6_CO_UNCONNECTED ;
  wire [2:0]\NLW_abs_reg_reg[24]_i_2__6_CO_UNCONNECTED ;
  wire [2:0]\NLW_abs_reg_reg[28]_i_2__6_CO_UNCONNECTED ;
  wire [3:0]\NLW_abs_reg_reg[31]_i_2__6_CO_UNCONNECTED ;
  wire [3:3]\NLW_abs_reg_reg[31]_i_2__6_O_UNCONNECTED ;
  wire [2:0]\NLW_abs_reg_reg[4]_i_2__6_CO_UNCONNECTED ;
  wire [2:0]\NLW_abs_reg_reg[4]_i_2__6_O_UNCONNECTED ;
  wire [2:0]\NLW_abs_reg_reg[8]_i_2__6_CO_UNCONNECTED ;
  wire NLW_add_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_add_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_add_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_add_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_add_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_add_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_add_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_add_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_add_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_add_reg_reg_P_UNCONNECTED;
  wire NLW_sub_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_sub_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_sub_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_sub_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_sub_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_sub_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_sub_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_sub_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_sub_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_sub_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_sub_reg_reg_PCOUT_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[10]_i_1__6 
       (.I0(sub_reg_reg__0[10]),
        .I1(do_abs0[10]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[10]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[11]_i_1__6 
       (.I0(sub_reg_reg__0[11]),
        .I1(do_abs0[11]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[11]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[12]_i_1__6 
       (.I0(sub_reg_reg__0[12]),
        .I1(do_abs0[12]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[12]_i_3__6 
       (.I0(sub_reg_reg__0[12]),
        .O(\abs_reg[12]_i_3__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[12]_i_4__6 
       (.I0(sub_reg_reg__0[11]),
        .O(\abs_reg[12]_i_4__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[12]_i_5__6 
       (.I0(sub_reg_reg__0[10]),
        .O(\abs_reg[12]_i_5__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[12]_i_6__6 
       (.I0(sub_reg_reg__0[9]),
        .O(\abs_reg[12]_i_6__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[13]_i_1__6 
       (.I0(sub_reg_reg__0[13]),
        .I1(do_abs0[13]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[13]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[14]_i_1__6 
       (.I0(sub_reg_reg__0[14]),
        .I1(do_abs0[14]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[14]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[15]_i_1__6 
       (.I0(sub_reg_reg__0[15]),
        .I1(do_abs0[15]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[15]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[16]_i_1__6 
       (.I0(sub_reg_reg__0[16]),
        .I1(do_abs0[16]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[16]));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[16]_i_3__6 
       (.I0(sub_reg_reg__0[16]),
        .O(\abs_reg[16]_i_3__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[16]_i_4__6 
       (.I0(sub_reg_reg__0[15]),
        .O(\abs_reg[16]_i_4__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[16]_i_5__6 
       (.I0(sub_reg_reg__0[14]),
        .O(\abs_reg[16]_i_5__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[16]_i_6__6 
       (.I0(sub_reg_reg__0[13]),
        .O(\abs_reg[16]_i_6__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[17]_i_1__6 
       (.I0(sub_reg_reg__0[17]),
        .I1(do_abs0[17]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[17]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[18]_i_1__6 
       (.I0(sub_reg_reg__0[18]),
        .I1(do_abs0[18]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[18]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[19]_i_1__6 
       (.I0(sub_reg_reg__0[19]),
        .I1(do_abs0[19]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[19]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[20]_i_1__6 
       (.I0(sub_reg_reg__0[20]),
        .I1(do_abs0[20]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[20]));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[20]_i_3__6 
       (.I0(sub_reg_reg__0[20]),
        .O(\abs_reg[20]_i_3__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[20]_i_4__6 
       (.I0(sub_reg_reg__0[19]),
        .O(\abs_reg[20]_i_4__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[20]_i_5__6 
       (.I0(sub_reg_reg__0[18]),
        .O(\abs_reg[20]_i_5__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[20]_i_6__6 
       (.I0(sub_reg_reg__0[17]),
        .O(\abs_reg[20]_i_6__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[21]_i_1__6 
       (.I0(sub_reg_reg__0[21]),
        .I1(do_abs0[21]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[21]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[22]_i_1__6 
       (.I0(sub_reg_reg__0[22]),
        .I1(do_abs0[22]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[22]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[23]_i_1__6 
       (.I0(sub_reg_reg__0[23]),
        .I1(do_abs0[23]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[23]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[24]_i_1__6 
       (.I0(sub_reg_reg__0[24]),
        .I1(do_abs0[24]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[24]));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[24]_i_3__6 
       (.I0(sub_reg_reg__0[24]),
        .O(\abs_reg[24]_i_3__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[24]_i_4__6 
       (.I0(sub_reg_reg__0[23]),
        .O(\abs_reg[24]_i_4__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[24]_i_5__6 
       (.I0(sub_reg_reg__0[22]),
        .O(\abs_reg[24]_i_5__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[24]_i_6__6 
       (.I0(sub_reg_reg__0[21]),
        .O(\abs_reg[24]_i_6__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[25]_i_1__6 
       (.I0(sub_reg_reg__0[25]),
        .I1(do_abs0[25]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[25]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[26]_i_1__6 
       (.I0(sub_reg_reg__0[26]),
        .I1(do_abs0[26]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[26]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[27]_i_1__6 
       (.I0(sub_reg_reg__0[27]),
        .I1(do_abs0[27]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[27]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[28]_i_1__6 
       (.I0(sub_reg_reg__0[28]),
        .I1(do_abs0[28]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[28]));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[28]_i_3__6 
       (.I0(sub_reg_reg__0[28]),
        .O(\abs_reg[28]_i_3__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[28]_i_4__6 
       (.I0(sub_reg_reg__0[27]),
        .O(\abs_reg[28]_i_4__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[28]_i_5__6 
       (.I0(sub_reg_reg__0[26]),
        .O(\abs_reg[28]_i_5__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[28]_i_6__6 
       (.I0(sub_reg_reg__0[25]),
        .O(\abs_reg[28]_i_6__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[29]_i_1__6 
       (.I0(sub_reg_reg__0[29]),
        .I1(do_abs0[29]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[29]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[30]_i_1__6 
       (.I0(sub_reg_reg__0[30]),
        .I1(do_abs0[30]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[30]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \abs_reg[31]_i_1__6 
       (.I0(sub_reg_reg__0[31]),
        .I1(do_abs0[31]),
        .O(\abs_reg[31]_i_1__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[31]_i_3__6 
       (.I0(sub_reg_reg__0[31]),
        .O(\abs_reg[31]_i_3__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[31]_i_4__6 
       (.I0(sub_reg_reg__0[30]),
        .O(\abs_reg[31]_i_4__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[31]_i_5__6 
       (.I0(sub_reg_reg__0[29]),
        .O(\abs_reg[31]_i_5__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[4]_i_1__6 
       (.I0(sub_reg_reg__0[4]),
        .I1(do_abs0[4]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[4]_i_3__6 
       (.I0(sub_reg_reg__0[0]),
        .O(\abs_reg[4]_i_3__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[4]_i_4__6 
       (.I0(sub_reg_reg__0[4]),
        .O(\abs_reg[4]_i_4__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[4]_i_5__6 
       (.I0(sub_reg_reg__0[3]),
        .O(\abs_reg[4]_i_5__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[4]_i_6__6 
       (.I0(sub_reg_reg__0[2]),
        .O(\abs_reg[4]_i_6__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[4]_i_7__6 
       (.I0(sub_reg_reg__0[1]),
        .O(\abs_reg[4]_i_7__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[5]_i_1__6 
       (.I0(sub_reg_reg__0[5]),
        .I1(do_abs0[5]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[5]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[6]_i_1__6 
       (.I0(sub_reg_reg__0[6]),
        .I1(do_abs0[6]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[6]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[7]_i_1__6 
       (.I0(sub_reg_reg__0[7]),
        .I1(do_abs0[7]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[7]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[8]_i_1__6 
       (.I0(sub_reg_reg__0[8]),
        .I1(do_abs0[8]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[8]_i_3__6 
       (.I0(sub_reg_reg__0[8]),
        .O(\abs_reg[8]_i_3__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[8]_i_4__6 
       (.I0(sub_reg_reg__0[7]),
        .O(\abs_reg[8]_i_4__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[8]_i_5__6 
       (.I0(sub_reg_reg__0[6]),
        .O(\abs_reg[8]_i_5__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[8]_i_6__6 
       (.I0(sub_reg_reg__0[5]),
        .O(\abs_reg[8]_i_6__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[9]_i_1__6 
       (.I0(sub_reg_reg__0[9]),
        .I1(do_abs0[9]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[9]));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[10]),
        .Q(line_err[6]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[11]),
        .Q(line_err[7]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[12]),
        .Q(line_err[8]),
        .R(y_delay_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \abs_reg_reg[12]_i_2__6 
       (.CI(\abs_reg_reg[8]_i_2__6_n_0 ),
        .CO({\abs_reg_reg[12]_i_2__6_n_0 ,\NLW_abs_reg_reg[12]_i_2__6_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(do_abs0[12:9]),
        .S({\abs_reg[12]_i_3__6_n_0 ,\abs_reg[12]_i_4__6_n_0 ,\abs_reg[12]_i_5__6_n_0 ,\abs_reg[12]_i_6__6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[13]),
        .Q(line_err[9]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[14]),
        .Q(line_err[10]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[15]),
        .Q(line_err[11]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[16]),
        .Q(line_err[12]),
        .R(y_delay_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \abs_reg_reg[16]_i_2__6 
       (.CI(\abs_reg_reg[12]_i_2__6_n_0 ),
        .CO({\abs_reg_reg[16]_i_2__6_n_0 ,\NLW_abs_reg_reg[16]_i_2__6_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(do_abs0[16:13]),
        .S({\abs_reg[16]_i_3__6_n_0 ,\abs_reg[16]_i_4__6_n_0 ,\abs_reg[16]_i_5__6_n_0 ,\abs_reg[16]_i_6__6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[17]),
        .Q(line_err[13]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[18]),
        .Q(line_err[14]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[19]),
        .Q(line_err[15]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[20]),
        .Q(line_err[16]),
        .R(y_delay_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \abs_reg_reg[20]_i_2__6 
       (.CI(\abs_reg_reg[16]_i_2__6_n_0 ),
        .CO({\abs_reg_reg[20]_i_2__6_n_0 ,\NLW_abs_reg_reg[20]_i_2__6_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(do_abs0[20:17]),
        .S({\abs_reg[20]_i_3__6_n_0 ,\abs_reg[20]_i_4__6_n_0 ,\abs_reg[20]_i_5__6_n_0 ,\abs_reg[20]_i_6__6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[21]),
        .Q(line_err[17]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[22]),
        .Q(line_err[18]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[23]),
        .Q(line_err[19]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[24]),
        .Q(line_err[20]),
        .R(y_delay_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \abs_reg_reg[24]_i_2__6 
       (.CI(\abs_reg_reg[20]_i_2__6_n_0 ),
        .CO({\abs_reg_reg[24]_i_2__6_n_0 ,\NLW_abs_reg_reg[24]_i_2__6_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(do_abs0[24:21]),
        .S({\abs_reg[24]_i_3__6_n_0 ,\abs_reg[24]_i_4__6_n_0 ,\abs_reg[24]_i_5__6_n_0 ,\abs_reg[24]_i_6__6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[25]),
        .Q(line_err[21]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[26]),
        .Q(line_err[22]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[27]),
        .Q(line_err[23]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[28]),
        .Q(line_err[24]),
        .R(y_delay_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \abs_reg_reg[28]_i_2__6 
       (.CI(\abs_reg_reg[24]_i_2__6_n_0 ),
        .CO({\abs_reg_reg[28]_i_2__6_n_0 ,\NLW_abs_reg_reg[28]_i_2__6_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(do_abs0[28:25]),
        .S({\abs_reg[28]_i_3__6_n_0 ,\abs_reg[28]_i_4__6_n_0 ,\abs_reg[28]_i_5__6_n_0 ,\abs_reg[28]_i_6__6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[29]),
        .Q(line_err[25]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[30]),
        .Q(line_err[26]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\abs_reg[31]_i_1__6_n_0 ),
        .Q(line_err[27]),
        .R(y_delay_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \abs_reg_reg[31]_i_2__6 
       (.CI(\abs_reg_reg[28]_i_2__6_n_0 ),
        .CO(\NLW_abs_reg_reg[31]_i_2__6_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_abs_reg_reg[31]_i_2__6_O_UNCONNECTED [3],do_abs0[31:29]}),
        .S({1'b0,\abs_reg[31]_i_3__6_n_0 ,\abs_reg[31]_i_4__6_n_0 ,\abs_reg[31]_i_5__6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[4]),
        .Q(line_err[0]),
        .R(y_delay_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \abs_reg_reg[4]_i_2__6 
       (.CI(1'b0),
        .CO({\abs_reg_reg[4]_i_2__6_n_0 ,\NLW_abs_reg_reg[4]_i_2__6_CO_UNCONNECTED [2:0]}),
        .CYINIT(\abs_reg[4]_i_3__6_n_0 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({do_abs0[4],\NLW_abs_reg_reg[4]_i_2__6_O_UNCONNECTED [2:0]}),
        .S({\abs_reg[4]_i_4__6_n_0 ,\abs_reg[4]_i_5__6_n_0 ,\abs_reg[4]_i_6__6_n_0 ,\abs_reg[4]_i_7__6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[5]),
        .Q(line_err[1]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[6]),
        .Q(line_err[2]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[7]),
        .Q(line_err[3]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[8]),
        .Q(line_err[4]),
        .R(y_delay_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \abs_reg_reg[8]_i_2__6 
       (.CI(\abs_reg_reg[4]_i_2__6_n_0 ),
        .CO({\abs_reg_reg[8]_i_2__6_n_0 ,\NLW_abs_reg_reg[8]_i_2__6_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(do_abs0[8:5]),
        .S({\abs_reg[8]_i_3__6_n_0 ,\abs_reg[8]_i_4__6_n_0 ,\abs_reg[8]_i_5__6_n_0 ,\abs_reg[8]_i_6__6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[9]),
        .Q(line_err[5]),
        .R(y_delay_2));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    add_reg_reg
       (.A({DOB[15],DOB[15],DOB[15],DOB[15],DOB[15],DOB[15],DOB[15],DOB[15],DOB[15],DOB[15],DOB[15],DOB[15],DOB[15],DOB[15],DOB}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_add_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DOB[15],DOB[15],DOB}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_add_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_add_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_add_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(add_reg_reg_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(add_reg_reg_1),
        .CEC(CEC),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(en_reg),
        .CEP(en_reg),
        .CLK(clk_IBUF_BUFG),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_add_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_add_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_add_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_add_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_add_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({add_reg_reg_n_106,add_reg_reg_n_107,add_reg_reg_n_108,add_reg_reg_n_109,add_reg_reg_n_110,add_reg_reg_n_111,add_reg_reg_n_112,add_reg_reg_n_113,add_reg_reg_n_114,add_reg_reg_n_115,add_reg_reg_n_116,add_reg_reg_n_117,add_reg_reg_n_118,add_reg_reg_n_119,add_reg_reg_n_120,add_reg_reg_n_121,add_reg_reg_n_122,add_reg_reg_n_123,add_reg_reg_n_124,add_reg_reg_n_125,add_reg_reg_n_126,add_reg_reg_n_127,add_reg_reg_n_128,add_reg_reg_n_129,add_reg_reg_n_130,add_reg_reg_n_131,add_reg_reg_n_132,add_reg_reg_n_133,add_reg_reg_n_134,add_reg_reg_n_135,add_reg_reg_n_136,add_reg_reg_n_137,add_reg_reg_n_138,add_reg_reg_n_139,add_reg_reg_n_140,add_reg_reg_n_141,add_reg_reg_n_142,add_reg_reg_n_143,add_reg_reg_n_144,add_reg_reg_n_145,add_reg_reg_n_146,add_reg_reg_n_147,add_reg_reg_n_148,add_reg_reg_n_149,add_reg_reg_n_150,add_reg_reg_n_151,add_reg_reg_n_152,add_reg_reg_n_153}),
        .RSTA(btnDreg),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(btnDreg),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(y_delay_2),
        .RSTP(y_delay_2),
        .UNDERFLOW(NLW_add_reg_reg_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("NONE"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    sub_reg_reg
       (.A({A[7],A[7],A[7],A[7],A[7],A[7],A[7],A[7],A[7],A[7:6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6:5],A[5],A[5],A[5],A[5:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_sub_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({sub_reg_reg_0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_sub_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_sub_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_sub_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(en_reg),
        .CLK(clk_IBUF_BUFG),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_sub_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .OVERFLOW(NLW_sub_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_sub_reg_reg_P_UNCONNECTED[47:32],sub_reg_reg__0}),
        .PATTERNBDETECT(NLW_sub_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_sub_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({add_reg_reg_n_106,add_reg_reg_n_107,add_reg_reg_n_108,add_reg_reg_n_109,add_reg_reg_n_110,add_reg_reg_n_111,add_reg_reg_n_112,add_reg_reg_n_113,add_reg_reg_n_114,add_reg_reg_n_115,add_reg_reg_n_116,add_reg_reg_n_117,add_reg_reg_n_118,add_reg_reg_n_119,add_reg_reg_n_120,add_reg_reg_n_121,add_reg_reg_n_122,add_reg_reg_n_123,add_reg_reg_n_124,add_reg_reg_n_125,add_reg_reg_n_126,add_reg_reg_n_127,add_reg_reg_n_128,add_reg_reg_n_129,add_reg_reg_n_130,add_reg_reg_n_131,add_reg_reg_n_132,add_reg_reg_n_133,add_reg_reg_n_134,add_reg_reg_n_135,add_reg_reg_n_136,add_reg_reg_n_137,add_reg_reg_n_138,add_reg_reg_n_139,add_reg_reg_n_140,add_reg_reg_n_141,add_reg_reg_n_142,add_reg_reg_n_143,add_reg_reg_n_144,add_reg_reg_n_145,add_reg_reg_n_146,add_reg_reg_n_147,add_reg_reg_n_148,add_reg_reg_n_149,add_reg_reg_n_150,add_reg_reg_n_151,add_reg_reg_n_152,add_reg_reg_n_153}),
        .PCOUT(NLW_sub_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(y_delay_2),
        .UNDERFLOW(NLW_sub_reg_reg_UNDERFLOW_UNCONNECTED));
  FDRE #(
    .INIT(1'b0)) 
    \y_delay_1_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(I1),
        .D(Q[0]),
        .Q(y_delay_1[0]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \y_delay_1_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(I1),
        .D(Q[10]),
        .Q(y_delay_1[10]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \y_delay_1_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(I1),
        .D(Q[11]),
        .Q(y_delay_1[11]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \y_delay_1_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(I1),
        .D(Q[12]),
        .Q(y_delay_1[12]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \y_delay_1_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(I1),
        .D(Q[13]),
        .Q(y_delay_1[13]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \y_delay_1_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(I1),
        .D(Q[14]),
        .Q(y_delay_1[14]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \y_delay_1_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(I1),
        .D(Q[15]),
        .Q(y_delay_1[15]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \y_delay_1_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(I1),
        .D(Q[1]),
        .Q(y_delay_1[1]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \y_delay_1_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(I1),
        .D(Q[2]),
        .Q(y_delay_1[2]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \y_delay_1_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(I1),
        .D(Q[3]),
        .Q(y_delay_1[3]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \y_delay_1_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(I1),
        .D(Q[4]),
        .Q(y_delay_1[4]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \y_delay_1_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(I1),
        .D(Q[5]),
        .Q(y_delay_1[5]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \y_delay_1_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(I1),
        .D(Q[6]),
        .Q(y_delay_1[6]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \y_delay_1_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(I1),
        .D(Q[7]),
        .Q(y_delay_1[7]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \y_delay_1_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(I1),
        .D(Q[8]),
        .Q(y_delay_1[8]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \y_delay_1_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(I1),
        .D(Q[9]),
        .Q(y_delay_1[9]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \y_delay_2_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(y_delay_1[0]),
        .Q(\y_delay_2_reg[0]_0 ),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \y_delay_2_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(y_delay_1[10]),
        .Q(\y_delay_2_reg[10]_0 ),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \y_delay_2_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(y_delay_1[11]),
        .Q(\y_delay_2_reg[11]_0 ),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \y_delay_2_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(y_delay_1[12]),
        .Q(\y_delay_2_reg[12]_0 ),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \y_delay_2_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(y_delay_1[13]),
        .Q(\y_delay_2_reg[13]_0 ),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \y_delay_2_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(y_delay_1[14]),
        .Q(\y_delay_2_reg[14]_0 ),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \y_delay_2_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(y_delay_1[15]),
        .Q(\y_delay_2_reg[15]_0 ),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \y_delay_2_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(y_delay_1[1]),
        .Q(\y_delay_2_reg[1]_0 ),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \y_delay_2_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(y_delay_1[2]),
        .Q(\y_delay_2_reg[2]_0 ),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \y_delay_2_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(y_delay_1[3]),
        .Q(\y_delay_2_reg[3]_0 ),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \y_delay_2_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(y_delay_1[4]),
        .Q(\y_delay_2_reg[4]_0 ),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \y_delay_2_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(y_delay_1[5]),
        .Q(\y_delay_2_reg[5]_0 ),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \y_delay_2_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(y_delay_1[6]),
        .Q(\y_delay_2_reg[6]_0 ),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \y_delay_2_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(y_delay_1[7]),
        .Q(\y_delay_2_reg[7]_0 ),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \y_delay_2_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(y_delay_1[8]),
        .Q(\y_delay_2_reg[8]_0 ),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \y_delay_2_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(y_delay_1[9]),
        .Q(\y_delay_2_reg[9]_0 ),
        .R(y_delay_2));
endmodule

(* ORIG_REF_NAME = "linecalc" *) 
module linecalc_7
   (line_err,
    add_reg_reg_0,
    add_reg_reg_1,
    CEC,
    en_reg,
    clk_IBUF_BUFG,
    btnDreg,
    y_delay_2,
    DOA,
    add_reg_reg_2,
    B,
    A);
  output [27:0]line_err;
  input add_reg_reg_0;
  input add_reg_reg_1;
  input CEC;
  input en_reg;
  input clk_IBUF_BUFG;
  input btnDreg;
  input y_delay_2;
  input [15:0]DOA;
  input [15:0]add_reg_reg_2;
  input [9:0]B;
  input [7:0]A;

  wire [7:0]A;
  wire [9:0]B;
  wire CEC;
  wire [15:0]DOA;
  wire \abs_reg[12]_i_3__7_n_0 ;
  wire \abs_reg[12]_i_4__7_n_0 ;
  wire \abs_reg[12]_i_5__7_n_0 ;
  wire \abs_reg[12]_i_6__7_n_0 ;
  wire \abs_reg[16]_i_3__7_n_0 ;
  wire \abs_reg[16]_i_4__7_n_0 ;
  wire \abs_reg[16]_i_5__7_n_0 ;
  wire \abs_reg[16]_i_6__7_n_0 ;
  wire \abs_reg[20]_i_3__7_n_0 ;
  wire \abs_reg[20]_i_4__7_n_0 ;
  wire \abs_reg[20]_i_5__7_n_0 ;
  wire \abs_reg[20]_i_6__7_n_0 ;
  wire \abs_reg[24]_i_3__7_n_0 ;
  wire \abs_reg[24]_i_4__7_n_0 ;
  wire \abs_reg[24]_i_5__7_n_0 ;
  wire \abs_reg[24]_i_6__7_n_0 ;
  wire \abs_reg[28]_i_3__7_n_0 ;
  wire \abs_reg[28]_i_4__7_n_0 ;
  wire \abs_reg[28]_i_5__7_n_0 ;
  wire \abs_reg[28]_i_6__7_n_0 ;
  wire \abs_reg[31]_i_1__7_n_0 ;
  wire \abs_reg[31]_i_3__7_n_0 ;
  wire \abs_reg[31]_i_4__7_n_0 ;
  wire \abs_reg[31]_i_5__7_n_0 ;
  wire \abs_reg[4]_i_3__7_n_0 ;
  wire \abs_reg[4]_i_4__7_n_0 ;
  wire \abs_reg[4]_i_5__7_n_0 ;
  wire \abs_reg[4]_i_6__7_n_0 ;
  wire \abs_reg[4]_i_7__7_n_0 ;
  wire \abs_reg[8]_i_3__7_n_0 ;
  wire \abs_reg[8]_i_4__7_n_0 ;
  wire \abs_reg[8]_i_5__7_n_0 ;
  wire \abs_reg[8]_i_6__7_n_0 ;
  wire \abs_reg_reg[12]_i_2__7_n_0 ;
  wire \abs_reg_reg[16]_i_2__7_n_0 ;
  wire \abs_reg_reg[20]_i_2__7_n_0 ;
  wire \abs_reg_reg[24]_i_2__7_n_0 ;
  wire \abs_reg_reg[28]_i_2__7_n_0 ;
  wire \abs_reg_reg[4]_i_2__7_n_0 ;
  wire \abs_reg_reg[8]_i_2__7_n_0 ;
  wire add_reg_reg_0;
  wire add_reg_reg_1;
  wire [15:0]add_reg_reg_2;
  wire add_reg_reg_n_106;
  wire add_reg_reg_n_107;
  wire add_reg_reg_n_108;
  wire add_reg_reg_n_109;
  wire add_reg_reg_n_110;
  wire add_reg_reg_n_111;
  wire add_reg_reg_n_112;
  wire add_reg_reg_n_113;
  wire add_reg_reg_n_114;
  wire add_reg_reg_n_115;
  wire add_reg_reg_n_116;
  wire add_reg_reg_n_117;
  wire add_reg_reg_n_118;
  wire add_reg_reg_n_119;
  wire add_reg_reg_n_120;
  wire add_reg_reg_n_121;
  wire add_reg_reg_n_122;
  wire add_reg_reg_n_123;
  wire add_reg_reg_n_124;
  wire add_reg_reg_n_125;
  wire add_reg_reg_n_126;
  wire add_reg_reg_n_127;
  wire add_reg_reg_n_128;
  wire add_reg_reg_n_129;
  wire add_reg_reg_n_130;
  wire add_reg_reg_n_131;
  wire add_reg_reg_n_132;
  wire add_reg_reg_n_133;
  wire add_reg_reg_n_134;
  wire add_reg_reg_n_135;
  wire add_reg_reg_n_136;
  wire add_reg_reg_n_137;
  wire add_reg_reg_n_138;
  wire add_reg_reg_n_139;
  wire add_reg_reg_n_140;
  wire add_reg_reg_n_141;
  wire add_reg_reg_n_142;
  wire add_reg_reg_n_143;
  wire add_reg_reg_n_144;
  wire add_reg_reg_n_145;
  wire add_reg_reg_n_146;
  wire add_reg_reg_n_147;
  wire add_reg_reg_n_148;
  wire add_reg_reg_n_149;
  wire add_reg_reg_n_150;
  wire add_reg_reg_n_151;
  wire add_reg_reg_n_152;
  wire add_reg_reg_n_153;
  wire btnDreg;
  wire clk_IBUF_BUFG;
  wire [30:4]do_abs;
  wire [31:4]do_abs0;
  wire en_reg;
  wire [27:0]line_err;
  wire [31:0]sub_reg_reg__0;
  wire y_delay_2;
  wire [2:0]\NLW_abs_reg_reg[12]_i_2__7_CO_UNCONNECTED ;
  wire [2:0]\NLW_abs_reg_reg[16]_i_2__7_CO_UNCONNECTED ;
  wire [2:0]\NLW_abs_reg_reg[20]_i_2__7_CO_UNCONNECTED ;
  wire [2:0]\NLW_abs_reg_reg[24]_i_2__7_CO_UNCONNECTED ;
  wire [2:0]\NLW_abs_reg_reg[28]_i_2__7_CO_UNCONNECTED ;
  wire [3:0]\NLW_abs_reg_reg[31]_i_2__7_CO_UNCONNECTED ;
  wire [3:3]\NLW_abs_reg_reg[31]_i_2__7_O_UNCONNECTED ;
  wire [2:0]\NLW_abs_reg_reg[4]_i_2__7_CO_UNCONNECTED ;
  wire [2:0]\NLW_abs_reg_reg[4]_i_2__7_O_UNCONNECTED ;
  wire [2:0]\NLW_abs_reg_reg[8]_i_2__7_CO_UNCONNECTED ;
  wire NLW_add_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_add_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_add_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_add_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_add_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_add_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_add_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_add_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_add_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_add_reg_reg_P_UNCONNECTED;
  wire NLW_sub_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_sub_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_sub_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_sub_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_sub_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_sub_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_sub_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_sub_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_sub_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_sub_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_sub_reg_reg_PCOUT_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[10]_i_1__7 
       (.I0(sub_reg_reg__0[10]),
        .I1(do_abs0[10]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[10]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[11]_i_1__7 
       (.I0(sub_reg_reg__0[11]),
        .I1(do_abs0[11]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[11]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[12]_i_1__7 
       (.I0(sub_reg_reg__0[12]),
        .I1(do_abs0[12]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[12]_i_3__7 
       (.I0(sub_reg_reg__0[12]),
        .O(\abs_reg[12]_i_3__7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[12]_i_4__7 
       (.I0(sub_reg_reg__0[11]),
        .O(\abs_reg[12]_i_4__7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[12]_i_5__7 
       (.I0(sub_reg_reg__0[10]),
        .O(\abs_reg[12]_i_5__7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[12]_i_6__7 
       (.I0(sub_reg_reg__0[9]),
        .O(\abs_reg[12]_i_6__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[13]_i_1__7 
       (.I0(sub_reg_reg__0[13]),
        .I1(do_abs0[13]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[13]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[14]_i_1__7 
       (.I0(sub_reg_reg__0[14]),
        .I1(do_abs0[14]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[14]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[15]_i_1__7 
       (.I0(sub_reg_reg__0[15]),
        .I1(do_abs0[15]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[15]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[16]_i_1__7 
       (.I0(sub_reg_reg__0[16]),
        .I1(do_abs0[16]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[16]));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[16]_i_3__7 
       (.I0(sub_reg_reg__0[16]),
        .O(\abs_reg[16]_i_3__7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[16]_i_4__7 
       (.I0(sub_reg_reg__0[15]),
        .O(\abs_reg[16]_i_4__7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[16]_i_5__7 
       (.I0(sub_reg_reg__0[14]),
        .O(\abs_reg[16]_i_5__7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[16]_i_6__7 
       (.I0(sub_reg_reg__0[13]),
        .O(\abs_reg[16]_i_6__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[17]_i_1__7 
       (.I0(sub_reg_reg__0[17]),
        .I1(do_abs0[17]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[17]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[18]_i_1__7 
       (.I0(sub_reg_reg__0[18]),
        .I1(do_abs0[18]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[18]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[19]_i_1__7 
       (.I0(sub_reg_reg__0[19]),
        .I1(do_abs0[19]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[19]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[20]_i_1__7 
       (.I0(sub_reg_reg__0[20]),
        .I1(do_abs0[20]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[20]));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[20]_i_3__7 
       (.I0(sub_reg_reg__0[20]),
        .O(\abs_reg[20]_i_3__7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[20]_i_4__7 
       (.I0(sub_reg_reg__0[19]),
        .O(\abs_reg[20]_i_4__7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[20]_i_5__7 
       (.I0(sub_reg_reg__0[18]),
        .O(\abs_reg[20]_i_5__7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[20]_i_6__7 
       (.I0(sub_reg_reg__0[17]),
        .O(\abs_reg[20]_i_6__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[21]_i_1__7 
       (.I0(sub_reg_reg__0[21]),
        .I1(do_abs0[21]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[21]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[22]_i_1__7 
       (.I0(sub_reg_reg__0[22]),
        .I1(do_abs0[22]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[22]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[23]_i_1__7 
       (.I0(sub_reg_reg__0[23]),
        .I1(do_abs0[23]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[23]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[24]_i_1__7 
       (.I0(sub_reg_reg__0[24]),
        .I1(do_abs0[24]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[24]));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[24]_i_3__7 
       (.I0(sub_reg_reg__0[24]),
        .O(\abs_reg[24]_i_3__7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[24]_i_4__7 
       (.I0(sub_reg_reg__0[23]),
        .O(\abs_reg[24]_i_4__7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[24]_i_5__7 
       (.I0(sub_reg_reg__0[22]),
        .O(\abs_reg[24]_i_5__7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[24]_i_6__7 
       (.I0(sub_reg_reg__0[21]),
        .O(\abs_reg[24]_i_6__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[25]_i_1__7 
       (.I0(sub_reg_reg__0[25]),
        .I1(do_abs0[25]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[25]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[26]_i_1__7 
       (.I0(sub_reg_reg__0[26]),
        .I1(do_abs0[26]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[26]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[27]_i_1__7 
       (.I0(sub_reg_reg__0[27]),
        .I1(do_abs0[27]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[27]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[28]_i_1__7 
       (.I0(sub_reg_reg__0[28]),
        .I1(do_abs0[28]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[28]));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[28]_i_3__7 
       (.I0(sub_reg_reg__0[28]),
        .O(\abs_reg[28]_i_3__7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[28]_i_4__7 
       (.I0(sub_reg_reg__0[27]),
        .O(\abs_reg[28]_i_4__7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[28]_i_5__7 
       (.I0(sub_reg_reg__0[26]),
        .O(\abs_reg[28]_i_5__7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[28]_i_6__7 
       (.I0(sub_reg_reg__0[25]),
        .O(\abs_reg[28]_i_6__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[29]_i_1__7 
       (.I0(sub_reg_reg__0[29]),
        .I1(do_abs0[29]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[29]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[30]_i_1__7 
       (.I0(sub_reg_reg__0[30]),
        .I1(do_abs0[30]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[30]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \abs_reg[31]_i_1__7 
       (.I0(sub_reg_reg__0[31]),
        .I1(do_abs0[31]),
        .O(\abs_reg[31]_i_1__7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[31]_i_3__7 
       (.I0(sub_reg_reg__0[31]),
        .O(\abs_reg[31]_i_3__7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[31]_i_4__7 
       (.I0(sub_reg_reg__0[30]),
        .O(\abs_reg[31]_i_4__7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[31]_i_5__7 
       (.I0(sub_reg_reg__0[29]),
        .O(\abs_reg[31]_i_5__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[4]_i_1__7 
       (.I0(sub_reg_reg__0[4]),
        .I1(do_abs0[4]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[4]_i_3__7 
       (.I0(sub_reg_reg__0[0]),
        .O(\abs_reg[4]_i_3__7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[4]_i_4__7 
       (.I0(sub_reg_reg__0[4]),
        .O(\abs_reg[4]_i_4__7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[4]_i_5__7 
       (.I0(sub_reg_reg__0[3]),
        .O(\abs_reg[4]_i_5__7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[4]_i_6__7 
       (.I0(sub_reg_reg__0[2]),
        .O(\abs_reg[4]_i_6__7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[4]_i_7__7 
       (.I0(sub_reg_reg__0[1]),
        .O(\abs_reg[4]_i_7__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[5]_i_1__7 
       (.I0(sub_reg_reg__0[5]),
        .I1(do_abs0[5]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[5]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[6]_i_1__7 
       (.I0(sub_reg_reg__0[6]),
        .I1(do_abs0[6]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[6]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[7]_i_1__7 
       (.I0(sub_reg_reg__0[7]),
        .I1(do_abs0[7]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[7]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[8]_i_1__7 
       (.I0(sub_reg_reg__0[8]),
        .I1(do_abs0[8]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[8]_i_3__7 
       (.I0(sub_reg_reg__0[8]),
        .O(\abs_reg[8]_i_3__7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[8]_i_4__7 
       (.I0(sub_reg_reg__0[7]),
        .O(\abs_reg[8]_i_4__7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[8]_i_5__7 
       (.I0(sub_reg_reg__0[6]),
        .O(\abs_reg[8]_i_5__7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[8]_i_6__7 
       (.I0(sub_reg_reg__0[5]),
        .O(\abs_reg[8]_i_6__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[9]_i_1__7 
       (.I0(sub_reg_reg__0[9]),
        .I1(do_abs0[9]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[9]));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[10]),
        .Q(line_err[6]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[11]),
        .Q(line_err[7]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[12]),
        .Q(line_err[8]),
        .R(y_delay_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \abs_reg_reg[12]_i_2__7 
       (.CI(\abs_reg_reg[8]_i_2__7_n_0 ),
        .CO({\abs_reg_reg[12]_i_2__7_n_0 ,\NLW_abs_reg_reg[12]_i_2__7_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(do_abs0[12:9]),
        .S({\abs_reg[12]_i_3__7_n_0 ,\abs_reg[12]_i_4__7_n_0 ,\abs_reg[12]_i_5__7_n_0 ,\abs_reg[12]_i_6__7_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[13]),
        .Q(line_err[9]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[14]),
        .Q(line_err[10]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[15]),
        .Q(line_err[11]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[16]),
        .Q(line_err[12]),
        .R(y_delay_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \abs_reg_reg[16]_i_2__7 
       (.CI(\abs_reg_reg[12]_i_2__7_n_0 ),
        .CO({\abs_reg_reg[16]_i_2__7_n_0 ,\NLW_abs_reg_reg[16]_i_2__7_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(do_abs0[16:13]),
        .S({\abs_reg[16]_i_3__7_n_0 ,\abs_reg[16]_i_4__7_n_0 ,\abs_reg[16]_i_5__7_n_0 ,\abs_reg[16]_i_6__7_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[17]),
        .Q(line_err[13]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[18]),
        .Q(line_err[14]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[19]),
        .Q(line_err[15]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[20]),
        .Q(line_err[16]),
        .R(y_delay_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \abs_reg_reg[20]_i_2__7 
       (.CI(\abs_reg_reg[16]_i_2__7_n_0 ),
        .CO({\abs_reg_reg[20]_i_2__7_n_0 ,\NLW_abs_reg_reg[20]_i_2__7_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(do_abs0[20:17]),
        .S({\abs_reg[20]_i_3__7_n_0 ,\abs_reg[20]_i_4__7_n_0 ,\abs_reg[20]_i_5__7_n_0 ,\abs_reg[20]_i_6__7_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[21]),
        .Q(line_err[17]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[22]),
        .Q(line_err[18]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[23]),
        .Q(line_err[19]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[24]),
        .Q(line_err[20]),
        .R(y_delay_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \abs_reg_reg[24]_i_2__7 
       (.CI(\abs_reg_reg[20]_i_2__7_n_0 ),
        .CO({\abs_reg_reg[24]_i_2__7_n_0 ,\NLW_abs_reg_reg[24]_i_2__7_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(do_abs0[24:21]),
        .S({\abs_reg[24]_i_3__7_n_0 ,\abs_reg[24]_i_4__7_n_0 ,\abs_reg[24]_i_5__7_n_0 ,\abs_reg[24]_i_6__7_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[25]),
        .Q(line_err[21]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[26]),
        .Q(line_err[22]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[27]),
        .Q(line_err[23]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[28]),
        .Q(line_err[24]),
        .R(y_delay_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \abs_reg_reg[28]_i_2__7 
       (.CI(\abs_reg_reg[24]_i_2__7_n_0 ),
        .CO({\abs_reg_reg[28]_i_2__7_n_0 ,\NLW_abs_reg_reg[28]_i_2__7_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(do_abs0[28:25]),
        .S({\abs_reg[28]_i_3__7_n_0 ,\abs_reg[28]_i_4__7_n_0 ,\abs_reg[28]_i_5__7_n_0 ,\abs_reg[28]_i_6__7_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[29]),
        .Q(line_err[25]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[30]),
        .Q(line_err[26]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\abs_reg[31]_i_1__7_n_0 ),
        .Q(line_err[27]),
        .R(y_delay_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \abs_reg_reg[31]_i_2__7 
       (.CI(\abs_reg_reg[28]_i_2__7_n_0 ),
        .CO(\NLW_abs_reg_reg[31]_i_2__7_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_abs_reg_reg[31]_i_2__7_O_UNCONNECTED [3],do_abs0[31:29]}),
        .S({1'b0,\abs_reg[31]_i_3__7_n_0 ,\abs_reg[31]_i_4__7_n_0 ,\abs_reg[31]_i_5__7_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[4]),
        .Q(line_err[0]),
        .R(y_delay_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \abs_reg_reg[4]_i_2__7 
       (.CI(1'b0),
        .CO({\abs_reg_reg[4]_i_2__7_n_0 ,\NLW_abs_reg_reg[4]_i_2__7_CO_UNCONNECTED [2:0]}),
        .CYINIT(\abs_reg[4]_i_3__7_n_0 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({do_abs0[4],\NLW_abs_reg_reg[4]_i_2__7_O_UNCONNECTED [2:0]}),
        .S({\abs_reg[4]_i_4__7_n_0 ,\abs_reg[4]_i_5__7_n_0 ,\abs_reg[4]_i_6__7_n_0 ,\abs_reg[4]_i_7__7_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[5]),
        .Q(line_err[1]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[6]),
        .Q(line_err[2]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[7]),
        .Q(line_err[3]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[8]),
        .Q(line_err[4]),
        .R(y_delay_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \abs_reg_reg[8]_i_2__7 
       (.CI(\abs_reg_reg[4]_i_2__7_n_0 ),
        .CO({\abs_reg_reg[8]_i_2__7_n_0 ,\NLW_abs_reg_reg[8]_i_2__7_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(do_abs0[8:5]),
        .S({\abs_reg[8]_i_3__7_n_0 ,\abs_reg[8]_i_4__7_n_0 ,\abs_reg[8]_i_5__7_n_0 ,\abs_reg[8]_i_6__7_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[9]),
        .Q(line_err[5]),
        .R(y_delay_2));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    add_reg_reg
       (.A({DOA[15],DOA[15],DOA[15],DOA[15],DOA[15],DOA[15],DOA[15],DOA[15],DOA[15],DOA[15],DOA[15],DOA[15],DOA[15],DOA[15],DOA}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_add_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DOA[15],DOA[15],DOA}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_add_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_add_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_add_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(add_reg_reg_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(add_reg_reg_1),
        .CEC(CEC),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(en_reg),
        .CEP(en_reg),
        .CLK(clk_IBUF_BUFG),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_add_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_add_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_add_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_add_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_add_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({add_reg_reg_n_106,add_reg_reg_n_107,add_reg_reg_n_108,add_reg_reg_n_109,add_reg_reg_n_110,add_reg_reg_n_111,add_reg_reg_n_112,add_reg_reg_n_113,add_reg_reg_n_114,add_reg_reg_n_115,add_reg_reg_n_116,add_reg_reg_n_117,add_reg_reg_n_118,add_reg_reg_n_119,add_reg_reg_n_120,add_reg_reg_n_121,add_reg_reg_n_122,add_reg_reg_n_123,add_reg_reg_n_124,add_reg_reg_n_125,add_reg_reg_n_126,add_reg_reg_n_127,add_reg_reg_n_128,add_reg_reg_n_129,add_reg_reg_n_130,add_reg_reg_n_131,add_reg_reg_n_132,add_reg_reg_n_133,add_reg_reg_n_134,add_reg_reg_n_135,add_reg_reg_n_136,add_reg_reg_n_137,add_reg_reg_n_138,add_reg_reg_n_139,add_reg_reg_n_140,add_reg_reg_n_141,add_reg_reg_n_142,add_reg_reg_n_143,add_reg_reg_n_144,add_reg_reg_n_145,add_reg_reg_n_146,add_reg_reg_n_147,add_reg_reg_n_148,add_reg_reg_n_149,add_reg_reg_n_150,add_reg_reg_n_151,add_reg_reg_n_152,add_reg_reg_n_153}),
        .RSTA(btnDreg),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(btnDreg),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(y_delay_2),
        .RSTP(y_delay_2),
        .UNDERFLOW(NLW_add_reg_reg_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("NONE"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    sub_reg_reg
       (.A({A[7],A[7],A[7],A[7],A[7],A[7],A[7],A[7],A[7],A[7:6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6:5],A[5],A[5],A[5],A[5:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_sub_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_sub_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_sub_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_sub_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(en_reg),
        .CLK(clk_IBUF_BUFG),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_sub_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .OVERFLOW(NLW_sub_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_sub_reg_reg_P_UNCONNECTED[47:32],sub_reg_reg__0}),
        .PATTERNBDETECT(NLW_sub_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_sub_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({add_reg_reg_n_106,add_reg_reg_n_107,add_reg_reg_n_108,add_reg_reg_n_109,add_reg_reg_n_110,add_reg_reg_n_111,add_reg_reg_n_112,add_reg_reg_n_113,add_reg_reg_n_114,add_reg_reg_n_115,add_reg_reg_n_116,add_reg_reg_n_117,add_reg_reg_n_118,add_reg_reg_n_119,add_reg_reg_n_120,add_reg_reg_n_121,add_reg_reg_n_122,add_reg_reg_n_123,add_reg_reg_n_124,add_reg_reg_n_125,add_reg_reg_n_126,add_reg_reg_n_127,add_reg_reg_n_128,add_reg_reg_n_129,add_reg_reg_n_130,add_reg_reg_n_131,add_reg_reg_n_132,add_reg_reg_n_133,add_reg_reg_n_134,add_reg_reg_n_135,add_reg_reg_n_136,add_reg_reg_n_137,add_reg_reg_n_138,add_reg_reg_n_139,add_reg_reg_n_140,add_reg_reg_n_141,add_reg_reg_n_142,add_reg_reg_n_143,add_reg_reg_n_144,add_reg_reg_n_145,add_reg_reg_n_146,add_reg_reg_n_147,add_reg_reg_n_148,add_reg_reg_n_149,add_reg_reg_n_150,add_reg_reg_n_151,add_reg_reg_n_152,add_reg_reg_n_153}),
        .PCOUT(NLW_sub_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(y_delay_2),
        .UNDERFLOW(NLW_sub_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "linecalc" *) 
module linecalc_8
   (line_err,
    add_reg_reg_0,
    add_reg_reg_1,
    CEC,
    en_reg,
    clk_IBUF_BUFG,
    btnDreg,
    y_delay_2,
    DOB,
    DOA,
    add_reg_reg_2,
    sub_reg_reg_0,
    A);
  output [27:0]line_err;
  input add_reg_reg_0;
  input add_reg_reg_1;
  input CEC;
  input en_reg;
  input clk_IBUF_BUFG;
  input btnDreg;
  input y_delay_2;
  input [15:0]DOB;
  input [15:0]DOA;
  input [15:0]add_reg_reg_2;
  input [9:0]sub_reg_reg_0;
  input [7:0]A;

  wire [7:0]A;
  wire CEC;
  wire [15:0]DOA;
  wire [15:0]DOB;
  wire \abs_reg[12]_i_3__8_n_0 ;
  wire \abs_reg[12]_i_4__8_n_0 ;
  wire \abs_reg[12]_i_5__8_n_0 ;
  wire \abs_reg[12]_i_6__8_n_0 ;
  wire \abs_reg[16]_i_3__8_n_0 ;
  wire \abs_reg[16]_i_4__8_n_0 ;
  wire \abs_reg[16]_i_5__8_n_0 ;
  wire \abs_reg[16]_i_6__8_n_0 ;
  wire \abs_reg[20]_i_3__8_n_0 ;
  wire \abs_reg[20]_i_4__8_n_0 ;
  wire \abs_reg[20]_i_5__8_n_0 ;
  wire \abs_reg[20]_i_6__8_n_0 ;
  wire \abs_reg[24]_i_3__8_n_0 ;
  wire \abs_reg[24]_i_4__8_n_0 ;
  wire \abs_reg[24]_i_5__8_n_0 ;
  wire \abs_reg[24]_i_6__8_n_0 ;
  wire \abs_reg[28]_i_3__8_n_0 ;
  wire \abs_reg[28]_i_4__8_n_0 ;
  wire \abs_reg[28]_i_5__8_n_0 ;
  wire \abs_reg[28]_i_6__8_n_0 ;
  wire \abs_reg[31]_i_1__8_n_0 ;
  wire \abs_reg[31]_i_3__8_n_0 ;
  wire \abs_reg[31]_i_4__8_n_0 ;
  wire \abs_reg[31]_i_5__8_n_0 ;
  wire \abs_reg[4]_i_3__8_n_0 ;
  wire \abs_reg[4]_i_4__8_n_0 ;
  wire \abs_reg[4]_i_5__8_n_0 ;
  wire \abs_reg[4]_i_6__8_n_0 ;
  wire \abs_reg[4]_i_7__8_n_0 ;
  wire \abs_reg[8]_i_3__8_n_0 ;
  wire \abs_reg[8]_i_4__8_n_0 ;
  wire \abs_reg[8]_i_5__8_n_0 ;
  wire \abs_reg[8]_i_6__8_n_0 ;
  wire \abs_reg_reg[12]_i_2__8_n_0 ;
  wire \abs_reg_reg[16]_i_2__8_n_0 ;
  wire \abs_reg_reg[20]_i_2__8_n_0 ;
  wire \abs_reg_reg[24]_i_2__8_n_0 ;
  wire \abs_reg_reg[28]_i_2__8_n_0 ;
  wire \abs_reg_reg[4]_i_2__8_n_0 ;
  wire \abs_reg_reg[8]_i_2__8_n_0 ;
  wire add_reg_reg_0;
  wire add_reg_reg_1;
  wire [15:0]add_reg_reg_2;
  wire add_reg_reg_n_106;
  wire add_reg_reg_n_107;
  wire add_reg_reg_n_108;
  wire add_reg_reg_n_109;
  wire add_reg_reg_n_110;
  wire add_reg_reg_n_111;
  wire add_reg_reg_n_112;
  wire add_reg_reg_n_113;
  wire add_reg_reg_n_114;
  wire add_reg_reg_n_115;
  wire add_reg_reg_n_116;
  wire add_reg_reg_n_117;
  wire add_reg_reg_n_118;
  wire add_reg_reg_n_119;
  wire add_reg_reg_n_120;
  wire add_reg_reg_n_121;
  wire add_reg_reg_n_122;
  wire add_reg_reg_n_123;
  wire add_reg_reg_n_124;
  wire add_reg_reg_n_125;
  wire add_reg_reg_n_126;
  wire add_reg_reg_n_127;
  wire add_reg_reg_n_128;
  wire add_reg_reg_n_129;
  wire add_reg_reg_n_130;
  wire add_reg_reg_n_131;
  wire add_reg_reg_n_132;
  wire add_reg_reg_n_133;
  wire add_reg_reg_n_134;
  wire add_reg_reg_n_135;
  wire add_reg_reg_n_136;
  wire add_reg_reg_n_137;
  wire add_reg_reg_n_138;
  wire add_reg_reg_n_139;
  wire add_reg_reg_n_140;
  wire add_reg_reg_n_141;
  wire add_reg_reg_n_142;
  wire add_reg_reg_n_143;
  wire add_reg_reg_n_144;
  wire add_reg_reg_n_145;
  wire add_reg_reg_n_146;
  wire add_reg_reg_n_147;
  wire add_reg_reg_n_148;
  wire add_reg_reg_n_149;
  wire add_reg_reg_n_150;
  wire add_reg_reg_n_151;
  wire add_reg_reg_n_152;
  wire add_reg_reg_n_153;
  wire btnDreg;
  wire clk_IBUF_BUFG;
  wire [30:4]do_abs;
  wire [31:4]do_abs0;
  wire en_reg;
  wire [27:0]line_err;
  wire [9:0]sub_reg_reg_0;
  wire [31:0]sub_reg_reg__0;
  wire y_delay_2;
  wire [2:0]\NLW_abs_reg_reg[12]_i_2__8_CO_UNCONNECTED ;
  wire [2:0]\NLW_abs_reg_reg[16]_i_2__8_CO_UNCONNECTED ;
  wire [2:0]\NLW_abs_reg_reg[20]_i_2__8_CO_UNCONNECTED ;
  wire [2:0]\NLW_abs_reg_reg[24]_i_2__8_CO_UNCONNECTED ;
  wire [2:0]\NLW_abs_reg_reg[28]_i_2__8_CO_UNCONNECTED ;
  wire [3:0]\NLW_abs_reg_reg[31]_i_2__8_CO_UNCONNECTED ;
  wire [3:3]\NLW_abs_reg_reg[31]_i_2__8_O_UNCONNECTED ;
  wire [2:0]\NLW_abs_reg_reg[4]_i_2__8_CO_UNCONNECTED ;
  wire [2:0]\NLW_abs_reg_reg[4]_i_2__8_O_UNCONNECTED ;
  wire [2:0]\NLW_abs_reg_reg[8]_i_2__8_CO_UNCONNECTED ;
  wire NLW_add_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_add_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_add_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_add_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_add_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_add_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_add_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_add_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_add_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_add_reg_reg_P_UNCONNECTED;
  wire NLW_sub_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_sub_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_sub_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_sub_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_sub_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_sub_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_sub_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_sub_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_sub_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_sub_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_sub_reg_reg_PCOUT_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[10]_i_1__8 
       (.I0(sub_reg_reg__0[10]),
        .I1(do_abs0[10]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[10]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[11]_i_1__8 
       (.I0(sub_reg_reg__0[11]),
        .I1(do_abs0[11]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[11]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[12]_i_1__8 
       (.I0(sub_reg_reg__0[12]),
        .I1(do_abs0[12]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[12]_i_3__8 
       (.I0(sub_reg_reg__0[12]),
        .O(\abs_reg[12]_i_3__8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[12]_i_4__8 
       (.I0(sub_reg_reg__0[11]),
        .O(\abs_reg[12]_i_4__8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[12]_i_5__8 
       (.I0(sub_reg_reg__0[10]),
        .O(\abs_reg[12]_i_5__8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[12]_i_6__8 
       (.I0(sub_reg_reg__0[9]),
        .O(\abs_reg[12]_i_6__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[13]_i_1__8 
       (.I0(sub_reg_reg__0[13]),
        .I1(do_abs0[13]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[13]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[14]_i_1__8 
       (.I0(sub_reg_reg__0[14]),
        .I1(do_abs0[14]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[14]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[15]_i_1__8 
       (.I0(sub_reg_reg__0[15]),
        .I1(do_abs0[15]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[15]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[16]_i_1__8 
       (.I0(sub_reg_reg__0[16]),
        .I1(do_abs0[16]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[16]));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[16]_i_3__8 
       (.I0(sub_reg_reg__0[16]),
        .O(\abs_reg[16]_i_3__8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[16]_i_4__8 
       (.I0(sub_reg_reg__0[15]),
        .O(\abs_reg[16]_i_4__8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[16]_i_5__8 
       (.I0(sub_reg_reg__0[14]),
        .O(\abs_reg[16]_i_5__8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[16]_i_6__8 
       (.I0(sub_reg_reg__0[13]),
        .O(\abs_reg[16]_i_6__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[17]_i_1__8 
       (.I0(sub_reg_reg__0[17]),
        .I1(do_abs0[17]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[17]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[18]_i_1__8 
       (.I0(sub_reg_reg__0[18]),
        .I1(do_abs0[18]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[18]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[19]_i_1__8 
       (.I0(sub_reg_reg__0[19]),
        .I1(do_abs0[19]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[19]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[20]_i_1__8 
       (.I0(sub_reg_reg__0[20]),
        .I1(do_abs0[20]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[20]));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[20]_i_3__8 
       (.I0(sub_reg_reg__0[20]),
        .O(\abs_reg[20]_i_3__8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[20]_i_4__8 
       (.I0(sub_reg_reg__0[19]),
        .O(\abs_reg[20]_i_4__8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[20]_i_5__8 
       (.I0(sub_reg_reg__0[18]),
        .O(\abs_reg[20]_i_5__8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[20]_i_6__8 
       (.I0(sub_reg_reg__0[17]),
        .O(\abs_reg[20]_i_6__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[21]_i_1__8 
       (.I0(sub_reg_reg__0[21]),
        .I1(do_abs0[21]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[21]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[22]_i_1__8 
       (.I0(sub_reg_reg__0[22]),
        .I1(do_abs0[22]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[22]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[23]_i_1__8 
       (.I0(sub_reg_reg__0[23]),
        .I1(do_abs0[23]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[23]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[24]_i_1__8 
       (.I0(sub_reg_reg__0[24]),
        .I1(do_abs0[24]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[24]));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[24]_i_3__8 
       (.I0(sub_reg_reg__0[24]),
        .O(\abs_reg[24]_i_3__8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[24]_i_4__8 
       (.I0(sub_reg_reg__0[23]),
        .O(\abs_reg[24]_i_4__8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[24]_i_5__8 
       (.I0(sub_reg_reg__0[22]),
        .O(\abs_reg[24]_i_5__8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[24]_i_6__8 
       (.I0(sub_reg_reg__0[21]),
        .O(\abs_reg[24]_i_6__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[25]_i_1__8 
       (.I0(sub_reg_reg__0[25]),
        .I1(do_abs0[25]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[25]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[26]_i_1__8 
       (.I0(sub_reg_reg__0[26]),
        .I1(do_abs0[26]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[26]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[27]_i_1__8 
       (.I0(sub_reg_reg__0[27]),
        .I1(do_abs0[27]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[27]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[28]_i_1__8 
       (.I0(sub_reg_reg__0[28]),
        .I1(do_abs0[28]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[28]));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[28]_i_3__8 
       (.I0(sub_reg_reg__0[28]),
        .O(\abs_reg[28]_i_3__8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[28]_i_4__8 
       (.I0(sub_reg_reg__0[27]),
        .O(\abs_reg[28]_i_4__8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[28]_i_5__8 
       (.I0(sub_reg_reg__0[26]),
        .O(\abs_reg[28]_i_5__8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[28]_i_6__8 
       (.I0(sub_reg_reg__0[25]),
        .O(\abs_reg[28]_i_6__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[29]_i_1__8 
       (.I0(sub_reg_reg__0[29]),
        .I1(do_abs0[29]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[29]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[30]_i_1__8 
       (.I0(sub_reg_reg__0[30]),
        .I1(do_abs0[30]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[30]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \abs_reg[31]_i_1__8 
       (.I0(sub_reg_reg__0[31]),
        .I1(do_abs0[31]),
        .O(\abs_reg[31]_i_1__8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[31]_i_3__8 
       (.I0(sub_reg_reg__0[31]),
        .O(\abs_reg[31]_i_3__8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[31]_i_4__8 
       (.I0(sub_reg_reg__0[30]),
        .O(\abs_reg[31]_i_4__8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[31]_i_5__8 
       (.I0(sub_reg_reg__0[29]),
        .O(\abs_reg[31]_i_5__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[4]_i_1__8 
       (.I0(sub_reg_reg__0[4]),
        .I1(do_abs0[4]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[4]_i_3__8 
       (.I0(sub_reg_reg__0[0]),
        .O(\abs_reg[4]_i_3__8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[4]_i_4__8 
       (.I0(sub_reg_reg__0[4]),
        .O(\abs_reg[4]_i_4__8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[4]_i_5__8 
       (.I0(sub_reg_reg__0[3]),
        .O(\abs_reg[4]_i_5__8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[4]_i_6__8 
       (.I0(sub_reg_reg__0[2]),
        .O(\abs_reg[4]_i_6__8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[4]_i_7__8 
       (.I0(sub_reg_reg__0[1]),
        .O(\abs_reg[4]_i_7__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[5]_i_1__8 
       (.I0(sub_reg_reg__0[5]),
        .I1(do_abs0[5]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[5]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[6]_i_1__8 
       (.I0(sub_reg_reg__0[6]),
        .I1(do_abs0[6]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[6]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[7]_i_1__8 
       (.I0(sub_reg_reg__0[7]),
        .I1(do_abs0[7]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[7]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[8]_i_1__8 
       (.I0(sub_reg_reg__0[8]),
        .I1(do_abs0[8]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[8]_i_3__8 
       (.I0(sub_reg_reg__0[8]),
        .O(\abs_reg[8]_i_3__8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[8]_i_4__8 
       (.I0(sub_reg_reg__0[7]),
        .O(\abs_reg[8]_i_4__8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[8]_i_5__8 
       (.I0(sub_reg_reg__0[6]),
        .O(\abs_reg[8]_i_5__8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[8]_i_6__8 
       (.I0(sub_reg_reg__0[5]),
        .O(\abs_reg[8]_i_6__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[9]_i_1__8 
       (.I0(sub_reg_reg__0[9]),
        .I1(do_abs0[9]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[9]));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[10]),
        .Q(line_err[6]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[11]),
        .Q(line_err[7]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[12]),
        .Q(line_err[8]),
        .R(y_delay_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \abs_reg_reg[12]_i_2__8 
       (.CI(\abs_reg_reg[8]_i_2__8_n_0 ),
        .CO({\abs_reg_reg[12]_i_2__8_n_0 ,\NLW_abs_reg_reg[12]_i_2__8_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(do_abs0[12:9]),
        .S({\abs_reg[12]_i_3__8_n_0 ,\abs_reg[12]_i_4__8_n_0 ,\abs_reg[12]_i_5__8_n_0 ,\abs_reg[12]_i_6__8_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[13]),
        .Q(line_err[9]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[14]),
        .Q(line_err[10]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[15]),
        .Q(line_err[11]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[16]),
        .Q(line_err[12]),
        .R(y_delay_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \abs_reg_reg[16]_i_2__8 
       (.CI(\abs_reg_reg[12]_i_2__8_n_0 ),
        .CO({\abs_reg_reg[16]_i_2__8_n_0 ,\NLW_abs_reg_reg[16]_i_2__8_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(do_abs0[16:13]),
        .S({\abs_reg[16]_i_3__8_n_0 ,\abs_reg[16]_i_4__8_n_0 ,\abs_reg[16]_i_5__8_n_0 ,\abs_reg[16]_i_6__8_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[17]),
        .Q(line_err[13]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[18]),
        .Q(line_err[14]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[19]),
        .Q(line_err[15]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[20]),
        .Q(line_err[16]),
        .R(y_delay_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \abs_reg_reg[20]_i_2__8 
       (.CI(\abs_reg_reg[16]_i_2__8_n_0 ),
        .CO({\abs_reg_reg[20]_i_2__8_n_0 ,\NLW_abs_reg_reg[20]_i_2__8_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(do_abs0[20:17]),
        .S({\abs_reg[20]_i_3__8_n_0 ,\abs_reg[20]_i_4__8_n_0 ,\abs_reg[20]_i_5__8_n_0 ,\abs_reg[20]_i_6__8_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[21]),
        .Q(line_err[17]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[22]),
        .Q(line_err[18]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[23]),
        .Q(line_err[19]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[24]),
        .Q(line_err[20]),
        .R(y_delay_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \abs_reg_reg[24]_i_2__8 
       (.CI(\abs_reg_reg[20]_i_2__8_n_0 ),
        .CO({\abs_reg_reg[24]_i_2__8_n_0 ,\NLW_abs_reg_reg[24]_i_2__8_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(do_abs0[24:21]),
        .S({\abs_reg[24]_i_3__8_n_0 ,\abs_reg[24]_i_4__8_n_0 ,\abs_reg[24]_i_5__8_n_0 ,\abs_reg[24]_i_6__8_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[25]),
        .Q(line_err[21]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[26]),
        .Q(line_err[22]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[27]),
        .Q(line_err[23]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[28]),
        .Q(line_err[24]),
        .R(y_delay_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \abs_reg_reg[28]_i_2__8 
       (.CI(\abs_reg_reg[24]_i_2__8_n_0 ),
        .CO({\abs_reg_reg[28]_i_2__8_n_0 ,\NLW_abs_reg_reg[28]_i_2__8_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(do_abs0[28:25]),
        .S({\abs_reg[28]_i_3__8_n_0 ,\abs_reg[28]_i_4__8_n_0 ,\abs_reg[28]_i_5__8_n_0 ,\abs_reg[28]_i_6__8_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[29]),
        .Q(line_err[25]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[30]),
        .Q(line_err[26]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\abs_reg[31]_i_1__8_n_0 ),
        .Q(line_err[27]),
        .R(y_delay_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \abs_reg_reg[31]_i_2__8 
       (.CI(\abs_reg_reg[28]_i_2__8_n_0 ),
        .CO(\NLW_abs_reg_reg[31]_i_2__8_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_abs_reg_reg[31]_i_2__8_O_UNCONNECTED [3],do_abs0[31:29]}),
        .S({1'b0,\abs_reg[31]_i_3__8_n_0 ,\abs_reg[31]_i_4__8_n_0 ,\abs_reg[31]_i_5__8_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[4]),
        .Q(line_err[0]),
        .R(y_delay_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \abs_reg_reg[4]_i_2__8 
       (.CI(1'b0),
        .CO({\abs_reg_reg[4]_i_2__8_n_0 ,\NLW_abs_reg_reg[4]_i_2__8_CO_UNCONNECTED [2:0]}),
        .CYINIT(\abs_reg[4]_i_3__8_n_0 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({do_abs0[4],\NLW_abs_reg_reg[4]_i_2__8_O_UNCONNECTED [2:0]}),
        .S({\abs_reg[4]_i_4__8_n_0 ,\abs_reg[4]_i_5__8_n_0 ,\abs_reg[4]_i_6__8_n_0 ,\abs_reg[4]_i_7__8_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[5]),
        .Q(line_err[1]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[6]),
        .Q(line_err[2]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[7]),
        .Q(line_err[3]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[8]),
        .Q(line_err[4]),
        .R(y_delay_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \abs_reg_reg[8]_i_2__8 
       (.CI(\abs_reg_reg[4]_i_2__8_n_0 ),
        .CO({\abs_reg_reg[8]_i_2__8_n_0 ,\NLW_abs_reg_reg[8]_i_2__8_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(do_abs0[8:5]),
        .S({\abs_reg[8]_i_3__8_n_0 ,\abs_reg[8]_i_4__8_n_0 ,\abs_reg[8]_i_5__8_n_0 ,\abs_reg[8]_i_6__8_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[9]),
        .Q(line_err[5]),
        .R(y_delay_2));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    add_reg_reg
       (.A({DOA[15],DOA[15],DOA[15],DOA[15],DOA[15],DOA[15],DOA[15],DOA[15],DOA[15],DOA[15],DOA[15],DOA[15],DOA[15],DOA[15],DOA}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_add_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DOB[15],DOB[15],DOB}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_add_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_add_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_add_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(add_reg_reg_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(add_reg_reg_1),
        .CEC(CEC),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(en_reg),
        .CEP(en_reg),
        .CLK(clk_IBUF_BUFG),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_add_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_add_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_add_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_add_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_add_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({add_reg_reg_n_106,add_reg_reg_n_107,add_reg_reg_n_108,add_reg_reg_n_109,add_reg_reg_n_110,add_reg_reg_n_111,add_reg_reg_n_112,add_reg_reg_n_113,add_reg_reg_n_114,add_reg_reg_n_115,add_reg_reg_n_116,add_reg_reg_n_117,add_reg_reg_n_118,add_reg_reg_n_119,add_reg_reg_n_120,add_reg_reg_n_121,add_reg_reg_n_122,add_reg_reg_n_123,add_reg_reg_n_124,add_reg_reg_n_125,add_reg_reg_n_126,add_reg_reg_n_127,add_reg_reg_n_128,add_reg_reg_n_129,add_reg_reg_n_130,add_reg_reg_n_131,add_reg_reg_n_132,add_reg_reg_n_133,add_reg_reg_n_134,add_reg_reg_n_135,add_reg_reg_n_136,add_reg_reg_n_137,add_reg_reg_n_138,add_reg_reg_n_139,add_reg_reg_n_140,add_reg_reg_n_141,add_reg_reg_n_142,add_reg_reg_n_143,add_reg_reg_n_144,add_reg_reg_n_145,add_reg_reg_n_146,add_reg_reg_n_147,add_reg_reg_n_148,add_reg_reg_n_149,add_reg_reg_n_150,add_reg_reg_n_151,add_reg_reg_n_152,add_reg_reg_n_153}),
        .RSTA(btnDreg),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(btnDreg),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(y_delay_2),
        .RSTP(y_delay_2),
        .UNDERFLOW(NLW_add_reg_reg_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("NONE"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    sub_reg_reg
       (.A({A[7],A[7],A[7],A[7],A[7],A[7],A[7],A[7],A[7],A[7:6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6:5],A[5],A[5],A[5],A[5:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_sub_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({sub_reg_reg_0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_sub_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_sub_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_sub_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(en_reg),
        .CLK(clk_IBUF_BUFG),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_sub_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .OVERFLOW(NLW_sub_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_sub_reg_reg_P_UNCONNECTED[47:32],sub_reg_reg__0}),
        .PATTERNBDETECT(NLW_sub_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_sub_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({add_reg_reg_n_106,add_reg_reg_n_107,add_reg_reg_n_108,add_reg_reg_n_109,add_reg_reg_n_110,add_reg_reg_n_111,add_reg_reg_n_112,add_reg_reg_n_113,add_reg_reg_n_114,add_reg_reg_n_115,add_reg_reg_n_116,add_reg_reg_n_117,add_reg_reg_n_118,add_reg_reg_n_119,add_reg_reg_n_120,add_reg_reg_n_121,add_reg_reg_n_122,add_reg_reg_n_123,add_reg_reg_n_124,add_reg_reg_n_125,add_reg_reg_n_126,add_reg_reg_n_127,add_reg_reg_n_128,add_reg_reg_n_129,add_reg_reg_n_130,add_reg_reg_n_131,add_reg_reg_n_132,add_reg_reg_n_133,add_reg_reg_n_134,add_reg_reg_n_135,add_reg_reg_n_136,add_reg_reg_n_137,add_reg_reg_n_138,add_reg_reg_n_139,add_reg_reg_n_140,add_reg_reg_n_141,add_reg_reg_n_142,add_reg_reg_n_143,add_reg_reg_n_144,add_reg_reg_n_145,add_reg_reg_n_146,add_reg_reg_n_147,add_reg_reg_n_148,add_reg_reg_n_149,add_reg_reg_n_150,add_reg_reg_n_151,add_reg_reg_n_152,add_reg_reg_n_153}),
        .PCOUT(NLW_sub_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(y_delay_2),
        .UNDERFLOW(NLW_sub_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "linecalc" *) 
module linecalc_9
   (line_err,
    add_reg_reg_0,
    add_reg_reg_1,
    CEC,
    en_reg,
    clk_IBUF_BUFG,
    btnDreg,
    y_delay_2,
    DOA,
    DOB,
    add_reg_reg_2,
    B,
    A,
    sub_reg_reg_0);
  output [27:0]line_err;
  input add_reg_reg_0;
  input add_reg_reg_1;
  input CEC;
  input en_reg;
  input clk_IBUF_BUFG;
  input btnDreg;
  input y_delay_2;
  input [15:0]DOA;
  input [15:0]DOB;
  input [15:0]add_reg_reg_2;
  input [9:0]B;
  input [5:0]A;
  input [1:0]sub_reg_reg_0;

  wire [5:0]A;
  wire [9:0]B;
  wire CEC;
  wire [15:0]DOA;
  wire [15:0]DOB;
  wire \abs_reg[12]_i_3__9_n_0 ;
  wire \abs_reg[12]_i_4__9_n_0 ;
  wire \abs_reg[12]_i_5__9_n_0 ;
  wire \abs_reg[12]_i_6__9_n_0 ;
  wire \abs_reg[16]_i_3__9_n_0 ;
  wire \abs_reg[16]_i_4__9_n_0 ;
  wire \abs_reg[16]_i_5__9_n_0 ;
  wire \abs_reg[16]_i_6__9_n_0 ;
  wire \abs_reg[20]_i_3__9_n_0 ;
  wire \abs_reg[20]_i_4__9_n_0 ;
  wire \abs_reg[20]_i_5__9_n_0 ;
  wire \abs_reg[20]_i_6__9_n_0 ;
  wire \abs_reg[24]_i_3__9_n_0 ;
  wire \abs_reg[24]_i_4__9_n_0 ;
  wire \abs_reg[24]_i_5__9_n_0 ;
  wire \abs_reg[24]_i_6__9_n_0 ;
  wire \abs_reg[28]_i_3__9_n_0 ;
  wire \abs_reg[28]_i_4__9_n_0 ;
  wire \abs_reg[28]_i_5__9_n_0 ;
  wire \abs_reg[28]_i_6__9_n_0 ;
  wire \abs_reg[31]_i_1__9_n_0 ;
  wire \abs_reg[31]_i_3__9_n_0 ;
  wire \abs_reg[31]_i_4__9_n_0 ;
  wire \abs_reg[31]_i_5__9_n_0 ;
  wire \abs_reg[4]_i_3__9_n_0 ;
  wire \abs_reg[4]_i_4__9_n_0 ;
  wire \abs_reg[4]_i_5__9_n_0 ;
  wire \abs_reg[4]_i_6__9_n_0 ;
  wire \abs_reg[4]_i_7__9_n_0 ;
  wire \abs_reg[8]_i_3__9_n_0 ;
  wire \abs_reg[8]_i_4__9_n_0 ;
  wire \abs_reg[8]_i_5__9_n_0 ;
  wire \abs_reg[8]_i_6__9_n_0 ;
  wire \abs_reg_reg[12]_i_2__9_n_0 ;
  wire \abs_reg_reg[16]_i_2__9_n_0 ;
  wire \abs_reg_reg[20]_i_2__9_n_0 ;
  wire \abs_reg_reg[24]_i_2__9_n_0 ;
  wire \abs_reg_reg[28]_i_2__9_n_0 ;
  wire \abs_reg_reg[4]_i_2__9_n_0 ;
  wire \abs_reg_reg[8]_i_2__9_n_0 ;
  wire add_reg_reg_0;
  wire add_reg_reg_1;
  wire [15:0]add_reg_reg_2;
  wire add_reg_reg_n_106;
  wire add_reg_reg_n_107;
  wire add_reg_reg_n_108;
  wire add_reg_reg_n_109;
  wire add_reg_reg_n_110;
  wire add_reg_reg_n_111;
  wire add_reg_reg_n_112;
  wire add_reg_reg_n_113;
  wire add_reg_reg_n_114;
  wire add_reg_reg_n_115;
  wire add_reg_reg_n_116;
  wire add_reg_reg_n_117;
  wire add_reg_reg_n_118;
  wire add_reg_reg_n_119;
  wire add_reg_reg_n_120;
  wire add_reg_reg_n_121;
  wire add_reg_reg_n_122;
  wire add_reg_reg_n_123;
  wire add_reg_reg_n_124;
  wire add_reg_reg_n_125;
  wire add_reg_reg_n_126;
  wire add_reg_reg_n_127;
  wire add_reg_reg_n_128;
  wire add_reg_reg_n_129;
  wire add_reg_reg_n_130;
  wire add_reg_reg_n_131;
  wire add_reg_reg_n_132;
  wire add_reg_reg_n_133;
  wire add_reg_reg_n_134;
  wire add_reg_reg_n_135;
  wire add_reg_reg_n_136;
  wire add_reg_reg_n_137;
  wire add_reg_reg_n_138;
  wire add_reg_reg_n_139;
  wire add_reg_reg_n_140;
  wire add_reg_reg_n_141;
  wire add_reg_reg_n_142;
  wire add_reg_reg_n_143;
  wire add_reg_reg_n_144;
  wire add_reg_reg_n_145;
  wire add_reg_reg_n_146;
  wire add_reg_reg_n_147;
  wire add_reg_reg_n_148;
  wire add_reg_reg_n_149;
  wire add_reg_reg_n_150;
  wire add_reg_reg_n_151;
  wire add_reg_reg_n_152;
  wire add_reg_reg_n_153;
  wire btnDreg;
  wire clk_IBUF_BUFG;
  wire [30:4]do_abs;
  wire [31:4]do_abs0;
  wire en_reg;
  wire [27:0]line_err;
  wire [1:0]sub_reg_reg_0;
  wire [31:0]sub_reg_reg__0;
  wire y_delay_2;
  wire [2:0]\NLW_abs_reg_reg[12]_i_2__9_CO_UNCONNECTED ;
  wire [2:0]\NLW_abs_reg_reg[16]_i_2__9_CO_UNCONNECTED ;
  wire [2:0]\NLW_abs_reg_reg[20]_i_2__9_CO_UNCONNECTED ;
  wire [2:0]\NLW_abs_reg_reg[24]_i_2__9_CO_UNCONNECTED ;
  wire [2:0]\NLW_abs_reg_reg[28]_i_2__9_CO_UNCONNECTED ;
  wire [3:0]\NLW_abs_reg_reg[31]_i_2__9_CO_UNCONNECTED ;
  wire [3:3]\NLW_abs_reg_reg[31]_i_2__9_O_UNCONNECTED ;
  wire [2:0]\NLW_abs_reg_reg[4]_i_2__9_CO_UNCONNECTED ;
  wire [2:0]\NLW_abs_reg_reg[4]_i_2__9_O_UNCONNECTED ;
  wire [2:0]\NLW_abs_reg_reg[8]_i_2__9_CO_UNCONNECTED ;
  wire NLW_add_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_add_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_add_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_add_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_add_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_add_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_add_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_add_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_add_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_add_reg_reg_P_UNCONNECTED;
  wire NLW_sub_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_sub_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_sub_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_sub_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_sub_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_sub_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_sub_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_sub_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_sub_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_sub_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_sub_reg_reg_PCOUT_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[10]_i_1__9 
       (.I0(sub_reg_reg__0[10]),
        .I1(do_abs0[10]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[10]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[11]_i_1__9 
       (.I0(sub_reg_reg__0[11]),
        .I1(do_abs0[11]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[11]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[12]_i_1__9 
       (.I0(sub_reg_reg__0[12]),
        .I1(do_abs0[12]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[12]_i_3__9 
       (.I0(sub_reg_reg__0[12]),
        .O(\abs_reg[12]_i_3__9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[12]_i_4__9 
       (.I0(sub_reg_reg__0[11]),
        .O(\abs_reg[12]_i_4__9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[12]_i_5__9 
       (.I0(sub_reg_reg__0[10]),
        .O(\abs_reg[12]_i_5__9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[12]_i_6__9 
       (.I0(sub_reg_reg__0[9]),
        .O(\abs_reg[12]_i_6__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[13]_i_1__9 
       (.I0(sub_reg_reg__0[13]),
        .I1(do_abs0[13]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[13]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[14]_i_1__9 
       (.I0(sub_reg_reg__0[14]),
        .I1(do_abs0[14]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[14]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[15]_i_1__9 
       (.I0(sub_reg_reg__0[15]),
        .I1(do_abs0[15]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[15]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[16]_i_1__9 
       (.I0(sub_reg_reg__0[16]),
        .I1(do_abs0[16]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[16]));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[16]_i_3__9 
       (.I0(sub_reg_reg__0[16]),
        .O(\abs_reg[16]_i_3__9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[16]_i_4__9 
       (.I0(sub_reg_reg__0[15]),
        .O(\abs_reg[16]_i_4__9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[16]_i_5__9 
       (.I0(sub_reg_reg__0[14]),
        .O(\abs_reg[16]_i_5__9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[16]_i_6__9 
       (.I0(sub_reg_reg__0[13]),
        .O(\abs_reg[16]_i_6__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[17]_i_1__9 
       (.I0(sub_reg_reg__0[17]),
        .I1(do_abs0[17]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[17]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[18]_i_1__9 
       (.I0(sub_reg_reg__0[18]),
        .I1(do_abs0[18]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[18]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[19]_i_1__9 
       (.I0(sub_reg_reg__0[19]),
        .I1(do_abs0[19]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[19]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[20]_i_1__9 
       (.I0(sub_reg_reg__0[20]),
        .I1(do_abs0[20]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[20]));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[20]_i_3__9 
       (.I0(sub_reg_reg__0[20]),
        .O(\abs_reg[20]_i_3__9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[20]_i_4__9 
       (.I0(sub_reg_reg__0[19]),
        .O(\abs_reg[20]_i_4__9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[20]_i_5__9 
       (.I0(sub_reg_reg__0[18]),
        .O(\abs_reg[20]_i_5__9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[20]_i_6__9 
       (.I0(sub_reg_reg__0[17]),
        .O(\abs_reg[20]_i_6__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[21]_i_1__9 
       (.I0(sub_reg_reg__0[21]),
        .I1(do_abs0[21]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[21]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[22]_i_1__9 
       (.I0(sub_reg_reg__0[22]),
        .I1(do_abs0[22]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[22]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[23]_i_1__9 
       (.I0(sub_reg_reg__0[23]),
        .I1(do_abs0[23]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[23]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[24]_i_1__9 
       (.I0(sub_reg_reg__0[24]),
        .I1(do_abs0[24]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[24]));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[24]_i_3__9 
       (.I0(sub_reg_reg__0[24]),
        .O(\abs_reg[24]_i_3__9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[24]_i_4__9 
       (.I0(sub_reg_reg__0[23]),
        .O(\abs_reg[24]_i_4__9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[24]_i_5__9 
       (.I0(sub_reg_reg__0[22]),
        .O(\abs_reg[24]_i_5__9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[24]_i_6__9 
       (.I0(sub_reg_reg__0[21]),
        .O(\abs_reg[24]_i_6__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[25]_i_1__9 
       (.I0(sub_reg_reg__0[25]),
        .I1(do_abs0[25]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[25]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[26]_i_1__9 
       (.I0(sub_reg_reg__0[26]),
        .I1(do_abs0[26]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[26]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[27]_i_1__9 
       (.I0(sub_reg_reg__0[27]),
        .I1(do_abs0[27]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[27]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[28]_i_1__9 
       (.I0(sub_reg_reg__0[28]),
        .I1(do_abs0[28]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[28]));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[28]_i_3__9 
       (.I0(sub_reg_reg__0[28]),
        .O(\abs_reg[28]_i_3__9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[28]_i_4__9 
       (.I0(sub_reg_reg__0[27]),
        .O(\abs_reg[28]_i_4__9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[28]_i_5__9 
       (.I0(sub_reg_reg__0[26]),
        .O(\abs_reg[28]_i_5__9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[28]_i_6__9 
       (.I0(sub_reg_reg__0[25]),
        .O(\abs_reg[28]_i_6__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[29]_i_1__9 
       (.I0(sub_reg_reg__0[29]),
        .I1(do_abs0[29]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[29]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[30]_i_1__9 
       (.I0(sub_reg_reg__0[30]),
        .I1(do_abs0[30]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[30]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \abs_reg[31]_i_1__9 
       (.I0(sub_reg_reg__0[31]),
        .I1(do_abs0[31]),
        .O(\abs_reg[31]_i_1__9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[31]_i_3__9 
       (.I0(sub_reg_reg__0[31]),
        .O(\abs_reg[31]_i_3__9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[31]_i_4__9 
       (.I0(sub_reg_reg__0[30]),
        .O(\abs_reg[31]_i_4__9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[31]_i_5__9 
       (.I0(sub_reg_reg__0[29]),
        .O(\abs_reg[31]_i_5__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[4]_i_1__9 
       (.I0(sub_reg_reg__0[4]),
        .I1(do_abs0[4]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[4]_i_3__9 
       (.I0(sub_reg_reg__0[0]),
        .O(\abs_reg[4]_i_3__9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[4]_i_4__9 
       (.I0(sub_reg_reg__0[4]),
        .O(\abs_reg[4]_i_4__9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[4]_i_5__9 
       (.I0(sub_reg_reg__0[3]),
        .O(\abs_reg[4]_i_5__9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[4]_i_6__9 
       (.I0(sub_reg_reg__0[2]),
        .O(\abs_reg[4]_i_6__9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[4]_i_7__9 
       (.I0(sub_reg_reg__0[1]),
        .O(\abs_reg[4]_i_7__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[5]_i_1__9 
       (.I0(sub_reg_reg__0[5]),
        .I1(do_abs0[5]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[5]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[6]_i_1__9 
       (.I0(sub_reg_reg__0[6]),
        .I1(do_abs0[6]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[6]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[7]_i_1__9 
       (.I0(sub_reg_reg__0[7]),
        .I1(do_abs0[7]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[7]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[8]_i_1__9 
       (.I0(sub_reg_reg__0[8]),
        .I1(do_abs0[8]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[8]_i_3__9 
       (.I0(sub_reg_reg__0[8]),
        .O(\abs_reg[8]_i_3__9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[8]_i_4__9 
       (.I0(sub_reg_reg__0[7]),
        .O(\abs_reg[8]_i_4__9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[8]_i_5__9 
       (.I0(sub_reg_reg__0[6]),
        .O(\abs_reg[8]_i_5__9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_reg[8]_i_6__9 
       (.I0(sub_reg_reg__0[5]),
        .O(\abs_reg[8]_i_6__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \abs_reg[9]_i_1__9 
       (.I0(sub_reg_reg__0[9]),
        .I1(do_abs0[9]),
        .I2(sub_reg_reg__0[31]),
        .O(do_abs[9]));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[10]),
        .Q(line_err[6]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[11]),
        .Q(line_err[7]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[12]),
        .Q(line_err[8]),
        .R(y_delay_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \abs_reg_reg[12]_i_2__9 
       (.CI(\abs_reg_reg[8]_i_2__9_n_0 ),
        .CO({\abs_reg_reg[12]_i_2__9_n_0 ,\NLW_abs_reg_reg[12]_i_2__9_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(do_abs0[12:9]),
        .S({\abs_reg[12]_i_3__9_n_0 ,\abs_reg[12]_i_4__9_n_0 ,\abs_reg[12]_i_5__9_n_0 ,\abs_reg[12]_i_6__9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[13]),
        .Q(line_err[9]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[14]),
        .Q(line_err[10]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[15]),
        .Q(line_err[11]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[16]),
        .Q(line_err[12]),
        .R(y_delay_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \abs_reg_reg[16]_i_2__9 
       (.CI(\abs_reg_reg[12]_i_2__9_n_0 ),
        .CO({\abs_reg_reg[16]_i_2__9_n_0 ,\NLW_abs_reg_reg[16]_i_2__9_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(do_abs0[16:13]),
        .S({\abs_reg[16]_i_3__9_n_0 ,\abs_reg[16]_i_4__9_n_0 ,\abs_reg[16]_i_5__9_n_0 ,\abs_reg[16]_i_6__9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[17]),
        .Q(line_err[13]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[18]),
        .Q(line_err[14]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[19]),
        .Q(line_err[15]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[20]),
        .Q(line_err[16]),
        .R(y_delay_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \abs_reg_reg[20]_i_2__9 
       (.CI(\abs_reg_reg[16]_i_2__9_n_0 ),
        .CO({\abs_reg_reg[20]_i_2__9_n_0 ,\NLW_abs_reg_reg[20]_i_2__9_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(do_abs0[20:17]),
        .S({\abs_reg[20]_i_3__9_n_0 ,\abs_reg[20]_i_4__9_n_0 ,\abs_reg[20]_i_5__9_n_0 ,\abs_reg[20]_i_6__9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[21]),
        .Q(line_err[17]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[22]),
        .Q(line_err[18]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[23]),
        .Q(line_err[19]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[24]),
        .Q(line_err[20]),
        .R(y_delay_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \abs_reg_reg[24]_i_2__9 
       (.CI(\abs_reg_reg[20]_i_2__9_n_0 ),
        .CO({\abs_reg_reg[24]_i_2__9_n_0 ,\NLW_abs_reg_reg[24]_i_2__9_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(do_abs0[24:21]),
        .S({\abs_reg[24]_i_3__9_n_0 ,\abs_reg[24]_i_4__9_n_0 ,\abs_reg[24]_i_5__9_n_0 ,\abs_reg[24]_i_6__9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[25]),
        .Q(line_err[21]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[26]),
        .Q(line_err[22]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[27]),
        .Q(line_err[23]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[28]),
        .Q(line_err[24]),
        .R(y_delay_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \abs_reg_reg[28]_i_2__9 
       (.CI(\abs_reg_reg[24]_i_2__9_n_0 ),
        .CO({\abs_reg_reg[28]_i_2__9_n_0 ,\NLW_abs_reg_reg[28]_i_2__9_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(do_abs0[28:25]),
        .S({\abs_reg[28]_i_3__9_n_0 ,\abs_reg[28]_i_4__9_n_0 ,\abs_reg[28]_i_5__9_n_0 ,\abs_reg[28]_i_6__9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[29]),
        .Q(line_err[25]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[30]),
        .Q(line_err[26]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(\abs_reg[31]_i_1__9_n_0 ),
        .Q(line_err[27]),
        .R(y_delay_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \abs_reg_reg[31]_i_2__9 
       (.CI(\abs_reg_reg[28]_i_2__9_n_0 ),
        .CO(\NLW_abs_reg_reg[31]_i_2__9_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_abs_reg_reg[31]_i_2__9_O_UNCONNECTED [3],do_abs0[31:29]}),
        .S({1'b0,\abs_reg[31]_i_3__9_n_0 ,\abs_reg[31]_i_4__9_n_0 ,\abs_reg[31]_i_5__9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[4]),
        .Q(line_err[0]),
        .R(y_delay_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \abs_reg_reg[4]_i_2__9 
       (.CI(1'b0),
        .CO({\abs_reg_reg[4]_i_2__9_n_0 ,\NLW_abs_reg_reg[4]_i_2__9_CO_UNCONNECTED [2:0]}),
        .CYINIT(\abs_reg[4]_i_3__9_n_0 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({do_abs0[4],\NLW_abs_reg_reg[4]_i_2__9_O_UNCONNECTED [2:0]}),
        .S({\abs_reg[4]_i_4__9_n_0 ,\abs_reg[4]_i_5__9_n_0 ,\abs_reg[4]_i_6__9_n_0 ,\abs_reg[4]_i_7__9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[5]),
        .Q(line_err[1]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[6]),
        .Q(line_err[2]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[7]),
        .Q(line_err[3]),
        .R(y_delay_2));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[8]),
        .Q(line_err[4]),
        .R(y_delay_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \abs_reg_reg[8]_i_2__9 
       (.CI(\abs_reg_reg[4]_i_2__9_n_0 ),
        .CO({\abs_reg_reg[8]_i_2__9_n_0 ,\NLW_abs_reg_reg[8]_i_2__9_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(do_abs0[8:5]),
        .S({\abs_reg[8]_i_3__9_n_0 ,\abs_reg[8]_i_4__9_n_0 ,\abs_reg[8]_i_5__9_n_0 ,\abs_reg[8]_i_6__9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \abs_reg_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(en_reg),
        .D(do_abs[9]),
        .Q(line_err[5]),
        .R(y_delay_2));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    add_reg_reg
       (.A({DOB[15],DOB[15],DOB[15],DOB[15],DOB[15],DOB[15],DOB[15],DOB[15],DOB[15],DOB[15],DOB[15],DOB[15],DOB[15],DOB[15],DOB}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_add_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DOA[15],DOA[15],DOA}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_add_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2[15],add_reg_reg_2,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_add_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_add_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(add_reg_reg_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(add_reg_reg_1),
        .CEC(CEC),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(en_reg),
        .CEP(en_reg),
        .CLK(clk_IBUF_BUFG),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_add_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_add_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_add_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_add_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_add_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({add_reg_reg_n_106,add_reg_reg_n_107,add_reg_reg_n_108,add_reg_reg_n_109,add_reg_reg_n_110,add_reg_reg_n_111,add_reg_reg_n_112,add_reg_reg_n_113,add_reg_reg_n_114,add_reg_reg_n_115,add_reg_reg_n_116,add_reg_reg_n_117,add_reg_reg_n_118,add_reg_reg_n_119,add_reg_reg_n_120,add_reg_reg_n_121,add_reg_reg_n_122,add_reg_reg_n_123,add_reg_reg_n_124,add_reg_reg_n_125,add_reg_reg_n_126,add_reg_reg_n_127,add_reg_reg_n_128,add_reg_reg_n_129,add_reg_reg_n_130,add_reg_reg_n_131,add_reg_reg_n_132,add_reg_reg_n_133,add_reg_reg_n_134,add_reg_reg_n_135,add_reg_reg_n_136,add_reg_reg_n_137,add_reg_reg_n_138,add_reg_reg_n_139,add_reg_reg_n_140,add_reg_reg_n_141,add_reg_reg_n_142,add_reg_reg_n_143,add_reg_reg_n_144,add_reg_reg_n_145,add_reg_reg_n_146,add_reg_reg_n_147,add_reg_reg_n_148,add_reg_reg_n_149,add_reg_reg_n_150,add_reg_reg_n_151,add_reg_reg_n_152,add_reg_reg_n_153}),
        .RSTA(btnDreg),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(btnDreg),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(y_delay_2),
        .RSTP(y_delay_2),
        .UNDERFLOW(NLW_add_reg_reg_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("NONE"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    sub_reg_reg
       (.A({A[5],A[5],A[5],A[5],A[5],sub_reg_reg_0[1],sub_reg_reg_0[1],sub_reg_reg_0[1],sub_reg_reg_0[1],sub_reg_reg_0[1],sub_reg_reg_0[1],sub_reg_reg_0[1],sub_reg_reg_0[1],sub_reg_reg_0[1],sub_reg_reg_0,sub_reg_reg_0[0],sub_reg_reg_0[0],sub_reg_reg_0[0],sub_reg_reg_0[0],sub_reg_reg_0[0],sub_reg_reg_0[0],sub_reg_reg_0[0],sub_reg_reg_0[0],sub_reg_reg_0[0],A[4:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_sub_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_sub_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_sub_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_sub_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(en_reg),
        .CLK(clk_IBUF_BUFG),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_sub_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .OVERFLOW(NLW_sub_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_sub_reg_reg_P_UNCONNECTED[47:32],sub_reg_reg__0}),
        .PATTERNBDETECT(NLW_sub_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_sub_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({add_reg_reg_n_106,add_reg_reg_n_107,add_reg_reg_n_108,add_reg_reg_n_109,add_reg_reg_n_110,add_reg_reg_n_111,add_reg_reg_n_112,add_reg_reg_n_113,add_reg_reg_n_114,add_reg_reg_n_115,add_reg_reg_n_116,add_reg_reg_n_117,add_reg_reg_n_118,add_reg_reg_n_119,add_reg_reg_n_120,add_reg_reg_n_121,add_reg_reg_n_122,add_reg_reg_n_123,add_reg_reg_n_124,add_reg_reg_n_125,add_reg_reg_n_126,add_reg_reg_n_127,add_reg_reg_n_128,add_reg_reg_n_129,add_reg_reg_n_130,add_reg_reg_n_131,add_reg_reg_n_132,add_reg_reg_n_133,add_reg_reg_n_134,add_reg_reg_n_135,add_reg_reg_n_136,add_reg_reg_n_137,add_reg_reg_n_138,add_reg_reg_n_139,add_reg_reg_n_140,add_reg_reg_n_141,add_reg_reg_n_142,add_reg_reg_n_143,add_reg_reg_n_144,add_reg_reg_n_145,add_reg_reg_n_146,add_reg_reg_n_147,add_reg_reg_n_148,add_reg_reg_n_149,add_reg_reg_n_150,add_reg_reg_n_151,add_reg_reg_n_152,add_reg_reg_n_153}),
        .PCOUT(NLW_sub_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(y_delay_2),
        .UNDERFLOW(NLW_sub_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

module unimacro_BRAM_TDP_MACRO
   (DOA,
    DOB,
    clk_IBUF_BUFG,
    ADDRB);
  output [31:0]DOA;
  output [31:0]DOB;
  input clk_IBUF_BUFG;
  input [3:0]ADDRB;

  wire [3:0]ADDRB;
  wire [31:0]DOA;
  wire [31:0]DOB;
  wire clk_IBUF_BUFG;
  wire \NLW_ramb_v5.ramb36_dp.ram36_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_ramb_v5.ramb36_dp.ram36_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_ramb_v5.ramb36_dp.ram36_DBITERR_UNCONNECTED ;
  wire \NLW_ramb_v5.ramb36_dp.ram36_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_ramb_v5.ramb36_dp.ram36_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_ramb_v5.ramb36_dp.ram36_SBITERR_UNCONNECTED ;
  wire [3:0]\NLW_ramb_v5.ramb36_dp.ram36_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_ramb_v5.ramb36_dp.ram36_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_ramb_v5.ramb36_dp.ram36_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_ramb_v5.ramb36_dp.ram36_RDADDRECC_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "RAMB36" *) 
  (* XILINX_TRANSFORM_PINMAP = "ADDRA[0]:ADDRARDADDR[0] ADDRA[10]:ADDRARDADDR[10] ADDRA[11]:ADDRARDADDR[11] ADDRA[12]:ADDRARDADDR[12] ADDRA[13]:ADDRARDADDR[13] ADDRA[14]:ADDRARDADDR[14] ADDRA[1]:ADDRARDADDR[1] ADDRA[2]:ADDRARDADDR[2] ADDRA[3]:ADDRARDADDR[3] ADDRA[4]:ADDRARDADDR[4] ADDRA[5]:ADDRARDADDR[5] ADDRA[6]:ADDRARDADDR[6] ADDRA[7]:ADDRARDADDR[7] ADDRA[8]:ADDRARDADDR[8] ADDRA[9]:ADDRARDADDR[9] ADDRB[0]:ADDRBWRADDR[0] ADDRB[10]:ADDRBWRADDR[10] ADDRB[11]:ADDRBWRADDR[11] ADDRB[12]:ADDRBWRADDR[12] ADDRB[13]:ADDRBWRADDR[13] ADDRB[14]:ADDRBWRADDR[14] ADDRB[1]:ADDRBWRADDR[1] ADDRB[2]:ADDRBWRADDR[2] ADDRB[3]:ADDRBWRADDR[3] ADDRB[4]:ADDRBWRADDR[4] ADDRB[5]:ADDRBWRADDR[5] ADDRB[6]:ADDRBWRADDR[6] ADDRB[7]:ADDRBWRADDR[7] ADDRB[8]:ADDRBWRADDR[8] ADDRB[9]:ADDRBWRADDR[9] CASCADEINLATA:CASCADEINA CASCADEINLATB:CASCADEINB CASCADEOUTLATA:CASCADEOUTA CASCADEOUTLATB:CASCADEOUTB CASCADEOUTREGA:CASCADEOUTA CASCADEOUTREGB:CASCADEOUTB CLKA:CLKARDCLK CLKB:CLKBWRCLK DIA[0]:DIADI[0] DIA[10]:DIADI[10] DIA[11]:DIADI[11] DIA[12]:DIADI[12] DIA[13]:DIADI[13] DIA[14]:DIADI[14] DIA[15]:DIADI[15] DIA[16]:DIADI[16] DIA[17]:DIADI[17] DIA[18]:DIADI[18] DIA[19]:DIADI[19] DIA[1]:DIADI[1] DIA[20]:DIADI[20] DIA[21]:DIADI[21] DIA[22]:DIADI[22] DIA[23]:DIADI[23] DIA[24]:DIADI[24] DIA[25]:DIADI[25] DIA[26]:DIADI[26] DIA[27]:DIADI[27] DIA[28]:DIADI[28] DIA[29]:DIADI[29] DIA[2]:DIADI[2] DIA[30]:DIADI[30] DIA[31]:DIADI[31] DIA[3]:DIADI[3] DIA[4]:DIADI[4] DIA[5]:DIADI[5] DIA[6]:DIADI[6] DIA[7]:DIADI[7] DIA[8]:DIADI[8] DIA[9]:DIADI[9] DIB[0]:DIBDI[0] DIB[10]:DIBDI[10] DIB[11]:DIBDI[11] DIB[12]:DIBDI[12] DIB[13]:DIBDI[13] DIB[14]:DIBDI[14] DIB[15]:DIBDI[15] DIB[16]:DIBDI[16] DIB[17]:DIBDI[17] DIB[18]:DIBDI[18] DIB[19]:DIBDI[19] DIB[1]:DIBDI[1] DIB[20]:DIBDI[20] DIB[21]:DIBDI[21] DIB[22]:DIBDI[22] DIB[23]:DIBDI[23] DIB[24]:DIBDI[24] DIB[25]:DIBDI[25] DIB[26]:DIBDI[26] DIB[27]:DIBDI[27] DIB[28]:DIBDI[28] DIB[29]:DIBDI[29] DIB[2]:DIBDI[2] DIB[30]:DIBDI[30] DIB[31]:DIBDI[31] DIB[3]:DIBDI[3] DIB[4]:DIBDI[4] DIB[5]:DIBDI[5] DIB[6]:DIBDI[6] DIB[7]:DIBDI[7] DIB[8]:DIBDI[8] DIB[9]:DIBDI[9] DIPA[0]:DIPADIP[0] DIPA[1]:DIPADIP[1] DIPA[2]:DIPADIP[2] DIPA[3]:DIPADIP[3] DIPB[0]:DIPBDIP[0] DIPB[1]:DIPBDIP[1] DIPB[2]:DIPBDIP[2] DIPB[3]:DIPBDIP[3] DOA[0]:DOADO[0] DOA[10]:DOADO[10] DOA[11]:DOADO[11] DOA[12]:DOADO[12] DOA[13]:DOADO[13] DOA[14]:DOADO[14] DOA[15]:DOADO[15] DOA[16]:DOADO[16] DOA[17]:DOADO[17] DOA[18]:DOADO[18] DOA[19]:DOADO[19] DOA[1]:DOADO[1] DOA[20]:DOADO[20] DOA[21]:DOADO[21] DOA[22]:DOADO[22] DOA[23]:DOADO[23] DOA[24]:DOADO[24] DOA[25]:DOADO[25] DOA[26]:DOADO[26] DOA[27]:DOADO[27] DOA[28]:DOADO[28] DOA[29]:DOADO[29] DOA[2]:DOADO[2] DOA[30]:DOADO[30] DOA[31]:DOADO[31] DOA[3]:DOADO[3] DOA[4]:DOADO[4] DOA[5]:DOADO[5] DOA[6]:DOADO[6] DOA[7]:DOADO[7] DOA[8]:DOADO[8] DOA[9]:DOADO[9] DOB[0]:DOBDO[0] DOB[10]:DOBDO[10] DOB[11]:DOBDO[11] DOB[12]:DOBDO[12] DOB[13]:DOBDO[13] DOB[14]:DOBDO[14] DOB[15]:DOBDO[15] DOB[16]:DOBDO[16] DOB[17]:DOBDO[17] DOB[18]:DOBDO[18] DOB[19]:DOBDO[19] DOB[1]:DOBDO[1] DOB[20]:DOBDO[20] DOB[21]:DOBDO[21] DOB[22]:DOBDO[22] DOB[23]:DOBDO[23] DOB[24]:DOBDO[24] DOB[25]:DOBDO[25] DOB[26]:DOBDO[26] DOB[27]:DOBDO[27] DOB[28]:DOBDO[28] DOB[29]:DOBDO[29] DOB[2]:DOBDO[2] DOB[30]:DOBDO[30] DOB[31]:DOBDO[31] DOB[3]:DOBDO[3] DOB[4]:DOBDO[4] DOB[5]:DOBDO[5] DOB[6]:DOBDO[6] DOB[7]:DOBDO[7] DOB[8]:DOBDO[8] DOB[9]:DOBDO[9] DOPA[0]:DOPADOP[0] DOPA[1]:DOPADOP[1] DOPA[2]:DOPADOP[2] DOPA[3]:DOPADOP[3] DOPB[0]:DOPBDOP[0] DOPB[1]:DOPBDOP[1] DOPB[2]:DOPBDOP[2] DOPB[3]:DOPBDOP[3] ENA:ENARDEN ENB:ENBWREN REGCEA:REGCEAREGCE WEB[0]:WEBWE[0] WEB[1]:WEBWE[1] WEB[2]:WEBWE[2] WEB[3]:WEBWE[3] GND:WEBWE[7],WEBWE[6],WEBWE[5],WEBWE[4] VCC:ADDRBWRADDR[15],ADDRARDADDR[15] SSRA:RSTRAMARSTRAM SSRB:RSTRAMB" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hA9E3E14641F21EFB58BAD7AB1F297CCD944A58ECDC515CFF98694873456723C6),
    .INIT_01(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_02(256'hC4C9079AC233D79FFFFF00010F76255A80007FFF231BE9E8085427F8007C62C2),
    .INIT_03(256'h845EA8D4A8585AE9B105A3176125895D30A3D95ABA31E458500DD7B7FB665D32),
    .INIT_04(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_05(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0001),
    .INIT_06(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_07(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000001),
    .INIT_08(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_09(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    \ramb_v5.ramb36_dp.ram36 
       (.ADDRARDADDR({1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,ADDRB,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,ADDRB,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_ramb_v5.ramb36_dp.ram36_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_ramb_v5.ramb36_dp.ram36_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk_IBUF_BUFG),
        .CLKBWRCLK(clk_IBUF_BUFG),
        .DBITERR(\NLW_ramb_v5.ramb36_dp.ram36_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(DOA),
        .DOBDO(DOB),
        .DOPADOP(\NLW_ramb_v5.ramb36_dp.ram36_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_ramb_v5.ramb36_dp.ram36_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_ramb_v5.ramb36_dp.ram36_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(\NLW_ramb_v5.ramb36_dp.ram36_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_ramb_v5.ramb36_dp.ram36_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_ramb_v5.ramb36_dp.ram36_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_ramb_v5.ramb36_dp.ram36_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
