
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2021.1-SP7.3 <build 94852>)
| Date         : Mon Nov 21 20:02:23 2022
| Design       : top
| Device       : PGL22G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 sys_clk                  20.000       {0 10}         Declared              2277           6  {sys_clk}
 top|pclk_mod_in          1000.000     {0 500}        Declared              2919           0  {pclk_mod_in}
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                          13.461       {0 6.73}       Generated (sys_clk)    228           0  {video_pll_m0/u_pll_e1/goppll/CLKOUT1}
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                          2.692        {0 1.346}      Generated (sys_clk)     49           0  {video_pll_m0/u_pll_e1/goppll/CLKOUT0}
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                          10.000       {0 5}          Generated (sys_clk)    360           0  {u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3}
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                          20.000       {0 10}         Generated (sys_clk)    160           0  {u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1}
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                          2.500        {0 1.25}       Generated (sys_clk)     21           3  {u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0}
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                          5.000        {0 2.5}        Generated (sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred)
                                                                               1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group_0        asynchronous               top|pclk_mod_in                         
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk                     50.000 MHz      78.333 MHz         20.000         12.766          7.234
 top|pclk_mod_in              1.000 MHz     120.236 MHz       1000.000          8.317        991.683
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                             74.289 MHz     167.954 MHz         13.461          5.954          7.507
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                            371.471 MHz     534.759 MHz          2.692          1.870          0.822
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                            100.000 MHz     147.536 MHz         10.000          6.778          3.222
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                             50.000 MHz     117.316 MHz         20.000          8.524         11.476
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                            400.000 MHz    1356.852 MHz          2.500          0.737          1.763
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      7.234       0.000              0           4236
 top|pclk_mod_in        top|pclk_mod_in            991.683       0.000              0          19134
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                     7.507       0.000              0            754
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                    -3.043     -34.675             15             15
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                     0.822       0.000              0             93
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                     0.203       0.000              0             30
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     3.222       0.000              0           1977
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                    -2.545     -26.045             12             12
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                    11.476       0.000              0            520
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     2.241       0.000              0             10
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     1.763       0.000              0             48
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     1.716       0.000              0              9
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.138       0.000              0           4236
 top|pclk_mod_in        top|pclk_mod_in              0.260       0.000              0          19134
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                     0.204       0.000              0            754
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                     0.200       0.000              0             15
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                     0.366       0.000              0             93
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                     0.237       0.000              0             30
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     0.209       0.000              0           1977
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     0.199       0.000              0             12
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     0.325       0.000              0            520
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     0.005       0.000              0             10
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     0.405       0.000              0             48
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     0.649       0.000              0              9
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                    -2.349     -79.331             40             40
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     8.141       0.000              0             93
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                    17.076       0.000              0            129
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                     0.100       0.000              0             40
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     0.690       0.000              0             93
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     0.484       0.000              0            129
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.102       0.000              0           2277
 top|pclk_mod_in                                   499.102       0.000              0           2919
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                     5.832       0.000              0            228
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                    -0.171      -1.368              8             49
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     1.750       0.000              0            360
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     5.750       0.000              0            160
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     0.397       0.000              0             21
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     0.820       0.000              0              1
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     10.144       0.000              0           4236
 top|pclk_mod_in        top|pclk_mod_in            993.230       0.000              0          19134
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                     8.852       0.000              0            754
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                    -2.447     -26.168             15             15
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                     1.256       0.000              0             93
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                     0.841       0.000              0             30
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     3.717       0.000              0           1977
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                    -1.910     -19.553             12             12
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                    13.406       0.000              0            520
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     2.695       0.000              0             10
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     1.870       0.000              0             48
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     2.417       0.000              0              9
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.180       0.000              0           4236
 top|pclk_mod_in        top|pclk_mod_in              0.239       0.000              0          19134
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                     0.237       0.000              0            754
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                     0.284       0.000              0             15
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                     0.319       0.000              0             93
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                     0.242       0.000              0             30
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     0.262       0.000              0           1977
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     0.247       0.000              0             12
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     0.287       0.000              0            520
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     0.237       0.000              0             10
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     0.343       0.000              0             48
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     0.546       0.000              0              9
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                    -1.810     -60.153             40             40
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     8.580       0.000              0             93
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                    17.782       0.000              0            129
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                     0.161       0.000              0             40
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     0.589       0.000              0             93
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     0.480       0.000              0            129
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.447       0.000              0           2277
 top|pclk_mod_in                                   499.447       0.000              0           2919
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                     6.177       0.000              0            228
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                    -0.171      -1.368              8             49
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     1.840       0.000              0            360
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     6.000       0.000              0            160
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     0.397       0.000              0             21
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     0.844       0.000              0              1
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_top_fifo_to_led/u_WS2812/i[5]/opit_0_inv_A2Q21/CLK
Endpoint    : u_top_fifo_to_led/u_WS2812/RZ11/opit_0_inv/D
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.353  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.655
  Launch Clock Delay      :  4.424
  Clock Pessimism Removal :  0.416
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.860       4.424         sys_clk_g        
 CLMA_98_240/CLK                                                           r       u_top_fifo_to_led/u_WS2812/i[5]/opit_0_inv_A2Q21/CLK

 CLMA_98_240/Q0                    tco                   0.261       4.685 r       u_top_fifo_to_led/u_WS2812/i[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=5)        0.418       5.103         u_top_fifo_to_led/u_WS2812/i [4]
                                                         0.334       5.437 r       u_top_fifo_to_led/u_WS2812/N207.fsub_5/gateop_A2/Cout
                                                         0.000       5.437         u_top_fifo_to_led/u_WS2812/u_top_fifo_to_led/u_WS2812/N207.co [6]
 CLMS_94_241/COUT                  td                    0.097       5.534 r       u_top_fifo_to_led/u_WS2812/N207.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.534         u_top_fifo_to_led/u_WS2812/u_top_fifo_to_led/u_WS2812/N207.co [8]
 CLMS_94_245/Y1                    td                    0.381       5.915 r       u_top_fifo_to_led/u_WS2812/N207.fsub_9/gateop_A2/Y1
                                   net (fanout=1)        0.420       6.335         u_top_fifo_to_led/u_WS2812/N207 [9]
 CLMA_94_240/Y0                    td                    0.282       6.617 r       u_top_fifo_to_led/u_WS2812/N209_or_4/gateop_perm/Z
                                   net (fanout=2)        0.582       7.199         u_top_fifo_to_led/u_WS2812/_N27807
 CLMA_94_232/Y0                    td                    0.387       7.586 r       u_top_fifo_to_led/u_WS2812/N209_mux_27/gateop_perm/Z
                                   net (fanout=15)       1.755       9.341         u_top_fifo_to_led/u_WS2812/_N13819
 CLMS_54_189/Y1                    td                    0.209       9.550 r       u_top_fifo_to_led/u_WS2812/N209_mux_4/gateop_perm/Z
                                   net (fanout=2)        1.246      10.796         u_top_fifo_to_led/u_WS2812/N209 [4]
 CLMS_54_125/Y2                    td                    0.284      11.080 r       u_top_fifo_to_led/u_WS2812/N210_4/gateop/F
                                   net (fanout=1)        0.771      11.851         u_top_fifo_to_led/u_WS2812/N210 [4]
 CLMS_54_165/Y0                    td                    0.282      12.133 r       u_top_fifo_to_led/u_WS2812/N211_26/gateop_perm/Z
                                   net (fanout=1)        1.143      13.276         u_top_fifo_to_led/u_WS2812/_N27594
 CLMA_58_224/Y2                    td                    0.216      13.492 r       u_top_fifo_to_led/u_WS2812/N211_44/gateop_perm/Z
                                   net (fanout=1)        1.093      14.585         u_top_fifo_to_led/u_WS2812/_N28037
 CLMA_98_233/Y1                    td                    0.209      14.794 r       u_top_fifo_to_led/u_WS2812/RGB_RZ/opit_0_inv_MUX4TO1Q/F
                                   net (fanout=19)       1.926      16.720         u_top_fifo_to_led/u_WS2812/N6878
 CLMA_138_317/M0                                                           r       u_top_fifo_to_led/u_WS2812/RZ11/opit_0_inv/D

 Data arrival time                                                  16.720         Logic Levels: 9  
                                                                                   Logic: 2.942ns(23.926%), Route: 9.354ns(76.074%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      21.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      22.148         _N21             
 USCM_74_105/CLK_USCM              td                    0.000      22.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.507      23.655         sys_clk_g        
 CLMA_138_317/CLK                                                          r       u_top_fifo_to_led/u_WS2812/RZ11/opit_0_inv/CLK
 clock pessimism                                         0.416      24.071                          
 clock uncertainty                                      -0.050      24.021                          

 Setup time                                             -0.067      23.954                          

 Data required time                                                 23.954                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.954                          
 Data arrival time                                                  16.720                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.234                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_fifo_to_led/u_WS2812/i[5]/opit_0_inv_A2Q21/CLK
Endpoint    : u_top_fifo_to_led/u_WS2812/RZ14/opit_0_inv/D
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.356  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.652
  Launch Clock Delay      :  4.424
  Clock Pessimism Removal :  0.416
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.860       4.424         sys_clk_g        
 CLMA_98_240/CLK                                                           r       u_top_fifo_to_led/u_WS2812/i[5]/opit_0_inv_A2Q21/CLK

 CLMA_98_240/Q0                    tco                   0.261       4.685 r       u_top_fifo_to_led/u_WS2812/i[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=5)        0.418       5.103         u_top_fifo_to_led/u_WS2812/i [4]
                                                         0.334       5.437 r       u_top_fifo_to_led/u_WS2812/N207.fsub_5/gateop_A2/Cout
                                                         0.000       5.437         u_top_fifo_to_led/u_WS2812/u_top_fifo_to_led/u_WS2812/N207.co [6]
 CLMS_94_241/COUT                  td                    0.097       5.534 r       u_top_fifo_to_led/u_WS2812/N207.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.534         u_top_fifo_to_led/u_WS2812/u_top_fifo_to_led/u_WS2812/N207.co [8]
 CLMS_94_245/Y1                    td                    0.381       5.915 r       u_top_fifo_to_led/u_WS2812/N207.fsub_9/gateop_A2/Y1
                                   net (fanout=1)        0.420       6.335         u_top_fifo_to_led/u_WS2812/N207 [9]
 CLMA_94_240/Y0                    td                    0.282       6.617 r       u_top_fifo_to_led/u_WS2812/N209_or_4/gateop_perm/Z
                                   net (fanout=2)        0.582       7.199         u_top_fifo_to_led/u_WS2812/_N27807
 CLMA_94_232/Y0                    td                    0.387       7.586 r       u_top_fifo_to_led/u_WS2812/N209_mux_27/gateop_perm/Z
                                   net (fanout=15)       1.755       9.341         u_top_fifo_to_led/u_WS2812/_N13819
 CLMS_54_189/Y1                    td                    0.209       9.550 r       u_top_fifo_to_led/u_WS2812/N209_mux_4/gateop_perm/Z
                                   net (fanout=2)        1.246      10.796         u_top_fifo_to_led/u_WS2812/N209 [4]
 CLMS_54_125/Y2                    td                    0.284      11.080 r       u_top_fifo_to_led/u_WS2812/N210_4/gateop/F
                                   net (fanout=1)        0.771      11.851         u_top_fifo_to_led/u_WS2812/N210 [4]
 CLMS_54_165/Y0                    td                    0.282      12.133 r       u_top_fifo_to_led/u_WS2812/N211_26/gateop_perm/Z
                                   net (fanout=1)        1.143      13.276         u_top_fifo_to_led/u_WS2812/_N27594
 CLMA_58_224/Y2                    td                    0.216      13.492 r       u_top_fifo_to_led/u_WS2812/N211_44/gateop_perm/Z
                                   net (fanout=1)        1.093      14.585         u_top_fifo_to_led/u_WS2812/_N28037
 CLMA_98_233/Y1                    td                    0.209      14.794 r       u_top_fifo_to_led/u_WS2812/RGB_RZ/opit_0_inv_MUX4TO1Q/F
                                   net (fanout=19)       1.918      16.712         u_top_fifo_to_led/u_WS2812/N6878
 CLMA_134_316/M2                                                           r       u_top_fifo_to_led/u_WS2812/RZ14/opit_0_inv/D

 Data arrival time                                                  16.712         Logic Levels: 9  
                                                                                   Logic: 2.942ns(23.942%), Route: 9.346ns(76.058%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      21.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      22.148         _N21             
 USCM_74_105/CLK_USCM              td                    0.000      22.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.504      23.652         sys_clk_g        
 CLMA_134_316/CLK                                                          r       u_top_fifo_to_led/u_WS2812/RZ14/opit_0_inv/CLK
 clock pessimism                                         0.416      24.068                          
 clock uncertainty                                      -0.050      24.018                          

 Setup time                                             -0.067      23.951                          

 Data required time                                                 23.951                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.951                          
 Data arrival time                                                  16.712                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.239                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_fifo_to_led/u_WS2812/i[5]/opit_0_inv_A2Q21/CLK
Endpoint    : u_top_fifo_to_led/u_WS2812/RZ8/opit_0_inv/D
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.347  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.661
  Launch Clock Delay      :  4.424
  Clock Pessimism Removal :  0.416
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.860       4.424         sys_clk_g        
 CLMA_98_240/CLK                                                           r       u_top_fifo_to_led/u_WS2812/i[5]/opit_0_inv_A2Q21/CLK

 CLMA_98_240/Q0                    tco                   0.261       4.685 r       u_top_fifo_to_led/u_WS2812/i[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=5)        0.418       5.103         u_top_fifo_to_led/u_WS2812/i [4]
                                                         0.334       5.437 r       u_top_fifo_to_led/u_WS2812/N207.fsub_5/gateop_A2/Cout
                                                         0.000       5.437         u_top_fifo_to_led/u_WS2812/u_top_fifo_to_led/u_WS2812/N207.co [6]
 CLMS_94_241/COUT                  td                    0.097       5.534 r       u_top_fifo_to_led/u_WS2812/N207.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.534         u_top_fifo_to_led/u_WS2812/u_top_fifo_to_led/u_WS2812/N207.co [8]
 CLMS_94_245/Y1                    td                    0.381       5.915 r       u_top_fifo_to_led/u_WS2812/N207.fsub_9/gateop_A2/Y1
                                   net (fanout=1)        0.420       6.335         u_top_fifo_to_led/u_WS2812/N207 [9]
 CLMA_94_240/Y0                    td                    0.282       6.617 r       u_top_fifo_to_led/u_WS2812/N209_or_4/gateop_perm/Z
                                   net (fanout=2)        0.582       7.199         u_top_fifo_to_led/u_WS2812/_N27807
 CLMA_94_232/Y0                    td                    0.387       7.586 r       u_top_fifo_to_led/u_WS2812/N209_mux_27/gateop_perm/Z
                                   net (fanout=15)       1.755       9.341         u_top_fifo_to_led/u_WS2812/_N13819
 CLMS_54_189/Y1                    td                    0.209       9.550 r       u_top_fifo_to_led/u_WS2812/N209_mux_4/gateop_perm/Z
                                   net (fanout=2)        1.246      10.796         u_top_fifo_to_led/u_WS2812/N209 [4]
 CLMS_54_125/Y2                    td                    0.284      11.080 r       u_top_fifo_to_led/u_WS2812/N210_4/gateop/F
                                   net (fanout=1)        0.771      11.851         u_top_fifo_to_led/u_WS2812/N210 [4]
 CLMS_54_165/Y0                    td                    0.282      12.133 r       u_top_fifo_to_led/u_WS2812/N211_26/gateop_perm/Z
                                   net (fanout=1)        1.143      13.276         u_top_fifo_to_led/u_WS2812/_N27594
 CLMA_58_224/Y2                    td                    0.216      13.492 r       u_top_fifo_to_led/u_WS2812/N211_44/gateop_perm/Z
                                   net (fanout=1)        1.093      14.585         u_top_fifo_to_led/u_WS2812/_N28037
 CLMA_98_233/Y1                    td                    0.209      14.794 r       u_top_fifo_to_led/u_WS2812/RGB_RZ/opit_0_inv_MUX4TO1Q/F
                                   net (fanout=19)       1.921      16.715         u_top_fifo_to_led/u_WS2812/N6878
 CLMA_146_301/M0                                                           r       u_top_fifo_to_led/u_WS2812/RZ8/opit_0_inv/D

 Data arrival time                                                  16.715         Logic Levels: 9  
                                                                                   Logic: 2.942ns(23.936%), Route: 9.349ns(76.064%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      21.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      22.148         _N21             
 USCM_74_105/CLK_USCM              td                    0.000      22.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.513      23.661         sys_clk_g        
 CLMA_146_301/CLK                                                          r       u_top_fifo_to_led/u_WS2812/RZ8/opit_0_inv/CLK
 clock pessimism                                         0.416      24.077                          
 clock uncertainty                                      -0.050      24.027                          

 Setup time                                             -0.067      23.960                          

 Data required time                                                 23.960                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.960                          
 Data arrival time                                                  16.715                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.245                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_fifo_to_led/u_data_tx/data0[748]/opit_0/CLK
Endpoint    : u_top_fifo_to_led/u_WS2812/RGB[28][4]/opit_0/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.307  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.417
  Launch Clock Delay      :  3.694
  Clock Pessimism Removal :  -0.416
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.546       3.694         sys_clk_g        
 CLMA_50_120/CLK                                                           r       u_top_fifo_to_led/u_data_tx/data0[748]/opit_0/CLK

 CLMA_50_120/Q0                    tco                   0.218       3.912 f       u_top_fifo_to_led/u_data_tx/data0[748]/opit_0/Q
                                   net (fanout=1)        0.260       4.172         u_top_fifo_to_led/data0 [748]
 CLMS_46_125/CD                                                            f       u_top_fifo_to_led/u_WS2812/RGB[28][4]/opit_0/D

 Data arrival time                                                   4.172         Logic Levels: 0  
                                                                                   Logic: 0.218ns(45.607%), Route: 0.260ns(54.393%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.853       4.417         sys_clk_g        
 CLMS_46_125/CLK                                                           r       u_top_fifo_to_led/u_WS2812/RGB[28][4]/opit_0/CLK
 clock pessimism                                        -0.416       4.001                          
 clock uncertainty                                       0.000       4.001                          

 Hold time                                               0.033       4.034                          

 Data required time                                                  4.034                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.034                          
 Data arrival time                                                   4.172                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.138                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_fifo_to_led/u_data_tx/data0[781]/opit_0/CLK
Endpoint    : u_top_fifo_to_led/u_WS2812/RGB[27][21]/opit_0/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.334  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.454
  Launch Clock Delay      :  3.704
  Clock Pessimism Removal :  -0.416
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.556       3.704         sys_clk_g        
 CLMA_70_241/CLK                                                           r       u_top_fifo_to_led/u_data_tx/data0[781]/opit_0/CLK

 CLMA_70_241/Q0                    tco                   0.218       3.922 f       u_top_fifo_to_led/u_data_tx/data0[781]/opit_0/Q
                                   net (fanout=1)        0.251       4.173         u_top_fifo_to_led/data0 [781]
 CLMA_70_248/M1                                                            f       u_top_fifo_to_led/u_WS2812/RGB[27][21]/opit_0/D

 Data arrival time                                                   4.173         Logic Levels: 0  
                                                                                   Logic: 0.218ns(46.482%), Route: 0.251ns(53.518%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.890       4.454         sys_clk_g        
 CLMA_70_248/CLK                                                           r       u_top_fifo_to_led/u_WS2812/RGB[27][21]/opit_0/CLK
 clock pessimism                                        -0.416       4.038                          
 clock uncertainty                                       0.000       4.038                          

 Hold time                                              -0.016       4.022                          

 Data required time                                                  4.022                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.022                          
 Data arrival time                                                   4.173                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.151                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_fifo_to_led/u_data_tx/data0[125]/opit_0_inv/CLK
Endpoint    : u_top_fifo_to_led/u_WS2812/RGB[5][5]/opit_0/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.310  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.417
  Launch Clock Delay      :  3.691
  Clock Pessimism Removal :  -0.416
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.543       3.691         sys_clk_g        
 CLMS_38_125/CLK                                                           r       u_top_fifo_to_led/u_data_tx/data0[125]/opit_0_inv/CLK

 CLMS_38_125/Q1                    tco                   0.218       3.909 f       u_top_fifo_to_led/u_data_tx/data0[125]/opit_0_inv/Q
                                   net (fanout=1)        0.237       4.146         u_top_fifo_to_led/data0 [125]
 CLMS_38_121/M0                                                            f       u_top_fifo_to_led/u_WS2812/RGB[5][5]/opit_0/D

 Data arrival time                                                   4.146         Logic Levels: 0  
                                                                                   Logic: 0.218ns(47.912%), Route: 0.237ns(52.088%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.853       4.417         sys_clk_g        
 CLMS_38_121/CLK                                                           r       u_top_fifo_to_led/u_WS2812/RGB[5][5]/opit_0/CLK
 clock pessimism                                        -0.416       4.001                          
 clock uncertainty                                       0.000       4.001                          

 Hold time                                              -0.016       3.985                          

 Data required time                                                  3.985                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.985                          
 Data arrival time                                                   4.146                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.161                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_white_block_mean/u_block_mean_white/block_y_d[2]/opit_0_inv/CLK
Endpoint    : u_top_white_block_mean/u_block_mean_white/v_reg[7][12]/opit_0_inv_A2Q21/CE
Path Group  : top|pclk_mod_in
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.321  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.314
  Launch Clock Delay      :  3.984
  Clock Pessimism Removal :  0.349
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pclk_mod_in (rising edge)
                                                         0.000       0.000 r                        
 T18                                                     0.000       0.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.059       0.059         pclk_mod_in      
 IOBD_152_74/DIN                   td                    1.100       1.159 r       pclk_mod_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.159         pclk_mod_in_ibuf/ntD
 IOL_151_74/INCK                   td                    0.067       1.226 r       pclk_mod_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.132         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.132 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2919)     1.852       3.984         pclk_mod_in_g    
 CLMS_114_265/CLK                                                          r       u_top_white_block_mean/u_block_mean_white/block_y_d[2]/opit_0_inv/CLK

 CLMS_114_265/Q1                   tco                   0.261       4.245 r       u_top_white_block_mean/u_block_mean_white/block_y_d[2]/opit_0_inv/Q
                                   net (fanout=1)        0.754       4.999         u_top_white_block_mean/u_block_mean_white/block_y_d [2]
                                                         0.238       5.237 f       u_top_white_block_mean/u_block_mean_white/N12.eq_0/gateop_A2/Cout
                                                         0.000       5.237         u_top_white_block_mean/u_block_mean_white/u_top_white_block_mean/u_block_mean_white/N12.co [2]
 CLMA_118_265/Y2                   td                    0.130       5.367 r       u_top_white_block_mean/u_block_mean_white/N12.eq_2/gateop_perm/Y
                                   net (fanout=560)      2.871       8.238         _N17             
 CLMA_46_160/Y0                    td                    0.164       8.402 r       u_top_white_block_mean/u_block_mean_white/N1171/gateop_perm/Z
                                   net (fanout=76)       3.119      11.521         u_top_white_block_mean/u_block_mean_white/N1171
 CLMA_78_280/CECO                  td                    0.118      11.639 r       u_top_white_block_mean/u_block_mean_white/v_reg[7][2]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      11.639         ntR2303          
 CLMA_78_284/CECO                  td                    0.000      11.639 r       u_top_white_block_mean/u_block_mean_white/v_reg[7][6]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      11.639         ntR2302          
 CLMA_78_288/CECO                  td                    0.000      11.639 r       u_top_white_block_mean/u_block_mean_white/v_reg[7][10]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      11.639         ntR2301          
 CLMA_78_292/CECI                                                          r       u_top_white_block_mean/u_block_mean_white/v_reg[7][12]/opit_0_inv_A2Q21/CE

 Data arrival time                                                  11.639         Logic Levels: 5  
                                                                                   Logic: 0.911ns(11.901%), Route: 6.744ns(88.099%)
----------------------------------------------------------------------------------------------------

 Clock top|pclk_mod_in (rising edge)
                                                      1000.000    1000.000 r                        
 T18                                                     0.000    1000.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.059    1000.059         pclk_mod_in      
 IOBD_152_74/DIN                   td                    0.916    1000.975 r       pclk_mod_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.975         pclk_mod_in_ibuf/ntD
 IOL_151_74/INCK                   td                    0.054    1001.029 r       pclk_mod_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.754    1001.783         _N13             
 USCM_74_104/CLK_USCM              td                    0.000    1001.783 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2919)     1.531    1003.314         pclk_mod_in_g    
 CLMA_78_292/CLK                                                           r       u_top_white_block_mean/u_block_mean_white/v_reg[7][12]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.349    1003.663                          
 clock uncertainty                                      -0.050    1003.613                          

 Setup time                                             -0.291    1003.322                          

 Data required time                                               1003.322                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.322                          
 Data arrival time                                                  11.639                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       991.683                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_white_block_mean/u_block_mean_white/block_y_d[2]/opit_0_inv/CLK
Endpoint    : u_top_white_block_mean/u_block_mean_white/v_reg[7][13]/opit_0_inv_AQ_perm/CE
Path Group  : top|pclk_mod_in
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.321  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.314
  Launch Clock Delay      :  3.984
  Clock Pessimism Removal :  0.349
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pclk_mod_in (rising edge)
                                                         0.000       0.000 r                        
 T18                                                     0.000       0.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.059       0.059         pclk_mod_in      
 IOBD_152_74/DIN                   td                    1.100       1.159 r       pclk_mod_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.159         pclk_mod_in_ibuf/ntD
 IOL_151_74/INCK                   td                    0.067       1.226 r       pclk_mod_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.132         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.132 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2919)     1.852       3.984         pclk_mod_in_g    
 CLMS_114_265/CLK                                                          r       u_top_white_block_mean/u_block_mean_white/block_y_d[2]/opit_0_inv/CLK

 CLMS_114_265/Q1                   tco                   0.261       4.245 r       u_top_white_block_mean/u_block_mean_white/block_y_d[2]/opit_0_inv/Q
                                   net (fanout=1)        0.754       4.999         u_top_white_block_mean/u_block_mean_white/block_y_d [2]
                                                         0.238       5.237 f       u_top_white_block_mean/u_block_mean_white/N12.eq_0/gateop_A2/Cout
                                                         0.000       5.237         u_top_white_block_mean/u_block_mean_white/u_top_white_block_mean/u_block_mean_white/N12.co [2]
 CLMA_118_265/Y2                   td                    0.130       5.367 r       u_top_white_block_mean/u_block_mean_white/N12.eq_2/gateop_perm/Y
                                   net (fanout=560)      2.871       8.238         _N17             
 CLMA_46_160/Y0                    td                    0.164       8.402 r       u_top_white_block_mean/u_block_mean_white/N1171/gateop_perm/Z
                                   net (fanout=76)       3.119      11.521         u_top_white_block_mean/u_block_mean_white/N1171
 CLMA_78_280/CECO                  td                    0.118      11.639 r       u_top_white_block_mean/u_block_mean_white/v_reg[7][2]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      11.639         ntR2303          
 CLMA_78_284/CECO                  td                    0.000      11.639 r       u_top_white_block_mean/u_block_mean_white/v_reg[7][6]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      11.639         ntR2302          
 CLMA_78_288/CECO                  td                    0.000      11.639 r       u_top_white_block_mean/u_block_mean_white/v_reg[7][10]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      11.639         ntR2301          
 CLMA_78_292/CECI                                                          r       u_top_white_block_mean/u_block_mean_white/v_reg[7][13]/opit_0_inv_AQ_perm/CE

 Data arrival time                                                  11.639         Logic Levels: 5  
                                                                                   Logic: 0.911ns(11.901%), Route: 6.744ns(88.099%)
----------------------------------------------------------------------------------------------------

 Clock top|pclk_mod_in (rising edge)
                                                      1000.000    1000.000 r                        
 T18                                                     0.000    1000.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.059    1000.059         pclk_mod_in      
 IOBD_152_74/DIN                   td                    0.916    1000.975 r       pclk_mod_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.975         pclk_mod_in_ibuf/ntD
 IOL_151_74/INCK                   td                    0.054    1001.029 r       pclk_mod_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.754    1001.783         _N13             
 USCM_74_104/CLK_USCM              td                    0.000    1001.783 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2919)     1.531    1003.314         pclk_mod_in_g    
 CLMA_78_292/CLK                                                           r       u_top_white_block_mean/u_block_mean_white/v_reg[7][13]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.349    1003.663                          
 clock uncertainty                                      -0.050    1003.613                          

 Setup time                                             -0.291    1003.322                          

 Data required time                                               1003.322                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.322                          
 Data arrival time                                                  11.639                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       991.683                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_white_block_mean/u_block_mean_white/block_y_d[2]/opit_0_inv/CLK
Endpoint    : u_top_white_block_mean/u_block_mean_white/v_reg[7][8]/opit_0_inv_A2Q21/CE
Path Group  : top|pclk_mod_in
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.316  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.319
  Launch Clock Delay      :  3.984
  Clock Pessimism Removal :  0.349
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pclk_mod_in (rising edge)
                                                         0.000       0.000 r                        
 T18                                                     0.000       0.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.059       0.059         pclk_mod_in      
 IOBD_152_74/DIN                   td                    1.100       1.159 r       pclk_mod_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.159         pclk_mod_in_ibuf/ntD
 IOL_151_74/INCK                   td                    0.067       1.226 r       pclk_mod_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.132         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.132 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2919)     1.852       3.984         pclk_mod_in_g    
 CLMS_114_265/CLK                                                          r       u_top_white_block_mean/u_block_mean_white/block_y_d[2]/opit_0_inv/CLK

 CLMS_114_265/Q1                   tco                   0.261       4.245 r       u_top_white_block_mean/u_block_mean_white/block_y_d[2]/opit_0_inv/Q
                                   net (fanout=1)        0.754       4.999         u_top_white_block_mean/u_block_mean_white/block_y_d [2]
                                                         0.238       5.237 f       u_top_white_block_mean/u_block_mean_white/N12.eq_0/gateop_A2/Cout
                                                         0.000       5.237         u_top_white_block_mean/u_block_mean_white/u_top_white_block_mean/u_block_mean_white/N12.co [2]
 CLMA_118_265/Y2                   td                    0.130       5.367 r       u_top_white_block_mean/u_block_mean_white/N12.eq_2/gateop_perm/Y
                                   net (fanout=560)      2.871       8.238         _N17             
 CLMA_46_160/Y0                    td                    0.164       8.402 r       u_top_white_block_mean/u_block_mean_white/N1171/gateop_perm/Z
                                   net (fanout=76)       3.119      11.521         u_top_white_block_mean/u_block_mean_white/N1171
 CLMA_78_280/CECO                  td                    0.118      11.639 r       u_top_white_block_mean/u_block_mean_white/v_reg[7][2]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      11.639         ntR2303          
 CLMA_78_284/CECO                  td                    0.000      11.639 r       u_top_white_block_mean/u_block_mean_white/v_reg[7][6]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      11.639         ntR2302          
 CLMA_78_288/CECI                                                          r       u_top_white_block_mean/u_block_mean_white/v_reg[7][8]/opit_0_inv_A2Q21/CE

 Data arrival time                                                  11.639         Logic Levels: 4  
                                                                                   Logic: 0.911ns(11.901%), Route: 6.744ns(88.099%)
----------------------------------------------------------------------------------------------------

 Clock top|pclk_mod_in (rising edge)
                                                      1000.000    1000.000 r                        
 T18                                                     0.000    1000.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.059    1000.059         pclk_mod_in      
 IOBD_152_74/DIN                   td                    0.916    1000.975 r       pclk_mod_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.975         pclk_mod_in_ibuf/ntD
 IOL_151_74/INCK                   td                    0.054    1001.029 r       pclk_mod_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.754    1001.783         _N13             
 USCM_74_104/CLK_USCM              td                    0.000    1001.783 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2919)     1.536    1003.319         pclk_mod_in_g    
 CLMA_78_288/CLK                                                           r       u_top_white_block_mean/u_block_mean_white/v_reg[7][8]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.349    1003.668                          
 clock uncertainty                                      -0.050    1003.618                          

 Setup time                                             -0.291    1003.327                          

 Data required time                                               1003.327                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.327                          
 Data arrival time                                                  11.639                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       991.688                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_color_block_mean/u_block_mean_R/h_reg[3][2]/opit_0_inv_A2Q21/CLK
Endpoint    : u_top_color_block_mean/u_block_mean_R/h_reg[3][4]/opit_0_inv_A2Q21/Cin
Path Group  : top|pclk_mod_in
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.329  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.007
  Launch Clock Delay      :  3.329
  Clock Pessimism Removal :  -0.349
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pclk_mod_in (rising edge)
                                                         0.000       0.000 r                        
 T18                                                     0.000       0.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.059       0.059         pclk_mod_in      
 IOBD_152_74/DIN                   td                    0.916       0.975 r       pclk_mod_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.975         pclk_mod_in_ibuf/ntD
 IOL_151_74/INCK                   td                    0.054       1.029 r       pclk_mod_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.754       1.783         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       1.783 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2919)     1.546       3.329         pclk_mod_in_g    
 CLMA_126_244/CLK                                                          r       u_top_color_block_mean/u_block_mean_R/h_reg[3][2]/opit_0_inv_A2Q21/CLK

 CLMA_126_244/Q3                   tco                   0.218       3.547 f       u_top_color_block_mean/u_block_mean_R/h_reg[3][2]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.141       3.688         u_top_color_block_mean/u_block_mean_R/h_reg[3] [2]
 CLMA_126_244/COUT                 td                    0.121       3.809 r       u_top_color_block_mean/u_block_mean_R/h_reg[3][2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       3.809         u_top_color_block_mean/u_block_mean_R/_N3815
 CLMA_126_248/CIN                                                          r       u_top_color_block_mean/u_block_mean_R/h_reg[3][4]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   3.809         Logic Levels: 1  
                                                                                   Logic: 0.339ns(70.625%), Route: 0.141ns(29.375%)
----------------------------------------------------------------------------------------------------

 Clock top|pclk_mod_in (rising edge)
                                                         0.000       0.000 r                        
 T18                                                     0.000       0.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.059       0.059         pclk_mod_in      
 IOBD_152_74/DIN                   td                    1.100       1.159 r       pclk_mod_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.159         pclk_mod_in_ibuf/ntD
 IOL_151_74/INCK                   td                    0.067       1.226 r       pclk_mod_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.132         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.132 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2919)     1.875       4.007         pclk_mod_in_g    
 CLMA_126_248/CLK                                                          r       u_top_color_block_mean/u_block_mean_R/h_reg[3][4]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.349       3.658                          
 clock uncertainty                                       0.000       3.658                          

 Hold time                                              -0.109       3.549                          

 Data required time                                                  3.549                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.549                          
 Data arrival time                                                   3.809                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.260                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_color_block_mean/u_block_mean_R/h_reg[8][6]/opit_0_inv_A2Q21/CLK
Endpoint    : u_top_color_block_mean/u_block_mean_R/h_reg[8][8]/opit_0_inv_A2Q21/Cin
Path Group  : top|pclk_mod_in
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.329  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.022
  Launch Clock Delay      :  3.344
  Clock Pessimism Removal :  -0.349
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pclk_mod_in (rising edge)
                                                         0.000       0.000 r                        
 T18                                                     0.000       0.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.059       0.059         pclk_mod_in      
 IOBD_152_74/DIN                   td                    0.916       0.975 r       pclk_mod_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.975         pclk_mod_in_ibuf/ntD
 IOL_151_74/INCK                   td                    0.054       1.029 r       pclk_mod_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.754       1.783         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       1.783 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2919)     1.561       3.344         pclk_mod_in_g    
 CLMA_146_244/CLK                                                          r       u_top_color_block_mean/u_block_mean_R/h_reg[8][6]/opit_0_inv_A2Q21/CLK

 CLMA_146_244/Q3                   tco                   0.218       3.562 f       u_top_color_block_mean/u_block_mean_R/h_reg[8][6]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.141       3.703         u_top_color_block_mean/u_block_mean_R/h_reg[8] [6]
 CLMA_146_244/COUT                 td                    0.121       3.824 r       u_top_color_block_mean/u_block_mean_R/h_reg[8][6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       3.824         u_top_color_block_mean/u_block_mean_R/_N3894
 CLMA_146_248/CIN                                                          r       u_top_color_block_mean/u_block_mean_R/h_reg[8][8]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   3.824         Logic Levels: 1  
                                                                                   Logic: 0.339ns(70.625%), Route: 0.141ns(29.375%)
----------------------------------------------------------------------------------------------------

 Clock top|pclk_mod_in (rising edge)
                                                         0.000       0.000 r                        
 T18                                                     0.000       0.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.059       0.059         pclk_mod_in      
 IOBD_152_74/DIN                   td                    1.100       1.159 r       pclk_mod_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.159         pclk_mod_in_ibuf/ntD
 IOL_151_74/INCK                   td                    0.067       1.226 r       pclk_mod_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.132         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.132 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2919)     1.890       4.022         pclk_mod_in_g    
 CLMA_146_248/CLK                                                          r       u_top_color_block_mean/u_block_mean_R/h_reg[8][8]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.349       3.673                          
 clock uncertainty                                       0.000       3.673                          

 Hold time                                              -0.109       3.564                          

 Data required time                                                  3.564                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.564                          
 Data arrival time                                                   3.824                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.260                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_color_block_mean/u_block_mean_R/h_reg[12][2]/opit_0_inv_A2Q21/CLK
Endpoint    : u_top_color_block_mean/u_block_mean_R/h_reg[12][4]/opit_0_inv_A2Q21/Cin
Path Group  : top|pclk_mod_in
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.329  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.001
  Launch Clock Delay      :  3.323
  Clock Pessimism Removal :  -0.349
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pclk_mod_in (rising edge)
                                                         0.000       0.000 r                        
 T18                                                     0.000       0.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.059       0.059         pclk_mod_in      
 IOBD_152_74/DIN                   td                    0.916       0.975 r       pclk_mod_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.975         pclk_mod_in_ibuf/ntD
 IOL_151_74/INCK                   td                    0.054       1.029 r       pclk_mod_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.754       1.783         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       1.783 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2919)     1.540       3.323         pclk_mod_in_g    
 CLMA_118_244/CLK                                                          r       u_top_color_block_mean/u_block_mean_R/h_reg[12][2]/opit_0_inv_A2Q21/CLK

 CLMA_118_244/Q3                   tco                   0.218       3.541 f       u_top_color_block_mean/u_block_mean_R/h_reg[12][2]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.141       3.682         u_top_color_block_mean/u_block_mean_R/h_reg[12] [2]
 CLMA_118_244/COUT                 td                    0.121       3.803 r       u_top_color_block_mean/u_block_mean_R/h_reg[12][2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       3.803         u_top_color_block_mean/u_block_mean_R/_N3950
 CLMA_118_248/CIN                                                          r       u_top_color_block_mean/u_block_mean_R/h_reg[12][4]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   3.803         Logic Levels: 1  
                                                                                   Logic: 0.339ns(70.625%), Route: 0.141ns(29.375%)
----------------------------------------------------------------------------------------------------

 Clock top|pclk_mod_in (rising edge)
                                                         0.000       0.000 r                        
 T18                                                     0.000       0.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.059       0.059         pclk_mod_in      
 IOBD_152_74/DIN                   td                    1.100       1.159 r       pclk_mod_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.159         pclk_mod_in_ibuf/ntD
 IOL_151_74/INCK                   td                    0.067       1.226 r       pclk_mod_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.132         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.132 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2919)     1.869       4.001         pclk_mod_in_g    
 CLMA_118_248/CLK                                                          r       u_top_color_block_mean/u_block_mean_R/h_reg[12][4]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.349       3.652                          
 clock uncertainty                                       0.000       3.652                          

 Hold time                                              -0.109       3.543                          

 Data required time                                                  3.543                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.543                          
 Data arrival time                                                   3.803                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.260                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encr/n0q_m[1]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/encr/cnt[4]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.056  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.158
  Launch Clock Delay      :  7.426
  Clock Pessimism Removal :  1.212
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523       5.093 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       5.570 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.856       7.426         video_clk        
 CLMA_102_268/CLK                                                          r       dvi_encoder_m0/encr/n0q_m[1]/opit_0_L5Q_perm/CLK

 CLMA_102_268/Q3                   tco                   0.261       7.687 r       dvi_encoder_m0/encr/n0q_m[1]/opit_0_L5Q_perm/Q
                                   net (fanout=7)        0.918       8.605         dvi_encoder_m0/encr/n0q_m [1]
 CLMS_102_297/Y1                   td                    0.520       9.125 r       dvi_encoder_m0/encr/N94.eq_0/gateop_A2/Y1
                                   net (fanout=1)        0.295       9.420         _N8              
 CLMA_102_288/Y1                   td                    0.169       9.589 r       dvi_encoder_m0/encr/N95/gateop_perm/Z
                                   net (fanout=12)       0.603      10.192         dvi_encoder_m0/encr/decision2
 CLMA_102_276/Y2                   td                    0.165      10.357 r       dvi_encoder_m0/encr/N243_7[1]/gateop_perm/Z
                                   net (fanout=1)        0.572      10.929         dvi_encoder_m0/encr/nb9 [1]
                                                         0.387      11.316 r       dvi_encoder_m0/encr/N243_8_1/gateop_A2/Cout
                                                         0.000      11.316         dvi_encoder_m0/encr/_N7090
 CLMA_98_281/Y3                    td                    0.380      11.696 r       dvi_encoder_m0/encr/N243_8_3/gateop_A2/Y1
                                   net (fanout=2)        0.455      12.151         dvi_encoder_m0/encr/nb6 [3]
 CLMA_102_280/COUT                 td                    0.431      12.582 r       dvi_encoder_m0/encr/N243_5.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.582         dvi_encoder_m0/encr/dvi_encoder_m0/encr/N243_5.co [4]
 CLMA_102_284/Y0                   td                    0.198      12.780 r       dvi_encoder_m0/encr/N243_5.fsub_5/gateop/Y
                                   net (fanout=1)        0.261      13.041         dvi_encoder_m0/encr/nb5 [4]
 CLMS_102_285/C4                                                           r       dvi_encoder_m0/encr/cnt[4]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  13.041         Logic Levels: 6  
                                                                                   Logic: 2.511ns(44.720%), Route: 3.104ns(55.280%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        13.461      13.461 r                        
 B5                                                      0.000      13.461 r       sys_clk (port)   
                                   net (fanout=1)        0.093      13.554         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      14.470 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.470         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      14.524 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      15.609         _N21             
 USCM_74_105/CLK_USCM              td                    0.000      15.609 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656      17.265         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.435      17.700 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396      18.096         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000      18.096 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.523      19.619         video_clk        
 CLMS_102_285/CLK                                                          r       dvi_encoder_m0/encr/cnt[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         1.212      20.831                          
 clock uncertainty                                      -0.150      20.681                          

 Setup time                                             -0.133      20.548                          

 Data required time                                                 20.548                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.548                          
 Data arrival time                                                  13.041                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.507                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encr/n0q_m[1]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/encr/cnt[3]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.072  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.165
  Launch Clock Delay      :  7.426
  Clock Pessimism Removal :  1.189
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523       5.093 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       5.570 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.856       7.426         video_clk        
 CLMA_102_268/CLK                                                          r       dvi_encoder_m0/encr/n0q_m[1]/opit_0_L5Q_perm/CLK

 CLMA_102_268/Q3                   tco                   0.261       7.687 r       dvi_encoder_m0/encr/n0q_m[1]/opit_0_L5Q_perm/Q
                                   net (fanout=7)        0.918       8.605         dvi_encoder_m0/encr/n0q_m [1]
 CLMS_102_297/Y1                   td                    0.520       9.125 r       dvi_encoder_m0/encr/N94.eq_0/gateop_A2/Y1
                                   net (fanout=1)        0.295       9.420         _N8              
 CLMA_102_288/Y1                   td                    0.169       9.589 r       dvi_encoder_m0/encr/N95/gateop_perm/Z
                                   net (fanout=12)       0.603      10.192         dvi_encoder_m0/encr/decision2
 CLMA_102_276/Y2                   td                    0.165      10.357 r       dvi_encoder_m0/encr/N243_7[1]/gateop_perm/Z
                                   net (fanout=1)        0.572      10.929         dvi_encoder_m0/encr/nb9 [1]
                                                         0.387      11.316 r       dvi_encoder_m0/encr/N243_8_1/gateop_A2/Cout
                                                         0.000      11.316         dvi_encoder_m0/encr/_N7090
 CLMA_98_281/Y3                    td                    0.380      11.696 r       dvi_encoder_m0/encr/N243_8_3/gateop_A2/Y1
                                   net (fanout=2)        0.455      12.151         dvi_encoder_m0/encr/nb6 [3]
 CLMA_102_280/Y3                   td                    0.381      12.532 r       dvi_encoder_m0/encr/N243_5.fsub_3/gateop_A2/Y1
                                   net (fanout=1)        0.425      12.957         dvi_encoder_m0/encr/nb5 [3]
 CLMA_106_276/B4                                                           r       dvi_encoder_m0/encr/cnt[3]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  12.957         Logic Levels: 5  
                                                                                   Logic: 2.263ns(40.915%), Route: 3.268ns(59.085%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        13.461      13.461 r                        
 B5                                                      0.000      13.461 r       sys_clk (port)   
                                   net (fanout=1)        0.093      13.554         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      14.470 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.470         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      14.524 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      15.609         _N21             
 USCM_74_105/CLK_USCM              td                    0.000      15.609 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656      17.265         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.435      17.700 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396      18.096         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000      18.096 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.530      19.626         video_clk        
 CLMA_106_276/CLK                                                          r       dvi_encoder_m0/encr/cnt[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         1.189      20.815                          
 clock uncertainty                                      -0.150      20.665                          

 Setup time                                             -0.133      20.532                          

 Data required time                                                 20.532                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.532                          
 Data arrival time                                                  12.957                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.575                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encr/n0q_m[0]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/encr/cnt[4]/opit_0_inv_L5Q_perm/L3
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.056  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.158
  Launch Clock Delay      :  7.426
  Clock Pessimism Removal :  1.212
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523       5.093 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       5.570 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.856       7.426         video_clk        
 CLMS_102_269/CLK                                                          r       dvi_encoder_m0/encr/n0q_m[0]/opit_0_L5Q_perm/CLK

 CLMS_102_269/Q3                   tco                   0.261       7.687 r       dvi_encoder_m0/encr/n0q_m[0]/opit_0_L5Q_perm/Q
                                   net (fanout=10)       1.220       8.907         dvi_encoder_m0/encr/n0q_m [0]
 CLMA_106_301/Y1                   td                    0.416       9.323 r       dvi_encoder_m0/encr/N99.lt_0/gateop_A2/Y1
                                   net (fanout=9)        0.425       9.748         _N10             
 CLMS_102_305/Y2                   td                    0.216       9.964 r       dvi_encoder_m0/encr/N245_5[2]/gateop/F
                                   net (fanout=1)        0.571      10.535         dvi_encoder_m0/encr/nb3 [2]
                                                         0.382      10.917 r       dvi_encoder_m0/encr/N245_8.fsub_2/gateop_A2/Cout
                                                         0.000      10.917         dvi_encoder_m0/encr/dvi_encoder_m0/encr/N245_8.co [3]
 CLMA_106_296/Y2                   td                    0.198      11.115 r       dvi_encoder_m0/encr/N245_8.fsub_4/gateop_A2/Y0
                                   net (fanout=1)        0.602      11.717         dvi_encoder_m0/encr/nb2 [3]
 CLMA_106_285/COUT                 td                    0.326      12.043 r       dvi_encoder_m0/encr/N245_5_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.043         dvi_encoder_m0/encr/_N7086
 CLMA_106_289/Y0                   td                    0.198      12.241 r       dvi_encoder_m0/encr/N245_5_5/gateop_perm/Y
                                   net (fanout=1)        0.425      12.666         dvi_encoder_m0/encr/N245 [4]
 CLMS_102_285/C3                                                           r       dvi_encoder_m0/encr/cnt[4]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                  12.666         Logic Levels: 5  
                                                                                   Logic: 1.997ns(38.111%), Route: 3.243ns(61.889%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        13.461      13.461 r                        
 B5                                                      0.000      13.461 r       sys_clk (port)   
                                   net (fanout=1)        0.093      13.554         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      14.470 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.470         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      14.524 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      15.609         _N21             
 USCM_74_105/CLK_USCM              td                    0.000      15.609 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656      17.265         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.435      17.700 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396      18.096         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000      18.096 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.523      19.619         video_clk        
 CLMS_102_285/CLK                                                          r       dvi_encoder_m0/encr/cnt[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         1.212      20.831                          
 clock uncertainty                                      -0.150      20.681                          

 Setup time                                             -0.351      20.330                          

 Data required time                                                 20.330                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.330                          
 Data arrival time                                                  12.666                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.664                          
====================================================================================================

====================================================================================================

Startpoint  : video_timing_data_m0/vout_data_r[20]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/encg/din_q[4]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.307  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.433
  Launch Clock Delay      :  6.191
  Clock Pessimism Removal :  -0.935
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656       3.804         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.435       4.239 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396       4.635         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.635 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.556       6.191         video_clk        
 CLMA_78_344/CLK                                                           r       video_timing_data_m0/vout_data_r[20]/opit_0_inv_L5Q_perm/CLK

 CLMA_78_344/Q1                    tco                   0.218       6.409 f       video_timing_data_m0/vout_data_r[20]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.277       6.686         vout_data[20]    
 CLMA_86_344/M0                                                            f       dvi_encoder_m0/encg/din_q[4]/opit_0/D

 Data arrival time                                                   6.686         Logic Levels: 0  
                                                                                   Logic: 0.218ns(44.040%), Route: 0.277ns(55.960%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523       5.093 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       5.570 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.863       7.433         video_clk        
 CLMA_86_344/CLK                                                           r       dvi_encoder_m0/encg/din_q[4]/opit_0/CLK
 clock pessimism                                        -0.935       6.498                          
 clock uncertainty                                       0.000       6.498                          

 Hold time                                              -0.016       6.482                          

 Data required time                                                  6.482                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.482                          
 Data arrival time                                                   6.686                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.204                          
====================================================================================================

====================================================================================================

Startpoint  : video_timing_data_m0/vout_data_r[19]/opit_0_inv_L5Q/CLK
Endpoint    : dvi_encoder_m0/encg/din_q[3]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.317  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.438
  Launch Clock Delay      :  6.186
  Clock Pessimism Removal :  -0.935
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656       3.804         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.435       4.239 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396       4.635         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.635 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.551       6.186         video_clk        
 CLMA_78_340/CLK                                                           r       video_timing_data_m0/vout_data_r[19]/opit_0_inv_L5Q/CLK

 CLMA_78_340/Q1                    tco                   0.218       6.404 f       video_timing_data_m0/vout_data_r[19]/opit_0_inv_L5Q/Q
                                   net (fanout=4)        0.390       6.794         vout_data[19]    
 CLMS_86_349/CD                                                            f       dvi_encoder_m0/encg/din_q[3]/opit_0/D

 Data arrival time                                                   6.794         Logic Levels: 0  
                                                                                   Logic: 0.218ns(35.855%), Route: 0.390ns(64.145%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523       5.093 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       5.570 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.868       7.438         video_clk        
 CLMS_86_349/CLK                                                           r       dvi_encoder_m0/encg/din_q[3]/opit_0/CLK
 clock pessimism                                        -0.935       6.503                          
 clock uncertainty                                       0.000       6.503                          

 Hold time                                               0.033       6.536                          

 Data required time                                                  6.536                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.536                          
 Data arrival time                                                   6.794                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.258                          
====================================================================================================

====================================================================================================

Startpoint  : video_timing_data_m0/vout_data_r[18]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/encg/din_q[2]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.046  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.444
  Launch Clock Delay      :  6.186
  Clock Pessimism Removal :  -1.212
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656       3.804         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.435       4.239 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396       4.635         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.635 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.551       6.186         video_clk        
 CLMA_78_340/CLK                                                           r       video_timing_data_m0/vout_data_r[18]/opit_0_inv_L5Q_perm/CLK

 CLMA_78_340/Q2                    tco                   0.218       6.404 f       video_timing_data_m0/vout_data_r[18]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.123       6.527         vout_data[18]    
 CLMS_78_349/CD                                                            f       dvi_encoder_m0/encg/din_q[2]/opit_0/D

 Data arrival time                                                   6.527         Logic Levels: 0  
                                                                                   Logic: 0.218ns(63.930%), Route: 0.123ns(36.070%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523       5.093 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       5.570 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.874       7.444         video_clk        
 CLMS_78_349/CLK                                                           r       dvi_encoder_m0/encg/din_q[2]/opit_0/CLK
 clock pessimism                                        -1.212       6.232                          
 clock uncertainty                                       0.000       6.232                          

 Hold time                                               0.033       6.265                          

 Data required time                                                  6.265                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.265                          
 Data arrival time                                                   6.527                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.262                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.580  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.129
  Launch Clock Delay      :  7.376
  Clock Pessimism Removal :  0.667
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                      9140.000    9140.000 r                        
 B5                                                      0.000    9140.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9140.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100    9141.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9141.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067    9141.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304    9142.564         _N21             
 USCM_74_105/CLK_USCM              td                    0.000    9142.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006    9144.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526    9145.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477    9145.573         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000    9145.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.803    9147.376         ntclkbufg_1      
 CLMA_46_204/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/CLK

 CLMA_46_204/Q0                    tco                   0.261    9147.637 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        2.004    9149.641         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [9]
 CLMS_46_205/M0                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/D

 Data arrival time                                                9149.641         Logic Levels: 0  
                                                                                   Logic: 0.261ns(11.523%), Route: 2.004ns(88.477%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      9140.019    9140.019 r                        
 B5                                                      0.000    9140.019 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9140.112         sys_clk          
 IOBD_0_298/DIN                    td                    0.916    9141.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9141.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054    9141.082 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085    9142.167         _N21             
 USCM_74_105/CLK_USCM              td                    0.000    9142.167 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656    9143.823         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.435    9144.258 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396    9144.654         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000    9144.654 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.494    9146.148         video_clk        
 CLMS_46_205/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/CLK
 clock pessimism                                         0.667    9146.815                          
 clock uncertainty                                      -0.150    9146.665                          

 Setup time                                             -0.067    9146.598                          

 Data required time                                               9146.598                          
----------------------------------------------------------------------------------------------------
 Data required time                                               9146.598                          
 Data arrival time                                                9149.641                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.043                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.580  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.132
  Launch Clock Delay      :  7.379
  Clock Pessimism Removal :  0.667
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                      9140.000    9140.000 r                        
 B5                                                      0.000    9140.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9140.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100    9141.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9141.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067    9141.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304    9142.564         _N21             
 USCM_74_105/CLK_USCM              td                    0.000    9142.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006    9144.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526    9145.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477    9145.573         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000    9145.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.806    9147.379         ntclkbufg_1      
 CLMA_50_205/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/CLK

 CLMA_50_205/Q1                    tco                   0.261    9147.640 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        1.584    9149.224         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [7]
 CLMA_50_204/M0                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0/D

 Data arrival time                                                9149.224         Logic Levels: 0  
                                                                                   Logic: 0.261ns(14.146%), Route: 1.584ns(85.854%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      9140.019    9140.019 r                        
 B5                                                      0.000    9140.019 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9140.112         sys_clk          
 IOBD_0_298/DIN                    td                    0.916    9141.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9141.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054    9141.082 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085    9142.167         _N21             
 USCM_74_105/CLK_USCM              td                    0.000    9142.167 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656    9143.823         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.435    9144.258 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396    9144.654         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000    9144.654 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.497    9146.151         video_clk        
 CLMA_50_204/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0/CLK
 clock pessimism                                         0.667    9146.818                          
 clock uncertainty                                      -0.150    9146.668                          

 Setup time                                             -0.067    9146.601                          

 Data required time                                               9146.601                          
----------------------------------------------------------------------------------------------------
 Data required time                                               9146.601                          
 Data arrival time                                                9149.224                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.623                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.565  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.155
  Launch Clock Delay      :  7.387
  Clock Pessimism Removal :  0.667
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                      9140.000    9140.000 r                        
 B5                                                      0.000    9140.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9140.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100    9141.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9141.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067    9141.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304    9142.564         _N21             
 USCM_74_105/CLK_USCM              td                    0.000    9142.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006    9144.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526    9145.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477    9145.573         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000    9145.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.814    9147.387         ntclkbufg_1      
 CLMA_54_208/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_54_208/Q0                    tco                   0.261    9147.648 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=40)       1.458    9149.106         frame_read_write_m0/read_fifo_aclr
 DRM_62_208/RSTB[0]                                                        r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                9149.106         Logic Levels: 0  
                                                                                   Logic: 0.261ns(15.183%), Route: 1.458ns(84.817%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      9140.019    9140.019 r                        
 B5                                                      0.000    9140.019 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9140.112         sys_clk          
 IOBD_0_298/DIN                    td                    0.916    9141.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9141.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054    9141.082 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085    9142.167         _N21             
 USCM_74_105/CLK_USCM              td                    0.000    9142.167 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656    9143.823         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.435    9144.258 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396    9144.654         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000    9144.654 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.520    9146.174         video_clk        
 DRM_62_208/CLKB[0]                                                        r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.667    9146.841                          
 clock uncertainty                                      -0.150    9146.691                          

 Setup time                                             -0.026    9146.665                          

 Data required time                                               9146.665                          
----------------------------------------------------------------------------------------------------
 Data required time                                               9146.665                          
 Data arrival time                                                9149.106                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.441                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.581  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.391
  Launch Clock Delay      :  6.143
  Clock Pessimism Removal :  -0.667
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                      9490.000    9490.000 r                        
 B5                                                      0.000    9490.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9490.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916    9491.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9491.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054    9491.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085    9492.148         _N21             
 USCM_74_105/CLK_USCM              td                    0.000    9492.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656    9493.804         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.438    9494.242 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.396    9494.638         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000    9494.638 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.505    9496.143         ntclkbufg_1      
 CLMA_54_208/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_54_208/Q0                    tco                   0.218    9496.361 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=40)       0.740    9497.101         frame_read_write_m0/read_fifo_aclr
 DRM_34_208/RSTB[0]                                                        f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                9497.101         Logic Levels: 0  
                                                                                   Logic: 0.218ns(22.756%), Route: 0.740ns(77.244%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      9490.005    9490.005 r                        
 B5                                                      0.000    9490.005 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9490.098         sys_clk          
 IOBD_0_298/DIN                    td                    1.100    9491.198 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9491.198         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067    9491.265 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304    9492.569         _N21             
 USCM_74_105/CLK_USCM              td                    0.000    9492.569 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006    9494.575         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523    9495.098 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477    9495.575         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000    9495.575 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.821    9497.396         video_clk        
 DRM_34_208/CLKB[0]                                                        r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.667    9496.729                          
 clock uncertainty                                       0.150    9496.879                          

 Hold time                                               0.022    9496.901                          

 Data required time                                               9496.901                          
----------------------------------------------------------------------------------------------------
 Data required time                                               9496.901                          
 Data arrival time                                                9497.101                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.200                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.574  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.350
  Launch Clock Delay      :  6.109
  Clock Pessimism Removal :  -0.667
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                      9490.000    9490.000 r                        
 B5                                                      0.000    9490.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9490.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916    9491.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9491.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054    9491.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085    9492.148         _N21             
 USCM_74_105/CLK_USCM              td                    0.000    9492.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656    9493.804         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.438    9494.242 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.396    9494.638         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000    9494.638 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.471    9496.109         ntclkbufg_1      
 CLMA_42_188/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_L5Q_perm/CLK

 CLMA_42_188/Q0                    tco                   0.218    9496.327 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.759    9497.086         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [0]
 CLMA_42_189/M0                                                            f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/D

 Data arrival time                                                9497.086         Logic Levels: 0  
                                                                                   Logic: 0.218ns(22.313%), Route: 0.759ns(77.687%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      9490.005    9490.005 r                        
 B5                                                      0.000    9490.005 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9490.098         sys_clk          
 IOBD_0_298/DIN                    td                    1.100    9491.198 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9491.198         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067    9491.265 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304    9492.569         _N21             
 USCM_74_105/CLK_USCM              td                    0.000    9492.569 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006    9494.575         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523    9495.098 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477    9495.575         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000    9495.575 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.780    9497.355         video_clk        
 CLMA_42_189/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/CLK
 clock pessimism                                        -0.667    9496.688                          
 clock uncertainty                                       0.150    9496.838                          

 Hold time                                              -0.016    9496.822                          

 Data required time                                               9496.822                          
----------------------------------------------------------------------------------------------------
 Data required time                                               9496.822                          
 Data arrival time                                                9497.086                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.264                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.577  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.373
  Launch Clock Delay      :  6.129
  Clock Pessimism Removal :  -0.667
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                      9490.000    9490.000 r                        
 B5                                                      0.000    9490.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9490.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916    9491.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9491.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054    9491.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085    9492.148         _N21             
 USCM_74_105/CLK_USCM              td                    0.000    9492.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656    9493.804         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.438    9494.242 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.396    9494.638         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000    9494.638 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.491    9496.129         ntclkbufg_1      
 CLMA_42_205/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/CLK

 CLMA_42_205/Q2                    tco                   0.218    9496.347 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.794    9497.141         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [3]
 CLMS_38_205/M1                                                            f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/D

 Data arrival time                                                9497.141         Logic Levels: 0  
                                                                                   Logic: 0.218ns(21.542%), Route: 0.794ns(78.458%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      9490.005    9490.005 r                        
 B5                                                      0.000    9490.005 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9490.098         sys_clk          
 IOBD_0_298/DIN                    td                    1.100    9491.198 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9491.198         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067    9491.265 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304    9492.569         _N21             
 USCM_74_105/CLK_USCM              td                    0.000    9492.569 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006    9494.575         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523    9495.098 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477    9495.575         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000    9495.575 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.803    9497.378         video_clk        
 CLMS_38_205/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/CLK
 clock pessimism                                        -0.667    9496.711                          
 clock uncertainty                                       0.150    9496.861                          

 Hold time                                              -0.016    9496.845                          

 Data required time                                               9496.845                          
----------------------------------------------------------------------------------------------------
 Data required time                                               9496.845                          
 Data arrival time                                                9497.141                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.296                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[0]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft6/opit_1_IOL/D[0]
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.020  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.173
  Launch Clock Delay      :  7.382
  Clock Pessimism Removal :  1.189
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477       5.568         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       5.568 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.814       7.382         video_clk5x      
 CLMA_118_325/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[0]/opit_0_L5Q_perm/CLK

 CLMA_118_325/Q2                   tco                   0.261       7.643 r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[0]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.264       7.907         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h [0]
 CLMA_118_325/Y3                   td                    0.169       8.076 r       dvi_encoder_m0/serdes_4b_10to1_m0/N78/gateop_perm/Z
                                   net (fanout=1)        0.850       8.926         dvi_encoder_m0/serdes_4b_10to1_m0/N78
 IOL_151_337/TX_DATA[0]                                                    r       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft6/opit_1_IOL/D[0]

 Data arrival time                                                   8.926         Logic Levels: 1  
                                                                                   Logic: 0.430ns(27.850%), Route: 1.114ns(72.150%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.692       2.692 r                        
 B5                                                      0.000       2.692 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.785         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       3.701 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.701         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       3.755 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       4.840         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       4.840 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656       6.496         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.433       6.929 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.396       7.325         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       7.325 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.540       8.865         video_clk5x      
 IOL_151_337/CLK_SYS                                                       r       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft6/opit_1_IOL/SYSCLK
 clock pessimism                                         1.189      10.054                          
 clock uncertainty                                      -0.150       9.904                          

 Setup time                                             -0.156       9.748                          

 Data required time                                                  9.748                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.748                          
 Data arrival time                                                   8.926                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.822                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[0]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/opit_1_IOL/D[1]
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.188
  Launch Clock Delay      :  7.431
  Clock Pessimism Removal :  1.189
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477       5.568         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       5.568 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.863       7.431         video_clk5x      
 CLMA_130_356/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[0]/opit_0_L5Q_perm/CLK

 CLMA_130_356/Q1                   tco                   0.261       7.692 r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[0]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.284       7.976         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l [0]
 CLMA_134_356/Y1                   td                    0.169       8.145 r       dvi_encoder_m0/serdes_4b_10to1_m0/N68/gateop_perm/Z
                                   net (fanout=1)        0.596       8.741         dvi_encoder_m0/serdes_4b_10to1_m0/N68
 IOL_151_349/TX_DATA[1]                                                    r       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/opit_1_IOL/D[1]

 Data arrival time                                                   8.741         Logic Levels: 1  
                                                                                   Logic: 0.430ns(32.824%), Route: 0.880ns(67.176%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.692       2.692 r                        
 B5                                                      0.000       2.692 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.785         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       3.701 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.701         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       3.755 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       4.840         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       4.840 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656       6.496         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.433       6.929 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.396       7.325         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       7.325 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.555       8.880         video_clk5x      
 IOL_151_349/CLK_SYS                                                       r       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/opit_1_IOL/SYSCLK
 clock pessimism                                         1.189      10.069                          
 clock uncertainty                                      -0.150       9.919                          

 Setup time                                             -0.156       9.763                          

 Data required time                                                  9.763                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.763                          
 Data arrival time                                                   8.741                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.022                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[1]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[0]/opit_0_L5Q_perm/L1
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.167
  Launch Clock Delay      :  7.386
  Clock Pessimism Removal :  1.189
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477       5.568         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       5.568 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.818       7.386         video_clk5x      
 CLMA_106_320/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[1]/opit_0_L5Q_perm/CLK

 CLMA_106_320/Q0                   tco                   0.261       7.647 r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[1]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.962       8.609         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l [1]
 CLMS_142_337/A1                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[0]/opit_0_L5Q_perm/L1

 Data arrival time                                                   8.609         Logic Levels: 0  
                                                                                   Logic: 0.261ns(21.341%), Route: 0.962ns(78.659%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.692       2.692 r                        
 B5                                                      0.000       2.692 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.785         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       3.701 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.701         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       3.755 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       4.840         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       4.840 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656       6.496         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.433       6.929 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.396       7.325         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       7.325 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.534       8.859         video_clk5x      
 CLMS_142_337/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.189      10.048                          
 clock uncertainty                                      -0.150       9.898                          

 Setup time                                             -0.248       9.650                          

 Data required time                                                  9.650                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.650                          
 Data arrival time                                                   8.609                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.041                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[2]/opit_0/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[1]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.380
  Launch Clock Delay      :  6.133
  Clock Pessimism Removal :  -1.246
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656       3.804         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.433       4.237 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.396       4.633         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       4.633 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.500       6.133         video_clk5x      
 CLMS_114_321/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[2]/opit_0/CLK

 CLMS_114_321/Q0                   tco                   0.219       6.352 r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[2]/opit_0/Q
                                   net (fanout=1)        0.136       6.488         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h [2]
 CLMS_114_321/M2                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[1]/opit_0/D

 Data arrival time                                                   6.488         Logic Levels: 0  
                                                                                   Logic: 0.219ns(61.690%), Route: 0.136ns(38.310%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477       5.568         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       5.568 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.812       7.380         video_clk5x      
 CLMS_114_321/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[1]/opit_0/CLK
 clock pessimism                                        -1.246       6.134                          
 clock uncertainty                                       0.000       6.134                          

 Hold time                                              -0.012       6.122                          

 Data required time                                                  6.122                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.122                          
 Data arrival time                                                   6.488                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.366                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[3]/opit_0/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3l[2]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.382
  Launch Clock Delay      :  6.135
  Clock Pessimism Removal :  -1.246
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656       3.804         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.433       4.237 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.396       4.633         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       4.633 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.502       6.135         video_clk5x      
 CLMA_118_324/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[3]/opit_0/CLK

 CLMA_118_324/Q1                   tco                   0.219       6.354 r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[3]/opit_0/Q
                                   net (fanout=2)        0.137       6.491         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h [3]
 CLMA_118_324/M0                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3l[2]/opit_0/D

 Data arrival time                                                   6.491         Logic Levels: 0  
                                                                                   Logic: 0.219ns(61.517%), Route: 0.137ns(38.483%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477       5.568         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       5.568 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.814       7.382         video_clk5x      
 CLMA_118_324/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3l[2]/opit_0/CLK
 clock pessimism                                        -1.246       6.136                          
 clock uncertainty                                       0.000       6.136                          

 Hold time                                              -0.012       6.124                          

 Data required time                                                  6.124                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.124                          
 Data arrival time                                                   6.491                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.367                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[0]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft3/opit_1_IOL/D[1]
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.061  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.401
  Launch Clock Delay      :  6.151
  Clock Pessimism Removal :  -1.189
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656       3.804         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.433       4.237 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.396       4.633         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       4.633 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.518       6.151         video_clk5x      
 CLMA_146_321/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[0]/opit_0_L5Q_perm/CLK

 CLMA_146_321/Q3                   tco                   0.218       6.369 f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[0]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.170       6.539         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l [0]
 IOL_151_322/TX_DATA[1]                                                    f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft3/opit_1_IOL/D[1]

 Data arrival time                                                   6.539         Logic Levels: 0  
                                                                                   Logic: 0.218ns(56.186%), Route: 0.170ns(43.814%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477       5.568         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       5.568 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.833       7.401         video_clk5x      
 IOL_151_322/CLK_SYS                                                       r       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft3/opit_1_IOL/SYSCLK
 clock pessimism                                        -1.189       6.212                          
 clock uncertainty                                       0.000       6.212                          

 Hold time                                              -0.091       6.121                          

 Data required time                                                  6.121                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.121                          
 Data arrival time                                                   6.539                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.418                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encr/dout[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[2]/opit_0_L5Q_perm/L3
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.480  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.128
  Launch Clock Delay      :  7.374
  Clock Pessimism Removal :  0.766
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        26.922      26.922 r                        
 B5                                                      0.000      26.922 r       sys_clk (port)   
                                   net (fanout=1)        0.093      27.015         sys_clk          
 IOBD_0_298/DIN                    td                    1.100      28.115 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      28.115         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067      28.182 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304      29.486         _N21             
 USCM_74_105/CLK_USCM              td                    0.000      29.486 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006      31.492         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523      32.015 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477      32.492         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000      32.492 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.804      34.296         video_clk        
 CLMA_118_300/CLK                                                          r       dvi_encoder_m0/encr/dout[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_118_300/Q1                   tco                   0.261      34.557 r       dvi_encoder_m0/encr/dout[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        1.255      35.812         dvi_encoder_m0/green [4]
 CLMA_114_300/B3                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[2]/opit_0_L5Q_perm/L3

 Data arrival time                                                  35.812         Logic Levels: 0  
                                                                                   Logic: 0.261ns(17.216%), Route: 1.255ns(82.784%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        29.612      29.612 r                        
 B5                                                      0.000      29.612 r       sys_clk (port)   
                                   net (fanout=1)        0.093      29.705         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      30.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.621         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      30.675 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      31.760         _N21             
 USCM_74_105/CLK_USCM              td                    0.000      31.760 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656      33.416         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.433      33.849 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.396      34.245         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000      34.245 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.495      35.740         video_clk5x      
 CLMA_114_300/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.766      36.506                          
 clock uncertainty                                      -0.150      36.356                          

 Setup time                                             -0.341      36.015                          

 Data required time                                                 36.015                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 36.015                          
 Data arrival time                                                  35.812                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.203                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encr/dout[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[0]/opit_0_L5Q_perm/L2
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.481  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.167
  Launch Clock Delay      :  7.414
  Clock Pessimism Removal :  0.766
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        26.922      26.922 r                        
 B5                                                      0.000      26.922 r       sys_clk (port)   
                                   net (fanout=1)        0.093      27.015         sys_clk          
 IOBD_0_298/DIN                    td                    1.100      28.115 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      28.115         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067      28.182 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304      29.486         _N21             
 USCM_74_105/CLK_USCM              td                    0.000      29.486 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006      31.492         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523      32.015 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477      32.492         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000      32.492 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.844      34.336         video_clk        
 CLMA_138_337/CLK                                                          r       dvi_encoder_m0/encr/dout[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_138_337/Q0                   tco                   0.261      34.597 r       dvi_encoder_m0/encr/dout[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        1.049      35.646         dvi_encoder_m0/green [1]
 CLMS_142_337/A2                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[0]/opit_0_L5Q_perm/L2

 Data arrival time                                                  35.646         Logic Levels: 0  
                                                                                   Logic: 0.261ns(19.924%), Route: 1.049ns(80.076%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        29.612      29.612 r                        
 B5                                                      0.000      29.612 r       sys_clk (port)   
                                   net (fanout=1)        0.093      29.705         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      30.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.621         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      30.675 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      31.760         _N21             
 USCM_74_105/CLK_USCM              td                    0.000      31.760 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656      33.416         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.433      33.849 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.396      34.245         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000      34.245 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.534      35.779         video_clk5x      
 CLMS_142_337/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.766      36.545                          
 clock uncertainty                                      -0.150      36.395                          

 Setup time                                             -0.353      36.042                          

 Data required time                                                 36.042                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 36.042                          
 Data arrival time                                                  35.646                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.396                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encg/dout[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[1]/opit_0_L5Q_perm/L2
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.487  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.192
  Launch Clock Delay      :  7.445
  Clock Pessimism Removal :  0.766
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        26.922      26.922 r                        
 B5                                                      0.000      26.922 r       sys_clk (port)   
                                   net (fanout=1)        0.093      27.015         sys_clk          
 IOBD_0_298/DIN                    td                    1.100      28.115 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      28.115         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067      28.182 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304      29.486         _N21             
 USCM_74_105/CLK_USCM              td                    0.000      29.486 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006      31.492         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523      32.015 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477      32.492         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000      32.492 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.875      34.367         video_clk        
 CLMA_90_357/CLK                                                           r       dvi_encoder_m0/encg/dout[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_90_357/Q0                    tco                   0.261      34.628 r       dvi_encoder_m0/encg/dout[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        1.030      35.658         dvi_encoder_m0/red [3]
 CLMA_94_356/A2                                                            r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[1]/opit_0_L5Q_perm/L2

 Data arrival time                                                  35.658         Logic Levels: 0  
                                                                                   Logic: 0.261ns(20.217%), Route: 1.030ns(79.783%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        29.612      29.612 r                        
 B5                                                      0.000      29.612 r       sys_clk (port)   
                                   net (fanout=1)        0.093      29.705         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      30.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.621         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      30.675 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      31.760         _N21             
 USCM_74_105/CLK_USCM              td                    0.000      31.760 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656      33.416         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.433      33.849 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.396      34.245         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000      34.245 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.559      35.804         video_clk5x      
 CLMA_94_356/CLK                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.766      36.570                          
 clock uncertainty                                      -0.150      36.420                          

 Setup time                                             -0.353      36.067                          

 Data required time                                                 36.067                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 36.067                          
 Data arrival time                                                  35.658                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.409                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encr/dout[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[3]/opit_0_L5Q_perm/L1
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.476  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.386
  Launch Clock Delay      :  6.144
  Clock Pessimism Removal :  -0.766
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656       3.804         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.435       4.239 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396       4.635         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.635 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.509       6.144         video_clk        
 CLMA_102_296/CLK                                                          r       dvi_encoder_m0/encr/dout[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_102_296/Q3                   tco                   0.218       6.362 f       dvi_encoder_m0/encr/dout[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.479       6.841         dvi_encoder_m0/green [6]
 CLMA_106_297/D1                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[3]/opit_0_L5Q_perm/L1

 Data arrival time                                                   6.841         Logic Levels: 0  
                                                                                   Logic: 0.218ns(31.277%), Route: 0.479ns(68.723%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477       5.568         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       5.568 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.818       7.386         video_clk5x      
 CLMA_106_297/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.766       6.620                          
 clock uncertainty                                       0.150       6.770                          

 Hold time                                              -0.166       6.604                          

 Data required time                                                  6.604                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.604                          
 Data arrival time                                                   6.841                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.237                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encb/dout[1]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[0]/opit_0_L5Q_perm/L3
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.479  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.398
  Launch Clock Delay      :  6.153
  Clock Pessimism Removal :  -0.766
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656       3.804         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.435       4.239 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396       4.635         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.635 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.518       6.153         video_clk        
 CLMA_146_320/CLK                                                          r       dvi_encoder_m0/encb/dout[1]/opit_0_inv_MUX4TO1Q/CLK

 CLMA_146_320/Q0                   tco                   0.218       6.371 f       dvi_encoder_m0/encb/dout[1]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=1)        0.448       6.819         dvi_encoder_m0/blue [1]
 CLMA_146_321/D3                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[0]/opit_0_L5Q_perm/L3

 Data arrival time                                                   6.819         Logic Levels: 0  
                                                                                   Logic: 0.218ns(32.733%), Route: 0.448ns(67.267%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477       5.568         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       5.568 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.830       7.398         video_clk5x      
 CLMA_146_321/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.766       6.632                          
 clock uncertainty                                       0.150       6.782                          

 Hold time                                              -0.230       6.552                          

 Data required time                                                  6.552                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.552                          
 Data arrival time                                                   6.819                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.267                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encr/dout[9]/opit_0_inv_L5Q/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[4]/opit_0_L5Q_perm/L1
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.471  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.390
  Launch Clock Delay      :  6.153
  Clock Pessimism Removal :  -0.766
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656       3.804         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.435       4.239 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396       4.635         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.635 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.518       6.153         video_clk        
 CLMA_90_321/CLK                                                           r       dvi_encoder_m0/encr/dout[9]/opit_0_inv_L5Q/CLK

 CLMA_90_321/Q3                    tco                   0.218       6.371 f       dvi_encoder_m0/encr/dout[9]/opit_0_inv_L5Q/Q
                                   net (fanout=1)        0.512       6.883         dvi_encoder_m0/green [9]
 CLMA_94_316/D1                                                            f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[4]/opit_0_L5Q_perm/L1

 Data arrival time                                                   6.883         Logic Levels: 0  
                                                                                   Logic: 0.218ns(29.863%), Route: 0.512ns(70.137%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477       5.568         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       5.568 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.822       7.390         video_clk5x      
 CLMA_94_316/CLK                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.766       6.624                          
 clock uncertainty                                       0.150       6.774                          

 Hold time                                              -0.166       6.608                          

 Data required time                                                  6.608                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.608                          
 Data arrival time                                                   6.883                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.275                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_AQ_perm/Cin
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.377  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.121
  Launch Clock Delay      :  7.433
  Clock Pessimism Removal :  0.935
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.860       7.433         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1

 HMEMC_16_1/SRB_IOL44_RX_DATA[2]   tco                   0.968       8.401 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/WREADY_1
                                   net (fanout=6)        1.076       9.477         s00_axi_wready   
 CLMA_30_88/Y1                     td                    0.169       9.646 r       u_aq_axi_master/N5_5/gateop_perm/Z
                                   net (fanout=34)       1.040      10.686         u_aq_axi_master/N5
                                                         0.276      10.962 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000      10.962         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1039
 CLMA_58_65/COUT                   td                    0.097      11.059 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      11.059         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1041
                                                         0.060      11.119 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[5]/opit_0_inv_A2Q21/Cout
                                                         0.000      11.119         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1043
 CLMA_58_69/COUT                   td                    0.097      11.216 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      11.216         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1045
                                                         0.060      11.276 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[9]/opit_0_inv_A2Q21/Cout
                                                         0.000      11.276         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1047
 CLMA_58_73/Y3                     td                    0.380      11.656 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[11]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.478      12.134         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N89 [11]
 CLMA_66_72/Y3                     td                    0.169      12.303 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N90[11]/gateop_perm/Z
                                   net (fanout=1)        0.835      13.138         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rrptr [11]
                                                         0.382      13.520 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N185.eq_4/gateop_A2/Cout
                                                         0.000      13.520         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N185.co [10]
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_AQ_perm/Cin

 Data arrival time                                                  13.520         Logic Levels: 5  
                                                                                   Logic: 2.658ns(43.667%), Route: 3.429ns(56.333%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      11.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      11.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      12.148         _N21             
 USCM_74_105/CLK_USCM              td                    0.000      12.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656      13.804         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.438      14.242 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.396      14.638         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000      14.638 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.483      16.121         ntclkbufg_1      
 CLMA_58_56/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_AQ_perm/CLK
 clock pessimism                                         0.935      17.056                          
 clock uncertainty                                      -0.150      16.906                          

 Setup time                                             -0.164      16.742                          

 Data required time                                                 16.742                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.742                          
 Data arrival time                                                  13.520                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.222                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[8]/opit_0_A2Q21/Cin
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.383  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.115
  Launch Clock Delay      :  7.433
  Clock Pessimism Removal :  0.935
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.860       7.433         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1

 HMEMC_16_1/SRB_IOL44_RX_DATA[2]   tco                   0.968       8.401 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/WREADY_1
                                   net (fanout=6)        1.076       9.477         s00_axi_wready   
 CLMA_30_88/Y1                     td                    0.169       9.646 r       u_aq_axi_master/N5_5/gateop_perm/Z
                                   net (fanout=34)       1.040      10.686         u_aq_axi_master/N5
                                                         0.276      10.962 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000      10.962         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1039
 CLMA_58_65/Y3                     td                    0.380      11.342 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.686      12.028         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N89 [3]
 CLMS_66_57/Y0                     td                    0.164      12.192 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N90[3]/gateop_perm/Z
                                   net (fanout=2)        0.673      12.865         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rrptr [3]
                                                         0.442      13.307 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N335_7.fsub_4/gateop_A2/Cout
                                                         0.000      13.307         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N335_7.co [5]
 CLMA_50_52/COUT                   td                    0.095      13.402 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[6]/opit_0_A2Q1/Cout
                                   net (fanout=1)        0.000      13.402         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N335_7.co [7]
 CLMA_50_56/CIN                                                            f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[8]/opit_0_A2Q21/Cin

 Data arrival time                                                  13.402         Logic Levels: 4  
                                                                                   Logic: 2.494ns(41.783%), Route: 3.475ns(58.217%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      11.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      11.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      12.148         _N21             
 USCM_74_105/CLK_USCM              td                    0.000      12.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656      13.804         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.438      14.242 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.396      14.638         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000      14.638 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.477      16.115         ntclkbufg_1      
 CLMA_50_56/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[8]/opit_0_A2Q21/CLK
 clock pessimism                                         0.935      17.050                          
 clock uncertainty                                      -0.150      16.900                          

 Setup time                                             -0.171      16.729                          

 Data required time                                                 16.729                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.729                          
 Data arrival time                                                  13.402                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.327                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[6]/opit_0_A2Q1/Cin
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.378  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.120
  Launch Clock Delay      :  7.433
  Clock Pessimism Removal :  0.935
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.860       7.433         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1

 HMEMC_16_1/SRB_IOL44_RX_DATA[2]   tco                   0.968       8.401 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/WREADY_1
                                   net (fanout=6)        1.076       9.477         s00_axi_wready   
 CLMA_30_88/Y1                     td                    0.169       9.646 r       u_aq_axi_master/N5_5/gateop_perm/Z
                                   net (fanout=34)       1.040      10.686         u_aq_axi_master/N5
                                                         0.276      10.962 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000      10.962         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1039
 CLMA_58_65/Y3                     td                    0.380      11.342 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.686      12.028         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N89 [3]
 CLMS_66_57/Y0                     td                    0.164      12.192 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N90[3]/gateop_perm/Z
                                   net (fanout=2)        0.673      12.865         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rrptr [3]
                                                         0.442      13.307 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N335_7.fsub_4/gateop_A2/Cout
                                                         0.000      13.307         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N335_7.co [5]
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[6]/opit_0_A2Q1/Cin

 Data arrival time                                                  13.307         Logic Levels: 3  
                                                                                   Logic: 2.399ns(40.841%), Route: 3.475ns(59.159%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      11.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      11.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      12.148         _N21             
 USCM_74_105/CLK_USCM              td                    0.000      12.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656      13.804         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.438      14.242 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.396      14.638         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000      14.638 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.482      16.120         ntclkbufg_1      
 CLMA_50_52/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[6]/opit_0_A2Q1/CLK
 clock pessimism                                         0.935      17.055                          
 clock uncertainty                                      -0.150      16.905                          

 Setup time                                             -0.164      16.741                          

 Data required time                                                 16.741                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.741                          
 Data arrival time                                                  13.307                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.434                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_w_len[6]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/AWLEN_1[6]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.345  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.433
  Launch Clock Delay      :  6.153
  Clock Pessimism Removal :  -0.935
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656       3.804         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.438       4.242 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.396       4.638         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       4.638 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.515       6.153         ntclkbufg_1      
 CLMA_30_92/CLK                                                            r       u_aq_axi_master/reg_w_len[6]/opit_0_inv_MUX4TO1Q/CLK

 CLMA_30_92/Q0                     tco                   0.218       6.371 f       u_aq_axi_master/reg_w_len[6]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=4)        0.473       6.844         s00_axi_awlen[6] 
 HMEMC_16_1/SRB_IOL42_MIPI_SW_DYN_I
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/AWLEN_1[6]

 Data arrival time                                                   6.844         Logic Levels: 0  
                                                                                   Logic: 0.218ns(31.548%), Route: 0.473ns(68.452%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.860       7.433         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 clock pessimism                                        -0.935       6.498                          
 clock uncertainty                                       0.000       6.498                          

 Hold time                                               0.137       6.635                          

 Data required time                                                  6.635                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.635                          
 Data arrival time                                                   6.844                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.209                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_rd_adrs[26]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ARADDR_1[26]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.346  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.433
  Launch Clock Delay      :  6.152
  Clock Pessimism Removal :  -0.935
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656       3.804         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.438       4.242 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.396       4.638         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       4.638 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.514       6.152         ntclkbufg_1      
 CLMS_38_97/CLK                                                            r       u_aq_axi_master/reg_rd_adrs[26]/opit_0_inv_L5Q_perm/CLK

 CLMS_38_97/Q2                     tco                   0.218       6.370 f       u_aq_axi_master/reg_rd_adrs[26]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.475       6.845         s00_axi_araddr[26]
 HMEMC_16_1/SRB_IOL35_TX_DATA[6]                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ARADDR_1[26]

 Data arrival time                                                   6.845         Logic Levels: 0  
                                                                                   Logic: 0.218ns(31.457%), Route: 0.475ns(68.543%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.860       7.433         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 clock pessimism                                        -0.935       6.498                          
 clock uncertainty                                       0.000       6.498                          

 Hold time                                               0.127       6.625                          

 Data required time                                                  6.625                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.625                          
 Data arrival time                                                   6.845                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.220                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_rd_adrs[28]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ARADDR_1[28]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.337  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.433
  Launch Clock Delay      :  6.161
  Clock Pessimism Removal :  -0.935
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656       3.804         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.438       4.242 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.396       4.638         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       4.638 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.523       6.161         ntclkbufg_1      
 CLMA_38_104/CLK                                                           r       u_aq_axi_master/reg_rd_adrs[28]/opit_0_inv_L5Q_perm/CLK

 CLMA_38_104/Q2                    tco                   0.218       6.379 f       u_aq_axi_master/reg_rd_adrs[28]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.457       6.836         s00_axi_araddr[28]
 HMEMC_16_1/SRB_IOL35_TX_DATA[5]                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ARADDR_1[28]

 Data arrival time                                                   6.836         Logic Levels: 0  
                                                                                   Logic: 0.218ns(32.296%), Route: 0.457ns(67.704%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.860       7.433         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 clock pessimism                                        -0.935       6.498                          
 clock uncertainty                                       0.000       6.498                          

 Hold time                                               0.113       6.611                          

 Data required time                                                  6.611                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.611                          
 Data arrival time                                                   6.836                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.225                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.574  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.131
  Launch Clock Delay      :  7.372
  Clock Pessimism Removal :  0.667
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                       349.986     349.986 r                        
 B5                                                      0.000     349.986 r       sys_clk (port)   
                                   net (fanout=1)        0.093     350.079         sys_clk          
 IOBD_0_298/DIN                    td                    1.100     351.179 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     351.179         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067     351.246 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304     352.550         _N21             
 USCM_74_105/CLK_USCM              td                    0.000     352.550 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006     354.556         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523     355.079 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477     355.556         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000     355.556 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.802     357.358         video_clk        
 CLMA_26_196/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/CLK

 CLMA_26_196/Q0                    tco                   0.261     357.619 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        1.507     359.126         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [1]
 CLMS_26_197/M0                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/D

 Data arrival time                                                 359.126         Logic Levels: 0  
                                                                                   Logic: 0.261ns(14.762%), Route: 1.507ns(85.238%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                       350.000     350.000 r                        
 B5                                                      0.000     350.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093     350.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916     351.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     351.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054     351.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085     352.148         _N21             
 USCM_74_105/CLK_USCM              td                    0.000     352.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656     353.804         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.438     354.242 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.396     354.638         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000     354.638 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.493     356.131         ntclkbufg_1      
 CLMS_26_197/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/CLK
 clock pessimism                                         0.667     356.798                          
 clock uncertainty                                      -0.150     356.648                          

 Setup time                                             -0.067     356.581                          

 Data required time                                                356.581                          
----------------------------------------------------------------------------------------------------
 Data required time                                                356.581                          
 Data arrival time                                                 359.126                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.545                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.571  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.127
  Launch Clock Delay      :  7.365
  Clock Pessimism Removal :  0.667
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                       349.986     349.986 r                        
 B5                                                      0.000     349.986 r       sys_clk (port)   
                                   net (fanout=1)        0.093     350.079         sys_clk          
 IOBD_0_298/DIN                    td                    1.100     351.179 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     351.179         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067     351.246 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304     352.550         _N21             
 USCM_74_105/CLK_USCM              td                    0.000     352.550 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006     354.556         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523     355.079 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477     355.556         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000     355.556 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.795     357.351         video_clk        
 CLMA_42_201/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/CLK

 CLMA_42_201/Q2                    tco                   0.261     357.612 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        1.448     359.060         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [5]
 CLMS_38_201/M1                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/D

 Data arrival time                                                 359.060         Logic Levels: 0  
                                                                                   Logic: 0.261ns(15.272%), Route: 1.448ns(84.728%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                       350.000     350.000 r                        
 B5                                                      0.000     350.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093     350.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916     351.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     351.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054     351.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085     352.148         _N21             
 USCM_74_105/CLK_USCM              td                    0.000     352.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656     353.804         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.438     354.242 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.396     354.638         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000     354.638 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.489     356.127         ntclkbufg_1      
 CLMS_38_201/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/CLK
 clock pessimism                                         0.667     356.794                          
 clock uncertainty                                      -0.150     356.644                          

 Setup time                                             -0.067     356.577                          

 Data required time                                                356.577                          
----------------------------------------------------------------------------------------------------
 Data required time                                                356.577                          
 Data arrival time                                                 359.060                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.483                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.574  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.117
  Launch Clock Delay      :  7.358
  Clock Pessimism Removal :  0.667
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                       349.986     349.986 r                        
 B5                                                      0.000     349.986 r       sys_clk (port)   
                                   net (fanout=1)        0.093     350.079         sys_clk          
 IOBD_0_298/DIN                    td                    1.100     351.179 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     351.179         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067     351.246 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304     352.550         _N21             
 USCM_74_105/CLK_USCM              td                    0.000     352.550 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006     354.556         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523     355.079 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477     355.556         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000     355.556 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.788     357.344         video_clk        
 CLMS_38_193/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/CLK

 CLMS_38_193/Q0                    tco                   0.261     357.605 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        1.158     358.763         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [3]
 CLMA_38_192/M2                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/D

 Data arrival time                                                 358.763         Logic Levels: 0  
                                                                                   Logic: 0.261ns(18.393%), Route: 1.158ns(81.607%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                       350.000     350.000 r                        
 B5                                                      0.000     350.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093     350.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916     351.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     351.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054     351.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085     352.148         _N21             
 USCM_74_105/CLK_USCM              td                    0.000     352.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656     353.804         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.438     354.242 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.396     354.638         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000     354.638 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.479     356.117         ntclkbufg_1      
 CLMA_38_192/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/CLK
 clock pessimism                                         0.667     356.784                          
 clock uncertainty                                      -0.150     356.634                          

 Setup time                                             -0.067     356.567                          

 Data required time                                                356.567                          
----------------------------------------------------------------------------------------------------
 Data required time                                                356.567                          
 Data arrival time                                                 358.763                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.196                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[11]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.580  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.386
  Launch Clock Delay      :  6.139
  Clock Pessimism Removal :  -0.667
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656       3.804         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.435       4.239 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396       4.635         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.635 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.504       6.139         video_clk        
 CLMA_38_212/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q/CLK

 CLMA_38_212/Q0                    tco                   0.218       6.357 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q/Q
                                   net (fanout=1)        0.695       7.052         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [11]
 CLMS_38_213/M0                                                            f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[11]/opit_0/D

 Data arrival time                                                   7.052         Logic Levels: 0  
                                                                                   Logic: 0.218ns(23.877%), Route: 0.695ns(76.123%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.813       7.386         ntclkbufg_1      
 CLMS_38_213/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[11]/opit_0/CLK
 clock pessimism                                        -0.667       6.719                          
 clock uncertainty                                       0.150       6.869                          

 Hold time                                              -0.016       6.853                          

 Data required time                                                  6.853                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.853                          
 Data arrival time                                                   7.052                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.199                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.580  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.372
  Launch Clock Delay      :  6.125
  Clock Pessimism Removal :  -0.667
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656       3.804         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.435       4.239 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396       4.635         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.635 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.490       6.125         video_clk        
 CLMA_30_197/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/CLK

 CLMA_30_197/Q0                    tco                   0.218       6.343 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.725       7.068         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [2]
 CLMA_30_196/M2                                                            f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/D

 Data arrival time                                                   7.068         Logic Levels: 0  
                                                                                   Logic: 0.218ns(23.118%), Route: 0.725ns(76.882%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.799       7.372         ntclkbufg_1      
 CLMA_30_196/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/CLK
 clock pessimism                                        -0.667       6.705                          
 clock uncertainty                                       0.150       6.855                          

 Hold time                                              -0.016       6.839                          

 Data required time                                                  6.839                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.839                          
 Data arrival time                                                   7.068                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.229                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.580  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.388
  Launch Clock Delay      :  6.141
  Clock Pessimism Removal :  -0.667
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656       3.804         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.435       4.239 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396       4.635         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.635 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.506       6.141         video_clk        
 CLMA_42_216/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/CLK

 CLMA_42_216/Q2                    tco                   0.219       6.360 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.744       7.104         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [10]
 CLMA_42_217/M0                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0/D

 Data arrival time                                                   7.104         Logic Levels: 0  
                                                                                   Logic: 0.219ns(22.741%), Route: 0.744ns(77.259%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.815       7.388         ntclkbufg_1      
 CLMA_42_217/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0/CLK
 clock pessimism                                        -0.667       6.721                          
 clock uncertainty                                       0.150       6.871                          

 Hold time                                              -0.012       6.859                          

 Data required time                                                  6.859                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.859                          
 Data arrival time                                                   7.104                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.245                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[3]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PADDR[3]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.066  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.175
  Launch Clock Delay      :  7.427
  Clock Pessimism Removal :  1.186
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.857       7.427         ntclkbufg_0      
 CLMA_26_116/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[3]/opit_0_inv_A2Q21/CLK

 CLMA_26_116/Q3                    tco                   0.261       7.688 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=145)      0.802       8.490         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3]
 CLMA_38_108/Y0                    td                    0.383       8.873 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_12/gateop_perm/Z
                                   net (fanout=1)        0.261       9.134         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/_N27648
 CLMA_38_108/Y1                    td                    0.169       9.303 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_13/gateop_perm/Z
                                   net (fanout=9)        0.657       9.960         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287
 CLMA_30_113/Y3                    td                    0.209      10.169 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N65_7[0]_3/gateop_perm/Z
                                   net (fanout=40)       1.155      11.324         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N13776
 CLMA_42_156/Y0                    td                    0.387      11.711 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N81_11[1]/gateop_perm/Z
                                   net (fanout=1)        2.288      13.999         u_ipsl_hmic_h_top/ddrc_paddr [3]
 HMEMC_16_1/SRB_IOL4_TX_DATA[4]                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PADDR[3]

 Data arrival time                                                  13.999         Logic Levels: 4  
                                                                                   Logic: 1.409ns(21.439%), Route: 5.163ns(78.561%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      21.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      22.148         _N21             
 USCM_74_105/CLK_USCM              td                    0.000      22.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656      23.804         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.435      24.239 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396      24.635         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000      24.635 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.540      26.175         ntclkbufg_0      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         1.186      27.361                          
 clock uncertainty                                      -0.150      27.211                          

 Setup time                                             -1.736      25.475                          

 Data required time                                                 25.475                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.475                          
 Data arrival time                                                  13.999                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.476                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[3]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PWDATA[23]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.066  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.175
  Launch Clock Delay      :  7.427
  Clock Pessimism Removal :  1.186
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.857       7.427         ntclkbufg_0      
 CLMA_26_116/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[3]/opit_0_inv_A2Q21/CLK

 CLMA_26_116/Q3                    tco                   0.261       7.688 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=145)      0.802       8.490         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3]
 CLMA_38_108/Y0                    td                    0.383       8.873 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_12/gateop_perm/Z
                                   net (fanout=1)        0.261       9.134         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/_N27648
 CLMA_38_108/Y1                    td                    0.169       9.303 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_13/gateop_perm/Z
                                   net (fanout=9)        0.657       9.960         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287
 CLMA_30_113/Y3                    td                    0.209      10.169 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N65_7[0]_3/gateop_perm/Z
                                   net (fanout=40)       0.819      10.988         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N13776
 CLMA_30_153/Y2                    td                    0.216      11.204 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N65_7[23]/gateop_perm/Z
                                   net (fanout=1)        1.839      13.043         u_ipsl_hmic_h_top/ddrc_pwdata [23]
 USCM_74_133/CLK_USCM              td                    0.000      13.043 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.855      14.898         ntR2612          
 HMEMC_16_1/SRB_IOL3_CLK_SYS                                               r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PWDATA[23]

 Data arrival time                                                  14.898         Logic Levels: 5  
                                                                                   Logic: 1.238ns(16.571%), Route: 6.233ns(83.429%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      21.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      22.148         _N21             
 USCM_74_105/CLK_USCM              td                    0.000      22.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656      23.804         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.435      24.239 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396      24.635         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000      24.635 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.540      26.175         ntclkbufg_0      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         1.186      27.361                          
 clock uncertainty                                      -0.150      27.211                          

 Setup time                                             -0.614      26.597                          

 Data required time                                                 26.597                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.597                          
 Data arrival time                                                  14.898                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.699                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[3]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PADDR[6]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.066  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.175
  Launch Clock Delay      :  7.427
  Clock Pessimism Removal :  1.186
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.857       7.427         ntclkbufg_0      
 CLMA_26_116/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[3]/opit_0_inv_A2Q21/CLK

 CLMA_26_116/Q3                    tco                   0.261       7.688 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=145)      0.802       8.490         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3]
 CLMA_38_108/Y0                    td                    0.383       8.873 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_12/gateop_perm/Z
                                   net (fanout=1)        0.261       9.134         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/_N27648
 CLMA_38_108/Y1                    td                    0.169       9.303 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_13/gateop_perm/Z
                                   net (fanout=9)        0.657       9.960         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287
 CLMA_30_113/Y3                    td                    0.209      10.169 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N65_7[0]_3/gateop_perm/Z
                                   net (fanout=40)       1.101      11.270         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N13776
 CLMS_26_157/Y1                    td                    0.382      11.652 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N81_11[4]/gateop_perm/Z
                                   net (fanout=1)        2.022      13.674         u_ipsl_hmic_h_top/ddrc_paddr [6]
 HMEMC_16_1/SRB_IOL4_TX_DATA[3]                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PADDR[6]

 Data arrival time                                                  13.674         Logic Levels: 4  
                                                                                   Logic: 1.404ns(22.475%), Route: 4.843ns(77.525%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      21.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      22.148         _N21             
 USCM_74_105/CLK_USCM              td                    0.000      22.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656      23.804         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.435      24.239 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396      24.635         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000      24.635 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.540      26.175         ntclkbufg_0      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         1.186      27.361                          
 clock uncertainty                                      -0.150      27.211                          

 Setup time                                             -1.792      25.419                          

 Data required time                                                 25.419                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.419                          
 Data arrival time                                                  13.674                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.745                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1[2]/opit_0_inv/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[2]/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.376
  Launch Clock Delay      :  6.132
  Clock Pessimism Removal :  -1.243
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656       3.804         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.435       4.239 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396       4.635         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       4.635 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.497       6.132         ntclkbufg_0      
 CLMA_50_80/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1[2]/opit_0_inv/CLK

 CLMA_50_80/Q3                     tco                   0.218       6.350 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1[2]/opit_0_inv/Q
                                   net (fanout=1)        0.141       6.491         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1 [2]
 CLMA_50_80/AD                                                             f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[2]/opit_0_inv/D

 Data arrival time                                                   6.491         Logic Levels: 0  
                                                                                   Logic: 0.218ns(60.724%), Route: 0.141ns(39.276%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.806       7.376         ntclkbufg_0      
 CLMA_50_80/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[2]/opit_0_inv/CLK
 clock pessimism                                        -1.243       6.133                          
 clock uncertainty                                       0.000       6.133                          

 Hold time                                               0.033       6.166                          

 Data required time                                                  6.166                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.166                          
 Data arrival time                                                   6.491                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.325                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_update_req_rst_ctrl/opit_0_inv/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/dll_update_req_rst_ctrl_d[0]/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.368
  Launch Clock Delay      :  6.124
  Clock Pessimism Removal :  -1.243
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656       3.804         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.435       4.239 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396       4.635         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       4.635 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.489       6.124         ntclkbufg_0      
 CLMS_46_45/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_update_req_rst_ctrl/opit_0_inv/CLK

 CLMS_46_45/Q3                     tco                   0.219       6.343 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_update_req_rst_ctrl/opit_0_inv/Q
                                   net (fanout=1)        0.134       6.477         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req_rst_ctrl
 CLMS_46_45/M1                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/dll_update_req_rst_ctrl_d[0]/opit_0_inv/D

 Data arrival time                                                   6.477         Logic Levels: 0  
                                                                                   Logic: 0.219ns(62.040%), Route: 0.134ns(37.960%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.798       7.368         ntclkbufg_0      
 CLMS_46_45/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/dll_update_req_rst_ctrl_d[0]/opit_0_inv/CLK
 clock pessimism                                        -1.243       6.125                          
 clock uncertainty                                       0.000       6.125                          

 Hold time                                              -0.012       6.113                          

 Data required time                                                  6.113                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.113                          
 Data arrival time                                                   6.477                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.364                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1[5]/opit_0_inv/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[5]/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.396
  Launch Clock Delay      :  6.152
  Clock Pessimism Removal :  -1.243
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656       3.804         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.435       4.239 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396       4.635         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       4.635 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.517       6.152         ntclkbufg_0      
 CLMA_50_97/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1[5]/opit_0_inv/CLK

 CLMA_50_97/Q2                     tco                   0.219       6.371 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1[5]/opit_0_inv/Q
                                   net (fanout=1)        0.134       6.505         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1 [5]
 CLMA_50_97/M3                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[5]/opit_0_inv/D

 Data arrival time                                                   6.505         Logic Levels: 0  
                                                                                   Logic: 0.219ns(62.040%), Route: 0.134ns(37.960%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.826       7.396         ntclkbufg_0      
 CLMA_50_97/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[5]/opit_0_inv/CLK
 clock pessimism                                        -1.243       6.153                          
 clock uncertainty                                       0.000       6.153                          

 Hold time                                              -0.012       6.141                          

 Data required time                                                  6.141                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.141                          
 Data arrival time                                                   6.505                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.364                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.010  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.148
  Launch Clock Delay      :  5.904
  Clock Pessimism Removal :  0.766
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        15.000      15.000 r                        
 B5                                                      0.000      15.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100      16.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067      16.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304      17.564         _N21             
 USCM_74_105/CLK_USCM              td                    0.000      17.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006      19.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541      20.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487      20.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306      20.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      20.904         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      20.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      20.904         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.404      22.308 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        2.085      24.393         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_26_88/A4                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  24.393         Logic Levels: 0  
                                                                                   Logic: 1.404ns(40.241%), Route: 2.085ns(59.759%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      21.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      22.148         _N21             
 USCM_74_105/CLK_USCM              td                    0.000      22.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656      23.804         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.435      24.239 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396      24.635         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000      24.635 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.513      26.148         ntclkbufg_0      
 CLMA_26_88/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.766      26.914                          
 clock uncertainty                                      -0.150      26.764                          

 Setup time                                             -0.130      26.634                          

 Data required time                                                 26.634                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.634                          
 Data arrival time                                                  24.393                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.241                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_1/opit_0_inv_L5Q_perm/L0
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.010  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.148
  Launch Clock Delay      :  5.904
  Clock Pessimism Removal :  0.766
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        15.000      15.000 r                        
 B5                                                      0.000      15.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100      16.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067      16.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304      17.564         _N21             
 USCM_74_105/CLK_USCM              td                    0.000      17.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006      19.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541      20.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487      20.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306      20.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      20.904         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      20.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      20.904         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.404      22.308 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        1.925      24.233         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_26_88/B0                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_1/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  24.233         Logic Levels: 0  
                                                                                   Logic: 1.404ns(42.175%), Route: 1.925ns(57.825%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      21.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      22.148         _N21             
 USCM_74_105/CLK_USCM              td                    0.000      22.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656      23.804         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.435      24.239 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396      24.635         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000      24.635 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.513      26.148         ntclkbufg_0      
 CLMA_26_88/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.766      26.914                          
 clock uncertainty                                      -0.150      26.764                          

 Setup time                                             -0.174      26.590                          

 Data required time                                                 26.590                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.590                          
 Data arrival time                                                  24.233                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.357                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/update_from_training/opit_0_inv_L5Q_perm/L3
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.010  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.148
  Launch Clock Delay      :  5.904
  Clock Pessimism Removal :  0.766
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        15.000      15.000 r                        
 B5                                                      0.000      15.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100      16.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067      16.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304      17.564         _N21             
 USCM_74_105/CLK_USCM              td                    0.000      17.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006      19.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541      20.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487      20.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306      20.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      20.904         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      20.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      20.904         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.404      22.308 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        1.712      24.020         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMS_26_89/A3                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/update_from_training/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                  24.020         Logic Levels: 0  
                                                                                   Logic: 1.404ns(45.058%), Route: 1.712ns(54.942%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      21.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      22.148         _N21             
 USCM_74_105/CLK_USCM              td                    0.000      22.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656      23.804         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.435      24.239 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396      24.635         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000      24.635 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.513      26.148         ntclkbufg_0      
 CLMS_26_89/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/update_from_training/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.766      26.914                          
 clock uncertainty                                      -0.150      26.764                          

 Setup time                                             -0.349      26.415                          

 Data required time                                                 26.415                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.415                          
 Data arrival time                                                  24.020                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.395                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.714  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.392
  Launch Clock Delay      :  4.912
  Clock Pessimism Removal :  -0.766
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      21.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      22.148         _N21             
 USCM_74_105/CLK_USCM              td                    0.000      22.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656      23.804         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.449      24.253 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.405      24.658         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.254      24.912 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      24.912         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      24.912 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      24.912         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.053      25.965 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        0.303      26.268         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_26_88/Y2                     td                    0.137      26.405 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N99_4/gateop_perm/Z
                                   net (fanout=4)        0.153      26.558         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N99
 CLMA_26_88/CE                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  26.558         Logic Levels: 1  
                                                                                   Logic: 1.190ns(72.296%), Route: 0.456ns(27.704%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100      21.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067      21.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304      22.564         _N21             
 USCM_74_105/CLK_USCM              td                    0.000      22.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006      24.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523      25.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477      25.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000      25.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.822      27.392         ntclkbufg_0      
 CLMA_26_88/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.766      26.626                          
 clock uncertainty                                       0.150      26.776                          

 Hold time                                              -0.223      26.553                          

 Data required time                                                 26.553                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.553                          
 Data arrival time                                                  26.558                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.005                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_1/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.714  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.392
  Launch Clock Delay      :  4.912
  Clock Pessimism Removal :  -0.766
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      21.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      22.148         _N21             
 USCM_74_105/CLK_USCM              td                    0.000      22.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656      23.804         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.449      24.253 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.405      24.658         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.254      24.912 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      24.912         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      24.912 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      24.912         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.053      25.965 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        0.303      26.268         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_26_88/Y2                     td                    0.137      26.405 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N99_4/gateop_perm/Z
                                   net (fanout=4)        0.153      26.558         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N99
 CLMA_26_88/CE                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_1/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  26.558         Logic Levels: 1  
                                                                                   Logic: 1.190ns(72.296%), Route: 0.456ns(27.704%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100      21.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067      21.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304      22.564         _N21             
 USCM_74_105/CLK_USCM              td                    0.000      22.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006      24.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523      25.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477      25.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000      25.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.822      27.392         ntclkbufg_0      
 CLMA_26_88/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.766      26.626                          
 clock uncertainty                                       0.150      26.776                          

 Hold time                                              -0.223      26.553                          

 Data required time                                                 26.553                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.553                          
 Data arrival time                                                  26.558                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.005                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_2/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.714  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.392
  Launch Clock Delay      :  4.912
  Clock Pessimism Removal :  -0.766
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      21.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      22.148         _N21             
 USCM_74_105/CLK_USCM              td                    0.000      22.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656      23.804         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.449      24.253 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.405      24.658         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.254      24.912 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      24.912         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      24.912 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      24.912         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.053      25.965 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        0.303      26.268         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_26_88/Y2                     td                    0.137      26.405 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N99_4/gateop_perm/Z
                                   net (fanout=4)        0.153      26.558         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N99
 CLMA_26_88/CE                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_2/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  26.558         Logic Levels: 1  
                                                                                   Logic: 1.190ns(72.296%), Route: 0.456ns(27.704%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100      21.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067      21.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304      22.564         _N21             
 USCM_74_105/CLK_USCM              td                    0.000      22.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006      24.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523      25.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477      25.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000      25.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.822      27.392         ntclkbufg_0      
 CLMA_26_88/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_2/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.766      26.626                          
 clock uncertainty                                       0.150      26.776                          

 Hold time                                              -0.223      26.553                          

 Data required time                                                 26.553                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.553                          
 Data arrival time                                                  26.558                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.005                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.974
  Launch Clock Delay      :  5.969
  Clock Pessimism Removal :  0.992
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.065       5.969         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[0]          tco                   0.464       6.433 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       6.433         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [0]
 IOL_7_10/IFIFO_RADDR[0]                                                   f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]

 Data arrival time                                                   6.433         Logic Levels: 0  
                                                                                   Logic: 0.464ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.500       2.500 r                        
 B5                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.593         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       3.509 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.509         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       3.563 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       4.648         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       4.648 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656       6.304         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.449       6.753 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.405       7.158         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.254       7.412 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.062       7.474         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.992       8.466                          
 clock uncertainty                                      -0.150       8.316                          

 Setup time                                             -0.120       8.196                          

 Data required time                                                  8.196                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.196                          
 Data arrival time                                                   6.433                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.763                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.974
  Launch Clock Delay      :  5.969
  Clock Pessimism Removal :  0.992
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.065       5.969         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[1]          tco                   0.464       6.433 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       6.433         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [1]
 IOL_7_10/IFIFO_RADDR[1]                                                   f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]

 Data arrival time                                                   6.433         Logic Levels: 0  
                                                                                   Logic: 0.464ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.500       2.500 r                        
 B5                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.593         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       3.509 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.509         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       3.563 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       4.648         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       4.648 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656       6.304         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.449       6.753 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.405       7.158         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.254       7.412 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.062       7.474         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.992       8.466                          
 clock uncertainty                                      -0.150       8.316                          

 Setup time                                             -0.120       8.196                          

 Data required time                                                  8.196                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.196                          
 Data arrival time                                                   6.433                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.763                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.974
  Launch Clock Delay      :  5.969
  Clock Pessimism Removal :  0.992
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.065       5.969         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[2]          tco                   0.464       6.433 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       6.433         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [2]
 IOL_7_10/IFIFO_RADDR[2]                                                   f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]

 Data arrival time                                                   6.433         Logic Levels: 0  
                                                                                   Logic: 0.464ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.500       2.500 r                        
 B5                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.593         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       3.509 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.509         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       3.563 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       4.648         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       4.648 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656       6.304         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.449       6.753 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.405       7.158         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.254       7.412 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.062       7.474         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.992       8.466                          
 clock uncertainty                                      -0.150       8.316                          

 Setup time                                             -0.120       8.196                          

 Data required time                                                  8.196                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.196                          
 Data arrival time                                                   6.433                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.763                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.037  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.992
  Launch Clock Delay      :  4.963
  Clock Pessimism Removal :  -0.992
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656       3.804         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.449       4.253 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.405       4.658         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.254       4.912 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.051       4.963         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[0]          tco                   0.368       5.331 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       5.331         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [0]
 IOL_7_10/IFIFO_RADDR[0]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]

 Data arrival time                                                   5.331         Logic Levels: 0  
                                                                                   Logic: 0.368ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.088       5.992         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.992       5.000                          
 clock uncertainty                                       0.000       5.000                          

 Hold time                                              -0.074       4.926                          

 Data required time                                                  4.926                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.926                          
 Data arrival time                                                   5.331                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.405                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.037  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.992
  Launch Clock Delay      :  4.963
  Clock Pessimism Removal :  -0.992
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656       3.804         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.449       4.253 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.405       4.658         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.254       4.912 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.051       4.963         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[1]          tco                   0.368       5.331 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       5.331         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [1]
 IOL_7_10/IFIFO_RADDR[1]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]

 Data arrival time                                                   5.331         Logic Levels: 0  
                                                                                   Logic: 0.368ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.088       5.992         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.992       5.000                          
 clock uncertainty                                       0.000       5.000                          

 Hold time                                              -0.074       4.926                          

 Data required time                                                  4.926                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.926                          
 Data arrival time                                                   5.331                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.405                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.037  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.992
  Launch Clock Delay      :  4.963
  Clock Pessimism Removal :  -0.992
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656       3.804         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.449       4.253 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.405       4.658         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.254       4.912 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.051       4.963         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[2]          tco                   0.368       5.331 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       5.331         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [2]
 IOL_7_10/IFIFO_RADDR[2]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]

 Data arrival time                                                   5.331         Logic Levels: 0  
                                                                                   Logic: 0.368ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.088       5.992         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.992       5.000                          
 clock uncertainty                                       0.000       5.000                          

 Hold time                                              -0.074       4.926                          

 Data required time                                                  4.926                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.926                          
 Data arrival time                                                   5.331                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.405                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/srb_dqs_rst_training_d/opit_0_inv/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_ACK
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.704  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.912
  Launch Clock Delay      :  7.382
  Clock Pessimism Removal :  0.766
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.812       7.382         ntclkbufg_0      
 CLMA_26_80/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/srb_dqs_rst_training_d/opit_0_inv/CLK

 CLMA_26_80/Q3                     tco                   0.261       7.643 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/srb_dqs_rst_training_d/opit_0_inv/Q
                                   net (fanout=1)        0.420       8.063         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/srb_dqs_rst_training_d
 CLMS_26_85/Y1                     td                    0.209       8.272 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/N20/gateop_perm/Z
                                   net (fanout=1)        0.571       8.843         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_rst_ack
 HMEMC_16_1/SRB_IOL22_TX_DATA[0]                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_ACK

 Data arrival time                                                   8.843         Logic Levels: 1  
                                                                                   Logic: 0.470ns(32.170%), Route: 0.991ns(67.830%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       5.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       6.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       6.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       7.148         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       7.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656       8.804         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.449       9.253 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.405       9.658         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.254       9.912 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       9.912         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       9.912 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       9.912         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.766      10.678                          
 clock uncertainty                                      -0.150      10.528                          

 Setup time                                              0.031      10.559                          

 Data required time                                                 10.559                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.559                          
 Data arrival time                                                   8.843                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.716                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[1]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.706  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.912
  Launch Clock Delay      :  7.384
  Clock Pessimism Removal :  0.766
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.814       7.384         ntclkbufg_0      
 CLMA_30_84/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_84/Q0                     tco                   0.261       7.645 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.568       8.213         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_type [1]
 HMEMC_16_1/SRB_IOL22_TX_DATA[6]                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[1]

 Data arrival time                                                   8.213         Logic Levels: 0  
                                                                                   Logic: 0.261ns(31.484%), Route: 0.568ns(68.516%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       5.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       6.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       6.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       7.148         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       7.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656       8.804         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.449       9.253 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.405       9.658         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.254       9.912 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       9.912         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       9.912 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       9.912         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.766      10.678                          
 clock uncertainty                                      -0.150      10.528                          

 Setup time                                             -0.564       9.964                          

 Data required time                                                  9.964                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.964                          
 Data arrival time                                                   8.213                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.751                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/dll_update_ack_training/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_ACK
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.703  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.912
  Launch Clock Delay      :  7.381
  Clock Pessimism Removal :  0.766
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.811       7.381         ntclkbufg_0      
 CLMA_50_36/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/dll_update_ack_training/opit_0_inv_L5Q_perm/CLK

 CLMA_50_36/Q1                     tco                   0.261       7.642 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/dll_update_ack_training/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        1.211       8.853         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_ack
 HMEMC_16_1/SRB_IOL22_TX_DATA[5]                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_ACK

 Data arrival time                                                   8.853         Logic Levels: 0  
                                                                                   Logic: 0.261ns(17.731%), Route: 1.211ns(82.269%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       5.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       6.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       6.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       7.148         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       7.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656       8.804         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.449       9.253 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.405       9.658         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.254       9.912 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       9.912         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       9.912 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       9.912         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.766      10.678                          
 clock uncertainty                                      -0.150      10.528                          

 Setup time                                              0.147      10.675                          

 Data required time                                                 10.675                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.675                          
 Data arrival time                                                   8.853                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.822                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_dir_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_DIR_H
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.990  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.904
  Launch Clock Delay      :  6.128
  Clock Pessimism Removal :  -0.766
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656       3.804         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.435       4.239 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396       4.635         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       4.635 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.493       6.128         ntclkbufg_0      
 CLMS_26_73/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_dir_h/opit_0_inv_L5Q_perm/CLK

 CLMS_26_73/Q3                     tco                   0.218       6.346 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_dir_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.272       6.618         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_dir_h
 HMEMC_16_1/SRB_IOL23_LRS                                                  f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_DIR_H

 Data arrival time                                                   6.618         Logic Levels: 0  
                                                                                   Logic: 0.218ns(44.490%), Route: 0.272ns(55.510%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       5.904         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       5.904         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.766       5.138                          
 clock uncertainty                                       0.150       5.288                          

 Hold time                                               0.681       5.969                          

 Data required time                                                  5.969                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.969                          
 Data arrival time                                                   6.618                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.649                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_val_l[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_VAL_L[0]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.990  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.904
  Launch Clock Delay      :  6.128
  Clock Pessimism Removal :  -0.766
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656       3.804         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.435       4.239 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396       4.635         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       4.635 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.493       6.128         ntclkbufg_0      
 CLMS_26_73/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_val_l[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_26_73/Q1                     tco                   0.218       6.346 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_val_l[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.272       6.618         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_val_l [0]
 HMEMC_16_1/SRB_IOL23_CE                                                   f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_VAL_L[0]

 Data arrival time                                                   6.618         Logic Levels: 0  
                                                                                   Logic: 0.218ns(44.490%), Route: 0.272ns(55.510%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       5.904         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       5.904         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.766       5.138                          
 clock uncertainty                                       0.150       5.288                          

 Hold time                                               0.674       5.962                          

 Data required time                                                  5.962                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.962                          
 Data arrival time                                                   6.618                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.656                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_dir_l/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_DIR_L
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.990  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.904
  Launch Clock Delay      :  6.128
  Clock Pessimism Removal :  -0.766
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656       3.804         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.435       4.239 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396       4.635         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       4.635 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.493       6.128         ntclkbufg_0      
 CLMS_26_73/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_dir_l/opit_0_inv_L5Q_perm/CLK

 CLMS_26_73/Q0                     tco                   0.218       6.346 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_dir_l/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.256       6.602         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_dir_l
 HMEMC_16_1/SRB_IOL23_TS_CTRL[2]                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_DIR_L

 Data arrival time                                                   6.602         Logic Levels: 0  
                                                                                   Logic: 0.218ns(45.992%), Route: 0.256ns(54.008%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       5.904         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       5.904         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.766       5.138                          
 clock uncertainty                                       0.150       5.288                          

 Hold time                                               0.651       5.939                          

 Data required time                                                  5.939                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.939                          
 Data arrival time                                                   6.602                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.663                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.579  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.141
  Launch Clock Delay      :  7.387
  Clock Pessimism Removal :  0.667
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                      9140.000    9140.000 r                        
 B5                                                      0.000    9140.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9140.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100    9141.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9141.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067    9141.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304    9142.564         _N21             
 USCM_74_105/CLK_USCM              td                    0.000    9142.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006    9144.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526    9145.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477    9145.573         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000    9145.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.814    9147.387         ntclkbufg_1      
 CLMA_54_208/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_54_208/Q0                    tco                   0.261    9147.648 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=40)       0.726    9148.374         frame_read_write_m0/read_fifo_aclr
 CLMA_42_188/RSCO                  td                    0.118    9148.492 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000    9148.492         ntR18            
 CLMA_42_192/RSCO                  td                    0.089    9148.581 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000    9148.581         ntR17            
 CLMA_42_196/RSCO                  td                    0.089    9148.670 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000    9148.670         ntR16            
 CLMA_42_200/RSCO                  td                    0.089    9148.759 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[10]/opit_0_inv_AQ/RSOUT
                                   net (fanout=1)        0.000    9148.759         ntR15            
 CLMA_42_204/RSCO                  td                    0.089    9148.848 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[11]/opit_0/RSOUT
                                   net (fanout=3)        0.000    9148.848         ntR14            
 CLMA_42_208/RSCO                  td                    0.089    9148.937 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[4]/opit_0/RSOUT
                                   net (fanout=2)        0.000    9148.937         ntR13            
 CLMA_42_212/RSCO                  td                    0.089    9149.026 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[10]/opit_0/RSOUT
                                   net (fanout=2)        0.000    9149.026         ntR12            
 CLMA_42_216/RSCI                                                          r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/RS

 Data arrival time                                                9149.026         Logic Levels: 7  
                                                                                   Logic: 0.913ns(55.705%), Route: 0.726ns(44.295%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      9140.019    9140.019 r                        
 B5                                                      0.000    9140.019 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9140.112         sys_clk          
 IOBD_0_298/DIN                    td                    0.916    9141.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9141.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054    9141.082 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085    9142.167         _N21             
 USCM_74_105/CLK_USCM              td                    0.000    9142.167 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656    9143.823         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.435    9144.258 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396    9144.654         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000    9144.654 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.506    9146.160         video_clk        
 CLMA_42_216/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.667    9146.827                          
 clock uncertainty                                      -0.150    9146.677                          

 Recovery time                                           0.000    9146.677                          

 Data required time                                               9146.677                          
----------------------------------------------------------------------------------------------------
 Data required time                                               9146.677                          
 Data arrival time                                                9149.026                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.349                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[8]/opit_0/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.579  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.141
  Launch Clock Delay      :  7.387
  Clock Pessimism Removal :  0.667
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                      9140.000    9140.000 r                        
 B5                                                      0.000    9140.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9140.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100    9141.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9141.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067    9141.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304    9142.564         _N21             
 USCM_74_105/CLK_USCM              td                    0.000    9142.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006    9144.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526    9145.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477    9145.573         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000    9145.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.814    9147.387         ntclkbufg_1      
 CLMA_54_208/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_54_208/Q0                    tco                   0.261    9147.648 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=40)       0.726    9148.374         frame_read_write_m0/read_fifo_aclr
 CLMA_42_188/RSCO                  td                    0.118    9148.492 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000    9148.492         ntR18            
 CLMA_42_192/RSCO                  td                    0.089    9148.581 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000    9148.581         ntR17            
 CLMA_42_196/RSCO                  td                    0.089    9148.670 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000    9148.670         ntR16            
 CLMA_42_200/RSCO                  td                    0.089    9148.759 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[10]/opit_0_inv_AQ/RSOUT
                                   net (fanout=1)        0.000    9148.759         ntR15            
 CLMA_42_204/RSCO                  td                    0.089    9148.848 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[11]/opit_0/RSOUT
                                   net (fanout=3)        0.000    9148.848         ntR14            
 CLMA_42_208/RSCO                  td                    0.089    9148.937 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[4]/opit_0/RSOUT
                                   net (fanout=2)        0.000    9148.937         ntR13            
 CLMA_42_212/RSCO                  td                    0.089    9149.026 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[10]/opit_0/RSOUT
                                   net (fanout=2)        0.000    9149.026         ntR12            
 CLMA_42_216/RSCI                                                          r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[8]/opit_0/RS

 Data arrival time                                                9149.026         Logic Levels: 7  
                                                                                   Logic: 0.913ns(55.705%), Route: 0.726ns(44.295%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      9140.019    9140.019 r                        
 B5                                                      0.000    9140.019 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9140.112         sys_clk          
 IOBD_0_298/DIN                    td                    0.916    9141.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9141.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054    9141.082 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085    9142.167         _N21             
 USCM_74_105/CLK_USCM              td                    0.000    9142.167 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656    9143.823         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.435    9144.258 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396    9144.654         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000    9144.654 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.506    9146.160         video_clk        
 CLMA_42_216/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[8]/opit_0/CLK
 clock pessimism                                         0.667    9146.827                          
 clock uncertainty                                      -0.150    9146.677                          

 Recovery time                                           0.000    9146.677                          

 Data required time                                               9146.677                          
----------------------------------------------------------------------------------------------------
 Data required time                                               9146.677                          
 Data arrival time                                                9149.026                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.349                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.595  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.125
  Launch Clock Delay      :  7.387
  Clock Pessimism Removal :  0.667
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                      9140.000    9140.000 r                        
 B5                                                      0.000    9140.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9140.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100    9141.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9141.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067    9141.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304    9142.564         _N21             
 USCM_74_105/CLK_USCM              td                    0.000    9142.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006    9144.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526    9145.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477    9145.573         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000    9145.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.814    9147.387         ntclkbufg_1      
 CLMA_54_208/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_54_208/Q0                    tco                   0.261    9147.648 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=40)       0.953    9148.601         frame_read_write_m0/read_fifo_aclr
 CLMA_30_197/RS                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/RS

 Data arrival time                                                9148.601         Logic Levels: 0  
                                                                                   Logic: 0.261ns(21.499%), Route: 0.953ns(78.501%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      9140.019    9140.019 r                        
 B5                                                      0.000    9140.019 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9140.112         sys_clk          
 IOBD_0_298/DIN                    td                    0.916    9141.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9141.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054    9141.082 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085    9142.167         _N21             
 USCM_74_105/CLK_USCM              td                    0.000    9142.167 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656    9143.823         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.435    9144.258 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396    9144.654         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000    9144.654 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.490    9146.144         video_clk        
 CLMA_30_197/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.667    9146.811                          
 clock uncertainty                                      -0.150    9146.661                          

 Recovery time                                          -0.277    9146.384                          

 Data required time                                               9146.384                          
----------------------------------------------------------------------------------------------------
 Data required time                                               9146.384                          
 Data arrival time                                                9148.601                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.217                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.563  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.373
  Launch Clock Delay      :  6.143
  Clock Pessimism Removal :  -0.667
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                      9490.000    9490.000 r                        
 B5                                                      0.000    9490.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9490.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916    9491.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9491.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054    9491.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085    9492.148         _N21             
 USCM_74_105/CLK_USCM              td                    0.000    9492.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656    9493.804         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.438    9494.242 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.396    9494.638         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000    9494.638 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.505    9496.143         ntclkbufg_1      
 CLMA_54_208/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_54_208/Q0                    tco                   0.218    9496.361 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=40)       0.490    9496.851         frame_read_write_m0/read_fifo_aclr
 CLMS_38_201/RSCO                  td                    0.110    9496.961 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/RSOUT
                                   net (fanout=4)        0.000    9496.961         ntR28            
 CLMS_38_205/RSCI                                                          f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/RS

 Data arrival time                                                9496.961         Logic Levels: 1  
                                                                                   Logic: 0.328ns(40.098%), Route: 0.490ns(59.902%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      9490.005    9490.005 r                        
 B5                                                      0.000    9490.005 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9490.098         sys_clk          
 IOBD_0_298/DIN                    td                    1.100    9491.198 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9491.198         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067    9491.265 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304    9492.569         _N21             
 USCM_74_105/CLK_USCM              td                    0.000    9492.569 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006    9494.575         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523    9495.098 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477    9495.575         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000    9495.575 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.803    9497.378         video_clk        
 CLMS_38_205/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/CLK
 clock pessimism                                        -0.667    9496.711                          
 clock uncertainty                                       0.150    9496.861                          

 Removal time                                            0.000    9496.861                          

 Data required time                                               9496.861                          
----------------------------------------------------------------------------------------------------
 Data required time                                               9496.861                          
 Data arrival time                                                9496.961                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.100                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[1]/opit_0/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.563  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.373
  Launch Clock Delay      :  6.143
  Clock Pessimism Removal :  -0.667
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                      9490.000    9490.000 r                        
 B5                                                      0.000    9490.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9490.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916    9491.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9491.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054    9491.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085    9492.148         _N21             
 USCM_74_105/CLK_USCM              td                    0.000    9492.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656    9493.804         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.438    9494.242 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.396    9494.638         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000    9494.638 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.505    9496.143         ntclkbufg_1      
 CLMA_54_208/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_54_208/Q0                    tco                   0.218    9496.361 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=40)       0.490    9496.851         frame_read_write_m0/read_fifo_aclr
 CLMS_38_201/RSCO                  td                    0.110    9496.961 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/RSOUT
                                   net (fanout=4)        0.000    9496.961         ntR28            
 CLMS_38_205/RSCI                                                          f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[1]/opit_0/RS

 Data arrival time                                                9496.961         Logic Levels: 1  
                                                                                   Logic: 0.328ns(40.098%), Route: 0.490ns(59.902%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      9490.005    9490.005 r                        
 B5                                                      0.000    9490.005 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9490.098         sys_clk          
 IOBD_0_298/DIN                    td                    1.100    9491.198 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9491.198         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067    9491.265 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304    9492.569         _N21             
 USCM_74_105/CLK_USCM              td                    0.000    9492.569 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006    9494.575         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523    9495.098 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477    9495.575         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000    9495.575 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.803    9497.378         video_clk        
 CLMS_38_205/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[1]/opit_0/CLK
 clock pessimism                                        -0.667    9496.711                          
 clock uncertainty                                       0.150    9496.861                          

 Removal time                                            0.000    9496.861                          

 Data required time                                               9496.861                          
----------------------------------------------------------------------------------------------------
 Data required time                                               9496.861                          
 Data arrival time                                                9496.961                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.100                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[5]/opit_0/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.563  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.373
  Launch Clock Delay      :  6.143
  Clock Pessimism Removal :  -0.667
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                      9490.000    9490.000 r                        
 B5                                                      0.000    9490.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9490.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916    9491.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9491.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054    9491.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085    9492.148         _N21             
 USCM_74_105/CLK_USCM              td                    0.000    9492.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656    9493.804         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.438    9494.242 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.396    9494.638         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000    9494.638 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.505    9496.143         ntclkbufg_1      
 CLMA_54_208/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_54_208/Q0                    tco                   0.218    9496.361 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=40)       0.490    9496.851         frame_read_write_m0/read_fifo_aclr
 CLMS_38_201/RSCO                  td                    0.110    9496.961 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/RSOUT
                                   net (fanout=4)        0.000    9496.961         ntR28            
 CLMS_38_205/RSCI                                                          f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[5]/opit_0/RS

 Data arrival time                                                9496.961         Logic Levels: 1  
                                                                                   Logic: 0.328ns(40.098%), Route: 0.490ns(59.902%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      9490.005    9490.005 r                        
 B5                                                      0.000    9490.005 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9490.098         sys_clk          
 IOBD_0_298/DIN                    td                    1.100    9491.198 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9491.198         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067    9491.265 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304    9492.569         _N21             
 USCM_74_105/CLK_USCM              td                    0.000    9492.569 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006    9494.575         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523    9495.098 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477    9495.575         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000    9495.575 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.803    9497.378         video_clk        
 CLMS_38_205/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[5]/opit_0/CLK
 clock pessimism                                        -0.667    9496.711                          
 clock uncertainty                                       0.150    9496.861                          

 Removal time                                            0.000    9496.861                          

 Data required time                                               9496.861                          
----------------------------------------------------------------------------------------------------
 Data required time                                               9496.861                          
 Data arrival time                                                9496.961                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.100                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.025  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.151
  Launch Clock Delay      :  7.362
  Clock Pessimism Removal :  1.186
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.789       7.362         ntclkbufg_1      
 CLMA_30_57/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_30_57/Q0                     tco                   0.261       7.623 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=98)       1.146       8.769         frame_read_write_m0/write_fifo_aclr
 CLMA_58_32/RS                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/RS

 Data arrival time                                                   8.769         Logic Levels: 0  
                                                                                   Logic: 0.261ns(18.550%), Route: 1.146ns(81.450%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      11.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      11.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      12.148         _N21             
 USCM_74_105/CLK_USCM              td                    0.000      12.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656      13.804         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.438      14.242 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.396      14.638         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000      14.638 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.513      16.151         ntclkbufg_1      
 CLMA_58_32/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/CLK
 clock pessimism                                         1.186      17.337                          
 clock uncertainty                                      -0.150      17.187                          

 Recovery time                                          -0.277      16.910                          

 Data required time                                                 16.910                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.910                          
 Data arrival time                                                   8.769                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.141                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.025  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.151
  Launch Clock Delay      :  7.362
  Clock Pessimism Removal :  1.186
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.789       7.362         ntclkbufg_1      
 CLMA_30_57/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_30_57/Q0                     tco                   0.261       7.623 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=98)       1.146       8.769         frame_read_write_m0/write_fifo_aclr
 CLMA_58_32/RS                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/RS

 Data arrival time                                                   8.769         Logic Levels: 0  
                                                                                   Logic: 0.261ns(18.550%), Route: 1.146ns(81.450%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      11.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      11.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      12.148         _N21             
 USCM_74_105/CLK_USCM              td                    0.000      12.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656      13.804         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.438      14.242 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.396      14.638         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000      14.638 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.513      16.151         ntclkbufg_1      
 CLMA_58_32/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/CLK
 clock pessimism                                         1.186      17.337                          
 clock uncertainty                                      -0.150      17.187                          

 Recovery time                                          -0.277      16.910                          

 Data required time                                                 16.910                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.910                          
 Data arrival time                                                   8.769                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.141                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[11]/opit_0/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.025  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.151
  Launch Clock Delay      :  7.362
  Clock Pessimism Removal :  1.186
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.789       7.362         ntclkbufg_1      
 CLMA_30_57/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_30_57/Q0                     tco                   0.261       7.623 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=98)       1.146       8.769         frame_read_write_m0/write_fifo_aclr
 CLMA_58_32/RS                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[11]/opit_0/RS

 Data arrival time                                                   8.769         Logic Levels: 0  
                                                                                   Logic: 0.261ns(18.550%), Route: 1.146ns(81.450%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      11.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      11.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      12.148         _N21             
 USCM_74_105/CLK_USCM              td                    0.000      12.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656      13.804         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.438      14.242 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.396      14.638         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000      14.638 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.513      16.151         ntclkbufg_1      
 CLMA_58_32/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[11]/opit_0/CLK
 clock pessimism                                         1.186      17.337                          
 clock uncertainty                                      -0.150      17.187                          

 Recovery time                                          -0.277      16.910                          

 Data required time                                                 16.910                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.910                          
 Data arrival time                                                   8.769                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.141                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.384
  Launch Clock Delay      :  6.143
  Clock Pessimism Removal :  -1.186
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656       3.804         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.438       4.242 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.396       4.638         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       4.638 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.505       6.143         ntclkbufg_1      
 CLMA_54_208/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_54_208/Q0                    tco                   0.218       6.361 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=40)       0.417       6.778         frame_read_write_m0/read_fifo_aclr
 CLMA_50_204/RSCO                  td                    0.110       6.888 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/RSOUT
                                   net (fanout=1)        0.000       6.888         ntR37            
 CLMA_50_208/RSCI                                                          f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/RS

 Data arrival time                                                   6.888         Logic Levels: 1  
                                                                                   Logic: 0.328ns(44.027%), Route: 0.417ns(55.973%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.811       7.384         ntclkbufg_1      
 CLMA_50_208/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -1.186       6.198                          
 clock uncertainty                                       0.000       6.198                          

 Removal time                                            0.000       6.198                          

 Data required time                                                  6.198                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.198                          
 Data arrival time                                                   6.888                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.690                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[4]/opit_0_A2Q21/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.037  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.366
  Launch Clock Delay      :  6.143
  Clock Pessimism Removal :  -1.186
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656       3.804         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.438       4.242 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.396       4.638         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       4.638 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.505       6.143         ntclkbufg_1      
 CLMA_54_208/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_54_208/Q0                    tco                   0.218       6.361 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=40)       0.405       6.766         frame_read_write_m0/read_fifo_aclr
 CLMA_46_192/RSCO                  td                    0.110       6.876 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[2]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.876         ntR34            
 CLMA_46_196/RSCI                                                          f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[4]/opit_0_A2Q21/RS

 Data arrival time                                                   6.876         Logic Levels: 1  
                                                                                   Logic: 0.328ns(44.748%), Route: 0.405ns(55.252%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.793       7.366         ntclkbufg_1      
 CLMA_46_196/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[4]/opit_0_A2Q21/CLK
 clock pessimism                                        -1.186       6.180                          
 clock uncertainty                                       0.000       6.180                          

 Removal time                                            0.000       6.180                          

 Data required time                                                  6.180                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.180                          
 Data arrival time                                                   6.876                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.696                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[6]/opit_0_A2Q21/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.037  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.366
  Launch Clock Delay      :  6.143
  Clock Pessimism Removal :  -1.186
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656       3.804         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.438       4.242 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.396       4.638         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       4.638 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.505       6.143         ntclkbufg_1      
 CLMA_54_208/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_54_208/Q0                    tco                   0.218       6.361 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=40)       0.405       6.766         frame_read_write_m0/read_fifo_aclr
 CLMA_46_192/RSCO                  td                    0.110       6.876 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[2]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.876         ntR34            
 CLMA_46_196/RSCI                                                          f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[6]/opit_0_A2Q21/RS

 Data arrival time                                                   6.876         Logic Levels: 1  
                                                                                   Logic: 0.328ns(44.748%), Route: 0.405ns(55.252%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.793       7.366         ntclkbufg_1      
 CLMA_46_196/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[6]/opit_0_A2Q21/CLK
 clock pessimism                                        -1.186       6.180                          
 clock uncertainty                                       0.000       6.180                          

 Removal time                                            0.000       6.180                          

 Data required time                                                  6.180                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.180                          
 Data arrival time                                                   6.876                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.696                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/init_preset/opit_0_inv/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.251  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.182
  Launch Clock Delay      :  7.368
  Clock Pessimism Removal :  0.935
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.798       7.368         ntclkbufg_0      
 CLMA_38_44/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_38_44/Q2                     tco                   0.261       7.629 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=81)       1.985       9.614         u_ipsl_hmic_h_top/global_reset_n
 CLMS_26_129/RS                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/init_preset/opit_0_inv/RS

 Data arrival time                                                   9.614         Logic Levels: 0  
                                                                                   Logic: 0.261ns(11.621%), Route: 1.985ns(88.379%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      21.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      22.148         _N21             
 USCM_74_105/CLK_USCM              td                    0.000      22.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656      23.804         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.435      24.239 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396      24.635         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000      24.635 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.547      26.182         ntclkbufg_0      
 CLMS_26_129/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/init_preset/opit_0_inv/CLK
 clock pessimism                                         0.935      27.117                          
 clock uncertainty                                      -0.150      26.967                          

 Recovery time                                          -0.277      26.690                          

 Data required time                                                 26.690                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.690                          
 Data arrival time                                                   9.614                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.076                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/presetn/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.251  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.182
  Launch Clock Delay      :  7.368
  Clock Pessimism Removal :  0.935
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.798       7.368         ntclkbufg_0      
 CLMA_38_44/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_38_44/Q2                     tco                   0.261       7.629 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=81)       1.985       9.614         u_ipsl_hmic_h_top/global_reset_n
 CLMS_26_129/RS                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/presetn/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   9.614         Logic Levels: 0  
                                                                                   Logic: 0.261ns(11.621%), Route: 1.985ns(88.379%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      21.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      22.148         _N21             
 USCM_74_105/CLK_USCM              td                    0.000      22.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656      23.804         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.435      24.239 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396      24.635         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000      24.635 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.547      26.182         ntclkbufg_0      
 CLMS_26_129/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/presetn/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.935      27.117                          
 clock uncertainty                                      -0.150      26.967                          

 Recovery time                                          -0.277      26.690                          

 Data required time                                                 26.690                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.690                          
 Data arrival time                                                   9.614                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.076                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/rst_cnt[0]/opit_0_inv/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.251  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.182
  Launch Clock Delay      :  7.368
  Clock Pessimism Removal :  0.935
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.798       7.368         ntclkbufg_0      
 CLMA_38_44/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_38_44/Q2                     tco                   0.261       7.629 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=81)       1.985       9.614         u_ipsl_hmic_h_top/global_reset_n
 CLMA_26_128/RS                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/rst_cnt[0]/opit_0_inv/RS

 Data arrival time                                                   9.614         Logic Levels: 0  
                                                                                   Logic: 0.261ns(11.621%), Route: 1.985ns(88.379%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      21.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      22.148         _N21             
 USCM_74_105/CLK_USCM              td                    0.000      22.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656      23.804         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.435      24.239 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396      24.635         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000      24.635 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.547      26.182         ntclkbufg_0      
 CLMA_26_128/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/rst_cnt[0]/opit_0_inv/CLK
 clock pessimism                                         0.935      27.117                          
 clock uncertainty                                      -0.150      26.967                          

 Recovery time                                          -0.277      26.690                          

 Data required time                                                 26.690                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.690                          
 Data arrival time                                                   9.614                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.076                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/presetn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[5]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.315  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.432
  Launch Clock Delay      :  6.182
  Clock Pessimism Removal :  -0.935
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656       3.804         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.435       4.239 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396       4.635         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       4.635 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.547       6.182         ntclkbufg_0      
 CLMS_26_129/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/presetn/opit_0_inv_L5Q_perm/CLK

 CLMS_26_129/Q0                    tco                   0.218       6.400 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/presetn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.480       6.880         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/presetn
 CLMA_26_116/RSCO                  td                    0.101       6.981 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.981         ntR1428          
 CLMA_26_120/RSCI                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[5]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   6.981         Logic Levels: 1  
                                                                                   Logic: 0.319ns(39.925%), Route: 0.480ns(60.075%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.862       7.432         ntclkbufg_0      
 CLMA_26_120/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[5]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.935       6.497                          
 clock uncertainty                                       0.000       6.497                          

 Removal time                                            0.000       6.497                          

 Data required time                                                  6.497                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.497                          
 Data arrival time                                                   6.981                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.484                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/presetn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[6]/opit_0_inv_AQ_perm/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.315  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.432
  Launch Clock Delay      :  6.182
  Clock Pessimism Removal :  -0.935
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656       3.804         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.435       4.239 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396       4.635         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       4.635 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.547       6.182         ntclkbufg_0      
 CLMS_26_129/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/presetn/opit_0_inv_L5Q_perm/CLK

 CLMS_26_129/Q0                    tco                   0.218       6.400 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/presetn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.480       6.880         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/presetn
 CLMA_26_116/RSCO                  td                    0.101       6.981 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.981         ntR1428          
 CLMA_26_120/RSCI                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[6]/opit_0_inv_AQ_perm/RS

 Data arrival time                                                   6.981         Logic Levels: 1  
                                                                                   Logic: 0.319ns(39.925%), Route: 0.480ns(60.075%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.862       7.432         ntclkbufg_0      
 CLMA_26_120/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[6]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                        -0.935       6.497                          
 clock uncertainty                                       0.000       6.497                          

 Removal time                                            0.000       6.497                          

 Data required time                                                  6.497                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.497                          
 Data arrival time                                                   6.981                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.484                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/srb_dqs_rstn/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.358
  Launch Clock Delay      :  6.124
  Clock Pessimism Removal :  -1.207
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656       3.804         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.435       4.239 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396       4.635         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       4.635 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.489       6.124         ntclkbufg_0      
 CLMA_38_44/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_38_44/Q2                     tco                   0.218       6.342 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=81)       0.264       6.606         u_ipsl_hmic_h_top/global_reset_n
 CLMS_38_49/RSCO                   td                    0.101       6.707 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/ddrphy_rst/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       6.707         ntR114           
 CLMS_38_53/RSCI                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/srb_dqs_rstn/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.707         Logic Levels: 1  
                                                                                   Logic: 0.319ns(54.717%), Route: 0.264ns(45.283%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.788       7.358         ntclkbufg_0      
 CLMS_38_53/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/srb_dqs_rstn/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.207       6.151                          
 clock uncertainty                                       0.000       6.151                          

 Removal time                                            0.000       6.151                          

 Data required time                                                  6.151                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.151                          
 Data arrival time                                                   6.707                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.556                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK
Endpoint    : ddr_init_done (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.819       7.389         ntclkbufg_0      
 CLMA_30_88/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK

 CLMA_30_88/Q0                     tco                   0.261       7.650 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/Q
                                   net (fanout=5)        2.037       9.687         nt_ddr_init_done 
 IOL_151_85/DO                     td                    0.128       9.815 r       ddr_init_done_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.815         ddr_init_done_obuf/ntO
 IOBR_152_85/PAD                   td                    2.141      11.956 r       ddr_init_done_obuf/opit_0/O
                                   net (fanout=1)        0.084      12.040         ddr_init_done    
 P12                                                                       r       ddr_init_done (port)

 Data arrival time                                                  12.040         Logic Levels: 2  
                                                                                   Logic: 2.530ns(54.397%), Route: 2.121ns(45.603%)
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/led0_ddrphy_rst/opit_0_inv_L5Q_perm/CLK
Endpoint    : ddrphy_rst_done (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.808       7.378         ntclkbufg_0      
 CLMS_38_37/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/led0_ddrphy_rst/opit_0_inv_L5Q_perm/CLK

 CLMS_38_37/Q0                     tco                   0.261       7.639 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/led0_ddrphy_rst/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        1.937       9.576         nt_ddrphy_rst_done
 IOL_151_34/DO                     td                    0.128       9.704 r       ddrphy_rst_done_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.704         ddrphy_rst_done_obuf/ntO
 IOBD_152_34/PAD                   td                    2.141      11.845 r       ddrphy_rst_done_obuf/opit_0/O
                                   net (fanout=1)        0.062      11.907         ddrphy_rst_done  
 U15                                                                       r       ddrphy_rst_done (port)

 Data arrival time                                                  11.907         Logic Levels: 2  
                                                                                   Logic: 2.530ns(55.862%), Route: 1.999ns(44.138%)
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/opit_1_IOL/SYSCLK
Endpoint    : tmds_data_n[2] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (falling edge)
                                                         0.000       0.000 f                        
 B5                                                      0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.200       1.293 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.293         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.066       1.359 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.310       2.669         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.669 f       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.021       4.690         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.211 f       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.485       5.696         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       5.696 f       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.835       7.531         video_clk5x      
 IOL_151_349/CLK_SYS                                                       f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/opit_1_IOL/SYSCLK

 IOL_151_349/DO                    tco                   0.480       8.011 f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/opit_1_IOL/PADO
                                   net (fanout=1)        0.000       8.011         dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/ntO
 IOBS_152_349/PAD                  td                    2.020      10.031 f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/opit_0/O
                                   net (fanout=1)        0.096      10.127         nt_tmds_data_n[2]
 A10                                                                       f       tmds_data_n[2] (port)

 Data arrival time                                                  10.127         Logic Levels: 1  
                                                                                   Logic: 2.500ns(96.302%), Route: 0.096ns(3.698%)
====================================================================================================

====================================================================================================

Startpoint  : rgb_b[0] (port)
Endpoint    : u_top_color_block_mean/rgb_b_d[0]/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 P14                                                     0.000       0.000 r       rgb_b[0] (port)  
                                   net (fanout=1)        0.075       0.075         rgb_b[0]         
 IOBS_152_9/DIN                    td                    0.916       0.991 r       rgb_b_ibuf[0]/opit_0/O
                                   net (fanout=1)        0.000       0.991         rgb_b_ibuf[0]/ntD
 IOL_151_9/RX_DATA_DD              td                    0.092       1.083 r       rgb_b_ibuf[0]/opit_1/OUT
                                   net (fanout=3)        0.371       1.454         write_data[0]    
 CLMA_130_13/M0                                                            r       u_top_color_block_mean/rgb_b_d[0]/opit_0_inv/D

 Data arrival time                                                   1.454         Logic Levels: 2  
                                                                                   Logic: 1.008ns(69.326%), Route: 0.446ns(30.674%)
====================================================================================================

====================================================================================================

Startpoint  : hs_input (port)
Endpoint    : u_top_color_block_mean/u_block_mean_B/h_reg[2][10]/opit_0_inv_A2Q21/I11
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 R13                                                     0.000       0.000 r       hs_input (port)  
                                   net (fanout=1)        0.047       0.047         hs_input         
 IOBD_152_14/DIN                   td                    0.916       0.963 r       hs_input_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         hs_input_ibuf/ntD
 IOL_151_14/RX_DATA_DD             td                    0.092       1.055 r       hs_input_ibuf/opit_1/OUT
                                   net (fanout=766)      0.450       1.505         nt_hs_input      
 CLMS_126_21/D1                                                            r       u_top_color_block_mean/u_block_mean_B/h_reg[2][10]/opit_0_inv_A2Q21/I11

 Data arrival time                                                   1.505         Logic Levels: 2  
                                                                                   Logic: 1.008ns(66.977%), Route: 0.497ns(33.023%)
====================================================================================================

====================================================================================================

Startpoint  : hs_input (port)
Endpoint    : u_top_color_block_mean/u_block_mean_B/h_reg[2][10]/opit_0_inv_A2Q21/I01
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 R13                                                     0.000       0.000 r       hs_input (port)  
                                   net (fanout=1)        0.047       0.047         hs_input         
 IOBD_152_14/DIN                   td                    0.916       0.963 r       hs_input_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         hs_input_ibuf/ntD
 IOL_151_14/RX_DATA_DD             td                    0.092       1.055 r       hs_input_ibuf/opit_1/OUT
                                   net (fanout=766)      0.458       1.513         nt_hs_input      
 CLMS_126_21/C1                                                            r       u_top_color_block_mean/u_block_mean_B/h_reg[2][10]/opit_0_inv_A2Q21/I01

 Data arrival time                                                   1.513         Logic Levels: 2  
                                                                                   Logic: 1.008ns(66.623%), Route: 0.505ns(33.377%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.102       10.000          0.898           High Pulse Width  DRM_62_248/CLKB[0]      u_top_fifo_to_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 9.102       10.000          0.898           Low Pulse Width   DRM_62_248/CLKB[0]      u_top_fifo_to_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 9.102       10.000          0.898           Low Pulse Width   DRM_62_228/CLKB[0]      u_top_fifo_to_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
====================================================================================================

{top|pclk_mod_in} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.102     500.000         0.898           High Pulse Width  DRM_122_40/CLKA[0]      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 499.102     500.000         0.898           Low Pulse Width   DRM_122_40/CLKA[0]      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 499.102     500.000         0.898           High Pulse Width  DRM_34_64/CLKA[0]       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
====================================================================================================

{sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.832       6.730           0.898           High Pulse Width  DRM_62_188/CLKB[0]      frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 5.832       6.730           0.898           High Pulse Width  DRM_34_208/CLKB[0]      frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
 5.832       6.730           0.898           High Pulse Width  DRM_62_208/CLKB[0]      frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKB[0]
====================================================================================================

{sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 -0.171      1.346           1.517           High Pulse Width  IOL_151_298/CLK_SYS     dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft0/opit_1_IOL/SYSCLK
 -0.171      1.346           1.517           Low Pulse Width   IOL_151_298/CLK_SYS     dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft0/opit_1_IOL/SYSCLK
 -0.171      1.346           1.517           High Pulse Width  IOL_151_350/CLK_SYS     dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft1/opit_1_IOL/SYSCLK
====================================================================================================

{sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 1.750       5.000           3.250           Low Pulse Width   HMEMC_16_1/SRB_IOL40_CLK_SYS
                                                                                       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 1.750       5.000           3.250           High Pulse Width  HMEMC_16_1/SRB_IOL40_CLK_SYS
                                                                                       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 4.102       5.000           0.898           High Pulse Width  DRM_62_188/CLKA[0]      frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
====================================================================================================

{sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.750       10.000          4.250           Low Pulse Width   HMEMC_16_1/SRB_IOL4_CLK_SYS
                                                                                       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PCLK
 5.750       10.000          4.250           High Pulse Width  HMEMC_16_1/SRB_IOL4_CLK_SYS
                                                                                       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PCLK
 9.380       10.000          0.620           High Pulse Width  CLMS_26_101/CLK         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddrc_init_start/opit_0_inv/CLK
====================================================================================================

{sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_6_24/CLK_IO        u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_6_24/CLK_IO        u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_6_52/CLK_IO        u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/opit_0/IOCLK
====================================================================================================

{sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.820       2.500           1.680           High Pulse Width  HMEMC_16_1/CLK_PLL      u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 0.820       2.500           1.680           Low Pulse Width   HMEMC_16_1/CLK_PLL      u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_top_fifo_to_led/u_WS2812/i[5]/opit_0_inv_A2Q21/CLK
Endpoint    : u_top_fifo_to_led/u_WS2812/RZ8/opit_0_inv/D
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.236  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.917
  Launch Clock Delay      :  3.429
  Clock Pessimism Removal :  0.276
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.448       3.429         sys_clk_g        
 CLMA_98_240/CLK                                                           r       u_top_fifo_to_led/u_WS2812/i[5]/opit_0_inv_A2Q21/CLK

 CLMA_98_240/Q0                    tco                   0.200       3.629 r       u_top_fifo_to_led/u_WS2812/i[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=5)        0.342       3.971         u_top_fifo_to_led/u_WS2812/i [4]
                                                         0.256       4.227 r       u_top_fifo_to_led/u_WS2812/N207.fsub_5/gateop_A2/Cout
                                                         0.000       4.227         u_top_fifo_to_led/u_WS2812/u_top_fifo_to_led/u_WS2812/N207.co [6]
 CLMS_94_241/COUT                  td                    0.080       4.307 f       u_top_fifo_to_led/u_WS2812/N207.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.307         u_top_fifo_to_led/u_WS2812/u_top_fifo_to_led/u_WS2812/N207.co [8]
 CLMS_94_245/Y1                    td                    0.292       4.599 r       u_top_fifo_to_led/u_WS2812/N207.fsub_9/gateop_A2/Y1
                                   net (fanout=1)        0.339       4.938         u_top_fifo_to_led/u_WS2812/N207 [9]
 CLMA_94_240/Y0                    td                    0.216       5.154 r       u_top_fifo_to_led/u_WS2812/N209_or_4/gateop_perm/Z
                                   net (fanout=2)        0.448       5.602         u_top_fifo_to_led/u_WS2812/_N27807
 CLMA_94_232/Y0                    td                    0.284       5.886 f       u_top_fifo_to_led/u_WS2812/N209_mux_27/gateop_perm/Z
                                   net (fanout=15)       1.360       7.246         u_top_fifo_to_led/u_WS2812/_N13819
 CLMS_54_189/Y1                    td                    0.160       7.406 r       u_top_fifo_to_led/u_WS2812/N209_mux_4/gateop_perm/Z
                                   net (fanout=2)        0.919       8.325         u_top_fifo_to_led/u_WS2812/N209 [4]
 CLMS_54_125/Y2                    td                    0.217       8.542 r       u_top_fifo_to_led/u_WS2812/N210_4/gateop/F
                                   net (fanout=1)        0.589       9.131         u_top_fifo_to_led/u_WS2812/N210 [4]
 CLMS_54_165/Y0                    td                    0.215       9.346 f       u_top_fifo_to_led/u_WS2812/N211_26/gateop_perm/Z
                                   net (fanout=1)        0.841      10.187         u_top_fifo_to_led/u_WS2812/_N27594
 CLMA_58_224/Y2                    td                    0.184      10.371 f       u_top_fifo_to_led/u_WS2812/N211_44/gateop_perm/Z
                                   net (fanout=1)        0.855      11.226         u_top_fifo_to_led/u_WS2812/_N28037
 CLMA_98_233/Y1                    td                    0.177      11.403 f       u_top_fifo_to_led/u_WS2812/RGB_RZ/opit_0_inv_MUX4TO1Q/F
                                   net (fanout=19)       1.562      12.965         u_top_fifo_to_led/u_WS2812/N6878
 CLMA_146_301/M0                                                           f       u_top_fifo_to_led/u_WS2812/RZ8/opit_0_inv/D

 Data arrival time                                                  12.965         Logic Levels: 9  
                                                                                   Logic: 2.281ns(23.920%), Route: 7.255ns(76.080%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      20.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      21.705         _N21             
 USCM_74_105/CLK_USCM              td                    0.000      21.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.212      22.917         sys_clk_g        
 CLMA_146_301/CLK                                                          r       u_top_fifo_to_led/u_WS2812/RZ8/opit_0_inv/CLK
 clock pessimism                                         0.276      23.193                          
 clock uncertainty                                      -0.050      23.143                          

 Setup time                                             -0.034      23.109                          

 Data required time                                                 23.109                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.109                          
 Data arrival time                                                  12.965                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.144                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_fifo_to_led/u_WS2812/i[5]/opit_0_inv_A2Q21/CLK
Endpoint    : u_top_fifo_to_led/u_WS2812/RZ11/opit_0_inv/D
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.242  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.911
  Launch Clock Delay      :  3.429
  Clock Pessimism Removal :  0.276
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.448       3.429         sys_clk_g        
 CLMA_98_240/CLK                                                           r       u_top_fifo_to_led/u_WS2812/i[5]/opit_0_inv_A2Q21/CLK

 CLMA_98_240/Q0                    tco                   0.200       3.629 r       u_top_fifo_to_led/u_WS2812/i[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=5)        0.342       3.971         u_top_fifo_to_led/u_WS2812/i [4]
                                                         0.256       4.227 r       u_top_fifo_to_led/u_WS2812/N207.fsub_5/gateop_A2/Cout
                                                         0.000       4.227         u_top_fifo_to_led/u_WS2812/u_top_fifo_to_led/u_WS2812/N207.co [6]
 CLMS_94_241/COUT                  td                    0.080       4.307 f       u_top_fifo_to_led/u_WS2812/N207.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.307         u_top_fifo_to_led/u_WS2812/u_top_fifo_to_led/u_WS2812/N207.co [8]
 CLMS_94_245/Y1                    td                    0.292       4.599 r       u_top_fifo_to_led/u_WS2812/N207.fsub_9/gateop_A2/Y1
                                   net (fanout=1)        0.339       4.938         u_top_fifo_to_led/u_WS2812/N207 [9]
 CLMA_94_240/Y0                    td                    0.216       5.154 r       u_top_fifo_to_led/u_WS2812/N209_or_4/gateop_perm/Z
                                   net (fanout=2)        0.448       5.602         u_top_fifo_to_led/u_WS2812/_N27807
 CLMA_94_232/Y0                    td                    0.284       5.886 f       u_top_fifo_to_led/u_WS2812/N209_mux_27/gateop_perm/Z
                                   net (fanout=15)       1.360       7.246         u_top_fifo_to_led/u_WS2812/_N13819
 CLMS_54_189/Y1                    td                    0.160       7.406 r       u_top_fifo_to_led/u_WS2812/N209_mux_4/gateop_perm/Z
                                   net (fanout=2)        0.919       8.325         u_top_fifo_to_led/u_WS2812/N209 [4]
 CLMS_54_125/Y2                    td                    0.217       8.542 r       u_top_fifo_to_led/u_WS2812/N210_4/gateop/F
                                   net (fanout=1)        0.589       9.131         u_top_fifo_to_led/u_WS2812/N210 [4]
 CLMS_54_165/Y0                    td                    0.215       9.346 f       u_top_fifo_to_led/u_WS2812/N211_26/gateop_perm/Z
                                   net (fanout=1)        0.841      10.187         u_top_fifo_to_led/u_WS2812/_N27594
 CLMA_58_224/Y2                    td                    0.184      10.371 f       u_top_fifo_to_led/u_WS2812/N211_44/gateop_perm/Z
                                   net (fanout=1)        0.855      11.226         u_top_fifo_to_led/u_WS2812/_N28037
 CLMA_98_233/Y1                    td                    0.177      11.403 f       u_top_fifo_to_led/u_WS2812/RGB_RZ/opit_0_inv_MUX4TO1Q/F
                                   net (fanout=19)       1.521      12.924         u_top_fifo_to_led/u_WS2812/N6878
 CLMA_138_317/M0                                                           f       u_top_fifo_to_led/u_WS2812/RZ11/opit_0_inv/D

 Data arrival time                                                  12.924         Logic Levels: 9  
                                                                                   Logic: 2.281ns(24.023%), Route: 7.214ns(75.977%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      20.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      21.705         _N21             
 USCM_74_105/CLK_USCM              td                    0.000      21.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.206      22.911         sys_clk_g        
 CLMA_138_317/CLK                                                          r       u_top_fifo_to_led/u_WS2812/RZ11/opit_0_inv/CLK
 clock pessimism                                         0.276      23.187                          
 clock uncertainty                                      -0.050      23.137                          

 Setup time                                             -0.034      23.103                          

 Data required time                                                 23.103                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.103                          
 Data arrival time                                                  12.924                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.179                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_fifo_to_led/u_WS2812/i[5]/opit_0_inv_A2Q21/CLK
Endpoint    : u_top_fifo_to_led/u_WS2812/RZ14/opit_0_inv/D
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.245  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.908
  Launch Clock Delay      :  3.429
  Clock Pessimism Removal :  0.276
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.448       3.429         sys_clk_g        
 CLMA_98_240/CLK                                                           r       u_top_fifo_to_led/u_WS2812/i[5]/opit_0_inv_A2Q21/CLK

 CLMA_98_240/Q0                    tco                   0.200       3.629 r       u_top_fifo_to_led/u_WS2812/i[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=5)        0.342       3.971         u_top_fifo_to_led/u_WS2812/i [4]
                                                         0.256       4.227 r       u_top_fifo_to_led/u_WS2812/N207.fsub_5/gateop_A2/Cout
                                                         0.000       4.227         u_top_fifo_to_led/u_WS2812/u_top_fifo_to_led/u_WS2812/N207.co [6]
 CLMS_94_241/COUT                  td                    0.080       4.307 f       u_top_fifo_to_led/u_WS2812/N207.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.307         u_top_fifo_to_led/u_WS2812/u_top_fifo_to_led/u_WS2812/N207.co [8]
 CLMS_94_245/Y1                    td                    0.292       4.599 r       u_top_fifo_to_led/u_WS2812/N207.fsub_9/gateop_A2/Y1
                                   net (fanout=1)        0.339       4.938         u_top_fifo_to_led/u_WS2812/N207 [9]
 CLMA_94_240/Y0                    td                    0.216       5.154 r       u_top_fifo_to_led/u_WS2812/N209_or_4/gateop_perm/Z
                                   net (fanout=2)        0.448       5.602         u_top_fifo_to_led/u_WS2812/_N27807
 CLMA_94_232/Y0                    td                    0.284       5.886 f       u_top_fifo_to_led/u_WS2812/N209_mux_27/gateop_perm/Z
                                   net (fanout=15)       1.360       7.246         u_top_fifo_to_led/u_WS2812/_N13819
 CLMS_54_189/Y1                    td                    0.160       7.406 r       u_top_fifo_to_led/u_WS2812/N209_mux_4/gateop_perm/Z
                                   net (fanout=2)        0.919       8.325         u_top_fifo_to_led/u_WS2812/N209 [4]
 CLMS_54_125/Y2                    td                    0.217       8.542 r       u_top_fifo_to_led/u_WS2812/N210_4/gateop/F
                                   net (fanout=1)        0.589       9.131         u_top_fifo_to_led/u_WS2812/N210 [4]
 CLMS_54_165/Y0                    td                    0.215       9.346 f       u_top_fifo_to_led/u_WS2812/N211_26/gateop_perm/Z
                                   net (fanout=1)        0.841      10.187         u_top_fifo_to_led/u_WS2812/_N27594
 CLMA_58_224/Y2                    td                    0.184      10.371 f       u_top_fifo_to_led/u_WS2812/N211_44/gateop_perm/Z
                                   net (fanout=1)        0.855      11.226         u_top_fifo_to_led/u_WS2812/_N28037
 CLMA_98_233/Y1                    td                    0.177      11.403 f       u_top_fifo_to_led/u_WS2812/RGB_RZ/opit_0_inv_MUX4TO1Q/F
                                   net (fanout=19)       1.517      12.920         u_top_fifo_to_led/u_WS2812/N6878
 CLMA_134_316/M2                                                           f       u_top_fifo_to_led/u_WS2812/RZ14/opit_0_inv/D

 Data arrival time                                                  12.920         Logic Levels: 9  
                                                                                   Logic: 2.281ns(24.033%), Route: 7.210ns(75.967%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      20.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      21.705         _N21             
 USCM_74_105/CLK_USCM              td                    0.000      21.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.203      22.908         sys_clk_g        
 CLMA_134_316/CLK                                                          r       u_top_fifo_to_led/u_WS2812/RZ14/opit_0_inv/CLK
 clock pessimism                                         0.276      23.184                          
 clock uncertainty                                      -0.050      23.134                          

 Setup time                                             -0.034      23.100                          

 Data required time                                                 23.100                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.100                          
 Data arrival time                                                  12.920                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.180                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_fifo_to_led/u_data_tx/data0[781]/opit_0/CLK
Endpoint    : u_top_fifo_to_led/u_WS2812/RGB[27][21]/opit_0/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.239  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.464
  Launch Clock Delay      :  2.949
  Clock Pessimism Removal :  -0.276
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.244       2.949         sys_clk_g        
 CLMA_70_241/CLK                                                           r       u_top_fifo_to_led/u_data_tx/data0[781]/opit_0/CLK

 CLMA_70_241/Q0                    tco                   0.186       3.135 r       u_top_fifo_to_led/u_data_tx/data0[781]/opit_0/Q
                                   net (fanout=1)        0.231       3.366         u_top_fifo_to_led/data0 [781]
 CLMA_70_248/M1                                                            r       u_top_fifo_to_led/u_WS2812/RGB[27][21]/opit_0/D

 Data arrival time                                                   3.366         Logic Levels: 0  
                                                                                   Logic: 0.186ns(44.604%), Route: 0.231ns(55.396%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.483       3.464         sys_clk_g        
 CLMA_70_248/CLK                                                           r       u_top_fifo_to_led/u_WS2812/RGB[27][21]/opit_0/CLK
 clock pessimism                                        -0.276       3.188                          
 clock uncertainty                                       0.000       3.188                          

 Hold time                                              -0.002       3.186                          

 Data required time                                                  3.186                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.186                          
 Data arrival time                                                   3.366                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.180                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_fifo_to_led/u_data_tx/data0[748]/opit_0/CLK
Endpoint    : u_top_fifo_to_led/u_WS2812/RGB[28][4]/opit_0/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.207  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.420
  Launch Clock Delay      :  2.937
  Clock Pessimism Removal :  -0.276
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.232       2.937         sys_clk_g        
 CLMA_50_120/CLK                                                           r       u_top_fifo_to_led/u_data_tx/data0[748]/opit_0/CLK

 CLMA_50_120/Q0                    tco                   0.185       3.122 f       u_top_fifo_to_led/u_data_tx/data0[748]/opit_0/Q
                                   net (fanout=1)        0.237       3.359         u_top_fifo_to_led/data0 [748]
 CLMS_46_125/CD                                                            f       u_top_fifo_to_led/u_WS2812/RGB[28][4]/opit_0/D

 Data arrival time                                                   3.359         Logic Levels: 0  
                                                                                   Logic: 0.185ns(43.839%), Route: 0.237ns(56.161%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.439       3.420         sys_clk_g        
 CLMS_46_125/CLK                                                           r       u_top_fifo_to_led/u_WS2812/RGB[28][4]/opit_0/CLK
 clock pessimism                                        -0.276       3.144                          
 clock uncertainty                                       0.000       3.144                          

 Hold time                                               0.026       3.170                          

 Data required time                                                  3.170                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.170                          
 Data arrival time                                                   3.359                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.189                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_fifo_to_led/u_data_tx/data0[125]/opit_0_inv/CLK
Endpoint    : u_top_fifo_to_led/u_WS2812/RGB[5][5]/opit_0/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.210  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.420
  Launch Clock Delay      :  2.934
  Clock Pessimism Removal :  -0.276
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.229       2.934         sys_clk_g        
 CLMS_38_125/CLK                                                           r       u_top_fifo_to_led/u_data_tx/data0[125]/opit_0_inv/CLK

 CLMS_38_125/Q1                    tco                   0.186       3.120 r       u_top_fifo_to_led/u_data_tx/data0[125]/opit_0_inv/Q
                                   net (fanout=1)        0.222       3.342         u_top_fifo_to_led/data0 [125]
 CLMS_38_121/M0                                                            r       u_top_fifo_to_led/u_WS2812/RGB[5][5]/opit_0/D

 Data arrival time                                                   3.342         Logic Levels: 0  
                                                                                   Logic: 0.186ns(45.588%), Route: 0.222ns(54.412%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.439       3.420         sys_clk_g        
 CLMS_38_121/CLK                                                           r       u_top_fifo_to_led/u_WS2812/RGB[5][5]/opit_0/CLK
 clock pessimism                                        -0.276       3.144                          
 clock uncertainty                                       0.000       3.144                          

 Hold time                                              -0.002       3.142                          

 Data required time                                                  3.142                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.142                          
 Data arrival time                                                   3.342                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.200                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_color_block_mean/u_block_mean_B/block_y_d[1]/opit_0_inv/CLK
Endpoint    : u_top_color_block_mean/u_block_mean_R/v_reg[13][8]/opit_0_inv_A2Q21/CE
Path Group  : top|pclk_mod_in
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.222  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.621
  Launch Clock Delay      :  3.076
  Clock Pessimism Removal :  0.233
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pclk_mod_in (rising edge)
                                                         0.000       0.000 r                        
 T18                                                     0.000       0.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.059       0.059         pclk_mod_in      
 IOBD_152_74/DIN                   td                    0.859       0.918 r       pclk_mod_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         pclk_mod_in_ibuf/ntD
 IOL_151_74/INCK                   td                    0.045       0.963 r       pclk_mod_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.689       1.652         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       1.652 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2919)     1.424       3.076         pclk_mod_in_g    
 CLMA_30_21/CLK                                                            r       u_top_color_block_mean/u_block_mean_B/block_y_d[1]/opit_0_inv/CLK

 CLMA_30_21/Q1                     tco                   0.200       3.276 r       u_top_color_block_mean/u_block_mean_B/block_y_d[1]/opit_0_inv/Q
                                   net (fanout=1)        0.467       3.743         u_top_color_block_mean/u_block_mean_B/block_y_d [1]
                                                         0.339       4.082 r       u_top_color_block_mean/u_block_mean_B/N12.eq_0/gateop_A2/Cout
                                                         0.000       4.082         u_top_color_block_mean/u_block_mean_B/u_top_color_block_mean/u_block_mean_B/N12.co [2]
 CLMA_38_20/Y2                     td                    0.093       4.175 f       u_top_color_block_mean/u_block_mean_B/N12.eq_2/gateop_perm/Y
                                   net (fanout=1681)     1.341       5.516         _N11             
 CLMA_38_140/Y2                    td                    0.135       5.651 f       u_top_color_block_mean/u_block_mean_B/N1171/gateop_perm/Z
                                   net (fanout=204)      3.609       9.260         u_top_color_block_mean/u_block_mean_B/N1171
 CLMA_138_296/CECO                 td                    0.097       9.357 f       u_top_color_block_mean/u_block_mean_R/v_reg[13][2]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       9.357         ntR1956          
 CLMA_138_300/CECO                 td                    0.000       9.357 f       u_top_color_block_mean/u_block_mean_R/v_reg[13][6]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       9.357         ntR1955          
 CLMA_138_304/CECI                                                         f       u_top_color_block_mean/u_block_mean_R/v_reg[13][8]/opit_0_inv_A2Q21/CE

 Data arrival time                                                   9.357         Logic Levels: 4  
                                                                                   Logic: 0.864ns(13.756%), Route: 5.417ns(86.244%)
----------------------------------------------------------------------------------------------------

 Clock top|pclk_mod_in (rising edge)
                                                      1000.000    1000.000 r                        
 T18                                                     0.000    1000.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.059    1000.059         pclk_mod_in      
 IOBD_152_74/DIN                   td                    0.734    1000.793 r       pclk_mod_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.793         pclk_mod_in_ibuf/ntD
 IOL_151_74/INCK                   td                    0.038    1000.831 r       pclk_mod_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.588    1001.419         _N13             
 USCM_74_104/CLK_USCM              td                    0.000    1001.419 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2919)     1.202    1002.621         pclk_mod_in_g    
 CLMA_138_304/CLK                                                          r       u_top_color_block_mean/u_block_mean_R/v_reg[13][8]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.233    1002.854                          
 clock uncertainty                                      -0.050    1002.804                          

 Setup time                                             -0.217    1002.587                          

 Data required time                                               1002.587                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.587                          
 Data arrival time                                                   9.357                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       993.230                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_color_block_mean/u_block_mean_B/block_y_d[1]/opit_0_inv/CLK
Endpoint    : u_top_color_block_mean/u_block_mean_R/v_reg[13][10]/opit_0_inv_A2Q21/CE
Path Group  : top|pclk_mod_in
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.222  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.621
  Launch Clock Delay      :  3.076
  Clock Pessimism Removal :  0.233
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pclk_mod_in (rising edge)
                                                         0.000       0.000 r                        
 T18                                                     0.000       0.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.059       0.059         pclk_mod_in      
 IOBD_152_74/DIN                   td                    0.859       0.918 r       pclk_mod_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         pclk_mod_in_ibuf/ntD
 IOL_151_74/INCK                   td                    0.045       0.963 r       pclk_mod_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.689       1.652         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       1.652 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2919)     1.424       3.076         pclk_mod_in_g    
 CLMA_30_21/CLK                                                            r       u_top_color_block_mean/u_block_mean_B/block_y_d[1]/opit_0_inv/CLK

 CLMA_30_21/Q1                     tco                   0.200       3.276 r       u_top_color_block_mean/u_block_mean_B/block_y_d[1]/opit_0_inv/Q
                                   net (fanout=1)        0.467       3.743         u_top_color_block_mean/u_block_mean_B/block_y_d [1]
                                                         0.339       4.082 r       u_top_color_block_mean/u_block_mean_B/N12.eq_0/gateop_A2/Cout
                                                         0.000       4.082         u_top_color_block_mean/u_block_mean_B/u_top_color_block_mean/u_block_mean_B/N12.co [2]
 CLMA_38_20/Y2                     td                    0.093       4.175 f       u_top_color_block_mean/u_block_mean_B/N12.eq_2/gateop_perm/Y
                                   net (fanout=1681)     1.341       5.516         _N11             
 CLMA_38_140/Y2                    td                    0.135       5.651 f       u_top_color_block_mean/u_block_mean_B/N1171/gateop_perm/Z
                                   net (fanout=204)      3.609       9.260         u_top_color_block_mean/u_block_mean_B/N1171
 CLMA_138_296/CECO                 td                    0.097       9.357 f       u_top_color_block_mean/u_block_mean_R/v_reg[13][2]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       9.357         ntR1956          
 CLMA_138_300/CECO                 td                    0.000       9.357 f       u_top_color_block_mean/u_block_mean_R/v_reg[13][6]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       9.357         ntR1955          
 CLMA_138_304/CECI                                                         f       u_top_color_block_mean/u_block_mean_R/v_reg[13][10]/opit_0_inv_A2Q21/CE

 Data arrival time                                                   9.357         Logic Levels: 4  
                                                                                   Logic: 0.864ns(13.756%), Route: 5.417ns(86.244%)
----------------------------------------------------------------------------------------------------

 Clock top|pclk_mod_in (rising edge)
                                                      1000.000    1000.000 r                        
 T18                                                     0.000    1000.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.059    1000.059         pclk_mod_in      
 IOBD_152_74/DIN                   td                    0.734    1000.793 r       pclk_mod_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.793         pclk_mod_in_ibuf/ntD
 IOL_151_74/INCK                   td                    0.038    1000.831 r       pclk_mod_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.588    1001.419         _N13             
 USCM_74_104/CLK_USCM              td                    0.000    1001.419 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2919)     1.202    1002.621         pclk_mod_in_g    
 CLMA_138_304/CLK                                                          r       u_top_color_block_mean/u_block_mean_R/v_reg[13][10]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.233    1002.854                          
 clock uncertainty                                      -0.050    1002.804                          

 Setup time                                             -0.217    1002.587                          

 Data required time                                               1002.587                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.587                          
 Data arrival time                                                   9.357                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       993.230                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_color_block_mean/u_block_mean_B/block_y_d[1]/opit_0_inv/CLK
Endpoint    : u_top_color_block_mean/u_block_mean_R/v_reg[13][12]/opit_0_inv_A2Q21/CE
Path Group  : top|pclk_mod_in
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.222  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.621
  Launch Clock Delay      :  3.076
  Clock Pessimism Removal :  0.233
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pclk_mod_in (rising edge)
                                                         0.000       0.000 r                        
 T18                                                     0.000       0.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.059       0.059         pclk_mod_in      
 IOBD_152_74/DIN                   td                    0.859       0.918 r       pclk_mod_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         pclk_mod_in_ibuf/ntD
 IOL_151_74/INCK                   td                    0.045       0.963 r       pclk_mod_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.689       1.652         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       1.652 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2919)     1.424       3.076         pclk_mod_in_g    
 CLMA_30_21/CLK                                                            r       u_top_color_block_mean/u_block_mean_B/block_y_d[1]/opit_0_inv/CLK

 CLMA_30_21/Q1                     tco                   0.200       3.276 r       u_top_color_block_mean/u_block_mean_B/block_y_d[1]/opit_0_inv/Q
                                   net (fanout=1)        0.467       3.743         u_top_color_block_mean/u_block_mean_B/block_y_d [1]
                                                         0.339       4.082 r       u_top_color_block_mean/u_block_mean_B/N12.eq_0/gateop_A2/Cout
                                                         0.000       4.082         u_top_color_block_mean/u_block_mean_B/u_top_color_block_mean/u_block_mean_B/N12.co [2]
 CLMA_38_20/Y2                     td                    0.093       4.175 f       u_top_color_block_mean/u_block_mean_B/N12.eq_2/gateop_perm/Y
                                   net (fanout=1681)     1.341       5.516         _N11             
 CLMA_38_140/Y2                    td                    0.135       5.651 f       u_top_color_block_mean/u_block_mean_B/N1171/gateop_perm/Z
                                   net (fanout=204)      3.609       9.260         u_top_color_block_mean/u_block_mean_B/N1171
 CLMA_138_296/CECO                 td                    0.097       9.357 f       u_top_color_block_mean/u_block_mean_R/v_reg[13][2]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       9.357         ntR1956          
 CLMA_138_300/CECO                 td                    0.000       9.357 f       u_top_color_block_mean/u_block_mean_R/v_reg[13][6]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       9.357         ntR1955          
 CLMA_138_304/CECO                 td                    0.000       9.357 f       u_top_color_block_mean/u_block_mean_R/v_reg[13][10]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       9.357         ntR1954          
 CLMA_138_312/CECI                                                         f       u_top_color_block_mean/u_block_mean_R/v_reg[13][12]/opit_0_inv_A2Q21/CE

 Data arrival time                                                   9.357         Logic Levels: 5  
                                                                                   Logic: 0.864ns(13.756%), Route: 5.417ns(86.244%)
----------------------------------------------------------------------------------------------------

 Clock top|pclk_mod_in (rising edge)
                                                      1000.000    1000.000 r                        
 T18                                                     0.000    1000.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.059    1000.059         pclk_mod_in      
 IOBD_152_74/DIN                   td                    0.734    1000.793 r       pclk_mod_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.793         pclk_mod_in_ibuf/ntD
 IOL_151_74/INCK                   td                    0.038    1000.831 r       pclk_mod_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.588    1001.419         _N13             
 USCM_74_104/CLK_USCM              td                    0.000    1001.419 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2919)     1.202    1002.621         pclk_mod_in_g    
 CLMA_138_312/CLK                                                          r       u_top_color_block_mean/u_block_mean_R/v_reg[13][12]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.233    1002.854                          
 clock uncertainty                                      -0.050    1002.804                          

 Setup time                                             -0.217    1002.587                          

 Data required time                                               1002.587                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.587                          
 Data arrival time                                                   9.357                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       993.230                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_white_block_mean/u_block_mean_white/h_reg[27][2]/opit_0_inv_A2Q21/CLK
Endpoint    : u_top_white_block_mean/u_block_mean_white/h_reg[27][4]/opit_0_inv_A2Q21/Cin
Path Group  : top|pclk_mod_in
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.236  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.126
  Launch Clock Delay      :  2.657
  Clock Pessimism Removal :  -0.233
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pclk_mod_in (rising edge)
                                                         0.000       0.000 r                        
 T18                                                     0.000       0.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.059       0.059         pclk_mod_in      
 IOBD_152_74/DIN                   td                    0.734       0.793 r       pclk_mod_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.793         pclk_mod_in_ibuf/ntD
 IOL_151_74/INCK                   td                    0.038       0.831 r       pclk_mod_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.588       1.419         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       1.419 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2919)     1.238       2.657         pclk_mod_in_g    
 CLMA_26_244/CLK                                                           r       u_top_white_block_mean/u_block_mean_white/h_reg[27][2]/opit_0_inv_A2Q21/CLK

 CLMA_26_244/Q3                    tco                   0.185       2.842 f       u_top_white_block_mean/u_block_mean_white/h_reg[27][2]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.129       2.971         u_top_white_block_mean/u_block_mean_white/h_reg[27] [2]
 CLMA_26_244/COUT                  td                    0.103       3.074 r       u_top_white_block_mean/u_block_mean_white/h_reg[27][2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       3.074         u_top_white_block_mean/u_block_mean_white/_N6053
 CLMA_26_248/CIN                                                           r       u_top_white_block_mean/u_block_mean_white/h_reg[27][4]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   3.074         Logic Levels: 1  
                                                                                   Logic: 0.288ns(69.065%), Route: 0.129ns(30.935%)
----------------------------------------------------------------------------------------------------

 Clock top|pclk_mod_in (rising edge)
                                                         0.000       0.000 r                        
 T18                                                     0.000       0.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.059       0.059         pclk_mod_in      
 IOBD_152_74/DIN                   td                    0.859       0.918 r       pclk_mod_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         pclk_mod_in_ibuf/ntD
 IOL_151_74/INCK                   td                    0.045       0.963 r       pclk_mod_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.689       1.652         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       1.652 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2919)     1.474       3.126         pclk_mod_in_g    
 CLMA_26_248/CLK                                                           r       u_top_white_block_mean/u_block_mean_white/h_reg[27][4]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.233       2.893                          
 clock uncertainty                                       0.000       2.893                          

 Hold time                                              -0.058       2.835                          

 Data required time                                                  2.835                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.835                          
 Data arrival time                                                   3.074                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.239                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_white_block_mean/u_block_mean_white/h_reg[25][2]/opit_0_inv_A2Q21/CLK
Endpoint    : u_top_white_block_mean/u_block_mean_white/h_reg[25][4]/opit_0_inv_A2Q21/Cin
Path Group  : top|pclk_mod_in
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.235  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.122
  Launch Clock Delay      :  2.654
  Clock Pessimism Removal :  -0.233
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pclk_mod_in (rising edge)
                                                         0.000       0.000 r                        
 T18                                                     0.000       0.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.059       0.059         pclk_mod_in      
 IOBD_152_74/DIN                   td                    0.734       0.793 r       pclk_mod_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.793         pclk_mod_in_ibuf/ntD
 IOL_151_74/INCK                   td                    0.038       0.831 r       pclk_mod_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.588       1.419         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       1.419 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2919)     1.235       2.654         pclk_mod_in_g    
 CLMA_30_244/CLK                                                           r       u_top_white_block_mean/u_block_mean_white/h_reg[25][2]/opit_0_inv_A2Q21/CLK

 CLMA_30_244/Q3                    tco                   0.185       2.839 f       u_top_white_block_mean/u_block_mean_white/h_reg[25][2]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.129       2.968         u_top_white_block_mean/u_block_mean_white/h_reg[25] [2]
 CLMA_30_244/COUT                  td                    0.103       3.071 r       u_top_white_block_mean/u_block_mean_white/h_reg[25][2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       3.071         u_top_white_block_mean/u_block_mean_white/_N6023
 CLMA_30_248/CIN                                                           r       u_top_white_block_mean/u_block_mean_white/h_reg[25][4]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   3.071         Logic Levels: 1  
                                                                                   Logic: 0.288ns(69.065%), Route: 0.129ns(30.935%)
----------------------------------------------------------------------------------------------------

 Clock top|pclk_mod_in (rising edge)
                                                         0.000       0.000 r                        
 T18                                                     0.000       0.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.059       0.059         pclk_mod_in      
 IOBD_152_74/DIN                   td                    0.859       0.918 r       pclk_mod_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         pclk_mod_in_ibuf/ntD
 IOL_151_74/INCK                   td                    0.045       0.963 r       pclk_mod_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.689       1.652         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       1.652 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2919)     1.470       3.122         pclk_mod_in_g    
 CLMA_30_248/CLK                                                           r       u_top_white_block_mean/u_block_mean_white/h_reg[25][4]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.233       2.889                          
 clock uncertainty                                       0.000       2.889                          

 Hold time                                              -0.058       2.831                          

 Data required time                                                  2.831                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.831                          
 Data arrival time                                                   3.071                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.240                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_white_block_mean/u_block_mean_white/h_reg[28][2]/opit_0_inv_A2Q21/CLK
Endpoint    : u_top_white_block_mean/u_block_mean_white/h_reg[28][4]/opit_0_inv_A2Q21/Cin
Path Group  : top|pclk_mod_in
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.235  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.129
  Launch Clock Delay      :  2.661
  Clock Pessimism Removal :  -0.233
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pclk_mod_in (rising edge)
                                                         0.000       0.000 r                        
 T18                                                     0.000       0.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.059       0.059         pclk_mod_in      
 IOBD_152_74/DIN                   td                    0.734       0.793 r       pclk_mod_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.793         pclk_mod_in_ibuf/ntD
 IOL_151_74/INCK                   td                    0.038       0.831 r       pclk_mod_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.588       1.419         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       1.419 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2919)     1.242       2.661         pclk_mod_in_g    
 CLMA_22_244/CLK                                                           r       u_top_white_block_mean/u_block_mean_white/h_reg[28][2]/opit_0_inv_A2Q21/CLK

 CLMA_22_244/Q3                    tco                   0.185       2.846 f       u_top_white_block_mean/u_block_mean_white/h_reg[28][2]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.129       2.975         u_top_white_block_mean/u_block_mean_white/h_reg[28] [2]
 CLMA_22_244/COUT                  td                    0.103       3.078 r       u_top_white_block_mean/u_block_mean_white/h_reg[28][2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       3.078         u_top_white_block_mean/u_block_mean_white/_N6068
 CLMA_22_248/CIN                                                           r       u_top_white_block_mean/u_block_mean_white/h_reg[28][4]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   3.078         Logic Levels: 1  
                                                                                   Logic: 0.288ns(69.065%), Route: 0.129ns(30.935%)
----------------------------------------------------------------------------------------------------

 Clock top|pclk_mod_in (rising edge)
                                                         0.000       0.000 r                        
 T18                                                     0.000       0.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.059       0.059         pclk_mod_in      
 IOBD_152_74/DIN                   td                    0.859       0.918 r       pclk_mod_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         pclk_mod_in_ibuf/ntD
 IOL_151_74/INCK                   td                    0.045       0.963 r       pclk_mod_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.689       1.652         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       1.652 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2919)     1.477       3.129         pclk_mod_in_g    
 CLMA_22_248/CLK                                                           r       u_top_white_block_mean/u_block_mean_white/h_reg[28][4]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.233       2.896                          
 clock uncertainty                                       0.000       2.896                          

 Hold time                                              -0.058       2.838                          

 Data required time                                                  2.838                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.838                          
 Data arrival time                                                   3.078                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.240                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encr/n0q_m[1]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/encr/cnt[4]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.045  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.883
  Launch Clock Delay      :  5.738
  Clock Pessimism Removal :  0.810
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579       3.560         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.374       3.934 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352       4.286         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.286 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.452       5.738         video_clk        
 CLMA_102_268/CLK                                                          r       dvi_encoder_m0/encr/n0q_m[1]/opit_0_L5Q_perm/CLK

 CLMA_102_268/Q3                   tco                   0.200       5.938 r       dvi_encoder_m0/encr/n0q_m[1]/opit_0_L5Q_perm/Q
                                   net (fanout=7)        0.697       6.635         dvi_encoder_m0/encr/n0q_m [1]
 CLMS_102_297/Y1                   td                    0.400       7.035 r       dvi_encoder_m0/encr/N94.eq_0/gateop_A2/Y1
                                   net (fanout=1)        0.231       7.266         _N8              
 CLMA_102_288/Y1                   td                    0.129       7.395 r       dvi_encoder_m0/encr/N95/gateop_perm/Z
                                   net (fanout=12)       0.475       7.870         dvi_encoder_m0/encr/decision2
 CLMA_102_276/Y2                   td                    0.126       7.996 r       dvi_encoder_m0/encr/N243_7[1]/gateop_perm/Z
                                   net (fanout=1)        0.447       8.443         dvi_encoder_m0/encr/nb9 [1]
                                                         0.297       8.740 r       dvi_encoder_m0/encr/N243_8_1/gateop_A2/Cout
                                                         0.000       8.740         dvi_encoder_m0/encr/_N7090
 CLMA_98_281/Y3                    td                    0.292       9.032 r       dvi_encoder_m0/encr/N243_8_3/gateop_A2/Y1
                                   net (fanout=2)        0.339       9.371         dvi_encoder_m0/encr/nb6 [3]
 CLMA_102_280/COUT                 td                    0.331       9.702 r       dvi_encoder_m0/encr/N243_5.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.702         dvi_encoder_m0/encr/dvi_encoder_m0/encr/N243_5.co [4]
 CLMA_102_284/Y0                   td                    0.151       9.853 r       dvi_encoder_m0/encr/N243_5.fsub_5/gateop/Y
                                   net (fanout=1)        0.229      10.082         dvi_encoder_m0/encr/nb5 [4]
 CLMS_102_285/C4                                                           r       dvi_encoder_m0/encr/cnt[4]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  10.082         Logic Levels: 6  
                                                                                   Logic: 1.926ns(44.337%), Route: 2.418ns(55.663%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        13.461      13.461 r                        
 B5                                                      0.000      13.461 r       sys_clk (port)   
                                   net (fanout=1)        0.093      13.554         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      14.288 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.288         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      14.326 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      15.166         _N21             
 USCM_74_105/CLK_USCM              td                    0.000      15.166 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339      16.505         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.319      16.824 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300      17.124         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000      17.124 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.220      18.344         video_clk        
 CLMS_102_285/CLK                                                          r       dvi_encoder_m0/encr/cnt[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.810      19.154                          
 clock uncertainty                                      -0.150      19.004                          

 Setup time                                             -0.070      18.934                          

 Data required time                                                 18.934                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.934                          
 Data arrival time                                                  10.082                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.852                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encr/n0q_m[1]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/encr/cnt[3]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.888
  Launch Clock Delay      :  5.738
  Clock Pessimism Removal :  0.796
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579       3.560         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.374       3.934 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352       4.286         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.286 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.452       5.738         video_clk        
 CLMA_102_268/CLK                                                          r       dvi_encoder_m0/encr/n0q_m[1]/opit_0_L5Q_perm/CLK

 CLMA_102_268/Q3                   tco                   0.200       5.938 r       dvi_encoder_m0/encr/n0q_m[1]/opit_0_L5Q_perm/Q
                                   net (fanout=7)        0.697       6.635         dvi_encoder_m0/encr/n0q_m [1]
 CLMS_102_297/Y1                   td                    0.400       7.035 r       dvi_encoder_m0/encr/N94.eq_0/gateop_A2/Y1
                                   net (fanout=1)        0.231       7.266         _N8              
 CLMA_102_288/Y1                   td                    0.129       7.395 r       dvi_encoder_m0/encr/N95/gateop_perm/Z
                                   net (fanout=12)       0.475       7.870         dvi_encoder_m0/encr/decision2
 CLMA_102_276/Y2                   td                    0.126       7.996 r       dvi_encoder_m0/encr/N243_7[1]/gateop_perm/Z
                                   net (fanout=1)        0.447       8.443         dvi_encoder_m0/encr/nb9 [1]
                                                         0.297       8.740 r       dvi_encoder_m0/encr/N243_8_1/gateop_A2/Cout
                                                         0.000       8.740         dvi_encoder_m0/encr/_N7090
 CLMA_98_281/Y2                    td                    0.151       8.891 r       dvi_encoder_m0/encr/N243_8_3/gateop_A2/Y0
                                   net (fanout=2)        0.346       9.237         dvi_encoder_m0/encr/nb6 [2]
 CLMA_102_280/Y3                   td                    0.438       9.675 r       dvi_encoder_m0/encr/N243_5.fsub_3/gateop_A2/Y1
                                   net (fanout=1)        0.345      10.020         dvi_encoder_m0/encr/nb5 [3]
 CLMA_106_276/B4                                                           r       dvi_encoder_m0/encr/cnt[3]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  10.020         Logic Levels: 5  
                                                                                   Logic: 1.741ns(40.659%), Route: 2.541ns(59.341%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        13.461      13.461 r                        
 B5                                                      0.000      13.461 r       sys_clk (port)   
                                   net (fanout=1)        0.093      13.554         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      14.288 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.288         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      14.326 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      15.166         _N21             
 USCM_74_105/CLK_USCM              td                    0.000      15.166 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339      16.505         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.319      16.824 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300      17.124         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000      17.124 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.225      18.349         video_clk        
 CLMA_106_276/CLK                                                          r       dvi_encoder_m0/encr/cnt[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.796      19.145                          
 clock uncertainty                                      -0.150      18.995                          

 Setup time                                             -0.070      18.925                          

 Data required time                                                 18.925                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.925                          
 Data arrival time                                                  10.020                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.905                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encr/n0q_m[1]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/encr/cnt[2]/opit_0_inv_L5Q_perm/L2
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.888
  Launch Clock Delay      :  5.738
  Clock Pessimism Removal :  0.796
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579       3.560         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.374       3.934 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352       4.286         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.286 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.452       5.738         video_clk        
 CLMA_102_268/CLK                                                          r       dvi_encoder_m0/encr/n0q_m[1]/opit_0_L5Q_perm/CLK

 CLMA_102_268/Q3                   tco                   0.200       5.938 r       dvi_encoder_m0/encr/n0q_m[1]/opit_0_L5Q_perm/Q
                                   net (fanout=7)        0.697       6.635         dvi_encoder_m0/encr/n0q_m [1]
 CLMS_102_297/Y1                   td                    0.400       7.035 r       dvi_encoder_m0/encr/N94.eq_0/gateop_A2/Y1
                                   net (fanout=1)        0.231       7.266         _N8              
 CLMA_102_288/Y1                   td                    0.129       7.395 r       dvi_encoder_m0/encr/N95/gateop_perm/Z
                                   net (fanout=12)       0.475       7.870         dvi_encoder_m0/encr/decision2
 CLMA_102_276/Y2                   td                    0.126       7.996 r       dvi_encoder_m0/encr/N243_7[1]/gateop_perm/Z
                                   net (fanout=1)        0.447       8.443         dvi_encoder_m0/encr/nb9 [1]
                                                         0.297       8.740 r       dvi_encoder_m0/encr/N243_8_1/gateop_A2/Cout
                                                         0.000       8.740         dvi_encoder_m0/encr/_N7090
 CLMA_98_281/Y2                    td                    0.151       8.891 r       dvi_encoder_m0/encr/N243_8_3/gateop_A2/Y0
                                   net (fanout=2)        0.346       9.237         dvi_encoder_m0/encr/nb6 [2]
 CLMA_102_280/Y2                   td                    0.299       9.536 r       dvi_encoder_m0/encr/N243_5.fsub_3/gateop_A2/Y0
                                   net (fanout=1)        0.228       9.764         dvi_encoder_m0/encr/nb5 [2]
 CLMA_106_276/C2                                                           r       dvi_encoder_m0/encr/cnt[2]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   9.764         Logic Levels: 5  
                                                                                   Logic: 1.602ns(39.791%), Route: 2.424ns(60.209%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        13.461      13.461 r                        
 B5                                                      0.000      13.461 r       sys_clk (port)   
                                   net (fanout=1)        0.093      13.554         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      14.288 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.288         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      14.326 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      15.166         _N21             
 USCM_74_105/CLK_USCM              td                    0.000      15.166 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339      16.505         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.319      16.824 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300      17.124         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000      17.124 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.225      18.349         video_clk        
 CLMA_106_276/CLK                                                          r       dvi_encoder_m0/encr/cnt[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.796      19.145                          
 clock uncertainty                                      -0.150      18.995                          

 Setup time                                             -0.217      18.778                          

 Data required time                                                 18.778                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.778                          
 Data arrival time                                                   9.764                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.014                          
====================================================================================================

====================================================================================================

Startpoint  : video_timing_data_m0/vout_data_r[18]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/encg/din_q[2]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.757
  Launch Clock Delay      :  4.911
  Clock Pessimism Removal :  -0.810
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339       3.044         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.319       3.363 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300       3.663         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       3.663 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.248       4.911         video_clk        
 CLMA_78_340/CLK                                                           r       video_timing_data_m0/vout_data_r[18]/opit_0_inv_L5Q_perm/CLK

 CLMA_78_340/Q2                    tco                   0.185       5.096 f       video_timing_data_m0/vout_data_r[18]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.114       5.210         vout_data[18]    
 CLMS_78_349/CD                                                            f       dvi_encoder_m0/encg/din_q[2]/opit_0/D

 Data arrival time                                                   5.210         Logic Levels: 0  
                                                                                   Logic: 0.185ns(61.873%), Route: 0.114ns(38.127%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579       3.560         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.374       3.934 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352       4.286         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.286 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.471       5.757         video_clk        
 CLMS_78_349/CLK                                                           r       dvi_encoder_m0/encg/din_q[2]/opit_0/CLK
 clock pessimism                                        -0.810       4.947                          
 clock uncertainty                                       0.000       4.947                          

 Hold time                                               0.026       4.973                          

 Data required time                                                  4.973                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.973                          
 Data arrival time                                                   5.210                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.237                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encr/din_q[2]/opit_0/CLK
Endpoint    : dvi_encoder_m0/encr/q_m_reg[3]/opit_0_L5Q_perm/L3
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.208  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.751
  Launch Clock Delay      :  4.920
  Clock Pessimism Removal :  -0.623
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339       3.044         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.319       3.363 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300       3.663         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       3.663 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.257       4.920         video_clk        
 CLMA_78_268/CLK                                                           r       dvi_encoder_m0/encr/din_q[2]/opit_0/CLK

 CLMA_78_268/Q3                    tco                   0.185       5.105 f       dvi_encoder_m0/encr/din_q[2]/opit_0/Q
                                   net (fanout=4)        0.130       5.235         dvi_encoder_m0/encr/din_q [2]
 CLMA_86_268/D3                                                            f       dvi_encoder_m0/encr/q_m_reg[3]/opit_0_L5Q_perm/L3

 Data arrival time                                                   5.235         Logic Levels: 0  
                                                                                   Logic: 0.185ns(58.730%), Route: 0.130ns(41.270%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579       3.560         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.374       3.934 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352       4.286         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.286 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.465       5.751         video_clk        
 CLMA_86_268/CLK                                                           r       dvi_encoder_m0/encr/q_m_reg[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.623       5.128                          
 clock uncertainty                                       0.000       5.128                          

 Hold time                                              -0.130       4.998                          

 Data required time                                                  4.998                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.998                          
 Data arrival time                                                   5.235                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.237                          
====================================================================================================

====================================================================================================

Startpoint  : video_timing_data_m0/vout_data_r[20]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/encg/din_q[4]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.208  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.746
  Launch Clock Delay      :  4.915
  Clock Pessimism Removal :  -0.623
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339       3.044         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.319       3.363 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300       3.663         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       3.663 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.252       4.915         video_clk        
 CLMA_78_344/CLK                                                           r       video_timing_data_m0/vout_data_r[20]/opit_0_inv_L5Q_perm/CLK

 CLMA_78_344/Q1                    tco                   0.185       5.100 f       video_timing_data_m0/vout_data_r[20]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.263       5.363         vout_data[20]    
 CLMA_86_344/M0                                                            f       dvi_encoder_m0/encg/din_q[4]/opit_0/D

 Data arrival time                                                   5.363         Logic Levels: 0  
                                                                                   Logic: 0.185ns(41.295%), Route: 0.263ns(58.705%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579       3.560         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.374       3.934 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352       4.286         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.286 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.460       5.746         video_clk        
 CLMA_86_344/CLK                                                           r       dvi_encoder_m0/encg/din_q[4]/opit_0/CLK
 clock pessimism                                        -0.623       5.123                          
 clock uncertainty                                       0.000       5.123                          

 Hold time                                              -0.008       5.115                          

 Data required time                                                  5.115                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.115                          
 Data arrival time                                                   5.363                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.248                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.389  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.848
  Launch Clock Delay      :  5.683
  Clock Pessimism Removal :  0.446
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                      9140.000    9140.000 r                        
 B5                                                      0.000    9140.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9140.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859    9140.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9140.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045    9140.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984    9141.981         _N21             
 USCM_74_105/CLK_USCM              td                    0.000    9141.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579    9143.560         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.376    9143.936 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.352    9144.288         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000    9144.288 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.395    9145.683         ntclkbufg_1      
 CLMA_46_204/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/CLK

 CLMA_46_204/Q0                    tco                   0.198    9145.881 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        1.695    9147.576         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [9]
 CLMS_46_205/M0                                                            f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/D

 Data arrival time                                                9147.576         Logic Levels: 0  
                                                                                   Logic: 0.198ns(10.460%), Route: 1.695ns(89.540%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      9140.019    9140.019 r                        
 B5                                                      0.000    9140.019 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9140.112         sys_clk          
 IOBD_0_298/DIN                    td                    0.734    9140.846 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9140.846         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038    9140.884 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840    9141.724         _N21             
 USCM_74_105/CLK_USCM              td                    0.000    9141.724 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339    9143.063         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.319    9143.382 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300    9143.682         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000    9143.682 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.185    9144.867         video_clk        
 CLMS_46_205/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/CLK
 clock pessimism                                         0.446    9145.313                          
 clock uncertainty                                      -0.150    9145.163                          

 Setup time                                             -0.034    9145.129                          

 Data required time                                               9145.129                          
----------------------------------------------------------------------------------------------------
 Data required time                                               9145.129                          
 Data arrival time                                                9147.576                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.447                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.389  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.852
  Launch Clock Delay      :  5.687
  Clock Pessimism Removal :  0.446
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                      9140.000    9140.000 r                        
 B5                                                      0.000    9140.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9140.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859    9140.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9140.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045    9140.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984    9141.981         _N21             
 USCM_74_105/CLK_USCM              td                    0.000    9141.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579    9143.560         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.376    9143.936 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.352    9144.288         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000    9144.288 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.399    9145.687         ntclkbufg_1      
 CLMA_50_205/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/CLK

 CLMA_50_205/Q1                    tco                   0.198    9145.885 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        1.211    9147.096         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [7]
 CLMA_50_204/M0                                                            f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0/D

 Data arrival time                                                9147.096         Logic Levels: 0  
                                                                                   Logic: 0.198ns(14.053%), Route: 1.211ns(85.947%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      9140.019    9140.019 r                        
 B5                                                      0.000    9140.019 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9140.112         sys_clk          
 IOBD_0_298/DIN                    td                    0.734    9140.846 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9140.846         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038    9140.884 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840    9141.724         _N21             
 USCM_74_105/CLK_USCM              td                    0.000    9141.724 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339    9143.063         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.319    9143.382 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300    9143.682         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000    9143.682 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.189    9144.871         video_clk        
 CLMA_50_204/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0/CLK
 clock pessimism                                         0.446    9145.317                          
 clock uncertainty                                      -0.150    9145.167                          

 Setup time                                             -0.034    9145.133                          

 Data required time                                               9145.133                          
----------------------------------------------------------------------------------------------------
 Data required time                                               9145.133                          
 Data arrival time                                                9147.096                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.963                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.374  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.874
  Launch Clock Delay      :  5.694
  Clock Pessimism Removal :  0.446
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                      9140.000    9140.000 r                        
 B5                                                      0.000    9140.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9140.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859    9140.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9140.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045    9140.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984    9141.981         _N21             
 USCM_74_105/CLK_USCM              td                    0.000    9141.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579    9143.560         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.376    9143.936 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.352    9144.288         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000    9144.288 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.406    9145.694         ntclkbufg_1      
 CLMA_54_208/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_54_208/Q0                    tco                   0.198    9145.892 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=40)       1.166    9147.058         frame_read_write_m0/read_fifo_aclr
 DRM_62_208/RSTB[0]                                                        f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                9147.058         Logic Levels: 0  
                                                                                   Logic: 0.198ns(14.516%), Route: 1.166ns(85.484%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      9140.019    9140.019 r                        
 B5                                                      0.000    9140.019 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9140.112         sys_clk          
 IOBD_0_298/DIN                    td                    0.734    9140.846 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9140.846         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038    9140.884 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840    9141.724         _N21             
 USCM_74_105/CLK_USCM              td                    0.000    9141.724 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339    9143.063         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.319    9143.382 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300    9143.682         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000    9143.682 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.211    9144.893         video_clk        
 DRM_62_208/CLKB[0]                                                        r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.446    9145.339                          
 clock uncertainty                                      -0.150    9145.189                          

 Setup time                                             -0.015    9145.174                          

 Data required time                                               9145.174                          
----------------------------------------------------------------------------------------------------
 Data required time                                               9145.174                          
 Data arrival time                                                9147.058                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.884                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.391  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.698
  Launch Clock Delay      :  4.861
  Clock Pessimism Removal :  -0.446
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                      9490.000    9490.000 r                        
 B5                                                      0.000    9490.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9490.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734    9490.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9490.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038    9490.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840    9491.705         _N21             
 USCM_74_105/CLK_USCM              td                    0.000    9491.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339    9493.044         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.321    9493.365 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.300    9493.665         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000    9493.665 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.196    9494.861         ntclkbufg_1      
 CLMA_54_208/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_54_208/Q0                    tco                   0.186    9495.047 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=40)       0.650    9495.697         frame_read_write_m0/read_fifo_aclr
 DRM_34_208/RSTB[0]                                                        r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                9495.697         Logic Levels: 0  
                                                                                   Logic: 0.186ns(22.249%), Route: 0.650ns(77.751%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      9490.005    9490.005 r                        
 B5                                                      0.000    9490.005 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9490.098         sys_clk          
 IOBD_0_298/DIN                    td                    0.859    9490.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9490.957         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045    9491.002 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984    9491.986         _N21             
 USCM_74_105/CLK_USCM              td                    0.000    9491.986 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579    9493.565         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.374    9493.939 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352    9494.291         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000    9494.291 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.412    9495.703         video_clk        
 DRM_34_208/CLKB[0]                                                        r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.446    9495.257                          
 clock uncertainty                                       0.150    9495.407                          

 Hold time                                               0.006    9495.413                          

 Data required time                                               9495.413                          
----------------------------------------------------------------------------------------------------
 Data required time                                               9495.413                          
 Data arrival time                                                9495.697                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.284                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.385  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.685
  Launch Clock Delay      :  4.854
  Clock Pessimism Removal :  -0.446
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                      9490.000    9490.000 r                        
 B5                                                      0.000    9490.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9490.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734    9490.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9490.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038    9490.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840    9491.705         _N21             
 USCM_74_105/CLK_USCM              td                    0.000    9491.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339    9493.044         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.321    9493.365 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.300    9493.665         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000    9493.665 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.189    9494.854         ntclkbufg_1      
 CLMA_50_205/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/opit_0_L5Q_perm/CLK

 CLMA_50_205/Q2                    tco                   0.186    9495.040 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.669    9495.709         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [2]
 CLMA_50_204/M3                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0/D

 Data arrival time                                                9495.709         Logic Levels: 0  
                                                                                   Logic: 0.186ns(21.754%), Route: 0.669ns(78.246%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      9490.005    9490.005 r                        
 B5                                                      0.000    9490.005 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9490.098         sys_clk          
 IOBD_0_298/DIN                    td                    0.859    9490.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9490.957         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045    9491.002 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984    9491.986         _N21             
 USCM_74_105/CLK_USCM              td                    0.000    9491.986 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579    9493.565         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.374    9493.939 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352    9494.291         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000    9494.291 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.399    9495.690         video_clk        
 CLMA_50_204/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0/CLK
 clock pessimism                                        -0.446    9495.244                          
 clock uncertainty                                       0.150    9495.394                          

 Hold time                                              -0.002    9495.392                          

 Data required time                                               9495.392                          
----------------------------------------------------------------------------------------------------
 Data required time                                               9495.392                          
 Data arrival time                                                9495.709                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.317                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.388  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.681
  Launch Clock Delay      :  4.847
  Clock Pessimism Removal :  -0.446
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                      9490.000    9490.000 r                        
 B5                                                      0.000    9490.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9490.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734    9490.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9490.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038    9490.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840    9491.705         _N21             
 USCM_74_105/CLK_USCM              td                    0.000    9491.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339    9493.044         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.321    9493.365 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.300    9493.665         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000    9493.665 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.182    9494.847         ntclkbufg_1      
 CLMA_42_205/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/CLK

 CLMA_42_205/Q2                    tco                   0.186    9495.033 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.676    9495.709         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [3]
 CLMS_38_205/M1                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/D

 Data arrival time                                                9495.709         Logic Levels: 0  
                                                                                   Logic: 0.186ns(21.578%), Route: 0.676ns(78.422%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      9490.005    9490.005 r                        
 B5                                                      0.000    9490.005 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9490.098         sys_clk          
 IOBD_0_298/DIN                    td                    0.859    9490.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9490.957         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045    9491.002 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984    9491.986         _N21             
 USCM_74_105/CLK_USCM              td                    0.000    9491.986 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579    9493.565         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.374    9493.939 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352    9494.291         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000    9494.291 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.395    9495.686         video_clk        
 CLMS_38_205/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/CLK
 clock pessimism                                        -0.446    9495.240                          
 clock uncertainty                                       0.150    9495.390                          

 Hold time                                              -0.002    9495.388                          

 Data required time                                               9495.388                          
----------------------------------------------------------------------------------------------------
 Data required time                                               9495.388                          
 Data arrival time                                                9495.709                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.321                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[0]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft6/opit_1_IOL/D[0]
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.002  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.899
  Launch Clock Delay      :  5.696
  Clock Pessimism Removal :  0.795
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579       3.560         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.372       3.932 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.352       4.284         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       4.284 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.412       5.696         video_clk5x      
 CLMA_118_325/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[0]/opit_0_L5Q_perm/CLK

 CLMA_118_325/Q2                   tco                   0.200       5.896 r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[0]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.233       6.129         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h [0]
 CLMA_118_325/Y3                   td                    0.129       6.258 r       dvi_encoder_m0/serdes_4b_10to1_m0/N78/gateop_perm/Z
                                   net (fanout=1)        0.643       6.901         dvi_encoder_m0/serdes_4b_10to1_m0/N78
 IOL_151_337/TX_DATA[0]                                                    r       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft6/opit_1_IOL/D[0]

 Data arrival time                                                   6.901         Logic Levels: 1  
                                                                                   Logic: 0.329ns(27.303%), Route: 0.876ns(72.697%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.692       2.692 r                        
 B5                                                      0.000       2.692 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.785         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       3.519 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.519         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       3.557 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       4.397         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       4.397 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339       5.736         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.318       6.054 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.300       6.354         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       6.354 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.237       7.591         video_clk5x      
 IOL_151_337/CLK_SYS                                                       r       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft6/opit_1_IOL/SYSCLK
 clock pessimism                                         0.795       8.386                          
 clock uncertainty                                      -0.150       8.236                          

 Setup time                                             -0.079       8.157                          

 Data required time                                                  8.157                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.157                          
 Data arrival time                                                   6.901                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.256                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[0]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/opit_1_IOL/D[1]
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.034  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.912
  Launch Clock Delay      :  5.741
  Clock Pessimism Removal :  0.795
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579       3.560         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.372       3.932 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.352       4.284         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       4.284 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.457       5.741         video_clk5x      
 CLMA_130_356/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[0]/opit_0_L5Q_perm/CLK

 CLMA_130_356/Q1                   tco                   0.200       5.941 r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[0]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.223       6.164         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l [0]
 CLMA_134_356/Y1                   td                    0.129       6.293 r       dvi_encoder_m0/serdes_4b_10to1_m0/N68/gateop_perm/Z
                                   net (fanout=1)        0.467       6.760         dvi_encoder_m0/serdes_4b_10to1_m0/N68
 IOL_151_349/TX_DATA[1]                                                    r       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/opit_1_IOL/D[1]

 Data arrival time                                                   6.760         Logic Levels: 1  
                                                                                   Logic: 0.329ns(32.287%), Route: 0.690ns(67.713%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.692       2.692 r                        
 B5                                                      0.000       2.692 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.785         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       3.519 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.519         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       3.557 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       4.397         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       4.397 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339       5.736         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.318       6.054 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.300       6.354         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       6.354 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.250       7.604         video_clk5x      
 IOL_151_349/CLK_SYS                                                       r       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/opit_1_IOL/SYSCLK
 clock pessimism                                         0.795       8.399                          
 clock uncertainty                                      -0.150       8.249                          

 Setup time                                             -0.079       8.170                          

 Data required time                                                  8.170                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.170                          
 Data arrival time                                                   6.760                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.410                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[2]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3l[0]/opit_0/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.870
  Launch Clock Delay      :  5.695
  Clock Pessimism Removal :  0.795
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579       3.560         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.372       3.932 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.352       4.284         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       4.284 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.411       5.695         video_clk5x      
 CLMS_114_321/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[2]/opit_0_L5Q_perm/CLK

 CLMS_114_321/Q3                   tco                   0.198       5.893 f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[2]/opit_0_L5Q_perm/Q
                                   net (fanout=41)       0.684       6.577         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5 [2]
 CLMA_146_304/RS                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3l[0]/opit_0/RS

 Data arrival time                                                   6.577         Logic Levels: 0  
                                                                                   Logic: 0.198ns(22.449%), Route: 0.684ns(77.551%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.692       2.692 r                        
 B5                                                      0.000       2.692 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.785         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       3.519 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.519         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       3.557 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       4.397         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       4.397 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339       5.736         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.318       6.054 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.300       6.354         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       6.354 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.208       7.562         video_clk5x      
 CLMA_146_304/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3l[0]/opit_0/CLK
 clock pessimism                                         0.795       8.357                          
 clock uncertainty                                      -0.150       8.207                          

 Setup time                                             -0.217       7.990                          

 Data required time                                                  7.990                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.990                          
 Data arrival time                                                   6.577                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.413                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[2]/opit_0/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[1]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.695
  Launch Clock Delay      :  4.859
  Clock Pessimism Removal :  -0.835
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339       3.044         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.318       3.362 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.300       3.662         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       3.662 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.197       4.859         video_clk5x      
 CLMS_114_321/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[2]/opit_0/CLK

 CLMS_114_321/Q0                   tco                   0.186       5.045 r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[2]/opit_0/Q
                                   net (fanout=1)        0.132       5.177         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h [2]
 CLMS_114_321/M2                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[1]/opit_0/D

 Data arrival time                                                   5.177         Logic Levels: 0  
                                                                                   Logic: 0.186ns(58.491%), Route: 0.132ns(41.509%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579       3.560         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.372       3.932 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.352       4.284         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       4.284 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.411       5.695         video_clk5x      
 CLMS_114_321/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[1]/opit_0/CLK
 clock pessimism                                        -0.835       4.860                          
 clock uncertainty                                       0.000       4.860                          

 Hold time                                              -0.002       4.858                          

 Data required time                                                  4.858                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.858                          
 Data arrival time                                                   5.177                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.319                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[3]/opit_0/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3l[2]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.696
  Launch Clock Delay      :  4.860
  Clock Pessimism Removal :  -0.835
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339       3.044         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.318       3.362 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.300       3.662         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       3.662 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.198       4.860         video_clk5x      
 CLMA_118_324/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[3]/opit_0/CLK

 CLMA_118_324/Q1                   tco                   0.186       5.046 r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[3]/opit_0/Q
                                   net (fanout=2)        0.133       5.179         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h [3]
 CLMA_118_324/M0                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3l[2]/opit_0/D

 Data arrival time                                                   5.179         Logic Levels: 0  
                                                                                   Logic: 0.186ns(58.307%), Route: 0.133ns(41.693%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579       3.560         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.372       3.932 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.352       4.284         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       4.284 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.412       5.696         video_clk5x      
 CLMA_118_324/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3l[2]/opit_0/CLK
 clock pessimism                                        -0.835       4.861                          
 clock uncertainty                                       0.000       4.861                          

 Hold time                                              -0.002       4.859                          

 Data required time                                                  4.859                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.859                          
 Data arrival time                                                   5.179                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.320                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[0]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft3/opit_1_IOL/D[1]
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.044  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.718
  Launch Clock Delay      :  4.879
  Clock Pessimism Removal :  -0.795
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339       3.044         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.318       3.362 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.300       3.662         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       3.662 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.217       4.879         video_clk5x      
 CLMA_146_321/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[0]/opit_0_L5Q_perm/CLK

 CLMA_146_321/Q3                   tco                   0.186       5.065 r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[0]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.170       5.235         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l [0]
 IOL_151_322/TX_DATA[1]                                                    r       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft3/opit_1_IOL/D[1]

 Data arrival time                                                   5.235         Logic Levels: 0  
                                                                                   Logic: 0.186ns(52.247%), Route: 0.170ns(47.753%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579       3.560         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.372       3.932 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.352       4.284         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       4.284 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.434       5.718         video_clk5x      
 IOL_151_322/CLK_SYS                                                       r       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft3/opit_1_IOL/SYSCLK
 clock pessimism                                        -0.795       4.923                          
 clock uncertainty                                       0.000       4.923                          

 Hold time                                              -0.016       4.907                          

 Data required time                                                  4.907                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.907                          
 Data arrival time                                                   5.235                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.328                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encr/dout[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[2]/opit_0_L5Q_perm/L3
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.318  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.855
  Launch Clock Delay      :  5.689
  Clock Pessimism Removal :  0.516
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        26.922      26.922 r                        
 B5                                                      0.000      26.922 r       sys_clk (port)   
                                   net (fanout=1)        0.093      27.015         sys_clk          
 IOBD_0_298/DIN                    td                    0.859      27.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      27.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045      27.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984      28.903         _N21             
 USCM_74_105/CLK_USCM              td                    0.000      28.903 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579      30.482         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.374      30.856 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352      31.208         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000      31.208 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.403      32.611         video_clk        
 CLMA_118_300/CLK                                                          r       dvi_encoder_m0/encr/dout[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_118_300/Q1                   tco                   0.200      32.811 r       dvi_encoder_m0/encr/dout[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.974      33.785         dvi_encoder_m0/green [4]
 CLMA_114_300/B3                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[2]/opit_0_L5Q_perm/L3

 Data arrival time                                                  33.785         Logic Levels: 0  
                                                                                   Logic: 0.200ns(17.036%), Route: 0.974ns(82.964%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        29.612      29.612 r                        
 B5                                                      0.000      29.612 r       sys_clk (port)   
                                   net (fanout=1)        0.093      29.705         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      30.439 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.439         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      30.477 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      31.317         _N21             
 USCM_74_105/CLK_USCM              td                    0.000      31.317 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339      32.656         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.318      32.974 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.300      33.274         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000      33.274 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.193      34.467         video_clk5x      
 CLMA_114_300/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.516      34.983                          
 clock uncertainty                                      -0.150      34.833                          

 Setup time                                             -0.207      34.626                          

 Data required time                                                 34.626                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 34.626                          
 Data arrival time                                                  33.785                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.841                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encr/dout[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[0]/opit_0_L5Q_perm/L2
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.319  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.893
  Launch Clock Delay      :  5.728
  Clock Pessimism Removal :  0.516
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        26.922      26.922 r                        
 B5                                                      0.000      26.922 r       sys_clk (port)   
                                   net (fanout=1)        0.093      27.015         sys_clk          
 IOBD_0_298/DIN                    td                    0.859      27.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      27.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045      27.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984      28.903         _N21             
 USCM_74_105/CLK_USCM              td                    0.000      28.903 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579      30.482         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.374      30.856 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352      31.208         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000      31.208 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.442      32.650         video_clk        
 CLMA_138_337/CLK                                                          r       dvi_encoder_m0/encr/dout[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_138_337/Q0                   tco                   0.200      32.850 r       dvi_encoder_m0/encr/dout[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.784      33.634         dvi_encoder_m0/green [1]
 CLMS_142_337/A2                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[0]/opit_0_L5Q_perm/L2

 Data arrival time                                                  33.634         Logic Levels: 0  
                                                                                   Logic: 0.200ns(20.325%), Route: 0.784ns(79.675%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        29.612      29.612 r                        
 B5                                                      0.000      29.612 r       sys_clk (port)   
                                   net (fanout=1)        0.093      29.705         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      30.439 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.439         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      30.477 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      31.317         _N21             
 USCM_74_105/CLK_USCM              td                    0.000      31.317 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339      32.656         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.318      32.974 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.300      33.274         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000      33.274 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.231      34.505         video_clk5x      
 CLMS_142_337/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.516      35.021                          
 clock uncertainty                                      -0.150      34.871                          

 Setup time                                             -0.215      34.656                          

 Data required time                                                 34.656                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 34.656                          
 Data arrival time                                                  33.634                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.022                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encg/dout[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[1]/opit_0_L5Q_perm/L2
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.326  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.914
  Launch Clock Delay      :  5.756
  Clock Pessimism Removal :  0.516
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        26.922      26.922 r                        
 B5                                                      0.000      26.922 r       sys_clk (port)   
                                   net (fanout=1)        0.093      27.015         sys_clk          
 IOBD_0_298/DIN                    td                    0.859      27.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      27.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045      27.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984      28.903         _N21             
 USCM_74_105/CLK_USCM              td                    0.000      28.903 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579      30.482         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.374      30.856 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352      31.208         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000      31.208 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.470      32.678         video_clk        
 CLMA_90_357/CLK                                                           r       dvi_encoder_m0/encg/dout[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_90_357/Q0                    tco                   0.200      32.878 r       dvi_encoder_m0/encg/dout[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.771      33.649         dvi_encoder_m0/red [3]
 CLMA_94_356/A2                                                            r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[1]/opit_0_L5Q_perm/L2

 Data arrival time                                                  33.649         Logic Levels: 0  
                                                                                   Logic: 0.200ns(20.597%), Route: 0.771ns(79.403%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        29.612      29.612 r                        
 B5                                                      0.000      29.612 r       sys_clk (port)   
                                   net (fanout=1)        0.093      29.705         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      30.439 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.439         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      30.477 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      31.317         _N21             
 USCM_74_105/CLK_USCM              td                    0.000      31.317 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339      32.656         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.318      32.974 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.300      33.274         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000      33.274 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.252      34.526         video_clk5x      
 CLMA_94_356/CLK                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.516      35.042                          
 clock uncertainty                                      -0.150      34.892                          

 Setup time                                             -0.215      34.677                          

 Data required time                                                 34.677                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 34.677                          
 Data arrival time                                                  33.649                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.028                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encr/dout[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[3]/opit_0_L5Q_perm/L1
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.315  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.701
  Launch Clock Delay      :  4.870
  Clock Pessimism Removal :  -0.516
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339       3.044         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.319       3.363 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300       3.663         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       3.663 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.207       4.870         video_clk        
 CLMA_102_296/CLK                                                          r       dvi_encoder_m0/encr/dout[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_102_296/Q3                   tco                   0.186       5.056 r       dvi_encoder_m0/encr/dout[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.433       5.489         dvi_encoder_m0/green [6]
 CLMA_106_297/D1                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[3]/opit_0_L5Q_perm/L1

 Data arrival time                                                   5.489         Logic Levels: 0  
                                                                                   Logic: 0.186ns(30.048%), Route: 0.433ns(69.952%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579       3.560         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.372       3.932 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.352       4.284         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       4.284 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.417       5.701         video_clk5x      
 CLMA_106_297/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.516       5.185                          
 clock uncertainty                                       0.150       5.335                          

 Hold time                                              -0.088       5.247                          

 Data required time                                                  5.247                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.247                          
 Data arrival time                                                   5.489                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.242                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encb/dout[1]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[0]/opit_0_L5Q_perm/L3
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.319  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.715
  Launch Clock Delay      :  4.880
  Clock Pessimism Removal :  -0.516
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339       3.044         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.319       3.363 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300       3.663         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       3.663 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.217       4.880         video_clk        
 CLMA_146_320/CLK                                                          r       dvi_encoder_m0/encb/dout[1]/opit_0_inv_MUX4TO1Q/CLK

 CLMA_146_320/Q0                   tco                   0.185       5.065 f       dvi_encoder_m0/encb/dout[1]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=1)        0.410       5.475         dvi_encoder_m0/blue [1]
 CLMA_146_321/D3                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[0]/opit_0_L5Q_perm/L3

 Data arrival time                                                   5.475         Logic Levels: 0  
                                                                                   Logic: 0.185ns(31.092%), Route: 0.410ns(68.908%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579       3.560         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.372       3.932 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.352       4.284         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       4.284 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.431       5.715         video_clk5x      
 CLMA_146_321/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.516       5.199                          
 clock uncertainty                                       0.150       5.349                          

 Hold time                                              -0.130       5.219                          

 Data required time                                                  5.219                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.219                          
 Data arrival time                                                   5.475                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.256                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encr/dout[9]/opit_0_inv_L5Q/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[4]/opit_0_L5Q_perm/L1
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.311  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.707
  Launch Clock Delay      :  4.880
  Clock Pessimism Removal :  -0.516
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339       3.044         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.319       3.363 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300       3.663         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       3.663 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.217       4.880         video_clk        
 CLMA_90_321/CLK                                                           r       dvi_encoder_m0/encr/dout[9]/opit_0_inv_L5Q/CLK

 CLMA_90_321/Q3                    tco                   0.186       5.066 r       dvi_encoder_m0/encr/dout[9]/opit_0_inv_L5Q/Q
                                   net (fanout=1)        0.443       5.509         dvi_encoder_m0/green [9]
 CLMA_94_316/D1                                                            r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[4]/opit_0_L5Q_perm/L1

 Data arrival time                                                   5.509         Logic Levels: 0  
                                                                                   Logic: 0.186ns(29.571%), Route: 0.443ns(70.429%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579       3.560         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.372       3.932 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.352       4.284         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       4.284 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.423       5.707         video_clk5x      
 CLMA_94_316/CLK                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.516       5.191                          
 clock uncertainty                                       0.150       5.341                          

 Hold time                                              -0.088       5.253                          

 Data required time                                                  5.253                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.253                          
 Data arrival time                                                   5.509                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.256                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_awvalid/opit_0_inv_L5Q/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/AWVALID_1
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.165  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.902
  Launch Clock Delay      :  5.690
  Clock Pessimism Removal :  0.623
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.376       3.936 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.352       4.288         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       4.288 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.402       5.690         ntclkbufg_1      
 CLMA_30_80/CLK                                                            r       u_aq_axi_master/reg_awvalid/opit_0_inv_L5Q/CLK

 CLMA_30_80/Q0                     tco                   0.198       5.888 f       u_aq_axi_master/reg_awvalid/opit_0_inv_L5Q/Q
                                   net (fanout=2)        0.859       6.747         s00_axi_awvalid  
 HMEMC_16_1/SRB_IOL42_LRS                                                  f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/AWVALID_1

 Data arrival time                                                   6.747         Logic Levels: 0  
                                                                                   Logic: 0.198ns(18.732%), Route: 0.859ns(81.268%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      10.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      10.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      11.705         _N21             
 USCM_74_105/CLK_USCM              td                    0.000      11.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339      13.044         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.321      13.365 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.300      13.665         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000      13.665 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.237      14.902         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 clock pessimism                                         0.623      15.525                          
 clock uncertainty                                      -0.150      15.375                          

 Setup time                                             -4.911      10.464                          

 Data required time                                                 10.464                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.464                          
 Data arrival time                                                   6.747                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.717                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_arvalid/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ARVALID_1
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.158  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.902
  Launch Clock Delay      :  5.683
  Clock Pessimism Removal :  0.623
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.376       3.936 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.352       4.288         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       4.288 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.395       5.683         ntclkbufg_1      
 CLMS_38_81/CLK                                                            r       u_aq_axi_master/reg_arvalid/opit_0_inv_L5Q_perm/CLK

 CLMS_38_81/Q3                     tco                   0.200       5.883 r       u_aq_axi_master/reg_arvalid/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.822       6.705         s00_axi_arvalid  
 HMEMC_16_1/SRB_IOL34_TX_DATA[4]                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ARVALID_1

 Data arrival time                                                   6.705         Logic Levels: 0  
                                                                                   Logic: 0.200ns(19.569%), Route: 0.822ns(80.431%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      10.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      10.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      11.705         _N21             
 USCM_74_105/CLK_USCM              td                    0.000      11.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339      13.044         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.321      13.365 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.300      13.665         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000      13.665 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.237      14.902         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 clock pessimism                                         0.623      15.525                          
 clock uncertainty                                      -0.150      15.375                          

 Setup time                                             -4.912      10.463                          

 Data required time                                                 10.463                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.463                          
 Data arrival time                                                   6.705                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.758                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/WDATA_1[0]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.150  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.902
  Launch Clock Delay      :  5.675
  Clock Pessimism Removal :  0.623
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.376       3.936 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.352       4.288         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       4.288 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.387       5.675         ntclkbufg_1      
 DRM_122_40/CLKB[0]                                                        r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_122_40/QB0[0]                 tco                   1.780       7.455 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/QB0[0]
                                   net (fanout=1)        3.052      10.507         s00_axi_wdata[0] 
 HMEMC_16_1/SRB_IOL41_TX_DATA[2]                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/WDATA_1[0]

 Data arrival time                                                  10.507         Logic Levels: 0  
                                                                                   Logic: 1.780ns(36.838%), Route: 3.052ns(63.162%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      10.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      10.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      11.705         _N21             
 USCM_74_105/CLK_USCM              td                    0.000      11.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339      13.044         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.321      13.365 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.300      13.665         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000      13.665 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.237      14.902         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 clock pessimism                                         0.623      15.525                          
 clock uncertainty                                      -0.150      15.375                          

 Setup time                                             -0.344      15.031                          

 Data required time                                                 15.031                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.031                          
 Data arrival time                                                  10.507                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.524                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_w_len[6]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/AWLEN_1[6]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.243  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.736
  Launch Clock Delay      :  4.870
  Clock Pessimism Removal :  -0.623
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339       3.044         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.321       3.365 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.300       3.665         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       3.665 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.205       4.870         ntclkbufg_1      
 CLMA_30_92/CLK                                                            r       u_aq_axi_master/reg_w_len[6]/opit_0_inv_MUX4TO1Q/CLK

 CLMA_30_92/Q0                     tco                   0.185       5.055 f       u_aq_axi_master/reg_w_len[6]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=4)        0.435       5.490         s00_axi_awlen[6] 
 HMEMC_16_1/SRB_IOL42_MIPI_SW_DYN_I
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/AWLEN_1[6]

 Data arrival time                                                   5.490         Logic Levels: 0  
                                                                                   Logic: 0.185ns(29.839%), Route: 0.435ns(70.161%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.376       3.936 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.352       4.288         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       4.288 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.448       5.736         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 clock pessimism                                        -0.623       5.113                          
 clock uncertainty                                       0.000       5.113                          

 Hold time                                               0.115       5.228                          

 Data required time                                                  5.228                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.228                          
 Data arrival time                                                   5.490                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.262                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_rd_adrs[26]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ARADDR_1[26]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.245  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.736
  Launch Clock Delay      :  4.868
  Clock Pessimism Removal :  -0.623
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339       3.044         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.321       3.365 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.300       3.665         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       3.665 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.203       4.868         ntclkbufg_1      
 CLMS_38_97/CLK                                                            r       u_aq_axi_master/reg_rd_adrs[26]/opit_0_inv_L5Q_perm/CLK

 CLMS_38_97/Q2                     tco                   0.185       5.053 f       u_aq_axi_master/reg_rd_adrs[26]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.434       5.487         s00_axi_araddr[26]
 HMEMC_16_1/SRB_IOL35_TX_DATA[6]                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ARADDR_1[26]

 Data arrival time                                                   5.487         Logic Levels: 0  
                                                                                   Logic: 0.185ns(29.887%), Route: 0.434ns(70.113%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.376       3.936 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.352       4.288         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       4.288 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.448       5.736         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 clock pessimism                                        -0.623       5.113                          
 clock uncertainty                                       0.000       5.113                          

 Hold time                                               0.110       5.223                          

 Data required time                                                  5.223                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.223                          
 Data arrival time                                                   5.487                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.264                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_rd_adrs[28]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ARADDR_1[28]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.237  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.736
  Launch Clock Delay      :  4.876
  Clock Pessimism Removal :  -0.623
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339       3.044         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.321       3.365 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.300       3.665         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       3.665 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.211       4.876         ntclkbufg_1      
 CLMA_38_104/CLK                                                           r       u_aq_axi_master/reg_rd_adrs[28]/opit_0_inv_L5Q_perm/CLK

 CLMA_38_104/Q2                    tco                   0.185       5.061 f       u_aq_axi_master/reg_rd_adrs[28]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.419       5.480         s00_axi_araddr[28]
 HMEMC_16_1/SRB_IOL35_TX_DATA[5]                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ARADDR_1[28]

 Data arrival time                                                   5.480         Logic Levels: 0  
                                                                                   Logic: 0.185ns(30.629%), Route: 0.419ns(69.371%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.376       3.936 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.352       4.288         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       4.288 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.448       5.736         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 clock pessimism                                        -0.623       5.113                          
 clock uncertainty                                       0.000       5.113                          

 Hold time                                               0.101       5.214                          

 Data required time                                                  5.214                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.214                          
 Data arrival time                                                   5.480                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.266                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.386  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.851
  Launch Clock Delay      :  5.683
  Clock Pessimism Removal :  0.446
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                       349.986     349.986 r                        
 B5                                                      0.000     349.986 r       sys_clk (port)   
                                   net (fanout=1)        0.093     350.079         sys_clk          
 IOBD_0_298/DIN                    td                    0.859     350.938 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     350.938         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045     350.983 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984     351.967         _N21             
 USCM_74_105/CLK_USCM              td                    0.000     351.967 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579     353.546         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.374     353.920 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352     354.272         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000     354.272 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.397     355.669         video_clk        
 CLMA_26_196/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/CLK

 CLMA_26_196/Q0                    tco                   0.198     355.867 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        1.156     357.023         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [1]
 CLMS_26_197/M0                                                            f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/D

 Data arrival time                                                 357.023         Logic Levels: 0  
                                                                                   Logic: 0.198ns(14.623%), Route: 1.156ns(85.377%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                       350.000     350.000 r                        
 B5                                                      0.000     350.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093     350.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734     350.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     350.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038     350.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840     351.705         _N21             
 USCM_74_105/CLK_USCM              td                    0.000     351.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339     353.044         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.321     353.365 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.300     353.665         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000     353.665 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.186     354.851         ntclkbufg_1      
 CLMS_26_197/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/CLK
 clock pessimism                                         0.446     355.297                          
 clock uncertainty                                      -0.150     355.147                          

 Setup time                                             -0.034     355.113                          

 Data required time                                                355.113                          
----------------------------------------------------------------------------------------------------
 Data required time                                                355.113                          
 Data arrival time                                                 357.023                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.910                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.382  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.846
  Launch Clock Delay      :  5.674
  Clock Pessimism Removal :  0.446
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                       349.986     349.986 r                        
 B5                                                      0.000     349.986 r       sys_clk (port)   
                                   net (fanout=1)        0.093     350.079         sys_clk          
 IOBD_0_298/DIN                    td                    0.859     350.938 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     350.938         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045     350.983 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984     351.967         _N21             
 USCM_74_105/CLK_USCM              td                    0.000     351.967 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579     353.546         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.374     353.920 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352     354.272         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000     354.272 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.388     355.660         video_clk        
 CLMA_42_201/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/CLK

 CLMA_42_201/Q2                    tco                   0.198     355.858 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        1.108     356.966         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [5]
 CLMS_38_201/M1                                                            f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/D

 Data arrival time                                                 356.966         Logic Levels: 0  
                                                                                   Logic: 0.198ns(15.161%), Route: 1.108ns(84.839%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                       350.000     350.000 r                        
 B5                                                      0.000     350.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093     350.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734     350.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     350.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038     350.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840     351.705         _N21             
 USCM_74_105/CLK_USCM              td                    0.000     351.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339     353.044         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.321     353.365 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.300     353.665         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000     353.665 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.181     354.846         ntclkbufg_1      
 CLMS_38_201/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/CLK
 clock pessimism                                         0.446     355.292                          
 clock uncertainty                                      -0.150     355.142                          

 Setup time                                             -0.034     355.108                          

 Data required time                                                355.108                          
----------------------------------------------------------------------------------------------------
 Data required time                                                355.108                          
 Data arrival time                                                 356.966                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.858                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.386  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.851
  Launch Clock Delay      :  5.683
  Clock Pessimism Removal :  0.446
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                       349.986     349.986 r                        
 B5                                                      0.000     349.986 r       sys_clk (port)   
                                   net (fanout=1)        0.093     350.079         sys_clk          
 IOBD_0_298/DIN                    td                    0.859     350.938 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     350.938         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045     350.983 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984     351.967         _N21             
 USCM_74_105/CLK_USCM              td                    0.000     351.967 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579     353.546         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.374     353.920 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352     354.272         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000     354.272 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.397     355.669         video_clk        
 CLMA_42_208/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/CLK

 CLMA_42_208/Q1                    tco                   0.198     355.867 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.880     356.747         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [9]
 CLMA_42_209/M1                                                            f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/D

 Data arrival time                                                 356.747         Logic Levels: 0  
                                                                                   Logic: 0.198ns(18.367%), Route: 0.880ns(81.633%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                       350.000     350.000 r                        
 B5                                                      0.000     350.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093     350.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734     350.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     350.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038     350.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840     351.705         _N21             
 USCM_74_105/CLK_USCM              td                    0.000     351.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339     353.044         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.321     353.365 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.300     353.665         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000     353.665 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.186     354.851         ntclkbufg_1      
 CLMA_42_209/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/CLK
 clock pessimism                                         0.446     355.297                          
 clock uncertainty                                      -0.150     355.147                          

 Setup time                                             -0.034     355.113                          

 Data required time                                                355.113                          
----------------------------------------------------------------------------------------------------
 Data required time                                                355.113                          
 Data arrival time                                                 356.747                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.634                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.389  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.693
  Launch Clock Delay      :  4.858
  Clock Pessimism Removal :  -0.446
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339       3.044         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.319       3.363 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300       3.663         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       3.663 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.195       4.858         video_clk        
 CLMA_42_216/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/CLK

 CLMA_42_216/Q2                    tco                   0.186       5.044 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.598       5.642         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [10]
 CLMA_42_217/M0                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0/D

 Data arrival time                                                   5.642         Logic Levels: 0  
                                                                                   Logic: 0.186ns(23.724%), Route: 0.598ns(76.276%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.376       3.936 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.352       4.288         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       4.288 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.405       5.693         ntclkbufg_1      
 CLMA_42_217/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0/CLK
 clock pessimism                                        -0.446       5.247                          
 clock uncertainty                                       0.150       5.397                          

 Hold time                                              -0.002       5.395                          

 Data required time                                                  5.395                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.395                          
 Data arrival time                                                   5.642                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.247                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[11]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.389  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.692
  Launch Clock Delay      :  4.857
  Clock Pessimism Removal :  -0.446
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339       3.044         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.319       3.363 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300       3.663         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       3.663 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.194       4.857         video_clk        
 CLMA_38_212/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q/CLK

 CLMA_38_212/Q0                    tco                   0.186       5.043 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q/Q
                                   net (fanout=1)        0.610       5.653         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [11]
 CLMS_38_213/M0                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[11]/opit_0/D

 Data arrival time                                                   5.653         Logic Levels: 0  
                                                                                   Logic: 0.186ns(23.367%), Route: 0.610ns(76.633%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.376       3.936 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.352       4.288         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       4.288 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.404       5.692         ntclkbufg_1      
 CLMS_38_213/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[11]/opit_0/CLK
 clock pessimism                                        -0.446       5.246                          
 clock uncertainty                                       0.150       5.396                          

 Hold time                                              -0.002       5.394                          

 Data required time                                                  5.394                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.394                          
 Data arrival time                                                   5.653                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.259                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.390  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.685
  Launch Clock Delay      :  4.849
  Clock Pessimism Removal :  -0.446
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339       3.044         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.319       3.363 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300       3.663         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       3.663 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.186       4.849         video_clk        
 CLMA_42_208/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/CLK

 CLMA_42_208/Q0                    tco                   0.186       5.035 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.614       5.649         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [8]
 CLMA_42_209/M0                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/D

 Data arrival time                                                   5.649         Logic Levels: 0  
                                                                                   Logic: 0.186ns(23.250%), Route: 0.614ns(76.750%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.376       3.936 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.352       4.288         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       4.288 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.397       5.685         ntclkbufg_1      
 CLMA_42_209/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/CLK
 clock pessimism                                        -0.446       5.239                          
 clock uncertainty                                       0.150       5.389                          

 Hold time                                              -0.002       5.387                          

 Data required time                                                  5.387                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.387                          
 Data arrival time                                                   5.649                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.262                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[3]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PADDR[3]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.046  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.892
  Launch Clock Delay      :  5.731
  Clock Pessimism Removal :  0.793
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.374       3.934 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352       4.286         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       4.286 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.445       5.731         ntclkbufg_0      
 CLMA_26_116/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[3]/opit_0_inv_A2Q21/CLK

 CLMA_26_116/Q3                    tco                   0.200       5.931 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=145)      0.615       6.546         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3]
 CLMA_38_108/Y0                    td                    0.294       6.840 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_12/gateop_perm/Z
                                   net (fanout=1)        0.229       7.069         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/_N27648
 CLMA_38_108/Y1                    td                    0.129       7.198 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_13/gateop_perm/Z
                                   net (fanout=9)        0.511       7.709         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287
 CLMA_30_113/Y3                    td                    0.160       7.869 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N65_7[0]_3/gateop_perm/Z
                                   net (fanout=40)       0.863       8.732         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N13776
 CLMA_42_156/Y0                    td                    0.284       9.016 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N81_11[1]/gateop_perm/Z
                                   net (fanout=1)        1.988      11.004         u_ipsl_hmic_h_top/ddrc_paddr [3]
 HMEMC_16_1/SRB_IOL4_TX_DATA[4]                                            f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PADDR[3]

 Data arrival time                                                  11.004         Logic Levels: 4  
                                                                                   Logic: 1.067ns(20.235%), Route: 4.206ns(79.765%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      20.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      21.705         _N21             
 USCM_74_105/CLK_USCM              td                    0.000      21.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339      23.044         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.319      23.363 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300      23.663         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000      23.663 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.229      24.892         ntclkbufg_0      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         0.793      25.685                          
 clock uncertainty                                      -0.150      25.535                          

 Setup time                                             -1.125      24.410                          

 Data required time                                                 24.410                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.410                          
 Data arrival time                                                  11.004                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.406                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[3]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PWDATA[23]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.046  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.892
  Launch Clock Delay      :  5.731
  Clock Pessimism Removal :  0.793
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.374       3.934 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352       4.286         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       4.286 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.445       5.731         ntclkbufg_0      
 CLMA_26_116/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[3]/opit_0_inv_A2Q21/CLK

 CLMA_26_116/Q3                    tco                   0.200       5.931 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=145)      0.615       6.546         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3]
 CLMA_38_108/Y0                    td                    0.294       6.840 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_12/gateop_perm/Z
                                   net (fanout=1)        0.229       7.069         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/_N27648
 CLMA_38_108/Y1                    td                    0.129       7.198 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_13/gateop_perm/Z
                                   net (fanout=9)        0.511       7.709         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287
 CLMA_30_113/Y3                    td                    0.177       7.886 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N65_7[0]_3/gateop_perm/Z
                                   net (fanout=40)       0.599       8.485         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N13776
 CLMA_30_153/Y2                    td                    0.184       8.669 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N65_7[23]/gateop_perm/Z
                                   net (fanout=1)        1.454      10.123         u_ipsl_hmic_h_top/ddrc_pwdata [23]
 USCM_74_133/CLK_USCM              td                    0.000      10.123 f       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.416      11.539         ntR2612          
 HMEMC_16_1/SRB_IOL3_CLK_SYS                                               f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PWDATA[23]

 Data arrival time                                                  11.539         Logic Levels: 5  
                                                                                   Logic: 0.984ns(16.942%), Route: 4.824ns(83.058%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      20.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      21.705         _N21             
 USCM_74_105/CLK_USCM              td                    0.000      21.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339      23.044         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.319      23.363 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300      23.663         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000      23.663 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.229      24.892         ntclkbufg_0      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         0.793      25.685                          
 clock uncertainty                                      -0.150      25.535                          

 Setup time                                             -0.489      25.046                          

 Data required time                                                 25.046                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.046                          
 Data arrival time                                                  11.539                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.507                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[3]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PADDR[6]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.046  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.892
  Launch Clock Delay      :  5.731
  Clock Pessimism Removal :  0.793
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.374       3.934 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352       4.286         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       4.286 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.445       5.731         ntclkbufg_0      
 CLMA_26_116/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[3]/opit_0_inv_A2Q21/CLK

 CLMA_26_116/Q3                    tco                   0.200       5.931 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=145)      0.615       6.546         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3]
 CLMA_38_108/Y0                    td                    0.294       6.840 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_12/gateop_perm/Z
                                   net (fanout=1)        0.229       7.069         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/_N27648
 CLMA_38_108/Y1                    td                    0.129       7.198 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_13/gateop_perm/Z
                                   net (fanout=9)        0.511       7.709         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287
 CLMA_30_113/Y3                    td                    0.160       7.869 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N65_7[0]_3/gateop_perm/Z
                                   net (fanout=40)       0.827       8.696         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N13776
 CLMS_26_157/Y1                    td                    0.276       8.972 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N81_11[4]/gateop_perm/Z
                                   net (fanout=1)        1.733      10.705         u_ipsl_hmic_h_top/ddrc_paddr [6]
 HMEMC_16_1/SRB_IOL4_TX_DATA[3]                                            f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PADDR[6]

 Data arrival time                                                  10.705         Logic Levels: 4  
                                                                                   Logic: 1.059ns(21.291%), Route: 3.915ns(78.709%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      20.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      21.705         _N21             
 USCM_74_105/CLK_USCM              td                    0.000      21.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339      23.044         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.319      23.363 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300      23.663         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000      23.663 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.229      24.892         ntclkbufg_0      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         0.793      25.685                          
 clock uncertainty                                      -0.150      25.535                          

 Setup time                                             -1.194      24.341                          

 Data required time                                                 24.341                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.341                          
 Data arrival time                                                  10.705                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.636                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1[2]/opit_0_inv/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[2]/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.685
  Launch Clock Delay      :  4.852
  Clock Pessimism Removal :  -0.833
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339       3.044         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.319       3.363 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300       3.663         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       3.663 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.189       4.852         ntclkbufg_0      
 CLMA_50_80/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1[2]/opit_0_inv/CLK

 CLMA_50_80/Q3                     tco                   0.185       5.037 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1[2]/opit_0_inv/Q
                                   net (fanout=1)        0.129       5.166         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1 [2]
 CLMA_50_80/AD                                                             f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[2]/opit_0_inv/D

 Data arrival time                                                   5.166         Logic Levels: 0  
                                                                                   Logic: 0.185ns(58.917%), Route: 0.129ns(41.083%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.374       3.934 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352       4.286         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       4.286 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.399       5.685         ntclkbufg_0      
 CLMA_50_80/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[2]/opit_0_inv/CLK
 clock pessimism                                        -0.833       4.852                          
 clock uncertainty                                       0.000       4.852                          

 Hold time                                               0.027       4.879                          

 Data required time                                                  4.879                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.879                          
 Data arrival time                                                   5.166                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.287                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_update_req_rst_ctrl/opit_0_inv/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/dll_update_req_rst_ctrl_d[0]/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.677
  Launch Clock Delay      :  4.844
  Clock Pessimism Removal :  -0.832
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339       3.044         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.319       3.363 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300       3.663         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       3.663 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.181       4.844         ntclkbufg_0      
 CLMS_46_45/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_update_req_rst_ctrl/opit_0_inv/CLK

 CLMS_46_45/Q3                     tco                   0.186       5.030 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_update_req_rst_ctrl/opit_0_inv/Q
                                   net (fanout=1)        0.130       5.160         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req_rst_ctrl
 CLMS_46_45/M1                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/dll_update_req_rst_ctrl_d[0]/opit_0_inv/D

 Data arrival time                                                   5.160         Logic Levels: 0  
                                                                                   Logic: 0.186ns(58.861%), Route: 0.130ns(41.139%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.374       3.934 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352       4.286         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       4.286 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.391       5.677         ntclkbufg_0      
 CLMS_46_45/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/dll_update_req_rst_ctrl_d[0]/opit_0_inv/CLK
 clock pessimism                                        -0.832       4.845                          
 clock uncertainty                                       0.000       4.845                          

 Hold time                                              -0.002       4.843                          

 Data required time                                                  4.843                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.843                          
 Data arrival time                                                   5.160                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.317                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/dll_update_req_rst_ctrl_d[0]/opit_0_inv/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/dll_update_req_rst_ctrl_d[1]/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.677
  Launch Clock Delay      :  4.844
  Clock Pessimism Removal :  -0.832
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339       3.044         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.319       3.363 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300       3.663         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       3.663 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.181       4.844         ntclkbufg_0      
 CLMS_46_45/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/dll_update_req_rst_ctrl_d[0]/opit_0_inv/CLK

 CLMS_46_45/Q2                     tco                   0.186       5.030 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/dll_update_req_rst_ctrl_d[0]/opit_0_inv/Q
                                   net (fanout=1)        0.131       5.161         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/dll_update_req_rst_ctrl_d [0]
 CLMS_46_45/M0                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/dll_update_req_rst_ctrl_d[1]/opit_0_inv/D

 Data arrival time                                                   5.161         Logic Levels: 0  
                                                                                   Logic: 0.186ns(58.675%), Route: 0.131ns(41.325%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.374       3.934 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352       4.286         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       4.286 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.391       5.677         ntclkbufg_0      
 CLMS_46_45/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/dll_update_req_rst_ctrl_d[1]/opit_0_inv/CLK
 clock pessimism                                        -0.832       4.845                          
 clock uncertainty                                       0.000       4.845                          

 Hold time                                              -0.002       4.843                          

 Data required time                                                  4.843                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.843                          
 Data arrival time                                                   5.161                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.318                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.802  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.867
  Launch Clock Delay      :  4.581
  Clock Pessimism Removal :  0.516
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        15.000      15.000 r                        
 B5                                                      0.000      15.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859      15.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      15.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045      15.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984      16.981         _N21             
 USCM_74_105/CLK_USCM              td                    0.000      16.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579      18.560         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.386      18.946 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.401      19.347         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.234      19.581 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      19.581         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      19.581 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      19.581         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.235      20.816 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        1.644      22.460         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_26_88/A4                                                             f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  22.460         Logic Levels: 0  
                                                                                   Logic: 1.235ns(42.897%), Route: 1.644ns(57.103%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      20.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      21.705         _N21             
 USCM_74_105/CLK_USCM              td                    0.000      21.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339      23.044         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.319      23.363 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300      23.663         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000      23.663 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.204      24.867         ntclkbufg_0      
 CLMA_26_88/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.516      25.383                          
 clock uncertainty                                      -0.150      25.233                          

 Setup time                                             -0.078      25.155                          

 Data required time                                                 25.155                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.155                          
 Data arrival time                                                  22.460                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.695                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_1/opit_0_inv_L5Q_perm/L0
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.802  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.867
  Launch Clock Delay      :  4.581
  Clock Pessimism Removal :  0.516
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        15.000      15.000 r                        
 B5                                                      0.000      15.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859      15.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      15.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045      15.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984      16.981         _N21             
 USCM_74_105/CLK_USCM              td                    0.000      16.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579      18.560         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.386      18.946 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.401      19.347         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.234      19.581 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      19.581         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      19.581 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      19.581         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.235      20.816 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        1.530      22.346         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_26_88/B0                                                             f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_1/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  22.346         Logic Levels: 0  
                                                                                   Logic: 1.235ns(44.665%), Route: 1.530ns(55.335%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      20.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      21.705         _N21             
 USCM_74_105/CLK_USCM              td                    0.000      21.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339      23.044         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.319      23.363 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300      23.663         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000      23.663 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.204      24.867         ntclkbufg_0      
 CLMA_26_88/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.516      25.383                          
 clock uncertainty                                      -0.150      25.233                          

 Setup time                                             -0.110      25.123                          

 Data required time                                                 25.123                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.123                          
 Data arrival time                                                  22.346                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.777                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d1/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.793  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.858
  Launch Clock Delay      :  4.581
  Clock Pessimism Removal :  0.516
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        15.000      15.000 r                        
 B5                                                      0.000      15.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859      15.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      15.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045      15.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984      16.981         _N21             
 USCM_74_105/CLK_USCM              td                    0.000      16.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579      18.560         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.386      18.946 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.401      19.347         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.234      19.581 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      19.581         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      19.581 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      19.581         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[4]   tco                   1.235      20.816 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_REQ
                                   net (fanout=1)        1.584      22.400         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_rst_req
 CLMA_26_80/M0                                                             f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d1/opit_0_inv/D

 Data arrival time                                                  22.400         Logic Levels: 0  
                                                                                   Logic: 1.235ns(43.810%), Route: 1.584ns(56.190%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      20.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      21.705         _N21             
 USCM_74_105/CLK_USCM              td                    0.000      21.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339      23.044         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.319      23.363 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300      23.663         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000      23.663 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.195      24.858         ntclkbufg_0      
 CLMA_26_80/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d1/opit_0_inv/CLK
 clock pessimism                                         0.516      25.374                          
 clock uncertainty                                      -0.150      25.224                          

 Setup time                                             -0.034      25.190                          

 Data required time                                                 25.190                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.190                          
 Data arrival time                                                  22.400                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.790                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.269  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.700
  Launch Clock Delay      :  3.915
  Clock Pessimism Removal :  -0.516
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      20.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      21.705         _N21             
 USCM_74_105/CLK_USCM              td                    0.000      21.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339      23.044         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.329      23.373 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.342      23.715         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.200      23.915 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      23.915         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      23.915 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      23.915         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   0.967      24.882 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        0.278      25.160         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_26_88/Y2                     td                    0.116      25.276 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N99_4/gateop_perm/Z
                                   net (fanout=4)        0.141      25.417         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N99
 CLMA_26_88/CE                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  25.417         Logic Levels: 1  
                                                                                   Logic: 1.083ns(72.104%), Route: 0.419ns(27.896%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859      20.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045      20.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984      21.981         _N21             
 USCM_74_105/CLK_USCM              td                    0.000      21.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579      23.560         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.374      23.934 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352      24.286         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000      24.286 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.414      25.700         ntclkbufg_0      
 CLMA_26_88/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.516      25.184                          
 clock uncertainty                                       0.150      25.334                          

 Hold time                                              -0.154      25.180                          

 Data required time                                                 25.180                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.180                          
 Data arrival time                                                  25.417                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.237                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_1/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.269  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.700
  Launch Clock Delay      :  3.915
  Clock Pessimism Removal :  -0.516
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      20.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      21.705         _N21             
 USCM_74_105/CLK_USCM              td                    0.000      21.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339      23.044         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.329      23.373 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.342      23.715         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.200      23.915 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      23.915         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      23.915 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      23.915         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   0.967      24.882 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        0.278      25.160         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_26_88/Y2                     td                    0.116      25.276 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N99_4/gateop_perm/Z
                                   net (fanout=4)        0.141      25.417         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N99
 CLMA_26_88/CE                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_1/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  25.417         Logic Levels: 1  
                                                                                   Logic: 1.083ns(72.104%), Route: 0.419ns(27.896%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859      20.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045      20.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984      21.981         _N21             
 USCM_74_105/CLK_USCM              td                    0.000      21.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579      23.560         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.374      23.934 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352      24.286         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000      24.286 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.414      25.700         ntclkbufg_0      
 CLMA_26_88/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.516      25.184                          
 clock uncertainty                                       0.150      25.334                          

 Hold time                                              -0.154      25.180                          

 Data required time                                                 25.180                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.180                          
 Data arrival time                                                  25.417                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.237                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_2/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.269  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.700
  Launch Clock Delay      :  3.915
  Clock Pessimism Removal :  -0.516
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      20.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      21.705         _N21             
 USCM_74_105/CLK_USCM              td                    0.000      21.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339      23.044         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.329      23.373 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.342      23.715         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.200      23.915 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      23.915         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      23.915 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      23.915         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   0.967      24.882 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        0.278      25.160         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_26_88/Y2                     td                    0.116      25.276 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N99_4/gateop_perm/Z
                                   net (fanout=4)        0.141      25.417         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N99
 CLMA_26_88/CE                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_2/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  25.417         Logic Levels: 1  
                                                                                   Logic: 1.083ns(72.104%), Route: 0.419ns(27.896%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859      20.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045      20.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984      21.981         _N21             
 USCM_74_105/CLK_USCM              td                    0.000      21.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579      23.560         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.374      23.934 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352      24.286         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000      24.286 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.414      25.700         ntclkbufg_0      
 CLMA_26_88/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_2/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.516      25.184                          
 clock uncertainty                                       0.150      25.334                          

 Hold time                                              -0.154      25.180                          

 Data required time                                                 25.180                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.180                          
 Data arrival time                                                  25.417                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.237                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.972
  Launch Clock Delay      :  4.638
  Clock Pessimism Removal :  0.666
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.386       3.946 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.401       4.347         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.234       4.581 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.057       4.638         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[0]          tco                   0.418       5.056 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       5.056         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [0]
 IOL_7_10/IFIFO_RADDR[0]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]

 Data arrival time                                                   5.056         Logic Levels: 0  
                                                                                   Logic: 0.418ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.500       2.500 r                        
 B5                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.593         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       3.327 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.327         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       3.365 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       4.205         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       4.205 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339       5.544         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.329       5.873 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.342       6.215         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.200       6.415 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.057       6.472         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.666       7.138                          
 clock uncertainty                                      -0.150       6.988                          

 Setup time                                             -0.062       6.926                          

 Data required time                                                  6.926                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.926                          
 Data arrival time                                                   5.056                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.870                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.972
  Launch Clock Delay      :  4.638
  Clock Pessimism Removal :  0.666
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.386       3.946 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.401       4.347         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.234       4.581 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.057       4.638         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[1]          tco                   0.418       5.056 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       5.056         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [1]
 IOL_7_10/IFIFO_RADDR[1]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]

 Data arrival time                                                   5.056         Logic Levels: 0  
                                                                                   Logic: 0.418ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.500       2.500 r                        
 B5                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.593         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       3.327 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.327         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       3.365 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       4.205         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       4.205 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339       5.544         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.329       5.873 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.342       6.215         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.200       6.415 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.057       6.472         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.666       7.138                          
 clock uncertainty                                      -0.150       6.988                          

 Setup time                                             -0.062       6.926                          

 Data required time                                                  6.926                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.926                          
 Data arrival time                                                   5.056                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.870                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.972
  Launch Clock Delay      :  4.638
  Clock Pessimism Removal :  0.666
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.386       3.946 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.401       4.347         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.234       4.581 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.057       4.638         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[2]          tco                   0.418       5.056 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       5.056         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [2]
 IOL_7_10/IFIFO_RADDR[2]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]

 Data arrival time                                                   5.056         Logic Levels: 0  
                                                                                   Logic: 0.418ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.500       2.500 r                        
 B5                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.593         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       3.327 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.327         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       3.365 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       4.205         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       4.205 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339       5.544         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.329       5.873 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.342       6.215         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.200       6.415 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.057       6.472         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.666       7.138                          
 clock uncertainty                                      -0.150       6.988                          

 Setup time                                             -0.062       6.926                          

 Data required time                                                  6.926                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.926                          
 Data arrival time                                                   5.056                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.870                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.658
  Launch Clock Delay      :  3.962
  Clock Pessimism Removal :  -0.666
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339       3.044         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.329       3.373 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.342       3.715         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.200       3.915 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.047       3.962         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[0]          tco                   0.339       4.301 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.301         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [0]
 IOL_7_10/IFIFO_RADDR[0]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.301         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.386       3.946 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.401       4.347         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.234       4.581 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.077       4.658         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.666       3.992                          
 clock uncertainty                                       0.000       3.992                          

 Hold time                                              -0.034       3.958                          

 Data required time                                                  3.958                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.958                          
 Data arrival time                                                   4.301                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.343                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.658
  Launch Clock Delay      :  3.962
  Clock Pessimism Removal :  -0.666
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339       3.044         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.329       3.373 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.342       3.715         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.200       3.915 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.047       3.962         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[1]          tco                   0.339       4.301 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.301         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [1]
 IOL_7_10/IFIFO_RADDR[1]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.301         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.386       3.946 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.401       4.347         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.234       4.581 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.077       4.658         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.666       3.992                          
 clock uncertainty                                       0.000       3.992                          

 Hold time                                              -0.034       3.958                          

 Data required time                                                  3.958                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.958                          
 Data arrival time                                                   4.301                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.343                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.658
  Launch Clock Delay      :  3.962
  Clock Pessimism Removal :  -0.666
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339       3.044         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.329       3.373 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.342       3.715         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.200       3.915 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.047       3.962         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[2]          tco                   0.339       4.301 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.301         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [2]
 IOL_7_10/IFIFO_RADDR[2]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.301         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.386       3.946 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.401       4.347         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.234       4.581 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.077       4.658         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.666       3.992                          
 clock uncertainty                                       0.000       3.992                          

 Hold time                                              -0.034       3.958                          

 Data required time                                                  3.958                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.958                          
 Data arrival time                                                   4.301                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.343                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/srb_dqs_rst_training_d/opit_0_inv/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_ACK
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.260  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.915
  Launch Clock Delay      :  5.691
  Clock Pessimism Removal :  0.516
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.374       3.934 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352       4.286         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       4.286 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.405       5.691         ntclkbufg_0      
 CLMA_26_80/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/srb_dqs_rst_training_d/opit_0_inv/CLK

 CLMA_26_80/Q3                     tco                   0.200       5.891 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/srb_dqs_rst_training_d/opit_0_inv/Q
                                   net (fanout=1)        0.339       6.230         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/srb_dqs_rst_training_d
 CLMS_26_85/Y1                     td                    0.160       6.390 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/N20/gateop_perm/Z
                                   net (fanout=1)        0.425       6.815         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_rst_ack
 HMEMC_16_1/SRB_IOL22_TX_DATA[0]                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_ACK

 Data arrival time                                                   6.815         Logic Levels: 1  
                                                                                   Logic: 0.360ns(32.028%), Route: 0.764ns(67.972%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       5.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       5.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       5.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       6.705         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       6.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339       8.044         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.329       8.373 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.342       8.715         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.200       8.915 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       8.915         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       8.915 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       8.915         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.516       9.431                          
 clock uncertainty                                      -0.150       9.281                          

 Setup time                                             -0.049       9.232                          

 Data required time                                                  9.232                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.232                          
 Data arrival time                                                   6.815                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.417                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[1]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.261  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.915
  Launch Clock Delay      :  5.692
  Clock Pessimism Removal :  0.516
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.374       3.934 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352       4.286         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       4.286 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.406       5.692         ntclkbufg_0      
 CLMA_30_84/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_84/Q0                     tco                   0.200       5.892 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.445       6.337         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_type [1]
 HMEMC_16_1/SRB_IOL22_TX_DATA[6]                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[1]

 Data arrival time                                                   6.337         Logic Levels: 0  
                                                                                   Logic: 0.200ns(31.008%), Route: 0.445ns(68.992%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       5.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       5.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       5.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       6.705         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       6.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339       8.044         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.329       8.373 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.342       8.715         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.200       8.915 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       8.915         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       8.915 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       8.915         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.516       9.431                          
 clock uncertainty                                      -0.150       9.281                          

 Setup time                                             -0.518       8.763                          

 Data required time                                                  8.763                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.763                          
 Data arrival time                                                   6.337                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.426                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[0]/opit_0_inv/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.261  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.915
  Launch Clock Delay      :  5.692
  Clock Pessimism Removal :  0.516
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.374       3.934 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352       4.286         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       4.286 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.406       5.692         ntclkbufg_0      
 CLMA_30_84/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[0]/opit_0_inv/CLK

 CLMA_30_84/Q1                     tco                   0.200       5.892 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[0]/opit_0_inv/Q
                                   net (fanout=1)        0.330       6.222         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_type [0]
 HMEMC_16_1/SRB_IOL22_TX_DATA[7]                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]

 Data arrival time                                                   6.222         Logic Levels: 0  
                                                                                   Logic: 0.200ns(37.736%), Route: 0.330ns(62.264%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       5.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       5.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       5.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       6.705         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       6.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339       8.044         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.329       8.373 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.342       8.715         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.200       8.915 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       8.915         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       8.915 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       8.915         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.516       9.431                          
 clock uncertainty                                      -0.150       9.281                          

 Setup time                                             -0.563       8.718                          

 Data required time                                                  8.718                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.718                          
 Data arrival time                                                   6.222                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.496                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_dir_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_DIR_H
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.784  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.581
  Launch Clock Delay      :  4.849
  Clock Pessimism Removal :  -0.516
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339       3.044         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.319       3.363 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300       3.663         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       3.663 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.186       4.849         ntclkbufg_0      
 CLMS_26_73/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_dir_h/opit_0_inv_L5Q_perm/CLK

 CLMS_26_73/Q3                     tco                   0.186       5.035 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_dir_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.232       5.267         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_dir_h
 HMEMC_16_1/SRB_IOL23_LRS                                                  r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_DIR_H

 Data arrival time                                                   5.267         Logic Levels: 0  
                                                                                   Logic: 0.186ns(44.498%), Route: 0.232ns(55.502%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.386       3.946 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.401       4.347         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.234       4.581 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       4.581         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       4.581 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       4.581         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.516       4.065                          
 clock uncertainty                                       0.150       4.215                          

 Hold time                                               0.506       4.721                          

 Data required time                                                  4.721                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.721                          
 Data arrival time                                                   5.267                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.546                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_val_l[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_VAL_L[0]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.784  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.581
  Launch Clock Delay      :  4.849
  Clock Pessimism Removal :  -0.516
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339       3.044         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.319       3.363 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300       3.663         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       3.663 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.186       4.849         ntclkbufg_0      
 CLMS_26_73/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_val_l[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_26_73/Q1                     tco                   0.186       5.035 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_val_l[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.232       5.267         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_val_l [0]
 HMEMC_16_1/SRB_IOL23_CE                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_VAL_L[0]

 Data arrival time                                                   5.267         Logic Levels: 0  
                                                                                   Logic: 0.186ns(44.498%), Route: 0.232ns(55.502%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.386       3.946 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.401       4.347         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.234       4.581 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       4.581         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       4.581 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       4.581         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.516       4.065                          
 clock uncertainty                                       0.150       4.215                          

 Hold time                                               0.503       4.718                          

 Data required time                                                  4.718                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.718                          
 Data arrival time                                                   5.267                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.549                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_dir_l/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_DIR_L
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.784  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.581
  Launch Clock Delay      :  4.849
  Clock Pessimism Removal :  -0.516
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339       3.044         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.319       3.363 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300       3.663         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       3.663 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.186       4.849         ntclkbufg_0      
 CLMS_26_73/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_dir_l/opit_0_inv_L5Q_perm/CLK

 CLMS_26_73/Q0                     tco                   0.185       5.034 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_dir_l/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.237       5.271         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_dir_l
 HMEMC_16_1/SRB_IOL23_TS_CTRL[2]                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_DIR_L

 Data arrival time                                                   5.271         Logic Levels: 0  
                                                                                   Logic: 0.185ns(43.839%), Route: 0.237ns(56.161%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.386       3.946 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.401       4.347         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.234       4.581 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       4.581         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       4.581 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       4.581         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.516       4.065                          
 clock uncertainty                                       0.150       4.215                          

 Hold time                                               0.487       4.702                          

 Data required time                                                  4.702                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.702                          
 Data arrival time                                                   5.271                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.569                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.390  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.858
  Launch Clock Delay      :  5.694
  Clock Pessimism Removal :  0.446
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                      9140.000    9140.000 r                        
 B5                                                      0.000    9140.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9140.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859    9140.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9140.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045    9140.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984    9141.981         _N21             
 USCM_74_105/CLK_USCM              td                    0.000    9141.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579    9143.560         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.376    9143.936 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.352    9144.288         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000    9144.288 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.406    9145.694         ntclkbufg_1      
 CLMA_54_208/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_54_208/Q0                    tco                   0.200    9145.894 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=40)       0.555    9146.449         frame_read_write_m0/read_fifo_aclr
 CLMA_42_188/RSCO                  td                    0.090    9146.539 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000    9146.539         ntR18            
 CLMA_42_192/RSCO                  td                    0.074    9146.613 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000    9146.613         ntR17            
 CLMA_42_196/RSCO                  td                    0.074    9146.687 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000    9146.687         ntR16            
 CLMA_42_200/RSCO                  td                    0.074    9146.761 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[10]/opit_0_inv_AQ/RSOUT
                                   net (fanout=1)        0.000    9146.761         ntR15            
 CLMA_42_204/RSCO                  td                    0.074    9146.835 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[11]/opit_0/RSOUT
                                   net (fanout=3)        0.000    9146.835         ntR14            
 CLMA_42_208/RSCO                  td                    0.074    9146.909 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[4]/opit_0/RSOUT
                                   net (fanout=2)        0.000    9146.909         ntR13            
 CLMA_42_212/RSCO                  td                    0.074    9146.983 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[10]/opit_0/RSOUT
                                   net (fanout=2)        0.000    9146.983         ntR12            
 CLMA_42_216/RSCI                                                          r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/RS

 Data arrival time                                                9146.983         Logic Levels: 7  
                                                                                   Logic: 0.734ns(56.943%), Route: 0.555ns(43.057%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      9140.019    9140.019 r                        
 B5                                                      0.000    9140.019 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9140.112         sys_clk          
 IOBD_0_298/DIN                    td                    0.734    9140.846 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9140.846         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038    9140.884 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840    9141.724         _N21             
 USCM_74_105/CLK_USCM              td                    0.000    9141.724 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339    9143.063         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.319    9143.382 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300    9143.682         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000    9143.682 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.195    9144.877         video_clk        
 CLMA_42_216/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.446    9145.323                          
 clock uncertainty                                      -0.150    9145.173                          

 Recovery time                                           0.000    9145.173                          

 Data required time                                               9145.173                          
----------------------------------------------------------------------------------------------------
 Data required time                                               9145.173                          
 Data arrival time                                                9146.983                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.810                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[8]/opit_0/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.390  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.858
  Launch Clock Delay      :  5.694
  Clock Pessimism Removal :  0.446
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                      9140.000    9140.000 r                        
 B5                                                      0.000    9140.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9140.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859    9140.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9140.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045    9140.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984    9141.981         _N21             
 USCM_74_105/CLK_USCM              td                    0.000    9141.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579    9143.560         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.376    9143.936 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.352    9144.288         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000    9144.288 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.406    9145.694         ntclkbufg_1      
 CLMA_54_208/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_54_208/Q0                    tco                   0.200    9145.894 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=40)       0.555    9146.449         frame_read_write_m0/read_fifo_aclr
 CLMA_42_188/RSCO                  td                    0.090    9146.539 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000    9146.539         ntR18            
 CLMA_42_192/RSCO                  td                    0.074    9146.613 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000    9146.613         ntR17            
 CLMA_42_196/RSCO                  td                    0.074    9146.687 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000    9146.687         ntR16            
 CLMA_42_200/RSCO                  td                    0.074    9146.761 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[10]/opit_0_inv_AQ/RSOUT
                                   net (fanout=1)        0.000    9146.761         ntR15            
 CLMA_42_204/RSCO                  td                    0.074    9146.835 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[11]/opit_0/RSOUT
                                   net (fanout=3)        0.000    9146.835         ntR14            
 CLMA_42_208/RSCO                  td                    0.074    9146.909 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[4]/opit_0/RSOUT
                                   net (fanout=2)        0.000    9146.909         ntR13            
 CLMA_42_212/RSCO                  td                    0.074    9146.983 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[10]/opit_0/RSOUT
                                   net (fanout=2)        0.000    9146.983         ntR12            
 CLMA_42_216/RSCI                                                          r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[8]/opit_0/RS

 Data arrival time                                                9146.983         Logic Levels: 7  
                                                                                   Logic: 0.734ns(56.943%), Route: 0.555ns(43.057%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      9140.019    9140.019 r                        
 B5                                                      0.000    9140.019 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9140.112         sys_clk          
 IOBD_0_298/DIN                    td                    0.734    9140.846 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9140.846         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038    9140.884 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840    9141.724         _N21             
 USCM_74_105/CLK_USCM              td                    0.000    9141.724 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339    9143.063         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.319    9143.382 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300    9143.682         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000    9143.682 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.195    9144.877         video_clk        
 CLMA_42_216/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[8]/opit_0/CLK
 clock pessimism                                         0.446    9145.323                          
 clock uncertainty                                      -0.150    9145.173                          

 Recovery time                                           0.000    9145.173                          

 Data required time                                               9145.173                          
----------------------------------------------------------------------------------------------------
 Data required time                                               9145.173                          
 Data arrival time                                                9146.983                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.810                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.399  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.849
  Launch Clock Delay      :  5.694
  Clock Pessimism Removal :  0.446
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                      9140.000    9140.000 r                        
 B5                                                      0.000    9140.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9140.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859    9140.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9140.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045    9140.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984    9141.981         _N21             
 USCM_74_105/CLK_USCM              td                    0.000    9141.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579    9143.560         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.376    9143.936 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.352    9144.288         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000    9144.288 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.406    9145.694         ntclkbufg_1      
 CLMA_54_208/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_54_208/Q0                    tco                   0.200    9145.894 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=40)       0.555    9146.449         frame_read_write_m0/read_fifo_aclr
 CLMA_42_188/RSCO                  td                    0.090    9146.539 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000    9146.539         ntR18            
 CLMA_42_192/RSCO                  td                    0.074    9146.613 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000    9146.613         ntR17            
 CLMA_42_196/RSCO                  td                    0.074    9146.687 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000    9146.687         ntR16            
 CLMA_42_200/RSCO                  td                    0.074    9146.761 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[10]/opit_0_inv_AQ/RSOUT
                                   net (fanout=1)        0.000    9146.761         ntR15            
 CLMA_42_204/RSCO                  td                    0.074    9146.835 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[11]/opit_0/RSOUT
                                   net (fanout=3)        0.000    9146.835         ntR14            
 CLMA_42_208/RSCI                                                          r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/RS

 Data arrival time                                                9146.835         Logic Levels: 5  
                                                                                   Logic: 0.586ns(51.358%), Route: 0.555ns(48.642%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      9140.019    9140.019 r                        
 B5                                                      0.000    9140.019 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9140.112         sys_clk          
 IOBD_0_298/DIN                    td                    0.734    9140.846 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9140.846         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038    9140.884 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840    9141.724         _N21             
 USCM_74_105/CLK_USCM              td                    0.000    9141.724 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339    9143.063         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.319    9143.382 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300    9143.682         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000    9143.682 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.186    9144.868         video_clk        
 CLMA_42_208/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.446    9145.314                          
 clock uncertainty                                      -0.150    9145.164                          

 Recovery time                                           0.000    9145.164                          

 Data required time                                               9145.164                          
----------------------------------------------------------------------------------------------------
 Data required time                                               9145.164                          
 Data arrival time                                                9146.835                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.671                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.378  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.685
  Launch Clock Delay      :  4.861
  Clock Pessimism Removal :  -0.446
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                      9490.000    9490.000 r                        
 B5                                                      0.000    9490.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9490.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734    9490.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9490.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038    9490.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840    9491.705         _N21             
 USCM_74_105/CLK_USCM              td                    0.000    9491.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339    9493.044         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.321    9493.365 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.300    9493.665         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000    9493.665 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.196    9494.861         ntclkbufg_1      
 CLMA_54_208/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_54_208/Q0                    tco                   0.186    9495.047 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=40)       0.354    9495.401         frame_read_write_m0/read_fifo_aclr
 CLMA_50_204/RS                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0/RS

 Data arrival time                                                9495.401         Logic Levels: 0  
                                                                                   Logic: 0.186ns(34.444%), Route: 0.354ns(65.556%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      9490.005    9490.005 r                        
 B5                                                      0.000    9490.005 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9490.098         sys_clk          
 IOBD_0_298/DIN                    td                    0.859    9490.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9490.957         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045    9491.002 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984    9491.986         _N21             
 USCM_74_105/CLK_USCM              td                    0.000    9491.986 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579    9493.565         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.374    9493.939 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352    9494.291         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000    9494.291 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.399    9495.690         video_clk        
 CLMA_50_204/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0/CLK
 clock pessimism                                        -0.446    9495.244                          
 clock uncertainty                                       0.150    9495.394                          

 Removal time                                           -0.154    9495.240                          

 Data required time                                               9495.240                          
----------------------------------------------------------------------------------------------------
 Data required time                                               9495.240                          
 Data arrival time                                                9495.401                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.161                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.378  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.685
  Launch Clock Delay      :  4.861
  Clock Pessimism Removal :  -0.446
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                      9490.000    9490.000 r                        
 B5                                                      0.000    9490.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9490.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734    9490.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9490.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038    9490.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840    9491.705         _N21             
 USCM_74_105/CLK_USCM              td                    0.000    9491.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339    9493.044         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.321    9493.365 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.300    9493.665         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000    9493.665 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.196    9494.861         ntclkbufg_1      
 CLMA_54_208/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_54_208/Q0                    tco                   0.186    9495.047 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=40)       0.354    9495.401         frame_read_write_m0/read_fifo_aclr
 CLMA_50_204/RS                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/RS

 Data arrival time                                                9495.401         Logic Levels: 0  
                                                                                   Logic: 0.186ns(34.444%), Route: 0.354ns(65.556%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      9490.005    9490.005 r                        
 B5                                                      0.000    9490.005 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9490.098         sys_clk          
 IOBD_0_298/DIN                    td                    0.859    9490.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9490.957         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045    9491.002 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984    9491.986         _N21             
 USCM_74_105/CLK_USCM              td                    0.000    9491.986 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579    9493.565         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.374    9493.939 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352    9494.291         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000    9494.291 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.399    9495.690         video_clk        
 CLMA_50_204/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/CLK
 clock pessimism                                        -0.446    9495.244                          
 clock uncertainty                                       0.150    9495.394                          

 Removal time                                           -0.154    9495.240                          

 Data required time                                               9495.240                          
----------------------------------------------------------------------------------------------------
 Data required time                                               9495.240                          
 Data arrival time                                                9495.401                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.161                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.378  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.685
  Launch Clock Delay      :  4.861
  Clock Pessimism Removal :  -0.446
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                      9490.000    9490.000 r                        
 B5                                                      0.000    9490.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9490.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734    9490.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9490.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038    9490.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840    9491.705         _N21             
 USCM_74_105/CLK_USCM              td                    0.000    9491.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339    9493.044         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.321    9493.365 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.300    9493.665         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000    9493.665 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.196    9494.861         ntclkbufg_1      
 CLMA_54_208/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_54_208/Q0                    tco                   0.186    9495.047 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=40)       0.354    9495.401         frame_read_write_m0/read_fifo_aclr
 CLMA_50_204/RS                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0/RS

 Data arrival time                                                9495.401         Logic Levels: 0  
                                                                                   Logic: 0.186ns(34.444%), Route: 0.354ns(65.556%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      9490.005    9490.005 r                        
 B5                                                      0.000    9490.005 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9490.098         sys_clk          
 IOBD_0_298/DIN                    td                    0.859    9490.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9490.957         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045    9491.002 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984    9491.986         _N21             
 USCM_74_105/CLK_USCM              td                    0.000    9491.986 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579    9493.565         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.374    9493.939 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352    9494.291         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000    9494.291 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.399    9495.690         video_clk        
 CLMA_50_204/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0/CLK
 clock pessimism                                        -0.446    9495.244                          
 clock uncertainty                                       0.150    9495.394                          

 Removal time                                           -0.154    9495.240                          

 Data required time                                               9495.240                          
----------------------------------------------------------------------------------------------------
 Data required time                                               9495.240                          
 Data arrival time                                                9495.401                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.161                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.010  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.869
  Launch Clock Delay      :  5.672
  Clock Pessimism Removal :  0.793
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.376       3.936 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.352       4.288         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       4.288 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.384       5.672         ntclkbufg_1      
 CLMA_30_57/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_30_57/Q0                     tco                   0.200       5.872 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=98)       0.847       6.719         frame_read_write_m0/write_fifo_aclr
 CLMA_58_32/RS                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/RS

 Data arrival time                                                   6.719         Logic Levels: 0  
                                                                                   Logic: 0.200ns(19.102%), Route: 0.847ns(80.898%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      10.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      10.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      11.705         _N21             
 USCM_74_105/CLK_USCM              td                    0.000      11.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339      13.044         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.321      13.365 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.300      13.665         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000      13.665 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.204      14.869         ntclkbufg_1      
 CLMA_58_32/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/CLK
 clock pessimism                                         0.793      15.662                          
 clock uncertainty                                      -0.150      15.512                          

 Recovery time                                          -0.213      15.299                          

 Data required time                                                 15.299                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.299                          
 Data arrival time                                                   6.719                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.580                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.010  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.869
  Launch Clock Delay      :  5.672
  Clock Pessimism Removal :  0.793
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.376       3.936 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.352       4.288         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       4.288 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.384       5.672         ntclkbufg_1      
 CLMA_30_57/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_30_57/Q0                     tco                   0.200       5.872 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=98)       0.847       6.719         frame_read_write_m0/write_fifo_aclr
 CLMA_58_32/RS                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/RS

 Data arrival time                                                   6.719         Logic Levels: 0  
                                                                                   Logic: 0.200ns(19.102%), Route: 0.847ns(80.898%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      10.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      10.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      11.705         _N21             
 USCM_74_105/CLK_USCM              td                    0.000      11.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339      13.044         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.321      13.365 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.300      13.665         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000      13.665 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.204      14.869         ntclkbufg_1      
 CLMA_58_32/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/CLK
 clock pessimism                                         0.793      15.662                          
 clock uncertainty                                      -0.150      15.512                          

 Recovery time                                          -0.213      15.299                          

 Data required time                                                 15.299                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.299                          
 Data arrival time                                                   6.719                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.580                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[11]/opit_0/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.010  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.869
  Launch Clock Delay      :  5.672
  Clock Pessimism Removal :  0.793
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.376       3.936 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.352       4.288         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       4.288 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.384       5.672         ntclkbufg_1      
 CLMA_30_57/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_30_57/Q0                     tco                   0.200       5.872 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=98)       0.847       6.719         frame_read_write_m0/write_fifo_aclr
 CLMA_58_32/RS                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[11]/opit_0/RS

 Data arrival time                                                   6.719         Logic Levels: 0  
                                                                                   Logic: 0.200ns(19.102%), Route: 0.847ns(80.898%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      10.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      10.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      11.705         _N21             
 USCM_74_105/CLK_USCM              td                    0.000      11.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339      13.044         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.321      13.365 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.300      13.665         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000      13.665 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.204      14.869         ntclkbufg_1      
 CLMA_58_32/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[11]/opit_0/CLK
 clock pessimism                                         0.793      15.662                          
 clock uncertainty                                      -0.150      15.512                          

 Recovery time                                          -0.213      15.299                          

 Data required time                                                 15.299                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.299                          
 Data arrival time                                                   6.719                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.580                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.037  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.691
  Launch Clock Delay      :  4.861
  Clock Pessimism Removal :  -0.793
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339       3.044         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.321       3.365 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.300       3.665         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       3.665 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.196       4.861         ntclkbufg_1      
 CLMA_54_208/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_54_208/Q0                    tco                   0.186       5.047 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=40)       0.354       5.401         frame_read_write_m0/read_fifo_aclr
 CLMA_50_204/RSCO                  td                    0.086       5.487 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/RSOUT
                                   net (fanout=1)        0.000       5.487         ntR37            
 CLMA_50_208/RSCI                                                          r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/RS

 Data arrival time                                                   5.487         Logic Levels: 1  
                                                                                   Logic: 0.272ns(43.450%), Route: 0.354ns(56.550%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.376       3.936 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.352       4.288         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       4.288 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.403       5.691         ntclkbufg_1      
 CLMA_50_208/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.793       4.898                          
 clock uncertainty                                       0.000       4.898                          

 Removal time                                            0.000       4.898                          

 Data required time                                                  4.898                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.898                          
 Data arrival time                                                   5.487                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.589                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[4]/opit_0_A2Q21/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.021  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.675
  Launch Clock Delay      :  4.861
  Clock Pessimism Removal :  -0.793
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339       3.044         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.321       3.365 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.300       3.665         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       3.665 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.196       4.861         ntclkbufg_1      
 CLMA_54_208/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_54_208/Q0                    tco                   0.186       5.047 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=40)       0.349       5.396         frame_read_write_m0/read_fifo_aclr
 CLMA_46_192/RSCO                  td                    0.086       5.482 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[2]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.482         ntR34            
 CLMA_46_196/RSCI                                                          r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[4]/opit_0_A2Q21/RS

 Data arrival time                                                   5.482         Logic Levels: 1  
                                                                                   Logic: 0.272ns(43.800%), Route: 0.349ns(56.200%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.376       3.936 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.352       4.288         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       4.288 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.387       5.675         ntclkbufg_1      
 CLMA_46_196/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[4]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.793       4.882                          
 clock uncertainty                                       0.000       4.882                          

 Removal time                                            0.000       4.882                          

 Data required time                                                  4.882                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.882                          
 Data arrival time                                                   5.482                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.600                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[6]/opit_0_A2Q21/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.021  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.675
  Launch Clock Delay      :  4.861
  Clock Pessimism Removal :  -0.793
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339       3.044         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.321       3.365 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.300       3.665         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       3.665 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.196       4.861         ntclkbufg_1      
 CLMA_54_208/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_54_208/Q0                    tco                   0.186       5.047 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=40)       0.349       5.396         frame_read_write_m0/read_fifo_aclr
 CLMA_46_192/RSCO                  td                    0.086       5.482 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[2]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.482         ntR34            
 CLMA_46_196/RSCI                                                          r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[6]/opit_0_A2Q21/RS

 Data arrival time                                                   5.482         Logic Levels: 1  
                                                                                   Logic: 0.272ns(43.800%), Route: 0.349ns(56.200%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.376       3.936 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.352       4.288         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       4.288 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.387       5.675         ntclkbufg_1      
 CLMA_46_196/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[6]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.793       4.882                          
 clock uncertainty                                       0.000       4.882                          

 Removal time                                            0.000       4.882                          

 Data required time                                                  4.882                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.882                          
 Data arrival time                                                   5.482                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.600                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/init_preset/opit_0_inv/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.157  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.897
  Launch Clock Delay      :  5.677
  Clock Pessimism Removal :  0.623
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.374       3.934 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352       4.286         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       4.286 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.391       5.677         ntclkbufg_0      
 CLMA_38_44/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_38_44/Q2                     tco                   0.198       5.875 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=81)       1.510       7.385         u_ipsl_hmic_h_top/global_reset_n
 CLMS_26_129/RS                                                            f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/init_preset/opit_0_inv/RS

 Data arrival time                                                   7.385         Logic Levels: 0  
                                                                                   Logic: 0.198ns(11.593%), Route: 1.510ns(88.407%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      20.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      21.705         _N21             
 USCM_74_105/CLK_USCM              td                    0.000      21.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339      23.044         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.319      23.363 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300      23.663         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000      23.663 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.234      24.897         ntclkbufg_0      
 CLMS_26_129/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/init_preset/opit_0_inv/CLK
 clock pessimism                                         0.623      25.520                          
 clock uncertainty                                      -0.150      25.370                          

 Recovery time                                          -0.203      25.167                          

 Data required time                                                 25.167                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.167                          
 Data arrival time                                                   7.385                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.782                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/presetn/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.157  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.897
  Launch Clock Delay      :  5.677
  Clock Pessimism Removal :  0.623
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.374       3.934 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352       4.286         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       4.286 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.391       5.677         ntclkbufg_0      
 CLMA_38_44/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_38_44/Q2                     tco                   0.198       5.875 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=81)       1.510       7.385         u_ipsl_hmic_h_top/global_reset_n
 CLMS_26_129/RS                                                            f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/presetn/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.385         Logic Levels: 0  
                                                                                   Logic: 0.198ns(11.593%), Route: 1.510ns(88.407%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      20.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      21.705         _N21             
 USCM_74_105/CLK_USCM              td                    0.000      21.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339      23.044         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.319      23.363 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300      23.663         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000      23.663 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.234      24.897         ntclkbufg_0      
 CLMS_26_129/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/presetn/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.623      25.520                          
 clock uncertainty                                      -0.150      25.370                          

 Recovery time                                          -0.203      25.167                          

 Data required time                                                 25.167                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.167                          
 Data arrival time                                                   7.385                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.782                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/rst_cnt[0]/opit_0_inv/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.157  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.897
  Launch Clock Delay      :  5.677
  Clock Pessimism Removal :  0.623
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.374       3.934 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352       4.286         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       4.286 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.391       5.677         ntclkbufg_0      
 CLMA_38_44/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_38_44/Q2                     tco                   0.198       5.875 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=81)       1.510       7.385         u_ipsl_hmic_h_top/global_reset_n
 CLMA_26_128/RS                                                            f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/rst_cnt[0]/opit_0_inv/RS

 Data arrival time                                                   7.385         Logic Levels: 0  
                                                                                   Logic: 0.198ns(11.593%), Route: 1.510ns(88.407%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      20.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      21.705         _N21             
 USCM_74_105/CLK_USCM              td                    0.000      21.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339      23.044         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.319      23.363 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300      23.663         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000      23.663 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.234      24.897         ntclkbufg_0      
 CLMA_26_128/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/rst_cnt[0]/opit_0_inv/CLK
 clock pessimism                                         0.623      25.520                          
 clock uncertainty                                      -0.150      25.370                          

 Recovery time                                          -0.203      25.167                          

 Data required time                                                 25.167                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.167                          
 Data arrival time                                                   7.385                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.782                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/presetn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[5]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.215  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.735
  Launch Clock Delay      :  4.897
  Clock Pessimism Removal :  -0.623
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339       3.044         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.319       3.363 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300       3.663         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       3.663 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.234       4.897         ntclkbufg_0      
 CLMS_26_129/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/presetn/opit_0_inv_L5Q_perm/CLK

 CLMS_26_129/Q0                    tco                   0.185       5.082 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/presetn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.424       5.506         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/presetn
 CLMA_26_116/RSCO                  td                    0.086       5.592 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.592         ntR1428          
 CLMA_26_120/RSCI                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[5]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   5.592         Logic Levels: 1  
                                                                                   Logic: 0.271ns(38.993%), Route: 0.424ns(61.007%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.374       3.934 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352       4.286         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       4.286 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.449       5.735         ntclkbufg_0      
 CLMA_26_120/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[5]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.623       5.112                          
 clock uncertainty                                       0.000       5.112                          

 Removal time                                            0.000       5.112                          

 Data required time                                                  5.112                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.112                          
 Data arrival time                                                   5.592                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.480                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/presetn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[6]/opit_0_inv_AQ_perm/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.215  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.735
  Launch Clock Delay      :  4.897
  Clock Pessimism Removal :  -0.623
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339       3.044         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.319       3.363 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300       3.663         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       3.663 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.234       4.897         ntclkbufg_0      
 CLMS_26_129/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/presetn/opit_0_inv_L5Q_perm/CLK

 CLMS_26_129/Q0                    tco                   0.185       5.082 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/presetn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.424       5.506         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/presetn
 CLMA_26_116/RSCO                  td                    0.086       5.592 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.592         ntR1428          
 CLMA_26_120/RSCI                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[6]/opit_0_inv_AQ_perm/RS

 Data arrival time                                                   5.592         Logic Levels: 1  
                                                                                   Logic: 0.271ns(38.993%), Route: 0.424ns(61.007%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.374       3.934 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352       4.286         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       4.286 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.449       5.735         ntclkbufg_0      
 CLMA_26_120/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[6]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                        -0.623       5.112                          
 clock uncertainty                                       0.000       5.112                          

 Removal time                                            0.000       5.112                          

 Data required time                                                  5.112                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.112                          
 Data arrival time                                                   5.592                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.480                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/srb_dqs_rstn/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.668
  Launch Clock Delay      :  4.844
  Clock Pessimism Removal :  -0.805
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339       3.044         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.319       3.363 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300       3.663         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       3.663 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.181       4.844         ntclkbufg_0      
 CLMA_38_44/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_38_44/Q2                     tco                   0.185       5.029 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=81)       0.237       5.266         u_ipsl_hmic_h_top/global_reset_n
 CLMS_38_49/RSCO                   td                    0.086       5.352 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/ddrphy_rst/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       5.352         ntR114           
 CLMS_38_53/RSCI                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/srb_dqs_rstn/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.352         Logic Levels: 1  
                                                                                   Logic: 0.271ns(53.346%), Route: 0.237ns(46.654%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.374       3.934 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352       4.286         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       4.286 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.382       5.668         ntclkbufg_0      
 CLMS_38_53/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/srb_dqs_rstn/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.805       4.863                          
 clock uncertainty                                       0.000       4.863                          

 Removal time                                            0.000       4.863                          

 Data required time                                                  4.863                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.863                          
 Data arrival time                                                   5.352                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.489                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK
Endpoint    : ddr_init_done (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.374       3.934 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352       4.286         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       4.286 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.411       5.697         ntclkbufg_0      
 CLMA_30_88/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK

 CLMA_30_88/Q0                     tco                   0.198       5.895 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/Q
                                   net (fanout=5)        1.621       7.516         nt_ddr_init_done 
 IOL_151_85/DO                     td                    0.078       7.594 f       ddr_init_done_obuf/opit_1/O
                                   net (fanout=1)        0.000       7.594         ddr_init_done_obuf/ntO
 IOBR_152_85/PAD                   td                    1.886       9.480 f       ddr_init_done_obuf/opit_0/O
                                   net (fanout=1)        0.084       9.564         ddr_init_done    
 P12                                                                       f       ddr_init_done (port)

 Data arrival time                                                   9.564         Logic Levels: 2  
                                                                                   Logic: 2.162ns(55.909%), Route: 1.705ns(44.091%)
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/led0_ddrphy_rst/opit_0_inv_L5Q_perm/CLK
Endpoint    : ddrphy_rst_done (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.374       3.934 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352       4.286         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       4.286 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.400       5.686         ntclkbufg_0      
 CLMS_38_37/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/led0_ddrphy_rst/opit_0_inv_L5Q_perm/CLK

 CLMS_38_37/Q0                     tco                   0.198       5.884 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/led0_ddrphy_rst/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        1.537       7.421         nt_ddrphy_rst_done
 IOL_151_34/DO                     td                    0.078       7.499 f       ddrphy_rst_done_obuf/opit_1/O
                                   net (fanout=1)        0.000       7.499         ddrphy_rst_done_obuf/ntO
 IOBD_152_34/PAD                   td                    1.886       9.385 f       ddrphy_rst_done_obuf/opit_0/O
                                   net (fanout=1)        0.062       9.447         ddrphy_rst_done  
 U15                                                                       f       ddrphy_rst_done (port)

 Data arrival time                                                   9.447         Logic Levels: 2  
                                                                                   Logic: 2.162ns(57.485%), Route: 1.599ns(42.515%)
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/opit_1_IOL/SYSCLK
Endpoint    : tmds_data_n[2] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (falling edge)
                                                         0.000       0.000 f                        
 B5                                                      0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.917       1.010 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.010         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       1.055 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.979       2.034         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.034 f       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.581       3.615         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.372       3.987 f       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.352       4.339         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       4.339 f       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.421       5.760         video_clk5x      
 IOL_151_349/CLK_SYS                                                       f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/opit_1_IOL/SYSCLK

 IOL_151_349/DO                    tco                   0.322       6.082 f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/opit_1_IOL/PADO
                                   net (fanout=1)        0.000       6.082         dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/ntO
 IOBS_152_349/PAD                  td                    1.795       7.877 f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/opit_0/O
                                   net (fanout=1)        0.096       7.973         nt_tmds_data_n[2]
 A10                                                                       f       tmds_data_n[2] (port)

 Data arrival time                                                   7.973         Logic Levels: 1  
                                                                                   Logic: 2.117ns(95.662%), Route: 0.096ns(4.338%)
====================================================================================================

====================================================================================================

Startpoint  : rgb_b[0] (port)
Endpoint    : u_top_color_block_mean/rgb_b_d[0]/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 P14                                                     0.000       0.000 r       rgb_b[0] (port)  
                                   net (fanout=1)        0.075       0.075         rgb_b[0]         
 IOBS_152_9/DIN                    td                    0.734       0.809 r       rgb_b_ibuf[0]/opit_0/O
                                   net (fanout=1)        0.000       0.809         rgb_b_ibuf[0]/ntD
 IOL_151_9/RX_DATA_DD              td                    0.066       0.875 r       rgb_b_ibuf[0]/opit_1/OUT
                                   net (fanout=3)        0.343       1.218         write_data[0]    
 CLMA_130_13/M0                                                            r       u_top_color_block_mean/rgb_b_d[0]/opit_0_inv/D

 Data arrival time                                                   1.218         Logic Levels: 2  
                                                                                   Logic: 0.800ns(65.681%), Route: 0.418ns(34.319%)
====================================================================================================

====================================================================================================

Startpoint  : hs_input (port)
Endpoint    : u_top_color_block_mean/u_block_mean_B/h_reg[2][10]/opit_0_inv_A2Q21/I11
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 R13                                                     0.000       0.000 r       hs_input (port)  
                                   net (fanout=1)        0.047       0.047         hs_input         
 IOBD_152_14/DIN                   td                    0.734       0.781 r       hs_input_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.781         hs_input_ibuf/ntD
 IOL_151_14/RX_DATA_DD             td                    0.066       0.847 r       hs_input_ibuf/opit_1/OUT
                                   net (fanout=766)      0.389       1.236         nt_hs_input      
 CLMS_126_21/D1                                                            r       u_top_color_block_mean/u_block_mean_B/h_reg[2][10]/opit_0_inv_A2Q21/I11

 Data arrival time                                                   1.236         Logic Levels: 2  
                                                                                   Logic: 0.800ns(64.725%), Route: 0.436ns(35.275%)
====================================================================================================

====================================================================================================

Startpoint  : hs_input (port)
Endpoint    : u_top_color_block_mean/u_block_mean_B/h_reg[2][10]/opit_0_inv_A2Q21/I01
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 R13                                                     0.000       0.000 r       hs_input (port)  
                                   net (fanout=1)        0.047       0.047         hs_input         
 IOBD_152_14/DIN                   td                    0.734       0.781 r       hs_input_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.781         hs_input_ibuf/ntD
 IOL_151_14/RX_DATA_DD             td                    0.066       0.847 r       hs_input_ibuf/opit_1/OUT
                                   net (fanout=766)      0.395       1.242         nt_hs_input      
 CLMS_126_21/C1                                                            r       u_top_color_block_mean/u_block_mean_B/h_reg[2][10]/opit_0_inv_A2Q21/I01

 Data arrival time                                                   1.242         Logic Levels: 2  
                                                                                   Logic: 0.800ns(64.412%), Route: 0.442ns(35.588%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.447       10.000          0.553           High Pulse Width  DRM_62_248/CLKB[0]      u_top_fifo_to_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 9.447       10.000          0.553           Low Pulse Width   DRM_62_248/CLKB[0]      u_top_fifo_to_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 9.447       10.000          0.553           Low Pulse Width   DRM_62_228/CLKB[0]      u_top_fifo_to_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
====================================================================================================

{top|pclk_mod_in} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.447     500.000         0.553           High Pulse Width  DRM_122_40/CLKA[0]      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 499.447     500.000         0.553           Low Pulse Width   DRM_122_40/CLKA[0]      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 499.447     500.000         0.553           High Pulse Width  DRM_34_64/CLKA[0]       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
====================================================================================================

{sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 6.177       6.730           0.553           High Pulse Width  DRM_62_188/CLKB[0]      frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 6.177       6.730           0.553           High Pulse Width  DRM_34_208/CLKB[0]      frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
 6.177       6.730           0.553           High Pulse Width  DRM_62_208/CLKB[0]      frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKB[0]
====================================================================================================

{sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 -0.171      1.346           1.517           High Pulse Width  IOL_151_298/CLK_SYS     dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft0/opit_1_IOL/SYSCLK
 -0.171      1.346           1.517           Low Pulse Width   IOL_151_298/CLK_SYS     dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft0/opit_1_IOL/SYSCLK
 -0.171      1.346           1.517           High Pulse Width  IOL_151_350/CLK_SYS     dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft1/opit_1_IOL/SYSCLK
====================================================================================================

{sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 1.840       5.000           3.160           Low Pulse Width   HMEMC_16_1/SRB_IOL40_CLK_SYS
                                                                                       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 1.840       5.000           3.160           High Pulse Width  HMEMC_16_1/SRB_IOL40_CLK_SYS
                                                                                       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 4.447       5.000           0.553           Low Pulse Width   DRM_62_188/CLKA[0]      frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
====================================================================================================

{sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 6.000       10.000          4.000           Low Pulse Width   HMEMC_16_1/SRB_IOL4_CLK_SYS
                                                                                       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PCLK
 6.000       10.000          4.000           High Pulse Width  HMEMC_16_1/SRB_IOL4_CLK_SYS
                                                                                       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PCLK
 9.700       10.000          0.300           Low Pulse Width   CLMA_30_88/CLK          u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK
====================================================================================================

{sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_6_24/CLK_IO        u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_6_24/CLK_IO        u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_6_52/CLK_IO        u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/opit_0/IOCLK
====================================================================================================

{sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.844       2.500           1.656           High Pulse Width  HMEMC_16_1/CLK_PLL      u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 0.844       2.500           1.656           Low Pulse Width   HMEMC_16_1/CLK_PLL      u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
====================================================================================================

====================================================================================================

Inputs and Outputs :
+-----------------------------------------------------------------------------------------+
| Type       | File Name                                                                 
+-----------------------------------------------------------------------------------------+
| Input      | D:/Projects/FPGA_match/final_test_new_funcs/place_route/top_pnr.adf       
| Output     | D:/Projects/FPGA_match/final_test_new_funcs/report_timing/top_rtp.adf     
|            | D:/Projects/FPGA_match/final_test_new_funcs/report_timing/top.rtr         
+-----------------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 668,491,776 bytes
Total CPU  time to report_timing completion : 10.891 sec
Total real time to report_timing completion : 12.000 sec
