Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/Dell/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_controller_behav xil_defaultlib.top_controller xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'probe2' [C:/Users/Dell/fpga/uart/uart_proj/try_receiver_1/try_receiver_1.srcs/sources_1/imports/receiver/Rtop_controller.sv:47]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'o_data_valid' [C:/Users/Dell/fpga/uart/uart_proj/try_receiver_1/try_receiver_1.srcs/sources_1/imports/receiver/Rtop_controller.sv:62]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Dell/fpga/uart/uart_proj/try_receiver_1/try_receiver_1.srcs/sources_1/imports/receiver/seven_segment_drive.sv" Line 35. Module seven_seg_drive(INPUT_WIDTH=8,SEV_SEG_PRESCALAR=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Dell/fpga/uart/uart_proj/try_receiver_1/try_receiver_1.srcs/sources_1/imports/receiver/seven_segment_drive.sv" Line 35. Module seven_seg_drive(INPUT_WIDTH=8,SEV_SEG_PRESCALAR=16) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.vio_0
Compiling module xil_defaultlib.ila_0
Compiling module xil_defaultlib.uart_rx_default
Compiling module xil_defaultlib.seven_seg_drive(INPUT_WIDTH=8,SE...
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=31.75...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.top_controller
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_controller_behav
