# "/opt/he_fpl_svn/fpl_repo/cslc/test/csl_new_bug1/csl_auto_router_valid/./ar14b.csl" 1





csl_enum e_const{
  WORD_WIDTH=8,
  HW_WIDTH=WORD_WIDTH>>1,
    DW_WIDTH=WORD_WIDTH<<1,
    SEL_WIDTH=3,
    CMD_WIDTH=3,
    STAT_WIDTH=5
    };



csl_bitrange br_w(0,WORD_WIDTH-1);
csl_bitrange br_dw(0,DW_WIDTH-1);
csl_bitrange br_hw(HW_WIDTH);
csl_bitrange br_sel(SEL_WIDTH);
csl_bitrange br_cmd(0,CMD_WIDTH-1);
csl_bitrange br_stat(STAT_WIDTH);




csl_interface ifcresclk{
  csl_port reset(input);
  csl_port clock(input);
  ifcresclk(){
  }
};

csl_interface ifc_2w{
  csl_port p1(input,br_w);
  csl_port p2(input,br_w);
  ifc_2w(){
  }
};



csl_unit ua{

  csl_port pout(output,br_dw);
  csl_port psel(output,br_sel);

  ifc_2w ifcin;
  ifcresclk ifcrc;
  ua(){
  }
};

csl_unit ub{

  csl_port pout1(output,br_hw);
  csl_port pout2(output,br_hw);
  csl_port cmdin(input,br_cmd);
  csl_port stat(output,br_stat);

  ifc_2w ifcin;
  ifcresclk ifcrc;
  ub(){
  }
};

csl_unit uc{

  csl_port cmdout(output,br_cmd);
  csl_port stat(input,br_stat);

  ifcresclk ifcrc;
  uc(){
  }
};

csl_unit ud{

  csl_port pin(input,br_w);
  csl_port psel(input,br_sel);

  ifc_2w ifcout;
  ifcresclk ifcrc;
  ud(){
    ifcout.reverse();
  }
};

csl_unit ubc{

  csl_signal scmd(br_cmd);
  csl_signal sstat(br_stat);

  ub ub0(.cmdin(scmd),.stat(sstat));
  uc uc0(.cmdout(scmd),.stat(sstat));
  ubc(){
  }
};

csl_unit uar14b{

  ifc_2w ifcin;
  ifc_2w ifcout;
  ifcresclk ifcrc;

  csl_signal ssel(br_sel);


  ua ua0(.ifcin(ifcin),.psel(br_sel));
  ubc ubc0;
  ud ud0(.ifcout(ifcout),.psel(br_sel));

  uar14b(){
    ifcout.reverse();

    ifcrc.connect_by_pattern(ifcrc);

    ua0.pout.connect_by_name({ub0.ifcin.p1,ub0.ifcin.p2});
    ud0.pin.connect_by_name({pout1,pout2});
  }
};
