0.6
2018.2
Jun 14 2018
20:41:02
D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_ALU/4_bit_ALU.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_ALU/4_bit_ALU.srcs/sim_1/new/sc_four_bit_ALU.v,1550727450,verilog,,,,sc_four_bit_ALU,,,,,,,,
D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_ALU/4_bit_ALU.srcs/sim_1/new/sc_four_bit_ALU_.v,1551506823,verilog,,,,sc_four_bit_ALU_,,,,,,,,
D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_ALU/4_bit_ALU.srcs/sim_1/new/tb_four_bit_ALU.v,1550709487,verilog,,,,tb_four_bit_ALU,,,,,,,,
D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_ALU/4_bit_ALU.srcs/sources_1/new/four_bit_ALU.v,1550726850,verilog,,D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_ALU/4_bit_ALU.srcs/sim_1/new/sc_four_bit_ALU_.v,,four_bit_ALU,,,,,,,,
