// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition"

// DATE "03/07/2014 17:22:19"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module multiplier (
	S,
	Clk,
	Reset,
	Run,
	ClearA_LoadB,
	AhexU,
	AhexL,
	BhexU,
	BhexL,
	Aval,
	Bval,
	X);
input 	logic [7:0] S ;
input 	logic Clk ;
input 	logic Reset ;
input 	logic Run ;
input 	logic ClearA_LoadB ;
output 	logic [6:0] AhexU ;
output 	logic [6:0] AhexL ;
output 	logic [6:0] BhexU ;
output 	logic [6:0] BhexL ;
output 	logic [7:0] Aval ;
output 	logic [7:0] Bval ;
output 	logic X ;

// Design Ports Information
// AhexU[0]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// AhexU[1]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// AhexU[2]	=>  Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// AhexU[3]	=>  Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// AhexU[4]	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// AhexU[5]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// AhexU[6]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// AhexL[0]	=>  Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// AhexL[1]	=>  Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// AhexL[2]	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// AhexL[3]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// AhexL[4]	=>  Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// AhexL[5]	=>  Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// AhexL[6]	=>  Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// BhexU[0]	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// BhexU[1]	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// BhexU[2]	=>  Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// BhexU[3]	=>  Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// BhexU[4]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// BhexU[5]	=>  Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// BhexU[6]	=>  Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// BhexL[0]	=>  Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// BhexL[1]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// BhexL[2]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// BhexL[3]	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// BhexL[4]	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// BhexL[5]	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// BhexL[6]	=>  Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Aval[0]	=>  Location: PIN_J23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Aval[1]	=>  Location: PIN_H25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Aval[2]	=>  Location: PIN_K18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Aval[3]	=>  Location: PIN_K21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Aval[4]	=>  Location: PIN_J26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Aval[5]	=>  Location: PIN_H26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Aval[6]	=>  Location: PIN_J24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Aval[7]	=>  Location: PIN_K23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Bval[0]	=>  Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Bval[1]	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Bval[2]	=>  Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Bval[3]	=>  Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Bval[4]	=>  Location: PIN_H23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Bval[5]	=>  Location: PIN_G25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Bval[6]	=>  Location: PIN_H24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Bval[7]	=>  Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// X	=>  Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Reset	=>  Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ClearA_LoadB	=>  Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// S[4]	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// S[3]	=>  Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// S[2]	=>  Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// S[1]	=>  Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// S[0]	=>  Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Clk	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// S[5]	=>  Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// S[6]	=>  Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// S[7]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Run	=>  Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("multiplier_v.sdo");
// synopsys translate_on

wire \A|Data_out~12_combout ;
wire \nine_bit|four|s~0_combout ;
wire \control_unit|Selector0~2_combout ;
wire \control_unit|Selector0~3_combout ;
wire \control_unit|Selector0~4_combout ;
wire \control_unit|curr_state.F~0_combout ;
wire \Clk~combout ;
wire \Clk~clkctrl_outclk ;
wire \Run~combout ;
wire \Reset~combout ;
wire \control_unit|curr_state.B~0_combout ;
wire \control_unit|curr_state.J~0_combout ;
wire \control_unit|curr_state.K~0_combout ;
wire \control_unit|curr_state.L~0_combout ;
wire \control_unit|curr_state.Ms~0_combout ;
wire \control_unit|curr_state.N~0_combout ;
wire \control_unit|curr_state.O~0_combout ;
wire \control_unit|curr_state.P~0_combout ;
wire \control_unit|curr_state.Q~0_combout ;
wire \control_unit|curr_state.Q~1_combout ;
wire \control_unit|curr_state.W~0_combout ;
wire \control_unit|curr_state.W~0clkctrl_outclk ;
wire \ClearA_LoadB~combout ;
wire \B|Data_out~0_combout ;
wire \control_unit|shift~combout ;
wire \B|Data_out[7]~1_combout ;
wire \B|Data_out~8_combout ;
wire \B|Data_out~7_combout ;
wire \B|Data_out~6_combout ;
wire \B|Data_out~5_combout ;
wire \control_unit|curr_state.G~0_combout ;
wire \control_unit|curr_state.H~0_combout ;
wire \control_unit|curr_state.I~0_combout ;
wire \control_unit|curr_state.A~0_combout ;
wire \control_unit|curr_state.A~1_combout ;
wire \control_unit|curr_state.B~1_combout ;
wire \control_unit|curr_state.C~0_combout ;
wire \control_unit|curr_state.D~0_combout ;
wire \control_unit|curr_state.E~0_combout ;
wire \control_unit|Selector0~0_combout ;
wire \control_unit|Selector0~1_combout ;
wire \control_unit|Selector0~5_combout ;
wire \control_unit|add~combout ;
wire \adder_execute~combout ;
wire \control_unit|Selector20~0_combout ;
wire \control_unit|sub~combout ;
wire \nine_bit|five|s~0_combout ;
wire \clearA~0_combout ;
wire \A|Data_out~8_combout ;
wire \A|Data_out[3]~17_combout ;
wire \A|Data_out~16_combout ;
wire \A|Data_out~13_combout ;
wire \nine_bit|one|c~0_combout ;
wire \nine_bit|two|s~combout ;
wire \A|Data_out~14_combout ;
wire \nine_bit|two|c~0_combout ;
wire \nine_bit|three|s~0_combout ;
wire \A|Data_out~15_combout ;
wire \nine_bit|three|c~0_combout ;
wire \nine_bit|four|c~0_combout ;
wire \nine_bit|five|c~0_combout ;
wire \nine_bit|six|c~0_combout ;
wire \nine_bit|seven|c~0_combout ;
wire \nine_bit|eight|c~0_combout ;
wire \X_reg|Q~0_combout ;
wire \X_reg|Q~regout ;
wire \A|Data_out~18_combout ;
wire \nine_bit|nine|s~0_combout ;
wire \A|Data_out~11_combout ;
wire \nine_bit|seven|s~0_combout ;
wire \A|Data_out~10_combout ;
wire \nine_bit|six|s~0_combout ;
wire \A|Data_out~9_combout ;
wire \HexAU|WideOr6~0_combout ;
wire \HexAU|WideOr5~0_combout ;
wire \HexAU|WideOr4~0_combout ;
wire \HexAU|WideOr3~0_combout ;
wire \HexAU|WideOr2~0_combout ;
wire \HexAU|WideOr1~0_combout ;
wire \HexAU|WideOr0~0_combout ;
wire \HexAL|WideOr6~0_combout ;
wire \HexAL|WideOr5~0_combout ;
wire \HexAL|WideOr4~0_combout ;
wire \HexAL|WideOr3~0_combout ;
wire \HexAL|WideOr2~0_combout ;
wire \HexAL|WideOr1~0_combout ;
wire \HexAL|WideOr0~0_combout ;
wire \B|Data_out~4_combout ;
wire \B|Data_out~3_combout ;
wire \B|Data_out~2_combout ;
wire \HexBU|WideOr6~0_combout ;
wire \HexBU|WideOr5~0_combout ;
wire \HexBU|WideOr4~0_combout ;
wire \HexBU|WideOr3~0_combout ;
wire \HexBU|WideOr2~0_combout ;
wire \HexBU|WideOr1~0_combout ;
wire \HexBU|WideOr0~0_combout ;
wire \HexBL|WideOr6~0_combout ;
wire \HexBL|WideOr5~0_combout ;
wire \HexBL|WideOr4~0_combout ;
wire \HexBL|WideOr3~0_combout ;
wire \HexBL|WideOr2~0_combout ;
wire \HexBL|WideOr1~0_combout ;
wire \HexBL|WideOr0~0_combout ;
wire [7:0] \A|Data_out ;
wire [7:0] \S~combout ;
wire [7:0] \B|Data_out ;


// Location: LCCOMB_X60_Y27_N18
cycloneii_lcell_comb \A|Data_out~12 (
// Equation(s):
// \A|Data_out~12_combout  = (\control_unit|sub~combout  & (\A|Data_out [0] $ ((\S~combout [0])))) # (!\control_unit|sub~combout  & (\control_unit|add~combout  & (\A|Data_out [0] $ (\S~combout [0]))))

	.dataa(\control_unit|sub~combout ),
	.datab(\A|Data_out [0]),
	.datac(\S~combout [0]),
	.datad(\control_unit|add~combout ),
	.cin(gnd),
	.combout(\A|Data_out~12_combout ),
	.cout());
// synopsys translate_off
defparam \A|Data_out~12 .lut_mask = 16'h3C28;
defparam \A|Data_out~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N6
cycloneii_lcell_comb \nine_bit|four|s~0 (
// Equation(s):
// \nine_bit|four|s~0_combout  = \control_unit|sub~combout  $ (\A|Data_out [3] $ (\nine_bit|three|c~0_combout  $ (\S~combout [3])))

	.dataa(\control_unit|sub~combout ),
	.datab(\A|Data_out [3]),
	.datac(\nine_bit|three|c~0_combout ),
	.datad(\S~combout [3]),
	.cin(gnd),
	.combout(\nine_bit|four|s~0_combout ),
	.cout());
// synopsys translate_off
defparam \nine_bit|four|s~0 .lut_mask = 16'h6996;
defparam \nine_bit|four|s~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N4
cycloneii_lcell_comb \control_unit|Selector0~2 (
// Equation(s):
// \control_unit|Selector0~2_combout  = (!\control_unit|curr_state.F~0_combout  & (!\control_unit|curr_state.B~1_combout  & (!\control_unit|curr_state.H~0_combout  & !\control_unit|curr_state.D~0_combout )))

	.dataa(\control_unit|curr_state.F~0_combout ),
	.datab(\control_unit|curr_state.B~1_combout ),
	.datac(\control_unit|curr_state.H~0_combout ),
	.datad(\control_unit|curr_state.D~0_combout ),
	.cin(gnd),
	.combout(\control_unit|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|Selector0~2 .lut_mask = 16'h0001;
defparam \control_unit|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N30
cycloneii_lcell_comb \control_unit|Selector0~3 (
// Equation(s):
// \control_unit|Selector0~3_combout  = (!\control_unit|curr_state.N~0_combout  & (!\control_unit|curr_state.P~0_combout  & (!\control_unit|curr_state.J~0_combout  & !\control_unit|curr_state.L~0_combout )))

	.dataa(\control_unit|curr_state.N~0_combout ),
	.datab(\control_unit|curr_state.P~0_combout ),
	.datac(\control_unit|curr_state.J~0_combout ),
	.datad(\control_unit|curr_state.L~0_combout ),
	.cin(gnd),
	.combout(\control_unit|Selector0~3_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|Selector0~3 .lut_mask = 16'h0001;
defparam \control_unit|Selector0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N16
cycloneii_lcell_comb \control_unit|Selector0~4 (
// Equation(s):
// \control_unit|Selector0~4_combout  = (\control_unit|Selector0~2_combout  & \control_unit|Selector0~3_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\control_unit|Selector0~2_combout ),
	.datad(\control_unit|Selector0~3_combout ),
	.cin(gnd),
	.combout(\control_unit|Selector0~4_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|Selector0~4 .lut_mask = 16'hF000;
defparam \control_unit|Selector0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N20
cycloneii_lcell_comb \control_unit|curr_state.F~0 (
// Equation(s):
// \control_unit|curr_state.F~0_combout  = (\Reset~combout  & ((\control_unit|curr_state.E~0_combout ) # ((\control_unit|curr_state.F~0_combout  & \control_unit|curr_state.B~0_combout ))))

	.dataa(\control_unit|curr_state.F~0_combout ),
	.datab(\control_unit|curr_state.E~0_combout ),
	.datac(\Reset~combout ),
	.datad(\control_unit|curr_state.B~0_combout ),
	.cin(gnd),
	.combout(\control_unit|curr_state.F~0_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|curr_state.F~0 .lut_mask = 16'hE0C0;
defparam \control_unit|curr_state.F~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \S[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\S~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(S[3]));
// synopsys translate_off
defparam \S[3]~I .input_async_reset = "none";
defparam \S[3]~I .input_power_up = "low";
defparam \S[3]~I .input_register_mode = "none";
defparam \S[3]~I .input_sync_reset = "none";
defparam \S[3]~I .oe_async_reset = "none";
defparam \S[3]~I .oe_power_up = "low";
defparam \S[3]~I .oe_register_mode = "none";
defparam \S[3]~I .oe_sync_reset = "none";
defparam \S[3]~I .operation_mode = "input";
defparam \S[3]~I .output_async_reset = "none";
defparam \S[3]~I .output_power_up = "low";
defparam \S[3]~I .output_register_mode = "none";
defparam \S[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Clk~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Clk~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Clk));
// synopsys translate_off
defparam \Clk~I .input_async_reset = "none";
defparam \Clk~I .input_power_up = "low";
defparam \Clk~I .input_register_mode = "none";
defparam \Clk~I .input_sync_reset = "none";
defparam \Clk~I .oe_async_reset = "none";
defparam \Clk~I .oe_power_up = "low";
defparam \Clk~I .oe_register_mode = "none";
defparam \Clk~I .oe_sync_reset = "none";
defparam \Clk~I .operation_mode = "input";
defparam \Clk~I .output_async_reset = "none";
defparam \Clk~I .output_power_up = "low";
defparam \Clk~I .output_register_mode = "none";
defparam \Clk~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneii_clkctrl \Clk~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\Clk~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Clk~clkctrl_outclk ));
// synopsys translate_off
defparam \Clk~clkctrl .clock_type = "global clock";
defparam \Clk~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Run~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Run~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Run));
// synopsys translate_off
defparam \Run~I .input_async_reset = "none";
defparam \Run~I .input_power_up = "low";
defparam \Run~I .input_register_mode = "none";
defparam \Run~I .input_sync_reset = "none";
defparam \Run~I .oe_async_reset = "none";
defparam \Run~I .oe_power_up = "low";
defparam \Run~I .oe_register_mode = "none";
defparam \Run~I .oe_sync_reset = "none";
defparam \Run~I .operation_mode = "input";
defparam \Run~I .output_async_reset = "none";
defparam \Run~I .output_power_up = "low";
defparam \Run~I .output_register_mode = "none";
defparam \Run~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Reset~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Reset~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reset));
// synopsys translate_off
defparam \Reset~I .input_async_reset = "none";
defparam \Reset~I .input_power_up = "low";
defparam \Reset~I .input_register_mode = "none";
defparam \Reset~I .input_sync_reset = "none";
defparam \Reset~I .oe_async_reset = "none";
defparam \Reset~I .oe_power_up = "low";
defparam \Reset~I .oe_register_mode = "none";
defparam \Reset~I .oe_sync_reset = "none";
defparam \Reset~I .operation_mode = "input";
defparam \Reset~I .output_async_reset = "none";
defparam \Reset~I .output_power_up = "low";
defparam \Reset~I .output_register_mode = "none";
defparam \Reset~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N30
cycloneii_lcell_comb \control_unit|curr_state.B~0 (
// Equation(s):
// \control_unit|curr_state.B~0_combout  = (\Run~combout  & (\control_unit|curr_state.W~0_combout )) # (!\Run~combout  & ((\control_unit|curr_state.Q~1_combout )))

	.dataa(vcc),
	.datab(\Run~combout ),
	.datac(\control_unit|curr_state.W~0_combout ),
	.datad(\control_unit|curr_state.Q~1_combout ),
	.cin(gnd),
	.combout(\control_unit|curr_state.B~0_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|curr_state.B~0 .lut_mask = 16'hF3C0;
defparam \control_unit|curr_state.B~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N0
cycloneii_lcell_comb \control_unit|curr_state.J~0 (
// Equation(s):
// \control_unit|curr_state.J~0_combout  = (\Reset~combout  & ((\control_unit|curr_state.I~0_combout ) # ((\control_unit|curr_state.J~0_combout  & \control_unit|curr_state.B~0_combout ))))

	.dataa(\control_unit|curr_state.I~0_combout ),
	.datab(\control_unit|curr_state.J~0_combout ),
	.datac(\Reset~combout ),
	.datad(\control_unit|curr_state.B~0_combout ),
	.cin(gnd),
	.combout(\control_unit|curr_state.J~0_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|curr_state.J~0 .lut_mask = 16'hE0A0;
defparam \control_unit|curr_state.J~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N16
cycloneii_lcell_comb \control_unit|curr_state.K~0 (
// Equation(s):
// \control_unit|curr_state.K~0_combout  = (\Reset~combout  & ((\control_unit|curr_state.J~0_combout ) # ((\control_unit|curr_state.K~0_combout  & \control_unit|curr_state.B~0_combout ))))

	.dataa(\Reset~combout ),
	.datab(\control_unit|curr_state.J~0_combout ),
	.datac(\control_unit|curr_state.K~0_combout ),
	.datad(\control_unit|curr_state.B~0_combout ),
	.cin(gnd),
	.combout(\control_unit|curr_state.K~0_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|curr_state.K~0 .lut_mask = 16'hA888;
defparam \control_unit|curr_state.K~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N2
cycloneii_lcell_comb \control_unit|curr_state.L~0 (
// Equation(s):
// \control_unit|curr_state.L~0_combout  = (\Reset~combout  & ((\control_unit|curr_state.K~0_combout ) # ((\control_unit|curr_state.L~0_combout  & \control_unit|curr_state.B~0_combout ))))

	.dataa(\Reset~combout ),
	.datab(\control_unit|curr_state.L~0_combout ),
	.datac(\control_unit|curr_state.K~0_combout ),
	.datad(\control_unit|curr_state.B~0_combout ),
	.cin(gnd),
	.combout(\control_unit|curr_state.L~0_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|curr_state.L~0 .lut_mask = 16'hA8A0;
defparam \control_unit|curr_state.L~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N20
cycloneii_lcell_comb \control_unit|curr_state.Ms~0 (
// Equation(s):
// \control_unit|curr_state.Ms~0_combout  = (\Reset~combout  & ((\control_unit|curr_state.L~0_combout ) # ((\control_unit|curr_state.Ms~0_combout  & \control_unit|curr_state.B~0_combout ))))

	.dataa(\Reset~combout ),
	.datab(\control_unit|curr_state.L~0_combout ),
	.datac(\control_unit|curr_state.Ms~0_combout ),
	.datad(\control_unit|curr_state.B~0_combout ),
	.cin(gnd),
	.combout(\control_unit|curr_state.Ms~0_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|curr_state.Ms~0 .lut_mask = 16'hA888;
defparam \control_unit|curr_state.Ms~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N4
cycloneii_lcell_comb \control_unit|curr_state.N~0 (
// Equation(s):
// \control_unit|curr_state.N~0_combout  = (\Reset~combout  & ((\control_unit|curr_state.Ms~0_combout ) # ((\control_unit|curr_state.N~0_combout  & \control_unit|curr_state.B~0_combout ))))

	.dataa(\Reset~combout ),
	.datab(\control_unit|curr_state.N~0_combout ),
	.datac(\control_unit|curr_state.Ms~0_combout ),
	.datad(\control_unit|curr_state.B~0_combout ),
	.cin(gnd),
	.combout(\control_unit|curr_state.N~0_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|curr_state.N~0 .lut_mask = 16'hA8A0;
defparam \control_unit|curr_state.N~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N28
cycloneii_lcell_comb \control_unit|curr_state.O~0 (
// Equation(s):
// \control_unit|curr_state.O~0_combout  = (\Reset~combout  & ((\control_unit|curr_state.N~0_combout ) # ((\control_unit|curr_state.O~0_combout  & \control_unit|curr_state.B~0_combout ))))

	.dataa(\Reset~combout ),
	.datab(\control_unit|curr_state.O~0_combout ),
	.datac(\control_unit|curr_state.N~0_combout ),
	.datad(\control_unit|curr_state.B~0_combout ),
	.cin(gnd),
	.combout(\control_unit|curr_state.O~0_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|curr_state.O~0 .lut_mask = 16'hA8A0;
defparam \control_unit|curr_state.O~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N12
cycloneii_lcell_comb \control_unit|curr_state.P~0 (
// Equation(s):
// \control_unit|curr_state.P~0_combout  = (\Reset~combout  & ((\control_unit|curr_state.O~0_combout ) # ((\control_unit|curr_state.P~0_combout  & \control_unit|curr_state.B~0_combout ))))

	.dataa(\Reset~combout ),
	.datab(\control_unit|curr_state.O~0_combout ),
	.datac(\control_unit|curr_state.P~0_combout ),
	.datad(\control_unit|curr_state.B~0_combout ),
	.cin(gnd),
	.combout(\control_unit|curr_state.P~0_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|curr_state.P~0 .lut_mask = 16'hA888;
defparam \control_unit|curr_state.P~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N26
cycloneii_lcell_comb \control_unit|curr_state.Q~0 (
// Equation(s):
// \control_unit|curr_state.Q~0_combout  = (\control_unit|curr_state.P~0_combout ) # ((\control_unit|curr_state.Q~1_combout  & ((\control_unit|curr_state.W~0_combout ) # (!\Run~combout ))))

	.dataa(\control_unit|curr_state.W~0_combout ),
	.datab(\Run~combout ),
	.datac(\control_unit|curr_state.Q~1_combout ),
	.datad(\control_unit|curr_state.P~0_combout ),
	.cin(gnd),
	.combout(\control_unit|curr_state.Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|curr_state.Q~0 .lut_mask = 16'hFFB0;
defparam \control_unit|curr_state.Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N10
cycloneii_lcell_comb \control_unit|curr_state.Q~1 (
// Equation(s):
// \control_unit|curr_state.Q~1_combout  = (\control_unit|curr_state.Q~0_combout  & \Reset~combout )

	.dataa(vcc),
	.datab(\control_unit|curr_state.Q~0_combout ),
	.datac(vcc),
	.datad(\Reset~combout ),
	.cin(gnd),
	.combout(\control_unit|curr_state.Q~1_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|curr_state.Q~1 .lut_mask = 16'hCC00;
defparam \control_unit|curr_state.Q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N14
cycloneii_lcell_comb \control_unit|curr_state.W~0 (
// Equation(s):
// \control_unit|curr_state.W~0_combout  = ((\control_unit|curr_state.W~0_combout  & ((\Run~combout ) # (\control_unit|curr_state.Q~1_combout ))) # (!\control_unit|curr_state.W~0_combout  & (\Run~combout  & \control_unit|curr_state.Q~1_combout ))) # 
// (!\Reset~combout )

	.dataa(\control_unit|curr_state.W~0_combout ),
	.datab(\Run~combout ),
	.datac(\control_unit|curr_state.Q~1_combout ),
	.datad(\Reset~combout ),
	.cin(gnd),
	.combout(\control_unit|curr_state.W~0_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|curr_state.W~0 .lut_mask = 16'hE8FF;
defparam \control_unit|curr_state.W~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G5
cycloneii_clkctrl \control_unit|curr_state.W~0clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\control_unit|curr_state.W~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\control_unit|curr_state.W~0clkctrl_outclk ));
// synopsys translate_off
defparam \control_unit|curr_state.W~0clkctrl .clock_type = "global clock";
defparam \control_unit|curr_state.W~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \S[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\S~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(S[4]));
// synopsys translate_off
defparam \S[4]~I .input_async_reset = "none";
defparam \S[4]~I .input_power_up = "low";
defparam \S[4]~I .input_register_mode = "none";
defparam \S[4]~I .input_sync_reset = "none";
defparam \S[4]~I .oe_async_reset = "none";
defparam \S[4]~I .oe_power_up = "low";
defparam \S[4]~I .oe_register_mode = "none";
defparam \S[4]~I .oe_sync_reset = "none";
defparam \S[4]~I .operation_mode = "input";
defparam \S[4]~I .output_async_reset = "none";
defparam \S[4]~I .output_power_up = "low";
defparam \S[4]~I .output_register_mode = "none";
defparam \S[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \ClearA_LoadB~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\ClearA_LoadB~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ClearA_LoadB));
// synopsys translate_off
defparam \ClearA_LoadB~I .input_async_reset = "none";
defparam \ClearA_LoadB~I .input_power_up = "low";
defparam \ClearA_LoadB~I .input_register_mode = "none";
defparam \ClearA_LoadB~I .input_sync_reset = "none";
defparam \ClearA_LoadB~I .oe_async_reset = "none";
defparam \ClearA_LoadB~I .oe_power_up = "low";
defparam \ClearA_LoadB~I .oe_register_mode = "none";
defparam \ClearA_LoadB~I .oe_sync_reset = "none";
defparam \ClearA_LoadB~I .operation_mode = "input";
defparam \ClearA_LoadB~I .output_async_reset = "none";
defparam \ClearA_LoadB~I .output_power_up = "low";
defparam \ClearA_LoadB~I .output_register_mode = "none";
defparam \ClearA_LoadB~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N24
cycloneii_lcell_comb \B|Data_out~0 (
// Equation(s):
// \B|Data_out~0_combout  = (\ClearA_LoadB~combout  & (\B|Data_out [5])) # (!\ClearA_LoadB~combout  & ((\S~combout [4])))

	.dataa(\B|Data_out [5]),
	.datab(vcc),
	.datac(\S~combout [4]),
	.datad(\ClearA_LoadB~combout ),
	.cin(gnd),
	.combout(\B|Data_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \B|Data_out~0 .lut_mask = 16'hAAF0;
defparam \B|Data_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N28
cycloneii_lcell_comb \control_unit|shift (
// Equation(s):
// \control_unit|shift~combout  = (GLOBAL(\control_unit|curr_state.W~0clkctrl_outclk ) & ((\control_unit|shift~combout ))) # (!GLOBAL(\control_unit|curr_state.W~0clkctrl_outclk ) & (!\control_unit|Selector0~4_combout ))

	.dataa(\control_unit|Selector0~4_combout ),
	.datab(\control_unit|shift~combout ),
	.datac(vcc),
	.datad(\control_unit|curr_state.W~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\control_unit|shift~combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|shift .lut_mask = 16'hCC55;
defparam \control_unit|shift .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N4
cycloneii_lcell_comb \B|Data_out[7]~1 (
// Equation(s):
// \B|Data_out[7]~1_combout  = ((\control_unit|shift~combout ) # (!\Reset~combout )) # (!\ClearA_LoadB~combout )

	.dataa(vcc),
	.datab(\ClearA_LoadB~combout ),
	.datac(\control_unit|shift~combout ),
	.datad(\Reset~combout ),
	.cin(gnd),
	.combout(\B|Data_out[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \B|Data_out[7]~1 .lut_mask = 16'hF3FF;
defparam \B|Data_out[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y27_N25
cycloneii_lcell_ff \B|Data_out[4] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\B|Data_out~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\Reset~combout ),
	.sload(gnd),
	.ena(\B|Data_out[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\B|Data_out [4]));

// Location: LCCOMB_X60_Y27_N0
cycloneii_lcell_comb \B|Data_out~8 (
// Equation(s):
// \B|Data_out~8_combout  = (\ClearA_LoadB~combout  & ((\B|Data_out [4]))) # (!\ClearA_LoadB~combout  & (\S~combout [3]))

	.dataa(\S~combout [3]),
	.datab(vcc),
	.datac(\B|Data_out [4]),
	.datad(\ClearA_LoadB~combout ),
	.cin(gnd),
	.combout(\B|Data_out~8_combout ),
	.cout());
// synopsys translate_off
defparam \B|Data_out~8 .lut_mask = 16'hF0AA;
defparam \B|Data_out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y27_N1
cycloneii_lcell_ff \B|Data_out[3] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\B|Data_out~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\Reset~combout ),
	.sload(gnd),
	.ena(\B|Data_out[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\B|Data_out [3]));

// Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \S[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\S~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(S[2]));
// synopsys translate_off
defparam \S[2]~I .input_async_reset = "none";
defparam \S[2]~I .input_power_up = "low";
defparam \S[2]~I .input_register_mode = "none";
defparam \S[2]~I .input_sync_reset = "none";
defparam \S[2]~I .oe_async_reset = "none";
defparam \S[2]~I .oe_power_up = "low";
defparam \S[2]~I .oe_register_mode = "none";
defparam \S[2]~I .oe_sync_reset = "none";
defparam \S[2]~I .operation_mode = "input";
defparam \S[2]~I .output_async_reset = "none";
defparam \S[2]~I .output_power_up = "low";
defparam \S[2]~I .output_register_mode = "none";
defparam \S[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N26
cycloneii_lcell_comb \B|Data_out~7 (
// Equation(s):
// \B|Data_out~7_combout  = (\ClearA_LoadB~combout  & (\B|Data_out [3])) # (!\ClearA_LoadB~combout  & ((\S~combout [2])))

	.dataa(vcc),
	.datab(\B|Data_out [3]),
	.datac(\S~combout [2]),
	.datad(\ClearA_LoadB~combout ),
	.cin(gnd),
	.combout(\B|Data_out~7_combout ),
	.cout());
// synopsys translate_off
defparam \B|Data_out~7 .lut_mask = 16'hCCF0;
defparam \B|Data_out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y27_N27
cycloneii_lcell_ff \B|Data_out[2] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\B|Data_out~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\Reset~combout ),
	.sload(gnd),
	.ena(\B|Data_out[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\B|Data_out [2]));

// Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \S[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\S~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(S[1]));
// synopsys translate_off
defparam \S[1]~I .input_async_reset = "none";
defparam \S[1]~I .input_power_up = "low";
defparam \S[1]~I .input_register_mode = "none";
defparam \S[1]~I .input_sync_reset = "none";
defparam \S[1]~I .oe_async_reset = "none";
defparam \S[1]~I .oe_power_up = "low";
defparam \S[1]~I .oe_register_mode = "none";
defparam \S[1]~I .oe_sync_reset = "none";
defparam \S[1]~I .operation_mode = "input";
defparam \S[1]~I .output_async_reset = "none";
defparam \S[1]~I .output_power_up = "low";
defparam \S[1]~I .output_register_mode = "none";
defparam \S[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N8
cycloneii_lcell_comb \B|Data_out~6 (
// Equation(s):
// \B|Data_out~6_combout  = (\ClearA_LoadB~combout  & (\B|Data_out [2])) # (!\ClearA_LoadB~combout  & ((\S~combout [1])))

	.dataa(vcc),
	.datab(\B|Data_out [2]),
	.datac(\S~combout [1]),
	.datad(\ClearA_LoadB~combout ),
	.cin(gnd),
	.combout(\B|Data_out~6_combout ),
	.cout());
// synopsys translate_off
defparam \B|Data_out~6 .lut_mask = 16'hCCF0;
defparam \B|Data_out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y27_N9
cycloneii_lcell_ff \B|Data_out[1] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\B|Data_out~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\Reset~combout ),
	.sload(gnd),
	.ena(\B|Data_out[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\B|Data_out [1]));

// Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \S[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\S~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(S[0]));
// synopsys translate_off
defparam \S[0]~I .input_async_reset = "none";
defparam \S[0]~I .input_power_up = "low";
defparam \S[0]~I .input_register_mode = "none";
defparam \S[0]~I .input_sync_reset = "none";
defparam \S[0]~I .oe_async_reset = "none";
defparam \S[0]~I .oe_power_up = "low";
defparam \S[0]~I .oe_register_mode = "none";
defparam \S[0]~I .oe_sync_reset = "none";
defparam \S[0]~I .operation_mode = "input";
defparam \S[0]~I .output_async_reset = "none";
defparam \S[0]~I .output_power_up = "low";
defparam \S[0]~I .output_register_mode = "none";
defparam \S[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N30
cycloneii_lcell_comb \B|Data_out~5 (
// Equation(s):
// \B|Data_out~5_combout  = (\ClearA_LoadB~combout  & (\B|Data_out [1])) # (!\ClearA_LoadB~combout  & ((\S~combout [0])))

	.dataa(vcc),
	.datab(\B|Data_out [1]),
	.datac(\S~combout [0]),
	.datad(\ClearA_LoadB~combout ),
	.cin(gnd),
	.combout(\B|Data_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \B|Data_out~5 .lut_mask = 16'hCCF0;
defparam \B|Data_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y27_N9
cycloneii_lcell_ff \B|Data_out[0] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\B|Data_out~5_combout ),
	.aclr(gnd),
	.sclr(!\Reset~combout ),
	.sload(vcc),
	.ena(\B|Data_out[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\B|Data_out [0]));

// Location: LCCOMB_X61_Y27_N0
cycloneii_lcell_comb \control_unit|curr_state.G~0 (
// Equation(s):
// \control_unit|curr_state.G~0_combout  = (\Reset~combout  & ((\control_unit|curr_state.F~0_combout ) # ((\control_unit|curr_state.G~0_combout  & \control_unit|curr_state.B~0_combout ))))

	.dataa(\control_unit|curr_state.F~0_combout ),
	.datab(\control_unit|curr_state.G~0_combout ),
	.datac(\Reset~combout ),
	.datad(\control_unit|curr_state.B~0_combout ),
	.cin(gnd),
	.combout(\control_unit|curr_state.G~0_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|curr_state.G~0 .lut_mask = 16'hE0A0;
defparam \control_unit|curr_state.G~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N8
cycloneii_lcell_comb \control_unit|curr_state.H~0 (
// Equation(s):
// \control_unit|curr_state.H~0_combout  = (\Reset~combout  & ((\control_unit|curr_state.G~0_combout ) # ((\control_unit|curr_state.H~0_combout  & \control_unit|curr_state.B~0_combout ))))

	.dataa(\Reset~combout ),
	.datab(\control_unit|curr_state.H~0_combout ),
	.datac(\control_unit|curr_state.G~0_combout ),
	.datad(\control_unit|curr_state.B~0_combout ),
	.cin(gnd),
	.combout(\control_unit|curr_state.H~0_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|curr_state.H~0 .lut_mask = 16'hA8A0;
defparam \control_unit|curr_state.H~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N6
cycloneii_lcell_comb \control_unit|curr_state.I~0 (
// Equation(s):
// \control_unit|curr_state.I~0_combout  = (\Reset~combout  & ((\control_unit|curr_state.H~0_combout ) # ((\control_unit|curr_state.I~0_combout  & \control_unit|curr_state.B~0_combout ))))

	.dataa(\control_unit|curr_state.I~0_combout ),
	.datab(\Reset~combout ),
	.datac(\control_unit|curr_state.H~0_combout ),
	.datad(\control_unit|curr_state.B~0_combout ),
	.cin(gnd),
	.combout(\control_unit|curr_state.I~0_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|curr_state.I~0 .lut_mask = 16'hC8C0;
defparam \control_unit|curr_state.I~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N18
cycloneii_lcell_comb \control_unit|curr_state.A~0 (
// Equation(s):
// \control_unit|curr_state.A~0_combout  = (\Run~combout  & (\control_unit|curr_state.A~1_combout  & (\control_unit|curr_state.W~0_combout ))) # (!\Run~combout  & ((\control_unit|curr_state.W~0_combout ) # ((\control_unit|curr_state.A~1_combout  & 
// \control_unit|curr_state.Q~1_combout ))))

	.dataa(\Run~combout ),
	.datab(\control_unit|curr_state.A~1_combout ),
	.datac(\control_unit|curr_state.W~0_combout ),
	.datad(\control_unit|curr_state.Q~1_combout ),
	.cin(gnd),
	.combout(\control_unit|curr_state.A~0_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|curr_state.A~0 .lut_mask = 16'hD4D0;
defparam \control_unit|curr_state.A~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N22
cycloneii_lcell_comb \control_unit|curr_state.A~1 (
// Equation(s):
// \control_unit|curr_state.A~1_combout  = (\control_unit|curr_state.A~0_combout  & \Reset~combout )

	.dataa(vcc),
	.datab(\control_unit|curr_state.A~0_combout ),
	.datac(vcc),
	.datad(\Reset~combout ),
	.cin(gnd),
	.combout(\control_unit|curr_state.A~1_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|curr_state.A~1 .lut_mask = 16'hCC00;
defparam \control_unit|curr_state.A~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N18
cycloneii_lcell_comb \control_unit|curr_state.B~1 (
// Equation(s):
// \control_unit|curr_state.B~1_combout  = (\Reset~combout  & ((\control_unit|curr_state.A~1_combout ) # ((\control_unit|curr_state.B~0_combout  & \control_unit|curr_state.B~1_combout ))))

	.dataa(\Reset~combout ),
	.datab(\control_unit|curr_state.B~0_combout ),
	.datac(\control_unit|curr_state.B~1_combout ),
	.datad(\control_unit|curr_state.A~1_combout ),
	.cin(gnd),
	.combout(\control_unit|curr_state.B~1_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|curr_state.B~1 .lut_mask = 16'hAA80;
defparam \control_unit|curr_state.B~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N24
cycloneii_lcell_comb \control_unit|curr_state.C~0 (
// Equation(s):
// \control_unit|curr_state.C~0_combout  = (\Reset~combout  & ((\control_unit|curr_state.B~1_combout ) # ((\control_unit|curr_state.C~0_combout  & \control_unit|curr_state.B~0_combout ))))

	.dataa(\control_unit|curr_state.C~0_combout ),
	.datab(\control_unit|curr_state.B~1_combout ),
	.datac(\Reset~combout ),
	.datad(\control_unit|curr_state.B~0_combout ),
	.cin(gnd),
	.combout(\control_unit|curr_state.C~0_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|curr_state.C~0 .lut_mask = 16'hE0C0;
defparam \control_unit|curr_state.C~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N22
cycloneii_lcell_comb \control_unit|curr_state.D~0 (
// Equation(s):
// \control_unit|curr_state.D~0_combout  = (\Reset~combout  & ((\control_unit|curr_state.C~0_combout ) # ((\control_unit|curr_state.D~0_combout  & \control_unit|curr_state.B~0_combout ))))

	.dataa(\control_unit|curr_state.D~0_combout ),
	.datab(\control_unit|curr_state.C~0_combout ),
	.datac(\Reset~combout ),
	.datad(\control_unit|curr_state.B~0_combout ),
	.cin(gnd),
	.combout(\control_unit|curr_state.D~0_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|curr_state.D~0 .lut_mask = 16'hE0C0;
defparam \control_unit|curr_state.D~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N24
cycloneii_lcell_comb \control_unit|curr_state.E~0 (
// Equation(s):
// \control_unit|curr_state.E~0_combout  = (\Reset~combout  & ((\control_unit|curr_state.D~0_combout ) # ((\control_unit|curr_state.E~0_combout  & \control_unit|curr_state.B~0_combout ))))

	.dataa(\Reset~combout ),
	.datab(\control_unit|curr_state.D~0_combout ),
	.datac(\control_unit|curr_state.E~0_combout ),
	.datad(\control_unit|curr_state.B~0_combout ),
	.cin(gnd),
	.combout(\control_unit|curr_state.E~0_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|curr_state.E~0 .lut_mask = 16'hA888;
defparam \control_unit|curr_state.E~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N12
cycloneii_lcell_comb \control_unit|Selector0~0 (
// Equation(s):
// \control_unit|Selector0~0_combout  = (\control_unit|curr_state.G~0_combout ) # ((\control_unit|curr_state.E~0_combout ) # ((\control_unit|curr_state.C~0_combout ) # (\control_unit|curr_state.A~1_combout )))

	.dataa(\control_unit|curr_state.G~0_combout ),
	.datab(\control_unit|curr_state.E~0_combout ),
	.datac(\control_unit|curr_state.C~0_combout ),
	.datad(\control_unit|curr_state.A~1_combout ),
	.cin(gnd),
	.combout(\control_unit|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|Selector0~0 .lut_mask = 16'hFFFE;
defparam \control_unit|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N6
cycloneii_lcell_comb \control_unit|Selector0~1 (
// Equation(s):
// \control_unit|Selector0~1_combout  = (\control_unit|curr_state.Ms~0_combout ) # ((\control_unit|curr_state.I~0_combout ) # ((\control_unit|curr_state.K~0_combout ) # (\control_unit|Selector0~0_combout )))

	.dataa(\control_unit|curr_state.Ms~0_combout ),
	.datab(\control_unit|curr_state.I~0_combout ),
	.datac(\control_unit|curr_state.K~0_combout ),
	.datad(\control_unit|Selector0~0_combout ),
	.cin(gnd),
	.combout(\control_unit|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|Selector0~1 .lut_mask = 16'hFFFE;
defparam \control_unit|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N26
cycloneii_lcell_comb \control_unit|Selector0~5 (
// Equation(s):
// \control_unit|Selector0~5_combout  = (\control_unit|Selector0~4_combout  & (!\control_unit|curr_state.O~0_combout  & (\B|Data_out [0] & \control_unit|Selector0~1_combout )))

	.dataa(\control_unit|Selector0~4_combout ),
	.datab(\control_unit|curr_state.O~0_combout ),
	.datac(\B|Data_out [0]),
	.datad(\control_unit|Selector0~1_combout ),
	.cin(gnd),
	.combout(\control_unit|Selector0~5_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|Selector0~5 .lut_mask = 16'h2000;
defparam \control_unit|Selector0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N14
cycloneii_lcell_comb \control_unit|add (
// Equation(s):
// \control_unit|add~combout  = (GLOBAL(\control_unit|curr_state.W~0clkctrl_outclk ) & (\control_unit|add~combout )) # (!GLOBAL(\control_unit|curr_state.W~0clkctrl_outclk ) & ((\control_unit|Selector0~5_combout )))

	.dataa(vcc),
	.datab(\control_unit|add~combout ),
	.datac(\control_unit|curr_state.W~0clkctrl_outclk ),
	.datad(\control_unit|Selector0~5_combout ),
	.cin(gnd),
	.combout(\control_unit|add~combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|add .lut_mask = 16'hCFC0;
defparam \control_unit|add .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N2
cycloneii_lcell_comb adder_execute(
// Equation(s):
// \adder_execute~combout  = (\control_unit|sub~combout ) # (\control_unit|add~combout )

	.dataa(\control_unit|sub~combout ),
	.datab(vcc),
	.datac(\control_unit|add~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\adder_execute~combout ),
	.cout());
// synopsys translate_off
defparam adder_execute.lut_mask = 16'hFAFA;
defparam adder_execute.sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \S[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\S~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(S[7]));
// synopsys translate_off
defparam \S[7]~I .input_async_reset = "none";
defparam \S[7]~I .input_power_up = "low";
defparam \S[7]~I .input_register_mode = "none";
defparam \S[7]~I .input_sync_reset = "none";
defparam \S[7]~I .oe_async_reset = "none";
defparam \S[7]~I .oe_power_up = "low";
defparam \S[7]~I .oe_register_mode = "none";
defparam \S[7]~I .oe_sync_reset = "none";
defparam \S[7]~I .operation_mode = "input";
defparam \S[7]~I .output_async_reset = "none";
defparam \S[7]~I .output_power_up = "low";
defparam \S[7]~I .output_register_mode = "none";
defparam \S[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X64_Y27_N22
cycloneii_lcell_comb \control_unit|Selector20~0 (
// Equation(s):
// \control_unit|Selector20~0_combout  = (\control_unit|curr_state.O~0_combout  & \B|Data_out [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\control_unit|curr_state.O~0_combout ),
	.datad(\B|Data_out [0]),
	.cin(gnd),
	.combout(\control_unit|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|Selector20~0 .lut_mask = 16'hF000;
defparam \control_unit|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y27_N18
cycloneii_lcell_comb \control_unit|sub (
// Equation(s):
// \control_unit|sub~combout  = (GLOBAL(\control_unit|curr_state.W~0clkctrl_outclk ) & (\control_unit|sub~combout )) # (!GLOBAL(\control_unit|curr_state.W~0clkctrl_outclk ) & ((\control_unit|Selector20~0_combout )))

	.dataa(vcc),
	.datab(\control_unit|sub~combout ),
	.datac(\control_unit|curr_state.W~0clkctrl_outclk ),
	.datad(\control_unit|Selector20~0_combout ),
	.cin(gnd),
	.combout(\control_unit|sub~combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|sub .lut_mask = 16'hCFC0;
defparam \control_unit|sub .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \S[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\S~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(S[6]));
// synopsys translate_off
defparam \S[6]~I .input_async_reset = "none";
defparam \S[6]~I .input_power_up = "low";
defparam \S[6]~I .input_register_mode = "none";
defparam \S[6]~I .input_sync_reset = "none";
defparam \S[6]~I .oe_async_reset = "none";
defparam \S[6]~I .oe_power_up = "low";
defparam \S[6]~I .oe_register_mode = "none";
defparam \S[6]~I .oe_sync_reset = "none";
defparam \S[6]~I .operation_mode = "input";
defparam \S[6]~I .output_async_reset = "none";
defparam \S[6]~I .output_power_up = "low";
defparam \S[6]~I .output_register_mode = "none";
defparam \S[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \S[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\S~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(S[5]));
// synopsys translate_off
defparam \S[5]~I .input_async_reset = "none";
defparam \S[5]~I .input_power_up = "low";
defparam \S[5]~I .input_register_mode = "none";
defparam \S[5]~I .input_sync_reset = "none";
defparam \S[5]~I .oe_async_reset = "none";
defparam \S[5]~I .oe_power_up = "low";
defparam \S[5]~I .oe_register_mode = "none";
defparam \S[5]~I .oe_sync_reset = "none";
defparam \S[5]~I .operation_mode = "input";
defparam \S[5]~I .output_async_reset = "none";
defparam \S[5]~I .output_power_up = "low";
defparam \S[5]~I .output_register_mode = "none";
defparam \S[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N28
cycloneii_lcell_comb \nine_bit|five|s~0 (
// Equation(s):
// \nine_bit|five|s~0_combout  = \control_unit|sub~combout  $ (\A|Data_out [4] $ (\S~combout [4] $ (\nine_bit|four|c~0_combout )))

	.dataa(\control_unit|sub~combout ),
	.datab(\A|Data_out [4]),
	.datac(\S~combout [4]),
	.datad(\nine_bit|four|c~0_combout ),
	.cin(gnd),
	.combout(\nine_bit|five|s~0_combout ),
	.cout());
// synopsys translate_off
defparam \nine_bit|five|s~0 .lut_mask = 16'h6996;
defparam \nine_bit|five|s~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y27_N30
cycloneii_lcell_comb \clearA~0 (
// Equation(s):
// \clearA~0_combout  = (\ClearA_LoadB~combout  & \Reset~combout )

	.dataa(vcc),
	.datab(\ClearA_LoadB~combout ),
	.datac(vcc),
	.datad(\Reset~combout ),
	.cin(gnd),
	.combout(\clearA~0_combout ),
	.cout());
// synopsys translate_off
defparam \clearA~0 .lut_mask = 16'hCC00;
defparam \clearA~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y27_N16
cycloneii_lcell_comb \A|Data_out~8 (
// Equation(s):
// \A|Data_out~8_combout  = (\clearA~0_combout  & ((\adder_execute~combout  & ((\nine_bit|five|s~0_combout ))) # (!\adder_execute~combout  & (\A|Data_out [5]))))

	.dataa(\A|Data_out [5]),
	.datab(\nine_bit|five|s~0_combout ),
	.datac(\clearA~0_combout ),
	.datad(\adder_execute~combout ),
	.cin(gnd),
	.combout(\A|Data_out~8_combout ),
	.cout());
// synopsys translate_off
defparam \A|Data_out~8 .lut_mask = 16'hC0A0;
defparam \A|Data_out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y27_N20
cycloneii_lcell_comb \A|Data_out[3]~17 (
// Equation(s):
// \A|Data_out[3]~17_combout  = (\control_unit|sub~combout ) # ((\control_unit|shift~combout ) # ((\control_unit|add~combout ) # (!\clearA~0_combout )))

	.dataa(\control_unit|sub~combout ),
	.datab(\control_unit|shift~combout ),
	.datac(\control_unit|add~combout ),
	.datad(\clearA~0_combout ),
	.cin(gnd),
	.combout(\A|Data_out[3]~17_combout ),
	.cout());
// synopsys translate_off
defparam \A|Data_out[3]~17 .lut_mask = 16'hFEFF;
defparam \A|Data_out[3]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y27_N17
cycloneii_lcell_ff \A|Data_out[4] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\A|Data_out~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\A|Data_out[3]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\A|Data_out [4]));

// Location: LCCOMB_X63_Y27_N22
cycloneii_lcell_comb \A|Data_out~16 (
// Equation(s):
// \A|Data_out~16_combout  = (\clearA~0_combout  & ((\adder_execute~combout  & (\nine_bit|four|s~0_combout )) # (!\adder_execute~combout  & ((\A|Data_out [4])))))

	.dataa(\nine_bit|four|s~0_combout ),
	.datab(\A|Data_out [4]),
	.datac(\clearA~0_combout ),
	.datad(\adder_execute~combout ),
	.cin(gnd),
	.combout(\A|Data_out~16_combout ),
	.cout());
// synopsys translate_off
defparam \A|Data_out~16 .lut_mask = 16'hA0C0;
defparam \A|Data_out~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y27_N23
cycloneii_lcell_ff \A|Data_out[3] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\A|Data_out~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\A|Data_out[3]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\A|Data_out [3]));

// Location: LCCOMB_X64_Y27_N24
cycloneii_lcell_comb \A|Data_out~13 (
// Equation(s):
// \A|Data_out~13_combout  = (\clearA~0_combout  & ((\A|Data_out~12_combout ) # ((\A|Data_out [1] & !\adder_execute~combout ))))

	.dataa(\A|Data_out~12_combout ),
	.datab(\A|Data_out [1]),
	.datac(\clearA~0_combout ),
	.datad(\adder_execute~combout ),
	.cin(gnd),
	.combout(\A|Data_out~13_combout ),
	.cout());
// synopsys translate_off
defparam \A|Data_out~13 .lut_mask = 16'hA0E0;
defparam \A|Data_out~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y27_N25
cycloneii_lcell_ff \A|Data_out[0] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\A|Data_out~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\A|Data_out[3]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\A|Data_out [0]));

// Location: LCCOMB_X64_Y27_N0
cycloneii_lcell_comb \nine_bit|one|c~0 (
// Equation(s):
// \nine_bit|one|c~0_combout  = (\S~combout [0] & (\A|Data_out [0])) # (!\S~combout [0] & ((\control_unit|sub~combout )))

	.dataa(vcc),
	.datab(\S~combout [0]),
	.datac(\A|Data_out [0]),
	.datad(\control_unit|sub~combout ),
	.cin(gnd),
	.combout(\nine_bit|one|c~0_combout ),
	.cout());
// synopsys translate_off
defparam \nine_bit|one|c~0 .lut_mask = 16'hF3C0;
defparam \nine_bit|one|c~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N18
cycloneii_lcell_comb \nine_bit|two|s (
// Equation(s):
// \nine_bit|two|s~combout  = \control_unit|sub~combout  $ (\nine_bit|one|c~0_combout  $ (\A|Data_out [1] $ (\S~combout [1])))

	.dataa(\control_unit|sub~combout ),
	.datab(\nine_bit|one|c~0_combout ),
	.datac(\A|Data_out [1]),
	.datad(\S~combout [1]),
	.cin(gnd),
	.combout(\nine_bit|two|s~combout ),
	.cout());
// synopsys translate_off
defparam \nine_bit|two|s .lut_mask = 16'h6996;
defparam \nine_bit|two|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y27_N14
cycloneii_lcell_comb \A|Data_out~14 (
// Equation(s):
// \A|Data_out~14_combout  = (\clearA~0_combout  & ((\adder_execute~combout  & ((\nine_bit|two|s~combout ))) # (!\adder_execute~combout  & (\A|Data_out [2]))))

	.dataa(\adder_execute~combout ),
	.datab(\A|Data_out [2]),
	.datac(\clearA~0_combout ),
	.datad(\nine_bit|two|s~combout ),
	.cin(gnd),
	.combout(\A|Data_out~14_combout ),
	.cout());
// synopsys translate_off
defparam \A|Data_out~14 .lut_mask = 16'hE040;
defparam \A|Data_out~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y27_N15
cycloneii_lcell_ff \A|Data_out[1] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\A|Data_out~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\A|Data_out[3]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\A|Data_out [1]));

// Location: LCCOMB_X64_Y27_N6
cycloneii_lcell_comb \nine_bit|two|c~0 (
// Equation(s):
// \nine_bit|two|c~0_combout  = (\A|Data_out [1] & ((\nine_bit|one|c~0_combout ) # (\S~combout [1] $ (\control_unit|sub~combout )))) # (!\A|Data_out [1] & (\nine_bit|one|c~0_combout  & (\S~combout [1] $ (\control_unit|sub~combout ))))

	.dataa(\S~combout [1]),
	.datab(\control_unit|sub~combout ),
	.datac(\A|Data_out [1]),
	.datad(\nine_bit|one|c~0_combout ),
	.cin(gnd),
	.combout(\nine_bit|two|c~0_combout ),
	.cout());
// synopsys translate_off
defparam \nine_bit|two|c~0 .lut_mask = 16'hF660;
defparam \nine_bit|two|c~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N4
cycloneii_lcell_comb \nine_bit|three|s~0 (
// Equation(s):
// \nine_bit|three|s~0_combout  = \control_unit|sub~combout  $ (\A|Data_out [2] $ (\S~combout [2] $ (\nine_bit|two|c~0_combout )))

	.dataa(\control_unit|sub~combout ),
	.datab(\A|Data_out [2]),
	.datac(\S~combout [2]),
	.datad(\nine_bit|two|c~0_combout ),
	.cin(gnd),
	.combout(\nine_bit|three|s~0_combout ),
	.cout());
// synopsys translate_off
defparam \nine_bit|three|s~0 .lut_mask = 16'h6996;
defparam \nine_bit|three|s~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y27_N8
cycloneii_lcell_comb \A|Data_out~15 (
// Equation(s):
// \A|Data_out~15_combout  = (\clearA~0_combout  & ((\adder_execute~combout  & ((\nine_bit|three|s~0_combout ))) # (!\adder_execute~combout  & (\A|Data_out [3]))))

	.dataa(\A|Data_out [3]),
	.datab(\nine_bit|three|s~0_combout ),
	.datac(\clearA~0_combout ),
	.datad(\adder_execute~combout ),
	.cin(gnd),
	.combout(\A|Data_out~15_combout ),
	.cout());
// synopsys translate_off
defparam \A|Data_out~15 .lut_mask = 16'hC0A0;
defparam \A|Data_out~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y27_N9
cycloneii_lcell_ff \A|Data_out[2] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\A|Data_out~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\A|Data_out[3]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\A|Data_out [2]));

// Location: LCCOMB_X64_Y27_N12
cycloneii_lcell_comb \nine_bit|three|c~0 (
// Equation(s):
// \nine_bit|three|c~0_combout  = (\A|Data_out [2] & ((\nine_bit|two|c~0_combout ) # (\S~combout [2] $ (\control_unit|sub~combout )))) # (!\A|Data_out [2] & (\nine_bit|two|c~0_combout  & (\S~combout [2] $ (\control_unit|sub~combout ))))

	.dataa(\S~combout [2]),
	.datab(\control_unit|sub~combout ),
	.datac(\A|Data_out [2]),
	.datad(\nine_bit|two|c~0_combout ),
	.cin(gnd),
	.combout(\nine_bit|three|c~0_combout ),
	.cout());
// synopsys translate_off
defparam \nine_bit|three|c~0 .lut_mask = 16'hF660;
defparam \nine_bit|three|c~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y27_N10
cycloneii_lcell_comb \nine_bit|four|c~0 (
// Equation(s):
// \nine_bit|four|c~0_combout  = (\A|Data_out [3] & ((\nine_bit|three|c~0_combout ) # (\S~combout [3] $ (\control_unit|sub~combout )))) # (!\A|Data_out [3] & (\nine_bit|three|c~0_combout  & (\S~combout [3] $ (\control_unit|sub~combout ))))

	.dataa(\S~combout [3]),
	.datab(\control_unit|sub~combout ),
	.datac(\A|Data_out [3]),
	.datad(\nine_bit|three|c~0_combout ),
	.cin(gnd),
	.combout(\nine_bit|four|c~0_combout ),
	.cout());
// synopsys translate_off
defparam \nine_bit|four|c~0 .lut_mask = 16'hF660;
defparam \nine_bit|four|c~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y27_N28
cycloneii_lcell_comb \nine_bit|five|c~0 (
// Equation(s):
// \nine_bit|five|c~0_combout  = (\A|Data_out [4] & ((\nine_bit|four|c~0_combout ) # (\control_unit|sub~combout  $ (\S~combout [4])))) # (!\A|Data_out [4] & (\nine_bit|four|c~0_combout  & (\control_unit|sub~combout  $ (\S~combout [4]))))

	.dataa(\A|Data_out [4]),
	.datab(\control_unit|sub~combout ),
	.datac(\S~combout [4]),
	.datad(\nine_bit|four|c~0_combout ),
	.cin(gnd),
	.combout(\nine_bit|five|c~0_combout ),
	.cout());
// synopsys translate_off
defparam \nine_bit|five|c~0 .lut_mask = 16'hBE28;
defparam \nine_bit|five|c~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y27_N2
cycloneii_lcell_comb \nine_bit|six|c~0 (
// Equation(s):
// \nine_bit|six|c~0_combout  = (\A|Data_out [5] & ((\nine_bit|five|c~0_combout ) # (\control_unit|sub~combout  $ (\S~combout [5])))) # (!\A|Data_out [5] & (\nine_bit|five|c~0_combout  & (\control_unit|sub~combout  $ (\S~combout [5]))))

	.dataa(\A|Data_out [5]),
	.datab(\control_unit|sub~combout ),
	.datac(\S~combout [5]),
	.datad(\nine_bit|five|c~0_combout ),
	.cin(gnd),
	.combout(\nine_bit|six|c~0_combout ),
	.cout());
// synopsys translate_off
defparam \nine_bit|six|c~0 .lut_mask = 16'hBE28;
defparam \nine_bit|six|c~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y27_N4
cycloneii_lcell_comb \nine_bit|seven|c~0 (
// Equation(s):
// \nine_bit|seven|c~0_combout  = (\A|Data_out [6] & ((\nine_bit|six|c~0_combout ) # (\control_unit|sub~combout  $ (\S~combout [6])))) # (!\A|Data_out [6] & (\nine_bit|six|c~0_combout  & (\control_unit|sub~combout  $ (\S~combout [6]))))

	.dataa(\A|Data_out [6]),
	.datab(\control_unit|sub~combout ),
	.datac(\S~combout [6]),
	.datad(\nine_bit|six|c~0_combout ),
	.cin(gnd),
	.combout(\nine_bit|seven|c~0_combout ),
	.cout());
// synopsys translate_off
defparam \nine_bit|seven|c~0 .lut_mask = 16'hBE28;
defparam \nine_bit|seven|c~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N0
cycloneii_lcell_comb \nine_bit|eight|c~0 (
// Equation(s):
// \nine_bit|eight|c~0_combout  = (\A|Data_out [7] & ((\nine_bit|seven|c~0_combout ) # (\control_unit|sub~combout  $ (\S~combout [7])))) # (!\A|Data_out [7] & (\nine_bit|seven|c~0_combout  & (\control_unit|sub~combout  $ (\S~combout [7]))))

	.dataa(\control_unit|sub~combout ),
	.datab(\A|Data_out [7]),
	.datac(\S~combout [7]),
	.datad(\nine_bit|seven|c~0_combout ),
	.cin(gnd),
	.combout(\nine_bit|eight|c~0_combout ),
	.cout());
// synopsys translate_off
defparam \nine_bit|eight|c~0 .lut_mask = 16'hDE48;
defparam \nine_bit|eight|c~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N20
cycloneii_lcell_comb \X_reg|Q~0 (
// Equation(s):
// \X_reg|Q~0_combout  = (\adder_execute~combout  & (\nine_bit|nine|s~0_combout  $ (((\nine_bit|eight|c~0_combout ))))) # (!\adder_execute~combout  & (((\X_reg|Q~regout ))))

	.dataa(\nine_bit|nine|s~0_combout ),
	.datab(\adder_execute~combout ),
	.datac(\X_reg|Q~regout ),
	.datad(\nine_bit|eight|c~0_combout ),
	.cin(gnd),
	.combout(\X_reg|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \X_reg|Q~0 .lut_mask = 16'h74B8;
defparam \X_reg|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y27_N21
cycloneii_lcell_ff \X_reg|Q (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\X_reg|Q~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\Reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\X_reg|Q~regout ));

// Location: LCCOMB_X63_Y27_N26
cycloneii_lcell_comb \A|Data_out~18 (
// Equation(s):
// \A|Data_out~18_combout  = (\Reset~combout  & (\ClearA_LoadB~combout  & ((\adder_execute~combout ) # (\X_reg|Q~regout ))))

	.dataa(\Reset~combout ),
	.datab(\adder_execute~combout ),
	.datac(\X_reg|Q~regout ),
	.datad(\ClearA_LoadB~combout ),
	.cin(gnd),
	.combout(\A|Data_out~18_combout ),
	.cout());
// synopsys translate_off
defparam \A|Data_out~18 .lut_mask = 16'hA800;
defparam \A|Data_out~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N24
cycloneii_lcell_comb \nine_bit|nine|s~0 (
// Equation(s):
// \nine_bit|nine|s~0_combout  = \control_unit|sub~combout  $ (\A|Data_out [7] $ (\S~combout [7]))

	.dataa(\control_unit|sub~combout ),
	.datab(\A|Data_out [7]),
	.datac(\S~combout [7]),
	.datad(vcc),
	.cin(gnd),
	.combout(\nine_bit|nine|s~0_combout ),
	.cout());
// synopsys translate_off
defparam \nine_bit|nine|s~0 .lut_mask = 16'h9696;
defparam \nine_bit|nine|s~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y27_N26
cycloneii_lcell_comb \A|Data_out~11 (
// Equation(s):
// \A|Data_out~11_combout  = (\A|Data_out~18_combout  & ((\nine_bit|seven|c~0_combout  $ (\nine_bit|nine|s~0_combout )) # (!\adder_execute~combout )))

	.dataa(\adder_execute~combout ),
	.datab(\A|Data_out~18_combout ),
	.datac(\nine_bit|seven|c~0_combout ),
	.datad(\nine_bit|nine|s~0_combout ),
	.cin(gnd),
	.combout(\A|Data_out~11_combout ),
	.cout());
// synopsys translate_off
defparam \A|Data_out~11 .lut_mask = 16'h4CC4;
defparam \A|Data_out~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y27_N27
cycloneii_lcell_ff \A|Data_out[7] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\A|Data_out~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\A|Data_out[3]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\A|Data_out [7]));

// Location: LCCOMB_X63_Y27_N30
cycloneii_lcell_comb \nine_bit|seven|s~0 (
// Equation(s):
// \nine_bit|seven|s~0_combout  = \control_unit|sub~combout  $ (\S~combout [6] $ (\A|Data_out [6] $ (\nine_bit|six|c~0_combout )))

	.dataa(\control_unit|sub~combout ),
	.datab(\S~combout [6]),
	.datac(\A|Data_out [6]),
	.datad(\nine_bit|six|c~0_combout ),
	.cin(gnd),
	.combout(\nine_bit|seven|s~0_combout ),
	.cout());
// synopsys translate_off
defparam \nine_bit|seven|s~0 .lut_mask = 16'h6996;
defparam \nine_bit|seven|s~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N16
cycloneii_lcell_comb \A|Data_out~10 (
// Equation(s):
// \A|Data_out~10_combout  = (\clearA~0_combout  & ((\adder_execute~combout  & ((\nine_bit|seven|s~0_combout ))) # (!\adder_execute~combout  & (\A|Data_out [7]))))

	.dataa(\adder_execute~combout ),
	.datab(\A|Data_out [7]),
	.datac(\clearA~0_combout ),
	.datad(\nine_bit|seven|s~0_combout ),
	.cin(gnd),
	.combout(\A|Data_out~10_combout ),
	.cout());
// synopsys translate_off
defparam \A|Data_out~10 .lut_mask = 16'hE040;
defparam \A|Data_out~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y27_N17
cycloneii_lcell_ff \A|Data_out[6] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\A|Data_out~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\A|Data_out[3]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\A|Data_out [6]));

// Location: LCCOMB_X63_Y27_N12
cycloneii_lcell_comb \nine_bit|six|s~0 (
// Equation(s):
// \nine_bit|six|s~0_combout  = \S~combout [5] $ (\A|Data_out [5] $ (\control_unit|sub~combout  $ (\nine_bit|five|c~0_combout )))

	.dataa(\S~combout [5]),
	.datab(\A|Data_out [5]),
	.datac(\control_unit|sub~combout ),
	.datad(\nine_bit|five|c~0_combout ),
	.cin(gnd),
	.combout(\nine_bit|six|s~0_combout ),
	.cout());
// synopsys translate_off
defparam \nine_bit|six|s~0 .lut_mask = 16'h6996;
defparam \nine_bit|six|s~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N14
cycloneii_lcell_comb \A|Data_out~9 (
// Equation(s):
// \A|Data_out~9_combout  = (\clearA~0_combout  & ((\adder_execute~combout  & ((\nine_bit|six|s~0_combout ))) # (!\adder_execute~combout  & (\A|Data_out [6]))))

	.dataa(\A|Data_out [6]),
	.datab(\adder_execute~combout ),
	.datac(\clearA~0_combout ),
	.datad(\nine_bit|six|s~0_combout ),
	.cin(gnd),
	.combout(\A|Data_out~9_combout ),
	.cout());
// synopsys translate_off
defparam \A|Data_out~9 .lut_mask = 16'hE020;
defparam \A|Data_out~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y27_N15
cycloneii_lcell_ff \A|Data_out[5] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\A|Data_out~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\A|Data_out[3]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\A|Data_out [5]));

// Location: LCCOMB_X1_Y24_N4
cycloneii_lcell_comb \HexAU|WideOr6~0 (
// Equation(s):
// \HexAU|WideOr6~0_combout  = (\A|Data_out [6] & (!\A|Data_out [5] & (\A|Data_out [4] $ (!\A|Data_out [7])))) # (!\A|Data_out [6] & (\A|Data_out [4] & (\A|Data_out [5] $ (!\A|Data_out [7]))))

	.dataa(\A|Data_out [6]),
	.datab(\A|Data_out [4]),
	.datac(\A|Data_out [5]),
	.datad(\A|Data_out [7]),
	.cin(gnd),
	.combout(\HexAU|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAU|WideOr6~0 .lut_mask = 16'h4806;
defparam \HexAU|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y24_N14
cycloneii_lcell_comb \HexAU|WideOr5~0 (
// Equation(s):
// \HexAU|WideOr5~0_combout  = (\A|Data_out [5] & ((\A|Data_out [4] & ((\A|Data_out [7]))) # (!\A|Data_out [4] & (\A|Data_out [6])))) # (!\A|Data_out [5] & (\A|Data_out [6] & (\A|Data_out [4] $ (\A|Data_out [7]))))

	.dataa(\A|Data_out [6]),
	.datab(\A|Data_out [4]),
	.datac(\A|Data_out [5]),
	.datad(\A|Data_out [7]),
	.cin(gnd),
	.combout(\HexAU|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAU|WideOr5~0 .lut_mask = 16'hE228;
defparam \HexAU|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y24_N12
cycloneii_lcell_comb \HexAU|WideOr4~0 (
// Equation(s):
// \HexAU|WideOr4~0_combout  = (\A|Data_out [6] & (\A|Data_out [7] & ((\A|Data_out [5]) # (!\A|Data_out [4])))) # (!\A|Data_out [6] & (!\A|Data_out [4] & (\A|Data_out [5] & !\A|Data_out [7])))

	.dataa(\A|Data_out [6]),
	.datab(\A|Data_out [4]),
	.datac(\A|Data_out [5]),
	.datad(\A|Data_out [7]),
	.cin(gnd),
	.combout(\HexAU|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAU|WideOr4~0 .lut_mask = 16'hA210;
defparam \HexAU|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y24_N30
cycloneii_lcell_comb \HexAU|WideOr3~0 (
// Equation(s):
// \HexAU|WideOr3~0_combout  = (\A|Data_out [5] & ((\A|Data_out [6] & (\A|Data_out [4])) # (!\A|Data_out [6] & (!\A|Data_out [4] & \A|Data_out [7])))) # (!\A|Data_out [5] & (!\A|Data_out [7] & (\A|Data_out [6] $ (\A|Data_out [4]))))

	.dataa(\A|Data_out [6]),
	.datab(\A|Data_out [4]),
	.datac(\A|Data_out [5]),
	.datad(\A|Data_out [7]),
	.cin(gnd),
	.combout(\HexAU|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAU|WideOr3~0 .lut_mask = 16'h9086;
defparam \HexAU|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y24_N28
cycloneii_lcell_comb \HexAU|WideOr2~0 (
// Equation(s):
// \HexAU|WideOr2~0_combout  = (\A|Data_out [5] & (((\A|Data_out [4] & !\A|Data_out [7])))) # (!\A|Data_out [5] & ((\A|Data_out [6] & ((!\A|Data_out [7]))) # (!\A|Data_out [6] & (\A|Data_out [4]))))

	.dataa(\A|Data_out [6]),
	.datab(\A|Data_out [4]),
	.datac(\A|Data_out [5]),
	.datad(\A|Data_out [7]),
	.cin(gnd),
	.combout(\HexAU|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAU|WideOr2~0 .lut_mask = 16'h04CE;
defparam \HexAU|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y24_N10
cycloneii_lcell_comb \HexAU|WideOr1~0 (
// Equation(s):
// \HexAU|WideOr1~0_combout  = (\A|Data_out [6] & (\A|Data_out [4] & (\A|Data_out [5] $ (\A|Data_out [7])))) # (!\A|Data_out [6] & (!\A|Data_out [7] & ((\A|Data_out [4]) # (\A|Data_out [5]))))

	.dataa(\A|Data_out [6]),
	.datab(\A|Data_out [4]),
	.datac(\A|Data_out [5]),
	.datad(\A|Data_out [7]),
	.cin(gnd),
	.combout(\HexAU|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAU|WideOr1~0 .lut_mask = 16'h08D4;
defparam \HexAU|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y24_N0
cycloneii_lcell_comb \HexAU|WideOr0~0 (
// Equation(s):
// \HexAU|WideOr0~0_combout  = (\A|Data_out [4] & ((\A|Data_out [7]) # (\A|Data_out [6] $ (\A|Data_out [5])))) # (!\A|Data_out [4] & ((\A|Data_out [5]) # (\A|Data_out [6] $ (\A|Data_out [7]))))

	.dataa(\A|Data_out [6]),
	.datab(\A|Data_out [4]),
	.datac(\A|Data_out [5]),
	.datad(\A|Data_out [7]),
	.cin(gnd),
	.combout(\HexAU|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAU|WideOr0~0 .lut_mask = 16'hFD7A;
defparam \HexAU|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y24_N22
cycloneii_lcell_comb \HexAL|WideOr6~0 (
// Equation(s):
// \HexAL|WideOr6~0_combout  = (\A|Data_out [3] & (\A|Data_out [0] & (\A|Data_out [1] $ (\A|Data_out [2])))) # (!\A|Data_out [3] & (!\A|Data_out [1] & (\A|Data_out [0] $ (\A|Data_out [2]))))

	.dataa(\A|Data_out [3]),
	.datab(\A|Data_out [1]),
	.datac(\A|Data_out [0]),
	.datad(\A|Data_out [2]),
	.cin(gnd),
	.combout(\HexAL|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAL|WideOr6~0 .lut_mask = 16'h2190;
defparam \HexAL|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y24_N20
cycloneii_lcell_comb \HexAL|WideOr5~0 (
// Equation(s):
// \HexAL|WideOr5~0_combout  = (\A|Data_out [3] & ((\A|Data_out [0] & (\A|Data_out [1])) # (!\A|Data_out [0] & ((\A|Data_out [2]))))) # (!\A|Data_out [3] & (\A|Data_out [2] & (\A|Data_out [1] $ (\A|Data_out [0]))))

	.dataa(\A|Data_out [3]),
	.datab(\A|Data_out [1]),
	.datac(\A|Data_out [0]),
	.datad(\A|Data_out [2]),
	.cin(gnd),
	.combout(\HexAL|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAL|WideOr5~0 .lut_mask = 16'h9E80;
defparam \HexAL|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y24_N2
cycloneii_lcell_comb \HexAL|WideOr4~0 (
// Equation(s):
// \HexAL|WideOr4~0_combout  = (\A|Data_out [3] & (\A|Data_out [2] & ((\A|Data_out [1]) # (!\A|Data_out [0])))) # (!\A|Data_out [3] & (\A|Data_out [1] & (!\A|Data_out [0] & !\A|Data_out [2])))

	.dataa(\A|Data_out [3]),
	.datab(\A|Data_out [1]),
	.datac(\A|Data_out [0]),
	.datad(\A|Data_out [2]),
	.cin(gnd),
	.combout(\HexAL|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAL|WideOr4~0 .lut_mask = 16'h8A04;
defparam \HexAL|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y24_N16
cycloneii_lcell_comb \HexAL|WideOr3~0 (
// Equation(s):
// \HexAL|WideOr3~0_combout  = (\A|Data_out [1] & ((\A|Data_out [0] & ((\A|Data_out [2]))) # (!\A|Data_out [0] & (\A|Data_out [3] & !\A|Data_out [2])))) # (!\A|Data_out [1] & (!\A|Data_out [3] & (\A|Data_out [0] $ (\A|Data_out [2]))))

	.dataa(\A|Data_out [3]),
	.datab(\A|Data_out [1]),
	.datac(\A|Data_out [0]),
	.datad(\A|Data_out [2]),
	.cin(gnd),
	.combout(\HexAL|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAL|WideOr3~0 .lut_mask = 16'hC118;
defparam \HexAL|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y24_N18
cycloneii_lcell_comb \HexAL|WideOr2~0 (
// Equation(s):
// \HexAL|WideOr2~0_combout  = (\A|Data_out [1] & (!\A|Data_out [3] & (\A|Data_out [0]))) # (!\A|Data_out [1] & ((\A|Data_out [2] & (!\A|Data_out [3])) # (!\A|Data_out [2] & ((\A|Data_out [0])))))

	.dataa(\A|Data_out [3]),
	.datab(\A|Data_out [1]),
	.datac(\A|Data_out [0]),
	.datad(\A|Data_out [2]),
	.cin(gnd),
	.combout(\HexAL|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAL|WideOr2~0 .lut_mask = 16'h5170;
defparam \HexAL|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y24_N8
cycloneii_lcell_comb \HexAL|WideOr1~0 (
// Equation(s):
// \HexAL|WideOr1~0_combout  = (\A|Data_out [1] & (!\A|Data_out [3] & ((\A|Data_out [0]) # (!\A|Data_out [2])))) # (!\A|Data_out [1] & (\A|Data_out [0] & (\A|Data_out [3] $ (!\A|Data_out [2]))))

	.dataa(\A|Data_out [3]),
	.datab(\A|Data_out [1]),
	.datac(\A|Data_out [0]),
	.datad(\A|Data_out [2]),
	.cin(gnd),
	.combout(\HexAL|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAL|WideOr1~0 .lut_mask = 16'h6054;
defparam \HexAL|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y24_N26
cycloneii_lcell_comb \HexAL|WideOr0~0 (
// Equation(s):
// \HexAL|WideOr0~0_combout  = (\A|Data_out [0] & ((\A|Data_out [3]) # (\A|Data_out [1] $ (\A|Data_out [2])))) # (!\A|Data_out [0] & ((\A|Data_out [1]) # (\A|Data_out [3] $ (\A|Data_out [2]))))

	.dataa(\A|Data_out [3]),
	.datab(\A|Data_out [1]),
	.datac(\A|Data_out [0]),
	.datad(\A|Data_out [2]),
	.cin(gnd),
	.combout(\HexAL|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAL|WideOr0~0 .lut_mask = 16'hBDEE;
defparam \HexAL|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N22
cycloneii_lcell_comb \B|Data_out~4 (
// Equation(s):
// \B|Data_out~4_combout  = (\ClearA_LoadB~combout  & ((\A|Data_out [0]))) # (!\ClearA_LoadB~combout  & (\S~combout [7]))

	.dataa(\S~combout [7]),
	.datab(\A|Data_out [0]),
	.datac(vcc),
	.datad(\ClearA_LoadB~combout ),
	.cin(gnd),
	.combout(\B|Data_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \B|Data_out~4 .lut_mask = 16'hCCAA;
defparam \B|Data_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y27_N23
cycloneii_lcell_ff \B|Data_out[7] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\B|Data_out~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\Reset~combout ),
	.sload(gnd),
	.ena(\B|Data_out[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\B|Data_out [7]));

// Location: LCCOMB_X60_Y27_N20
cycloneii_lcell_comb \B|Data_out~3 (
// Equation(s):
// \B|Data_out~3_combout  = (\ClearA_LoadB~combout  & (\B|Data_out [7])) # (!\ClearA_LoadB~combout  & ((\S~combout [6])))

	.dataa(vcc),
	.datab(\B|Data_out [7]),
	.datac(\S~combout [6]),
	.datad(\ClearA_LoadB~combout ),
	.cin(gnd),
	.combout(\B|Data_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \B|Data_out~3 .lut_mask = 16'hCCF0;
defparam \B|Data_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y27_N21
cycloneii_lcell_ff \B|Data_out[6] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\B|Data_out~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\Reset~combout ),
	.sload(gnd),
	.ena(\B|Data_out[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\B|Data_out [6]));

// Location: LCCOMB_X60_Y27_N6
cycloneii_lcell_comb \B|Data_out~2 (
// Equation(s):
// \B|Data_out~2_combout  = (\ClearA_LoadB~combout  & (\B|Data_out [6])) # (!\ClearA_LoadB~combout  & ((\S~combout [5])))

	.dataa(\B|Data_out [6]),
	.datab(vcc),
	.datac(\S~combout [5]),
	.datad(\ClearA_LoadB~combout ),
	.cin(gnd),
	.combout(\B|Data_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \B|Data_out~2 .lut_mask = 16'hAAF0;
defparam \B|Data_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y27_N7
cycloneii_lcell_ff \B|Data_out[5] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\B|Data_out~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\Reset~combout ),
	.sload(gnd),
	.ena(\B|Data_out[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\B|Data_out [5]));

// Location: LCCOMB_X60_Y27_N10
cycloneii_lcell_comb \HexBU|WideOr6~0 (
// Equation(s):
// \HexBU|WideOr6~0_combout  = (\B|Data_out [6] & (!\B|Data_out [5] & (\B|Data_out [7] $ (!\B|Data_out [4])))) # (!\B|Data_out [6] & (\B|Data_out [4] & (\B|Data_out [7] $ (!\B|Data_out [5]))))

	.dataa(\B|Data_out [6]),
	.datab(\B|Data_out [7]),
	.datac(\B|Data_out [4]),
	.datad(\B|Data_out [5]),
	.cin(gnd),
	.combout(\HexBU|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBU|WideOr6~0 .lut_mask = 16'h4092;
defparam \HexBU|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N16
cycloneii_lcell_comb \HexBU|WideOr5~0 (
// Equation(s):
// \HexBU|WideOr5~0_combout  = (\B|Data_out [7] & ((\B|Data_out [4] & ((\B|Data_out [5]))) # (!\B|Data_out [4] & (\B|Data_out [6])))) # (!\B|Data_out [7] & (\B|Data_out [6] & (\B|Data_out [4] $ (\B|Data_out [5]))))

	.dataa(\B|Data_out [6]),
	.datab(\B|Data_out [7]),
	.datac(\B|Data_out [4]),
	.datad(\B|Data_out [5]),
	.cin(gnd),
	.combout(\HexBU|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBU|WideOr5~0 .lut_mask = 16'hCA28;
defparam \HexBU|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N14
cycloneii_lcell_comb \HexBU|WideOr4~0 (
// Equation(s):
// \HexBU|WideOr4~0_combout  = (\B|Data_out [6] & (\B|Data_out [7] & ((\B|Data_out [5]) # (!\B|Data_out [4])))) # (!\B|Data_out [6] & (!\B|Data_out [7] & (!\B|Data_out [4] & \B|Data_out [5])))

	.dataa(\B|Data_out [6]),
	.datab(\B|Data_out [7]),
	.datac(\B|Data_out [4]),
	.datad(\B|Data_out [5]),
	.cin(gnd),
	.combout(\HexBU|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBU|WideOr4~0 .lut_mask = 16'h8908;
defparam \HexBU|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N12
cycloneii_lcell_comb \HexBU|WideOr3~0 (
// Equation(s):
// \HexBU|WideOr3~0_combout  = (\B|Data_out [5] & ((\B|Data_out [6] & ((\B|Data_out [4]))) # (!\B|Data_out [6] & (\B|Data_out [7] & !\B|Data_out [4])))) # (!\B|Data_out [5] & (!\B|Data_out [7] & (\B|Data_out [6] $ (\B|Data_out [4]))))

	.dataa(\B|Data_out [6]),
	.datab(\B|Data_out [7]),
	.datac(\B|Data_out [4]),
	.datad(\B|Data_out [5]),
	.cin(gnd),
	.combout(\HexBU|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBU|WideOr3~0 .lut_mask = 16'hA412;
defparam \HexBU|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N2
cycloneii_lcell_comb \HexBU|WideOr2~0 (
// Equation(s):
// \HexBU|WideOr2~0_combout  = (\B|Data_out [5] & (((!\B|Data_out [7] & \B|Data_out [4])))) # (!\B|Data_out [5] & ((\B|Data_out [6] & (!\B|Data_out [7])) # (!\B|Data_out [6] & ((\B|Data_out [4])))))

	.dataa(\B|Data_out [6]),
	.datab(\B|Data_out [7]),
	.datac(\B|Data_out [4]),
	.datad(\B|Data_out [5]),
	.cin(gnd),
	.combout(\HexBU|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBU|WideOr2~0 .lut_mask = 16'h3072;
defparam \HexBU|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N28
cycloneii_lcell_comb \HexBU|WideOr1~0 (
// Equation(s):
// \HexBU|WideOr1~0_combout  = (\B|Data_out [6] & (\B|Data_out [4] & (\B|Data_out [7] $ (\B|Data_out [5])))) # (!\B|Data_out [6] & (!\B|Data_out [7] & ((\B|Data_out [4]) # (\B|Data_out [5]))))

	.dataa(\B|Data_out [6]),
	.datab(\B|Data_out [7]),
	.datac(\B|Data_out [4]),
	.datad(\B|Data_out [5]),
	.cin(gnd),
	.combout(\HexBU|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBU|WideOr1~0 .lut_mask = 16'h3190;
defparam \HexBU|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N10
cycloneii_lcell_comb \HexBU|WideOr0~0 (
// Equation(s):
// \HexBU|WideOr0~0_combout  = (\B|Data_out [4] & ((\B|Data_out [7]) # (\B|Data_out [6] $ (\B|Data_out [5])))) # (!\B|Data_out [4] & ((\B|Data_out [5]) # (\B|Data_out [6] $ (\B|Data_out [7]))))

	.dataa(\B|Data_out [6]),
	.datab(\B|Data_out [7]),
	.datac(\B|Data_out [5]),
	.datad(\B|Data_out [4]),
	.cin(gnd),
	.combout(\HexBU|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBU|WideOr0~0 .lut_mask = 16'hDEF6;
defparam \HexBU|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N20
cycloneii_lcell_comb \HexBL|WideOr6~0 (
// Equation(s):
// \HexBL|WideOr6~0_combout  = (\B|Data_out [3] & (\B|Data_out [0] & (\B|Data_out [2] $ (\B|Data_out [1])))) # (!\B|Data_out [3] & (!\B|Data_out [1] & (\B|Data_out [0] $ (\B|Data_out [2]))))

	.dataa(\B|Data_out [0]),
	.datab(\B|Data_out [3]),
	.datac(\B|Data_out [2]),
	.datad(\B|Data_out [1]),
	.cin(gnd),
	.combout(\HexBL|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBL|WideOr6~0 .lut_mask = 16'h0892;
defparam \HexBL|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N6
cycloneii_lcell_comb \HexBL|WideOr5~0 (
// Equation(s):
// \HexBL|WideOr5~0_combout  = (\B|Data_out [3] & ((\B|Data_out [0] & ((\B|Data_out [1]))) # (!\B|Data_out [0] & (\B|Data_out [2])))) # (!\B|Data_out [3] & (\B|Data_out [2] & (\B|Data_out [0] $ (\B|Data_out [1]))))

	.dataa(\B|Data_out [0]),
	.datab(\B|Data_out [3]),
	.datac(\B|Data_out [2]),
	.datad(\B|Data_out [1]),
	.cin(gnd),
	.combout(\HexBL|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBL|WideOr5~0 .lut_mask = 16'hD860;
defparam \HexBL|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N4
cycloneii_lcell_comb \HexBL|WideOr4~0 (
// Equation(s):
// \HexBL|WideOr4~0_combout  = (\B|Data_out [3] & (\B|Data_out [2] & ((\B|Data_out [1]) # (!\B|Data_out [0])))) # (!\B|Data_out [3] & (!\B|Data_out [0] & (!\B|Data_out [2] & \B|Data_out [1])))

	.dataa(\B|Data_out [0]),
	.datab(\B|Data_out [3]),
	.datac(\B|Data_out [2]),
	.datad(\B|Data_out [1]),
	.cin(gnd),
	.combout(\HexBL|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBL|WideOr4~0 .lut_mask = 16'hC140;
defparam \HexBL|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N10
cycloneii_lcell_comb \HexBL|WideOr3~0 (
// Equation(s):
// \HexBL|WideOr3~0_combout  = (\B|Data_out [1] & ((\B|Data_out [0] & ((\B|Data_out [2]))) # (!\B|Data_out [0] & (\B|Data_out [3] & !\B|Data_out [2])))) # (!\B|Data_out [1] & (!\B|Data_out [3] & (\B|Data_out [0] $ (\B|Data_out [2]))))

	.dataa(\B|Data_out [0]),
	.datab(\B|Data_out [3]),
	.datac(\B|Data_out [2]),
	.datad(\B|Data_out [1]),
	.cin(gnd),
	.combout(\HexBL|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBL|WideOr3~0 .lut_mask = 16'hA412;
defparam \HexBL|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N16
cycloneii_lcell_comb \HexBL|WideOr2~0 (
// Equation(s):
// \HexBL|WideOr2~0_combout  = (\B|Data_out [1] & (\B|Data_out [0] & (!\B|Data_out [3]))) # (!\B|Data_out [1] & ((\B|Data_out [2] & ((!\B|Data_out [3]))) # (!\B|Data_out [2] & (\B|Data_out [0]))))

	.dataa(\B|Data_out [0]),
	.datab(\B|Data_out [3]),
	.datac(\B|Data_out [2]),
	.datad(\B|Data_out [1]),
	.cin(gnd),
	.combout(\HexBL|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBL|WideOr2~0 .lut_mask = 16'h223A;
defparam \HexBL|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N22
cycloneii_lcell_comb \HexBL|WideOr1~0 (
// Equation(s):
// \HexBL|WideOr1~0_combout  = (\B|Data_out [0] & (\B|Data_out [3] $ (((\B|Data_out [1]) # (!\B|Data_out [2]))))) # (!\B|Data_out [0] & (!\B|Data_out [3] & (!\B|Data_out [2] & \B|Data_out [1])))

	.dataa(\B|Data_out [0]),
	.datab(\B|Data_out [3]),
	.datac(\B|Data_out [2]),
	.datad(\B|Data_out [1]),
	.cin(gnd),
	.combout(\HexBL|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBL|WideOr1~0 .lut_mask = 16'h2382;
defparam \HexBL|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N12
cycloneii_lcell_comb \HexBL|WideOr0~0 (
// Equation(s):
// \HexBL|WideOr0~0_combout  = (\B|Data_out [0] & ((\B|Data_out [3]) # (\B|Data_out [2] $ (\B|Data_out [1])))) # (!\B|Data_out [0] & ((\B|Data_out [1]) # (\B|Data_out [3] $ (\B|Data_out [2]))))

	.dataa(\B|Data_out [0]),
	.datab(\B|Data_out [3]),
	.datac(\B|Data_out [2]),
	.datad(\B|Data_out [1]),
	.cin(gnd),
	.combout(\HexBL|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBL|WideOr0~0 .lut_mask = 16'hDFBC;
defparam \HexBL|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \AhexU[0]~I (
	.datain(\HexAU|WideOr6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(AhexU[0]));
// synopsys translate_off
defparam \AhexU[0]~I .input_async_reset = "none";
defparam \AhexU[0]~I .input_power_up = "low";
defparam \AhexU[0]~I .input_register_mode = "none";
defparam \AhexU[0]~I .input_sync_reset = "none";
defparam \AhexU[0]~I .oe_async_reset = "none";
defparam \AhexU[0]~I .oe_power_up = "low";
defparam \AhexU[0]~I .oe_register_mode = "none";
defparam \AhexU[0]~I .oe_sync_reset = "none";
defparam \AhexU[0]~I .operation_mode = "output";
defparam \AhexU[0]~I .output_async_reset = "none";
defparam \AhexU[0]~I .output_power_up = "low";
defparam \AhexU[0]~I .output_register_mode = "none";
defparam \AhexU[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \AhexU[1]~I (
	.datain(\HexAU|WideOr5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(AhexU[1]));
// synopsys translate_off
defparam \AhexU[1]~I .input_async_reset = "none";
defparam \AhexU[1]~I .input_power_up = "low";
defparam \AhexU[1]~I .input_register_mode = "none";
defparam \AhexU[1]~I .input_sync_reset = "none";
defparam \AhexU[1]~I .oe_async_reset = "none";
defparam \AhexU[1]~I .oe_power_up = "low";
defparam \AhexU[1]~I .oe_register_mode = "none";
defparam \AhexU[1]~I .oe_sync_reset = "none";
defparam \AhexU[1]~I .operation_mode = "output";
defparam \AhexU[1]~I .output_async_reset = "none";
defparam \AhexU[1]~I .output_power_up = "low";
defparam \AhexU[1]~I .output_register_mode = "none";
defparam \AhexU[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \AhexU[2]~I (
	.datain(\HexAU|WideOr4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(AhexU[2]));
// synopsys translate_off
defparam \AhexU[2]~I .input_async_reset = "none";
defparam \AhexU[2]~I .input_power_up = "low";
defparam \AhexU[2]~I .input_register_mode = "none";
defparam \AhexU[2]~I .input_sync_reset = "none";
defparam \AhexU[2]~I .oe_async_reset = "none";
defparam \AhexU[2]~I .oe_power_up = "low";
defparam \AhexU[2]~I .oe_register_mode = "none";
defparam \AhexU[2]~I .oe_sync_reset = "none";
defparam \AhexU[2]~I .operation_mode = "output";
defparam \AhexU[2]~I .output_async_reset = "none";
defparam \AhexU[2]~I .output_power_up = "low";
defparam \AhexU[2]~I .output_register_mode = "none";
defparam \AhexU[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \AhexU[3]~I (
	.datain(\HexAU|WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(AhexU[3]));
// synopsys translate_off
defparam \AhexU[3]~I .input_async_reset = "none";
defparam \AhexU[3]~I .input_power_up = "low";
defparam \AhexU[3]~I .input_register_mode = "none";
defparam \AhexU[3]~I .input_sync_reset = "none";
defparam \AhexU[3]~I .oe_async_reset = "none";
defparam \AhexU[3]~I .oe_power_up = "low";
defparam \AhexU[3]~I .oe_register_mode = "none";
defparam \AhexU[3]~I .oe_sync_reset = "none";
defparam \AhexU[3]~I .operation_mode = "output";
defparam \AhexU[3]~I .output_async_reset = "none";
defparam \AhexU[3]~I .output_power_up = "low";
defparam \AhexU[3]~I .output_register_mode = "none";
defparam \AhexU[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \AhexU[4]~I (
	.datain(\HexAU|WideOr2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(AhexU[4]));
// synopsys translate_off
defparam \AhexU[4]~I .input_async_reset = "none";
defparam \AhexU[4]~I .input_power_up = "low";
defparam \AhexU[4]~I .input_register_mode = "none";
defparam \AhexU[4]~I .input_sync_reset = "none";
defparam \AhexU[4]~I .oe_async_reset = "none";
defparam \AhexU[4]~I .oe_power_up = "low";
defparam \AhexU[4]~I .oe_register_mode = "none";
defparam \AhexU[4]~I .oe_sync_reset = "none";
defparam \AhexU[4]~I .operation_mode = "output";
defparam \AhexU[4]~I .output_async_reset = "none";
defparam \AhexU[4]~I .output_power_up = "low";
defparam \AhexU[4]~I .output_register_mode = "none";
defparam \AhexU[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \AhexU[5]~I (
	.datain(\HexAU|WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(AhexU[5]));
// synopsys translate_off
defparam \AhexU[5]~I .input_async_reset = "none";
defparam \AhexU[5]~I .input_power_up = "low";
defparam \AhexU[5]~I .input_register_mode = "none";
defparam \AhexU[5]~I .input_sync_reset = "none";
defparam \AhexU[5]~I .oe_async_reset = "none";
defparam \AhexU[5]~I .oe_power_up = "low";
defparam \AhexU[5]~I .oe_register_mode = "none";
defparam \AhexU[5]~I .oe_sync_reset = "none";
defparam \AhexU[5]~I .operation_mode = "output";
defparam \AhexU[5]~I .output_async_reset = "none";
defparam \AhexU[5]~I .output_power_up = "low";
defparam \AhexU[5]~I .output_register_mode = "none";
defparam \AhexU[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \AhexU[6]~I (
	.datain(!\HexAU|WideOr0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(AhexU[6]));
// synopsys translate_off
defparam \AhexU[6]~I .input_async_reset = "none";
defparam \AhexU[6]~I .input_power_up = "low";
defparam \AhexU[6]~I .input_register_mode = "none";
defparam \AhexU[6]~I .input_sync_reset = "none";
defparam \AhexU[6]~I .oe_async_reset = "none";
defparam \AhexU[6]~I .oe_power_up = "low";
defparam \AhexU[6]~I .oe_register_mode = "none";
defparam \AhexU[6]~I .oe_sync_reset = "none";
defparam \AhexU[6]~I .operation_mode = "output";
defparam \AhexU[6]~I .output_async_reset = "none";
defparam \AhexU[6]~I .output_power_up = "low";
defparam \AhexU[6]~I .output_register_mode = "none";
defparam \AhexU[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \AhexL[0]~I (
	.datain(\HexAL|WideOr6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(AhexL[0]));
// synopsys translate_off
defparam \AhexL[0]~I .input_async_reset = "none";
defparam \AhexL[0]~I .input_power_up = "low";
defparam \AhexL[0]~I .input_register_mode = "none";
defparam \AhexL[0]~I .input_sync_reset = "none";
defparam \AhexL[0]~I .oe_async_reset = "none";
defparam \AhexL[0]~I .oe_power_up = "low";
defparam \AhexL[0]~I .oe_register_mode = "none";
defparam \AhexL[0]~I .oe_sync_reset = "none";
defparam \AhexL[0]~I .operation_mode = "output";
defparam \AhexL[0]~I .output_async_reset = "none";
defparam \AhexL[0]~I .output_power_up = "low";
defparam \AhexL[0]~I .output_register_mode = "none";
defparam \AhexL[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \AhexL[1]~I (
	.datain(\HexAL|WideOr5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(AhexL[1]));
// synopsys translate_off
defparam \AhexL[1]~I .input_async_reset = "none";
defparam \AhexL[1]~I .input_power_up = "low";
defparam \AhexL[1]~I .input_register_mode = "none";
defparam \AhexL[1]~I .input_sync_reset = "none";
defparam \AhexL[1]~I .oe_async_reset = "none";
defparam \AhexL[1]~I .oe_power_up = "low";
defparam \AhexL[1]~I .oe_register_mode = "none";
defparam \AhexL[1]~I .oe_sync_reset = "none";
defparam \AhexL[1]~I .operation_mode = "output";
defparam \AhexL[1]~I .output_async_reset = "none";
defparam \AhexL[1]~I .output_power_up = "low";
defparam \AhexL[1]~I .output_register_mode = "none";
defparam \AhexL[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \AhexL[2]~I (
	.datain(\HexAL|WideOr4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(AhexL[2]));
// synopsys translate_off
defparam \AhexL[2]~I .input_async_reset = "none";
defparam \AhexL[2]~I .input_power_up = "low";
defparam \AhexL[2]~I .input_register_mode = "none";
defparam \AhexL[2]~I .input_sync_reset = "none";
defparam \AhexL[2]~I .oe_async_reset = "none";
defparam \AhexL[2]~I .oe_power_up = "low";
defparam \AhexL[2]~I .oe_register_mode = "none";
defparam \AhexL[2]~I .oe_sync_reset = "none";
defparam \AhexL[2]~I .operation_mode = "output";
defparam \AhexL[2]~I .output_async_reset = "none";
defparam \AhexL[2]~I .output_power_up = "low";
defparam \AhexL[2]~I .output_register_mode = "none";
defparam \AhexL[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \AhexL[3]~I (
	.datain(\HexAL|WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(AhexL[3]));
// synopsys translate_off
defparam \AhexL[3]~I .input_async_reset = "none";
defparam \AhexL[3]~I .input_power_up = "low";
defparam \AhexL[3]~I .input_register_mode = "none";
defparam \AhexL[3]~I .input_sync_reset = "none";
defparam \AhexL[3]~I .oe_async_reset = "none";
defparam \AhexL[3]~I .oe_power_up = "low";
defparam \AhexL[3]~I .oe_register_mode = "none";
defparam \AhexL[3]~I .oe_sync_reset = "none";
defparam \AhexL[3]~I .operation_mode = "output";
defparam \AhexL[3]~I .output_async_reset = "none";
defparam \AhexL[3]~I .output_power_up = "low";
defparam \AhexL[3]~I .output_register_mode = "none";
defparam \AhexL[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \AhexL[4]~I (
	.datain(\HexAL|WideOr2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(AhexL[4]));
// synopsys translate_off
defparam \AhexL[4]~I .input_async_reset = "none";
defparam \AhexL[4]~I .input_power_up = "low";
defparam \AhexL[4]~I .input_register_mode = "none";
defparam \AhexL[4]~I .input_sync_reset = "none";
defparam \AhexL[4]~I .oe_async_reset = "none";
defparam \AhexL[4]~I .oe_power_up = "low";
defparam \AhexL[4]~I .oe_register_mode = "none";
defparam \AhexL[4]~I .oe_sync_reset = "none";
defparam \AhexL[4]~I .operation_mode = "output";
defparam \AhexL[4]~I .output_async_reset = "none";
defparam \AhexL[4]~I .output_power_up = "low";
defparam \AhexL[4]~I .output_register_mode = "none";
defparam \AhexL[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \AhexL[5]~I (
	.datain(\HexAL|WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(AhexL[5]));
// synopsys translate_off
defparam \AhexL[5]~I .input_async_reset = "none";
defparam \AhexL[5]~I .input_power_up = "low";
defparam \AhexL[5]~I .input_register_mode = "none";
defparam \AhexL[5]~I .input_sync_reset = "none";
defparam \AhexL[5]~I .oe_async_reset = "none";
defparam \AhexL[5]~I .oe_power_up = "low";
defparam \AhexL[5]~I .oe_register_mode = "none";
defparam \AhexL[5]~I .oe_sync_reset = "none";
defparam \AhexL[5]~I .operation_mode = "output";
defparam \AhexL[5]~I .output_async_reset = "none";
defparam \AhexL[5]~I .output_power_up = "low";
defparam \AhexL[5]~I .output_register_mode = "none";
defparam \AhexL[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \AhexL[6]~I (
	.datain(!\HexAL|WideOr0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(AhexL[6]));
// synopsys translate_off
defparam \AhexL[6]~I .input_async_reset = "none";
defparam \AhexL[6]~I .input_power_up = "low";
defparam \AhexL[6]~I .input_register_mode = "none";
defparam \AhexL[6]~I .input_sync_reset = "none";
defparam \AhexL[6]~I .oe_async_reset = "none";
defparam \AhexL[6]~I .oe_power_up = "low";
defparam \AhexL[6]~I .oe_register_mode = "none";
defparam \AhexL[6]~I .oe_sync_reset = "none";
defparam \AhexL[6]~I .operation_mode = "output";
defparam \AhexL[6]~I .output_async_reset = "none";
defparam \AhexL[6]~I .output_power_up = "low";
defparam \AhexL[6]~I .output_register_mode = "none";
defparam \AhexL[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \BhexU[0]~I (
	.datain(\HexBU|WideOr6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BhexU[0]));
// synopsys translate_off
defparam \BhexU[0]~I .input_async_reset = "none";
defparam \BhexU[0]~I .input_power_up = "low";
defparam \BhexU[0]~I .input_register_mode = "none";
defparam \BhexU[0]~I .input_sync_reset = "none";
defparam \BhexU[0]~I .oe_async_reset = "none";
defparam \BhexU[0]~I .oe_power_up = "low";
defparam \BhexU[0]~I .oe_register_mode = "none";
defparam \BhexU[0]~I .oe_sync_reset = "none";
defparam \BhexU[0]~I .operation_mode = "output";
defparam \BhexU[0]~I .output_async_reset = "none";
defparam \BhexU[0]~I .output_power_up = "low";
defparam \BhexU[0]~I .output_register_mode = "none";
defparam \BhexU[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \BhexU[1]~I (
	.datain(\HexBU|WideOr5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BhexU[1]));
// synopsys translate_off
defparam \BhexU[1]~I .input_async_reset = "none";
defparam \BhexU[1]~I .input_power_up = "low";
defparam \BhexU[1]~I .input_register_mode = "none";
defparam \BhexU[1]~I .input_sync_reset = "none";
defparam \BhexU[1]~I .oe_async_reset = "none";
defparam \BhexU[1]~I .oe_power_up = "low";
defparam \BhexU[1]~I .oe_register_mode = "none";
defparam \BhexU[1]~I .oe_sync_reset = "none";
defparam \BhexU[1]~I .operation_mode = "output";
defparam \BhexU[1]~I .output_async_reset = "none";
defparam \BhexU[1]~I .output_power_up = "low";
defparam \BhexU[1]~I .output_register_mode = "none";
defparam \BhexU[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \BhexU[2]~I (
	.datain(\HexBU|WideOr4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BhexU[2]));
// synopsys translate_off
defparam \BhexU[2]~I .input_async_reset = "none";
defparam \BhexU[2]~I .input_power_up = "low";
defparam \BhexU[2]~I .input_register_mode = "none";
defparam \BhexU[2]~I .input_sync_reset = "none";
defparam \BhexU[2]~I .oe_async_reset = "none";
defparam \BhexU[2]~I .oe_power_up = "low";
defparam \BhexU[2]~I .oe_register_mode = "none";
defparam \BhexU[2]~I .oe_sync_reset = "none";
defparam \BhexU[2]~I .operation_mode = "output";
defparam \BhexU[2]~I .output_async_reset = "none";
defparam \BhexU[2]~I .output_power_up = "low";
defparam \BhexU[2]~I .output_register_mode = "none";
defparam \BhexU[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \BhexU[3]~I (
	.datain(\HexBU|WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BhexU[3]));
// synopsys translate_off
defparam \BhexU[3]~I .input_async_reset = "none";
defparam \BhexU[3]~I .input_power_up = "low";
defparam \BhexU[3]~I .input_register_mode = "none";
defparam \BhexU[3]~I .input_sync_reset = "none";
defparam \BhexU[3]~I .oe_async_reset = "none";
defparam \BhexU[3]~I .oe_power_up = "low";
defparam \BhexU[3]~I .oe_register_mode = "none";
defparam \BhexU[3]~I .oe_sync_reset = "none";
defparam \BhexU[3]~I .operation_mode = "output";
defparam \BhexU[3]~I .output_async_reset = "none";
defparam \BhexU[3]~I .output_power_up = "low";
defparam \BhexU[3]~I .output_register_mode = "none";
defparam \BhexU[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \BhexU[4]~I (
	.datain(\HexBU|WideOr2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BhexU[4]));
// synopsys translate_off
defparam \BhexU[4]~I .input_async_reset = "none";
defparam \BhexU[4]~I .input_power_up = "low";
defparam \BhexU[4]~I .input_register_mode = "none";
defparam \BhexU[4]~I .input_sync_reset = "none";
defparam \BhexU[4]~I .oe_async_reset = "none";
defparam \BhexU[4]~I .oe_power_up = "low";
defparam \BhexU[4]~I .oe_register_mode = "none";
defparam \BhexU[4]~I .oe_sync_reset = "none";
defparam \BhexU[4]~I .operation_mode = "output";
defparam \BhexU[4]~I .output_async_reset = "none";
defparam \BhexU[4]~I .output_power_up = "low";
defparam \BhexU[4]~I .output_register_mode = "none";
defparam \BhexU[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \BhexU[5]~I (
	.datain(\HexBU|WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BhexU[5]));
// synopsys translate_off
defparam \BhexU[5]~I .input_async_reset = "none";
defparam \BhexU[5]~I .input_power_up = "low";
defparam \BhexU[5]~I .input_register_mode = "none";
defparam \BhexU[5]~I .input_sync_reset = "none";
defparam \BhexU[5]~I .oe_async_reset = "none";
defparam \BhexU[5]~I .oe_power_up = "low";
defparam \BhexU[5]~I .oe_register_mode = "none";
defparam \BhexU[5]~I .oe_sync_reset = "none";
defparam \BhexU[5]~I .operation_mode = "output";
defparam \BhexU[5]~I .output_async_reset = "none";
defparam \BhexU[5]~I .output_power_up = "low";
defparam \BhexU[5]~I .output_register_mode = "none";
defparam \BhexU[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \BhexU[6]~I (
	.datain(!\HexBU|WideOr0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BhexU[6]));
// synopsys translate_off
defparam \BhexU[6]~I .input_async_reset = "none";
defparam \BhexU[6]~I .input_power_up = "low";
defparam \BhexU[6]~I .input_register_mode = "none";
defparam \BhexU[6]~I .input_sync_reset = "none";
defparam \BhexU[6]~I .oe_async_reset = "none";
defparam \BhexU[6]~I .oe_power_up = "low";
defparam \BhexU[6]~I .oe_register_mode = "none";
defparam \BhexU[6]~I .oe_sync_reset = "none";
defparam \BhexU[6]~I .operation_mode = "output";
defparam \BhexU[6]~I .output_async_reset = "none";
defparam \BhexU[6]~I .output_power_up = "low";
defparam \BhexU[6]~I .output_register_mode = "none";
defparam \BhexU[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \BhexL[0]~I (
	.datain(\HexBL|WideOr6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BhexL[0]));
// synopsys translate_off
defparam \BhexL[0]~I .input_async_reset = "none";
defparam \BhexL[0]~I .input_power_up = "low";
defparam \BhexL[0]~I .input_register_mode = "none";
defparam \BhexL[0]~I .input_sync_reset = "none";
defparam \BhexL[0]~I .oe_async_reset = "none";
defparam \BhexL[0]~I .oe_power_up = "low";
defparam \BhexL[0]~I .oe_register_mode = "none";
defparam \BhexL[0]~I .oe_sync_reset = "none";
defparam \BhexL[0]~I .operation_mode = "output";
defparam \BhexL[0]~I .output_async_reset = "none";
defparam \BhexL[0]~I .output_power_up = "low";
defparam \BhexL[0]~I .output_register_mode = "none";
defparam \BhexL[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \BhexL[1]~I (
	.datain(\HexBL|WideOr5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BhexL[1]));
// synopsys translate_off
defparam \BhexL[1]~I .input_async_reset = "none";
defparam \BhexL[1]~I .input_power_up = "low";
defparam \BhexL[1]~I .input_register_mode = "none";
defparam \BhexL[1]~I .input_sync_reset = "none";
defparam \BhexL[1]~I .oe_async_reset = "none";
defparam \BhexL[1]~I .oe_power_up = "low";
defparam \BhexL[1]~I .oe_register_mode = "none";
defparam \BhexL[1]~I .oe_sync_reset = "none";
defparam \BhexL[1]~I .operation_mode = "output";
defparam \BhexL[1]~I .output_async_reset = "none";
defparam \BhexL[1]~I .output_power_up = "low";
defparam \BhexL[1]~I .output_register_mode = "none";
defparam \BhexL[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \BhexL[2]~I (
	.datain(\HexBL|WideOr4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BhexL[2]));
// synopsys translate_off
defparam \BhexL[2]~I .input_async_reset = "none";
defparam \BhexL[2]~I .input_power_up = "low";
defparam \BhexL[2]~I .input_register_mode = "none";
defparam \BhexL[2]~I .input_sync_reset = "none";
defparam \BhexL[2]~I .oe_async_reset = "none";
defparam \BhexL[2]~I .oe_power_up = "low";
defparam \BhexL[2]~I .oe_register_mode = "none";
defparam \BhexL[2]~I .oe_sync_reset = "none";
defparam \BhexL[2]~I .operation_mode = "output";
defparam \BhexL[2]~I .output_async_reset = "none";
defparam \BhexL[2]~I .output_power_up = "low";
defparam \BhexL[2]~I .output_register_mode = "none";
defparam \BhexL[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \BhexL[3]~I (
	.datain(\HexBL|WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BhexL[3]));
// synopsys translate_off
defparam \BhexL[3]~I .input_async_reset = "none";
defparam \BhexL[3]~I .input_power_up = "low";
defparam \BhexL[3]~I .input_register_mode = "none";
defparam \BhexL[3]~I .input_sync_reset = "none";
defparam \BhexL[3]~I .oe_async_reset = "none";
defparam \BhexL[3]~I .oe_power_up = "low";
defparam \BhexL[3]~I .oe_register_mode = "none";
defparam \BhexL[3]~I .oe_sync_reset = "none";
defparam \BhexL[3]~I .operation_mode = "output";
defparam \BhexL[3]~I .output_async_reset = "none";
defparam \BhexL[3]~I .output_power_up = "low";
defparam \BhexL[3]~I .output_register_mode = "none";
defparam \BhexL[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \BhexL[4]~I (
	.datain(\HexBL|WideOr2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BhexL[4]));
// synopsys translate_off
defparam \BhexL[4]~I .input_async_reset = "none";
defparam \BhexL[4]~I .input_power_up = "low";
defparam \BhexL[4]~I .input_register_mode = "none";
defparam \BhexL[4]~I .input_sync_reset = "none";
defparam \BhexL[4]~I .oe_async_reset = "none";
defparam \BhexL[4]~I .oe_power_up = "low";
defparam \BhexL[4]~I .oe_register_mode = "none";
defparam \BhexL[4]~I .oe_sync_reset = "none";
defparam \BhexL[4]~I .operation_mode = "output";
defparam \BhexL[4]~I .output_async_reset = "none";
defparam \BhexL[4]~I .output_power_up = "low";
defparam \BhexL[4]~I .output_register_mode = "none";
defparam \BhexL[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \BhexL[5]~I (
	.datain(\HexBL|WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BhexL[5]));
// synopsys translate_off
defparam \BhexL[5]~I .input_async_reset = "none";
defparam \BhexL[5]~I .input_power_up = "low";
defparam \BhexL[5]~I .input_register_mode = "none";
defparam \BhexL[5]~I .input_sync_reset = "none";
defparam \BhexL[5]~I .oe_async_reset = "none";
defparam \BhexL[5]~I .oe_power_up = "low";
defparam \BhexL[5]~I .oe_register_mode = "none";
defparam \BhexL[5]~I .oe_sync_reset = "none";
defparam \BhexL[5]~I .operation_mode = "output";
defparam \BhexL[5]~I .output_async_reset = "none";
defparam \BhexL[5]~I .output_power_up = "low";
defparam \BhexL[5]~I .output_register_mode = "none";
defparam \BhexL[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \BhexL[6]~I (
	.datain(!\HexBL|WideOr0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BhexL[6]));
// synopsys translate_off
defparam \BhexL[6]~I .input_async_reset = "none";
defparam \BhexL[6]~I .input_power_up = "low";
defparam \BhexL[6]~I .input_register_mode = "none";
defparam \BhexL[6]~I .input_sync_reset = "none";
defparam \BhexL[6]~I .oe_async_reset = "none";
defparam \BhexL[6]~I .oe_power_up = "low";
defparam \BhexL[6]~I .oe_register_mode = "none";
defparam \BhexL[6]~I .oe_sync_reset = "none";
defparam \BhexL[6]~I .operation_mode = "output";
defparam \BhexL[6]~I .output_async_reset = "none";
defparam \BhexL[6]~I .output_power_up = "low";
defparam \BhexL[6]~I .output_register_mode = "none";
defparam \BhexL[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Aval[0]~I (
	.datain(\A|Data_out [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Aval[0]));
// synopsys translate_off
defparam \Aval[0]~I .input_async_reset = "none";
defparam \Aval[0]~I .input_power_up = "low";
defparam \Aval[0]~I .input_register_mode = "none";
defparam \Aval[0]~I .input_sync_reset = "none";
defparam \Aval[0]~I .oe_async_reset = "none";
defparam \Aval[0]~I .oe_power_up = "low";
defparam \Aval[0]~I .oe_register_mode = "none";
defparam \Aval[0]~I .oe_sync_reset = "none";
defparam \Aval[0]~I .operation_mode = "output";
defparam \Aval[0]~I .output_async_reset = "none";
defparam \Aval[0]~I .output_power_up = "low";
defparam \Aval[0]~I .output_register_mode = "none";
defparam \Aval[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Aval[1]~I (
	.datain(\A|Data_out [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Aval[1]));
// synopsys translate_off
defparam \Aval[1]~I .input_async_reset = "none";
defparam \Aval[1]~I .input_power_up = "low";
defparam \Aval[1]~I .input_register_mode = "none";
defparam \Aval[1]~I .input_sync_reset = "none";
defparam \Aval[1]~I .oe_async_reset = "none";
defparam \Aval[1]~I .oe_power_up = "low";
defparam \Aval[1]~I .oe_register_mode = "none";
defparam \Aval[1]~I .oe_sync_reset = "none";
defparam \Aval[1]~I .operation_mode = "output";
defparam \Aval[1]~I .output_async_reset = "none";
defparam \Aval[1]~I .output_power_up = "low";
defparam \Aval[1]~I .output_register_mode = "none";
defparam \Aval[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Aval[2]~I (
	.datain(\A|Data_out [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Aval[2]));
// synopsys translate_off
defparam \Aval[2]~I .input_async_reset = "none";
defparam \Aval[2]~I .input_power_up = "low";
defparam \Aval[2]~I .input_register_mode = "none";
defparam \Aval[2]~I .input_sync_reset = "none";
defparam \Aval[2]~I .oe_async_reset = "none";
defparam \Aval[2]~I .oe_power_up = "low";
defparam \Aval[2]~I .oe_register_mode = "none";
defparam \Aval[2]~I .oe_sync_reset = "none";
defparam \Aval[2]~I .operation_mode = "output";
defparam \Aval[2]~I .output_async_reset = "none";
defparam \Aval[2]~I .output_power_up = "low";
defparam \Aval[2]~I .output_register_mode = "none";
defparam \Aval[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Aval[3]~I (
	.datain(\A|Data_out [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Aval[3]));
// synopsys translate_off
defparam \Aval[3]~I .input_async_reset = "none";
defparam \Aval[3]~I .input_power_up = "low";
defparam \Aval[3]~I .input_register_mode = "none";
defparam \Aval[3]~I .input_sync_reset = "none";
defparam \Aval[3]~I .oe_async_reset = "none";
defparam \Aval[3]~I .oe_power_up = "low";
defparam \Aval[3]~I .oe_register_mode = "none";
defparam \Aval[3]~I .oe_sync_reset = "none";
defparam \Aval[3]~I .operation_mode = "output";
defparam \Aval[3]~I .output_async_reset = "none";
defparam \Aval[3]~I .output_power_up = "low";
defparam \Aval[3]~I .output_register_mode = "none";
defparam \Aval[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Aval[4]~I (
	.datain(\A|Data_out [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Aval[4]));
// synopsys translate_off
defparam \Aval[4]~I .input_async_reset = "none";
defparam \Aval[4]~I .input_power_up = "low";
defparam \Aval[4]~I .input_register_mode = "none";
defparam \Aval[4]~I .input_sync_reset = "none";
defparam \Aval[4]~I .oe_async_reset = "none";
defparam \Aval[4]~I .oe_power_up = "low";
defparam \Aval[4]~I .oe_register_mode = "none";
defparam \Aval[4]~I .oe_sync_reset = "none";
defparam \Aval[4]~I .operation_mode = "output";
defparam \Aval[4]~I .output_async_reset = "none";
defparam \Aval[4]~I .output_power_up = "low";
defparam \Aval[4]~I .output_register_mode = "none";
defparam \Aval[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Aval[5]~I (
	.datain(\A|Data_out [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Aval[5]));
// synopsys translate_off
defparam \Aval[5]~I .input_async_reset = "none";
defparam \Aval[5]~I .input_power_up = "low";
defparam \Aval[5]~I .input_register_mode = "none";
defparam \Aval[5]~I .input_sync_reset = "none";
defparam \Aval[5]~I .oe_async_reset = "none";
defparam \Aval[5]~I .oe_power_up = "low";
defparam \Aval[5]~I .oe_register_mode = "none";
defparam \Aval[5]~I .oe_sync_reset = "none";
defparam \Aval[5]~I .operation_mode = "output";
defparam \Aval[5]~I .output_async_reset = "none";
defparam \Aval[5]~I .output_power_up = "low";
defparam \Aval[5]~I .output_register_mode = "none";
defparam \Aval[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Aval[6]~I (
	.datain(\A|Data_out [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Aval[6]));
// synopsys translate_off
defparam \Aval[6]~I .input_async_reset = "none";
defparam \Aval[6]~I .input_power_up = "low";
defparam \Aval[6]~I .input_register_mode = "none";
defparam \Aval[6]~I .input_sync_reset = "none";
defparam \Aval[6]~I .oe_async_reset = "none";
defparam \Aval[6]~I .oe_power_up = "low";
defparam \Aval[6]~I .oe_register_mode = "none";
defparam \Aval[6]~I .oe_sync_reset = "none";
defparam \Aval[6]~I .operation_mode = "output";
defparam \Aval[6]~I .output_async_reset = "none";
defparam \Aval[6]~I .output_power_up = "low";
defparam \Aval[6]~I .output_register_mode = "none";
defparam \Aval[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Aval[7]~I (
	.datain(\A|Data_out [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Aval[7]));
// synopsys translate_off
defparam \Aval[7]~I .input_async_reset = "none";
defparam \Aval[7]~I .input_power_up = "low";
defparam \Aval[7]~I .input_register_mode = "none";
defparam \Aval[7]~I .input_sync_reset = "none";
defparam \Aval[7]~I .oe_async_reset = "none";
defparam \Aval[7]~I .oe_power_up = "low";
defparam \Aval[7]~I .oe_register_mode = "none";
defparam \Aval[7]~I .oe_sync_reset = "none";
defparam \Aval[7]~I .operation_mode = "output";
defparam \Aval[7]~I .output_async_reset = "none";
defparam \Aval[7]~I .output_power_up = "low";
defparam \Aval[7]~I .output_register_mode = "none";
defparam \Aval[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Bval[0]~I (
	.datain(\B|Data_out [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Bval[0]));
// synopsys translate_off
defparam \Bval[0]~I .input_async_reset = "none";
defparam \Bval[0]~I .input_power_up = "low";
defparam \Bval[0]~I .input_register_mode = "none";
defparam \Bval[0]~I .input_sync_reset = "none";
defparam \Bval[0]~I .oe_async_reset = "none";
defparam \Bval[0]~I .oe_power_up = "low";
defparam \Bval[0]~I .oe_register_mode = "none";
defparam \Bval[0]~I .oe_sync_reset = "none";
defparam \Bval[0]~I .operation_mode = "output";
defparam \Bval[0]~I .output_async_reset = "none";
defparam \Bval[0]~I .output_power_up = "low";
defparam \Bval[0]~I .output_register_mode = "none";
defparam \Bval[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Bval[1]~I (
	.datain(\B|Data_out [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Bval[1]));
// synopsys translate_off
defparam \Bval[1]~I .input_async_reset = "none";
defparam \Bval[1]~I .input_power_up = "low";
defparam \Bval[1]~I .input_register_mode = "none";
defparam \Bval[1]~I .input_sync_reset = "none";
defparam \Bval[1]~I .oe_async_reset = "none";
defparam \Bval[1]~I .oe_power_up = "low";
defparam \Bval[1]~I .oe_register_mode = "none";
defparam \Bval[1]~I .oe_sync_reset = "none";
defparam \Bval[1]~I .operation_mode = "output";
defparam \Bval[1]~I .output_async_reset = "none";
defparam \Bval[1]~I .output_power_up = "low";
defparam \Bval[1]~I .output_register_mode = "none";
defparam \Bval[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Bval[2]~I (
	.datain(\B|Data_out [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Bval[2]));
// synopsys translate_off
defparam \Bval[2]~I .input_async_reset = "none";
defparam \Bval[2]~I .input_power_up = "low";
defparam \Bval[2]~I .input_register_mode = "none";
defparam \Bval[2]~I .input_sync_reset = "none";
defparam \Bval[2]~I .oe_async_reset = "none";
defparam \Bval[2]~I .oe_power_up = "low";
defparam \Bval[2]~I .oe_register_mode = "none";
defparam \Bval[2]~I .oe_sync_reset = "none";
defparam \Bval[2]~I .operation_mode = "output";
defparam \Bval[2]~I .output_async_reset = "none";
defparam \Bval[2]~I .output_power_up = "low";
defparam \Bval[2]~I .output_register_mode = "none";
defparam \Bval[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Bval[3]~I (
	.datain(\B|Data_out [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Bval[3]));
// synopsys translate_off
defparam \Bval[3]~I .input_async_reset = "none";
defparam \Bval[3]~I .input_power_up = "low";
defparam \Bval[3]~I .input_register_mode = "none";
defparam \Bval[3]~I .input_sync_reset = "none";
defparam \Bval[3]~I .oe_async_reset = "none";
defparam \Bval[3]~I .oe_power_up = "low";
defparam \Bval[3]~I .oe_register_mode = "none";
defparam \Bval[3]~I .oe_sync_reset = "none";
defparam \Bval[3]~I .operation_mode = "output";
defparam \Bval[3]~I .output_async_reset = "none";
defparam \Bval[3]~I .output_power_up = "low";
defparam \Bval[3]~I .output_register_mode = "none";
defparam \Bval[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Bval[4]~I (
	.datain(\B|Data_out [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Bval[4]));
// synopsys translate_off
defparam \Bval[4]~I .input_async_reset = "none";
defparam \Bval[4]~I .input_power_up = "low";
defparam \Bval[4]~I .input_register_mode = "none";
defparam \Bval[4]~I .input_sync_reset = "none";
defparam \Bval[4]~I .oe_async_reset = "none";
defparam \Bval[4]~I .oe_power_up = "low";
defparam \Bval[4]~I .oe_register_mode = "none";
defparam \Bval[4]~I .oe_sync_reset = "none";
defparam \Bval[4]~I .operation_mode = "output";
defparam \Bval[4]~I .output_async_reset = "none";
defparam \Bval[4]~I .output_power_up = "low";
defparam \Bval[4]~I .output_register_mode = "none";
defparam \Bval[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Bval[5]~I (
	.datain(\B|Data_out [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Bval[5]));
// synopsys translate_off
defparam \Bval[5]~I .input_async_reset = "none";
defparam \Bval[5]~I .input_power_up = "low";
defparam \Bval[5]~I .input_register_mode = "none";
defparam \Bval[5]~I .input_sync_reset = "none";
defparam \Bval[5]~I .oe_async_reset = "none";
defparam \Bval[5]~I .oe_power_up = "low";
defparam \Bval[5]~I .oe_register_mode = "none";
defparam \Bval[5]~I .oe_sync_reset = "none";
defparam \Bval[5]~I .operation_mode = "output";
defparam \Bval[5]~I .output_async_reset = "none";
defparam \Bval[5]~I .output_power_up = "low";
defparam \Bval[5]~I .output_register_mode = "none";
defparam \Bval[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Bval[6]~I (
	.datain(\B|Data_out [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Bval[6]));
// synopsys translate_off
defparam \Bval[6]~I .input_async_reset = "none";
defparam \Bval[6]~I .input_power_up = "low";
defparam \Bval[6]~I .input_register_mode = "none";
defparam \Bval[6]~I .input_sync_reset = "none";
defparam \Bval[6]~I .oe_async_reset = "none";
defparam \Bval[6]~I .oe_power_up = "low";
defparam \Bval[6]~I .oe_register_mode = "none";
defparam \Bval[6]~I .oe_sync_reset = "none";
defparam \Bval[6]~I .operation_mode = "output";
defparam \Bval[6]~I .output_async_reset = "none";
defparam \Bval[6]~I .output_power_up = "low";
defparam \Bval[6]~I .output_register_mode = "none";
defparam \Bval[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Bval[7]~I (
	.datain(\B|Data_out [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Bval[7]));
// synopsys translate_off
defparam \Bval[7]~I .input_async_reset = "none";
defparam \Bval[7]~I .input_power_up = "low";
defparam \Bval[7]~I .input_register_mode = "none";
defparam \Bval[7]~I .input_sync_reset = "none";
defparam \Bval[7]~I .oe_async_reset = "none";
defparam \Bval[7]~I .oe_power_up = "low";
defparam \Bval[7]~I .oe_register_mode = "none";
defparam \Bval[7]~I .oe_sync_reset = "none";
defparam \Bval[7]~I .operation_mode = "output";
defparam \Bval[7]~I .output_async_reset = "none";
defparam \Bval[7]~I .output_power_up = "low";
defparam \Bval[7]~I .output_register_mode = "none";
defparam \Bval[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \X~I (
	.datain(\X_reg|Q~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(X));
// synopsys translate_off
defparam \X~I .input_async_reset = "none";
defparam \X~I .input_power_up = "low";
defparam \X~I .input_register_mode = "none";
defparam \X~I .input_sync_reset = "none";
defparam \X~I .oe_async_reset = "none";
defparam \X~I .oe_power_up = "low";
defparam \X~I .oe_register_mode = "none";
defparam \X~I .oe_sync_reset = "none";
defparam \X~I .operation_mode = "output";
defparam \X~I .output_async_reset = "none";
defparam \X~I .output_power_up = "low";
defparam \X~I .output_register_mode = "none";
defparam \X~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
