verilog xil_defaultlib --include "../../../../hdmi_vdma.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../hdmi_vdma.srcs/sources_1/bd/design_1/ipshared/6b56/hdl" --include "../../../../hdmi_vdma.srcs/sources_1/bd/design_1/ipshared/7af1/hdl" --include "../../../../hdmi_vdma.srcs/sources_1/bd/design_1/ipshared/8b3d" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/sim/design_1_v_axi4s_vid_out_0_0.v" \
"../../../../hdmi_vdma.srcs/sources_1/bd/design_1/ipshared/d9e4/IPSRC/sccb_control.v" \
"../../../../hdmi_vdma.srcs/sources_1/bd/design_1/ipshared/d9e4/IPSRC/I2C_OV7670_RGB565_Config.v" \
"../../../../hdmi_vdma.srcs/sources_1/bd/design_1/ipshared/d9e4/IPSRC/hdmi_ddr_output.v" \
"../../../../hdmi_vdma.srcs/sources_1/bd/design_1/ipshared/d9e4/IPSRC/convert_444_422.v" \
"../../../../hdmi_vdma.srcs/sources_1/bd/design_1/ipshared/d9e4/IPSRC/colour_space_conversion.v" \
"../../../../hdmi_vdma.srcs/sources_1/bd/design_1/ipshared/d9e4/IPSRC/sccb.v" \
"../../../../hdmi_vdma.srcs/sources_1/bd/design_1/ipshared/d9e4/IPSRC/hdmi_display.v" \
"../../../bd/design_1/ip/design_1_hdmi_display_0_0/sim/design_1_hdmi_display_0_0.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v" \
"../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../bd/design_1/sim/design_1.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
