\hypertarget{struct_f_m_c___p_c_c_a_r_d___init_type_def}{}\section{F\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+\_\+\+Init\+Type\+Def Struct Reference}
\label{struct_f_m_c___p_c_c_a_r_d___init_type_def}\index{F\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+\_\+\+Init\+Type\+Def@{F\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+\_\+\+Init\+Type\+Def}}


F\+MC N\+A\+ND Configuration Structure definition.  




{\ttfamily \#include $<$stm32f4xx\+\_\+ll\+\_\+fmc.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \hyperlink{struct_f_m_c___p_c_c_a_r_d___init_type_def_a84d52bc62cc1cf37523fe42418bdb159}{Waitfeature}
\item 
uint32\+\_\+t \hyperlink{struct_f_m_c___p_c_c_a_r_d___init_type_def_a5cea83326b45ca6f2efdd906d47b9253}{T\+C\+L\+R\+Setup\+Time}
\item 
uint32\+\_\+t \hyperlink{struct_f_m_c___p_c_c_a_r_d___init_type_def_a146ea5d7f4dadc6745c0f14069b02b25}{T\+A\+R\+Setup\+Time}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
F\+MC N\+A\+ND Configuration Structure definition. 

\subsection{Member Data Documentation}
\index{F\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+\_\+\+Init\+Type\+Def@{F\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+\_\+\+Init\+Type\+Def}!T\+A\+R\+Setup\+Time@{T\+A\+R\+Setup\+Time}}
\index{T\+A\+R\+Setup\+Time@{T\+A\+R\+Setup\+Time}!F\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+\_\+\+Init\+Type\+Def@{F\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+\_\+\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{T\+A\+R\+Setup\+Time}{TARSetupTime}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t F\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+\_\+\+Init\+Type\+Def\+::\+T\+A\+R\+Setup\+Time}\hypertarget{struct_f_m_c___p_c_c_a_r_d___init_type_def_a146ea5d7f4dadc6745c0f14069b02b25}{}\label{struct_f_m_c___p_c_c_a_r_d___init_type_def_a146ea5d7f4dadc6745c0f14069b02b25}
Defines the number of H\+C\+LK cycles to configure the delay between A\+LE low and RE low. This parameter can be a number between Min\+\_\+\+Data = 0 and Max\+\_\+\+Data = 255 \index{F\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+\_\+\+Init\+Type\+Def@{F\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+\_\+\+Init\+Type\+Def}!T\+C\+L\+R\+Setup\+Time@{T\+C\+L\+R\+Setup\+Time}}
\index{T\+C\+L\+R\+Setup\+Time@{T\+C\+L\+R\+Setup\+Time}!F\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+\_\+\+Init\+Type\+Def@{F\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+\_\+\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{T\+C\+L\+R\+Setup\+Time}{TCLRSetupTime}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t F\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+\_\+\+Init\+Type\+Def\+::\+T\+C\+L\+R\+Setup\+Time}\hypertarget{struct_f_m_c___p_c_c_a_r_d___init_type_def_a5cea83326b45ca6f2efdd906d47b9253}{}\label{struct_f_m_c___p_c_c_a_r_d___init_type_def_a5cea83326b45ca6f2efdd906d47b9253}
Defines the number of H\+C\+LK cycles to configure the delay between C\+LE low and RE low. This parameter can be a value between Min\+\_\+\+Data = 0 and Max\+\_\+\+Data = 255 \index{F\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+\_\+\+Init\+Type\+Def@{F\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+\_\+\+Init\+Type\+Def}!Waitfeature@{Waitfeature}}
\index{Waitfeature@{Waitfeature}!F\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+\_\+\+Init\+Type\+Def@{F\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+\_\+\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{Waitfeature}{Waitfeature}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t F\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+\_\+\+Init\+Type\+Def\+::\+Waitfeature}\hypertarget{struct_f_m_c___p_c_c_a_r_d___init_type_def_a84d52bc62cc1cf37523fe42418bdb159}{}\label{struct_f_m_c___p_c_c_a_r_d___init_type_def_a84d52bc62cc1cf37523fe42418bdb159}
Enables or disables the Wait feature for the P\+C\+C\+A\+RD Memory device. This parameter can be any value of \hyperlink{group___f_m_c___wait__feature}{F\+MC Wait feature} 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Dynamixel-\/\+M\+X106/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+N\+U\+C\+L\+E\+O\+\_\+\+F446\+R\+E/\hyperlink{stm32f4xx__ll__fmc_8h}{stm32f4xx\+\_\+ll\+\_\+fmc.\+h}\end{DoxyCompactItemize}
