// Seed: 2684006471
module module_0 (
    id_1,
    id_2,
    id_3
);
  output id_3;
  input id_2;
  output id_1;
  assign id_1[1] = 1;
  assign id_3 = id_2;
  logic id_3;
  logic id_4;
  logic id_5 = 1;
endmodule
