<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<!-- National Instruments recommends that you do not change this CLIP declaration file outside of the Configure Component-Level IP wizard. You can modify this declaration file on the Component-Level IP page of the FPGA Target Properties dialog box. -->
<CLIPDeclaration Name="PXIe7903_Aurora64b66b_Framing_Crcx4_28p0GHz">
    <FormatVersion>4.3</FormatVersion>
    <Description/>
    <TopLevelEntityAndArchitecture>
        <SynthesisModel>
            <Entity>UserRTL_PXIe7903_Aurora64b66b_Framing_Crcx4_28p0GHz</Entity>
            <Architecture>rtl</Architecture>
        </SynthesisModel>
        <SimulationModel>
            <Entity>UserRTL_PXIe7903_Aurora64b66b_Framing_Crcx4_28p0GHz</Entity>
            <Architecture>rtl</Architecture>
        </SimulationModel>
    </TopLevelEntityAndArchitecture>
    <CompatibleCLIPSocketList>
        <Socket>FlexRIOIoSocketType7_v1</Socket>
    </CompatibleCLIPSocketList>
    <SupportedDeviceFamilies>VirtexUltraScalePlus</SupportedDeviceFamilies>
    <PortsEnabledList>
        <Port>IOModuleTx{0..47}</Port>
        <Port>IOModuleRx{0..47}</Port>
    </PortsEnabledList>
    <InterfaceList>
        <Interface Name="LabVIEW">
            <InterfaceType>LabVIEW</InterfaceType>
            <SignalList>
                <Signal Name="Top Level Clock To Clip">
                    <HDLName>TopLevelClk80</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>clock</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <CyclesRequiredBeforeAsynchronousResetClears>0</CyclesRequiredBeforeAsynchronousResetClears>
                    <FreqInHertz>
                        <Max>80.0000M</Max>
                        <Min>80.0000M</Min>
                    </FreqInHertz>
                    <SpecificTargetClock>80 MHz Clock</SpecificTargetClock>
                </Signal>
                <Signal name="IO Ready">
                    <HDLName>xIoModuleReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description>
                    </Description>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Top Level Clock To Clip</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="IO Error">
                    <HDLName>xIoModuleErrorCode</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description>
                    </Description>
                    <DataType>
                        <I32/>
                    </DataType>
                    <RequiredClockDomain>Top Level Clock To Clip</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="DIO Out">
                    <HDLName>aDioOut</HDLName>
                    <HDLType>std_logic_vector(7 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description>
                    </Description>
                    <DataType>
                        <U8/>
                    </DataType>
                    <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="DIO In">
                    <HDLName>aDioIn</HDLName>
                    <HDLType>std_logic_vector(7 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description>
                    </Description>
                    <DataType>
                        <U8/>
                    </DataType>
                    <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>

                <Signal Name="InitClk">
                    <HDLName>InitClk</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>clock</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <CyclesRequiredBeforeAsynchronousResetClears>0</CyclesRequiredBeforeAsynchronousResetClears>
                    <FreqInHertz>
                        <Max>200.000000M</Max>
                        <Min>1.000000M</Min>
                    </FreqInHertz>
                </Signal>
                <Signal Name="SAClk">
                    <HDLName>SAClk</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>clock</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <CyclesRequiredBeforeAsynchronousResetClears>0</CyclesRequiredBeforeAsynchronousResetClears>
                    <FreqInHertz>
                        <Max>200.000000M</Max>
                        <Min>1.000000M</Min>
                    </FreqInHertz>
                </Signal>
                <Signal Name="Port0 User Clock">
                    <HDLName>UserClkPort0</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>clock</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <DutyCycleRange>
                        <PercentInHighMax>50.000000</PercentInHighMax>
                        <PercentInHighMin>50.000000</PercentInHighMin>
                    </DutyCycleRange>
                    <AccuracyInPPM>100.000000</AccuracyInPPM>
                    <JitterInPicoSeconds>150.000000</JitterInPicoSeconds>
                    <FreqInHertz>
                        <Max>400.000000M</Max>
                        <Min>1.000000M</Min>
                    </FreqInHertz>
                </Signal>
                <Signal Name="Port0.PmaInit">
                    <HDLName>aPort0PmaInit</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain></RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.ResetPb">
                    <HDLName>aPort0ResetPb</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain></RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.Tx.TData0">
                    <HDLName>uPort0AxiTxTData0</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.Tx.TData1">
                    <HDLName>uPort0AxiTxTData1</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.Tx.TData2">
                    <HDLName>uPort0AxiTxTData2</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.Tx.TData3">
                    <HDLName>uPort0AxiTxTData3</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.Tx.TKeep">
                    <HDLName>uPort0AxiTxTKeep</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>32</WordLength>
                            <IntegerWordLength>32</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.Tx.TLast">
                    <HDLName>uPort0AxiTxTLast</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.Tx.TValid">
                    <HDLName>uPort0AxiTxTValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.Tx.TReady">
                    <HDLName>uPort0AxiTxTReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.Rx.TData0">
                    <HDLName>uPort0AxiRxTData0</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.Rx.TData1">
                    <HDLName>uPort0AxiRxTData1</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.Rx.TData2">
                    <HDLName>uPort0AxiRxTData2</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.Rx.TData3">
                    <HDLName>uPort0AxiRxTData3</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.Rx.TKeep">
                    <HDLName>uPort0AxiRxTKeep</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>32</WordLength>
                            <IntegerWordLength>32</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.Rx.TLast">
                    <HDLName>uPort0AxiRxTLast</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.Rx.TValid">
                    <HDLName>uPort0AxiRxTValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.Nfc.TValid">
                    <HDLName>uPort0AxiNfcTValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.Nfc.TData">
                    <HDLName>uPort0AxiNfcTData</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>32</WordLength>
                            <IntegerWordLength>32</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.Nfc.TReady">
                    <HDLName>uPort0AxiNfcTReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.HardError">
                    <HDLName>uPort0HardError</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.SoftError">
                    <HDLName>uPort0SoftError</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.LaneUp">
                    <HDLName>uPort0LaneUp</HDLName>
                    <HDLType>std_logic_vector(3 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>4</WordLength>
                            <IntegerWordLength>4</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.ChannelUp">
                    <HDLName>uPort0ChannelUp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.SysResetOut">
                    <HDLName>uPort0SysResetOut</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.MmcmNotLockOut">
                    <HDLName>uPort0MmcmNotLockOut</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.CrcPassFail_n">
                    <HDLName>uPort0CrcPassFail_n</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.CrcValid">
                    <HDLName>uPort0CrcValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.LinkResetOut">
                    <HDLName>iPort0LinkResetOut</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>InitClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.CtrlAxi.AWAddr">
                    <HDLName>sGtwiz0CtrlAxiAWAddr</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>32</WordLength>
                            <IntegerWordLength>32</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.CtrlAxi.AWValid">
                    <HDLName>sGtwiz0CtrlAxiAWValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.CtrlAxi.AWReady">
                    <HDLName>sGtwiz0CtrlAxiAWReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.CtrlAxi.WData">
                    <HDLName>sGtwiz0CtrlAxiWData</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>32</WordLength>
                            <IntegerWordLength>32</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.CtrlAxi.WStrb">
                    <HDLName>sGtwiz0CtrlAxiWStrb</HDLName>
                    <HDLType>std_logic_vector(3 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>4</WordLength>
                            <IntegerWordLength>4</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.CtrlAxi.WValid">
                    <HDLName>sGtwiz0CtrlAxiWValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.CtrlAxi.WReady">
                    <HDLName>sGtwiz0CtrlAxiWReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.CtrlAxi.BResp">
                    <HDLName>sGtwiz0CtrlAxiBResp</HDLName>
                    <HDLType>std_logic_vector(1 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>2</WordLength>
                            <IntegerWordLength>2</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.CtrlAxi.BValid">
                    <HDLName>sGtwiz0CtrlAxiBValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.CtrlAxi.BReady">
                    <HDLName>sGtwiz0CtrlAxiBReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.CtrlAxi.ARAddr">
                    <HDLName>sGtwiz0CtrlAxiARAddr</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>32</WordLength>
                            <IntegerWordLength>32</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.CtrlAxi.ARValid">
                    <HDLName>sGtwiz0CtrlAxiARValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.CtrlAxi.ARReady">
                    <HDLName>sGtwiz0CtrlAxiARReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.CtrlAxi.RData">
                    <HDLName>sGtwiz0CtrlAxiRData</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>32</WordLength>
                            <IntegerWordLength>32</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.CtrlAxi.RResp">
                    <HDLName>sGtwiz0CtrlAxiRResp</HDLName>
                    <HDLType>std_logic_vector(1 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>2</WordLength>
                            <IntegerWordLength>2</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.CtrlAxi.RValid">
                    <HDLName>sGtwiz0CtrlAxiRValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.CtrlAxi.RReady">
                    <HDLName>sGtwiz0CtrlAxiRReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.DrpChAxi.AWAddr">
                    <HDLName>sGtwiz0DrpChAxiAWAddr</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>32</WordLength>
                            <IntegerWordLength>32</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.DrpChAxi.AWValid">
                    <HDLName>sGtwiz0DrpChAxiAWValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.DrpChAxi.AWReady">
                    <HDLName>sGtwiz0DrpChAxiAWReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.DrpChAxi.WData">
                    <HDLName>sGtwiz0DrpChAxiWData</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>32</WordLength>
                            <IntegerWordLength>32</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.DrpChAxi.WStrb">
                    <HDLName>sGtwiz0DrpChAxiWStrb</HDLName>
                    <HDLType>std_logic_vector(3 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>4</WordLength>
                            <IntegerWordLength>4</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.DrpChAxi.WValid">
                    <HDLName>sGtwiz0DrpChAxiWValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.DrpChAxi.WReady">
                    <HDLName>sGtwiz0DrpChAxiWReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.DrpChAxi.BResp">
                    <HDLName>sGtwiz0DrpChAxiBResp</HDLName>
                    <HDLType>std_logic_vector(1 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>2</WordLength>
                            <IntegerWordLength>2</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.DrpChAxi.BValid">
                    <HDLName>sGtwiz0DrpChAxiBValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.DrpChAxi.BReady">
                    <HDLName>sGtwiz0DrpChAxiBReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.DrpChAxi.ARAddr">
                    <HDLName>sGtwiz0DrpChAxiARAddr</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>32</WordLength>
                            <IntegerWordLength>32</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.DrpChAxi.ARValid">
                    <HDLName>sGtwiz0DrpChAxiARValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.DrpChAxi.ARReady">
                    <HDLName>sGtwiz0DrpChAxiARReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.DrpChAxi.RData">
                    <HDLName>sGtwiz0DrpChAxiRData</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>32</WordLength>
                            <IntegerWordLength>32</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.DrpChAxi.RResp">
                    <HDLName>sGtwiz0DrpChAxiRResp</HDLName>
                    <HDLType>std_logic_vector(1 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>2</WordLength>
                            <IntegerWordLength>2</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.DrpChAxi.RValid">
                    <HDLName>sGtwiz0DrpChAxiRValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.DrpChAxi.RReady">
                    <HDLName>sGtwiz0DrpChAxiRReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port1 User Clock">
                    <HDLName>UserClkPort1</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>clock</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <DutyCycleRange>
                        <PercentInHighMax>50.000000</PercentInHighMax>
                        <PercentInHighMin>50.000000</PercentInHighMin>
                    </DutyCycleRange>
                    <AccuracyInPPM>100.000000</AccuracyInPPM>
                    <JitterInPicoSeconds>150.000000</JitterInPicoSeconds>
                    <FreqInHertz>
                        <Max>400.000000M</Max>
                        <Min>1.000000M</Min>
                    </FreqInHertz>
                </Signal>
                <Signal Name="Port1.PmaInit">
                    <HDLName>aPort1PmaInit</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain></RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port1.ResetPb">
                    <HDLName>aPort1ResetPb</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain></RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port1.Tx.TData0">
                    <HDLName>uPort1AxiTxTData0</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port1 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port1.Tx.TData1">
                    <HDLName>uPort1AxiTxTData1</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port1 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port1.Tx.TData2">
                    <HDLName>uPort1AxiTxTData2</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port1 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port1.Tx.TData3">
                    <HDLName>uPort1AxiTxTData3</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port1 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port1.Tx.TKeep">
                    <HDLName>uPort1AxiTxTKeep</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>32</WordLength>
                            <IntegerWordLength>32</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port1 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port1.Tx.TLast">
                    <HDLName>uPort1AxiTxTLast</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port1 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port1.Tx.TValid">
                    <HDLName>uPort1AxiTxTValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port1 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port1.Tx.TReady">
                    <HDLName>uPort1AxiTxTReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port1 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port1.Rx.TData0">
                    <HDLName>uPort1AxiRxTData0</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port1 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port1.Rx.TData1">
                    <HDLName>uPort1AxiRxTData1</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port1 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port1.Rx.TData2">
                    <HDLName>uPort1AxiRxTData2</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port1 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port1.Rx.TData3">
                    <HDLName>uPort1AxiRxTData3</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port1 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port1.Rx.TKeep">
                    <HDLName>uPort1AxiRxTKeep</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>32</WordLength>
                            <IntegerWordLength>32</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port1 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port1.Rx.TLast">
                    <HDLName>uPort1AxiRxTLast</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port1 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port1.Rx.TValid">
                    <HDLName>uPort1AxiRxTValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port1 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port1.Nfc.TValid">
                    <HDLName>uPort1AxiNfcTValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port1 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port1.Nfc.TData">
                    <HDLName>uPort1AxiNfcTData</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>32</WordLength>
                            <IntegerWordLength>32</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port1 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port1.Nfc.TReady">
                    <HDLName>uPort1AxiNfcTReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port1 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port1.HardError">
                    <HDLName>uPort1HardError</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port1 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port1.SoftError">
                    <HDLName>uPort1SoftError</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port1 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port1.LaneUp">
                    <HDLName>uPort1LaneUp</HDLName>
                    <HDLType>std_logic_vector(3 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>4</WordLength>
                            <IntegerWordLength>4</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port1 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port1.ChannelUp">
                    <HDLName>uPort1ChannelUp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port1 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port1.SysResetOut">
                    <HDLName>uPort1SysResetOut</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port1 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port1.MmcmNotLockOut">
                    <HDLName>uPort1MmcmNotLockOut</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port1 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port1.CrcPassFail_n">
                    <HDLName>uPort1CrcPassFail_n</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port1 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port1.CrcValid">
                    <HDLName>uPort1CrcValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port1 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port1.LinkResetOut">
                    <HDLName>iPort1LinkResetOut</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>InitClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port1.CtrlAxi.AWAddr">
                    <HDLName>sGtwiz1CtrlAxiAWAddr</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>32</WordLength>
                            <IntegerWordLength>32</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port1.CtrlAxi.AWValid">
                    <HDLName>sGtwiz1CtrlAxiAWValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port1.CtrlAxi.AWReady">
                    <HDLName>sGtwiz1CtrlAxiAWReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port1.CtrlAxi.WData">
                    <HDLName>sGtwiz1CtrlAxiWData</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>32</WordLength>
                            <IntegerWordLength>32</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port1.CtrlAxi.WStrb">
                    <HDLName>sGtwiz1CtrlAxiWStrb</HDLName>
                    <HDLType>std_logic_vector(3 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>4</WordLength>
                            <IntegerWordLength>4</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port1.CtrlAxi.WValid">
                    <HDLName>sGtwiz1CtrlAxiWValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port1.CtrlAxi.WReady">
                    <HDLName>sGtwiz1CtrlAxiWReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port1.CtrlAxi.BResp">
                    <HDLName>sGtwiz1CtrlAxiBResp</HDLName>
                    <HDLType>std_logic_vector(1 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>2</WordLength>
                            <IntegerWordLength>2</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port1.CtrlAxi.BValid">
                    <HDLName>sGtwiz1CtrlAxiBValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port1.CtrlAxi.BReady">
                    <HDLName>sGtwiz1CtrlAxiBReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port1.CtrlAxi.ARAddr">
                    <HDLName>sGtwiz1CtrlAxiARAddr</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>32</WordLength>
                            <IntegerWordLength>32</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port1.CtrlAxi.ARValid">
                    <HDLName>sGtwiz1CtrlAxiARValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port1.CtrlAxi.ARReady">
                    <HDLName>sGtwiz1CtrlAxiARReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port1.CtrlAxi.RData">
                    <HDLName>sGtwiz1CtrlAxiRData</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>32</WordLength>
                            <IntegerWordLength>32</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port1.CtrlAxi.RResp">
                    <HDLName>sGtwiz1CtrlAxiRResp</HDLName>
                    <HDLType>std_logic_vector(1 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>2</WordLength>
                            <IntegerWordLength>2</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port1.CtrlAxi.RValid">
                    <HDLName>sGtwiz1CtrlAxiRValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port1.CtrlAxi.RReady">
                    <HDLName>sGtwiz1CtrlAxiRReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port1.DrpChAxi.AWAddr">
                    <HDLName>sGtwiz1DrpChAxiAWAddr</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>32</WordLength>
                            <IntegerWordLength>32</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port1.DrpChAxi.AWValid">
                    <HDLName>sGtwiz1DrpChAxiAWValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port1.DrpChAxi.AWReady">
                    <HDLName>sGtwiz1DrpChAxiAWReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port1.DrpChAxi.WData">
                    <HDLName>sGtwiz1DrpChAxiWData</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>32</WordLength>
                            <IntegerWordLength>32</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port1.DrpChAxi.WStrb">
                    <HDLName>sGtwiz1DrpChAxiWStrb</HDLName>
                    <HDLType>std_logic_vector(3 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>4</WordLength>
                            <IntegerWordLength>4</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port1.DrpChAxi.WValid">
                    <HDLName>sGtwiz1DrpChAxiWValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port1.DrpChAxi.WReady">
                    <HDLName>sGtwiz1DrpChAxiWReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port1.DrpChAxi.BResp">
                    <HDLName>sGtwiz1DrpChAxiBResp</HDLName>
                    <HDLType>std_logic_vector(1 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>2</WordLength>
                            <IntegerWordLength>2</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port1.DrpChAxi.BValid">
                    <HDLName>sGtwiz1DrpChAxiBValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port1.DrpChAxi.BReady">
                    <HDLName>sGtwiz1DrpChAxiBReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port1.DrpChAxi.ARAddr">
                    <HDLName>sGtwiz1DrpChAxiARAddr</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>32</WordLength>
                            <IntegerWordLength>32</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port1.DrpChAxi.ARValid">
                    <HDLName>sGtwiz1DrpChAxiARValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port1.DrpChAxi.ARReady">
                    <HDLName>sGtwiz1DrpChAxiARReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port1.DrpChAxi.RData">
                    <HDLName>sGtwiz1DrpChAxiRData</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>32</WordLength>
                            <IntegerWordLength>32</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port1.DrpChAxi.RResp">
                    <HDLName>sGtwiz1DrpChAxiRResp</HDLName>
                    <HDLType>std_logic_vector(1 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>2</WordLength>
                            <IntegerWordLength>2</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port1.DrpChAxi.RValid">
                    <HDLName>sGtwiz1DrpChAxiRValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port1.DrpChAxi.RReady">
                    <HDLName>sGtwiz1DrpChAxiRReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2 User Clock">
                    <HDLName>UserClkPort2</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>clock</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <DutyCycleRange>
                        <PercentInHighMax>50.000000</PercentInHighMax>
                        <PercentInHighMin>50.000000</PercentInHighMin>
                    </DutyCycleRange>
                    <AccuracyInPPM>100.000000</AccuracyInPPM>
                    <JitterInPicoSeconds>150.000000</JitterInPicoSeconds>
                    <FreqInHertz>
                        <Max>400.000000M</Max>
                        <Min>1.000000M</Min>
                    </FreqInHertz>
                </Signal>
                <Signal Name="Port2.PmaInit">
                    <HDLName>aPort2PmaInit</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain></RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.ResetPb">
                    <HDLName>aPort2ResetPb</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain></RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.Tx.TData0">
                    <HDLName>uPort2AxiTxTData0</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.Tx.TData1">
                    <HDLName>uPort2AxiTxTData1</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.Tx.TData2">
                    <HDLName>uPort2AxiTxTData2</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.Tx.TData3">
                    <HDLName>uPort2AxiTxTData3</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.Tx.TKeep">
                    <HDLName>uPort2AxiTxTKeep</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>32</WordLength>
                            <IntegerWordLength>32</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.Tx.TLast">
                    <HDLName>uPort2AxiTxTLast</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.Tx.TValid">
                    <HDLName>uPort2AxiTxTValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.Tx.TReady">
                    <HDLName>uPort2AxiTxTReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.Rx.TData0">
                    <HDLName>uPort2AxiRxTData0</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.Rx.TData1">
                    <HDLName>uPort2AxiRxTData1</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.Rx.TData2">
                    <HDLName>uPort2AxiRxTData2</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.Rx.TData3">
                    <HDLName>uPort2AxiRxTData3</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.Rx.TKeep">
                    <HDLName>uPort2AxiRxTKeep</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>32</WordLength>
                            <IntegerWordLength>32</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.Rx.TLast">
                    <HDLName>uPort2AxiRxTLast</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.Rx.TValid">
                    <HDLName>uPort2AxiRxTValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.Nfc.TValid">
                    <HDLName>uPort2AxiNfcTValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.Nfc.TData">
                    <HDLName>uPort2AxiNfcTData</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>32</WordLength>
                            <IntegerWordLength>32</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.Nfc.TReady">
                    <HDLName>uPort2AxiNfcTReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.HardError">
                    <HDLName>uPort2HardError</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.SoftError">
                    <HDLName>uPort2SoftError</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.LaneUp">
                    <HDLName>uPort2LaneUp</HDLName>
                    <HDLType>std_logic_vector(3 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>4</WordLength>
                            <IntegerWordLength>4</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.ChannelUp">
                    <HDLName>uPort2ChannelUp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.SysResetOut">
                    <HDLName>uPort2SysResetOut</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.MmcmNotLockOut">
                    <HDLName>uPort2MmcmNotLockOut</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.CrcPassFail_n">
                    <HDLName>uPort2CrcPassFail_n</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.CrcValid">
                    <HDLName>uPort2CrcValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.LinkResetOut">
                    <HDLName>iPort2LinkResetOut</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>InitClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.CtrlAxi.AWAddr">
                    <HDLName>sGtwiz2CtrlAxiAWAddr</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>32</WordLength>
                            <IntegerWordLength>32</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.CtrlAxi.AWValid">
                    <HDLName>sGtwiz2CtrlAxiAWValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.CtrlAxi.AWReady">
                    <HDLName>sGtwiz2CtrlAxiAWReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.CtrlAxi.WData">
                    <HDLName>sGtwiz2CtrlAxiWData</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>32</WordLength>
                            <IntegerWordLength>32</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.CtrlAxi.WStrb">
                    <HDLName>sGtwiz2CtrlAxiWStrb</HDLName>
                    <HDLType>std_logic_vector(3 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>4</WordLength>
                            <IntegerWordLength>4</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.CtrlAxi.WValid">
                    <HDLName>sGtwiz2CtrlAxiWValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.CtrlAxi.WReady">
                    <HDLName>sGtwiz2CtrlAxiWReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.CtrlAxi.BResp">
                    <HDLName>sGtwiz2CtrlAxiBResp</HDLName>
                    <HDLType>std_logic_vector(1 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>2</WordLength>
                            <IntegerWordLength>2</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.CtrlAxi.BValid">
                    <HDLName>sGtwiz2CtrlAxiBValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.CtrlAxi.BReady">
                    <HDLName>sGtwiz2CtrlAxiBReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.CtrlAxi.ARAddr">
                    <HDLName>sGtwiz2CtrlAxiARAddr</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>32</WordLength>
                            <IntegerWordLength>32</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.CtrlAxi.ARValid">
                    <HDLName>sGtwiz2CtrlAxiARValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.CtrlAxi.ARReady">
                    <HDLName>sGtwiz2CtrlAxiARReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.CtrlAxi.RData">
                    <HDLName>sGtwiz2CtrlAxiRData</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>32</WordLength>
                            <IntegerWordLength>32</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.CtrlAxi.RResp">
                    <HDLName>sGtwiz2CtrlAxiRResp</HDLName>
                    <HDLType>std_logic_vector(1 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>2</WordLength>
                            <IntegerWordLength>2</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.CtrlAxi.RValid">
                    <HDLName>sGtwiz2CtrlAxiRValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.CtrlAxi.RReady">
                    <HDLName>sGtwiz2CtrlAxiRReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.DrpChAxi.AWAddr">
                    <HDLName>sGtwiz2DrpChAxiAWAddr</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>32</WordLength>
                            <IntegerWordLength>32</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.DrpChAxi.AWValid">
                    <HDLName>sGtwiz2DrpChAxiAWValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.DrpChAxi.AWReady">
                    <HDLName>sGtwiz2DrpChAxiAWReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.DrpChAxi.WData">
                    <HDLName>sGtwiz2DrpChAxiWData</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>32</WordLength>
                            <IntegerWordLength>32</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.DrpChAxi.WStrb">
                    <HDLName>sGtwiz2DrpChAxiWStrb</HDLName>
                    <HDLType>std_logic_vector(3 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>4</WordLength>
                            <IntegerWordLength>4</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.DrpChAxi.WValid">
                    <HDLName>sGtwiz2DrpChAxiWValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.DrpChAxi.WReady">
                    <HDLName>sGtwiz2DrpChAxiWReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.DrpChAxi.BResp">
                    <HDLName>sGtwiz2DrpChAxiBResp</HDLName>
                    <HDLType>std_logic_vector(1 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>2</WordLength>
                            <IntegerWordLength>2</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.DrpChAxi.BValid">
                    <HDLName>sGtwiz2DrpChAxiBValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.DrpChAxi.BReady">
                    <HDLName>sGtwiz2DrpChAxiBReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.DrpChAxi.ARAddr">
                    <HDLName>sGtwiz2DrpChAxiARAddr</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>32</WordLength>
                            <IntegerWordLength>32</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.DrpChAxi.ARValid">
                    <HDLName>sGtwiz2DrpChAxiARValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.DrpChAxi.ARReady">
                    <HDLName>sGtwiz2DrpChAxiARReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.DrpChAxi.RData">
                    <HDLName>sGtwiz2DrpChAxiRData</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>32</WordLength>
                            <IntegerWordLength>32</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.DrpChAxi.RResp">
                    <HDLName>sGtwiz2DrpChAxiRResp</HDLName>
                    <HDLType>std_logic_vector(1 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>2</WordLength>
                            <IntegerWordLength>2</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.DrpChAxi.RValid">
                    <HDLName>sGtwiz2DrpChAxiRValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.DrpChAxi.RReady">
                    <HDLName>sGtwiz2DrpChAxiRReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3 User Clock">
                    <HDLName>UserClkPort3</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>clock</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <DutyCycleRange>
                        <PercentInHighMax>50.000000</PercentInHighMax>
                        <PercentInHighMin>50.000000</PercentInHighMin>
                    </DutyCycleRange>
                    <AccuracyInPPM>100.000000</AccuracyInPPM>
                    <JitterInPicoSeconds>150.000000</JitterInPicoSeconds>
                    <FreqInHertz>
                        <Max>400.000000M</Max>
                        <Min>1.000000M</Min>
                    </FreqInHertz>
                </Signal>
                <Signal Name="Port3.PmaInit">
                    <HDLName>aPort3PmaInit</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain></RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.ResetPb">
                    <HDLName>aPort3ResetPb</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain></RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.Tx.TData0">
                    <HDLName>uPort3AxiTxTData0</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.Tx.TData1">
                    <HDLName>uPort3AxiTxTData1</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.Tx.TData2">
                    <HDLName>uPort3AxiTxTData2</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.Tx.TData3">
                    <HDLName>uPort3AxiTxTData3</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.Tx.TKeep">
                    <HDLName>uPort3AxiTxTKeep</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>32</WordLength>
                            <IntegerWordLength>32</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.Tx.TLast">
                    <HDLName>uPort3AxiTxTLast</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.Tx.TValid">
                    <HDLName>uPort3AxiTxTValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.Tx.TReady">
                    <HDLName>uPort3AxiTxTReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.Rx.TData0">
                    <HDLName>uPort3AxiRxTData0</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.Rx.TData1">
                    <HDLName>uPort3AxiRxTData1</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.Rx.TData2">
                    <HDLName>uPort3AxiRxTData2</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.Rx.TData3">
                    <HDLName>uPort3AxiRxTData3</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.Rx.TKeep">
                    <HDLName>uPort3AxiRxTKeep</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>32</WordLength>
                            <IntegerWordLength>32</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.Rx.TLast">
                    <HDLName>uPort3AxiRxTLast</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.Rx.TValid">
                    <HDLName>uPort3AxiRxTValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.Nfc.TValid">
                    <HDLName>uPort3AxiNfcTValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.Nfc.TData">
                    <HDLName>uPort3AxiNfcTData</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>32</WordLength>
                            <IntegerWordLength>32</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.Nfc.TReady">
                    <HDLName>uPort3AxiNfcTReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.HardError">
                    <HDLName>uPort3HardError</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.SoftError">
                    <HDLName>uPort3SoftError</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.LaneUp">
                    <HDLName>uPort3LaneUp</HDLName>
                    <HDLType>std_logic_vector(3 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>4</WordLength>
                            <IntegerWordLength>4</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.ChannelUp">
                    <HDLName>uPort3ChannelUp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.SysResetOut">
                    <HDLName>uPort3SysResetOut</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.MmcmNotLockOut">
                    <HDLName>uPort3MmcmNotLockOut</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.CrcPassFail_n">
                    <HDLName>uPort3CrcPassFail_n</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.CrcValid">
                    <HDLName>uPort3CrcValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.LinkResetOut">
                    <HDLName>iPort3LinkResetOut</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>InitClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.CtrlAxi.AWAddr">
                    <HDLName>sGtwiz3CtrlAxiAWAddr</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>32</WordLength>
                            <IntegerWordLength>32</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.CtrlAxi.AWValid">
                    <HDLName>sGtwiz3CtrlAxiAWValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.CtrlAxi.AWReady">
                    <HDLName>sGtwiz3CtrlAxiAWReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.CtrlAxi.WData">
                    <HDLName>sGtwiz3CtrlAxiWData</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>32</WordLength>
                            <IntegerWordLength>32</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.CtrlAxi.WStrb">
                    <HDLName>sGtwiz3CtrlAxiWStrb</HDLName>
                    <HDLType>std_logic_vector(3 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>4</WordLength>
                            <IntegerWordLength>4</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.CtrlAxi.WValid">
                    <HDLName>sGtwiz3CtrlAxiWValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.CtrlAxi.WReady">
                    <HDLName>sGtwiz3CtrlAxiWReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.CtrlAxi.BResp">
                    <HDLName>sGtwiz3CtrlAxiBResp</HDLName>
                    <HDLType>std_logic_vector(1 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>2</WordLength>
                            <IntegerWordLength>2</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.CtrlAxi.BValid">
                    <HDLName>sGtwiz3CtrlAxiBValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.CtrlAxi.BReady">
                    <HDLName>sGtwiz3CtrlAxiBReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.CtrlAxi.ARAddr">
                    <HDLName>sGtwiz3CtrlAxiARAddr</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>32</WordLength>
                            <IntegerWordLength>32</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.CtrlAxi.ARValid">
                    <HDLName>sGtwiz3CtrlAxiARValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.CtrlAxi.ARReady">
                    <HDLName>sGtwiz3CtrlAxiARReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.CtrlAxi.RData">
                    <HDLName>sGtwiz3CtrlAxiRData</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>32</WordLength>
                            <IntegerWordLength>32</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.CtrlAxi.RResp">
                    <HDLName>sGtwiz3CtrlAxiRResp</HDLName>
                    <HDLType>std_logic_vector(1 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>2</WordLength>
                            <IntegerWordLength>2</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.CtrlAxi.RValid">
                    <HDLName>sGtwiz3CtrlAxiRValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.CtrlAxi.RReady">
                    <HDLName>sGtwiz3CtrlAxiRReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.DrpChAxi.AWAddr">
                    <HDLName>sGtwiz3DrpChAxiAWAddr</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>32</WordLength>
                            <IntegerWordLength>32</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.DrpChAxi.AWValid">
                    <HDLName>sGtwiz3DrpChAxiAWValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.DrpChAxi.AWReady">
                    <HDLName>sGtwiz3DrpChAxiAWReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.DrpChAxi.WData">
                    <HDLName>sGtwiz3DrpChAxiWData</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>32</WordLength>
                            <IntegerWordLength>32</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.DrpChAxi.WStrb">
                    <HDLName>sGtwiz3DrpChAxiWStrb</HDLName>
                    <HDLType>std_logic_vector(3 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>4</WordLength>
                            <IntegerWordLength>4</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.DrpChAxi.WValid">
                    <HDLName>sGtwiz3DrpChAxiWValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.DrpChAxi.WReady">
                    <HDLName>sGtwiz3DrpChAxiWReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.DrpChAxi.BResp">
                    <HDLName>sGtwiz3DrpChAxiBResp</HDLName>
                    <HDLType>std_logic_vector(1 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>2</WordLength>
                            <IntegerWordLength>2</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.DrpChAxi.BValid">
                    <HDLName>sGtwiz3DrpChAxiBValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.DrpChAxi.BReady">
                    <HDLName>sGtwiz3DrpChAxiBReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.DrpChAxi.ARAddr">
                    <HDLName>sGtwiz3DrpChAxiARAddr</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>32</WordLength>
                            <IntegerWordLength>32</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.DrpChAxi.ARValid">
                    <HDLName>sGtwiz3DrpChAxiARValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.DrpChAxi.ARReady">
                    <HDLName>sGtwiz3DrpChAxiARReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.DrpChAxi.RData">
                    <HDLName>sGtwiz3DrpChAxiRData</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>32</WordLength>
                            <IntegerWordLength>32</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.DrpChAxi.RResp">
                    <HDLName>sGtwiz3DrpChAxiRResp</HDLName>
                    <HDLType>std_logic_vector(1 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>2</WordLength>
                            <IntegerWordLength>2</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.DrpChAxi.RValid">
                    <HDLName>sGtwiz3DrpChAxiRValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.DrpChAxi.RReady">
                    <HDLName>sGtwiz3DrpChAxiRReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port4 User Clock">
                    <HDLName>UserClkPort4</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>clock</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <DutyCycleRange>
                        <PercentInHighMax>50.000000</PercentInHighMax>
                        <PercentInHighMin>50.000000</PercentInHighMin>
                    </DutyCycleRange>
                    <AccuracyInPPM>100.000000</AccuracyInPPM>
                    <JitterInPicoSeconds>150.000000</JitterInPicoSeconds>
                    <FreqInHertz>
                        <Max>400.000000M</Max>
                        <Min>1.000000M</Min>
                    </FreqInHertz>
                </Signal>
                <Signal Name="Port4.PmaInit">
                    <HDLName>aPort4PmaInit</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain></RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port4.ResetPb">
                    <HDLName>aPort4ResetPb</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain></RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port4.Tx.TData0">
                    <HDLName>uPort4AxiTxTData0</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port4 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port4.Tx.TData1">
                    <HDLName>uPort4AxiTxTData1</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port4 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port4.Tx.TData2">
                    <HDLName>uPort4AxiTxTData2</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port4 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port4.Tx.TData3">
                    <HDLName>uPort4AxiTxTData3</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port4 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port4.Tx.TKeep">
                    <HDLName>uPort4AxiTxTKeep</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>32</WordLength>
                            <IntegerWordLength>32</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port4 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port4.Tx.TLast">
                    <HDLName>uPort4AxiTxTLast</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port4 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port4.Tx.TValid">
                    <HDLName>uPort4AxiTxTValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port4 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port4.Tx.TReady">
                    <HDLName>uPort4AxiTxTReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port4 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port4.Rx.TData0">
                    <HDLName>uPort4AxiRxTData0</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port4 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port4.Rx.TData1">
                    <HDLName>uPort4AxiRxTData1</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port4 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port4.Rx.TData2">
                    <HDLName>uPort4AxiRxTData2</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port4 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port4.Rx.TData3">
                    <HDLName>uPort4AxiRxTData3</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port4 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port4.Rx.TKeep">
                    <HDLName>uPort4AxiRxTKeep</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>32</WordLength>
                            <IntegerWordLength>32</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port4 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port4.Rx.TLast">
                    <HDLName>uPort4AxiRxTLast</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port4 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port4.Rx.TValid">
                    <HDLName>uPort4AxiRxTValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port4 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port4.Nfc.TValid">
                    <HDLName>uPort4AxiNfcTValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port4 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port4.Nfc.TData">
                    <HDLName>uPort4AxiNfcTData</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>32</WordLength>
                            <IntegerWordLength>32</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port4 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port4.Nfc.TReady">
                    <HDLName>uPort4AxiNfcTReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port4 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port4.HardError">
                    <HDLName>uPort4HardError</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port4 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port4.SoftError">
                    <HDLName>uPort4SoftError</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port4 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port4.LaneUp">
                    <HDLName>uPort4LaneUp</HDLName>
                    <HDLType>std_logic_vector(3 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>4</WordLength>
                            <IntegerWordLength>4</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port4 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port4.ChannelUp">
                    <HDLName>uPort4ChannelUp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port4 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port4.SysResetOut">
                    <HDLName>uPort4SysResetOut</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port4 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port4.MmcmNotLockOut">
                    <HDLName>uPort4MmcmNotLockOut</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port4 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port4.CrcPassFail_n">
                    <HDLName>uPort4CrcPassFail_n</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port4 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port4.CrcValid">
                    <HDLName>uPort4CrcValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port4 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port4.LinkResetOut">
                    <HDLName>iPort4LinkResetOut</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>InitClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port4.CtrlAxi.AWAddr">
                    <HDLName>sGtwiz4CtrlAxiAWAddr</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>32</WordLength>
                            <IntegerWordLength>32</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port4.CtrlAxi.AWValid">
                    <HDLName>sGtwiz4CtrlAxiAWValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port4.CtrlAxi.AWReady">
                    <HDLName>sGtwiz4CtrlAxiAWReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port4.CtrlAxi.WData">
                    <HDLName>sGtwiz4CtrlAxiWData</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>32</WordLength>
                            <IntegerWordLength>32</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port4.CtrlAxi.WStrb">
                    <HDLName>sGtwiz4CtrlAxiWStrb</HDLName>
                    <HDLType>std_logic_vector(3 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>4</WordLength>
                            <IntegerWordLength>4</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port4.CtrlAxi.WValid">
                    <HDLName>sGtwiz4CtrlAxiWValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port4.CtrlAxi.WReady">
                    <HDLName>sGtwiz4CtrlAxiWReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port4.CtrlAxi.BResp">
                    <HDLName>sGtwiz4CtrlAxiBResp</HDLName>
                    <HDLType>std_logic_vector(1 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>2</WordLength>
                            <IntegerWordLength>2</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port4.CtrlAxi.BValid">
                    <HDLName>sGtwiz4CtrlAxiBValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port4.CtrlAxi.BReady">
                    <HDLName>sGtwiz4CtrlAxiBReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port4.CtrlAxi.ARAddr">
                    <HDLName>sGtwiz4CtrlAxiARAddr</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>32</WordLength>
                            <IntegerWordLength>32</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port4.CtrlAxi.ARValid">
                    <HDLName>sGtwiz4CtrlAxiARValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port4.CtrlAxi.ARReady">
                    <HDLName>sGtwiz4CtrlAxiARReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port4.CtrlAxi.RData">
                    <HDLName>sGtwiz4CtrlAxiRData</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>32</WordLength>
                            <IntegerWordLength>32</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port4.CtrlAxi.RResp">
                    <HDLName>sGtwiz4CtrlAxiRResp</HDLName>
                    <HDLType>std_logic_vector(1 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>2</WordLength>
                            <IntegerWordLength>2</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port4.CtrlAxi.RValid">
                    <HDLName>sGtwiz4CtrlAxiRValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port4.CtrlAxi.RReady">
                    <HDLName>sGtwiz4CtrlAxiRReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port4.DrpChAxi.AWAddr">
                    <HDLName>sGtwiz4DrpChAxiAWAddr</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>32</WordLength>
                            <IntegerWordLength>32</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port4.DrpChAxi.AWValid">
                    <HDLName>sGtwiz4DrpChAxiAWValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port4.DrpChAxi.AWReady">
                    <HDLName>sGtwiz4DrpChAxiAWReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port4.DrpChAxi.WData">
                    <HDLName>sGtwiz4DrpChAxiWData</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>32</WordLength>
                            <IntegerWordLength>32</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port4.DrpChAxi.WStrb">
                    <HDLName>sGtwiz4DrpChAxiWStrb</HDLName>
                    <HDLType>std_logic_vector(3 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>4</WordLength>
                            <IntegerWordLength>4</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port4.DrpChAxi.WValid">
                    <HDLName>sGtwiz4DrpChAxiWValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port4.DrpChAxi.WReady">
                    <HDLName>sGtwiz4DrpChAxiWReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port4.DrpChAxi.BResp">
                    <HDLName>sGtwiz4DrpChAxiBResp</HDLName>
                    <HDLType>std_logic_vector(1 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>2</WordLength>
                            <IntegerWordLength>2</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port4.DrpChAxi.BValid">
                    <HDLName>sGtwiz4DrpChAxiBValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port4.DrpChAxi.BReady">
                    <HDLName>sGtwiz4DrpChAxiBReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port4.DrpChAxi.ARAddr">
                    <HDLName>sGtwiz4DrpChAxiARAddr</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>32</WordLength>
                            <IntegerWordLength>32</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port4.DrpChAxi.ARValid">
                    <HDLName>sGtwiz4DrpChAxiARValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port4.DrpChAxi.ARReady">
                    <HDLName>sGtwiz4DrpChAxiARReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port4.DrpChAxi.RData">
                    <HDLName>sGtwiz4DrpChAxiRData</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>32</WordLength>
                            <IntegerWordLength>32</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port4.DrpChAxi.RResp">
                    <HDLName>sGtwiz4DrpChAxiRResp</HDLName>
                    <HDLType>std_logic_vector(1 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>2</WordLength>
                            <IntegerWordLength>2</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port4.DrpChAxi.RValid">
                    <HDLName>sGtwiz4DrpChAxiRValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port4.DrpChAxi.RReady">
                    <HDLName>sGtwiz4DrpChAxiRReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port5 User Clock">
                    <HDLName>UserClkPort5</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>clock</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <DutyCycleRange>
                        <PercentInHighMax>50.000000</PercentInHighMax>
                        <PercentInHighMin>50.000000</PercentInHighMin>
                    </DutyCycleRange>
                    <AccuracyInPPM>100.000000</AccuracyInPPM>
                    <JitterInPicoSeconds>150.000000</JitterInPicoSeconds>
                    <FreqInHertz>
                        <Max>400.000000M</Max>
                        <Min>1.000000M</Min>
                    </FreqInHertz>
                </Signal>
                <Signal Name="Port5.PmaInit">
                    <HDLName>aPort5PmaInit</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain></RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port5.ResetPb">
                    <HDLName>aPort5ResetPb</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain></RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port5.Tx.TData0">
                    <HDLName>uPort5AxiTxTData0</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port5 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port5.Tx.TData1">
                    <HDLName>uPort5AxiTxTData1</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port5 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port5.Tx.TData2">
                    <HDLName>uPort5AxiTxTData2</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port5 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port5.Tx.TData3">
                    <HDLName>uPort5AxiTxTData3</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port5 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port5.Tx.TKeep">
                    <HDLName>uPort5AxiTxTKeep</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>32</WordLength>
                            <IntegerWordLength>32</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port5 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port5.Tx.TLast">
                    <HDLName>uPort5AxiTxTLast</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port5 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port5.Tx.TValid">
                    <HDLName>uPort5AxiTxTValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port5 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port5.Tx.TReady">
                    <HDLName>uPort5AxiTxTReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port5 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port5.Rx.TData0">
                    <HDLName>uPort5AxiRxTData0</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port5 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port5.Rx.TData1">
                    <HDLName>uPort5AxiRxTData1</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port5 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port5.Rx.TData2">
                    <HDLName>uPort5AxiRxTData2</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port5 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port5.Rx.TData3">
                    <HDLName>uPort5AxiRxTData3</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port5 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port5.Rx.TKeep">
                    <HDLName>uPort5AxiRxTKeep</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>32</WordLength>
                            <IntegerWordLength>32</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port5 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port5.Rx.TLast">
                    <HDLName>uPort5AxiRxTLast</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port5 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port5.Rx.TValid">
                    <HDLName>uPort5AxiRxTValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port5 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port5.Nfc.TValid">
                    <HDLName>uPort5AxiNfcTValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port5 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port5.Nfc.TData">
                    <HDLName>uPort5AxiNfcTData</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>32</WordLength>
                            <IntegerWordLength>32</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port5 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port5.Nfc.TReady">
                    <HDLName>uPort5AxiNfcTReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port5 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port5.HardError">
                    <HDLName>uPort5HardError</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port5 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port5.SoftError">
                    <HDLName>uPort5SoftError</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port5 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port5.LaneUp">
                    <HDLName>uPort5LaneUp</HDLName>
                    <HDLType>std_logic_vector(3 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>4</WordLength>
                            <IntegerWordLength>4</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port5 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port5.ChannelUp">
                    <HDLName>uPort5ChannelUp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port5 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port5.SysResetOut">
                    <HDLName>uPort5SysResetOut</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port5 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port5.MmcmNotLockOut">
                    <HDLName>uPort5MmcmNotLockOut</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port5 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port5.CrcPassFail_n">
                    <HDLName>uPort5CrcPassFail_n</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port5 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port5.CrcValid">
                    <HDLName>uPort5CrcValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port5 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port5.LinkResetOut">
                    <HDLName>iPort5LinkResetOut</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>InitClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port5.CtrlAxi.AWAddr">
                    <HDLName>sGtwiz5CtrlAxiAWAddr</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>32</WordLength>
                            <IntegerWordLength>32</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port5.CtrlAxi.AWValid">
                    <HDLName>sGtwiz5CtrlAxiAWValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port5.CtrlAxi.AWReady">
                    <HDLName>sGtwiz5CtrlAxiAWReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port5.CtrlAxi.WData">
                    <HDLName>sGtwiz5CtrlAxiWData</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>32</WordLength>
                            <IntegerWordLength>32</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port5.CtrlAxi.WStrb">
                    <HDLName>sGtwiz5CtrlAxiWStrb</HDLName>
                    <HDLType>std_logic_vector(3 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>4</WordLength>
                            <IntegerWordLength>4</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port5.CtrlAxi.WValid">
                    <HDLName>sGtwiz5CtrlAxiWValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port5.CtrlAxi.WReady">
                    <HDLName>sGtwiz5CtrlAxiWReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port5.CtrlAxi.BResp">
                    <HDLName>sGtwiz5CtrlAxiBResp</HDLName>
                    <HDLType>std_logic_vector(1 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>2</WordLength>
                            <IntegerWordLength>2</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port5.CtrlAxi.BValid">
                    <HDLName>sGtwiz5CtrlAxiBValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port5.CtrlAxi.BReady">
                    <HDLName>sGtwiz5CtrlAxiBReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port5.CtrlAxi.ARAddr">
                    <HDLName>sGtwiz5CtrlAxiARAddr</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>32</WordLength>
                            <IntegerWordLength>32</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port5.CtrlAxi.ARValid">
                    <HDLName>sGtwiz5CtrlAxiARValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port5.CtrlAxi.ARReady">
                    <HDLName>sGtwiz5CtrlAxiARReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port5.CtrlAxi.RData">
                    <HDLName>sGtwiz5CtrlAxiRData</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>32</WordLength>
                            <IntegerWordLength>32</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port5.CtrlAxi.RResp">
                    <HDLName>sGtwiz5CtrlAxiRResp</HDLName>
                    <HDLType>std_logic_vector(1 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>2</WordLength>
                            <IntegerWordLength>2</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port5.CtrlAxi.RValid">
                    <HDLName>sGtwiz5CtrlAxiRValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port5.CtrlAxi.RReady">
                    <HDLName>sGtwiz5CtrlAxiRReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port5.DrpChAxi.AWAddr">
                    <HDLName>sGtwiz5DrpChAxiAWAddr</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>32</WordLength>
                            <IntegerWordLength>32</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port5.DrpChAxi.AWValid">
                    <HDLName>sGtwiz5DrpChAxiAWValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port5.DrpChAxi.AWReady">
                    <HDLName>sGtwiz5DrpChAxiAWReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port5.DrpChAxi.WData">
                    <HDLName>sGtwiz5DrpChAxiWData</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>32</WordLength>
                            <IntegerWordLength>32</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port5.DrpChAxi.WStrb">
                    <HDLName>sGtwiz5DrpChAxiWStrb</HDLName>
                    <HDLType>std_logic_vector(3 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>4</WordLength>
                            <IntegerWordLength>4</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port5.DrpChAxi.WValid">
                    <HDLName>sGtwiz5DrpChAxiWValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port5.DrpChAxi.WReady">
                    <HDLName>sGtwiz5DrpChAxiWReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port5.DrpChAxi.BResp">
                    <HDLName>sGtwiz5DrpChAxiBResp</HDLName>
                    <HDLType>std_logic_vector(1 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>2</WordLength>
                            <IntegerWordLength>2</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port5.DrpChAxi.BValid">
                    <HDLName>sGtwiz5DrpChAxiBValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port5.DrpChAxi.BReady">
                    <HDLName>sGtwiz5DrpChAxiBReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port5.DrpChAxi.ARAddr">
                    <HDLName>sGtwiz5DrpChAxiARAddr</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>32</WordLength>
                            <IntegerWordLength>32</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port5.DrpChAxi.ARValid">
                    <HDLName>sGtwiz5DrpChAxiARValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port5.DrpChAxi.ARReady">
                    <HDLName>sGtwiz5DrpChAxiARReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port5.DrpChAxi.RData">
                    <HDLName>sGtwiz5DrpChAxiRData</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>32</WordLength>
                            <IntegerWordLength>32</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port5.DrpChAxi.RResp">
                    <HDLName>sGtwiz5DrpChAxiRResp</HDLName>
                    <HDLType>std_logic_vector(1 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>2</WordLength>
                            <IntegerWordLength>2</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port5.DrpChAxi.RValid">
                    <HDLName>sGtwiz5DrpChAxiRValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port5.DrpChAxi.RReady">
                    <HDLName>sGtwiz5DrpChAxiRReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port6 User Clock">
                    <HDLName>UserClkPort6</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>clock</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <DutyCycleRange>
                        <PercentInHighMax>50.000000</PercentInHighMax>
                        <PercentInHighMin>50.000000</PercentInHighMin>
                    </DutyCycleRange>
                    <AccuracyInPPM>100.000000</AccuracyInPPM>
                    <JitterInPicoSeconds>150.000000</JitterInPicoSeconds>
                    <FreqInHertz>
                        <Max>400.000000M</Max>
                        <Min>1.000000M</Min>
                    </FreqInHertz>
                </Signal>
                <Signal Name="Port6.PmaInit">
                    <HDLName>aPort6PmaInit</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain></RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port6.ResetPb">
                    <HDLName>aPort6ResetPb</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain></RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port6.Tx.TData0">
                    <HDLName>uPort6AxiTxTData0</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port6 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port6.Tx.TData1">
                    <HDLName>uPort6AxiTxTData1</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port6 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port6.Tx.TData2">
                    <HDLName>uPort6AxiTxTData2</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port6 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port6.Tx.TData3">
                    <HDLName>uPort6AxiTxTData3</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port6 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port6.Tx.TKeep">
                    <HDLName>uPort6AxiTxTKeep</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>32</WordLength>
                            <IntegerWordLength>32</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port6 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port6.Tx.TLast">
                    <HDLName>uPort6AxiTxTLast</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port6 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port6.Tx.TValid">
                    <HDLName>uPort6AxiTxTValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port6 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port6.Tx.TReady">
                    <HDLName>uPort6AxiTxTReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port6 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port6.Rx.TData0">
                    <HDLName>uPort6AxiRxTData0</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port6 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port6.Rx.TData1">
                    <HDLName>uPort6AxiRxTData1</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port6 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port6.Rx.TData2">
                    <HDLName>uPort6AxiRxTData2</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port6 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port6.Rx.TData3">
                    <HDLName>uPort6AxiRxTData3</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port6 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port6.Rx.TKeep">
                    <HDLName>uPort6AxiRxTKeep</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>32</WordLength>
                            <IntegerWordLength>32</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port6 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port6.Rx.TLast">
                    <HDLName>uPort6AxiRxTLast</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port6 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port6.Rx.TValid">
                    <HDLName>uPort6AxiRxTValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port6 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port6.Nfc.TValid">
                    <HDLName>uPort6AxiNfcTValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port6 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port6.Nfc.TData">
                    <HDLName>uPort6AxiNfcTData</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>32</WordLength>
                            <IntegerWordLength>32</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port6 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port6.Nfc.TReady">
                    <HDLName>uPort6AxiNfcTReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port6 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port6.HardError">
                    <HDLName>uPort6HardError</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port6 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port6.SoftError">
                    <HDLName>uPort6SoftError</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port6 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port6.LaneUp">
                    <HDLName>uPort6LaneUp</HDLName>
                    <HDLType>std_logic_vector(3 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>4</WordLength>
                            <IntegerWordLength>4</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port6 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port6.ChannelUp">
                    <HDLName>uPort6ChannelUp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port6 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port6.SysResetOut">
                    <HDLName>uPort6SysResetOut</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port6 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port6.MmcmNotLockOut">
                    <HDLName>uPort6MmcmNotLockOut</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port6 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port6.CrcPassFail_n">
                    <HDLName>uPort6CrcPassFail_n</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port6 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port6.CrcValid">
                    <HDLName>uPort6CrcValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port6 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port6.LinkResetOut">
                    <HDLName>iPort6LinkResetOut</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>InitClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port6.CtrlAxi.AWAddr">
                    <HDLName>sGtwiz6CtrlAxiAWAddr</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>32</WordLength>
                            <IntegerWordLength>32</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port6.CtrlAxi.AWValid">
                    <HDLName>sGtwiz6CtrlAxiAWValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port6.CtrlAxi.AWReady">
                    <HDLName>sGtwiz6CtrlAxiAWReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port6.CtrlAxi.WData">
                    <HDLName>sGtwiz6CtrlAxiWData</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>32</WordLength>
                            <IntegerWordLength>32</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port6.CtrlAxi.WStrb">
                    <HDLName>sGtwiz6CtrlAxiWStrb</HDLName>
                    <HDLType>std_logic_vector(3 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>4</WordLength>
                            <IntegerWordLength>4</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port6.CtrlAxi.WValid">
                    <HDLName>sGtwiz6CtrlAxiWValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port6.CtrlAxi.WReady">
                    <HDLName>sGtwiz6CtrlAxiWReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port6.CtrlAxi.BResp">
                    <HDLName>sGtwiz6CtrlAxiBResp</HDLName>
                    <HDLType>std_logic_vector(1 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>2</WordLength>
                            <IntegerWordLength>2</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port6.CtrlAxi.BValid">
                    <HDLName>sGtwiz6CtrlAxiBValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port6.CtrlAxi.BReady">
                    <HDLName>sGtwiz6CtrlAxiBReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port6.CtrlAxi.ARAddr">
                    <HDLName>sGtwiz6CtrlAxiARAddr</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>32</WordLength>
                            <IntegerWordLength>32</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port6.CtrlAxi.ARValid">
                    <HDLName>sGtwiz6CtrlAxiARValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port6.CtrlAxi.ARReady">
                    <HDLName>sGtwiz6CtrlAxiARReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port6.CtrlAxi.RData">
                    <HDLName>sGtwiz6CtrlAxiRData</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>32</WordLength>
                            <IntegerWordLength>32</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port6.CtrlAxi.RResp">
                    <HDLName>sGtwiz6CtrlAxiRResp</HDLName>
                    <HDLType>std_logic_vector(1 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>2</WordLength>
                            <IntegerWordLength>2</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port6.CtrlAxi.RValid">
                    <HDLName>sGtwiz6CtrlAxiRValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port6.CtrlAxi.RReady">
                    <HDLName>sGtwiz6CtrlAxiRReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port6.DrpChAxi.AWAddr">
                    <HDLName>sGtwiz6DrpChAxiAWAddr</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>32</WordLength>
                            <IntegerWordLength>32</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port6.DrpChAxi.AWValid">
                    <HDLName>sGtwiz6DrpChAxiAWValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port6.DrpChAxi.AWReady">
                    <HDLName>sGtwiz6DrpChAxiAWReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port6.DrpChAxi.WData">
                    <HDLName>sGtwiz6DrpChAxiWData</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>32</WordLength>
                            <IntegerWordLength>32</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port6.DrpChAxi.WStrb">
                    <HDLName>sGtwiz6DrpChAxiWStrb</HDLName>
                    <HDLType>std_logic_vector(3 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>4</WordLength>
                            <IntegerWordLength>4</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port6.DrpChAxi.WValid">
                    <HDLName>sGtwiz6DrpChAxiWValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port6.DrpChAxi.WReady">
                    <HDLName>sGtwiz6DrpChAxiWReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port6.DrpChAxi.BResp">
                    <HDLName>sGtwiz6DrpChAxiBResp</HDLName>
                    <HDLType>std_logic_vector(1 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>2</WordLength>
                            <IntegerWordLength>2</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port6.DrpChAxi.BValid">
                    <HDLName>sGtwiz6DrpChAxiBValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port6.DrpChAxi.BReady">
                    <HDLName>sGtwiz6DrpChAxiBReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port6.DrpChAxi.ARAddr">
                    <HDLName>sGtwiz6DrpChAxiARAddr</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>32</WordLength>
                            <IntegerWordLength>32</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port6.DrpChAxi.ARValid">
                    <HDLName>sGtwiz6DrpChAxiARValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port6.DrpChAxi.ARReady">
                    <HDLName>sGtwiz6DrpChAxiARReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port6.DrpChAxi.RData">
                    <HDLName>sGtwiz6DrpChAxiRData</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>32</WordLength>
                            <IntegerWordLength>32</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port6.DrpChAxi.RResp">
                    <HDLName>sGtwiz6DrpChAxiRResp</HDLName>
                    <HDLType>std_logic_vector(1 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>2</WordLength>
                            <IntegerWordLength>2</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port6.DrpChAxi.RValid">
                    <HDLName>sGtwiz6DrpChAxiRValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port6.DrpChAxi.RReady">
                    <HDLName>sGtwiz6DrpChAxiRReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port7 User Clock">
                    <HDLName>UserClkPort7</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>clock</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <DutyCycleRange>
                        <PercentInHighMax>50.000000</PercentInHighMax>
                        <PercentInHighMin>50.000000</PercentInHighMin>
                    </DutyCycleRange>
                    <AccuracyInPPM>100.000000</AccuracyInPPM>
                    <JitterInPicoSeconds>150.000000</JitterInPicoSeconds>
                    <FreqInHertz>
                        <Max>400.000000M</Max>
                        <Min>1.000000M</Min>
                    </FreqInHertz>
                </Signal>
                <Signal Name="Port7.PmaInit">
                    <HDLName>aPort7PmaInit</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain></RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port7.ResetPb">
                    <HDLName>aPort7ResetPb</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain></RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port7.Tx.TData0">
                    <HDLName>uPort7AxiTxTData0</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port7 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port7.Tx.TData1">
                    <HDLName>uPort7AxiTxTData1</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port7 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port7.Tx.TData2">
                    <HDLName>uPort7AxiTxTData2</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port7 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port7.Tx.TData3">
                    <HDLName>uPort7AxiTxTData3</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port7 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port7.Tx.TKeep">
                    <HDLName>uPort7AxiTxTKeep</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>32</WordLength>
                            <IntegerWordLength>32</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port7 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port7.Tx.TLast">
                    <HDLName>uPort7AxiTxTLast</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port7 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port7.Tx.TValid">
                    <HDLName>uPort7AxiTxTValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port7 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port7.Tx.TReady">
                    <HDLName>uPort7AxiTxTReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port7 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port7.Rx.TData0">
                    <HDLName>uPort7AxiRxTData0</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port7 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port7.Rx.TData1">
                    <HDLName>uPort7AxiRxTData1</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port7 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port7.Rx.TData2">
                    <HDLName>uPort7AxiRxTData2</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port7 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port7.Rx.TData3">
                    <HDLName>uPort7AxiRxTData3</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port7 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port7.Rx.TKeep">
                    <HDLName>uPort7AxiRxTKeep</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>32</WordLength>
                            <IntegerWordLength>32</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port7 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port7.Rx.TLast">
                    <HDLName>uPort7AxiRxTLast</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port7 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port7.Rx.TValid">
                    <HDLName>uPort7AxiRxTValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port7 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port7.Nfc.TValid">
                    <HDLName>uPort7AxiNfcTValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port7 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port7.Nfc.TData">
                    <HDLName>uPort7AxiNfcTData</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>32</WordLength>
                            <IntegerWordLength>32</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port7 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port7.Nfc.TReady">
                    <HDLName>uPort7AxiNfcTReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port7 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port7.HardError">
                    <HDLName>uPort7HardError</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port7 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port7.SoftError">
                    <HDLName>uPort7SoftError</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port7 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port7.LaneUp">
                    <HDLName>uPort7LaneUp</HDLName>
                    <HDLType>std_logic_vector(3 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>4</WordLength>
                            <IntegerWordLength>4</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port7 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port7.ChannelUp">
                    <HDLName>uPort7ChannelUp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port7 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port7.SysResetOut">
                    <HDLName>uPort7SysResetOut</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port7 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port7.MmcmNotLockOut">
                    <HDLName>uPort7MmcmNotLockOut</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port7 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port7.CrcPassFail_n">
                    <HDLName>uPort7CrcPassFail_n</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port7 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port7.CrcValid">
                    <HDLName>uPort7CrcValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port7 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port7.LinkResetOut">
                    <HDLName>iPort7LinkResetOut</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>InitClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port7.CtrlAxi.AWAddr">
                    <HDLName>sGtwiz7CtrlAxiAWAddr</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>32</WordLength>
                            <IntegerWordLength>32</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port7.CtrlAxi.AWValid">
                    <HDLName>sGtwiz7CtrlAxiAWValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port7.CtrlAxi.AWReady">
                    <HDLName>sGtwiz7CtrlAxiAWReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port7.CtrlAxi.WData">
                    <HDLName>sGtwiz7CtrlAxiWData</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>32</WordLength>
                            <IntegerWordLength>32</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port7.CtrlAxi.WStrb">
                    <HDLName>sGtwiz7CtrlAxiWStrb</HDLName>
                    <HDLType>std_logic_vector(3 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>4</WordLength>
                            <IntegerWordLength>4</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port7.CtrlAxi.WValid">
                    <HDLName>sGtwiz7CtrlAxiWValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port7.CtrlAxi.WReady">
                    <HDLName>sGtwiz7CtrlAxiWReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port7.CtrlAxi.BResp">
                    <HDLName>sGtwiz7CtrlAxiBResp</HDLName>
                    <HDLType>std_logic_vector(1 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>2</WordLength>
                            <IntegerWordLength>2</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port7.CtrlAxi.BValid">
                    <HDLName>sGtwiz7CtrlAxiBValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port7.CtrlAxi.BReady">
                    <HDLName>sGtwiz7CtrlAxiBReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port7.CtrlAxi.ARAddr">
                    <HDLName>sGtwiz7CtrlAxiARAddr</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>32</WordLength>
                            <IntegerWordLength>32</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port7.CtrlAxi.ARValid">
                    <HDLName>sGtwiz7CtrlAxiARValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port7.CtrlAxi.ARReady">
                    <HDLName>sGtwiz7CtrlAxiARReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port7.CtrlAxi.RData">
                    <HDLName>sGtwiz7CtrlAxiRData</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>32</WordLength>
                            <IntegerWordLength>32</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port7.CtrlAxi.RResp">
                    <HDLName>sGtwiz7CtrlAxiRResp</HDLName>
                    <HDLType>std_logic_vector(1 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>2</WordLength>
                            <IntegerWordLength>2</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port7.CtrlAxi.RValid">
                    <HDLName>sGtwiz7CtrlAxiRValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port7.CtrlAxi.RReady">
                    <HDLName>sGtwiz7CtrlAxiRReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port7.DrpChAxi.AWAddr">
                    <HDLName>sGtwiz7DrpChAxiAWAddr</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>32</WordLength>
                            <IntegerWordLength>32</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port7.DrpChAxi.AWValid">
                    <HDLName>sGtwiz7DrpChAxiAWValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port7.DrpChAxi.AWReady">
                    <HDLName>sGtwiz7DrpChAxiAWReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port7.DrpChAxi.WData">
                    <HDLName>sGtwiz7DrpChAxiWData</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>32</WordLength>
                            <IntegerWordLength>32</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port7.DrpChAxi.WStrb">
                    <HDLName>sGtwiz7DrpChAxiWStrb</HDLName>
                    <HDLType>std_logic_vector(3 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>4</WordLength>
                            <IntegerWordLength>4</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port7.DrpChAxi.WValid">
                    <HDLName>sGtwiz7DrpChAxiWValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port7.DrpChAxi.WReady">
                    <HDLName>sGtwiz7DrpChAxiWReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port7.DrpChAxi.BResp">
                    <HDLName>sGtwiz7DrpChAxiBResp</HDLName>
                    <HDLType>std_logic_vector(1 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>2</WordLength>
                            <IntegerWordLength>2</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port7.DrpChAxi.BValid">
                    <HDLName>sGtwiz7DrpChAxiBValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port7.DrpChAxi.BReady">
                    <HDLName>sGtwiz7DrpChAxiBReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port7.DrpChAxi.ARAddr">
                    <HDLName>sGtwiz7DrpChAxiARAddr</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>32</WordLength>
                            <IntegerWordLength>32</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port7.DrpChAxi.ARValid">
                    <HDLName>sGtwiz7DrpChAxiARValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port7.DrpChAxi.ARReady">
                    <HDLName>sGtwiz7DrpChAxiARReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port7.DrpChAxi.RData">
                    <HDLName>sGtwiz7DrpChAxiRData</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>32</WordLength>
                            <IntegerWordLength>32</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port7.DrpChAxi.RResp">
                    <HDLName>sGtwiz7DrpChAxiRResp</HDLName>
                    <HDLType>std_logic_vector(1 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>2</WordLength>
                            <IntegerWordLength>2</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port7.DrpChAxi.RValid">
                    <HDLName>sGtwiz7DrpChAxiRValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port7.DrpChAxi.RReady">
                    <HDLName>sGtwiz7DrpChAxiRReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8 User Clock">
                    <HDLName>UserClkPort8</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>clock</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <DutyCycleRange>
                        <PercentInHighMax>50.000000</PercentInHighMax>
                        <PercentInHighMin>50.000000</PercentInHighMin>
                    </DutyCycleRange>
                    <AccuracyInPPM>100.000000</AccuracyInPPM>
                    <JitterInPicoSeconds>150.000000</JitterInPicoSeconds>
                    <FreqInHertz>
                        <Max>400.000000M</Max>
                        <Min>1.000000M</Min>
                    </FreqInHertz>
                </Signal>
                <Signal Name="Port8.PmaInit">
                    <HDLName>aPort8PmaInit</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain></RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.ResetPb">
                    <HDLName>aPort8ResetPb</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain></RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.Tx.TData0">
                    <HDLName>uPort8AxiTxTData0</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.Tx.TData1">
                    <HDLName>uPort8AxiTxTData1</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.Tx.TData2">
                    <HDLName>uPort8AxiTxTData2</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.Tx.TData3">
                    <HDLName>uPort8AxiTxTData3</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.Tx.TKeep">
                    <HDLName>uPort8AxiTxTKeep</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>32</WordLength>
                            <IntegerWordLength>32</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.Tx.TLast">
                    <HDLName>uPort8AxiTxTLast</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.Tx.TValid">
                    <HDLName>uPort8AxiTxTValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.Tx.TReady">
                    <HDLName>uPort8AxiTxTReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.Rx.TData0">
                    <HDLName>uPort8AxiRxTData0</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.Rx.TData1">
                    <HDLName>uPort8AxiRxTData1</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.Rx.TData2">
                    <HDLName>uPort8AxiRxTData2</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.Rx.TData3">
                    <HDLName>uPort8AxiRxTData3</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.Rx.TKeep">
                    <HDLName>uPort8AxiRxTKeep</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>32</WordLength>
                            <IntegerWordLength>32</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.Rx.TLast">
                    <HDLName>uPort8AxiRxTLast</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.Rx.TValid">
                    <HDLName>uPort8AxiRxTValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.Nfc.TValid">
                    <HDLName>uPort8AxiNfcTValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.Nfc.TData">
                    <HDLName>uPort8AxiNfcTData</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>32</WordLength>
                            <IntegerWordLength>32</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.Nfc.TReady">
                    <HDLName>uPort8AxiNfcTReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.HardError">
                    <HDLName>uPort8HardError</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.SoftError">
                    <HDLName>uPort8SoftError</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.LaneUp">
                    <HDLName>uPort8LaneUp</HDLName>
                    <HDLType>std_logic_vector(3 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>4</WordLength>
                            <IntegerWordLength>4</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.ChannelUp">
                    <HDLName>uPort8ChannelUp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.SysResetOut">
                    <HDLName>uPort8SysResetOut</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.MmcmNotLockOut">
                    <HDLName>uPort8MmcmNotLockOut</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.CrcPassFail_n">
                    <HDLName>uPort8CrcPassFail_n</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.CrcValid">
                    <HDLName>uPort8CrcValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.LinkResetOut">
                    <HDLName>iPort8LinkResetOut</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>InitClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.CtrlAxi.AWAddr">
                    <HDLName>sGtwiz8CtrlAxiAWAddr</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>32</WordLength>
                            <IntegerWordLength>32</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.CtrlAxi.AWValid">
                    <HDLName>sGtwiz8CtrlAxiAWValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.CtrlAxi.AWReady">
                    <HDLName>sGtwiz8CtrlAxiAWReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.CtrlAxi.WData">
                    <HDLName>sGtwiz8CtrlAxiWData</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>32</WordLength>
                            <IntegerWordLength>32</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.CtrlAxi.WStrb">
                    <HDLName>sGtwiz8CtrlAxiWStrb</HDLName>
                    <HDLType>std_logic_vector(3 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>4</WordLength>
                            <IntegerWordLength>4</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.CtrlAxi.WValid">
                    <HDLName>sGtwiz8CtrlAxiWValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.CtrlAxi.WReady">
                    <HDLName>sGtwiz8CtrlAxiWReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.CtrlAxi.BResp">
                    <HDLName>sGtwiz8CtrlAxiBResp</HDLName>
                    <HDLType>std_logic_vector(1 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>2</WordLength>
                            <IntegerWordLength>2</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.CtrlAxi.BValid">
                    <HDLName>sGtwiz8CtrlAxiBValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.CtrlAxi.BReady">
                    <HDLName>sGtwiz8CtrlAxiBReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.CtrlAxi.ARAddr">
                    <HDLName>sGtwiz8CtrlAxiARAddr</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>32</WordLength>
                            <IntegerWordLength>32</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.CtrlAxi.ARValid">
                    <HDLName>sGtwiz8CtrlAxiARValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.CtrlAxi.ARReady">
                    <HDLName>sGtwiz8CtrlAxiARReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.CtrlAxi.RData">
                    <HDLName>sGtwiz8CtrlAxiRData</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>32</WordLength>
                            <IntegerWordLength>32</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.CtrlAxi.RResp">
                    <HDLName>sGtwiz8CtrlAxiRResp</HDLName>
                    <HDLType>std_logic_vector(1 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>2</WordLength>
                            <IntegerWordLength>2</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.CtrlAxi.RValid">
                    <HDLName>sGtwiz8CtrlAxiRValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.CtrlAxi.RReady">
                    <HDLName>sGtwiz8CtrlAxiRReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.DrpChAxi.AWAddr">
                    <HDLName>sGtwiz8DrpChAxiAWAddr</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>32</WordLength>
                            <IntegerWordLength>32</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.DrpChAxi.AWValid">
                    <HDLName>sGtwiz8DrpChAxiAWValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.DrpChAxi.AWReady">
                    <HDLName>sGtwiz8DrpChAxiAWReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.DrpChAxi.WData">
                    <HDLName>sGtwiz8DrpChAxiWData</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>32</WordLength>
                            <IntegerWordLength>32</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.DrpChAxi.WStrb">
                    <HDLName>sGtwiz8DrpChAxiWStrb</HDLName>
                    <HDLType>std_logic_vector(3 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>4</WordLength>
                            <IntegerWordLength>4</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.DrpChAxi.WValid">
                    <HDLName>sGtwiz8DrpChAxiWValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.DrpChAxi.WReady">
                    <HDLName>sGtwiz8DrpChAxiWReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.DrpChAxi.BResp">
                    <HDLName>sGtwiz8DrpChAxiBResp</HDLName>
                    <HDLType>std_logic_vector(1 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>2</WordLength>
                            <IntegerWordLength>2</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.DrpChAxi.BValid">
                    <HDLName>sGtwiz8DrpChAxiBValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.DrpChAxi.BReady">
                    <HDLName>sGtwiz8DrpChAxiBReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.DrpChAxi.ARAddr">
                    <HDLName>sGtwiz8DrpChAxiARAddr</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>32</WordLength>
                            <IntegerWordLength>32</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.DrpChAxi.ARValid">
                    <HDLName>sGtwiz8DrpChAxiARValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.DrpChAxi.ARReady">
                    <HDLName>sGtwiz8DrpChAxiARReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.DrpChAxi.RData">
                    <HDLName>sGtwiz8DrpChAxiRData</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>32</WordLength>
                            <IntegerWordLength>32</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.DrpChAxi.RResp">
                    <HDLName>sGtwiz8DrpChAxiRResp</HDLName>
                    <HDLType>std_logic_vector(1 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>2</WordLength>
                            <IntegerWordLength>2</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.DrpChAxi.RValid">
                    <HDLName>sGtwiz8DrpChAxiRValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.DrpChAxi.RReady">
                    <HDLName>sGtwiz8DrpChAxiRReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port9 User Clock">
                    <HDLName>UserClkPort9</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>clock</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <DutyCycleRange>
                        <PercentInHighMax>50.000000</PercentInHighMax>
                        <PercentInHighMin>50.000000</PercentInHighMin>
                    </DutyCycleRange>
                    <AccuracyInPPM>100.000000</AccuracyInPPM>
                    <JitterInPicoSeconds>150.000000</JitterInPicoSeconds>
                    <FreqInHertz>
                        <Max>400.000000M</Max>
                        <Min>1.000000M</Min>
                    </FreqInHertz>
                </Signal>
                <Signal Name="Port9.PmaInit">
                    <HDLName>aPort9PmaInit</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain></RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port9.ResetPb">
                    <HDLName>aPort9ResetPb</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain></RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port9.Tx.TData0">
                    <HDLName>uPort9AxiTxTData0</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port9 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port9.Tx.TData1">
                    <HDLName>uPort9AxiTxTData1</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port9 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port9.Tx.TData2">
                    <HDLName>uPort9AxiTxTData2</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port9 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port9.Tx.TData3">
                    <HDLName>uPort9AxiTxTData3</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port9 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port9.Tx.TKeep">
                    <HDLName>uPort9AxiTxTKeep</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>32</WordLength>
                            <IntegerWordLength>32</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port9 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port9.Tx.TLast">
                    <HDLName>uPort9AxiTxTLast</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port9 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port9.Tx.TValid">
                    <HDLName>uPort9AxiTxTValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port9 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port9.Tx.TReady">
                    <HDLName>uPort9AxiTxTReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port9 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port9.Rx.TData0">
                    <HDLName>uPort9AxiRxTData0</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port9 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port9.Rx.TData1">
                    <HDLName>uPort9AxiRxTData1</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port9 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port9.Rx.TData2">
                    <HDLName>uPort9AxiRxTData2</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port9 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port9.Rx.TData3">
                    <HDLName>uPort9AxiRxTData3</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port9 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port9.Rx.TKeep">
                    <HDLName>uPort9AxiRxTKeep</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>32</WordLength>
                            <IntegerWordLength>32</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port9 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port9.Rx.TLast">
                    <HDLName>uPort9AxiRxTLast</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port9 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port9.Rx.TValid">
                    <HDLName>uPort9AxiRxTValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port9 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port9.Nfc.TValid">
                    <HDLName>uPort9AxiNfcTValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port9 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port9.Nfc.TData">
                    <HDLName>uPort9AxiNfcTData</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>32</WordLength>
                            <IntegerWordLength>32</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port9 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port9.Nfc.TReady">
                    <HDLName>uPort9AxiNfcTReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port9 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port9.HardError">
                    <HDLName>uPort9HardError</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port9 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port9.SoftError">
                    <HDLName>uPort9SoftError</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port9 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port9.LaneUp">
                    <HDLName>uPort9LaneUp</HDLName>
                    <HDLType>std_logic_vector(3 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>4</WordLength>
                            <IntegerWordLength>4</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port9 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port9.ChannelUp">
                    <HDLName>uPort9ChannelUp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port9 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port9.SysResetOut">
                    <HDLName>uPort9SysResetOut</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port9 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port9.MmcmNotLockOut">
                    <HDLName>uPort9MmcmNotLockOut</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port9 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port9.CrcPassFail_n">
                    <HDLName>uPort9CrcPassFail_n</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port9 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port9.CrcValid">
                    <HDLName>uPort9CrcValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port9 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port9.LinkResetOut">
                    <HDLName>iPort9LinkResetOut</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>InitClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port9.CtrlAxi.AWAddr">
                    <HDLName>sGtwiz9CtrlAxiAWAddr</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>32</WordLength>
                            <IntegerWordLength>32</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port9.CtrlAxi.AWValid">
                    <HDLName>sGtwiz9CtrlAxiAWValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port9.CtrlAxi.AWReady">
                    <HDLName>sGtwiz9CtrlAxiAWReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port9.CtrlAxi.WData">
                    <HDLName>sGtwiz9CtrlAxiWData</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>32</WordLength>
                            <IntegerWordLength>32</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port9.CtrlAxi.WStrb">
                    <HDLName>sGtwiz9CtrlAxiWStrb</HDLName>
                    <HDLType>std_logic_vector(3 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>4</WordLength>
                            <IntegerWordLength>4</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port9.CtrlAxi.WValid">
                    <HDLName>sGtwiz9CtrlAxiWValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port9.CtrlAxi.WReady">
                    <HDLName>sGtwiz9CtrlAxiWReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port9.CtrlAxi.BResp">
                    <HDLName>sGtwiz9CtrlAxiBResp</HDLName>
                    <HDLType>std_logic_vector(1 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>2</WordLength>
                            <IntegerWordLength>2</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port9.CtrlAxi.BValid">
                    <HDLName>sGtwiz9CtrlAxiBValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port9.CtrlAxi.BReady">
                    <HDLName>sGtwiz9CtrlAxiBReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port9.CtrlAxi.ARAddr">
                    <HDLName>sGtwiz9CtrlAxiARAddr</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>32</WordLength>
                            <IntegerWordLength>32</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port9.CtrlAxi.ARValid">
                    <HDLName>sGtwiz9CtrlAxiARValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port9.CtrlAxi.ARReady">
                    <HDLName>sGtwiz9CtrlAxiARReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port9.CtrlAxi.RData">
                    <HDLName>sGtwiz9CtrlAxiRData</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>32</WordLength>
                            <IntegerWordLength>32</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port9.CtrlAxi.RResp">
                    <HDLName>sGtwiz9CtrlAxiRResp</HDLName>
                    <HDLType>std_logic_vector(1 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>2</WordLength>
                            <IntegerWordLength>2</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port9.CtrlAxi.RValid">
                    <HDLName>sGtwiz9CtrlAxiRValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port9.CtrlAxi.RReady">
                    <HDLName>sGtwiz9CtrlAxiRReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port9.DrpChAxi.AWAddr">
                    <HDLName>sGtwiz9DrpChAxiAWAddr</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>32</WordLength>
                            <IntegerWordLength>32</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port9.DrpChAxi.AWValid">
                    <HDLName>sGtwiz9DrpChAxiAWValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port9.DrpChAxi.AWReady">
                    <HDLName>sGtwiz9DrpChAxiAWReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port9.DrpChAxi.WData">
                    <HDLName>sGtwiz9DrpChAxiWData</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>32</WordLength>
                            <IntegerWordLength>32</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port9.DrpChAxi.WStrb">
                    <HDLName>sGtwiz9DrpChAxiWStrb</HDLName>
                    <HDLType>std_logic_vector(3 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>4</WordLength>
                            <IntegerWordLength>4</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port9.DrpChAxi.WValid">
                    <HDLName>sGtwiz9DrpChAxiWValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port9.DrpChAxi.WReady">
                    <HDLName>sGtwiz9DrpChAxiWReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port9.DrpChAxi.BResp">
                    <HDLName>sGtwiz9DrpChAxiBResp</HDLName>
                    <HDLType>std_logic_vector(1 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>2</WordLength>
                            <IntegerWordLength>2</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port9.DrpChAxi.BValid">
                    <HDLName>sGtwiz9DrpChAxiBValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port9.DrpChAxi.BReady">
                    <HDLName>sGtwiz9DrpChAxiBReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port9.DrpChAxi.ARAddr">
                    <HDLName>sGtwiz9DrpChAxiARAddr</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>32</WordLength>
                            <IntegerWordLength>32</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port9.DrpChAxi.ARValid">
                    <HDLName>sGtwiz9DrpChAxiARValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port9.DrpChAxi.ARReady">
                    <HDLName>sGtwiz9DrpChAxiARReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port9.DrpChAxi.RData">
                    <HDLName>sGtwiz9DrpChAxiRData</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>32</WordLength>
                            <IntegerWordLength>32</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port9.DrpChAxi.RResp">
                    <HDLName>sGtwiz9DrpChAxiRResp</HDLName>
                    <HDLType>std_logic_vector(1 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>2</WordLength>
                            <IntegerWordLength>2</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port9.DrpChAxi.RValid">
                    <HDLName>sGtwiz9DrpChAxiRValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port9.DrpChAxi.RReady">
                    <HDLName>sGtwiz9DrpChAxiRReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10 User Clock">
                    <HDLName>UserClkPort10</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>clock</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <DutyCycleRange>
                        <PercentInHighMax>50.000000</PercentInHighMax>
                        <PercentInHighMin>50.000000</PercentInHighMin>
                    </DutyCycleRange>
                    <AccuracyInPPM>100.000000</AccuracyInPPM>
                    <JitterInPicoSeconds>150.000000</JitterInPicoSeconds>
                    <FreqInHertz>
                        <Max>400.000000M</Max>
                        <Min>1.000000M</Min>
                    </FreqInHertz>
                </Signal>
                <Signal Name="Port10.PmaInit">
                    <HDLName>aPort10PmaInit</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain></RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.ResetPb">
                    <HDLName>aPort10ResetPb</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain></RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.Tx.TData0">
                    <HDLName>uPort10AxiTxTData0</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.Tx.TData1">
                    <HDLName>uPort10AxiTxTData1</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.Tx.TData2">
                    <HDLName>uPort10AxiTxTData2</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.Tx.TData3">
                    <HDLName>uPort10AxiTxTData3</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.Tx.TKeep">
                    <HDLName>uPort10AxiTxTKeep</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>32</WordLength>
                            <IntegerWordLength>32</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.Tx.TLast">
                    <HDLName>uPort10AxiTxTLast</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.Tx.TValid">
                    <HDLName>uPort10AxiTxTValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.Tx.TReady">
                    <HDLName>uPort10AxiTxTReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.Rx.TData0">
                    <HDLName>uPort10AxiRxTData0</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.Rx.TData1">
                    <HDLName>uPort10AxiRxTData1</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.Rx.TData2">
                    <HDLName>uPort10AxiRxTData2</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.Rx.TData3">
                    <HDLName>uPort10AxiRxTData3</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.Rx.TKeep">
                    <HDLName>uPort10AxiRxTKeep</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>32</WordLength>
                            <IntegerWordLength>32</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.Rx.TLast">
                    <HDLName>uPort10AxiRxTLast</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.Rx.TValid">
                    <HDLName>uPort10AxiRxTValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.Nfc.TValid">
                    <HDLName>uPort10AxiNfcTValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.Nfc.TData">
                    <HDLName>uPort10AxiNfcTData</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>32</WordLength>
                            <IntegerWordLength>32</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.Nfc.TReady">
                    <HDLName>uPort10AxiNfcTReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.HardError">
                    <HDLName>uPort10HardError</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.SoftError">
                    <HDLName>uPort10SoftError</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.LaneUp">
                    <HDLName>uPort10LaneUp</HDLName>
                    <HDLType>std_logic_vector(3 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>4</WordLength>
                            <IntegerWordLength>4</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.ChannelUp">
                    <HDLName>uPort10ChannelUp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.SysResetOut">
                    <HDLName>uPort10SysResetOut</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.MmcmNotLockOut">
                    <HDLName>uPort10MmcmNotLockOut</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.CrcPassFail_n">
                    <HDLName>uPort10CrcPassFail_n</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.CrcValid">
                    <HDLName>uPort10CrcValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.LinkResetOut">
                    <HDLName>iPort10LinkResetOut</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>InitClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.CtrlAxi.AWAddr">
                    <HDLName>sGtwiz10CtrlAxiAWAddr</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>32</WordLength>
                            <IntegerWordLength>32</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.CtrlAxi.AWValid">
                    <HDLName>sGtwiz10CtrlAxiAWValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.CtrlAxi.AWReady">
                    <HDLName>sGtwiz10CtrlAxiAWReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.CtrlAxi.WData">
                    <HDLName>sGtwiz10CtrlAxiWData</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>32</WordLength>
                            <IntegerWordLength>32</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.CtrlAxi.WStrb">
                    <HDLName>sGtwiz10CtrlAxiWStrb</HDLName>
                    <HDLType>std_logic_vector(3 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>4</WordLength>
                            <IntegerWordLength>4</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.CtrlAxi.WValid">
                    <HDLName>sGtwiz10CtrlAxiWValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.CtrlAxi.WReady">
                    <HDLName>sGtwiz10CtrlAxiWReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.CtrlAxi.BResp">
                    <HDLName>sGtwiz10CtrlAxiBResp</HDLName>
                    <HDLType>std_logic_vector(1 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>2</WordLength>
                            <IntegerWordLength>2</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.CtrlAxi.BValid">
                    <HDLName>sGtwiz10CtrlAxiBValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.CtrlAxi.BReady">
                    <HDLName>sGtwiz10CtrlAxiBReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.CtrlAxi.ARAddr">
                    <HDLName>sGtwiz10CtrlAxiARAddr</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>32</WordLength>
                            <IntegerWordLength>32</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.CtrlAxi.ARValid">
                    <HDLName>sGtwiz10CtrlAxiARValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.CtrlAxi.ARReady">
                    <HDLName>sGtwiz10CtrlAxiARReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.CtrlAxi.RData">
                    <HDLName>sGtwiz10CtrlAxiRData</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>32</WordLength>
                            <IntegerWordLength>32</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.CtrlAxi.RResp">
                    <HDLName>sGtwiz10CtrlAxiRResp</HDLName>
                    <HDLType>std_logic_vector(1 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>2</WordLength>
                            <IntegerWordLength>2</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.CtrlAxi.RValid">
                    <HDLName>sGtwiz10CtrlAxiRValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.CtrlAxi.RReady">
                    <HDLName>sGtwiz10CtrlAxiRReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.DrpChAxi.AWAddr">
                    <HDLName>sGtwiz10DrpChAxiAWAddr</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>32</WordLength>
                            <IntegerWordLength>32</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.DrpChAxi.AWValid">
                    <HDLName>sGtwiz10DrpChAxiAWValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.DrpChAxi.AWReady">
                    <HDLName>sGtwiz10DrpChAxiAWReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.DrpChAxi.WData">
                    <HDLName>sGtwiz10DrpChAxiWData</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>32</WordLength>
                            <IntegerWordLength>32</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.DrpChAxi.WStrb">
                    <HDLName>sGtwiz10DrpChAxiWStrb</HDLName>
                    <HDLType>std_logic_vector(3 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>4</WordLength>
                            <IntegerWordLength>4</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.DrpChAxi.WValid">
                    <HDLName>sGtwiz10DrpChAxiWValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.DrpChAxi.WReady">
                    <HDLName>sGtwiz10DrpChAxiWReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.DrpChAxi.BResp">
                    <HDLName>sGtwiz10DrpChAxiBResp</HDLName>
                    <HDLType>std_logic_vector(1 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>2</WordLength>
                            <IntegerWordLength>2</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.DrpChAxi.BValid">
                    <HDLName>sGtwiz10DrpChAxiBValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.DrpChAxi.BReady">
                    <HDLName>sGtwiz10DrpChAxiBReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.DrpChAxi.ARAddr">
                    <HDLName>sGtwiz10DrpChAxiARAddr</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>32</WordLength>
                            <IntegerWordLength>32</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.DrpChAxi.ARValid">
                    <HDLName>sGtwiz10DrpChAxiARValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.DrpChAxi.ARReady">
                    <HDLName>sGtwiz10DrpChAxiARReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.DrpChAxi.RData">
                    <HDLName>sGtwiz10DrpChAxiRData</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>32</WordLength>
                            <IntegerWordLength>32</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.DrpChAxi.RResp">
                    <HDLName>sGtwiz10DrpChAxiRResp</HDLName>
                    <HDLType>std_logic_vector(1 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>2</WordLength>
                            <IntegerWordLength>2</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.DrpChAxi.RValid">
                    <HDLName>sGtwiz10DrpChAxiRValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.DrpChAxi.RReady">
                    <HDLName>sGtwiz10DrpChAxiRReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11 User Clock">
                    <HDLName>UserClkPort11</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>clock</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <DutyCycleRange>
                        <PercentInHighMax>50.000000</PercentInHighMax>
                        <PercentInHighMin>50.000000</PercentInHighMin>
                    </DutyCycleRange>
                    <AccuracyInPPM>100.000000</AccuracyInPPM>
                    <JitterInPicoSeconds>150.000000</JitterInPicoSeconds>
                    <FreqInHertz>
                        <Max>400.000000M</Max>
                        <Min>1.000000M</Min>
                    </FreqInHertz>
                </Signal>
                <Signal Name="Port11.PmaInit">
                    <HDLName>aPort11PmaInit</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain></RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.ResetPb">
                    <HDLName>aPort11ResetPb</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain></RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.Tx.TData0">
                    <HDLName>uPort11AxiTxTData0</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.Tx.TData1">
                    <HDLName>uPort11AxiTxTData1</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.Tx.TData2">
                    <HDLName>uPort11AxiTxTData2</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.Tx.TData3">
                    <HDLName>uPort11AxiTxTData3</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.Tx.TKeep">
                    <HDLName>uPort11AxiTxTKeep</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>32</WordLength>
                            <IntegerWordLength>32</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.Tx.TLast">
                    <HDLName>uPort11AxiTxTLast</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.Tx.TValid">
                    <HDLName>uPort11AxiTxTValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.Tx.TReady">
                    <HDLName>uPort11AxiTxTReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.Rx.TData0">
                    <HDLName>uPort11AxiRxTData0</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.Rx.TData1">
                    <HDLName>uPort11AxiRxTData1</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.Rx.TData2">
                    <HDLName>uPort11AxiRxTData2</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.Rx.TData3">
                    <HDLName>uPort11AxiRxTData3</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.Rx.TKeep">
                    <HDLName>uPort11AxiRxTKeep</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>32</WordLength>
                            <IntegerWordLength>32</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.Rx.TLast">
                    <HDLName>uPort11AxiRxTLast</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.Rx.TValid">
                    <HDLName>uPort11AxiRxTValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.Nfc.TValid">
                    <HDLName>uPort11AxiNfcTValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.Nfc.TData">
                    <HDLName>uPort11AxiNfcTData</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>32</WordLength>
                            <IntegerWordLength>32</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.Nfc.TReady">
                    <HDLName>uPort11AxiNfcTReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.HardError">
                    <HDLName>uPort11HardError</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.SoftError">
                    <HDLName>uPort11SoftError</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.LaneUp">
                    <HDLName>uPort11LaneUp</HDLName>
                    <HDLType>std_logic_vector(3 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>4</WordLength>
                            <IntegerWordLength>4</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.ChannelUp">
                    <HDLName>uPort11ChannelUp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.SysResetOut">
                    <HDLName>uPort11SysResetOut</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.MmcmNotLockOut">
                    <HDLName>uPort11MmcmNotLockOut</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.CrcPassFail_n">
                    <HDLName>uPort11CrcPassFail_n</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.CrcValid">
                    <HDLName>uPort11CrcValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.LinkResetOut">
                    <HDLName>iPort11LinkResetOut</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>InitClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.CtrlAxi.AWAddr">
                    <HDLName>sGtwiz11CtrlAxiAWAddr</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>32</WordLength>
                            <IntegerWordLength>32</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.CtrlAxi.AWValid">
                    <HDLName>sGtwiz11CtrlAxiAWValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.CtrlAxi.AWReady">
                    <HDLName>sGtwiz11CtrlAxiAWReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.CtrlAxi.WData">
                    <HDLName>sGtwiz11CtrlAxiWData</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>32</WordLength>
                            <IntegerWordLength>32</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.CtrlAxi.WStrb">
                    <HDLName>sGtwiz11CtrlAxiWStrb</HDLName>
                    <HDLType>std_logic_vector(3 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>4</WordLength>
                            <IntegerWordLength>4</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.CtrlAxi.WValid">
                    <HDLName>sGtwiz11CtrlAxiWValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.CtrlAxi.WReady">
                    <HDLName>sGtwiz11CtrlAxiWReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.CtrlAxi.BResp">
                    <HDLName>sGtwiz11CtrlAxiBResp</HDLName>
                    <HDLType>std_logic_vector(1 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>2</WordLength>
                            <IntegerWordLength>2</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.CtrlAxi.BValid">
                    <HDLName>sGtwiz11CtrlAxiBValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.CtrlAxi.BReady">
                    <HDLName>sGtwiz11CtrlAxiBReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.CtrlAxi.ARAddr">
                    <HDLName>sGtwiz11CtrlAxiARAddr</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>32</WordLength>
                            <IntegerWordLength>32</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.CtrlAxi.ARValid">
                    <HDLName>sGtwiz11CtrlAxiARValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.CtrlAxi.ARReady">
                    <HDLName>sGtwiz11CtrlAxiARReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.CtrlAxi.RData">
                    <HDLName>sGtwiz11CtrlAxiRData</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>32</WordLength>
                            <IntegerWordLength>32</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.CtrlAxi.RResp">
                    <HDLName>sGtwiz11CtrlAxiRResp</HDLName>
                    <HDLType>std_logic_vector(1 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>2</WordLength>
                            <IntegerWordLength>2</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.CtrlAxi.RValid">
                    <HDLName>sGtwiz11CtrlAxiRValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.CtrlAxi.RReady">
                    <HDLName>sGtwiz11CtrlAxiRReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.DrpChAxi.AWAddr">
                    <HDLName>sGtwiz11DrpChAxiAWAddr</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>32</WordLength>
                            <IntegerWordLength>32</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.DrpChAxi.AWValid">
                    <HDLName>sGtwiz11DrpChAxiAWValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.DrpChAxi.AWReady">
                    <HDLName>sGtwiz11DrpChAxiAWReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.DrpChAxi.WData">
                    <HDLName>sGtwiz11DrpChAxiWData</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>32</WordLength>
                            <IntegerWordLength>32</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.DrpChAxi.WStrb">
                    <HDLName>sGtwiz11DrpChAxiWStrb</HDLName>
                    <HDLType>std_logic_vector(3 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>4</WordLength>
                            <IntegerWordLength>4</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.DrpChAxi.WValid">
                    <HDLName>sGtwiz11DrpChAxiWValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.DrpChAxi.WReady">
                    <HDLName>sGtwiz11DrpChAxiWReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.DrpChAxi.BResp">
                    <HDLName>sGtwiz11DrpChAxiBResp</HDLName>
                    <HDLType>std_logic_vector(1 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>2</WordLength>
                            <IntegerWordLength>2</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.DrpChAxi.BValid">
                    <HDLName>sGtwiz11DrpChAxiBValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.DrpChAxi.BReady">
                    <HDLName>sGtwiz11DrpChAxiBReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.DrpChAxi.ARAddr">
                    <HDLName>sGtwiz11DrpChAxiARAddr</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>32</WordLength>
                            <IntegerWordLength>32</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.DrpChAxi.ARValid">
                    <HDLName>sGtwiz11DrpChAxiARValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.DrpChAxi.ARReady">
                    <HDLName>sGtwiz11DrpChAxiARReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.DrpChAxi.RData">
                    <HDLName>sGtwiz11DrpChAxiRData</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>32</WordLength>
                            <IntegerWordLength>32</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.DrpChAxi.RResp">
                    <HDLName>sGtwiz11DrpChAxiRResp</HDLName>
                    <HDLType>std_logic_vector(1 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>2</WordLength>
                            <IntegerWordLength>2</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.DrpChAxi.RValid">
                    <HDLName>sGtwiz11DrpChAxiRValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.DrpChAxi.RReady">
                    <HDLName>sGtwiz11DrpChAxiRReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>SAClk</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
            </SignalList>
        </Interface>
        <Interface Name="Socket">
            <InterfaceType>Socket</InterfaceType>
            <SignalList>
                <Signal Name="aLmkI2cSda">
                    <HDLName>aLmkI2cSda</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>Bidirectional</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="aLmkI2cScl">
                    <HDLName>aLmkI2cScl</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>Bidirectional</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="aLmk1Pdn_n">
                    <HDLName>aLmk1Pdn_n</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="aLmk2Pdn_n">
                    <HDLName>aLmk2Pdn_n</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="aLmk1Gpio0">
                    <HDLName>aLmk1Gpio0</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="aLmk2Gpio0">
                    <HDLName>aLmk2Gpio0</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="aLmk1Status0">
                    <HDLName>aLmk1Status0</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="aLmk1Status1">
                    <HDLName>aLmk1Status1</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="aLmk2Status0">
                    <HDLName>aLmk2Status0</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="aLmk2Status1">
                    <HDLName>aLmk2Status1</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="aIPassPrsnt_n">
                    <HDLName>aIPassPrsnt_n</HDLName>
                    <HDLType>std_logic_vector(7 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Array>
                            <Boolean/>
                            <Size>8</Size>
                        </Array>
                    </DataType>
                    <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="aIPassIntr_n">
                    <HDLName>aIPassIntr_n</HDLName>
                    <HDLType>std_logic_vector(7 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Array>
                            <Boolean/>
                            <Size>8</Size>
                        </Array>
                    </DataType>
                    <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="aIPassVccPowerFault_n">
                    <HDLName>aIPassVccPowerFault_n</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="aIPassSCL">
                    <HDLName>aIPassSCL</HDLName>
                    <HDLType>std_logic_vector(11 downto 0)</HDLType>
                    <Direction>Bidirectional</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Array>
                            <Boolean/>
                            <Size>12</Size>
                        </Array>
                    </DataType>
                    <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="aIPassSDA">
                    <HDLName>aIPassSDA</HDLName>
                    <HDLType>std_logic_vector(11 downto 0)</HDLType>
                    <Direction>Bidirectional</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Array>
                            <Boolean/>
                            <Size>12</Size>
                        </Array>
                    </DataType>
                    <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="aPortExpReset_n">
                    <HDLName>aPortExpReset_n</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="aPortExpIntr_n">
                    <HDLName>aPortExpIntr_n</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="aPortExpSda">
                    <HDLName>aPortExpSda</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>Bidirectional</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="aPortExpScl">
                    <HDLName>aPortExpScl</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>Bidirectional</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="stIoModuleSupportsFRAGLs">
                    <HDLName>stIoModuleSupportsFRAGLs</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="MgtRefClk_p">
                    <HDLName>MgtRefClk_p</HDLName>
                    <HDLType>std_logic_vector(11 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Array>
                            <Boolean/>
                            <Size>12</Size>
                        </Array>
                    </DataType>
                    <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="MgtRefClk_n">
                    <HDLName>MgtRefClk_n</HDLName>
                    <HDLType>std_logic_vector(11 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Array>
                            <Boolean/>
                            <Size>12</Size>
                        </Array>
                    </DataType>
                    <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="MgtPortRx_p">
                    <HDLName>MgtPortRx_p</HDLName>
                    <HDLType>std_logic_vector(47 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Array>
                            <Boolean/>
                            <Size>48</Size>
                        </Array>
                    </DataType>
                    <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="MgtPortRx_n">
                    <HDLName>MgtPortRx_n</HDLName>
                    <HDLType>std_logic_vector(47 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Array>
                            <Boolean/>
                            <Size>48</Size>
                        </Array>
                    </DataType>
                    <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="MgtPortTx_p">
                    <HDLName>MgtPortTx_p</HDLName>
                    <HDLType>std_logic_vector(47 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Array>
                            <Boolean/>
                            <Size>48</Size>
                        </Array>
                    </DataType>
                    <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="MgtPortTx_n">
                    <HDLName>MgtPortTx_n</HDLName>
                    <HDLType>std_logic_vector(47 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Array>
                            <Boolean/>
                            <Size>48</Size>
                        </Array>
                    </DataType>
                    <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="AxiClk">
                    <HDLName>AxiClk</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="xHostAxiStreamToClipTData">
                    <HDLName>xHostAxiStreamToClipTData</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Array>
                            <Boolean/>
                            <Size>32</Size>
                        </Array>
                    </DataType>
                    <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="xHostAxiStreamToClipTLast">
                    <HDLName>xHostAxiStreamToClipTLast</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="xHostAxiStreamFromClipTReady">
                    <HDLName>xHostAxiStreamFromClipTReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="xHostAxiStreamToClipTValid">
                    <HDLName>xHostAxiStreamToClipTValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="xHostAxiStreamFromClipTData">
                    <HDLName>xHostAxiStreamFromClipTData</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Array>
                            <Boolean/>
                            <Size>32</Size>
                        </Array>
                    </DataType>
                    <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="xHostAxiStreamFromClipTLast">
                    <HDLName>xHostAxiStreamFromClipTLast</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="xHostAxiStreamToClipTReady">
                    <HDLName>xHostAxiStreamToClipTReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="xHostAxiStreamFromClipTValid">
                    <HDLName>xHostAxiStreamFromClipTValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="xDiagramAxiStreamToClipTData">
                    <HDLName>xDiagramAxiStreamToClipTData</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Array>
                            <Boolean/>
                            <Size>32</Size>
                        </Array>
                    </DataType>
                    <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="xDiagramAxiStreamToClipTLast">
                    <HDLName>xDiagramAxiStreamToClipTLast</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="xDiagramAxiStreamFromClipTReady">
                    <HDLName>xDiagramAxiStreamFromClipTReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="xDiagramAxiStreamToClipTValid">
                    <HDLName>xDiagramAxiStreamToClipTValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="xDiagramAxiStreamFromClipTData">
                    <HDLName>xDiagramAxiStreamFromClipTData</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Array>
                            <Boolean/>
                            <Size>32</Size>
                        </Array>
                    </DataType>
                    <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="xDiagramAxiStreamFromClipTLast">
                    <HDLName>xDiagramAxiStreamFromClipTLast</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="xDiagramAxiStreamToClipTReady">
                    <HDLName>xDiagramAxiStreamToClipTReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="xDiagramAxiStreamFromClipTValid">
                    <HDLName>xDiagramAxiStreamFromClipTValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="xClipAxi4LiteMasterARAddr">
                    <HDLName>xClipAxi4LiteMasterARAddr</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Array>
                            <Boolean/>
                            <Size>32</Size>
                        </Array>
                    </DataType>
                    <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="xClipAxi4LiteMasterARProt">
                    <HDLName>xClipAxi4LiteMasterARProt</HDLName>
                    <HDLType>std_logic_vector(2 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Array>
                            <Boolean/>
                            <Size>3</Size>
                        </Array>
                    </DataType>
                    <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="xClipAxi4LiteMasterARReady">
                    <HDLName>xClipAxi4LiteMasterARReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="xClipAxi4LiteMasterARValid">
                    <HDLName>xClipAxi4LiteMasterARValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="xClipAxi4LiteMasterAWAddr">
                    <HDLName>xClipAxi4LiteMasterAWAddr</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Array>
                            <Boolean/>
                            <Size>32</Size>
                        </Array>
                    </DataType>
                    <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="xClipAxi4LiteMasterAWProt">
                    <HDLName>xClipAxi4LiteMasterAWProt</HDLName>
                    <HDLType>std_logic_vector(2 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Array>
                            <Boolean/>
                            <Size>3</Size>
                        </Array>
                    </DataType>
                    <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="xClipAxi4LiteMasterAWReady">
                    <HDLName>xClipAxi4LiteMasterAWReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="xClipAxi4LiteMasterAWValid">
                    <HDLName>xClipAxi4LiteMasterAWValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="xClipAxi4LiteMasterBReady">
                    <HDLName>xClipAxi4LiteMasterBReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="xClipAxi4LiteMasterBResp">
                    <HDLName>xClipAxi4LiteMasterBResp</HDLName>
                    <HDLType>std_logic_vector(1 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Array>
                            <Boolean/>
                            <Size>2</Size>
                        </Array>
                    </DataType>
                    <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="xClipAxi4LiteMasterBValid">
                    <HDLName>xClipAxi4LiteMasterBValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="xClipAxi4LiteMasterRData">
                    <HDLName>xClipAxi4LiteMasterRData</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Array>
                            <Boolean/>
                            <Size>32</Size>
                        </Array>
                    </DataType>
                    <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="xClipAxi4LiteMasterRReady">
                    <HDLName>xClipAxi4LiteMasterRReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="xClipAxi4LiteMasterRResp">
                    <HDLName>xClipAxi4LiteMasterRResp</HDLName>
                    <HDLType>std_logic_vector(1 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Array>
                            <Boolean/>
                            <Size>2</Size>
                        </Array>
                    </DataType>
                    <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="xClipAxi4LiteMasterRValid">
                    <HDLName>xClipAxi4LiteMasterRValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="xClipAxi4LiteMasterWData">
                    <HDLName>xClipAxi4LiteMasterWData</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Array>
                            <Boolean/>
                            <Size>32</Size>
                        </Array>
                    </DataType>
                    <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="xClipAxi4LiteMasterWReady">
                    <HDLName>xClipAxi4LiteMasterWReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="xClipAxi4LiteMasterWStrb">
                    <HDLName>xClipAxi4LiteMasterWStrb</HDLName>
                    <HDLType>std_logic_vector(3 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Array>
                            <Boolean/>
                            <Size>4</Size>
                        </Array>
                    </DataType>
                    <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="xClipAxi4LiteMasterWValid">
                    <HDLName>xClipAxi4LiteMasterWValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="xClipAxi4LiteInterrupt">
                    <HDLName>xClipAxi4LiteInterrupt</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="aDio">
                    <HDLName>aDio</HDLName>
                    <HDLType>std_logic_vector(7 downto 0)</HDLType>
                    <Direction>Bidirectional</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Array>
                            <Boolean/>
                            <Size>8</Size>
                        </Array>
                    </DataType>
                    <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
            </SignalList>
        </Interface>
        <Interface Name="Fabric">
            <InterfaceType>Fabric</InterfaceType>
            <SignalList>
                <Signal Name="aResetSl">
                    <HDLName>aResetSl</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>reset</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                </Signal>
            </SignalList>
        </Interface>
    </InterfaceList>
    <ImplementationList>
        <Path Name="..\vhdl\UserRTL_PXIe7903_Aurora64b66b_Framing_Crcx4_28p0GHz.vhd">
            <TopLevel/>
            <SimulationFileList>
                <SimulationModelType>Same as synthesis</SimulationModelType>
            </SimulationFileList>
        </Path>
        <Path Name="..\vhdl\PXIe659XR_AXI4_Lite_Address_Map.vhd">
            <SimulationFileList>
                <SimulationModelType>Same as synthesis</SimulationModelType>
            </SimulationFileList>
        </Path>
        <Path Name="..\vhdl\AXI4_Lite_to_DRP.vhd">
            <SimulationFileList>
                <SimulationModelType>Same as synthesis</SimulationModelType>
            </SimulationFileList>
        </Path>
        <Path Name="..\vhdl\PkgAXI4Lite_GTYE4_Control.vhd">
            <SimulationFileList>
                <SimulationModelType>Same as synthesis</SimulationModelType>
            </SimulationFileList>
        </Path>
        <Path Name="..\vhdl\MgtTest_DRP_bridge.vhd">
            <SimulationFileList>
                <SimulationModelType>Same as synthesis</SimulationModelType>
            </SimulationFileList>
        </Path>
        <Path Name="..\vhdl\AxiLiteToMgtDrp.vhd">
            <SimulationFileList>
                <SimulationModelType>Same as synthesis</SimulationModelType>
            </SimulationFileList>
        </Path>
        <Path Name="..\xdc\PXIe7903_Aurora64b66b_Framing_Crcx4_28p0GHz.xdc">
            <SimulationFileList>
                <SimulationModelType>Same as synthesis</SimulationModelType>
            </SimulationFileList>
        </Path>
        <Path Name="..\..\Target\AXI4Lite_GTYE4_Control_Regs4.edf">
            <SimulationFileList>
                <SimulationModelType>Exclude from simulation model</SimulationModelType>
            </SimulationFileList>
        </Path>
        <Path Name="..\..\Target\AxiLiteClockConverterWrapper.edf">
            <SimulationFileList>
                <SimulationModelType>Exclude from simulation model</SimulationModelType>
            </SimulationFileList>
        </Path>
        <Path Name="..\..\Target\AxiFramingRegx4.edf">
            <SimulationFileList>
                <SimulationModelType>Exclude from simulation model</SimulationModelType>
            </SimulationFileList>
        </Path>
        <Path Name="..\..\Target\aurora64b66b_framing_crcx4_28p0GHz.dcp">
            <SimulationFileList>
                <SimulationModelType>Exclude from simulation model</SimulationModelType>
            </SimulationFileList>
        </Path>
        <Path Name="..\..\Target\SasquatchClipFixedLogic.dcp">
            <SimulationFileList>
                <SimulationModelType>Exclude from simulation model</SimulationModelType>
            </SimulationFileList>
        </Path>
        <Path Name="..\xdc\PXIe7903_microblaze_debug_place.xdc">
            <VivadoProcessToReadBefore>Place</VivadoProcessToReadBefore>
            <SimulationFileList>
                <SimulationModelType>Same as synthesis</SimulationModelType>
            </SimulationFileList>
        </Path>
    </ImplementationList>
    <NumberOfDCMsNeeded>0</NumberOfDCMsNeeded>
    <NumberOfMMCMsNeeded>0</NumberOfMMCMsNeeded>
    <NumberOfBufGsNeeded>0</NumberOfBufGsNeeded>
    <CLIPVersion>1.0.0</CLIPVersion>
    <CompatibleIOModuleList>
        <IOModule>IOModuleID:0x10937AEC</IOModule>
    </CompatibleIOModuleList>
</CLIPDeclaration>