<profile>
    <ReportVersion>
        <Version>2025.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>versalhbm</ProductFamily>
        <Part>xcv80-lsva4737-2MHP-e-S</Part>
        <TopModelName>kernel_mhsa</TopModelName>
        <TargetClockPeriod>4.00</TargetClockPeriod>
        <ClockUncertainty>1.08</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>3.696</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>28407702</Best-caseLatency>
            <Average-caseLatency>31004562</Average-caseLatency>
            <Worst-caseLatency>38366562</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.114 sec</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.124 sec</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.153 sec</Worst-caseRealTimeLatency>
            <Interval-min>28407703</Interval-min>
            <Interval-max>38366563</Interval-max>
            <PerformancePragma>-</PerformancePragma>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <LAYER_LOOP>
                <Slack>2.92</Slack>
                <TripCount>12</TripCount>
                <isPerfectNested>0</isPerfectNested>
                <Latency>
                    <range>
                        <min>28406136</min>
                        <max>38364996</max>
                    </range>
                </Latency>
                <AbsoluteTimeLatency>
                    <range>
                        <min>113624544</min>
                        <max>153459984</max>
                    </range>
                </AbsoluteTimeLatency>
                <IterationLatency>
                    <range>
                        <min>2367178</min>
                        <max>3197083</max>
                    </range>
                </IterationLatency>
                <PerformancePragma>-</PerformancePragma>
                <InstanceList/>
                <HEAD_STREAM>
                    <Slack>2.92</Slack>
                    <TripCount>12</TripCount>
                    <isPerfectNested>0</isPerfectNested>
                    <Latency>
                        <range>
                            <min>252</min>
                            <max>393708</max>
                        </range>
                    </Latency>
                    <AbsoluteTimeLatency>
                        <range>
                            <min>1008</min>
                            <max>1574832</max>
                        </range>
                    </AbsoluteTimeLatency>
                    <IterationLatency>
                        <range>
                            <min>21</min>
                            <max>32809</max>
                        </range>
                    </IterationLatency>
                    <PerformancePragma>-</PerformancePragma>
                    <InstanceList/>
                </HEAD_STREAM>
            </LAYER_LOOP>
        </SummaryOfLoopLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>kernel_MHSA.cpp:53</SourceLocation>
            <SummaryOfLoopViolations>
                <LAYER_LOOP>
                    <Name>LAYER_LOOP</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_MHSA.cpp:63</SourceLocation>
                    <HEAD_STREAM>
                        <Name>HEAD_STREAM</Name>
                        <IssueType>-</IssueType>
                        <ViolationType>-</ViolationType>
                        <SourceLocation>kernel_MHSA.cpp:155</SourceLocation>
                    </HEAD_STREAM>
                </LAYER_LOOP>
            </SummaryOfLoopViolations>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>50</BRAM_18K>
            <DSP>37</DSP>
            <FF>28175</FF>
            <LUT>43641</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>7482</BRAM_18K>
            <DSP>10848</DSP>
            <FF>5148416</FF>
            <LUT>2574208</LUT>
            <URAM>1925</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>kernel_mhsa</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>kernel_mhsa</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>kernel_mhsa</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWADDR</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWLEN</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWSIZE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWBURST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWLOCK</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWCACHE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWPROT</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWQOS</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWREGION</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WDATA</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WSTRB</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WLAST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARADDR</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARLEN</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARSIZE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARBURST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARLOCK</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARCACHE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARPROT</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARQOS</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARREGION</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RDATA</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RLAST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RRESP</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BRESP</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWADDR</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWLEN</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWSIZE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWBURST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWLOCK</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWCACHE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWPROT</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWQOS</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWREGION</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WDATA</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WSTRB</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WLAST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARADDR</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARLEN</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARSIZE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARBURST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARLOCK</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARCACHE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARPROT</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARQOS</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARREGION</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RDATA</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RLAST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RRESP</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BRESP</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWADDR</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWLEN</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWSIZE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWBURST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWLOCK</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWCACHE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWPROT</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWQOS</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWREGION</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WDATA</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WSTRB</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WLAST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARADDR</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARLEN</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARSIZE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARBURST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARLOCK</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARCACHE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARPROT</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARQOS</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARREGION</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RDATA</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RLAST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RRESP</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BRESP</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWVALID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWREADY</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWADDR</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWLEN</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWSIZE</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWBURST</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWLOCK</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWCACHE</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWPROT</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWQOS</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWREGION</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWUSER</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_WVALID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_WREADY</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_WDATA</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_WSTRB</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_WLAST</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_WID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_WUSER</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARVALID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARREADY</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARADDR</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARLEN</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARSIZE</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARBURST</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARLOCK</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARCACHE</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARPROT</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARQOS</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARREGION</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARUSER</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_RVALID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_RREADY</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_RDATA</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_RLAST</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_RID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_RUSER</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_RRESP</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_BVALID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_BREADY</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_BRESP</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_BID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_BUSER</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="5">
            <ModuleName>kernel_mhsa</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690</InstName>
                    <ModuleName>kernel_mhsa_Pipeline_INPUT_COPY</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1690</ID>
                    <BindInstances>add_ln47_fu_218_p2 icmp_ln47_fu_224_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705</InstName>
                    <ModuleName>kernel_mhsa_Pipeline_VITIS_LOOP_19_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1705</ID>
                    <BindInstances>add_ln19_fu_208_p2 icmp_ln19_fu_214_p2 sparsemux_17_3_32_1_1_U11 icmp_ln21_fu_278_p2 fmacc_32ns_32ns_32ns_1ns_32_2_primitive_dsp_1_U12</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_mhsa_Outline_ATT_INIT_fu_1718</InstName>
                    <ModuleName>kernel_mhsa_Outline_ATT_INIT</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1718</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_kernel_mhsa_Pipeline_VITIS_LOOP_100_1_fu_66</InstName>
                            <ModuleName>kernel_mhsa_Pipeline_VITIS_LOOP_100_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>66</ID>
                            <BindInstances>add_ln100_fu_278_p2 icmp_ln100_fu_288_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln99_fu_105_p2 icmp_ln99_fu_111_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736</InstName>
                    <ModuleName>kernel_mhsa_Pipeline_XB_INIT</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1736</ID>
                    <BindInstances>add_ln147_fu_190_p2 icmp_ln147_fu_196_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748</InstName>
                    <ModuleName>kernel_mhsa_Pipeline_VITIS_LOOP_27_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1748</ID>
                    <BindInstances>add_ln27_fu_354_p2 icmp_ln27_fu_360_p2 sparsemux_17_3_32_1_1_U26 fmul_32ns_32ns_32_1_primitive_dsp_1_U25</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_matmul_1_fu_1772</InstName>
                    <ModuleName>matmul_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1772</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>load_vec_U0</InstName>
                            <ModuleName>load_vec</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>114</ID>
                            <BindInstances>add_ln12_fu_205_p2 icmp_ln12_fu_211_p2 sparsemux_17_3_32_1_1_U47</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>load_mat_U0</InstName>
                            <ModuleName>load_mat</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>135</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_load_mat_Pipeline_mem_rd_VITIS_LOOP_25_1_fu_59</InstName>
                                    <ModuleName>load_mat_Pipeline_mem_rd_VITIS_LOOP_25_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>59</ID>
                                    <BindInstances>add_ln23_fu_91_p2 icmp_ln23_fu_97_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                        </Instance>
                        <Instance>
                            <InstName>compute_matmul_U0</InstName>
                            <ModuleName>compute_matmul</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>144</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_compute_matmul_Pipeline_VITIS_LOOP_43_1_fu_30</InstName>
                                    <ModuleName>compute_matmul_Pipeline_VITIS_LOOP_43_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>30</ID>
                                    <BindInstances>add_ln43_fu_127_p2 icmp_ln43_fu_133_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_compute_matmul_Pipeline_execute_dot_product_fu_44</InstName>
                                    <ModuleName>compute_matmul_Pipeline_execute_dot_product</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>44</ID>
                                    <BindInstances>add_ln50_fu_176_p2 icmp_ln50_fu_182_p2 icmp_ln53_fu_191_p2 select_ln50_fu_197_p3 grp_fu_151_p3 sparsemux_9_2_32_1_1_U69 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U68 add_ln53_fu_243_p2 icmp_ln53_1_fu_249_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_U compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_1_U compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_2_U compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_3_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>store_result_U0</InstName>
                            <ModuleName>store_result</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>159</ID>
                            <BindInstances>add_ln66_fu_195_p2 icmp_ln66_fu_201_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>vector_stream_U matrix_stream_U result_stream_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_RoPE_fu_1803</InstName>
                    <ModuleName>RoPE</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1803</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_pow_generic_float_s_fu_617</InstName>
                            <ModuleName>pow_generic_float_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>617</ID>
                            <BindInstances>m_exp_fu_277_p2 y_is_0_fu_287_p2 icmp_ln18_fu_292_p2 icmp_ln18_1_fu_236_p2 y_is_inf_fu_297_p2 icmp_ln18_2_fu_242_p2 y_is_NaN_fu_302_p2 or_ln378_fu_307_p2 UnifiedRetVal_fu_923_p2 xor_ln413_fu_731_p2 and_ln438_fu_736_p2 e_frac_1_fu_260_p2 e_frac_2_fu_266_p3 mul_25s_39ns_63_1_1_U115 sub_ln545_fu_333_p2 select_ln545_fu_360_p3 ashr_ln545_fu_374_p2 shl_ln545_fu_380_p2 m_fix_l_fu_394_p3 shl_ln546_fu_508_p2 ashr_ln546_fu_513_p2 m_fix_back_fu_518_p3 shl_ln552_fu_404_p2 select_ln553_fu_410_p3 shl_ln553_fu_423_p2 ashr_ln553_fu_429_p2 select_ln553_1_fu_435_p3 select_ln553_2_fu_442_p3 mac_muladd_13s_12ns_16s_25_4_1_U117 mac_muladd_13s_12ns_16s_25_4_1_U117 icmp_ln563_fu_561_p2 add_ln563_1_fu_567_p2 select_ln563_fu_573_p3 r_exp_fu_581_p3 mul_10s_36s_36_1_1_U114 sub_ln574_fu_611_p2 add_ln160_fu_664_p2 add_ln616_fu_706_p2 mac_muladd_18ns_18ns_44ns_44_4_1_U118 mac_muladd_18ns_18ns_44ns_44_4_1_U118 mac_muladd_18ns_18ns_44ns_44_4_1_U118 r_exp_1_fu_719_p2 r_exp_2_fu_747_p3 icmp_ln628_fu_497_p2 icmp_ln628_1_fu_525_p2 and_ln628_fu_753_p2 icmp_ln628_2_fu_767_p2 or_ln628_fu_773_p2 UnifiedRetVal_fu_923_p6 out_sig_fu_804_p3 out_exp_fu_816_p2 xor_ln378_fu_838_p2 and_ln431_fu_843_p2 and_ln431_1_fu_849_p2 xor_ln431_fu_854_p2 or_ln431_fu_859_p2 xor_ln438_fu_864_p2 and_ln438_1_fu_870_p2 and_ln438_2_fu_876_p2 and_ln628_1_fu_882_p2 xor_ln628_fu_888_p2 icmp_ln645_fu_894_p2 and_ln645_fu_900_p2 and_ln645_1_fu_906_p2 sparsemux_11_4_32_1_1_U116 pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_U pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_U</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>sitofp_32ns_32_3_no_dsp_1_U132 icmp_ln16_fu_702_p2 sitofp_32ns_32_3_no_dsp_1_U132 fmul_32ns_32ns_32_1_primitive_dsp_1_U127 fmul_32ns_32ns_32_1_primitive_dsp_1_U128 fmul_32ns_32ns_32_1_primitive_dsp_1_U129 closepath_fu_775_p2 Ex_fu_923_p2 select_ln453_fu_928_p3 add_ln376_fu_781_p2 addr_fu_787_p3 shl_ln379_fu_821_p2 mul_80s_24ns_80_2_1_U136 k_fu_890_p3 Mx_bits_1_fu_901_p2 Mx_bits_3_fu_907_p3 ctlz_30_30_1_1_U137 shl_ln504_fu_954_p2 Ex_1_fu_963_p2 sub_ln506_fu_992_p2 select_ln506_fu_997_p3 lshr_ln506_fu_1010_p2 shl_ln506_fu_1016_p2 select_ln506_1_fu_1022_p3 mul_15ns_15ns_30_1_1_U138 mul_22ns_22ns_44_1_1_U139 mul_15ns_14ns_29_1_1_U140 cos_result_fu_1334_p2 mul_22ns_21s_43_1_1_U141 mul_15ns_13s_28_1_1_U142 add_ln80_fu_1280_p2 add_ln80_1_fu_1290_p2 mul_29ns_28ns_57_2_1_U135 ctlz_32_32_1_1_U143 ctlz_32_32_1_1_U146 shl_ln291_fu_1510_p2 icmp_ln292_fu_1519_p2 shift_1_fu_1524_p2 shl_ln291_1_fu_1534_p2 shift_2_fu_1540_p3 newexp_2_fu_1551_p2 significand_fu_1581_p3 ctlz_32_32_1_1_U144 ctlz_32_32_1_1_U145 shl_ln291_2_fu_1595_p2 icmp_ln292_1_fu_1604_p2 shift_4_fu_1609_p2 shl_ln291_3_fu_1618_p2 shift_5_fu_1623_p3 icmp_ln306_fu_1456_p2 or_ln306_fu_1654_p2 empty_491_fu_1683_p3 sparsemux_33_4_1_1_1_U147 sparsemux_33_4_1_1_1_U148 icmp_ln179_fu_854_p2 icmp_ln179_1_fu_859_p2 and_ln179_fu_864_p2 icmp_ln186_fu_987_p2 xor_ln186_fu_1841_p2 sin_results_sign_1_fu_1846_p2 select_ln186_fu_1852_p3 or_ln186_fu_1859_p2 sin_results_exp_fu_1864_p3 select_ln186_2_fu_1872_p3 sin_results_sig_fu_1879_p3 cos_results_sign_1_fu_1887_p2 sin_results_sign_2_fu_1893_p3 sin_results_exp_1_fu_1899_p3 sin_results_sig_1_fu_1906_p3 not_and_ln179_fu_1913_p2 cos_results_sign_2_fu_1918_p2 cos_results_exp_1_fu_1924_p3 empty_492_fu_1931_p2 cos_results_exp_2_fu_1935_p3 cos_results_sig_1_cast_fu_1943_p3 cos_results_sig_1_fu_1951_p3 sparsemux_17_3_1_1_1_U149 s_out_2_fu_2043_p3 c_out_2_fu_2050_p3 sparsemux_9_3_32_1_1_U151 sparsemux_9_3_32_1_1_U150 fmul_32ns_32ns_32_1_primitive_dsp_1_U130 fmsub_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U134 fmul_32ns_32ns_32_1_primitive_dsp_1_U131 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U133 add_ln16_fu_708_p2 ref_4oPi_table_100_U second_order_float_cos_K0_U second_order_float_cos_K1_U second_order_float_cos_K2_U second_order_float_sin_K0_U second_order_float_sin_K1_U second_order_float_sin_K2_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842</InstName>
                    <ModuleName>kernel_mhsa_Pipeline_CACHE_STORE</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1842</ID>
                    <BindInstances>add_ln85_fu_370_p2 icmp_ln85_fu_376_p2 sparsemux_17_3_32_1_1_U191 sparsemux_17_3_32_1_1_U192</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868</InstName>
                    <ModuleName>kernel_mhsa_Outline_HEAD_COMPUTE</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1868</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_kernel_mhsa_Pipeline_Q_LOAD_fu_398</InstName>
                            <ModuleName>kernel_mhsa_Pipeline_Q_LOAD</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>398</ID>
                            <BindInstances>add_ln115_fu_1152_p2 icmp_ln115_fu_1158_p2 add_ln117_fu_1186_p2 sparsemux_17_3_32_1_1_U241</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_kernel_mhsa_Pipeline_TOKEN_COMPUTE_fu_483</InstName>
                            <ModuleName>kernel_mhsa_Pipeline_TOKEN_COMPUTE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>483</ID>
                            <BindInstances>add_ln121_2_fu_1211_p2 icmp_ln121_fu_1143_p2 sub_ln121_fu_1169_p2 add_ln121_fu_1179_p2 add_ln121_1_fu_1227_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln108_fu_589_p2 icmp_ln108_fu_595_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898</InstName>
                    <ModuleName>kernel_mhsa_Outline_SOFTMAX_HEADS</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1898</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_kernel_softmax_fu_104</InstName>
                            <ModuleName>kernel_softmax</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>104</ID>
                            <BindInstances>vec_local_U add_ln9_fu_256_p2 icmp_ln9_fu_266_p2 icmp_ln16_fu_296_p2 icmp_ln20_fu_370_p2 icmp_ln20_1_fu_376_p2 or_ln20_fu_382_p2 icmp_ln20_2_fu_388_p2 icmp_ln20_3_fu_394_p2 or_ln20_1_fu_400_p2 fcmp_32ns_32ns_1_1_no_dsp_1_U430 and_ln20_fu_414_p2 and_ln20_1_fu_420_p2 max_val_3_fu_432_p3 add_ln16_fu_310_p2 icmp_ln16_1_fu_325_p2 icmp_ln20_4_fu_474_p2 icmp_ln20_5_fu_480_p2 or_ln20_2_fu_486_p2 icmp_ln20_6_fu_492_p2 icmp_ln20_7_fu_498_p2 or_ln20_3_fu_504_p2 fcmp_32ns_32ns_1_1_no_dsp_1_U430 and_ln20_2_fu_517_p2 and_ln20_3_fu_523_p2 max_val_5_fu_529_p3 add_ln16_1_fu_426_p2 add_ln26_fu_536_p2 icmp_ln26_fu_546_p2 fsub_32ns_32ns_32_1_primitive_dsp_1_U427 fexp_32ns_32ns_32_9_med_dsp_1_U431 fadd_32ns_32ns_32_1_primitive_dsp_1_U428 add_ln34_fu_586_p2 icmp_ln34_fu_596_p2 fdiv_32ns_32ns_32_11_no_dsp_1_U429</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln141_fu_130_p2 icmp_ln141_fu_136_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915</InstName>
                    <ModuleName>kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1915</ID>
                    <BindInstances>add_ln169_fu_1679_p2 icmp_ln169_fu_1685_p2 select_ln175_fu_1708_p3 add_ln169_1_fu_1716_p2 select_ln169_fu_1722_p3 first_iter_0_fu_1730_p2 add_ln172_1_fu_1781_p2 sparsemux_25_4_32_1_1_U462 sparsemux_65_6_32_1_1_U463 sparsemux_65_6_32_1_1_U464 add_ln175_fu_1880_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002</InstName>
                    <ModuleName>kernel_mhsa_Pipeline_ACCUM_WRITEBACK</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2002</ID>
                    <BindInstances>sparsemux_33_6_32_1_1_U548 add_ln188_fu_841_p2 sparsemux_33_6_32_1_1_U549 sparsemux_33_6_32_1_1_U550 sparsemux_33_6_32_1_1_U551 icmp_ln188_fu_1084_p2 add_ln185_fu_1122_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143</InstName>
                    <ModuleName>kernel_mhsa_Pipeline_RESIDUAL</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2143</ID>
                    <BindInstances>add_ln197_fu_341_p2 icmp_ln197_fu_347_p2 sparsemux_17_3_32_1_1_U627 sparsemux_17_3_32_1_1_U628</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163</InstName>
                    <ModuleName>kernel_mhsa_Pipeline_OUTPUT_WRITE</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2163</ID>
                    <BindInstances>add_ln204_fu_226_p2 icmp_ln204_fu_232_p2 sparsemux_17_3_32_1_1_U645</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>out_rms_vec_U out_rms_vec_1_U out_rms_vec_2_U out_rms_vec_3_U out_rms_vec_4_U out_rms_vec_5_U out_rms_vec_6_U out_rms_vec_7_U out_q_U out_q_1_U out_q_2_U out_q_3_U out_q_4_U out_q_5_U out_q_6_U out_q_7_U out_q_rope_U out_q_rope_1_U out_q_rope_2_U out_q_rope_3_U out_q_rope_4_U out_q_rope_5_U out_q_rope_6_U out_q_rope_7_U out_k_U out_k_1_U out_k_2_U out_k_3_U out_k_4_U out_k_5_U out_k_6_U out_k_7_U out_k_rope_U out_k_rope_1_U out_k_rope_2_U out_k_rope_3_U out_k_rope_4_U out_k_rope_5_U out_k_rope_6_U out_k_rope_7_U out_v_U out_v_1_U out_v_2_U out_v_3_U out_v_4_U out_v_5_U out_v_6_U out_v_7_U xb_U xb_1_U xb_2_U xb_3_U xb_4_U xb_5_U xb_6_U xb_7_U xb2_U xb2_1_U xb2_2_U xb2_3_U xb2_4_U xb2_5_U xb2_6_U xb2_7_U current_input_U current_input_8_U current_input_9_U current_input_10_U current_input_11_U current_input_12_U current_input_13_U current_input_14_U att_U att_1_U att_2_U att_3_U att_4_U att_5_U att_6_U att_7_U att_8_U att_9_U att_10_U att_11_U mul43_fu_2260_p2 add141_fu_2266_p2 add_ln53_fu_2274_p2 icmp_ln100_fu_2280_p2 select_ln100_fu_2286_p3 icmp_fu_2304_p2 umax_fu_2310_p3 add_ln53_5_fu_2332_p2 add_ln53_6_fu_2338_p2 icmp_ln53_fu_2344_p2 sub_ln53_fu_2467_p2 add_ln53_1_fu_2477_p2 add_ln53_2_fu_2378_p2 fdiv_32ns_32ns_32_11_no_dsp_1_U657 fadd_32ns_32ns_32_1_primitive_dsp_1_U656 fsqrt_32ns_32ns_32_15_no_dsp_1_U658 fdiv_32ns_32ns_32_11_no_dsp_1_U657 add_ln53_3_fu_2502_p2 add_ln53_4_fu_2507_p2 add_ln62_fu_2444_p2 wv_fu_2485_p2 add_ln61_fu_2430_p2 wk_fu_2438_p2 add_ln60_fu_2416_p2 wq_fu_2424_p2 add_ln155_fu_2568_p2 icmp_ln155_fu_2574_p2 fmul_32ns_32ns_32_3_max_dsp_1_U660 wo_fu_2609_p2 control_s_axi_U gmem0_m_axi_U gmem1_m_axi_U gmem2_m_axi_U gmem3_m_axi_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>kernel_mhsa_Pipeline_INPUT_COPY</Name>
            <Loops>
                <INPUT_COPY/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.240</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>770</Best-caseLatency>
                    <Average-caseLatency>770</Average-caseLatency>
                    <Worst-caseLatency>770</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.080 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.080 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.080 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>769</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <INPUT_COPY>
                        <Name>INPUT_COPY</Name>
                        <Slack>2.92</Slack>
                        <TripCount>768</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>768</Latency>
                        <AbsoluteTimeLatency>3.072 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </INPUT_COPY>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_MHSA.cpp:47</SourceLocation>
                    <SummaryOfLoopViolations>
                        <INPUT_COPY>
                            <Name>INPUT_COPY</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>kernel_MHSA.cpp:47</SourceLocation>
                        </INPUT_COPY>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>23</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>53</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_COPY" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_fu_218_p2" SOURCE="kernel_MHSA.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln47" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="INPUT_COPY" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln47_fu_224_p2" SOURCE="kernel_MHSA.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln47" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_mhsa_Pipeline_VITIS_LOOP_19_1</Name>
            <Loops>
                <VITIS_LOOP_19_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.868</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>772</Best-caseLatency>
                    <Average-caseLatency>772</Average-caseLatency>
                    <Worst-caseLatency>772</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.088 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.088 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.088 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>769</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_19_1>
                        <Name>VITIS_LOOP_19_1</Name>
                        <Slack>2.92</Slack>
                        <TripCount>768</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>770</Latency>
                        <AbsoluteTimeLatency>3.080 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_19_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_RMS_Norm.cpp:18~kernel_MHSA.cpp:68</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_19_1>
                            <Name>VITIS_LOOP_19_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>kernel_RMS_Norm.cpp:19~kernel_MHSA.cpp:68</SourceLocation>
                        </VITIS_LOOP_19_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>95</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>253</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_19_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_fu_208_p2" SOURCE="kernel_RMS_Norm.cpp:19" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_19_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln19_fu_214_p2" SOURCE="kernel_RMS_Norm.cpp:19" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_19_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_32_1_1_U11" SOURCE="kernel_RMS_Norm.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="v" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_19_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln21_fu_278_p2" SOURCE="kernel_RMS_Norm.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmacc" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_19_1" OPTYPE="fmacc" PRAGMA="" RTLNAME="fmacc_32ns_32ns_32ns_1ns_32_2_primitive_dsp_1_U12" SOURCE="kernel_RMS_Norm.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_local_1" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_mhsa_Pipeline_VITIS_LOOP_27_2</Name>
            <Loops>
                <VITIS_LOOP_27_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.884</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>775</Best-caseLatency>
                    <Average-caseLatency>775</Average-caseLatency>
                    <Worst-caseLatency>775</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>769</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_27_2>
                        <Name>VITIS_LOOP_27_2</Name>
                        <Slack>2.92</Slack>
                        <TripCount>768</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>773</Latency>
                        <AbsoluteTimeLatency>3.092 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>7</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_27_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_RMS_Norm.cpp:27~kernel_MHSA.cpp:68</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_27_2>
                            <Name>VITIS_LOOP_27_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>kernel_RMS_Norm.cpp:27~kernel_MHSA.cpp:68</SourceLocation>
                        </VITIS_LOOP_27_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>307</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>281</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_fu_354_p2" SOURCE="kernel_RMS_Norm.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_27_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln27_fu_360_p2" SOURCE="kernel_RMS_Norm.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_27_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_32_1_1_U26" SOURCE="kernel_RMS_Norm.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_27_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_primitive_dsp_1_U25" SOURCE="kernel_RMS_Norm.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="mul13_i" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>load_vec</Name>
            <Loops>
                <mem_rd/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.562</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>770</Best-caseLatency>
                    <Average-caseLatency>770</Average-caseLatency>
                    <Worst-caseLatency>770</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.080 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.080 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.080 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>769</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <mem_rd>
                        <Name>mem_rd</Name>
                        <Slack>2.92</Slack>
                        <TripCount>768</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>768</Latency>
                        <AbsoluteTimeLatency>3.072 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </mem_rd>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_MatMul.cpp:12</SourceLocation>
                    <SummaryOfLoopViolations>
                        <mem_rd>
                            <Name>mem_rd</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>kernel_MatMul.cpp:12</SourceLocation>
                        </mem_rd>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>17</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>152</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="mem_rd" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_fu_205_p2" SOURCE="kernel_MatMul.cpp:12" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="mem_rd" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln12_fu_211_p2" SOURCE="kernel_MatMul.cpp:12" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="mem_rd" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_32_1_1_U47" SOURCE="kernel_MatMul.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>load_mat_Pipeline_mem_rd_VITIS_LOOP_25_1</Name>
            <Loops>
                <mem_rd_VITIS_LOOP_25_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.521</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>589826</Best-caseLatency>
                    <Average-caseLatency>589826</Average-caseLatency>
                    <Worst-caseLatency>589826</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.359 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.359 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.359 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>589825</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <mem_rd_VITIS_LOOP_25_1>
                        <Name>mem_rd_VITIS_LOOP_25_1</Name>
                        <Slack>2.92</Slack>
                        <TripCount>589824</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>589824</Latency>
                        <AbsoluteTimeLatency>2.359 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </mem_rd_VITIS_LOOP_25_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_MatMul.cpp:23</SourceLocation>
                    <SummaryOfLoopViolations>
                        <mem_rd_VITIS_LOOP_25_1>
                            <Name>mem_rd_VITIS_LOOP_25_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>kernel_MatMul.cpp:23</SourceLocation>
                        </mem_rd_VITIS_LOOP_25_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>23</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>102</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="mem_rd_VITIS_LOOP_25_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_fu_91_p2" SOURCE="kernel_MatMul.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="mem_rd_VITIS_LOOP_25_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln23_fu_97_p2" SOURCE="kernel_MatMul.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln23" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>load_mat</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>589838</Best-caseLatency>
                    <Average-caseLatency>589838</Average-caseLatency>
                    <Worst-caseLatency>589838</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.359 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.359 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.359 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>589838</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_MatMul.cpp:20</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>100</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>267</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>compute_matmul_Pipeline_VITIS_LOOP_43_1</Name>
            <Loops>
                <VITIS_LOOP_43_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>1.503</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>770</Best-caseLatency>
                    <Average-caseLatency>770</Average-caseLatency>
                    <Worst-caseLatency>770</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.080 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.080 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.080 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>769</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_43_1>
                        <Name>VITIS_LOOP_43_1</Name>
                        <Slack>2.92</Slack>
                        <TripCount>768</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>768</Latency>
                        <AbsoluteTimeLatency>3.072 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_43_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_MatMul.cpp:43</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_43_1>
                            <Name>VITIS_LOOP_43_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>kernel_MatMul.cpp:43</SourceLocation>
                        </VITIS_LOOP_43_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>23</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>53</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_43_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_127_p2" SOURCE="kernel_MatMul.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_43_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln43_fu_133_p2" SOURCE="kernel_MatMul.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln43" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_matmul_Pipeline_execute_dot_product</Name>
            <Loops>
                <execute_dot_product/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>3.274</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>589828</Best-caseLatency>
                    <Average-caseLatency>589828</Average-caseLatency>
                    <Worst-caseLatency>589828</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.359 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.359 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.359 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>589825</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <execute_dot_product>
                        <Name>execute_dot_product</Name>
                        <Slack>2.92</Slack>
                        <TripCount>589824</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>589826</Latency>
                        <AbsoluteTimeLatency>2.359 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </execute_dot_product>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_MatMul.cpp:52</SourceLocation>
                    <SummaryOfLoopViolations>
                        <execute_dot_product>
                            <Name>execute_dot_product</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>kernel_MatMul.cpp:50</SourceLocation>
                        </execute_dot_product>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>143</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>290</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="execute_dot_product" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_fu_176_p2" SOURCE="kernel_MatMul.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln50" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="execute_dot_product" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln50_fu_182_p2" SOURCE="kernel_MatMul.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln50" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="execute_dot_product" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln53_fu_191_p2" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln53" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="execute_dot_product" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_fu_197_p3" SOURCE="kernel_MatMul.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln50" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="execute_dot_product" OPTYPE="select" PRAGMA="" RTLNAME="grp_fu_151_p3" SOURCE="kernel_MatMul.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln50_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="execute_dot_product" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_2_32_1_1_U69" SOURCE="kernel_MatMul.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="execute_dot_product" OPTYPE="fmadd" PRAGMA="" RTLNAME="fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U68" SOURCE="kernel_MatMul.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_local" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="execute_dot_product" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_243_p2" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln53" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="execute_dot_product" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln53_1_fu_249_p2" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln53_1" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_matmul</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>3.274</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>590601</Best-caseLatency>
                    <Average-caseLatency>590601</Average-caseLatency>
                    <Worst-caseLatency>590601</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.362 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.362 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.362 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>590601</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_MatMul.cpp:53</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>1</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>302</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>914</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_U" SOURCE="" STORAGESIZE="32 192 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_1_U" SOURCE="" STORAGESIZE="32 192 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_2_U" SOURCE="" STORAGESIZE="32 192 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_3_U" SOURCE="" STORAGESIZE="32 192 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_3" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>store_result</Name>
            <Loops>
                <mem_wr/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>1.503</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>770</Best-caseLatency>
                    <Average-caseLatency>770</Average-caseLatency>
                    <Worst-caseLatency>770</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.080 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.080 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.080 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>769</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <mem_wr>
                        <Name>mem_wr</Name>
                        <Slack>2.92</Slack>
                        <TripCount>768</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>768</Latency>
                        <AbsoluteTimeLatency>3.072 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </mem_wr>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_MatMul.cpp:66</SourceLocation>
                    <SummaryOfLoopViolations>
                        <mem_wr>
                            <Name>mem_wr</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>kernel_MatMul.cpp:66</SourceLocation>
                        </mem_wr>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>23</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>57</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="mem_wr" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_fu_195_p2" SOURCE="kernel_MatMul.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln66" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="mem_wr" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln66_fu_201_p2" SOURCE="kernel_MatMul.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln66" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matmul_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>3.274</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>590611</Best-caseLatency>
                    <Average-caseLatency>590611</Average-caseLatency>
                    <Worst-caseLatency>590611</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.362 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.362 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.362 ms</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>590602</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>590602</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_MatMul.cpp:81</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>1</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>628</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1650</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="vector_stream_U" SOURCE="kernel_MatMul.cpp:81" STORAGESIZE="32 64 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="vector_stream" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="matrix_stream_U" SOURCE="kernel_MatMul.cpp:82" STORAGESIZE="32 64 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="matrix_stream" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="result_stream_U" SOURCE="kernel_MatMul.cpp:83" STORAGESIZE="32 64 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="result_stream" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>pow_generic_float_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>2.624</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>11</Best-caseLatency>
                    <Average-caseLatency>11</Average-caseLatency>
                    <Worst-caseLatency>11</Worst-caseLatency>
                    <Best-caseRealTimeLatency>44.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>44.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>44.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>12</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:291</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>1</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>6</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>482</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2111</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="m_exp_fu_277_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:317" STORAGESUBTYPE="" URAM="0" VARIABLE="m_exp" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="y_is_0_fu_287_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:334" STORAGESUBTYPE="" URAM="0" VARIABLE="y_is_0" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln18_fu_292_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isinf.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln18_1_fu_236_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isinf.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln18_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="y_is_inf_fu_297_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isinf.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="y_is_inf" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln18_2_fu_242_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln18_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="y_is_NaN_fu_302_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="y_is_NaN" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln378_fu_307_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:378" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln378" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="UnifiedRetVal_fu_923_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:378" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln378" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln413_fu_731_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:413" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln413" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln438_fu_736_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:438" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln438" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="e_frac_1_fu_260_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:537" STORAGESUBTYPE="" URAM="0" VARIABLE="e_frac_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="e_frac_2_fu_266_p3" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:537" STORAGESUBTYPE="" URAM="0" VARIABLE="e_frac_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_25s_39ns_63_1_1_U115" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:539" STORAGESUBTYPE="" URAM="0" VARIABLE="m_frac_l" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln545_fu_333_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln545" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln545_fu_360_p3" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln545" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ashr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="" OPTYPE="ashr" PRAGMA="" RTLNAME="ashr_ln545_fu_374_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545" STORAGESUBTYPE="" URAM="0" VARIABLE="ashr_ln545" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln545_fu_380_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln545" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="m_fix_l_fu_394_p3" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545" STORAGESUBTYPE="" URAM="0" VARIABLE="m_fix_l" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln546_fu_508_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:546" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln546" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ashr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="" OPTYPE="ashr" PRAGMA="" RTLNAME="ashr_ln546_fu_513_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:546" STORAGESUBTYPE="" URAM="0" VARIABLE="ashr_ln546" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="m_fix_back_fu_518_p3" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:546" STORAGESUBTYPE="" URAM="0" VARIABLE="m_fix_back" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln552_fu_404_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:552" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln552" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln553_fu_410_p3" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:553" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln553" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln553_fu_423_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:553" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln553" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ashr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="" OPTYPE="ashr" PRAGMA="" RTLNAME="ashr_ln553_fu_429_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:553" STORAGESUBTYPE="" URAM="0" VARIABLE="ashr_ln553" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln553_1_fu_435_p3" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:553" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln553_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln553_2_fu_442_p3" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:553" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln553_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_13s_12ns_16s_25_4_1_U117" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln563" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_13s_12ns_16s_25_4_1_U117" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln563" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln563_fu_561_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln563" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln563_1_fu_567_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln563_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln563_fu_573_p3" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln563" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="r_exp_fu_581_p3" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563" STORAGESUBTYPE="" URAM="0" VARIABLE="r_exp" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_36s_36_1_1_U114" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:568" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln568" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln574_fu_611_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:574" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln574" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln160_fu_664_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:160" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln160" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln616_fu_706_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:616" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln616" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_18ns_18ns_44ns_44_4_1_U118" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:616" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln616" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op zext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="zext" PRAGMA="" RTLNAME="mac_muladd_18ns_18ns_44ns_44_4_1_U118" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:616" STORAGESUBTYPE="" URAM="0" VARIABLE="zext_ln616_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_18ns_18ns_44ns_44_4_1_U118" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:616" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln616_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="r_exp_1_fu_719_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:624" STORAGESUBTYPE="" URAM="0" VARIABLE="r_exp_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="r_exp_2_fu_747_p3" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:622" STORAGESUBTYPE="" URAM="0" VARIABLE="r_exp_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln628_fu_497_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln628" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln628_1_fu_525_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln628_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln628_fu_753_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln628" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln628_2_fu_767_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln628_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln628_fu_773_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln628" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="UnifiedRetVal_fu_923_p6" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:629" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln629" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="out_sig_fu_804_p3" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:622" STORAGESUBTYPE="" URAM="0" VARIABLE="out_sig" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="out_exp_fu_816_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:657" STORAGESUBTYPE="" URAM="0" VARIABLE="out_exp" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln378_fu_838_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:378" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln378" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln431_fu_843_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:431" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln431" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln431_1_fu_849_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:431" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln431_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln431_fu_854_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:431" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln431" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln431_fu_859_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:431" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln431" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln438_fu_864_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:438" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln438" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln438_1_fu_870_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:438" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln438_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln438_2_fu_876_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:438" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln438_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln628_1_fu_882_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln628_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln628_fu_888_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln628" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln645_fu_894_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:645" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln645" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln645_fu_900_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:645" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln645" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln645_1_fu_906_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:645" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln645_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_11_4_32_1_1_U116" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:378" STORAGESUBTYPE="" URAM="0" VARIABLE="UnifiedRetVal" VISIBLE="false"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_U" SOURCE="" STORAGESIZE="27 512 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_U" SOURCE="" STORAGESIZE="8 32 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>RoPE</Name>
            <Loops>
                <VITIS_LOOP_16_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.861</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>424</Best-caseLatency>
                    <Average-caseLatency>424</Average-caseLatency>
                    <Worst-caseLatency>424</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.696 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.696 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.696 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>424</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_16_1>
                        <Name>VITIS_LOOP_16_1</Name>
                        <Slack>2.92</Slack>
                        <TripCount>384</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>420</Latency>
                        <AbsoluteTimeLatency>1.680 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>38</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList>
                            <Instance>grp_pow_generic_float_s_fu_617</Instance>
                        </InstanceList>
                    </VITIS_LOOP_16_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_Rope.cpp:16</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_16_1>
                            <Name>VITIS_LOOP_16_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>kernel_Rope.cpp:16</SourceLocation>
                        </VITIS_LOOP_16_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>1</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>26</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2668</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>5166</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sitofp" DSP="0" ID="" IMPL="auto" LATENCY="2" LOOP="" OPTYPE="sitofp" PRAGMA="" RTLNAME="sitofp_32ns_32_3_no_dsp_1_U132" SOURCE="kernel_Rope.cpp:4" STORAGESUBTYPE="" URAM="0" VARIABLE="conv" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln16_fu_702_p2" SOURCE="kernel_Rope.cpp:16" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sitofp" DSP="0" ID="" IMPL="auto" LATENCY="2" LOOP="VITIS_LOOP_16_1" OPTYPE="sitofp" PRAGMA="" RTLNAME="sitofp_32ns_32_3_no_dsp_1_U132" SOURCE="kernel_Rope.cpp:19" STORAGESUBTYPE="" URAM="0" VARIABLE="conv1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_primitive_dsp_1_U127" SOURCE="kernel_Rope.cpp:19" STORAGESUBTYPE="" URAM="0" VARIABLE="mul" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_primitive_dsp_1_U128" SOURCE="kernel_Rope.cpp:19" STORAGESUBTYPE="" URAM="0" VARIABLE="y_assign" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_primitive_dsp_1_U129" SOURCE="kernel_Rope.cpp:19" STORAGESUBTYPE="" URAM="0" VARIABLE="val" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="setlt" PRAGMA="" RTLNAME="closepath_fu_775_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:451" STORAGESUBTYPE="" URAM="0" VARIABLE="closepath" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="add" PRAGMA="" RTLNAME="Ex_fu_923_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:454" STORAGESUBTYPE="" URAM="0" VARIABLE="Ex" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln453_fu_928_p3" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:453" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln453" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln376_fu_781_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:376" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln376" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="select" PRAGMA="" RTLNAME="addr_fu_787_p3" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:376" STORAGESUBTYPE="" URAM="0" VARIABLE="addr" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln379_fu_821_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:379" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln379" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_16_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_80s_24ns_80_2_1_U136" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:468" STORAGESUBTYPE="" URAM="0" VARIABLE="h" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="select" PRAGMA="" RTLNAME="k_fu_890_p3" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:451" STORAGESUBTYPE="" URAM="0" VARIABLE="k" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="sub" PRAGMA="" RTLNAME="Mx_bits_1_fu_901_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:492" STORAGESUBTYPE="" URAM="0" VARIABLE="Mx_bits_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="select" PRAGMA="" RTLNAME="Mx_bits_3_fu_907_p3" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:491" STORAGESUBTYPE="" URAM="0" VARIABLE="Mx_bits_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ctlz" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="ctlz" PRAGMA="" RTLNAME="ctlz_30_30_1_1_U137" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_normalize.h:75" STORAGESUBTYPE="" URAM="0" VARIABLE="Mx_zeros" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln504_fu_954_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:504" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln504" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="sub" PRAGMA="" RTLNAME="Ex_1_fu_963_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:505" STORAGESUBTYPE="" URAM="0" VARIABLE="Ex_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln506_fu_992_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:506" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln506" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln506_fu_997_p3" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:506" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln506" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln506_fu_1010_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:506" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln506" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln506_fu_1016_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:506" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln506" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln506_1_fu_1022_p3" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:506" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln506_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_15ns_15ns_30_1_1_U138" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln69" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_22ns_22ns_44_1_1_U139" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln73" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_15ns_14ns_29_1_1_U140" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:74" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln74" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="sub" PRAGMA="" RTLNAME="cos_result_fu_1334_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="cos_result" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_22ns_21s_43_1_1_U141" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:78" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln78" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_15ns_13s_28_1_1_U142" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln79" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_fu_1280_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln80" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_1_fu_1290_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln80_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_16_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_29ns_28ns_57_2_1_U135" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln80" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ctlz" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="ctlz" PRAGMA="" RTLNAME="ctlz_32_32_1_1_U143" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_normalize.h:81" STORAGESUBTYPE="" URAM="0" VARIABLE="c_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ctlz" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="ctlz" PRAGMA="" RTLNAME="ctlz_32_32_1_1_U146" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_normalize.h:81" STORAGESUBTYPE="" URAM="0" VARIABLE="c_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln291_fu_1510_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:291" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln291" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln292_fu_1519_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:292" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln292" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="add" PRAGMA="" RTLNAME="shift_1_fu_1524_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:290" STORAGESUBTYPE="" URAM="0" VARIABLE="shift_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln291_1_fu_1534_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:291" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln291_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="select" PRAGMA="" RTLNAME="shift_2_fu_1540_p3" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:292" STORAGESUBTYPE="" URAM="0" VARIABLE="shift_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="xor" PRAGMA="" RTLNAME="newexp_2_fu_1551_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:300" STORAGESUBTYPE="" URAM="0" VARIABLE="newexp_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="select" PRAGMA="" RTLNAME="significand_fu_1581_p3" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:292" STORAGESUBTYPE="" URAM="0" VARIABLE="significand" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ctlz" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="ctlz" PRAGMA="" RTLNAME="ctlz_32_32_1_1_U144" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_normalize.h:81" STORAGESUBTYPE="" URAM="0" VARIABLE="c_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ctlz" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="ctlz" PRAGMA="" RTLNAME="ctlz_32_32_1_1_U145" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_normalize.h:81" STORAGESUBTYPE="" URAM="0" VARIABLE="c_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln291_2_fu_1595_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:291" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln291_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln292_1_fu_1604_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:292" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln292_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="add" PRAGMA="" RTLNAME="shift_4_fu_1609_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:290" STORAGESUBTYPE="" URAM="0" VARIABLE="shift_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln291_3_fu_1618_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:291" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln291_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="select" PRAGMA="" RTLNAME="shift_5_fu_1623_p3" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:292" STORAGESUBTYPE="" URAM="0" VARIABLE="shift_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln306_fu_1456_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:306" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln306" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln306_fu_1654_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:306" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln306" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="select" PRAGMA="" RTLNAME="empty_491_fu_1683_p3" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:292" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_491" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_4_1_1_1_U147" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:175" STORAGESUBTYPE="" URAM="0" VARIABLE="sin_results_sign" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_4_1_1_1_U148" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:176" STORAGESUBTYPE="" URAM="0" VARIABLE="cos_results_sign" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln179_fu_854_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln179" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln179_1_fu_859_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln179_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln179_fu_864_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln179" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln186_fu_987_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln186" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln186_fu_1841_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln186" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="and" PRAGMA="" RTLNAME="sin_results_sign_1_fu_1846_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186" STORAGESUBTYPE="" URAM="0" VARIABLE="sin_results_sign_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln186_fu_1852_p3" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln186" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln186_fu_1859_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln186" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="select" PRAGMA="" RTLNAME="sin_results_exp_fu_1864_p3" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186" STORAGESUBTYPE="" URAM="0" VARIABLE="sin_results_exp" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln186_2_fu_1872_p3" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln186_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="select" PRAGMA="" RTLNAME="sin_results_sig_fu_1879_p3" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186" STORAGESUBTYPE="" URAM="0" VARIABLE="sin_results_sig" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="and" PRAGMA="" RTLNAME="cos_results_sign_1_fu_1887_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186" STORAGESUBTYPE="" URAM="0" VARIABLE="cos_results_sign_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="select" PRAGMA="" RTLNAME="sin_results_sign_2_fu_1893_p3" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179" STORAGESUBTYPE="" URAM="0" VARIABLE="sin_results_sign_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="select" PRAGMA="" RTLNAME="sin_results_exp_1_fu_1899_p3" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179" STORAGESUBTYPE="" URAM="0" VARIABLE="sin_results_exp_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="select" PRAGMA="" RTLNAME="sin_results_sig_1_fu_1906_p3" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179" STORAGESUBTYPE="" URAM="0" VARIABLE="sin_results_sig_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="xor" PRAGMA="" RTLNAME="not_and_ln179_fu_1913_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179" STORAGESUBTYPE="" URAM="0" VARIABLE="not_and_ln179" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="and" PRAGMA="" RTLNAME="cos_results_sign_2_fu_1918_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186" STORAGESUBTYPE="" URAM="0" VARIABLE="cos_results_sign_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="select" PRAGMA="" RTLNAME="cos_results_exp_1_fu_1924_p3" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179" STORAGESUBTYPE="" URAM="0" VARIABLE="cos_results_exp_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="or" PRAGMA="" RTLNAME="empty_492_fu_1931_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_492" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="select" PRAGMA="" RTLNAME="cos_results_exp_2_fu_1935_p3" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179" STORAGESUBTYPE="" URAM="0" VARIABLE="cos_results_exp_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="select" PRAGMA="" RTLNAME="cos_results_sig_1_cast_fu_1943_p3" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179" STORAGESUBTYPE="" URAM="0" VARIABLE="cos_results_sig_1_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="select" PRAGMA="" RTLNAME="cos_results_sig_1_fu_1951_p3" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179" STORAGESUBTYPE="" URAM="0" VARIABLE="cos_results_sig_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_1_1_1_U149" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:195" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="select" PRAGMA="" RTLNAME="s_out_2_fu_2043_p3" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:195" STORAGESUBTYPE="" URAM="0" VARIABLE="s_out_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="select" PRAGMA="" RTLNAME="c_out_2_fu_2050_p3" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:195" STORAGESUBTYPE="" URAM="0" VARIABLE="c_out_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_3_32_1_1_U151" SOURCE="kernel_Rope.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_3_32_1_1_U150" SOURCE="kernel_Rope.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_primitive_dsp_1_U130" SOURCE="kernel_Rope.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="mul7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmsub" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_16_1" OPTYPE="fmsub" PRAGMA="" RTLNAME="fmsub_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U134" SOURCE="kernel_Rope.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="sub" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_primitive_dsp_1_U131" SOURCE="kernel_Rope.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="mul5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_16_1" OPTYPE="fmadd" PRAGMA="" RTLNAME="fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U133" SOURCE="kernel_Rope.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="add" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_fu_708_p2" SOURCE="kernel_Rope.cpp:16" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln16" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="pragma" RTLNAME="ref_4oPi_table_100_U" SOURCE="" STORAGESIZE="100 13 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="ref_4oPi_table_100" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="pragma" RTLNAME="second_order_float_cos_K0_U" SOURCE="" STORAGESIZE="28 128 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="second_order_float_cos_K0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="pragma" RTLNAME="second_order_float_cos_K1_U" SOURCE="" STORAGESIZE="22 128 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="second_order_float_cos_K1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="pragma" RTLNAME="second_order_float_cos_K2_U" SOURCE="" STORAGESIZE="14 128 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="second_order_float_cos_K2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="pragma" RTLNAME="second_order_float_sin_K0_U" SOURCE="" STORAGESIZE="29 128 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="second_order_float_sin_K0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="pragma" RTLNAME="second_order_float_sin_K1_U" SOURCE="" STORAGESIZE="21 128 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="second_order_float_sin_K1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="pragma" RTLNAME="second_order_float_sin_K2_U" SOURCE="" STORAGESIZE="13 128 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="second_order_float_sin_K2" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_mhsa_Pipeline_CACHE_STORE</Name>
            <Loops>
                <CACHE_STORE/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.657</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>770</Best-caseLatency>
                    <Average-caseLatency>770</Average-caseLatency>
                    <Worst-caseLatency>770</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.080 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.080 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.080 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>769</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <CACHE_STORE>
                        <Name>CACHE_STORE</Name>
                        <Slack>2.92</Slack>
                        <TripCount>768</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>768</Latency>
                        <AbsoluteTimeLatency>3.072 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </CACHE_STORE>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_MHSA.cpp:85</SourceLocation>
                    <SummaryOfLoopViolations>
                        <CACHE_STORE>
                            <Name>CACHE_STORE</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>kernel_MHSA.cpp:85</SourceLocation>
                        </CACHE_STORE>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>16</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>248</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CACHE_STORE" OPTYPE="add" PRAGMA="" RTLNAME="add_ln85_fu_370_p2" SOURCE="kernel_MHSA.cpp:85" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln85" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="CACHE_STORE" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln85_fu_376_p2" SOURCE="kernel_MHSA.cpp:85" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln85" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="CACHE_STORE" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_32_1_1_U191" SOURCE="kernel_MHSA.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="CACHE_STORE" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_32_1_1_U192" SOURCE="kernel_MHSA.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_4" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_mhsa_Pipeline_VITIS_LOOP_100_1</Name>
            <Loops>
                <VITIS_LOOP_100_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.208</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3</Best-caseLatency>
                    <Average-caseLatency>258</Average-caseLatency>
                    <Worst-caseLatency>514</Worst-caseLatency>
                    <Best-caseRealTimeLatency>12.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.032 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.056 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 513</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_100_1>
                        <Name>VITIS_LOOP_100_1</Name>
                        <Slack>2.92</Slack>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>512</max>
                            </range>
                        </TripCount>
                        <isPerfectNested>1</isPerfectNested>
                        <Latency>1 ~ 512</Latency>
                        <AbsoluteTimeLatency>4.000 ns ~ 2.048 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_100_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_MHSA.cpp:100</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_100_1>
                            <Name>VITIS_LOOP_100_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>kernel_MHSA.cpp:100</SourceLocation>
                        </VITIS_LOOP_100_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>12</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>56</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_100_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln100_fu_278_p2" SOURCE="kernel_MHSA.cpp:100" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln100" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_100_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln100_fu_288_p2" SOURCE="kernel_MHSA.cpp:100" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln100" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_mhsa_Outline_ATT_INIT</Name>
            <Loops>
                <ATT_INIT/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.250</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>25</Best-caseLatency>
                    <Average-caseLatency>1573</Average-caseLatency>
                    <Worst-caseLatency>6193</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.292 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>24.772 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>25 ~ 6193</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ATT_INIT>
                        <Name>ATT_INIT</Name>
                        <Slack>2.92</Slack>
                        <TripCount>12</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>24 ~ 6192</Latency>
                        <AbsoluteTimeLatency>96.000 ns ~ 24.768 us</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>2</min>
                                <max>516</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>2 ~ 516</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList>
                            <Instance>grp_kernel_mhsa_Pipeline_VITIS_LOOP_100_1_fu_66</Instance>
                        </InstanceList>
                    </ATT_INIT>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_MHSA.cpp:99</SourceLocation>
                    <SummaryOfLoopViolations>
                        <ATT_INIT>
                            <Name>ATT_INIT</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>kernel_MHSA.cpp:99</SourceLocation>
                        </ATT_INIT>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>24</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>75</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ATT_INIT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_fu_105_p2" SOURCE="kernel_MHSA.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln99" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ATT_INIT" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln99_fu_111_p2" SOURCE="kernel_MHSA.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln99" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_mhsa_Pipeline_Q_LOAD</Name>
            <Loops>
                <Q_LOAD/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>1.744</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>66</Best-caseLatency>
                    <Average-caseLatency>66</Average-caseLatency>
                    <Worst-caseLatency>66</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.264 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.264 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.264 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>65</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Q_LOAD>
                        <Name>Q_LOAD</Name>
                        <Slack>2.92</Slack>
                        <TripCount>64</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>64</Latency>
                        <AbsoluteTimeLatency>0.256 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </Q_LOAD>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_MHSA.cpp:115</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Q_LOAD>
                            <Name>Q_LOAD</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>kernel_MHSA.cpp:115</SourceLocation>
                        </Q_LOAD>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2067</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>135</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Q_LOAD" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_fu_1152_p2" SOURCE="kernel_MHSA.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln115" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Q_LOAD" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln115_fu_1158_p2" SOURCE="kernel_MHSA.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln115" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Q_LOAD" OPTYPE="add" PRAGMA="" RTLNAME="add_ln117_fu_1186_p2" SOURCE="kernel_MHSA.cpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln117" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="Q_LOAD" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_32_1_1_U241" SOURCE="kernel_MHSA.cpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="q_head_local" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_mhsa_Pipeline_TOKEN_COMPUTE</Name>
            <Loops>
                <TOKEN_COMPUTE/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>3.379</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>148</Best-caseLatency>
                    <Average-caseLatency>16468</Average-caseLatency>
                    <Worst-caseLatency>32852</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.592 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>65.872 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.131 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>128 ~ 32832</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <TOKEN_COMPUTE>
                        <Name>TOKEN_COMPUTE</Name>
                        <Slack>2.92</Slack>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>512</max>
                            </range>
                        </TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>146 ~ 32850</Latency>
                        <AbsoluteTimeLatency>0.584 us ~ 0.131 ms</AbsoluteTimeLatency>
                        <PipelineII>64</PipelineII>
                        <PipelineDepth>147</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </TOKEN_COMPUTE>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_MHSA.cpp:121</SourceLocation>
                    <SummaryOfLoopViolations>
                        <TOKEN_COMPUTE>
                            <Name>TOKEN_COMPUTE</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>kernel_MHSA.cpp:121</SourceLocation>
                        </TOKEN_COMPUTE>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1782</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>4621</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TOKEN_COMPUTE" OPTYPE="add" PRAGMA="" RTLNAME="add_ln121_2_fu_1211_p2" SOURCE="kernel_MHSA.cpp:121" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln121_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="TOKEN_COMPUTE" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln121_fu_1143_p2" SOURCE="kernel_MHSA.cpp:121" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln121" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TOKEN_COMPUTE" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln121_fu_1169_p2" SOURCE="kernel_MHSA.cpp:121" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln121" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TOKEN_COMPUTE" OPTYPE="add" PRAGMA="" RTLNAME="add_ln121_fu_1179_p2" SOURCE="kernel_MHSA.cpp:121" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln121" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TOKEN_COMPUTE" OPTYPE="add" PRAGMA="" RTLNAME="add_ln121_1_fu_1227_p2" SOURCE="kernel_MHSA.cpp:121" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln121_1" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_mhsa_Outline_HEAD_COMPUTE</Name>
            <Loops>
                <HEAD_COMPUTE/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>3.379</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>841</Best-caseLatency>
                    <Average-caseLatency>99649</Average-caseLatency>
                    <Worst-caseLatency>395065</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.364 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.399 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.580 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>841 ~ 395065</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <HEAD_COMPUTE>
                        <Name>HEAD_COMPUTE</Name>
                        <Slack>2.92</Slack>
                        <TripCount>12</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>840 ~ 395064</Latency>
                        <AbsoluteTimeLatency>3.360 us ~ 1.580 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>70</min>
                                <max>32922</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>70 ~ 32922</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList>
                            <Instance>grp_kernel_mhsa_Pipeline_Q_LOAD_fu_398</Instance>
                            <Instance>grp_kernel_mhsa_Pipeline_TOKEN_COMPUTE_fu_483</Instance>
                        </InstanceList>
                    </HEAD_COMPUTE>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_MHSA.cpp:108</SourceLocation>
                    <SummaryOfLoopViolations>
                        <HEAD_COMPUTE>
                            <Name>HEAD_COMPUTE</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>kernel_MHSA.cpp:108</SourceLocation>
                        </HEAD_COMPUTE>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>3898</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>4780</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="HEAD_COMPUTE" OPTYPE="add" PRAGMA="" RTLNAME="add_ln108_fu_589_p2" SOURCE="kernel_MHSA.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln108" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="HEAD_COMPUTE" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln108_fu_595_p2" SOURCE="kernel_MHSA.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln108" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_softmax</Name>
            <Loops>
                <load/>
                <find_max/>
                <compute/>
                <normalize/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>3.696</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>38</Best-caseLatency>
                    <Average-caseLatency>1569</Average-caseLatency>
                    <Worst-caseLatency>3105</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.152 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.276 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>12.420 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>38 ~ 3105</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <load>
                        <Name>load</Name>
                        <Slack>2.92</Slack>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>768</max>
                            </range>
                        </TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>1 ~ 768</Latency>
                        <AbsoluteTimeLatency>4.000 ns ~ 3.072 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </load>
                    <find_max>
                        <Name>find_max</Name>
                        <Slack>2.92</Slack>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>384</max>
                            </range>
                        </TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>4 ~ 770</Latency>
                        <AbsoluteTimeLatency>16.000 ns ~ 3.080 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </find_max>
                    <compute>
                        <Name>compute</Name>
                        <Slack>2.92</Slack>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>768</max>
                            </range>
                        </TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>12 ~ 779</Latency>
                        <AbsoluteTimeLatency>48.000 ns ~ 3.116 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>13</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </compute>
                    <normalize>
                        <Name>normalize</Name>
                        <Slack>2.92</Slack>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>768</max>
                            </range>
                        </TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>12 ~ 779</Latency>
                        <AbsoluteTimeLatency>48.000 ns ~ 3.116 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>13</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </normalize>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_Softmax.cpp:6</SourceLocation>
                    <SummaryOfLoopViolations>
                        <load>
                            <Name>load</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>kernel_Softmax.cpp:9</SourceLocation>
                        </load>
                        <find_max>
                            <Name>find_max</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>kernel_Softmax.cpp:16</SourceLocation>
                        </find_max>
                        <compute>
                            <Name>compute</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>kernel_Softmax.cpp:26</SourceLocation>
                        </compute>
                        <normalize>
                            <Name>normalize</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>kernel_Softmax.cpp:34</SourceLocation>
                        </normalize>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>3</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>920</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1804</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="vec_local_U" SOURCE="kernel_Softmax.cpp:6" STORAGESIZE="32 512 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="vec_local" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="load" OPTYPE="add" PRAGMA="" RTLNAME="add_ln9_fu_256_p2" SOURCE="kernel_Softmax.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="load" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln9_fu_266_p2" SOURCE="kernel_Softmax.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="find_max" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln16_fu_296_p2" SOURCE="kernel_Softmax.cpp:16" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="find_max" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln20_fu_370_p2" SOURCE="kernel_Softmax.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="find_max" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln20_1_fu_376_p2" SOURCE="kernel_Softmax.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln20_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="find_max" OPTYPE="or" PRAGMA="" RTLNAME="or_ln20_fu_382_p2" SOURCE="kernel_Softmax.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="find_max" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln20_2_fu_388_p2" SOURCE="kernel_Softmax.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln20_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="find_max" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln20_3_fu_394_p2" SOURCE="kernel_Softmax.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln20_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="find_max" OPTYPE="or" PRAGMA="" RTLNAME="or_ln20_1_fu_400_p2" SOURCE="kernel_Softmax.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln20_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="find_max" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_1_no_dsp_1_U430" SOURCE="kernel_Softmax.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="find_max" OPTYPE="and" PRAGMA="" RTLNAME="and_ln20_fu_414_p2" SOURCE="kernel_Softmax.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="find_max" OPTYPE="and" PRAGMA="" RTLNAME="and_ln20_1_fu_420_p2" SOURCE="kernel_Softmax.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln20_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="find_max" OPTYPE="select" PRAGMA="" RTLNAME="max_val_3_fu_432_p3" SOURCE="kernel_Softmax.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="max_val_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="find_max" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_fu_310_p2" SOURCE="kernel_Softmax.cpp:16" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="find_max" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln16_1_fu_325_p2" SOURCE="kernel_Softmax.cpp:16" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln16_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="find_max" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln20_4_fu_474_p2" SOURCE="kernel_Softmax.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln20_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="find_max" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln20_5_fu_480_p2" SOURCE="kernel_Softmax.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln20_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="find_max" OPTYPE="or" PRAGMA="" RTLNAME="or_ln20_2_fu_486_p2" SOURCE="kernel_Softmax.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln20_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="find_max" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln20_6_fu_492_p2" SOURCE="kernel_Softmax.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln20_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="find_max" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln20_7_fu_498_p2" SOURCE="kernel_Softmax.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln20_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="find_max" OPTYPE="or" PRAGMA="" RTLNAME="or_ln20_3_fu_504_p2" SOURCE="kernel_Softmax.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln20_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="find_max" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_1_no_dsp_1_U430" SOURCE="kernel_Softmax.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_s" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="find_max" OPTYPE="and" PRAGMA="" RTLNAME="and_ln20_2_fu_517_p2" SOURCE="kernel_Softmax.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln20_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="find_max" OPTYPE="and" PRAGMA="" RTLNAME="and_ln20_3_fu_523_p2" SOURCE="kernel_Softmax.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln20_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="find_max" OPTYPE="select" PRAGMA="" RTLNAME="max_val_5_fu_529_p3" SOURCE="kernel_Softmax.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="max_val_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="find_max" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_1_fu_426_p2" SOURCE="kernel_Softmax.cpp:16" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln16_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="add_ln26_fu_536_p2" SOURCE="kernel_Softmax.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="compute" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln26_fu_546_p2" SOURCE="kernel_Softmax.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="compute" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_primitive_dsp_1_U427" SOURCE="kernel_Softmax.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="sub" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="1" ID="" IMPL="meddsp" LATENCY="8" LOOP="compute" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_9_med_dsp_1_U431" SOURCE="kernel_Softmax.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="compute" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U428" SOURCE="kernel_Softmax.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="normalize" OPTYPE="add" PRAGMA="" RTLNAME="add_ln34_fu_586_p2" SOURCE="kernel_Softmax.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln34" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="normalize" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln34_fu_596_p2" SOURCE="kernel_Softmax.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln34" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="10" LOOP="normalize" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_11_no_dsp_1_U429" SOURCE="kernel_Softmax.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="div" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_mhsa_Outline_SOFTMAX_HEADS</Name>
            <Loops>
                <SOFTMAX_HEADS/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>3.696</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>481</Best-caseLatency>
                    <Average-caseLatency>18853</Average-caseLatency>
                    <Worst-caseLatency>37285</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.924 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>75.412 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.149 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>481 ~ 37285</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <SOFTMAX_HEADS>
                        <Name>SOFTMAX_HEADS</Name>
                        <Slack>2.92</Slack>
                        <TripCount>12</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>480 ~ 37284</Latency>
                        <AbsoluteTimeLatency>1.920 us ~ 0.149 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>40</min>
                                <max>3107</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>40 ~ 3107</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList>
                            <Instance>grp_kernel_softmax_fu_104</Instance>
                        </InstanceList>
                    </SOFTMAX_HEADS>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_MHSA.cpp:141</SourceLocation>
                    <SummaryOfLoopViolations>
                        <SOFTMAX_HEADS>
                            <Name>SOFTMAX_HEADS</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>kernel_MHSA.cpp:141</SourceLocation>
                        </SOFTMAX_HEADS>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>3</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>936</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2009</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SOFTMAX_HEADS" OPTYPE="add" PRAGMA="" RTLNAME="add_ln141_fu_130_p2" SOURCE="kernel_MHSA.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln141" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="SOFTMAX_HEADS" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln141_fu_136_p2" SOURCE="kernel_MHSA.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln141" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_mhsa_Pipeline_XB_INIT</Name>
            <Loops>
                <XB_INIT/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.142</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>770</Best-caseLatency>
                    <Average-caseLatency>770</Average-caseLatency>
                    <Worst-caseLatency>770</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.080 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.080 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.080 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>769</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <XB_INIT>
                        <Name>XB_INIT</Name>
                        <Slack>2.92</Slack>
                        <TripCount>768</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>768</Latency>
                        <AbsoluteTimeLatency>3.072 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </XB_INIT>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_MHSA.cpp:147</SourceLocation>
                    <SummaryOfLoopViolations>
                        <XB_INIT>
                            <Name>XB_INIT</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>kernel_MHSA.cpp:147</SourceLocation>
                        </XB_INIT>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>12</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>47</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="XB_INIT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln147_fu_190_p2" SOURCE="kernel_MHSA.cpp:147" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln147" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="XB_INIT" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln147_fu_196_p2" SOURCE="kernel_MHSA.cpp:147" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln147" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC</Name>
            <Loops>
                <TOKEN_STREAM_VALUE_MAC/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>82</Best-caseLatency>
                    <Average-caseLatency>16402</Average-caseLatency>
                    <Worst-caseLatency>32786</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.328 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>65.608 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.131 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>66 ~ 32770</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <TOKEN_STREAM_VALUE_MAC>
                        <Name>TOKEN_STREAM_VALUE_MAC</Name>
                        <Slack>2.92</Slack>
                        <TripCount>
                            <range>
                                <min>32</min>
                                <max>16384</max>
                            </range>
                        </TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>80 ~ 32784</Latency>
                        <AbsoluteTimeLatency>0.320 us ~ 0.131 ms</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>19</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </TOKEN_STREAM_VALUE_MAC>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_MHSA.cpp:175</SourceLocation>
                    <SummaryOfLoopViolations>
                        <TOKEN_STREAM_VALUE_MAC>
                            <Name>TOKEN_STREAM_VALUE_MAC</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>kernel_MHSA.cpp:169</SourceLocation>
                        </TOKEN_STREAM_VALUE_MAC>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>3050</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>4503</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TOKEN_STREAM_VALUE_MAC" OPTYPE="add" PRAGMA="" RTLNAME="add_ln169_fu_1679_p2" SOURCE="kernel_MHSA.cpp:169" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln169" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="TOKEN_STREAM_VALUE_MAC" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln169_fu_1685_p2" SOURCE="kernel_MHSA.cpp:169" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln169" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="TOKEN_STREAM_VALUE_MAC" OPTYPE="select" PRAGMA="" RTLNAME="select_ln175_fu_1708_p3" SOURCE="kernel_MHSA.cpp:175" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln175" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TOKEN_STREAM_VALUE_MAC" OPTYPE="add" PRAGMA="" RTLNAME="add_ln169_1_fu_1716_p2" SOURCE="kernel_MHSA.cpp:169" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln169_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="TOKEN_STREAM_VALUE_MAC" OPTYPE="select" PRAGMA="" RTLNAME="select_ln169_fu_1722_p3" SOURCE="kernel_MHSA.cpp:169" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln169" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="TOKEN_STREAM_VALUE_MAC" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_0_fu_1730_p2" SOURCE="kernel_MHSA.cpp:175" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_0" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TOKEN_STREAM_VALUE_MAC" OPTYPE="add" PRAGMA="" RTLNAME="add_ln172_1_fu_1781_p2" SOURCE="kernel_MHSA.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="TOKEN_STREAM_VALUE_MAC" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_25_4_32_1_1_U462" SOURCE="kernel_MHSA.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="att_weight" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="TOKEN_STREAM_VALUE_MAC" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_65_6_32_1_1_U463" SOURCE="kernel_MHSA.cpp:180" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="TOKEN_STREAM_VALUE_MAC" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_65_6_32_1_1_U464" SOURCE="kernel_MHSA.cpp:180" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TOKEN_STREAM_VALUE_MAC" OPTYPE="add" PRAGMA="" RTLNAME="add_ln175_fu_1880_p2" SOURCE="kernel_MHSA.cpp:175" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln175" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_mhsa_Pipeline_ACCUM_WRITEBACK</Name>
            <Loops>
                <ACCUM_WRITEBACK/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.668</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>72.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>72.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>72.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>17</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ACCUM_WRITEBACK>
                        <Name>ACCUM_WRITEBACK</Name>
                        <Slack>2.92</Slack>
                        <TripCount>16</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>64.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </ACCUM_WRITEBACK>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_MHSA.cpp:185</SourceLocation>
                    <SummaryOfLoopViolations>
                        <ACCUM_WRITEBACK>
                            <Name>ACCUM_WRITEBACK</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>kernel_MHSA.cpp:185</SourceLocation>
                        </ACCUM_WRITEBACK>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>9</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2722</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="ACCUM_WRITEBACK" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_6_32_1_1_U548" SOURCE="kernel_MHSA.cpp:188" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ACCUM_WRITEBACK" OPTYPE="add" PRAGMA="" RTLNAME="add_ln188_fu_841_p2" SOURCE="kernel_MHSA.cpp:188" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln188" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="ACCUM_WRITEBACK" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_6_32_1_1_U549" SOURCE="kernel_MHSA.cpp:188" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="ACCUM_WRITEBACK" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_6_32_1_1_U550" SOURCE="kernel_MHSA.cpp:188" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_s" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="ACCUM_WRITEBACK" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_6_32_1_1_U551" SOURCE="kernel_MHSA.cpp:188" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ACCUM_WRITEBACK" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln188_fu_1084_p2" SOURCE="kernel_MHSA.cpp:188" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln188" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ACCUM_WRITEBACK" OPTYPE="add" PRAGMA="" RTLNAME="add_ln185_fu_1122_p2" SOURCE="kernel_MHSA.cpp:185" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln185" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_mhsa_Pipeline_RESIDUAL</Name>
            <Loops>
                <RESIDUAL/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.158</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>773</Best-caseLatency>
                    <Average-caseLatency>773</Average-caseLatency>
                    <Worst-caseLatency>773</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.092 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.092 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.092 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>769</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <RESIDUAL>
                        <Name>RESIDUAL</Name>
                        <Slack>2.92</Slack>
                        <TripCount>768</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>771</Latency>
                        <AbsoluteTimeLatency>3.084 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </RESIDUAL>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_MHSA.cpp:197</SourceLocation>
                    <SummaryOfLoopViolations>
                        <RESIDUAL>
                            <Name>RESIDUAL</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>kernel_MHSA.cpp:197</SourceLocation>
                        </RESIDUAL>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>238</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>382</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="RESIDUAL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln197_fu_341_p2" SOURCE="kernel_MHSA.cpp:197" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln197" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="RESIDUAL" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln197_fu_347_p2" SOURCE="kernel_MHSA.cpp:197" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln197" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="RESIDUAL" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_32_1_1_U627" SOURCE="kernel_MHSA.cpp:199" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="RESIDUAL" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_32_1_1_U628" SOURCE="kernel_MHSA.cpp:199" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_6" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_mhsa_Pipeline_OUTPUT_WRITE</Name>
            <Loops>
                <OUTPUT_WRITE/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.657</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>770</Best-caseLatency>
                    <Average-caseLatency>770</Average-caseLatency>
                    <Worst-caseLatency>770</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.080 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.080 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.080 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>769</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <OUTPUT_WRITE>
                        <Name>OUTPUT_WRITE</Name>
                        <Slack>2.92</Slack>
                        <TripCount>768</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>768</Latency>
                        <AbsoluteTimeLatency>3.072 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </OUTPUT_WRITE>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_MHSA.cpp:204</SourceLocation>
                    <SummaryOfLoopViolations>
                        <OUTPUT_WRITE>
                            <Name>OUTPUT_WRITE</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>kernel_MHSA.cpp:204</SourceLocation>
                        </OUTPUT_WRITE>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>16</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>149</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUTPUT_WRITE" OPTYPE="add" PRAGMA="" RTLNAME="add_ln204_fu_226_p2" SOURCE="kernel_MHSA.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln204" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OUTPUT_WRITE" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln204_fu_232_p2" SOURCE="kernel_MHSA.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln204" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="OUTPUT_WRITE" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_32_1_1_U645" SOURCE="kernel_MHSA.cpp:206" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_mhsa</Name>
            <Loops>
                <LAYER_LOOP>
                    <HEAD_STREAM/>
                </LAYER_LOOP>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>3.696</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>28407702</Best-caseLatency>
                    <Average-caseLatency>31004562</Average-caseLatency>
                    <Worst-caseLatency>38366562</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.114 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.124 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.153 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>28407703 ~ 38366563</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <LAYER_LOOP>
                        <Name>LAYER_LOOP</Name>
                        <Slack>2.92</Slack>
                        <TripCount>12</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>28406136 ~ 38364996</Latency>
                        <AbsoluteTimeLatency>0.114 sec ~ 0.153 sec</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>2367178</min>
                                <max>3197083</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>2367178 ~ 3197083</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList>
                            <Instance>grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705</Instance>
                            <Instance>grp_kernel_mhsa_Outline_ATT_INIT_fu_1718</Instance>
                            <Instance>grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736</Instance>
                            <Instance>grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748</Instance>
                            <Instance>grp_matmul_1_fu_1772</Instance>
                            <Instance>grp_RoPE_fu_1803</Instance>
                            <Instance>grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842</Instance>
                            <Instance>grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868</Instance>
                            <Instance>grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898</Instance>
                            <Instance>grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143</Instance>
                        </InstanceList>
                        <HEAD_STREAM>
                            <Name>HEAD_STREAM</Name>
                            <Slack>2.92</Slack>
                            <TripCount>12</TripCount>
                            <isPerfectNested>0</isPerfectNested>
                            <Latency>252 ~ 393708</Latency>
                            <AbsoluteTimeLatency>1.008 us ~ 1.575 ms</AbsoluteTimeLatency>
                            <IterationLatency>
                                <range>
                                    <min>21</min>
                                    <max>32809</max>
                                </range>
                            </IterationLatency>
                            <PipelineDepth>21 ~ 32809</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <PerformancePragma>-</PerformancePragma>
                            <InstanceList>
                                <Instance>grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915</Instance>
                                <Instance>grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002</Instance>
                            </InstanceList>
                        </HEAD_STREAM>
                    </LAYER_LOOP>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_MHSA.cpp:53</SourceLocation>
                    <SummaryOfLoopViolations>
                        <LAYER_LOOP>
                            <Name>LAYER_LOOP</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>kernel_MHSA.cpp:63</SourceLocation>
                            <HEAD_STREAM>
                                <Name>HEAD_STREAM</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>kernel_MHSA.cpp:155</SourceLocation>
                            </HEAD_STREAM>
                        </LAYER_LOOP>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>50</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>37</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>28175</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>43643</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="out_rms_vec_U" SOURCE="kernel_MHSA.cpp:23" STORAGESIZE="32 96 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="out_rms_vec" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="out_rms_vec_1_U" SOURCE="kernel_MHSA.cpp:23" STORAGESIZE="32 96 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="out_rms_vec_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="out_rms_vec_2_U" SOURCE="kernel_MHSA.cpp:23" STORAGESIZE="32 96 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="out_rms_vec_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="out_rms_vec_3_U" SOURCE="kernel_MHSA.cpp:23" STORAGESIZE="32 96 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="out_rms_vec_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="out_rms_vec_4_U" SOURCE="kernel_MHSA.cpp:23" STORAGESIZE="32 96 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="out_rms_vec_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="out_rms_vec_5_U" SOURCE="kernel_MHSA.cpp:23" STORAGESIZE="32 96 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="out_rms_vec_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="out_rms_vec_6_U" SOURCE="kernel_MHSA.cpp:23" STORAGESIZE="32 96 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="out_rms_vec_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="out_rms_vec_7_U" SOURCE="kernel_MHSA.cpp:23" STORAGESIZE="32 96 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="out_rms_vec_7" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="out_q_U" SOURCE="kernel_MHSA.cpp:24" STORAGESIZE="32 96 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="out_q" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="out_q_1_U" SOURCE="kernel_MHSA.cpp:24" STORAGESIZE="32 96 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="out_q_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="out_q_2_U" SOURCE="kernel_MHSA.cpp:24" STORAGESIZE="32 96 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="out_q_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="out_q_3_U" SOURCE="kernel_MHSA.cpp:24" STORAGESIZE="32 96 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="out_q_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="out_q_4_U" SOURCE="kernel_MHSA.cpp:24" STORAGESIZE="32 96 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="out_q_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="out_q_5_U" SOURCE="kernel_MHSA.cpp:24" STORAGESIZE="32 96 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="out_q_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="out_q_6_U" SOURCE="kernel_MHSA.cpp:24" STORAGESIZE="32 96 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="out_q_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="out_q_7_U" SOURCE="kernel_MHSA.cpp:24" STORAGESIZE="32 96 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="out_q_7" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="out_q_rope_U" SOURCE="kernel_MHSA.cpp:25" STORAGESIZE="32 96 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="out_q_rope" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="out_q_rope_1_U" SOURCE="kernel_MHSA.cpp:25" STORAGESIZE="32 96 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="out_q_rope_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="out_q_rope_2_U" SOURCE="kernel_MHSA.cpp:25" STORAGESIZE="32 96 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="out_q_rope_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="out_q_rope_3_U" SOURCE="kernel_MHSA.cpp:25" STORAGESIZE="32 96 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="out_q_rope_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="out_q_rope_4_U" SOURCE="kernel_MHSA.cpp:25" STORAGESIZE="32 96 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="out_q_rope_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="out_q_rope_5_U" SOURCE="kernel_MHSA.cpp:25" STORAGESIZE="32 96 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="out_q_rope_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="out_q_rope_6_U" SOURCE="kernel_MHSA.cpp:25" STORAGESIZE="32 96 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="out_q_rope_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="out_q_rope_7_U" SOURCE="kernel_MHSA.cpp:25" STORAGESIZE="32 96 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="out_q_rope_7" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="out_k_U" SOURCE="kernel_MHSA.cpp:26" STORAGESIZE="32 96 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="out_k" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="out_k_1_U" SOURCE="kernel_MHSA.cpp:26" STORAGESIZE="32 96 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="out_k_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="out_k_2_U" SOURCE="kernel_MHSA.cpp:26" STORAGESIZE="32 96 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="out_k_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="out_k_3_U" SOURCE="kernel_MHSA.cpp:26" STORAGESIZE="32 96 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="out_k_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="out_k_4_U" SOURCE="kernel_MHSA.cpp:26" STORAGESIZE="32 96 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="out_k_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="out_k_5_U" SOURCE="kernel_MHSA.cpp:26" STORAGESIZE="32 96 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="out_k_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="out_k_6_U" SOURCE="kernel_MHSA.cpp:26" STORAGESIZE="32 96 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="out_k_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="out_k_7_U" SOURCE="kernel_MHSA.cpp:26" STORAGESIZE="32 96 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="out_k_7" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="out_k_rope_U" SOURCE="kernel_MHSA.cpp:27" STORAGESIZE="32 96 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="out_k_rope" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="out_k_rope_1_U" SOURCE="kernel_MHSA.cpp:27" STORAGESIZE="32 96 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="out_k_rope_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="out_k_rope_2_U" SOURCE="kernel_MHSA.cpp:27" STORAGESIZE="32 96 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="out_k_rope_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="out_k_rope_3_U" SOURCE="kernel_MHSA.cpp:27" STORAGESIZE="32 96 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="out_k_rope_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="out_k_rope_4_U" SOURCE="kernel_MHSA.cpp:27" STORAGESIZE="32 96 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="out_k_rope_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="out_k_rope_5_U" SOURCE="kernel_MHSA.cpp:27" STORAGESIZE="32 96 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="out_k_rope_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="out_k_rope_6_U" SOURCE="kernel_MHSA.cpp:27" STORAGESIZE="32 96 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="out_k_rope_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="out_k_rope_7_U" SOURCE="kernel_MHSA.cpp:27" STORAGESIZE="32 96 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="out_k_rope_7" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="out_v_U" SOURCE="kernel_MHSA.cpp:28" STORAGESIZE="32 96 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="out_v" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="out_v_1_U" SOURCE="kernel_MHSA.cpp:28" STORAGESIZE="32 96 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="out_v_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="out_v_2_U" SOURCE="kernel_MHSA.cpp:28" STORAGESIZE="32 96 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="out_v_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="out_v_3_U" SOURCE="kernel_MHSA.cpp:28" STORAGESIZE="32 96 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="out_v_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="out_v_4_U" SOURCE="kernel_MHSA.cpp:28" STORAGESIZE="32 96 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="out_v_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="out_v_5_U" SOURCE="kernel_MHSA.cpp:28" STORAGESIZE="32 96 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="out_v_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="out_v_6_U" SOURCE="kernel_MHSA.cpp:28" STORAGESIZE="32 96 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="out_v_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="out_v_7_U" SOURCE="kernel_MHSA.cpp:28" STORAGESIZE="32 96 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="out_v_7" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="xb_U" SOURCE="kernel_MHSA.cpp:29" STORAGESIZE="32 96 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="xb" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="xb_1_U" SOURCE="kernel_MHSA.cpp:29" STORAGESIZE="32 96 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="xb_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="xb_2_U" SOURCE="kernel_MHSA.cpp:29" STORAGESIZE="32 96 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="xb_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="xb_3_U" SOURCE="kernel_MHSA.cpp:29" STORAGESIZE="32 96 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="xb_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="xb_4_U" SOURCE="kernel_MHSA.cpp:29" STORAGESIZE="32 96 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="xb_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="xb_5_U" SOURCE="kernel_MHSA.cpp:29" STORAGESIZE="32 96 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="xb_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="xb_6_U" SOURCE="kernel_MHSA.cpp:29" STORAGESIZE="32 96 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="xb_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="xb_7_U" SOURCE="kernel_MHSA.cpp:29" STORAGESIZE="32 96 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="xb_7" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="xb2_U" SOURCE="kernel_MHSA.cpp:30" STORAGESIZE="32 96 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="xb2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="xb2_1_U" SOURCE="kernel_MHSA.cpp:30" STORAGESIZE="32 96 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="xb2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="xb2_2_U" SOURCE="kernel_MHSA.cpp:30" STORAGESIZE="32 96 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="xb2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="xb2_3_U" SOURCE="kernel_MHSA.cpp:30" STORAGESIZE="32 96 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="xb2_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="xb2_4_U" SOURCE="kernel_MHSA.cpp:30" STORAGESIZE="32 96 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="xb2_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="xb2_5_U" SOURCE="kernel_MHSA.cpp:30" STORAGESIZE="32 96 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="xb2_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="xb2_6_U" SOURCE="kernel_MHSA.cpp:30" STORAGESIZE="32 96 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="xb2_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="xb2_7_U" SOURCE="kernel_MHSA.cpp:30" STORAGESIZE="32 96 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="xb2_7" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="current_input_U" SOURCE="kernel_MHSA.cpp:43" STORAGESIZE="32 96 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="current_input" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="current_input_8_U" SOURCE="kernel_MHSA.cpp:43" STORAGESIZE="32 96 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="current_input_8" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="current_input_9_U" SOURCE="kernel_MHSA.cpp:43" STORAGESIZE="32 96 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="current_input_9" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="current_input_10_U" SOURCE="kernel_MHSA.cpp:43" STORAGESIZE="32 96 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="current_input_10" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="current_input_11_U" SOURCE="kernel_MHSA.cpp:43" STORAGESIZE="32 96 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="current_input_11" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="current_input_12_U" SOURCE="kernel_MHSA.cpp:43" STORAGESIZE="32 96 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="current_input_12" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="current_input_13_U" SOURCE="kernel_MHSA.cpp:43" STORAGESIZE="32 96 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="current_input_13" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="current_input_14_U" SOURCE="kernel_MHSA.cpp:43" STORAGESIZE="32 96 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="current_input_14" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="att_U" SOURCE="kernel_MHSA.cpp:92" STORAGESIZE="32 512 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="att" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="att_1_U" SOURCE="kernel_MHSA.cpp:92" STORAGESIZE="32 512 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="att_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="att_2_U" SOURCE="kernel_MHSA.cpp:92" STORAGESIZE="32 512 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="att_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="att_3_U" SOURCE="kernel_MHSA.cpp:92" STORAGESIZE="32 512 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="att_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="att_4_U" SOURCE="kernel_MHSA.cpp:92" STORAGESIZE="32 512 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="att_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="att_5_U" SOURCE="kernel_MHSA.cpp:92" STORAGESIZE="32 512 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="att_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="att_6_U" SOURCE="kernel_MHSA.cpp:92" STORAGESIZE="32 512 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="att_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="att_7_U" SOURCE="kernel_MHSA.cpp:92" STORAGESIZE="32 512 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="att_7" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="att_8_U" SOURCE="kernel_MHSA.cpp:92" STORAGESIZE="32 512 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="att_8" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="att_9_U" SOURCE="kernel_MHSA.cpp:92" STORAGESIZE="32 512 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="att_9" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="att_10_U" SOURCE="kernel_MHSA.cpp:92" STORAGESIZE="32 512 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="att_10" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="att_11_U" SOURCE="kernel_MHSA.cpp:92" STORAGESIZE="32 512 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="att_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="mul43_fu_2260_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="mul43" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add141_fu_2266_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="add141" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_2274_p2" SOURCE="kernel_MHSA.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln53" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln100_fu_2280_p2" SOURCE="kernel_MHSA.cpp:100" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln100" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln100_fu_2286_p3" SOURCE="kernel_MHSA.cpp:100" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln100" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_fu_2304_p2" SOURCE="kernel_MHSA.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="umax_fu_2310_p3" SOURCE="kernel_MHSA.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="umax" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LAYER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_5_fu_2332_p2" SOURCE="kernel_MHSA.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln53_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LAYER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_6_fu_2338_p2" SOURCE="kernel_MHSA.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln53_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="LAYER_LOOP" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln53_fu_2344_p2" SOURCE="kernel_MHSA.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln53" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LAYER_LOOP" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln53_fu_2467_p2" SOURCE="kernel_MHSA.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln53" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LAYER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_1_fu_2477_p2" SOURCE="kernel_MHSA.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln53_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LAYER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_2_fu_2378_p2" SOURCE="kernel_MHSA.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln53_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="10" LOOP="LAYER_LOOP" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_11_no_dsp_1_U657" SOURCE="kernel_RMS_Norm.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="div_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="LAYER_LOOP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U656" SOURCE="kernel_RMS_Norm.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="p_x_assign" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="14" LOOP="LAYER_LOOP" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_15_no_dsp_1_U658" SOURCE="C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:464" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="10" LOOP="LAYER_LOOP" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_11_no_dsp_1_U657" SOURCE="kernel_RMS_Norm.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="norm" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LAYER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_3_fu_2502_p2" SOURCE="kernel_MHSA.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln53_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LAYER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_4_fu_2507_p2" SOURCE="kernel_MHSA.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln53_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LAYER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_fu_2444_p2" SOURCE="kernel_MHSA.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln62" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LAYER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="wv_fu_2485_p2" SOURCE="kernel_MHSA.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="wv" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LAYER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_fu_2430_p2" SOURCE="kernel_MHSA.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln61" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LAYER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="wk_fu_2438_p2" SOURCE="kernel_MHSA.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="wk" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LAYER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_fu_2416_p2" SOURCE="kernel_MHSA.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln60" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LAYER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="wq_fu_2424_p2" SOURCE="kernel_MHSA.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="wq" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="HEAD_STREAM" OPTYPE="add" PRAGMA="" RTLNAME="add_ln155_fu_2568_p2" SOURCE="kernel_MHSA.cpp:155" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln155" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="HEAD_STREAM" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln155_fu_2574_p2" SOURCE="kernel_MHSA.cpp:155" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln155" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LAYER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U660" SOURCE="kernel_MHSA.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LAYER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="wo_fu_2609_p2" SOURCE="kernel_MHSA.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="wo" VISIBLE="true"/>
                <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="control" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="control_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="9" BUNDLEDNAME="gmem0" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="gmem0_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="8" BUNDLEDNAME="gmem1" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="gmem1_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="9" BUNDLEDNAME="gmem2" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="gmem2_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="9" BUNDLEDNAME="gmem3" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="gmem3_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation>
        <FIFOInst>
            <Name>vector_stream_U</Name>
            <ParentInst>grp_matmul_1_fu_1772</ParentInst>
            <StaticDepth>64</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>matrix_stream_U</Name>
            <ParentInst>grp_matmul_1_fu_1772</ParentInst>
            <StaticDepth>64</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>result_stream_U</Name>
            <ParentInst>grp_matmul_1_fu_1772</ParentInst>
            <StaticDepth>64</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
    </FIFOInformation>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="current_token" index="0" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem0" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="current_token_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="current_token_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="position" index="1" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="position" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="weights" index="2" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem1" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="weights_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="weights_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="key_cache" index="3" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem2" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="key_cache_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="key_cache_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="value_cache" index="4" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem3" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="value_cache_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="value_cache_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="7" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="current_token_1" access="W" description="Data signal of current_token" range="32">
                    <fields>
                        <field offset="0" width="32" name="current_token" access="W" description="Bit 31 to 0 of current_token"/>
                    </fields>
                </register>
                <register offset="0x14" name="current_token_2" access="W" description="Data signal of current_token" range="32">
                    <fields>
                        <field offset="0" width="32" name="current_token" access="W" description="Bit 63 to 32 of current_token"/>
                    </fields>
                </register>
                <register offset="0x1c" name="position" access="W" description="Data signal of position" range="32">
                    <fields>
                        <field offset="0" width="32" name="position" access="W" description="Bit 31 to 0 of position"/>
                    </fields>
                </register>
                <register offset="0x24" name="weights_1" access="W" description="Data signal of weights" range="32">
                    <fields>
                        <field offset="0" width="32" name="weights" access="W" description="Bit 31 to 0 of weights"/>
                    </fields>
                </register>
                <register offset="0x28" name="weights_2" access="W" description="Data signal of weights" range="32">
                    <fields>
                        <field offset="0" width="32" name="weights" access="W" description="Bit 63 to 32 of weights"/>
                    </fields>
                </register>
                <register offset="0x30" name="key_cache_1" access="W" description="Data signal of key_cache" range="32">
                    <fields>
                        <field offset="0" width="32" name="key_cache" access="W" description="Bit 31 to 0 of key_cache"/>
                    </fields>
                </register>
                <register offset="0x34" name="key_cache_2" access="W" description="Data signal of key_cache" range="32">
                    <fields>
                        <field offset="0" width="32" name="key_cache" access="W" description="Bit 63 to 32 of key_cache"/>
                    </fields>
                </register>
                <register offset="0x3c" name="value_cache_1" access="W" description="Data signal of value_cache" range="32">
                    <fields>
                        <field offset="0" width="32" name="value_cache" access="W" description="Bit 31 to 0 of value_cache"/>
                    </fields>
                </register>
                <register offset="0x40" name="value_cache_2" access="W" description="Data signal of value_cache" range="32">
                    <fields>
                        <field offset="0" width="32" name="value_cache" access="W" description="Bit 63 to 32 of value_cache"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="current_token"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="position"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="36" argName="weights"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="48" argName="key_cache"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="60" argName="value_cache"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_gmem0:m_axi_gmem1:m_axi_gmem2:m_axi_gmem3</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_gmem0" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem0_" paramPrefix="C_M_AXI_GMEM0_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">256</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">256</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem0_ARADDR</port>
                <port>m_axi_gmem0_ARBURST</port>
                <port>m_axi_gmem0_ARCACHE</port>
                <port>m_axi_gmem0_ARID</port>
                <port>m_axi_gmem0_ARLEN</port>
                <port>m_axi_gmem0_ARLOCK</port>
                <port>m_axi_gmem0_ARPROT</port>
                <port>m_axi_gmem0_ARQOS</port>
                <port>m_axi_gmem0_ARREADY</port>
                <port>m_axi_gmem0_ARREGION</port>
                <port>m_axi_gmem0_ARSIZE</port>
                <port>m_axi_gmem0_ARUSER</port>
                <port>m_axi_gmem0_ARVALID</port>
                <port>m_axi_gmem0_AWADDR</port>
                <port>m_axi_gmem0_AWBURST</port>
                <port>m_axi_gmem0_AWCACHE</port>
                <port>m_axi_gmem0_AWID</port>
                <port>m_axi_gmem0_AWLEN</port>
                <port>m_axi_gmem0_AWLOCK</port>
                <port>m_axi_gmem0_AWPROT</port>
                <port>m_axi_gmem0_AWQOS</port>
                <port>m_axi_gmem0_AWREADY</port>
                <port>m_axi_gmem0_AWREGION</port>
                <port>m_axi_gmem0_AWSIZE</port>
                <port>m_axi_gmem0_AWUSER</port>
                <port>m_axi_gmem0_AWVALID</port>
                <port>m_axi_gmem0_BID</port>
                <port>m_axi_gmem0_BREADY</port>
                <port>m_axi_gmem0_BRESP</port>
                <port>m_axi_gmem0_BUSER</port>
                <port>m_axi_gmem0_BVALID</port>
                <port>m_axi_gmem0_RDATA</port>
                <port>m_axi_gmem0_RID</port>
                <port>m_axi_gmem0_RLAST</port>
                <port>m_axi_gmem0_RREADY</port>
                <port>m_axi_gmem0_RRESP</port>
                <port>m_axi_gmem0_RUSER</port>
                <port>m_axi_gmem0_RVALID</port>
                <port>m_axi_gmem0_WDATA</port>
                <port>m_axi_gmem0_WID</port>
                <port>m_axi_gmem0_WLAST</port>
                <port>m_axi_gmem0_WREADY</port>
                <port>m_axi_gmem0_WSTRB</port>
                <port>m_axi_gmem0_WUSER</port>
                <port>m_axi_gmem0_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="256" max_write_burst_length="256" max_widen_bitwidth="0" channel_id="0" argName="current_token"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="current_token"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem1" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem1_" paramPrefix="C_M_AXI_GMEM1_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">256</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem1_ARADDR</port>
                <port>m_axi_gmem1_ARBURST</port>
                <port>m_axi_gmem1_ARCACHE</port>
                <port>m_axi_gmem1_ARID</port>
                <port>m_axi_gmem1_ARLEN</port>
                <port>m_axi_gmem1_ARLOCK</port>
                <port>m_axi_gmem1_ARPROT</port>
                <port>m_axi_gmem1_ARQOS</port>
                <port>m_axi_gmem1_ARREADY</port>
                <port>m_axi_gmem1_ARREGION</port>
                <port>m_axi_gmem1_ARSIZE</port>
                <port>m_axi_gmem1_ARUSER</port>
                <port>m_axi_gmem1_ARVALID</port>
                <port>m_axi_gmem1_AWADDR</port>
                <port>m_axi_gmem1_AWBURST</port>
                <port>m_axi_gmem1_AWCACHE</port>
                <port>m_axi_gmem1_AWID</port>
                <port>m_axi_gmem1_AWLEN</port>
                <port>m_axi_gmem1_AWLOCK</port>
                <port>m_axi_gmem1_AWPROT</port>
                <port>m_axi_gmem1_AWQOS</port>
                <port>m_axi_gmem1_AWREADY</port>
                <port>m_axi_gmem1_AWREGION</port>
                <port>m_axi_gmem1_AWSIZE</port>
                <port>m_axi_gmem1_AWUSER</port>
                <port>m_axi_gmem1_AWVALID</port>
                <port>m_axi_gmem1_BID</port>
                <port>m_axi_gmem1_BREADY</port>
                <port>m_axi_gmem1_BRESP</port>
                <port>m_axi_gmem1_BUSER</port>
                <port>m_axi_gmem1_BVALID</port>
                <port>m_axi_gmem1_RDATA</port>
                <port>m_axi_gmem1_RID</port>
                <port>m_axi_gmem1_RLAST</port>
                <port>m_axi_gmem1_RREADY</port>
                <port>m_axi_gmem1_RRESP</port>
                <port>m_axi_gmem1_RUSER</port>
                <port>m_axi_gmem1_RVALID</port>
                <port>m_axi_gmem1_WDATA</port>
                <port>m_axi_gmem1_WID</port>
                <port>m_axi_gmem1_WLAST</port>
                <port>m_axi_gmem1_WREADY</port>
                <port>m_axi_gmem1_WSTRB</port>
                <port>m_axi_gmem1_WUSER</port>
                <port>m_axi_gmem1_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="256" max_write_burst_length="16" max_widen_bitwidth="0" channel_id="0" argName="weights"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem2" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem2_" paramPrefix="C_M_AXI_GMEM2_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">256</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">256</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem2_ARADDR</port>
                <port>m_axi_gmem2_ARBURST</port>
                <port>m_axi_gmem2_ARCACHE</port>
                <port>m_axi_gmem2_ARID</port>
                <port>m_axi_gmem2_ARLEN</port>
                <port>m_axi_gmem2_ARLOCK</port>
                <port>m_axi_gmem2_ARPROT</port>
                <port>m_axi_gmem2_ARQOS</port>
                <port>m_axi_gmem2_ARREADY</port>
                <port>m_axi_gmem2_ARREGION</port>
                <port>m_axi_gmem2_ARSIZE</port>
                <port>m_axi_gmem2_ARUSER</port>
                <port>m_axi_gmem2_ARVALID</port>
                <port>m_axi_gmem2_AWADDR</port>
                <port>m_axi_gmem2_AWBURST</port>
                <port>m_axi_gmem2_AWCACHE</port>
                <port>m_axi_gmem2_AWID</port>
                <port>m_axi_gmem2_AWLEN</port>
                <port>m_axi_gmem2_AWLOCK</port>
                <port>m_axi_gmem2_AWPROT</port>
                <port>m_axi_gmem2_AWQOS</port>
                <port>m_axi_gmem2_AWREADY</port>
                <port>m_axi_gmem2_AWREGION</port>
                <port>m_axi_gmem2_AWSIZE</port>
                <port>m_axi_gmem2_AWUSER</port>
                <port>m_axi_gmem2_AWVALID</port>
                <port>m_axi_gmem2_BID</port>
                <port>m_axi_gmem2_BREADY</port>
                <port>m_axi_gmem2_BRESP</port>
                <port>m_axi_gmem2_BUSER</port>
                <port>m_axi_gmem2_BVALID</port>
                <port>m_axi_gmem2_RDATA</port>
                <port>m_axi_gmem2_RID</port>
                <port>m_axi_gmem2_RLAST</port>
                <port>m_axi_gmem2_RREADY</port>
                <port>m_axi_gmem2_RRESP</port>
                <port>m_axi_gmem2_RUSER</port>
                <port>m_axi_gmem2_RVALID</port>
                <port>m_axi_gmem2_WDATA</port>
                <port>m_axi_gmem2_WID</port>
                <port>m_axi_gmem2_WLAST</port>
                <port>m_axi_gmem2_WREADY</port>
                <port>m_axi_gmem2_WSTRB</port>
                <port>m_axi_gmem2_WUSER</port>
                <port>m_axi_gmem2_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="256" max_write_burst_length="256" max_widen_bitwidth="0" channel_id="0" argName="key_cache"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="key_cache"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem3" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem3_" paramPrefix="C_M_AXI_GMEM3_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">256</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">256</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem3_ARADDR</port>
                <port>m_axi_gmem3_ARBURST</port>
                <port>m_axi_gmem3_ARCACHE</port>
                <port>m_axi_gmem3_ARID</port>
                <port>m_axi_gmem3_ARLEN</port>
                <port>m_axi_gmem3_ARLOCK</port>
                <port>m_axi_gmem3_ARPROT</port>
                <port>m_axi_gmem3_ARQOS</port>
                <port>m_axi_gmem3_ARREADY</port>
                <port>m_axi_gmem3_ARREGION</port>
                <port>m_axi_gmem3_ARSIZE</port>
                <port>m_axi_gmem3_ARUSER</port>
                <port>m_axi_gmem3_ARVALID</port>
                <port>m_axi_gmem3_AWADDR</port>
                <port>m_axi_gmem3_AWBURST</port>
                <port>m_axi_gmem3_AWCACHE</port>
                <port>m_axi_gmem3_AWID</port>
                <port>m_axi_gmem3_AWLEN</port>
                <port>m_axi_gmem3_AWLOCK</port>
                <port>m_axi_gmem3_AWPROT</port>
                <port>m_axi_gmem3_AWQOS</port>
                <port>m_axi_gmem3_AWREADY</port>
                <port>m_axi_gmem3_AWREGION</port>
                <port>m_axi_gmem3_AWSIZE</port>
                <port>m_axi_gmem3_AWUSER</port>
                <port>m_axi_gmem3_AWVALID</port>
                <port>m_axi_gmem3_BID</port>
                <port>m_axi_gmem3_BREADY</port>
                <port>m_axi_gmem3_BRESP</port>
                <port>m_axi_gmem3_BUSER</port>
                <port>m_axi_gmem3_BVALID</port>
                <port>m_axi_gmem3_RDATA</port>
                <port>m_axi_gmem3_RID</port>
                <port>m_axi_gmem3_RLAST</port>
                <port>m_axi_gmem3_RREADY</port>
                <port>m_axi_gmem3_RRESP</port>
                <port>m_axi_gmem3_RUSER</port>
                <port>m_axi_gmem3_RVALID</port>
                <port>m_axi_gmem3_WDATA</port>
                <port>m_axi_gmem3_WID</port>
                <port>m_axi_gmem3_WLAST</port>
                <port>m_axi_gmem3_WREADY</port>
                <port>m_axi_gmem3_WSTRB</port>
                <port>m_axi_gmem3_WUSER</port>
                <port>m_axi_gmem3_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="256" max_write_burst_length="256" max_widen_bitwidth="0" channel_id="0" argName="value_cache"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="value_cache"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table>
                    <keys size="13">Interface, Read/Write, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding, Resource Estimate</keys>
                    <column name="m_axi_gmem0">READ_WRITE, 32 -&gt; 32, 64, 0, slave, 0, 0, 256, 256, 16, 16, BRAM=9</column>
                    <column name="m_axi_gmem1">READ_ONLY, 32 -&gt; 32, 64, 0, slave, 0, 0, 256, 16, 16, 16, BRAM=8</column>
                    <column name="m_axi_gmem2">READ_WRITE, 32 -&gt; 32, 64, 0, slave, 0, 0, 256, 256, 16, 16, BRAM=9</column>
                    <column name="m_axi_gmem3">READ_WRITE, 32 -&gt; 32, 64, 0, slave, 0, 0, 256, 256, 16, 16, BRAM=9</column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 7, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">current_token_1, 0x10, 32, W, Data signal of current_token, </column>
                    <column name="s_axi_control">current_token_2, 0x14, 32, W, Data signal of current_token, </column>
                    <column name="s_axi_control">position, 0x1c, 32, W, Data signal of position, </column>
                    <column name="s_axi_control">weights_1, 0x24, 32, W, Data signal of weights, </column>
                    <column name="s_axi_control">weights_2, 0x28, 32, W, Data signal of weights, </column>
                    <column name="s_axi_control">key_cache_1, 0x30, 32, W, Data signal of key_cache, </column>
                    <column name="s_axi_control">key_cache_2, 0x34, 32, W, Data signal of key_cache, </column>
                    <column name="s_axi_control">value_cache_1, 0x3c, 32, W, Data signal of value_cache, </column>
                    <column name="s_axi_control">value_cache_2, 0x40, 32, W, Data signal of value_cache, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_hs, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="current_token">inout, float*</column>
                    <column name="position">in, int</column>
                    <column name="weights">in, float*</column>
                    <column name="key_cache">inout, float*</column>
                    <column name="value_cache">inout, float*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="current_token">m_axi_gmem0, interface, , channel=0</column>
                    <column name="current_token">s_axi_control, register, offset, name=current_token_1 offset=0x10 range=32</column>
                    <column name="current_token">s_axi_control, register, offset, name=current_token_2 offset=0x14 range=32</column>
                    <column name="position">s_axi_control, register, , name=position offset=0x1c range=32</column>
                    <column name="weights">m_axi_gmem1, interface, , channel=0</column>
                    <column name="weights">s_axi_control, register, offset, name=weights_1 offset=0x24 range=32</column>
                    <column name="weights">s_axi_control, register, offset, name=weights_2 offset=0x28 range=32</column>
                    <column name="key_cache">m_axi_gmem2, interface, , channel=0</column>
                    <column name="key_cache">s_axi_control, register, offset, name=key_cache_1 offset=0x30 range=32</column>
                    <column name="key_cache">s_axi_control, register, offset, name=key_cache_2 offset=0x34 range=32</column>
                    <column name="value_cache">m_axi_gmem3, interface, , channel=0</column>
                    <column name="value_cache">s_axi_control, register, offset, name=value_cache_1 offset=0x3c range=32</column>
                    <column name="value_cache">s_axi_control, register, offset, name=value_cache_2 offset=0x40 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="6">HW Interface, Direction, Length, Width, Loop, Loop Location</keys>
                    <column name="m_axi_gmem0">read, 768, 32, INPUT_COPY, kernel_MHSA.cpp:47:14</column>
                    <column name="m_axi_gmem0">write, 768, 32, OUTPUT_WRITE, kernel_MHSA.cpp:204:19</column>
                    <column name="m_axi_gmem1">read, 589824, 32, mem_rd, kernel_MatMul.cpp:23:3</column>
                    <column name="m_axi_gmem1">read, 768, 32, VITIS_LOOP_27_2, kernel_RMS_Norm.cpp:27:22</column>
                    <column name="m_axi_gmem2">write, 768, 32, CACHE_STORE, kernel_MHSA.cpp:85:22</column>
                    <column name="m_axi_gmem2">read, 64, 32, , </column>
                    <column name="m_axi_gmem3">write, 768, 32, CACHE_STORE, kernel_MHSA.cpp:85:22</column>
                    <column name="m_axi_gmem3">read, 64, 32, VALUE_MAC, kernel_MHSA.cpp:175:32</column>
                </table>
            </item>
            <item name="All M_AXI Variable Accesses">
                <table>
                    <keys size="10">HW Interface, Variable, Access Location, Direction, Burst Status, Length, Loop, Loop Location, Resolution, Problem</keys>
                    <column name="m_axi_gmem0">current_token, kernel_MHSA.cpp:49:21, read, Widen Fail, , INPUT_COPY, kernel_MHSA.cpp:47:14, 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem0">current_token, kernel_MHSA.cpp:49:21, read, Inferred, 768, INPUT_COPY, kernel_MHSA.cpp:47:14, , </column>
                    <column name="m_axi_gmem0">current_token, kernel_MHSA.cpp:206:19, write, Widen Fail, , OUTPUT_WRITE, kernel_MHSA.cpp:204:19, 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem0">current_token, kernel_MHSA.cpp:206:19, write, Inferred, 768, OUTPUT_WRITE, kernel_MHSA.cpp:204:19, , </column>
                    <column name="m_axi_gmem1">i_mat, kernel_MatMul.cpp:28:11, read, Widen Fail, , VITIS_LOOP_25_1, kernel_MatMul.cpp:25:19, 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem1">i_mat, kernel_MatMul.cpp:28:11, read, Inferred, 589824, mem_rd, kernel_MatMul.cpp:23:3, , </column>
                    <column name="m_axi_gmem1">weights, kernel_RMS_Norm.cpp:28:40, read, Widen Fail, , VITIS_LOOP_27_2, kernel_RMS_Norm.cpp:27:22, 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem1">weights, kernel_RMS_Norm.cpp:28:40, read, Fail, , LAYER_LOOP, kernel_MHSA.cpp:53:17, 214-230, Stride is incompatible</column>
                    <column name="m_axi_gmem1">weights, kernel_RMS_Norm.cpp:28:40, read, Inferred, 768, VITIS_LOOP_27_2, kernel_RMS_Norm.cpp:27:22, , </column>
                    <column name="m_axi_gmem2">key_cache, kernel_MHSA.cpp:87:48, write, Widen Fail, , CACHE_STORE, kernel_MHSA.cpp:85:22, 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem2">key_cache, kernel_MHSA.cpp:87:48, write, Fail, , LAYER_LOOP, kernel_MHSA.cpp:53:17, 214-230, Stride is incompatible</column>
                    <column name="m_axi_gmem2">key_cache, kernel_MHSA.cpp:87:48, write, Inferred, 768, CACHE_STORE, kernel_MHSA.cpp:85:22, , </column>
                    <column name="m_axi_gmem2">key_cache, kernel_MHSA.cpp:130:16, read, Widen Fail, , , , 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem2">key_cache, kernel_MHSA.cpp:130:16, read, Fail, , TOKEN_COMPUTE, kernel_MHSA.cpp:121:32, 214-230, Stride is incompatible</column>
                    <column name="m_axi_gmem2">key_cache, kernel_MHSA.cpp:130:16, read, Inferred, 64, TOKEN_COMPUTE, kernel_MHSA.cpp:121:32, , </column>
                    <column name="m_axi_gmem3">value_cache, kernel_MHSA.cpp:88:61, write, Widen Fail, , CACHE_STORE, kernel_MHSA.cpp:85:22, 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem3">value_cache, kernel_MHSA.cpp:88:61, write, Fail, , LAYER_LOOP, kernel_MHSA.cpp:53:17, 214-230, Stride is incompatible</column>
                    <column name="m_axi_gmem3">value_cache, kernel_MHSA.cpp:88:61, write, Inferred, 768, CACHE_STORE, kernel_MHSA.cpp:85:22, , </column>
                    <column name="m_axi_gmem3">value_cache, kernel_MHSA.cpp:178:16, read, Widen Fail, , VALUE_MAC, kernel_MHSA.cpp:175:32, 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem3">value_cache, kernel_MHSA.cpp:178:16, read, Fail, , TOKEN_STREAM, kernel_MHSA.cpp:169:31, 214-230, Stride is incompatible</column>
                    <column name="m_axi_gmem3">value_cache, kernel_MHSA.cpp:178:16, read, Inferred, 64, VALUE_MAC, kernel_MHSA.cpp:175:32, , </column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="inline" location="kernel_MatMul.cpp:10" status="valid" parentFunction="load_vec" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="kernel_MatMul.cpp:13" status="valid" parentFunction="load_vec" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="loop_tripcount" location="kernel_MatMul.cpp:14" status="valid" parentFunction="load_vec" variable="" isDirective="0" options="min=768 max=768"/>
        <Pragma type="inline" location="kernel_MatMul.cpp:21" status="valid" parentFunction="load_mat" variable="" isDirective="0" options="OFF"/>
        <Pragma type="loop_tripcount" location="kernel_MatMul.cpp:24" status="valid" parentFunction="load_mat" variable="" isDirective="0" options="min=768 max=768"/>
        <Pragma type="pipeline" location="kernel_MatMul.cpp:26" status="valid" parentFunction="load_mat" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="loop_tripcount" location="kernel_MatMul.cpp:27" status="valid" parentFunction="load_mat" variable="" isDirective="0" options="min=768 max=768"/>
        <Pragma type="inline" location="kernel_MatMul.cpp:37" status="valid" parentFunction="compute_matmul" variable="" isDirective="0" options="OFF"/>
        <Pragma type="array_partition" location="kernel_MatMul.cpp:40" status="valid" parentFunction="compute_matmul" variable="vec_local" isDirective="0" options="variable=vec_local cyclic factor=4 dim=1"/>
        <Pragma type="pipeline" location="kernel_MatMul.cpp:44" status="valid" parentFunction="compute_matmul" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="loop_tripcount" location="kernel_MatMul.cpp:45" status="valid" parentFunction="compute_matmul" variable="" isDirective="0" options="min=768 max=768"/>
        <Pragma type="loop_tripcount" location="kernel_MatMul.cpp:51" status="valid" parentFunction="compute_matmul" variable="" isDirective="0" options="min=768 max=768"/>
        <Pragma type="pipeline" location="kernel_MatMul.cpp:54" status="valid" parentFunction="compute_matmul" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="loop_tripcount" location="kernel_MatMul.cpp:55" status="valid" parentFunction="compute_matmul" variable="" isDirective="0" options="min=768 max=768"/>
        <Pragma type="inline" location="kernel_MatMul.cpp:64" status="valid" parentFunction="store_result" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="kernel_MatMul.cpp:67" status="valid" parentFunction="store_result" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="loop_tripcount" location="kernel_MatMul.cpp:68" status="valid" parentFunction="store_result" variable="" isDirective="0" options="min=768 max=768"/>
        <Pragma type="interface" location="kernel_MatMul.cpp:76" status="valid" parentFunction="matmul" variable="" isDirective="0" options="m_axi port = i_vec bundle = gmem0 max_widen_bitwidth = 32"/>
        <Pragma type="interface" location="kernel_MatMul.cpp:77" status="valid" parentFunction="matmul" variable="" isDirective="0" options="m_axi port = i_mat bundle = gmem1 max_widen_bitwidth = 32"/>
        <Pragma type="interface" location="kernel_MatMul.cpp:78" status="valid" parentFunction="matmul" variable="" isDirective="0" options="m_axi port = o_vec bundle = gmem0 max_widen_bitwidth = 32"/>
        <Pragma type="interface" location="kernel_MatMul.cpp:79" status="valid" parentFunction="matmul" variable="" isDirective="0" options="s_axilite port = return bundle = control"/>
        <Pragma type="stream" location="kernel_MatMul.cpp:85" status="valid" parentFunction="matmul" variable="vector_stream" isDirective="0" options="variable=vector_stream depth=64"/>
        <Pragma type="stream" location="kernel_MatMul.cpp:86" status="valid" parentFunction="matmul" variable="matrix_stream" isDirective="0" options="variable=matrix_stream depth=64"/>
        <Pragma type="stream" location="kernel_MatMul.cpp:87" status="valid" parentFunction="matmul" variable="result_stream" isDirective="0" options="variable=result_stream depth=64"/>
        <Pragma type="dataflow" location="kernel_MatMul.cpp:89" status="valid" parentFunction="matmul" variable="" isDirective="0" options=""/>
        <Pragma type="interface" location="kernel_MHSA.cpp:9" status="valid" parentFunction="kernel_mhsa" variable="current_token" isDirective="0" options="m_axi port=current_token bundle=gmem0 offset=slave max_read_burst_length=256 max_write_burst_length=256"/>
        <Pragma type="interface" location="kernel_MHSA.cpp:10" status="valid" parentFunction="kernel_mhsa" variable="weights" isDirective="0" options="m_axi port=weights bundle=gmem1 offset=slave max_read_burst_length=256"/>
        <Pragma type="interface" location="kernel_MHSA.cpp:11" status="valid" parentFunction="kernel_mhsa" variable="key_cache" isDirective="0" options="m_axi port=key_cache bundle=gmem2 offset=slave max_read_burst_length=256 max_write_burst_length=256"/>
        <Pragma type="interface" location="kernel_MHSA.cpp:12" status="valid" parentFunction="kernel_mhsa" variable="value_cache" isDirective="0" options="m_axi port=value_cache bundle=gmem3 offset=slave max_read_burst_length=256 max_write_burst_length=256"/>
        <Pragma type="interface" location="kernel_MHSA.cpp:13" status="valid" parentFunction="kernel_mhsa" variable="position" isDirective="0" options="s_axilite port=position"/>
        <Pragma type="interface" location="kernel_MHSA.cpp:14" status="valid" parentFunction="kernel_mhsa" variable="return" isDirective="0" options="s_axilite port=return"/>
        <Pragma type="array_partition" location="kernel_MHSA.cpp:33" status="valid" parentFunction="kernel_mhsa" variable="in_rms_vec" isDirective="0" options="variable=in_rms_vec cyclic factor=8"/>
        <Pragma type="array_partition" location="kernel_MHSA.cpp:34" status="valid" parentFunction="kernel_mhsa" variable="out_rms_vec" isDirective="0" options="variable=out_rms_vec cyclic factor=8"/>
        <Pragma type="array_partition" location="kernel_MHSA.cpp:35" status="valid" parentFunction="kernel_mhsa" variable="out_q" isDirective="0" options="variable=out_q cyclic factor=8"/>
        <Pragma type="array_partition" location="kernel_MHSA.cpp:36" status="valid" parentFunction="kernel_mhsa" variable="out_q_rope" isDirective="0" options="variable=out_q_rope cyclic factor=8"/>
        <Pragma type="array_partition" location="kernel_MHSA.cpp:37" status="valid" parentFunction="kernel_mhsa" variable="out_k" isDirective="0" options="variable=out_k cyclic factor=8"/>
        <Pragma type="array_partition" location="kernel_MHSA.cpp:38" status="valid" parentFunction="kernel_mhsa" variable="out_k_rope" isDirective="0" options="variable=out_k_rope cyclic factor=8"/>
        <Pragma type="array_partition" location="kernel_MHSA.cpp:39" status="valid" parentFunction="kernel_mhsa" variable="out_v" isDirective="0" options="variable=out_v cyclic factor=8"/>
        <Pragma type="array_partition" location="kernel_MHSA.cpp:40" status="valid" parentFunction="kernel_mhsa" variable="xb" isDirective="0" options="variable=xb cyclic factor=8"/>
        <Pragma type="array_partition" location="kernel_MHSA.cpp:41" status="valid" parentFunction="kernel_mhsa" variable="xb2" isDirective="0" options="variable=xb2 cyclic factor=8"/>
        <Pragma type="array_partition" location="kernel_MHSA.cpp:44" status="valid" parentFunction="kernel_mhsa" variable="current_input" isDirective="0" options="variable=current_input cyclic factor=8"/>
        <Pragma type="pipeline" location="kernel_MHSA.cpp:48" status="valid" parentFunction="kernel_mhsa" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="loop_tripcount" location="kernel_MHSA.cpp:54" status="valid" parentFunction="kernel_mhsa" variable="" isDirective="0" options="min=1 max=12"/>
        <Pragma type="dependence" location="kernel_MHSA.cpp:55" status="valid" parentFunction="kernel_mhsa" variable="current_input" isDirective="0" options="variable=current_input inter false"/>
        <Pragma type="pipeline" location="kernel_MHSA.cpp:86" status="valid" parentFunction="kernel_mhsa" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="array_partition" location="kernel_MHSA.cpp:93" status="valid" parentFunction="kernel_mhsa" variable="att" isDirective="0" options="variable=att complete dim=1"/>
        <Pragma type="pipeline" location="kernel_MHSA.cpp:101" status="valid" parentFunction="kernel_mhsa" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="loop_tripcount" location="kernel_MHSA.cpp:102" status="valid" parentFunction="kernel_mhsa" variable="" isDirective="0" options="min=1 max=512"/>
        <Pragma type="loop_tripcount" location="kernel_MHSA.cpp:109" status="valid" parentFunction="kernel_mhsa" variable="" isDirective="0" options="min=1 max=16"/>
        <Pragma type="array_partition" location="kernel_MHSA.cpp:113" status="valid" parentFunction="kernel_mhsa" variable="q_head_local" isDirective="0" options="variable=q_head_local complete"/>
        <Pragma type="pipeline" location="kernel_MHSA.cpp:116" status="valid" parentFunction="kernel_mhsa" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="pipeline" location="kernel_MHSA.cpp:122" status="valid" parentFunction="kernel_mhsa" variable="" isDirective="0" options="ii=8"/>
        <Pragma type="loop_tripcount" location="kernel_MHSA.cpp:123" status="valid" parentFunction="kernel_mhsa" variable="" isDirective="0" options="min=1 max=512"/>
        <Pragma type="unroll" location="kernel_MHSA.cpp:129" status="valid" parentFunction="kernel_mhsa" variable="" isDirective="0" options="factor=4"/>
        <Pragma type="bind_op" location="kernel_MHSA.cpp:131" status="valid" parentFunction="kernel_mhsa" variable="dot" isDirective="0" options="variable=dot op=fmul impl=dsp"/>
        <Pragma type="loop_tripcount" location="kernel_MHSA.cpp:142" status="valid" parentFunction="kernel_mhsa" variable="" isDirective="0" options="min=1 max=16"/>
        <Pragma type="pipeline" location="kernel_MHSA.cpp:148" status="valid" parentFunction="kernel_mhsa" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="loop_tripcount" location="kernel_MHSA.cpp:156" status="valid" parentFunction="kernel_mhsa" variable="" isDirective="0" options="min=1 max=16"/>
        <Pragma type="array_partition" location="kernel_MHSA.cpp:160" status="valid" parentFunction="kernel_mhsa" variable="local_accum" isDirective="0" options="variable=local_accum complete"/>
        <Pragma type="unroll" location="kernel_MHSA.cpp:164" status="valid" parentFunction="kernel_mhsa" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="kernel_MHSA.cpp:170" status="valid" parentFunction="kernel_mhsa" variable="" isDirective="0" options="min=1 max=512"/>
        <Pragma type="pipeline" location="kernel_MHSA.cpp:176" status="valid" parentFunction="kernel_mhsa" variable="" isDirective="0" options="ii=2"/>
        <Pragma type="unroll" location="kernel_MHSA.cpp:177" status="valid" parentFunction="kernel_mhsa" variable="" isDirective="0" options="factor=2"/>
        <Pragma type="bind_op" location="kernel_MHSA.cpp:179" status="valid" parentFunction="kernel_mhsa" variable="local_accum" isDirective="0" options="variable=local_accum op=fmul impl=dsp"/>
        <Pragma type="pipeline" location="kernel_MHSA.cpp:186" status="valid" parentFunction="kernel_mhsa" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="unroll" location="kernel_MHSA.cpp:187" status="valid" parentFunction="kernel_mhsa" variable="" isDirective="0" options="factor=4"/>
        <Pragma type="pipeline" location="kernel_MHSA.cpp:198" status="valid" parentFunction="kernel_mhsa" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="pipeline" location="kernel_MHSA.cpp:205" status="valid" parentFunction="kernel_mhsa" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="interface" location="kernel_RMS_Norm.cpp:11" status="valid" parentFunction="kernel_rmsnorm" variable="i_vec_1" isDirective="0" options="m_axi port=i_vec_1 offset=slave bundle=gmem"/>
        <Pragma type="interface" location="kernel_RMS_Norm.cpp:12" status="valid" parentFunction="kernel_rmsnorm" variable="i_vec_2" isDirective="0" options="m_axi port=i_vec_2 offset=slave bundle=gmem"/>
        <Pragma type="interface" location="kernel_RMS_Norm.cpp:13" status="valid" parentFunction="kernel_rmsnorm" variable="o_vec" isDirective="0" options="m_axi port=o_vec offset=slave bundle=gmem"/>
        <Pragma type="interface" location="kernel_RMS_Norm.cpp:14" status="valid" parentFunction="kernel_rmsnorm" variable="return" isDirective="0" options="s_axilite port=return bundle=control"/>
        <Pragma type="inline" location="kernel_Rope.cpp:9" status="valid" parentFunction="rope" variable="" isDirective="0" options="off"/>
        <Pragma type="interface" location="kernel_Rope.cpp:10" status="valid" parentFunction="rope" variable="out" isDirective="0" options="m_axi port=out bundle=gmem0"/>
        <Pragma type="interface" location="kernel_Rope.cpp:11" status="valid" parentFunction="rope" variable="in" isDirective="0" options="m_axi port=in bundle=gmem1"/>
        <Pragma type="interface" location="kernel_Rope.cpp:12" status="valid" parentFunction="rope" variable="pos" isDirective="0" options="s_axilite port=pos bundle=control"/>
        <Pragma type="interface" location="kernel_Rope.cpp:13" status="valid" parentFunction="rope" variable="d_model" isDirective="0" options="s_axilite port=d_model bundle=control"/>
        <Pragma type="interface" location="kernel_Rope.cpp:14" status="valid" parentFunction="rope" variable="return" isDirective="0" options="s_axilite port=return bundle=control"/>
        <Pragma type="pipeline" location="kernel_Rope.cpp:17" status="valid" parentFunction="rope" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="interface" location="kernel_Softmax.cpp:3" status="valid" parentFunction="kernel_softmax" variable="" isDirective="0" options="m_axi port = i_vec bundle = gmem0 max_widen_bitwidth = 32"/>
        <Pragma type="interface" location="kernel_Softmax.cpp:4" status="valid" parentFunction="kernel_softmax" variable="" isDirective="0" options="s_axilite port = return bundle = control"/>
        <Pragma type="pipeline" location="kernel_Softmax.cpp:10" status="valid" parentFunction="kernel_softmax" variable="" isDirective="0" options="ii=1 rewind"/>
        <Pragma type="loop_tripcount" location="kernel_Softmax.cpp:11" status="valid" parentFunction="kernel_softmax" variable="" isDirective="0" options="min=1 max=768"/>
        <Pragma type="pipeline" location="kernel_Softmax.cpp:17" status="valid" parentFunction="kernel_softmax" variable="" isDirective="0" options="ii=2 rewind"/>
        <Pragma type="loop_tripcount" location="kernel_Softmax.cpp:18" status="valid" parentFunction="kernel_softmax" variable="" isDirective="0" options="min=1 max=768"/>
        <Pragma type="unroll" location="kernel_Softmax.cpp:19" status="valid" parentFunction="kernel_softmax" variable="" isDirective="0" options="factor=2"/>
        <Pragma type="pipeline" location="kernel_Softmax.cpp:27" status="valid" parentFunction="kernel_softmax" variable="" isDirective="0" options="ii=1 rewind"/>
        <Pragma type="loop_tripcount" location="kernel_Softmax.cpp:28" status="valid" parentFunction="kernel_softmax" variable="" isDirective="0" options="min=1 max=768"/>
        <Pragma type="dependence" location="kernel_Softmax.cpp:29" status="valid" parentFunction="kernel_softmax" variable="vec_local" isDirective="0" options="variable=vec_local inter false"/>
        <Pragma type="pipeline" location="kernel_Softmax.cpp:35" status="valid" parentFunction="kernel_softmax" variable="" isDirective="0" options="ii=1 rewind"/>
        <Pragma type="loop_tripcount" location="kernel_Softmax.cpp:36" status="valid" parentFunction="kernel_softmax" variable="" isDirective="0" options="min=1 max=768"/>
        <Pragma type="dependence" location="kernel_Softmax.cpp:37" status="valid" parentFunction="kernel_softmax" variable="i_vec" isDirective="0" options="variable=i_vec inter false"/>
    </PragmaReport>
</profile>

