// Seed: 567352546
module module_0 (
    output wor id_0,
    output tri id_1,
    input tri id_2,
    input uwire id_3,
    input uwire id_4,
    output tri id_5,
    input supply1 id_6,
    output tri id_7,
    input wor id_8,
    input supply0 id_9,
    input uwire id_10,
    input wand id_11,
    input supply0 id_12,
    input supply0 id_13,
    output supply1 id_14,
    input supply0 id_15,
    input tri0 id_16,
    input tri id_17,
    input uwire id_18,
    input tri1 id_19,
    output tri id_20,
    output wire id_21,
    input tri1 id_22,
    output uwire id_23,
    input tri0 id_24,
    output tri1 id_25
);
  integer id_27;
endmodule
module module_1 #(
    parameter id_14 = 32'd26,
    parameter id_8  = 32'd59
) (
    input tri id_0,
    input tri0 id_1,
    output tri1 id_2,
    output wire id_3,
    input wor id_4,
    input wor id_5,
    input supply0 module_1,
    input wor id_7,
    input tri1 _id_8,
    input tri id_9,
    input tri id_10,
    output uwire id_11,
    output tri1 id_12,
    input wor id_13,
    input tri _id_14,
    output tri1 id_15,
    output uwire id_16,
    input wand id_17,
    output wor id_18,
    input tri1 id_19,
    input tri1 id_20,
    output wand id_21,
    input tri0 id_22,
    output tri0 id_23,
    input wand id_24,
    input wand id_25,
    input supply0 id_26
);
  wire [id_14 : id_8] id_28;
  wire id_29;
  module_0 modCall_1 (
      id_3,
      id_18,
      id_7,
      id_9,
      id_7,
      id_15,
      id_25,
      id_23,
      id_26,
      id_0,
      id_19,
      id_19,
      id_26,
      id_17,
      id_11,
      id_5,
      id_17,
      id_20,
      id_4,
      id_4,
      id_15,
      id_12,
      id_24,
      id_23,
      id_1,
      id_15
  );
  assign modCall_1.id_3 = 0;
endmodule
