--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 8.926 ns
From           : KEY[0]
To             : key_test:sw|key_scan[5]
From Clock     : --
To Clock       : CLOCK_50
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 7.572 ns
From           : system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[7]
To             : HEX1[4]
From Clock     : CLOCK_50
To Clock       : --
Failed Paths   : 0

Type           : Worst-case tpd
Slack          : N/A
Required Time  : None
Actual Time    : 2.612 ns
From           : altera_internal_jtag~TDO
To             : altera_reserved_tdo
From Clock     : --
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : 1.400 ns
From           : DRAM_DQ[15]
To             : system0:u0|sdram:the_sdram|za_data[15]
From Clock     : --
To Clock       : CLOCK_50
Failed Paths   : 0

Type           : Clock Setup: 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk1'
Slack          : -4.198 ns
Required Time  : 100.00 MHz ( period = 10.000 ns )
Actual Time    : 54.36 MHz ( period = 18.396 ns )
From           : system0:u0|Vend:the_Vend|VendMachine:vend|oDATA[2]
To             : system0:u0|cpu:the_cpu|A_slow_inst_result[2]
From Clock     : SDRAM_PLL:PLL1|altpll:altpll_component|_clk1
To Clock       : SDRAM_PLL:PLL1|altpll:altpll_component|_clk1
Failed Paths   : 131

Type           : Clock Setup: 'CLOCK_50'
Slack          : 0.974 ns
Required Time  : 50.00 MHz ( period = 20.000 ns )
Actual Time    : N/A
From           : system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_slave_FSM:slave_FSM|slave_read_request
To             : system0:u0|system0_clock_0:the_system0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1
From Clock     : SDRAM_PLL:PLL1|altpll:altpll_component|_clk1
To Clock       : CLOCK_50
Failed Paths   : 0

Type           : Clock Setup: 'altera_internal_jtag~TCKUTAP'
Slack          : N/A
Required Time  : None
Actual Time    : 135.91 MHz ( period = 7.358 ns )
From           : sld_hub:sld_hub_inst|irsr_reg[2]
To             : sld_hub:sld_hub_inst|tdo
From Clock     : altera_internal_jtag~TCKUTAP
To Clock       : altera_internal_jtag~TCKUTAP
Failed Paths   : 0

Type           : Clock Hold: 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk1'
Slack          : -0.643 ns
Required Time  : 100.00 MHz ( period = 10.000 ns )
Actual Time    : N/A
From           : system0:u0|Vend:the_Vend|VendMachine:vend|SEG_Number[5]
To             : system0:u0|Vend:the_Vend|VendMachine:vend|oDATA[5]
From Clock     : SDRAM_PLL:PLL1|altpll:altpll_component|_clk1
To Clock       : SDRAM_PLL:PLL1|altpll:altpll_component|_clk1
Failed Paths   : 13

Type           : Clock Hold: 'CLOCK_50'
Slack          : 0.391 ns
Required Time  : 50.00 MHz ( period = 20.000 ns )
Actual Time    : N/A
From           : system0:u0|sdram:the_sdram|i_cmd[3]
To             : system0:u0|sdram:the_sdram|i_cmd[3]
From Clock     : CLOCK_50
To Clock       : CLOCK_50
Failed Paths   : 0

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 144

--------------------------------------------------------------------------------------

