HelpInfo,C:\Microsemi\Libero_SoC_v12.6\SynplifyPro\lib\html,fpgahelp.qhc,synerrmsg.mp,C:\Microsemi\Libero_SoC_v12.6\SynplifyPro\bin\assistant
Implementation;Synthesis||CD642||@W:Ignoring use clause - library coreaxi_lib not found ...||top.srr(46);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/46||top_sb.vhd(18);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\top_sb.vhd'/linenumber/18
Implementation;Synthesis||CD231||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||top.srr(48);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/48||std1164.vhd(888);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v12.6\SynplifyPro\lib\vhd2008\std1164.vhd'/linenumber/888
Implementation;Synthesis||CG1337||@W:Net RREADY_M0IS0_gated is not declared.||top.srr(99);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/99||axi_interconnect_ntom.v(5778);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/5778
Implementation;Synthesis||CG1337||@W:Net RREADY_M0IS1_gated is not declared.||top.srr(100);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/100||axi_interconnect_ntom.v(5779);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/5779
Implementation;Synthesis||CG1337||@W:Net RREADY_M0IS2_gated is not declared.||top.srr(101);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/101||axi_interconnect_ntom.v(5780);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/5780
Implementation;Synthesis||CG1337||@W:Net RREADY_M0IS3_gated is not declared.||top.srr(102);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/102||axi_interconnect_ntom.v(5781);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/5781
Implementation;Synthesis||CG1337||@W:Net RREADY_M0IS4_gated is not declared.||top.srr(103);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/103||axi_interconnect_ntom.v(5782);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/5782
Implementation;Synthesis||CG1337||@W:Net RREADY_M0IS5_gated is not declared.||top.srr(104);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/104||axi_interconnect_ntom.v(5783);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/5783
Implementation;Synthesis||CG1337||@W:Net RREADY_M0IS6_gated is not declared.||top.srr(105);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/105||axi_interconnect_ntom.v(5784);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/5784
Implementation;Synthesis||CG1337||@W:Net RREADY_M0IS7_gated is not declared.||top.srr(106);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/106||axi_interconnect_ntom.v(5785);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/5785
Implementation;Synthesis||CG1337||@W:Net RREADY_M0IS8_gated is not declared.||top.srr(107);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/107||axi_interconnect_ntom.v(5786);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/5786
Implementation;Synthesis||CG1337||@W:Net RREADY_M0IS9_gated is not declared.||top.srr(108);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/108||axi_interconnect_ntom.v(5787);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/5787
Implementation;Synthesis||CG1337||@W:Net RREADY_M0IS10_gated is not declared.||top.srr(109);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/109||axi_interconnect_ntom.v(5788);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/5788
Implementation;Synthesis||CG1337||@W:Net RREADY_M0IS11_gated is not declared.||top.srr(110);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/110||axi_interconnect_ntom.v(5789);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/5789
Implementation;Synthesis||CG1337||@W:Net RREADY_M0IS12_gated is not declared.||top.srr(111);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/111||axi_interconnect_ntom.v(5790);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/5790
Implementation;Synthesis||CG1337||@W:Net RREADY_M0IS13_gated is not declared.||top.srr(112);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/112||axi_interconnect_ntom.v(5791);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/5791
Implementation;Synthesis||CG1337||@W:Net RREADY_M0IS14_gated is not declared.||top.srr(113);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/113||axi_interconnect_ntom.v(5792);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/5792
Implementation;Synthesis||CG1337||@W:Net RREADY_M0IS15_gated is not declared.||top.srr(114);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/114||axi_interconnect_ntom.v(5793);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/5793
Implementation;Synthesis||CG1337||@W:Net RREADY_M0IS16_gated is not declared.||top.srr(115);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/115||axi_interconnect_ntom.v(5794);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/5794
Implementation;Synthesis||CG1337||@W:Net RREADY_M1IS0_gated is not declared.||top.srr(116);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/116||axi_interconnect_ntom.v(5796);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/5796
Implementation;Synthesis||CG1337||@W:Net RREADY_M1IS1_gated is not declared.||top.srr(117);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/117||axi_interconnect_ntom.v(5797);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/5797
Implementation;Synthesis||CG1337||@W:Net RREADY_M1IS2_gated is not declared.||top.srr(118);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/118||axi_interconnect_ntom.v(5798);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/5798
Implementation;Synthesis||CG1337||@W:Net RREADY_M1IS3_gated is not declared.||top.srr(119);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/119||axi_interconnect_ntom.v(5799);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/5799
Implementation;Synthesis||CG1337||@W:Net RREADY_M1IS4_gated is not declared.||top.srr(120);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/120||axi_interconnect_ntom.v(5800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/5800
Implementation;Synthesis||CG1337||@W:Net RREADY_M1IS5_gated is not declared.||top.srr(121);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/121||axi_interconnect_ntom.v(5801);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/5801
Implementation;Synthesis||CG1337||@W:Net RREADY_M1IS6_gated is not declared.||top.srr(122);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/122||axi_interconnect_ntom.v(5802);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/5802
Implementation;Synthesis||CG1337||@W:Net RREADY_M1IS7_gated is not declared.||top.srr(123);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/123||axi_interconnect_ntom.v(5803);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/5803
Implementation;Synthesis||CG1337||@W:Net RREADY_M1IS8_gated is not declared.||top.srr(124);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/124||axi_interconnect_ntom.v(5804);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/5804
Implementation;Synthesis||CG1337||@W:Net RREADY_M1IS9_gated is not declared.||top.srr(125);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/125||axi_interconnect_ntom.v(5805);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/5805
Implementation;Synthesis||CG1337||@W:Net RREADY_M1IS10_gated is not declared.||top.srr(126);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/126||axi_interconnect_ntom.v(5806);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/5806
Implementation;Synthesis||CG1337||@W:Net RREADY_M1IS11_gated is not declared.||top.srr(127);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/127||axi_interconnect_ntom.v(5807);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/5807
Implementation;Synthesis||CG1337||@W:Net RREADY_M1IS12_gated is not declared.||top.srr(128);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/128||axi_interconnect_ntom.v(5808);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/5808
Implementation;Synthesis||CG1337||@W:Net RREADY_M1IS13_gated is not declared.||top.srr(129);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/129||axi_interconnect_ntom.v(5809);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/5809
Implementation;Synthesis||CG1337||@W:Net RREADY_M1IS14_gated is not declared.||top.srr(130);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/130||axi_interconnect_ntom.v(5810);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/5810
Implementation;Synthesis||CG1337||@W:Net RREADY_M1IS15_gated is not declared.||top.srr(131);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/131||axi_interconnect_ntom.v(5811);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/5811
Implementation;Synthesis||CG1337||@W:Net RREADY_M1IS16_gated is not declared.||top.srr(132);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/132||axi_interconnect_ntom.v(5812);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/5812
Implementation;Synthesis||CG1337||@W:Net RREADY_M2IS0_gated is not declared.||top.srr(133);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/133||axi_interconnect_ntom.v(5814);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/5814
Implementation;Synthesis||CG1337||@W:Net RREADY_M2IS1_gated is not declared.||top.srr(134);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/134||axi_interconnect_ntom.v(5815);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/5815
Implementation;Synthesis||CG1337||@W:Net RREADY_M2IS2_gated is not declared.||top.srr(135);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/135||axi_interconnect_ntom.v(5816);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/5816
Implementation;Synthesis||CG1337||@W:Net RREADY_M2IS3_gated is not declared.||top.srr(136);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/136||axi_interconnect_ntom.v(5817);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/5817
Implementation;Synthesis||CG1337||@W:Net RREADY_M2IS4_gated is not declared.||top.srr(137);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/137||axi_interconnect_ntom.v(5818);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/5818
Implementation;Synthesis||CG1337||@W:Net RREADY_M2IS5_gated is not declared.||top.srr(138);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/138||axi_interconnect_ntom.v(5819);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/5819
Implementation;Synthesis||CG1337||@W:Net RREADY_M2IS6_gated is not declared.||top.srr(139);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/139||axi_interconnect_ntom.v(5820);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/5820
Implementation;Synthesis||CG1337||@W:Net RREADY_M2IS7_gated is not declared.||top.srr(140);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/140||axi_interconnect_ntom.v(5821);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/5821
Implementation;Synthesis||CG1337||@W:Net RREADY_M2IS8_gated is not declared.||top.srr(141);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/141||axi_interconnect_ntom.v(5822);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/5822
Implementation;Synthesis||CG1337||@W:Net RREADY_M2IS9_gated is not declared.||top.srr(142);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/142||axi_interconnect_ntom.v(5823);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/5823
Implementation;Synthesis||CG1337||@W:Net RREADY_M2IS10_gated is not declared.||top.srr(143);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/143||axi_interconnect_ntom.v(5824);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/5824
Implementation;Synthesis||CG1337||@W:Net RREADY_M2IS11_gated is not declared.||top.srr(144);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/144||axi_interconnect_ntom.v(5825);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/5825
Implementation;Synthesis||CG1337||@W:Net RREADY_M2IS12_gated is not declared.||top.srr(145);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/145||axi_interconnect_ntom.v(5826);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/5826
Implementation;Synthesis||CG1337||@W:Net RREADY_M2IS13_gated is not declared.||top.srr(146);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/146||axi_interconnect_ntom.v(5827);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/5827
Implementation;Synthesis||CG1337||@W:Net RREADY_M2IS14_gated is not declared.||top.srr(147);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/147||axi_interconnect_ntom.v(5828);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/5828
Implementation;Synthesis||CG1337||@W:Net RREADY_M2IS15_gated is not declared.||top.srr(148);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/148||axi_interconnect_ntom.v(5829);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/5829
Implementation;Synthesis||CG1337||@W:Net RREADY_M2IS16_gated is not declared.||top.srr(149);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/149||axi_interconnect_ntom.v(5830);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/5830
Implementation;Synthesis||CG1337||@W:Net RREADY_M3IS0_gated is not declared.||top.srr(150);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/150||axi_interconnect_ntom.v(5832);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/5832
Implementation;Synthesis||CG1337||@W:Net RREADY_M3IS1_gated is not declared.||top.srr(151);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/151||axi_interconnect_ntom.v(5833);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/5833
Implementation;Synthesis||CG1337||@W:Net RREADY_M3IS2_gated is not declared.||top.srr(152);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/152||axi_interconnect_ntom.v(5834);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/5834
Implementation;Synthesis||CG1337||@W:Net RREADY_M3IS3_gated is not declared.||top.srr(153);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/153||axi_interconnect_ntom.v(5835);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/5835
Implementation;Synthesis||CG1337||@W:Net RREADY_M3IS4_gated is not declared.||top.srr(154);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/154||axi_interconnect_ntom.v(5836);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/5836
Implementation;Synthesis||CG1337||@W:Net RREADY_M3IS5_gated is not declared.||top.srr(155);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/155||axi_interconnect_ntom.v(5837);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/5837
Implementation;Synthesis||CG1337||@W:Net RREADY_M3IS6_gated is not declared.||top.srr(156);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/156||axi_interconnect_ntom.v(5838);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/5838
Implementation;Synthesis||CG1337||@W:Net RREADY_M3IS7_gated is not declared.||top.srr(157);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/157||axi_interconnect_ntom.v(5839);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/5839
Implementation;Synthesis||CG1337||@W:Net RREADY_M3IS8_gated is not declared.||top.srr(158);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/158||axi_interconnect_ntom.v(5840);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/5840
Implementation;Synthesis||CG1337||@W:Net RREADY_M3IS9_gated is not declared.||top.srr(159);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/159||axi_interconnect_ntom.v(5841);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/5841
Implementation;Synthesis||CG1337||@W:Net RREADY_M3IS10_gated is not declared.||top.srr(160);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/160||axi_interconnect_ntom.v(5842);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/5842
Implementation;Synthesis||CG1337||@W:Net RREADY_M3IS11_gated is not declared.||top.srr(161);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/161||axi_interconnect_ntom.v(5843);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/5843
Implementation;Synthesis||CG1337||@W:Net RREADY_M3IS12_gated is not declared.||top.srr(162);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/162||axi_interconnect_ntom.v(5844);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/5844
Implementation;Synthesis||CG1337||@W:Net RREADY_M3IS13_gated is not declared.||top.srr(163);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/163||axi_interconnect_ntom.v(5845);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/5845
Implementation;Synthesis||CG1337||@W:Net RREADY_M3IS14_gated is not declared.||top.srr(164);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/164||axi_interconnect_ntom.v(5846);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/5846
Implementation;Synthesis||CG1337||@W:Net RREADY_M3IS15_gated is not declared.||top.srr(165);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/165||axi_interconnect_ntom.v(5847);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/5847
Implementation;Synthesis||CG1337||@W:Net RREADY_M3IS16_gated is not declared.||top.srr(166);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/166||axi_interconnect_ntom.v(5848);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/5848
Implementation;Synthesis||CD645||@W:Ignoring undefined library coreaxi_lib||top.srr(182);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/182||top_sb.vhd(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\top_sb.vhd'/linenumber/17
Implementation;Synthesis||CD642||@W:Ignoring use clause - library coreaxi_lib not found ...||top.srr(183);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/183||top_sb.vhd(18);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\top_sb.vhd'/linenumber/18
Implementation;Synthesis||CD231||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||top.srr(186);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/186||std1164.vhd(888);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v12.6\SynplifyPro\lib\vhd2008\std1164.vhd'/linenumber/888
Implementation;Synthesis||CD630||@N: Synthesizing work.top.rtl.||top.srr(187);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/187||top.vhd(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\top\top.vhd'/linenumber/17
Implementation;Synthesis||CD630||@N: Synthesizing work.top_sb.rtl.||top.srr(188);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/188||top_sb.vhd(24);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\top_sb.vhd'/linenumber/24
Implementation;Synthesis||CD630||@N: Synthesizing work.top_sb_mss.rtl.||top.srr(190);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/190||top_sb_MSS.vhd(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb_MSS\top_sb_MSS.vhd'/linenumber/17
Implementation;Synthesis||CD630||@N: Synthesizing work.mss_025.def_arch.||top.srr(191);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/191||top_sb_MSS_syn.vhd(10);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb_MSS\top_sb_MSS_syn.vhd'/linenumber/10
Implementation;Synthesis||CD630||@N: Synthesizing work.top_sb_osc_0_osc.def_arch.||top.srr(195);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/195||top_sb_OSC_0_OSC.vhd(8);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\OSC_0\top_sb_OSC_0_OSC.vhd'/linenumber/8
Implementation;Synthesis||CD630||@N: Synthesizing work.xtlosc.def_arch.||top.srr(196);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/196||osc_comps.vhd(39);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd'/linenumber/39
Implementation;Synthesis||CL240||@W:Signal XTLOSC_O2F is floating; a simulation mismatch is possible.||top.srr(200);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/200||top_sb_OSC_0_OSC.vhd(16);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\OSC_0\top_sb_OSC_0_OSC.vhd'/linenumber/16
Implementation;Synthesis||CL240||@W:Signal RCOSC_1MHZ_O2F is floating; a simulation mismatch is possible.||top.srr(201);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/201||top_sb_OSC_0_OSC.vhd(14);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\OSC_0\top_sb_OSC_0_OSC.vhd'/linenumber/14
Implementation;Synthesis||CL240||@W:Signal RCOSC_1MHZ_CCC is floating; a simulation mismatch is possible.||top.srr(202);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/202||top_sb_OSC_0_OSC.vhd(13);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\OSC_0\top_sb_OSC_0_OSC.vhd'/linenumber/13
Implementation;Synthesis||CL240||@W:Signal RCOSC_25_50MHZ_O2F is floating; a simulation mismatch is possible.||top.srr(203);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/203||top_sb_OSC_0_OSC.vhd(12);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\OSC_0\top_sb_OSC_0_OSC.vhd'/linenumber/12
Implementation;Synthesis||CL240||@W:Signal RCOSC_25_50MHZ_CCC is floating; a simulation mismatch is possible.||top.srr(204);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/204||top_sb_OSC_0_OSC.vhd(11);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\OSC_0\top_sb_OSC_0_OSC.vhd'/linenumber/11
Implementation;Synthesis||CD630||@N: Synthesizing coresdr_axi_lib.coresdr_axi.trans.||top.srr(205);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/205||coresdr_axi.vhd(52);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\coresdr_axi.vhd'/linenumber/52
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||top.srr(206);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/206||coresdr_axi.vhd(1221);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\coresdr_axi.vhd'/linenumber/1221
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||top.srr(207);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/207||coresdr_axi.vhd(1329);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\coresdr_axi.vhd'/linenumber/1329
Implementation;Synthesis||CD638||@W:Signal len_size_reg is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(208);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/208||coresdr_axi.vhd(251);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\coresdr_axi.vhd'/linenumber/251
Implementation;Synthesis||CD638||@W:Signal awlen_reg is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(209);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/209||coresdr_axi.vhd(262);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\coresdr_axi.vhd'/linenumber/262
Implementation;Synthesis||CD638||@W:Signal awsize_reg is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(210);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/210||coresdr_axi.vhd(263);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\coresdr_axi.vhd'/linenumber/263
Implementation;Synthesis||CD638||@W:Signal arlen_reg is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(211);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/211||coresdr_axi.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\coresdr_axi.vhd'/linenumber/264
Implementation;Synthesis||CD638||@W:Signal arsize_reg is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(212);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/212||coresdr_axi.vhd(265);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\coresdr_axi.vhd'/linenumber/265
Implementation;Synthesis||CD638||@W:Signal w_req_reg is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(213);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/213||coresdr_axi.vhd(310);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\coresdr_axi.vhd'/linenumber/310
Implementation;Synthesis||CD630||@N: Synthesizing coresdr_axi_lib.coresdr.rtl.||top.srr(214);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/214||coresdr.vhd(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\coresdr.vhd'/linenumber/25
Implementation;Synthesis||CD630||@N: Synthesizing coresdr_axi_lib.fastinit.rtl.||top.srr(215);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/215||fastinit.vhd(26);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\fastinit.vhd'/linenumber/26
Implementation;Synthesis||CD630||@N: Synthesizing coresdr_axi_lib.fastsdram.rtl.||top.srr(216);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/216||fastsdram.vhd(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\fastsdram.vhd'/linenumber/25
Implementation;Synthesis||CD630||@N: Synthesizing coresdr_axi_lib.openbank.rtl.||top.srr(217);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/217||openbank.vhd(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\openbank.vhd'/linenumber/25
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||top.srr(218);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/218||openbank.vhd(360);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\openbank.vhd'/linenumber/360
Implementation;Synthesis||CL271||@W:Pruning unused bits 1 to 0 of pcable_shift_14(8 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(221);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/221||openbank.vhd(349);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\openbank.vhd'/linenumber/349
Implementation;Synthesis||CL190||@W:Optimizing register bit ras_shift(6) to a constant 1. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(222);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/222||openbank.vhd(390);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\openbank.vhd'/linenumber/390
Implementation;Synthesis||CL260||@W:Pruning register bit 6 of ras_shift(6 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(223);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/223||openbank.vhd(390);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\openbank.vhd'/linenumber/390
Implementation;Synthesis||CL169||@W:Pruning unused register dqs_hold_sr_4(3 downto 0). Make sure that there are no unused intermediate registers.||top.srr(226);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/226||fastsdram.vhd(773);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\fastsdram.vhd'/linenumber/773
Implementation;Synthesis||CL265||@W:Removing unused bit 0 of wshift_14(7 downto 0). Either assign all bits or reduce the width of the signal.||top.srr(227);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/227||fastsdram.vhd(880);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\fastsdram.vhd'/linenumber/880
Implementation;Synthesis||CL190||@W:Optimizing register bit psa(2) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(228);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/228||fastsdram.vhd(606);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\fastsdram.vhd'/linenumber/606
Implementation;Synthesis||CL190||@W:Optimizing register bit psa(3) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(229);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/229||fastsdram.vhd(606);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\fastsdram.vhd'/linenumber/606
Implementation;Synthesis||CL190||@W:Optimizing register bit psa(7) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(230);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/230||fastsdram.vhd(606);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\fastsdram.vhd'/linenumber/606
Implementation;Synthesis||CL190||@W:Optimizing register bit psa(9) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(231);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/231||fastsdram.vhd(606);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\fastsdram.vhd'/linenumber/606
Implementation;Synthesis||CL190||@W:Optimizing register bit psa(11) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(232);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/232||fastsdram.vhd(606);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\fastsdram.vhd'/linenumber/606
Implementation;Synthesis||CL190||@W:Optimizing register bit psa(12) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(233);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/233||fastsdram.vhd(606);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\fastsdram.vhd'/linenumber/606
Implementation;Synthesis||CL190||@W:Optimizing register bit psa(13) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(234);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/234||fastsdram.vhd(606);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\fastsdram.vhd'/linenumber/606
Implementation;Synthesis||CL279||@W:Pruning register bits 13 to 11 of psa(13 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(235);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/235||fastsdram.vhd(606);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\fastsdram.vhd'/linenumber/606
Implementation;Synthesis||CL260||@W:Pruning register bit 9 of psa(13 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(236);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/236||fastsdram.vhd(606);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\fastsdram.vhd'/linenumber/606
Implementation;Synthesis||CL260||@W:Pruning register bit 7 of psa(13 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(237);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/237||fastsdram.vhd(606);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\fastsdram.vhd'/linenumber/606
Implementation;Synthesis||CL279||@W:Pruning register bits 3 to 2 of psa(13 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(238);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/238||fastsdram.vhd(606);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\fastsdram.vhd'/linenumber/606
Implementation;Synthesis||CL169||@W:Pruning unused register dll_holdoff_en_3. Make sure that there are no unused intermediate registers.||top.srr(241);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/241||fastinit.vhd(338);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\fastinit.vhd'/linenumber/338
Implementation;Synthesis||CL169||@W:Pruning unused register dll_holdoff_timer_5(7 downto 0). Make sure that there are no unused intermediate registers.||top.srr(242);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/242||fastinit.vhd(338);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\fastinit.vhd'/linenumber/338
Implementation;Synthesis||CL169||@W:Pruning unused register em_shift_2(9 downto 0). Make sure that there are no unused intermediate registers.||top.srr(243);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/243||fastinit.vhd(246);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\fastinit.vhd'/linenumber/246
Implementation;Synthesis||CL169||@W:Pruning unused register m_dr_shift_3(9 downto 0). Make sure that there are no unused intermediate registers.||top.srr(244);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/244||fastinit.vhd(246);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\fastinit.vhd'/linenumber/246
Implementation;Synthesis||CL190||@W:Optimizing register bit em_req to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(245);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/245||fastinit.vhd(246);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\fastinit.vhd'/linenumber/246
Implementation;Synthesis||CL190||@W:Optimizing register bit m_req_dll_reset to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(246);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/246||fastinit.vhd(246);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\fastinit.vhd'/linenumber/246
Implementation;Synthesis||CL169||@W:Pruning unused register em_req. Make sure that there are no unused intermediate registers.||top.srr(247);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/247||fastinit.vhd(246);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\fastinit.vhd'/linenumber/246
Implementation;Synthesis||CL169||@W:Pruning unused register m_req_dll_reset. Make sure that there are no unused intermediate registers.||top.srr(248);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/248||fastinit.vhd(246);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\fastinit.vhd'/linenumber/246
Implementation;Synthesis||CD630||@N: Synthesizing work.top_sb_fabosc_0_osc.def_arch.||top.srr(255);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/255||top_sb_FABOSC_0_OSC.vhd(8);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\FABOSC_0\top_sb_FABOSC_0_OSC.vhd'/linenumber/8
Implementation;Synthesis||CD630||@N: Synthesizing work.rcosc_25_50mhz.def_arch.||top.srr(256);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/256||osc_comps.vhd(19);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd'/linenumber/19
Implementation;Synthesis||CD630||@N: Synthesizing work.rcosc_25_50mhz_fab.def_arch.||top.srr(258);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/258||osc_comps.vhd(79);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd'/linenumber/79
Implementation;Synthesis||CL240||@W:Signal XTLOSC_O2F is floating; a simulation mismatch is possible.||top.srr(262);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/262||top_sb_FABOSC_0_OSC.vhd(16);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\FABOSC_0\top_sb_FABOSC_0_OSC.vhd'/linenumber/16
Implementation;Synthesis||CL240||@W:Signal XTLOSC_CCC is floating; a simulation mismatch is possible.||top.srr(263);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/263||top_sb_FABOSC_0_OSC.vhd(15);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\FABOSC_0\top_sb_FABOSC_0_OSC.vhd'/linenumber/15
Implementation;Synthesis||CL240||@W:Signal RCOSC_1MHZ_O2F is floating; a simulation mismatch is possible.||top.srr(264);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/264||top_sb_FABOSC_0_OSC.vhd(14);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\FABOSC_0\top_sb_FABOSC_0_OSC.vhd'/linenumber/14
Implementation;Synthesis||CL240||@W:Signal RCOSC_1MHZ_CCC is floating; a simulation mismatch is possible.||top.srr(265);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/265||top_sb_FABOSC_0_OSC.vhd(13);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\FABOSC_0\top_sb_FABOSC_0_OSC.vhd'/linenumber/13
Implementation;Synthesis||CL240||@W:Signal RCOSC_25_50MHZ_CCC is floating; a simulation mismatch is possible.||top.srr(266);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/266||top_sb_FABOSC_0_OSC.vhd(11);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\FABOSC_0\top_sb_FABOSC_0_OSC.vhd'/linenumber/11
Implementation;Synthesis||CD630||@N: Synthesizing work.coreresetp.rtl.||top.srr(267);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/267||coreresetp.vhd(27);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/27
Implementation;Synthesis||CD434||@W:Signal soft_ext_reset_out in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(268);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/268||coreresetp.vhd(477);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/477
Implementation;Synthesis||CD434||@W:Signal soft_reset_f2m in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(269);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/269||coreresetp.vhd(478);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/478
Implementation;Synthesis||CD434||@W:Signal soft_m3_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(270);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/270||coreresetp.vhd(479);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/479
Implementation;Synthesis||CD434||@W:Signal soft_mddr_ddr_axi_s_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(271);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/271||coreresetp.vhd(480);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/480
Implementation;Synthesis||CD434||@W:Signal soft_fddr_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(272);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/272||coreresetp.vhd(481);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/481
Implementation;Synthesis||CD434||@W:Signal soft_sdif0_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(273);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/273||coreresetp.vhd(482);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/482
Implementation;Synthesis||CD434||@W:Signal soft_sdif0_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(274);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/274||coreresetp.vhd(483);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/483
Implementation;Synthesis||CD434||@W:Signal soft_sdif1_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(275);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/275||coreresetp.vhd(484);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/484
Implementation;Synthesis||CD434||@W:Signal soft_sdif1_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(276);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/276||coreresetp.vhd(485);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/485
Implementation;Synthesis||CD434||@W:Signal soft_sdif2_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(277);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/277||coreresetp.vhd(486);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/486
Implementation;Synthesis||CD434||@W:Signal soft_sdif2_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(278);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/278||coreresetp.vhd(487);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/487
Implementation;Synthesis||CD434||@W:Signal soft_sdif3_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(279);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/279||coreresetp.vhd(488);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/488
Implementation;Synthesis||CD434||@W:Signal soft_sdif3_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(280);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/280||coreresetp.vhd(489);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/489
Implementation;Synthesis||CD434||@W:Signal soft_sdif0_0_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(281);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/281||coreresetp.vhd(490);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/490
Implementation;Synthesis||CD434||@W:Signal soft_sdif0_1_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(282);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/282||coreresetp.vhd(491);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/491
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_2(13 downto 0). Make sure that there are no unused intermediate registers.||top.srr(285);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/285||coreresetp.vhd(1519);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1519
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_1(12 downto 0). Make sure that there are no unused intermediate registers.||top.srr(286);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/286||coreresetp.vhd(1495);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1495
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_1(12 downto 0). Make sure that there are no unused intermediate registers.||top.srr(287);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/287||coreresetp.vhd(1471);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1471
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_1(12 downto 0). Make sure that there are no unused intermediate registers.||top.srr(288);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/288||coreresetp.vhd(1447);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1447
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_2(12 downto 0). Make sure that there are no unused intermediate registers.||top.srr(289);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/289||coreresetp.vhd(1423);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1423
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_enable_rcosc_2. Make sure that there are no unused intermediate registers.||top.srr(290);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/290||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_enable_q1_2. Make sure that there are no unused intermediate registers.||top.srr(291);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/291||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable_rcosc_2. Make sure that there are no unused intermediate registers.||top.srr(292);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/292||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable_rcosc_2. Make sure that there are no unused intermediate registers.||top.srr(293);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/293||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable_rcosc_2. Make sure that there are no unused intermediate registers.||top.srr(294);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/294||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable_rcosc_2. Make sure that there are no unused intermediate registers.||top.srr(295);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/295||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable_q1_2. Make sure that there are no unused intermediate registers.||top.srr(296);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/296||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable_q1_2. Make sure that there are no unused intermediate registers.||top.srr(297);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/297||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable_q1_2. Make sure that there are no unused intermediate registers.||top.srr(298);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/298||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable_q1_2. Make sure that there are no unused intermediate registers.||top.srr(299);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/299||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable_3. Make sure that there are no unused intermediate registers.||top.srr(300);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/300||coreresetp.vhd(1311);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1311
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable_3. Make sure that there are no unused intermediate registers.||top.srr(301);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/301||coreresetp.vhd(1252);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1252
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable_3. Make sure that there are no unused intermediate registers.||top.srr(302);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/302||coreresetp.vhd(1193);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1193
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable_3. Make sure that there are no unused intermediate registers.||top.srr(303);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/303||coreresetp.vhd(1134);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1134
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_enable_3. Make sure that there are no unused intermediate registers.||top.srr(304);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/304||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis||CL177||@W:Sharing sequential element M3_RESET_N_int. Add a syn_preserve attribute to the element to prevent sharing.||top.srr(305);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/305||coreresetp.vhd(1331);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1331
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif2_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||top.srr(306);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/306||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif1_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||top.srr(307);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/307||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif0_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||top.srr(308);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/308||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis||CL177||@W:Sharing sequential element fpll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||top.srr(309);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/309||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis||CL190||@W:Optimizing register bit EXT_RESET_OUT_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(310);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/310||coreresetp.vhd(1376);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1376
Implementation;Synthesis||CL169||@W:Pruning unused register release_ext_reset. Make sure that there are no unused intermediate registers.||top.srr(311);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/311||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis||CL169||@W:Pruning unused register EXT_RESET_OUT_int. Make sure that there are no unused intermediate registers.||top.srr(312);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/312||coreresetp.vhd(1376);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1376
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_state(2 downto 0). Make sure that there are no unused intermediate registers.||top.srr(313);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/313||coreresetp.vhd(1376);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1376
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_areset_n_q1. Make sure that there are no unused intermediate registers.||top.srr(314);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/314||coreresetp.vhd(792);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/792
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_areset_n_clk_base. Make sure that there are no unused intermediate registers.||top.srr(315);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/315||coreresetp.vhd(792);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/792
Implementation;Synthesis||CD630||@N: Synthesizing work.top_sb_coreahbltoaxi_0_coreahbltoaxi.translated.||top.srr(316);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/316||CoreAHBLtoAXI.vhd(31);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\COREAHBLTOAXI_0\rtl\vhdl\core\CoreAHBLtoAXI.vhd'/linenumber/31
Implementation;Synthesis||CD630||@N: Synthesizing work.coreahbltoaxi_reset_synchx.translated.||top.srr(317);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/317||CoreAHBLtoAXI_reset_sync.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_reset_sync.vhd'/linenumber/33
Implementation;Synthesis||CD630||@N: Synthesizing work.coreahbltoaxi_rdchannelfifohx.translated.||top.srr(320);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/320||CoreAHBLtoAXI_RDCHANNELFIFO.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_RDCHANNELFIFO.vhd'/linenumber/33
Implementation;Synthesis||CD796||@W:Bit 32 of signal rddata_c is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||top.srr(321);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/321||CoreAHBLtoAXI_RDCHANNELFIFO.vhd(167);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_RDCHANNELFIFO.vhd'/linenumber/167
Implementation;Synthesis||CD796||@W:Bit 33 of signal rddata_c is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||top.srr(322);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/322||CoreAHBLtoAXI_RDCHANNELFIFO.vhd(167);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_RDCHANNELFIFO.vhd'/linenumber/167
Implementation;Synthesis||CD796||@W:Bit 34 of signal rddata_c is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||top.srr(323);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/323||CoreAHBLtoAXI_RDCHANNELFIFO.vhd(167);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_RDCHANNELFIFO.vhd'/linenumber/167
Implementation;Synthesis||CD796||@W:Bit 35 of signal rddata_c is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||top.srr(324);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/324||CoreAHBLtoAXI_RDCHANNELFIFO.vhd(167);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_RDCHANNELFIFO.vhd'/linenumber/167
Implementation;Synthesis||CD796||@W:Bit 36 of signal rddata_c is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||top.srr(325);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/325||CoreAHBLtoAXI_RDCHANNELFIFO.vhd(167);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_RDCHANNELFIFO.vhd'/linenumber/167
Implementation;Synthesis||CD796||@W:Bit 37 of signal rddata_c is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||top.srr(326);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/326||CoreAHBLtoAXI_RDCHANNELFIFO.vhd(167);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_RDCHANNELFIFO.vhd'/linenumber/167
Implementation;Synthesis||CD796||@W:Bit 38 of signal rddata_c is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||top.srr(327);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/327||CoreAHBLtoAXI_RDCHANNELFIFO.vhd(167);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_RDCHANNELFIFO.vhd'/linenumber/167
Implementation;Synthesis||CD796||@W:Bit 39 of signal rddata_c is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||top.srr(328);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/328||CoreAHBLtoAXI_RDCHANNELFIFO.vhd(167);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_RDCHANNELFIFO.vhd'/linenumber/167
Implementation;Synthesis||CD796||@W:Bit 40 of signal rddata_c is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||top.srr(329);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/329||CoreAHBLtoAXI_RDCHANNELFIFO.vhd(167);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_RDCHANNELFIFO.vhd'/linenumber/167
Implementation;Synthesis||CD796||@W:Bit 41 of signal rddata_c is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||top.srr(330);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/330||CoreAHBLtoAXI_RDCHANNELFIFO.vhd(167);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_RDCHANNELFIFO.vhd'/linenumber/167
Implementation;Synthesis||CD796||@W:Bit 42 of signal rddata_c is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||top.srr(331);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/331||CoreAHBLtoAXI_RDCHANNELFIFO.vhd(167);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_RDCHANNELFIFO.vhd'/linenumber/167
Implementation;Synthesis||CD796||@W:Bit 43 of signal rddata_c is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||top.srr(332);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/332||CoreAHBLtoAXI_RDCHANNELFIFO.vhd(167);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_RDCHANNELFIFO.vhd'/linenumber/167
Implementation;Synthesis||CD796||@W:Bit 44 of signal rddata_c is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||top.srr(333);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/333||CoreAHBLtoAXI_RDCHANNELFIFO.vhd(167);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_RDCHANNELFIFO.vhd'/linenumber/167
Implementation;Synthesis||CD796||@W:Bit 45 of signal rddata_c is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||top.srr(334);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/334||CoreAHBLtoAXI_RDCHANNELFIFO.vhd(167);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_RDCHANNELFIFO.vhd'/linenumber/167
Implementation;Synthesis||CD796||@W:Bit 46 of signal rddata_c is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||top.srr(335);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/335||CoreAHBLtoAXI_RDCHANNELFIFO.vhd(167);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_RDCHANNELFIFO.vhd'/linenumber/167
Implementation;Synthesis||CD796||@W:Bit 47 of signal rddata_c is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||top.srr(336);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/336||CoreAHBLtoAXI_RDCHANNELFIFO.vhd(167);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_RDCHANNELFIFO.vhd'/linenumber/167
Implementation;Synthesis||CD796||@W:Bit 48 of signal rddata_c is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||top.srr(337);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/337||CoreAHBLtoAXI_RDCHANNELFIFO.vhd(167);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_RDCHANNELFIFO.vhd'/linenumber/167
Implementation;Synthesis||CD796||@W:Bit 49 of signal rddata_c is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||top.srr(338);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/338||CoreAHBLtoAXI_RDCHANNELFIFO.vhd(167);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_RDCHANNELFIFO.vhd'/linenumber/167
Implementation;Synthesis||CD796||@W:Bit 50 of signal rddata_c is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||top.srr(339);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/339||CoreAHBLtoAXI_RDCHANNELFIFO.vhd(167);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_RDCHANNELFIFO.vhd'/linenumber/167
Implementation;Synthesis||CD796||@W:Bit 51 of signal rddata_c is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||top.srr(340);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/340||CoreAHBLtoAXI_RDCHANNELFIFO.vhd(167);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_RDCHANNELFIFO.vhd'/linenumber/167
Implementation;Synthesis||CD796||@W:Bit 52 of signal rddata_c is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||top.srr(341);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/341||CoreAHBLtoAXI_RDCHANNELFIFO.vhd(167);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_RDCHANNELFIFO.vhd'/linenumber/167
Implementation;Synthesis||CD796||@W:Bit 53 of signal rddata_c is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||top.srr(342);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/342||CoreAHBLtoAXI_RDCHANNELFIFO.vhd(167);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_RDCHANNELFIFO.vhd'/linenumber/167
Implementation;Synthesis||CD796||@W:Bit 54 of signal rddata_c is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||top.srr(343);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/343||CoreAHBLtoAXI_RDCHANNELFIFO.vhd(167);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_RDCHANNELFIFO.vhd'/linenumber/167
Implementation;Synthesis||CD796||@W:Bit 55 of signal rddata_c is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||top.srr(344);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/344||CoreAHBLtoAXI_RDCHANNELFIFO.vhd(167);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_RDCHANNELFIFO.vhd'/linenumber/167
Implementation;Synthesis||CD796||@W:Bit 56 of signal rddata_c is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||top.srr(345);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/345||CoreAHBLtoAXI_RDCHANNELFIFO.vhd(167);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_RDCHANNELFIFO.vhd'/linenumber/167
Implementation;Synthesis||CD796||@W:Bit 57 of signal rddata_c is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||top.srr(346);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/346||CoreAHBLtoAXI_RDCHANNELFIFO.vhd(167);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_RDCHANNELFIFO.vhd'/linenumber/167
Implementation;Synthesis||CD796||@W:Bit 58 of signal rddata_c is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||top.srr(347);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/347||CoreAHBLtoAXI_RDCHANNELFIFO.vhd(167);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_RDCHANNELFIFO.vhd'/linenumber/167
Implementation;Synthesis||CD796||@W:Bit 59 of signal rddata_c is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||top.srr(348);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/348||CoreAHBLtoAXI_RDCHANNELFIFO.vhd(167);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_RDCHANNELFIFO.vhd'/linenumber/167
Implementation;Synthesis||CD796||@W:Bit 60 of signal rddata_c is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||top.srr(349);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/349||CoreAHBLtoAXI_RDCHANNELFIFO.vhd(167);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_RDCHANNELFIFO.vhd'/linenumber/167
Implementation;Synthesis||CD796||@W:Bit 61 of signal rddata_c is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||top.srr(350);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/350||CoreAHBLtoAXI_RDCHANNELFIFO.vhd(167);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_RDCHANNELFIFO.vhd'/linenumber/167
Implementation;Synthesis||CD796||@W:Bit 62 of signal rddata_c is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||top.srr(351);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/351||CoreAHBLtoAXI_RDCHANNELFIFO.vhd(167);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_RDCHANNELFIFO.vhd'/linenumber/167
Implementation;Synthesis||CD796||@W:Bit 63 of signal rddata_c is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||top.srr(352);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/352||CoreAHBLtoAXI_RDCHANNELFIFO.vhd(167);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_RDCHANNELFIFO.vhd'/linenumber/167
Implementation;Synthesis||CD630||@N: Synthesizing work.coreahbltoaxi_rdch_ramhx.translated.||top.srr(353);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/353||CoreAHBLtoAXI_rdch_ram.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_rdch_ram.vhd'/linenumber/33
Implementation;Synthesis||CL134||@N: Found RAM mem1, depth=16, width=32||top.srr(356);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/356||CoreAHBLtoAXI_rdch_ram.vhd(84);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_rdch_ram.vhd'/linenumber/84
Implementation;Synthesis||CD630||@N: Synthesizing work.coreahbltoaxi_axiaccesscontrolhx.translated.||top.srr(359);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/359||CoreAHBLtoAXI_AXIAccessControl.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AXIAccessControl.vhd'/linenumber/33
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||top.srr(360);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/360||CoreAHBLtoAXI_AXIAccessControl.vhd(562);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AXIAccessControl.vhd'/linenumber/562
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||top.srr(361);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/361||CoreAHBLtoAXI_AXIAccessControl.vhd(642);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AXIAccessControl.vhd'/linenumber/642
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||top.srr(362);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/362||CoreAHBLtoAXI_AXIAccessControl.vhd(756);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AXIAccessControl.vhd'/linenumber/756
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||top.srr(363);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/363||CoreAHBLtoAXI_AXIAccessControl.vhd(1258);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AXIAccessControl.vhd'/linenumber/1258
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||top.srr(364);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/364||CoreAHBLtoAXI_AXIAccessControl.vhd(1275);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AXIAccessControl.vhd'/linenumber/1275
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||top.srr(365);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/365||CoreAHBLtoAXI_AXIAccessControl.vhd(1295);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AXIAccessControl.vhd'/linenumber/1295
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||top.srr(366);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/366||CoreAHBLtoAXI_AXIAccessControl.vhd(1625);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AXIAccessControl.vhd'/linenumber/1625
Implementation;Synthesis||CD638||@W:Signal axi_burst_length_ahb32 is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(367);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/367||CoreAHBLtoAXI_AXIAccessControl.vhd(333);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AXIAccessControl.vhd'/linenumber/333
Implementation;Synthesis||CD638||@W:Signal axi_burst_length_ahb64 is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(368);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/368||CoreAHBLtoAXI_AXIAccessControl.vhd(334);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AXIAccessControl.vhd'/linenumber/334
Implementation;Synthesis||CD638||@W:Signal axiwr_burst_length_ahb32 is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(369);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/369||CoreAHBLtoAXI_AXIAccessControl.vhd(335);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AXIAccessControl.vhd'/linenumber/335
Implementation;Synthesis||CD638||@W:Signal axiwr_burst_length_ahb64 is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(370);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/370||CoreAHBLtoAXI_AXIAccessControl.vhd(336);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AXIAccessControl.vhd'/linenumber/336
Implementation;Synthesis||CL169||@W:Pruning unused register burstcount_reg_r_3(4 downto 0). Make sure that there are no unused intermediate registers.||top.srr(373);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/373||CoreAHBLtoAXI_AXIAccessControl.vhd(1169);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AXIAccessControl.vhd'/linenumber/1169
Implementation;Synthesis||CL169||@W:Pruning unused register axi_wr_data_lat_2(63 downto 0). Make sure that there are no unused intermediate registers.||top.srr(374);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/374||CoreAHBLtoAXI_AXIAccessControl.vhd(1154);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AXIAccessControl.vhd'/linenumber/1154
Implementation;Synthesis||CL169||@W:Pruning unused register wvalid_clr_r_2. Make sure that there are no unused intermediate registers.||top.srr(375);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/375||CoreAHBLtoAXI_AXIAccessControl.vhd(1154);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AXIAccessControl.vhd'/linenumber/1154
Implementation;Synthesis||CL169||@W:Pruning unused register WREADY_reg_2. Make sure that there are no unused intermediate registers.||top.srr(376);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/376||CoreAHBLtoAXI_AXIAccessControl.vhd(1154);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AXIAccessControl.vhd'/linenumber/1154
Implementation;Synthesis||CL169||@W:Pruning unused register HTRANS_sync_3(1 downto 0). Make sure that there are no unused intermediate registers.||top.srr(377);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/377||CoreAHBLtoAXI_AXIAccessControl.vhd(820);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AXIAccessControl.vhd'/linenumber/820
Implementation;Synthesis||CL169||@W:Pruning unused register HREADY_sync_3. Make sure that there are no unused intermediate registers.||top.srr(378);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/378||CoreAHBLtoAXI_AXIAccessControl.vhd(820);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AXIAccessControl.vhd'/linenumber/820
Implementation;Synthesis||CL169||@W:Pruning unused register HSEL_sync_3. Make sure that there are no unused intermediate registers.||top.srr(379);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/379||CoreAHBLtoAXI_AXIAccessControl.vhd(820);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AXIAccessControl.vhd'/linenumber/820
Implementation;Synthesis||CL169||@W:Pruning unused register wrstb_count_5(1 downto 0). Make sure that there are no unused intermediate registers.||top.srr(380);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/380||CoreAHBLtoAXI_AXIAccessControl.vhd(766);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AXIAccessControl.vhd'/linenumber/766
Implementation;Synthesis||CL169||@W:Pruning unused register burstcount_dec_r_3. Make sure that there are no unused intermediate registers.||top.srr(381);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/381||CoreAHBLtoAXI_AXIAccessControl.vhd(573);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AXIAccessControl.vhd'/linenumber/573
Implementation;Synthesis||CL271||@W:Pruning unused bits 31 to 0 of axi_wr_data_d_3(63 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(382);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/382||CoreAHBLtoAXI_AXIAccessControl.vhd(786);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AXIAccessControl.vhd'/linenumber/786
Implementation;Synthesis||CD630||@N: Synthesizing work.synchronizer_axitoahbhx.translated.||top.srr(383);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/383||Synchronizer_AXItoAHB.vhd(34);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\Synchronizer_AXItoAHB.vhd'/linenumber/34
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||top.srr(384);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/384||Synchronizer_AXItoAHB.vhd(86);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\Synchronizer_AXItoAHB.vhd'/linenumber/86
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||top.srr(385);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/385||Synchronizer_AXItoAHB.vhd(122);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\Synchronizer_AXItoAHB.vhd'/linenumber/122
Implementation;Synthesis||CD630||@N: Synthesizing work.synchronizer_ahbtoaxihx.translated.||top.srr(388);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/388||Synchronizer_AHBtoAXI.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\Synchronizer_AHBtoAXI.vhd'/linenumber/33
Implementation;Synthesis||CD630||@N: Synthesizing work.coreahbltoaxi_wrchannelfifohx.translated.||top.srr(391);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/391||CoreAHBLtoAXI_WRCHANNELFIFO.vhd(32);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_WRCHANNELFIFO.vhd'/linenumber/32
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||top.srr(392);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/392||CoreAHBLtoAXI_WRCHANNELFIFO.vhd(294);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_WRCHANNELFIFO.vhd'/linenumber/294
Implementation;Synthesis||CD630||@N: Synthesizing work.coreahbltoaxi_wrch_ramhx.translated.||top.srr(393);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/393||CoreAHBLtoAXI_wrch_ram.vhd(34);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_wrch_ram.vhd'/linenumber/34
Implementation;Synthesis||CL134||@N: Found RAM mem2, depth=16, width=32||top.srr(396);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/396||CoreAHBLtoAXI_wrch_ram.vhd(87);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_wrch_ram.vhd'/linenumber/87
Implementation;Synthesis||CL134||@N: Found RAM mem1, depth=16, width=32||top.srr(397);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/397||CoreAHBLtoAXI_wrch_ram.vhd(86);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_wrch_ram.vhd'/linenumber/86
Implementation;Synthesis||CD630||@N: Synthesizing work.coreahbltoaxi_ahbaccesscontrolhx.translated.||top.srr(400);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/400||CoreAHBLtoAXI_AHBAccessControl.vhd(32);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AHBAccessControl.vhd'/linenumber/32
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||top.srr(401);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/401||CoreAHBLtoAXI_AHBAccessControl.vhd(864);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AHBAccessControl.vhd'/linenumber/864
Implementation;Synthesis||CD434||@W:Signal rd_data_d1 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(402);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/402||CoreAHBLtoAXI_AHBAccessControl.vhd(471);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AHBAccessControl.vhd'/linenumber/471
Implementation;Synthesis||CD434||@W:Signal set_idle_cyc_r in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(403);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/403||CoreAHBLtoAXI_AHBAccessControl.vhd(475);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AHBAccessControl.vhd'/linenumber/475
Implementation;Synthesis||CD434||@W:Signal htrans in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(404);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/404||CoreAHBLtoAXI_AHBAccessControl.vhd(479);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AHBAccessControl.vhd'/linenumber/479
Implementation;Synthesis||CD638||@W:Signal temp_xhdl22 is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(405);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/405||CoreAHBLtoAXI_AHBAccessControl.vhd(152);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AHBAccessControl.vhd'/linenumber/152
Implementation;Synthesis||CD638||@W:Signal temp_xhdl23 is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(406);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/406||CoreAHBLtoAXI_AHBAccessControl.vhd(153);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AHBAccessControl.vhd'/linenumber/153
Implementation;Synthesis||CD638||@W:Signal temp_xhdl24 is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(407);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/407||CoreAHBLtoAXI_AHBAccessControl.vhd(154);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AHBAccessControl.vhd'/linenumber/154
Implementation;Synthesis||CD638||@W:Signal temp_xhdl25 is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(408);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/408||CoreAHBLtoAXI_AHBAccessControl.vhd(155);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AHBAccessControl.vhd'/linenumber/155
Implementation;Synthesis||CL169||@W:Pruning unused register RD_DATA_d2_3(31 downto 0). Make sure that there are no unused intermediate registers.||top.srr(411);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/411||CoreAHBLtoAXI_AHBAccessControl.vhd(998);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AHBAccessControl.vhd'/linenumber/998
Implementation;Synthesis||CL169||@W:Pruning unused register set_idle_cyc_r_2. Make sure that there are no unused intermediate registers.||top.srr(412);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/412||CoreAHBLtoAXI_AHBAccessControl.vhd(325);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AHBAccessControl.vhd'/linenumber/325
Implementation;Synthesis||CL169||@W:Pruning unused register valid_ahbcmd_r_3. Make sure that there are no unused intermediate registers.||top.srr(413);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/413||CoreAHBLtoAXI_AHBAccessControl.vhd(254);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AHBAccessControl.vhd'/linenumber/254
Implementation;Synthesis||CL177||@W:Sharing sequential element latchahbcmd_r. Add a syn_preserve attribute to the element to prevent sharing.||top.srr(414);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/414||CoreAHBLtoAXI_AHBAccessControl.vhd(254);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AHBAccessControl.vhd'/linenumber/254
Implementation;Synthesis||CD630||@N: Synthesizing coreahblite_lib.top_sb_coreahblite_0_coreahblite.coreahblite_arch.||top.srr(417);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/417||coreahblite.vhd(27);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\CoreAHBLite_0\rtl\vhdl\core\coreahblite.vhd'/linenumber/27
Implementation;Synthesis||CD630||@N: Synthesizing coreahblite_lib.coreahblite_matrix4x16.coreahblite_matrix4x16_arch.||top.srr(418);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/418||coreahblite_matrix4x16.vhd(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/25
Implementation;Synthesis||CD630||@N: Synthesizing coreahblite_lib.coreahblite_slavestage.trans.||top.srr(419);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/419||coreahblite_slavestage.vhd(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_slavestage.vhd'/linenumber/24
Implementation;Synthesis||CD630||@N: Synthesizing coreahblite_lib.coreahblite_slavearbiter.coreahblite_slavearbiter_arch.||top.srr(420);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/420||coreahblite_slavearbiter.vhd(22);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_slavearbiter.vhd'/linenumber/22
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||top.srr(421);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/421||coreahblite_slavearbiter.vhd(391);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_slavearbiter.vhd'/linenumber/391
Implementation;Synthesis||CD630||@N: Synthesizing coreahblite_lib.coreahblite_masterstage.coreahblite_masterstage_arch.||top.srr(426);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/426||coreahblite_masterstage.vhd(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/24
Implementation;Synthesis||CD434||@W:Signal sdataready in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(427);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/427||coreahblite_masterstage.vhd(349);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/349
Implementation;Synthesis||CD434||@W:Signal shresp in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(428);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/428||coreahblite_masterstage.vhd(350);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/350
Implementation;Synthesis||CD434||@W:Signal hrdata_s0 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(429);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/429||coreahblite_masterstage.vhd(351);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/351
Implementation;Synthesis||CD434||@W:Signal hreadyout_s0 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(430);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/430||coreahblite_masterstage.vhd(351);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/351
Implementation;Synthesis||CD434||@W:Signal hrdata_s1 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(431);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/431||coreahblite_masterstage.vhd(352);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/352
Implementation;Synthesis||CD434||@W:Signal hreadyout_s1 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(432);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/432||coreahblite_masterstage.vhd(352);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/352
Implementation;Synthesis||CD434||@W:Signal hrdata_s2 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(433);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/433||coreahblite_masterstage.vhd(353);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/353
Implementation;Synthesis||CD434||@W:Signal hreadyout_s2 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(434);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/434||coreahblite_masterstage.vhd(353);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/353
Implementation;Synthesis||CD434||@W:Signal hrdata_s3 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(435);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/435||coreahblite_masterstage.vhd(354);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/354
Implementation;Synthesis||CD434||@W:Signal hreadyout_s3 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(436);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/436||coreahblite_masterstage.vhd(354);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/354
Implementation;Synthesis||CD434||@W:Signal hrdata_s4 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(437);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/437||coreahblite_masterstage.vhd(355);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/355
Implementation;Synthesis||CD434||@W:Signal hreadyout_s4 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(438);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/438||coreahblite_masterstage.vhd(355);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/355
Implementation;Synthesis||CD434||@W:Signal hrdata_s5 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(439);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/439||coreahblite_masterstage.vhd(356);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/356
Implementation;Synthesis||CD434||@W:Signal hreadyout_s5 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(440);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/440||coreahblite_masterstage.vhd(356);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/356
Implementation;Synthesis||CD434||@W:Signal hrdata_s6 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(441);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/441||coreahblite_masterstage.vhd(357);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/357
Implementation;Synthesis||CD434||@W:Signal hreadyout_s6 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(442);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/442||coreahblite_masterstage.vhd(357);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/357
Implementation;Synthesis||CD434||@W:Signal hrdata_s7 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(443);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/443||coreahblite_masterstage.vhd(358);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/358
Implementation;Synthesis||CD434||@W:Signal hreadyout_s7 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(444);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/444||coreahblite_masterstage.vhd(358);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/358
Implementation;Synthesis||CD434||@W:Signal hrdata_s8 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(445);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/445||coreahblite_masterstage.vhd(359);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/359
Implementation;Synthesis||CD434||@W:Signal hreadyout_s8 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(446);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/446||coreahblite_masterstage.vhd(359);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/359
Implementation;Synthesis||CD434||@W:Signal hrdata_s9 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(447);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/447||coreahblite_masterstage.vhd(360);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/360
Implementation;Synthesis||CD434||@W:Signal hreadyout_s9 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(448);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/448||coreahblite_masterstage.vhd(360);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/360
Implementation;Synthesis||CD434||@W:Signal hrdata_s10 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(449);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/449||coreahblite_masterstage.vhd(361);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/361
Implementation;Synthesis||CD434||@W:Signal hreadyout_s10 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(450);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/450||coreahblite_masterstage.vhd(361);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/361
Implementation;Synthesis||CD434||@W:Signal hrdata_s11 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(451);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/451||coreahblite_masterstage.vhd(362);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/362
Implementation;Synthesis||CD434||@W:Signal hreadyout_s11 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(452);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/452||coreahblite_masterstage.vhd(362);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/362
Implementation;Synthesis||CD434||@W:Signal hrdata_s12 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(453);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/453||coreahblite_masterstage.vhd(363);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/363
Implementation;Synthesis||CD434||@W:Signal hreadyout_s12 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(454);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/454||coreahblite_masterstage.vhd(363);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/363
Implementation;Synthesis||CD434||@W:Signal hrdata_s13 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(455);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/455||coreahblite_masterstage.vhd(364);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/364
Implementation;Synthesis||CD434||@W:Signal hreadyout_s13 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(456);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/456||coreahblite_masterstage.vhd(364);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/364
Implementation;Synthesis||CD434||@W:Signal hrdata_s14 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(457);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/457||coreahblite_masterstage.vhd(365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/365
Implementation;Synthesis||CD434||@W:Signal hreadyout_s14 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(458);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/458||coreahblite_masterstage.vhd(365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/365
Implementation;Synthesis||CD434||@W:Signal hrdata_s15 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(459);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/459||coreahblite_masterstage.vhd(366);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/366
Implementation;Synthesis||CD434||@W:Signal hreadyout_s15 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(460);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/460||coreahblite_masterstage.vhd(366);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/366
Implementation;Synthesis||CD434||@W:Signal hrdata_s16 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(461);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/461||coreahblite_masterstage.vhd(367);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/367
Implementation;Synthesis||CD434||@W:Signal hreadyout_s16 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(462);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/462||coreahblite_masterstage.vhd(367);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/367
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||top.srr(463);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/463||coreahblite_masterstage.vhd(650);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/650
Implementation;Synthesis||CD630||@N: Synthesizing coreahblite_lib.coreahblite_defaultslavesm.coreahblite_defaultslavesm_arch.||top.srr(464);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/464||coreahblite_defaultslavesm.vhd(22);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_defaultslavesm.vhd'/linenumber/22
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||top.srr(465);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/465||coreahblite_defaultslavesm.vhd(63);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_defaultslavesm.vhd'/linenumber/63
Implementation;Synthesis||CD630||@N: Synthesizing coreahblite_lib.coreahblite_addrdec.coreahblite_addrdec_arch.||top.srr(468);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/468||coreahblite_addrdec.vhd(50);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_addrdec.vhd'/linenumber/50
Implementation;Synthesis||CL177||@W:Sharing sequential element addrRegSMCurrentState. Add a syn_preserve attribute to the element to prevent sharing.||top.srr(473);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/473||coreahblite_masterstage.vhd(657);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/657
Implementation;Synthesis||CD630||@N: Synthesizing coreahblite_lib.coreahblite_masterstage.coreahblite_masterstage_arch.||top.srr(474);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/474||coreahblite_masterstage.vhd(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/24
Implementation;Synthesis||CD434||@W:Signal hrdata_s0 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(475);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/475||coreahblite_masterstage.vhd(351);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/351
Implementation;Synthesis||CD434||@W:Signal hreadyout_s0 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(476);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/476||coreahblite_masterstage.vhd(351);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/351
Implementation;Synthesis||CD434||@W:Signal hrdata_s1 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(477);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/477||coreahblite_masterstage.vhd(352);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/352
Implementation;Synthesis||CD434||@W:Signal hreadyout_s1 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(478);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/478||coreahblite_masterstage.vhd(352);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/352
Implementation;Synthesis||CD434||@W:Signal hrdata_s2 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(479);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/479||coreahblite_masterstage.vhd(353);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/353
Implementation;Synthesis||CD434||@W:Signal hreadyout_s2 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(480);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/480||coreahblite_masterstage.vhd(353);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/353
Implementation;Synthesis||CD434||@W:Signal hrdata_s3 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(481);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/481||coreahblite_masterstage.vhd(354);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/354
Implementation;Synthesis||CD434||@W:Signal hreadyout_s3 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(482);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/482||coreahblite_masterstage.vhd(354);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/354
Implementation;Synthesis||CD434||@W:Signal hrdata_s4 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(483);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/483||coreahblite_masterstage.vhd(355);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/355
Implementation;Synthesis||CD434||@W:Signal hreadyout_s4 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(484);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/484||coreahblite_masterstage.vhd(355);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/355
Implementation;Synthesis||CD434||@W:Signal hrdata_s5 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(485);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/485||coreahblite_masterstage.vhd(356);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/356
Implementation;Synthesis||CD434||@W:Signal hreadyout_s5 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(486);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/486||coreahblite_masterstage.vhd(356);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/356
Implementation;Synthesis||CD434||@W:Signal hrdata_s6 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(487);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/487||coreahblite_masterstage.vhd(357);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/357
Implementation;Synthesis||CD434||@W:Signal hreadyout_s6 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(488);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/488||coreahblite_masterstage.vhd(357);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/357
Implementation;Synthesis||CD434||@W:Signal hrdata_s7 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(489);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/489||coreahblite_masterstage.vhd(358);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/358
Implementation;Synthesis||CD434||@W:Signal hreadyout_s7 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(490);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/490||coreahblite_masterstage.vhd(358);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/358
Implementation;Synthesis||CD434||@W:Signal hrdata_s8 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(491);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/491||coreahblite_masterstage.vhd(359);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/359
Implementation;Synthesis||CD434||@W:Signal hreadyout_s8 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(492);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/492||coreahblite_masterstage.vhd(359);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/359
Implementation;Synthesis||CD434||@W:Signal hrdata_s9 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(493);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/493||coreahblite_masterstage.vhd(360);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/360
Implementation;Synthesis||CD434||@W:Signal hreadyout_s9 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(494);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/494||coreahblite_masterstage.vhd(360);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/360
Implementation;Synthesis||CD434||@W:Signal hrdata_s11 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(495);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/495||coreahblite_masterstage.vhd(362);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/362
Implementation;Synthesis||CD434||@W:Signal hreadyout_s11 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(496);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/496||coreahblite_masterstage.vhd(362);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/362
Implementation;Synthesis||CD434||@W:Signal hrdata_s12 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(497);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/497||coreahblite_masterstage.vhd(363);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/363
Implementation;Synthesis||CD434||@W:Signal hreadyout_s12 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(498);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/498||coreahblite_masterstage.vhd(363);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/363
Implementation;Synthesis||CD434||@W:Signal hrdata_s13 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(499);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/499||coreahblite_masterstage.vhd(364);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/364
Implementation;Synthesis||CD434||@W:Signal hreadyout_s13 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(500);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/500||coreahblite_masterstage.vhd(364);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/364
Implementation;Synthesis||CD434||@W:Signal hrdata_s14 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(501);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/501||coreahblite_masterstage.vhd(365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/365
Implementation;Synthesis||CD434||@W:Signal hreadyout_s14 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(502);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/502||coreahblite_masterstage.vhd(365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/365
Implementation;Synthesis||CD434||@W:Signal hrdata_s15 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(503);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/503||coreahblite_masterstage.vhd(366);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/366
Implementation;Synthesis||CD434||@W:Signal hreadyout_s15 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(504);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/504||coreahblite_masterstage.vhd(366);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/366
Implementation;Synthesis||CD434||@W:Signal hrdata_s16 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(505);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/505||coreahblite_masterstage.vhd(367);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/367
Implementation;Synthesis||CD434||@W:Signal hreadyout_s16 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(506);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/506||coreahblite_masterstage.vhd(367);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/367
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||top.srr(507);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/507||coreahblite_masterstage.vhd(650);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/650
Implementation;Synthesis||CD630||@N: Synthesizing coreahblite_lib.coreahblite_addrdec.coreahblite_addrdec_arch.||top.srr(508);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/508||coreahblite_addrdec.vhd(50);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_addrdec.vhd'/linenumber/50
Implementation;Synthesis||CL177||@W:Sharing sequential element addrRegSMCurrentState. Add a syn_preserve attribute to the element to prevent sharing.||top.srr(513);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/513||coreahblite_masterstage.vhd(657);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/657
Implementation;Synthesis||CD630||@N: Synthesizing work.top_sb_ccc_0_fccc.def_arch.||top.srr(518);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/518||top_sb_CCC_0_FCCC.vhd(8);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\CCC_0\top_sb_CCC_0_FCCC.vhd'/linenumber/8
Implementation;Synthesis||CL246||@W:Input port bits 16 to 11 of sdataready(16 downto 0) are unused. Assign logic for all port bits or change the input port size.||top.srr(528);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/528||coreahblite_masterstage.vhd(46);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/46
Implementation;Synthesis||CL246||@W:Input port bits 9 to 0 of sdataready(16 downto 0) are unused. Assign logic for all port bits or change the input port size.||top.srr(529);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/529||coreahblite_masterstage.vhd(46);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/46
Implementation;Synthesis||CL246||@W:Input port bits 16 to 11 of shresp(16 downto 0) are unused. Assign logic for all port bits or change the input port size.||top.srr(530);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/530||coreahblite_masterstage.vhd(47);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/47
Implementation;Synthesis||CL246||@W:Input port bits 9 to 0 of shresp(16 downto 0) are unused. Assign logic for all port bits or change the input port size.||top.srr(531);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/531||coreahblite_masterstage.vhd(47);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/47
Implementation;Synthesis||CL159||@N: Input HRDATA_S0 is unused.||top.srr(532);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/532||coreahblite_masterstage.vhd(57);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/57
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S0 is unused.||top.srr(533);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/533||coreahblite_masterstage.vhd(58);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/58
Implementation;Synthesis||CL159||@N: Input HRDATA_S1 is unused.||top.srr(534);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/534||coreahblite_masterstage.vhd(59);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/59
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S1 is unused.||top.srr(535);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/535||coreahblite_masterstage.vhd(60);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/60
Implementation;Synthesis||CL159||@N: Input HRDATA_S2 is unused.||top.srr(536);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/536||coreahblite_masterstage.vhd(61);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/61
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S2 is unused.||top.srr(537);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/537||coreahblite_masterstage.vhd(62);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/62
Implementation;Synthesis||CL159||@N: Input HRDATA_S3 is unused.||top.srr(538);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/538||coreahblite_masterstage.vhd(63);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/63
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S3 is unused.||top.srr(539);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/539||coreahblite_masterstage.vhd(64);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/64
Implementation;Synthesis||CL159||@N: Input HRDATA_S4 is unused.||top.srr(540);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/540||coreahblite_masterstage.vhd(65);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/65
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S4 is unused.||top.srr(541);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/541||coreahblite_masterstage.vhd(66);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/66
Implementation;Synthesis||CL159||@N: Input HRDATA_S5 is unused.||top.srr(542);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/542||coreahblite_masterstage.vhd(67);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/67
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S5 is unused.||top.srr(543);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/543||coreahblite_masterstage.vhd(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/68
Implementation;Synthesis||CL159||@N: Input HRDATA_S6 is unused.||top.srr(544);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/544||coreahblite_masterstage.vhd(69);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/69
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S6 is unused.||top.srr(545);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/545||coreahblite_masterstage.vhd(70);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/70
Implementation;Synthesis||CL159||@N: Input HRDATA_S7 is unused.||top.srr(546);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/546||coreahblite_masterstage.vhd(71);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/71
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S7 is unused.||top.srr(547);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/547||coreahblite_masterstage.vhd(72);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/72
Implementation;Synthesis||CL159||@N: Input HRDATA_S8 is unused.||top.srr(548);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/548||coreahblite_masterstage.vhd(73);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/73
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S8 is unused.||top.srr(549);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/549||coreahblite_masterstage.vhd(74);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/74
Implementation;Synthesis||CL159||@N: Input HRDATA_S9 is unused.||top.srr(550);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/550||coreahblite_masterstage.vhd(75);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/75
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S9 is unused.||top.srr(551);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/551||coreahblite_masterstage.vhd(76);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/76
Implementation;Synthesis||CL159||@N: Input HRDATA_S11 is unused.||top.srr(552);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/552||coreahblite_masterstage.vhd(79);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/79
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S11 is unused.||top.srr(553);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/553||coreahblite_masterstage.vhd(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/80
Implementation;Synthesis||CL159||@N: Input HRDATA_S12 is unused.||top.srr(554);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/554||coreahblite_masterstage.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/81
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S12 is unused.||top.srr(555);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/555||coreahblite_masterstage.vhd(82);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/82
Implementation;Synthesis||CL159||@N: Input HRDATA_S13 is unused.||top.srr(556);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/556||coreahblite_masterstage.vhd(83);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/83
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S13 is unused.||top.srr(557);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/557||coreahblite_masterstage.vhd(84);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/84
Implementation;Synthesis||CL159||@N: Input HRDATA_S14 is unused.||top.srr(558);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/558||coreahblite_masterstage.vhd(85);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/85
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S14 is unused.||top.srr(559);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/559||coreahblite_masterstage.vhd(86);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/86
Implementation;Synthesis||CL159||@N: Input HRDATA_S15 is unused.||top.srr(560);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/560||coreahblite_masterstage.vhd(87);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/87
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S15 is unused.||top.srr(561);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/561||coreahblite_masterstage.vhd(88);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/88
Implementation;Synthesis||CL159||@N: Input HRDATA_S16 is unused.||top.srr(562);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/562||coreahblite_masterstage.vhd(89);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/89
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S16 is unused.||top.srr(563);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/563||coreahblite_masterstage.vhd(90);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/90
Implementation;Synthesis||CL159||@N: Input SDATAREADY is unused.||top.srr(567);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/567||coreahblite_masterstage.vhd(46);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/46
Implementation;Synthesis||CL159||@N: Input SHRESP is unused.||top.srr(568);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/568||coreahblite_masterstage.vhd(47);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/47
Implementation;Synthesis||CL159||@N: Input HRDATA_S0 is unused.||top.srr(569);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/569||coreahblite_masterstage.vhd(57);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/57
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S0 is unused.||top.srr(570);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/570||coreahblite_masterstage.vhd(58);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/58
Implementation;Synthesis||CL159||@N: Input HRDATA_S1 is unused.||top.srr(571);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/571||coreahblite_masterstage.vhd(59);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/59
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S1 is unused.||top.srr(572);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/572||coreahblite_masterstage.vhd(60);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/60
Implementation;Synthesis||CL159||@N: Input HRDATA_S2 is unused.||top.srr(573);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/573||coreahblite_masterstage.vhd(61);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/61
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S2 is unused.||top.srr(574);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/574||coreahblite_masterstage.vhd(62);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/62
Implementation;Synthesis||CL159||@N: Input HRDATA_S3 is unused.||top.srr(575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/575||coreahblite_masterstage.vhd(63);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/63
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S3 is unused.||top.srr(576);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/576||coreahblite_masterstage.vhd(64);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/64
Implementation;Synthesis||CL159||@N: Input HRDATA_S4 is unused.||top.srr(577);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/577||coreahblite_masterstage.vhd(65);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/65
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S4 is unused.||top.srr(578);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/578||coreahblite_masterstage.vhd(66);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/66
Implementation;Synthesis||CL159||@N: Input HRDATA_S5 is unused.||top.srr(579);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/579||coreahblite_masterstage.vhd(67);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/67
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S5 is unused.||top.srr(580);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/580||coreahblite_masterstage.vhd(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/68
Implementation;Synthesis||CL159||@N: Input HRDATA_S6 is unused.||top.srr(581);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/581||coreahblite_masterstage.vhd(69);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/69
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S6 is unused.||top.srr(582);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/582||coreahblite_masterstage.vhd(70);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/70
Implementation;Synthesis||CL159||@N: Input HRDATA_S7 is unused.||top.srr(583);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/583||coreahblite_masterstage.vhd(71);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/71
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S7 is unused.||top.srr(584);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/584||coreahblite_masterstage.vhd(72);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/72
Implementation;Synthesis||CL159||@N: Input HRDATA_S8 is unused.||top.srr(585);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/585||coreahblite_masterstage.vhd(73);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/73
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S8 is unused.||top.srr(586);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/586||coreahblite_masterstage.vhd(74);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/74
Implementation;Synthesis||CL159||@N: Input HRDATA_S9 is unused.||top.srr(587);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/587||coreahblite_masterstage.vhd(75);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/75
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S9 is unused.||top.srr(588);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/588||coreahblite_masterstage.vhd(76);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/76
Implementation;Synthesis||CL159||@N: Input HRDATA_S10 is unused.||top.srr(589);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/589||coreahblite_masterstage.vhd(77);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/77
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S10 is unused.||top.srr(590);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/590||coreahblite_masterstage.vhd(78);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/78
Implementation;Synthesis||CL159||@N: Input HRDATA_S11 is unused.||top.srr(591);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/591||coreahblite_masterstage.vhd(79);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/79
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S11 is unused.||top.srr(592);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/592||coreahblite_masterstage.vhd(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/80
Implementation;Synthesis||CL159||@N: Input HRDATA_S12 is unused.||top.srr(593);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/593||coreahblite_masterstage.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/81
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S12 is unused.||top.srr(594);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/594||coreahblite_masterstage.vhd(82);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/82
Implementation;Synthesis||CL159||@N: Input HRDATA_S13 is unused.||top.srr(595);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/595||coreahblite_masterstage.vhd(83);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/83
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S13 is unused.||top.srr(596);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/596||coreahblite_masterstage.vhd(84);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/84
Implementation;Synthesis||CL159||@N: Input HRDATA_S14 is unused.||top.srr(597);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/597||coreahblite_masterstage.vhd(85);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/85
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S14 is unused.||top.srr(598);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/598||coreahblite_masterstage.vhd(86);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/86
Implementation;Synthesis||CL159||@N: Input HRDATA_S15 is unused.||top.srr(599);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/599||coreahblite_masterstage.vhd(87);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/87
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S15 is unused.||top.srr(600);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/600||coreahblite_masterstage.vhd(88);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/88
Implementation;Synthesis||CL159||@N: Input HRDATA_S16 is unused.||top.srr(601);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/601||coreahblite_masterstage.vhd(89);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/89
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S16 is unused.||top.srr(602);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/602||coreahblite_masterstage.vhd(90);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/90
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register arbRegSMCurrentState.||top.srr(604);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/604||coreahblite_slavearbiter.vhd(398);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_slavearbiter.vhd'/linenumber/398
Implementation;Synthesis||CL159||@N: Input MPREVDATASLAVEREADY is unused.||top.srr(624);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/624||coreahblite_slavestage.vhd(42);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_slavestage.vhd'/linenumber/42
Implementation;Synthesis||CL159||@N: Input HWDATA_M1 is unused.||top.srr(626);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/626||coreahblite_matrix4x16.vhd(56);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/56
Implementation;Synthesis||CL159||@N: Input HWDATA_M2 is unused.||top.srr(627);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/627||coreahblite_matrix4x16.vhd(66);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/66
Implementation;Synthesis||CL159||@N: Input HWDATA_M3 is unused.||top.srr(628);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/628||coreahblite_matrix4x16.vhd(76);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/76
Implementation;Synthesis||CL159||@N: Input HRDATA_S0 is unused.||top.srr(629);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/629||coreahblite_matrix4x16.vhd(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/80
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S0 is unused.||top.srr(630);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/630||coreahblite_matrix4x16.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/81
Implementation;Synthesis||CL159||@N: Input HRESP_S0 is unused.||top.srr(631);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/631||coreahblite_matrix4x16.vhd(82);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/82
Implementation;Synthesis||CL159||@N: Input HRDATA_S1 is unused.||top.srr(632);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/632||coreahblite_matrix4x16.vhd(92);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/92
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S1 is unused.||top.srr(633);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/633||coreahblite_matrix4x16.vhd(93);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/93
Implementation;Synthesis||CL159||@N: Input HRESP_S1 is unused.||top.srr(634);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/634||coreahblite_matrix4x16.vhd(94);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/94
Implementation;Synthesis||CL159||@N: Input HRDATA_S2 is unused.||top.srr(635);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/635||coreahblite_matrix4x16.vhd(104);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/104
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S2 is unused.||top.srr(636);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/636||coreahblite_matrix4x16.vhd(105);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/105
Implementation;Synthesis||CL159||@N: Input HRESP_S2 is unused.||top.srr(637);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/637||coreahblite_matrix4x16.vhd(106);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/106
Implementation;Synthesis||CL159||@N: Input HRDATA_S3 is unused.||top.srr(638);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/638||coreahblite_matrix4x16.vhd(116);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/116
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S3 is unused.||top.srr(639);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/639||coreahblite_matrix4x16.vhd(117);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/117
Implementation;Synthesis||CL159||@N: Input HRESP_S3 is unused.||top.srr(640);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/640||coreahblite_matrix4x16.vhd(118);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/118
Implementation;Synthesis||CL159||@N: Input HRDATA_S4 is unused.||top.srr(641);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/641||coreahblite_matrix4x16.vhd(128);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/128
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S4 is unused.||top.srr(642);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/642||coreahblite_matrix4x16.vhd(129);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/129
Implementation;Synthesis||CL159||@N: Input HRESP_S4 is unused.||top.srr(643);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/643||coreahblite_matrix4x16.vhd(130);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/130
Implementation;Synthesis||CL159||@N: Input HRDATA_S5 is unused.||top.srr(644);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/644||coreahblite_matrix4x16.vhd(140);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/140
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S5 is unused.||top.srr(645);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/645||coreahblite_matrix4x16.vhd(141);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/141
Implementation;Synthesis||CL159||@N: Input HRESP_S5 is unused.||top.srr(646);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/646||coreahblite_matrix4x16.vhd(142);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/142
Implementation;Synthesis||CL159||@N: Input HRDATA_S6 is unused.||top.srr(647);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/647||coreahblite_matrix4x16.vhd(152);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/152
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S6 is unused.||top.srr(648);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/648||coreahblite_matrix4x16.vhd(153);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/153
Implementation;Synthesis||CL159||@N: Input HRESP_S6 is unused.||top.srr(649);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/649||coreahblite_matrix4x16.vhd(154);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/154
Implementation;Synthesis||CL159||@N: Input HRDATA_S7 is unused.||top.srr(650);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/650||coreahblite_matrix4x16.vhd(164);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/164
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S7 is unused.||top.srr(651);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/651||coreahblite_matrix4x16.vhd(165);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/165
Implementation;Synthesis||CL159||@N: Input HRESP_S7 is unused.||top.srr(652);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/652||coreahblite_matrix4x16.vhd(166);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/166
Implementation;Synthesis||CL159||@N: Input HRDATA_S8 is unused.||top.srr(653);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/653||coreahblite_matrix4x16.vhd(176);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/176
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S8 is unused.||top.srr(654);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/654||coreahblite_matrix4x16.vhd(177);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/177
Implementation;Synthesis||CL159||@N: Input HRESP_S8 is unused.||top.srr(655);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/655||coreahblite_matrix4x16.vhd(178);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/178
Implementation;Synthesis||CL159||@N: Input HRDATA_S9 is unused.||top.srr(656);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/656||coreahblite_matrix4x16.vhd(188);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/188
Implementation;Synthesis||CL247||@W:Input port bit 1 of hresp_s0(1 downto 0) is unused ||top.srr(660);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/660||coreahblite.vhd(188);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\CoreAHBLite_0\rtl\vhdl\core\coreahblite.vhd'/linenumber/188
Implementation;Synthesis||CL247||@W:Input port bit 1 of hresp_s1(1 downto 0) is unused ||top.srr(661);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/661||coreahblite.vhd(201);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\CoreAHBLite_0\rtl\vhdl\core\coreahblite.vhd'/linenumber/201
Implementation;Synthesis||CL247||@W:Input port bit 1 of hresp_s2(1 downto 0) is unused ||top.srr(662);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/662||coreahblite.vhd(214);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\CoreAHBLite_0\rtl\vhdl\core\coreahblite.vhd'/linenumber/214
Implementation;Synthesis||CL247||@W:Input port bit 1 of hresp_s3(1 downto 0) is unused ||top.srr(663);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/663||coreahblite.vhd(227);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\CoreAHBLite_0\rtl\vhdl\core\coreahblite.vhd'/linenumber/227
Implementation;Synthesis||CL247||@W:Input port bit 1 of hresp_s4(1 downto 0) is unused ||top.srr(664);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/664||coreahblite.vhd(240);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\CoreAHBLite_0\rtl\vhdl\core\coreahblite.vhd'/linenumber/240
Implementation;Synthesis||CL247||@W:Input port bit 1 of hresp_s5(1 downto 0) is unused ||top.srr(665);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/665||coreahblite.vhd(253);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\CoreAHBLite_0\rtl\vhdl\core\coreahblite.vhd'/linenumber/253
Implementation;Synthesis||CL247||@W:Input port bit 1 of hresp_s6(1 downto 0) is unused ||top.srr(666);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/666||coreahblite.vhd(266);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\CoreAHBLite_0\rtl\vhdl\core\coreahblite.vhd'/linenumber/266
Implementation;Synthesis||CL247||@W:Input port bit 1 of hresp_s7(1 downto 0) is unused ||top.srr(667);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/667||coreahblite.vhd(279);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\CoreAHBLite_0\rtl\vhdl\core\coreahblite.vhd'/linenumber/279
Implementation;Synthesis||CL247||@W:Input port bit 1 of hresp_s8(1 downto 0) is unused ||top.srr(668);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/668||coreahblite.vhd(292);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\CoreAHBLite_0\rtl\vhdl\core\coreahblite.vhd'/linenumber/292
Implementation;Synthesis||CL247||@W:Input port bit 1 of hresp_s9(1 downto 0) is unused ||top.srr(669);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/669||coreahblite.vhd(305);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\CoreAHBLite_0\rtl\vhdl\core\coreahblite.vhd'/linenumber/305
Implementation;Synthesis||CL247||@W:Input port bit 1 of hresp_s10(1 downto 0) is unused ||top.srr(670);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/670||coreahblite.vhd(318);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\CoreAHBLite_0\rtl\vhdl\core\coreahblite.vhd'/linenumber/318
Implementation;Synthesis||CL247||@W:Input port bit 1 of hresp_s11(1 downto 0) is unused ||top.srr(671);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/671||coreahblite.vhd(331);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\CoreAHBLite_0\rtl\vhdl\core\coreahblite.vhd'/linenumber/331
Implementation;Synthesis||CL247||@W:Input port bit 1 of hresp_s12(1 downto 0) is unused ||top.srr(672);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/672||coreahblite.vhd(344);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\CoreAHBLite_0\rtl\vhdl\core\coreahblite.vhd'/linenumber/344
Implementation;Synthesis||CL247||@W:Input port bit 1 of hresp_s13(1 downto 0) is unused ||top.srr(673);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/673||coreahblite.vhd(357);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\CoreAHBLite_0\rtl\vhdl\core\coreahblite.vhd'/linenumber/357
Implementation;Synthesis||CL247||@W:Input port bit 1 of hresp_s14(1 downto 0) is unused ||top.srr(674);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/674||coreahblite.vhd(370);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\CoreAHBLite_0\rtl\vhdl\core\coreahblite.vhd'/linenumber/370
Implementation;Synthesis||CL247||@W:Input port bit 1 of hresp_s15(1 downto 0) is unused ||top.srr(675);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/675||coreahblite.vhd(383);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\CoreAHBLite_0\rtl\vhdl\core\coreahblite.vhd'/linenumber/383
Implementation;Synthesis||CL247||@W:Input port bit 1 of hresp_s16(1 downto 0) is unused ||top.srr(676);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/676||coreahblite.vhd(396);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\CoreAHBLite_0\rtl\vhdl\core\coreahblite.vhd'/linenumber/396
Implementation;Synthesis||CL177||@W:Sharing sequential element burst_count_valid_xhdl11. Add a syn_preserve attribute to the element to prevent sharing.||top.srr(678);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/678||CoreAHBLtoAXI_AHBAccessControl.vhd(325);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AHBAccessControl.vhd'/linenumber/325
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register current_state.||top.srr(679);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/679||CoreAHBLtoAXI_AHBAccessControl.vhd(459);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AHBAccessControl.vhd'/linenumber/459
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register axi_current_state.||top.srr(695);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/695||CoreAHBLtoAXI_AXIAccessControl.vhd(1680);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AXIAccessControl.vhd'/linenumber/1680
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register axi_wstrb.||top.srr(704);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/704||CoreAHBLtoAXI_AXIAccessControl.vhd(588);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AXIAccessControl.vhd'/linenumber/588
Implementation;Synthesis||CL260||@W:Pruning register bit 3 of swap_rd_data_byte(3 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(733);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/733||CoreAHBLtoAXI_AXIAccessControl.vhd(1634);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AXIAccessControl.vhd'/linenumber/1634
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif0_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||top.srr(739);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/739||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis||CL177||@W:Sharing sequential element fpll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||top.srr(740);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/740||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif1_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||top.srr(741);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/741||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif2_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||top.srr(742);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/742||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif3_state.||top.srr(743);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/743||coreresetp.vhd(1311);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1311
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif2_state.||top.srr(750);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/750||coreresetp.vhd(1252);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1252
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif1_state.||top.srr(757);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/757||coreresetp.vhd(1193);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1193
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif0_state.||top.srr(764);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/764||coreresetp.vhd(1134);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1134
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sm0_state.||top.srr(771);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/771||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis||CL169||@W:Pruning unused register psa(10). Make sure that there are no unused intermediate registers.||top.srr(784);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/784||fastsdram.vhd(606);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\fastsdram.vhd'/linenumber/606
Implementation;Synthesis||CL247||@W:Input port bit 30 of raddr(30 downto 0) is unused ||top.srr(785);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/785||fastsdram.vhd(37);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\fastsdram.vhd'/linenumber/37
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register axi_state.||top.srr(789);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/789||coresdr_axi.vhd(1277);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\coresdr_axi.vhd'/linenumber/1277
Implementation;Synthesis||CL247||@W:Input port bit 0 of awaddr(31 downto 0) is unused ||top.srr(802);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/802||coresdr_axi.vhd(94);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\coresdr_axi.vhd'/linenumber/94
Implementation;Synthesis||CL247||@W:Input port bit 2 of awsize(2 downto 0) is unused ||top.srr(803);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/803||coresdr_axi.vhd(96);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\coresdr_axi.vhd'/linenumber/96
Implementation;Synthesis||CL247||@W:Input port bit 0 of araddr(31 downto 0) is unused ||top.srr(804);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/804||coresdr_axi.vhd(129);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\coresdr_axi.vhd'/linenumber/129
Implementation;Synthesis||CL247||@W:Input port bit 2 of arsize(2 downto 0) is unused ||top.srr(805);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/805||coresdr_axi.vhd(131);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\coresdr_axi.vhd'/linenumber/131
Implementation;Synthesis||CG1337||@W:Net RREADY_M0IS0_gated is not declared.||top.srr(849);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/849||axi_interconnect_ntom.v(5778);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/5778
Implementation;Synthesis||CG1337||@W:Net RREADY_M0IS1_gated is not declared.||top.srr(850);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/850||axi_interconnect_ntom.v(5779);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/5779
Implementation;Synthesis||CG1337||@W:Net RREADY_M0IS2_gated is not declared.||top.srr(851);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/851||axi_interconnect_ntom.v(5780);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/5780
Implementation;Synthesis||CG1337||@W:Net RREADY_M0IS3_gated is not declared.||top.srr(852);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/852||axi_interconnect_ntom.v(5781);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/5781
Implementation;Synthesis||CG1337||@W:Net RREADY_M0IS4_gated is not declared.||top.srr(853);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/853||axi_interconnect_ntom.v(5782);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/5782
Implementation;Synthesis||CG1337||@W:Net RREADY_M0IS5_gated is not declared.||top.srr(854);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/854||axi_interconnect_ntom.v(5783);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/5783
Implementation;Synthesis||CG1337||@W:Net RREADY_M0IS6_gated is not declared.||top.srr(855);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/855||axi_interconnect_ntom.v(5784);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/5784
Implementation;Synthesis||CG1337||@W:Net RREADY_M0IS7_gated is not declared.||top.srr(856);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/856||axi_interconnect_ntom.v(5785);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/5785
Implementation;Synthesis||CG1337||@W:Net RREADY_M0IS8_gated is not declared.||top.srr(857);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/857||axi_interconnect_ntom.v(5786);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/5786
Implementation;Synthesis||CG1337||@W:Net RREADY_M0IS9_gated is not declared.||top.srr(858);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/858||axi_interconnect_ntom.v(5787);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/5787
Implementation;Synthesis||CG1337||@W:Net RREADY_M0IS10_gated is not declared.||top.srr(859);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/859||axi_interconnect_ntom.v(5788);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/5788
Implementation;Synthesis||CG1337||@W:Net RREADY_M0IS11_gated is not declared.||top.srr(860);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/860||axi_interconnect_ntom.v(5789);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/5789
Implementation;Synthesis||CG1337||@W:Net RREADY_M0IS12_gated is not declared.||top.srr(861);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/861||axi_interconnect_ntom.v(5790);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/5790
Implementation;Synthesis||CG1337||@W:Net RREADY_M0IS13_gated is not declared.||top.srr(862);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/862||axi_interconnect_ntom.v(5791);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/5791
Implementation;Synthesis||CG1337||@W:Net RREADY_M0IS14_gated is not declared.||top.srr(863);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/863||axi_interconnect_ntom.v(5792);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/5792
Implementation;Synthesis||CG1337||@W:Net RREADY_M0IS15_gated is not declared.||top.srr(864);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/864||axi_interconnect_ntom.v(5793);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/5793
Implementation;Synthesis||CG1337||@W:Net RREADY_M0IS16_gated is not declared.||top.srr(865);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/865||axi_interconnect_ntom.v(5794);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/5794
Implementation;Synthesis||CG1337||@W:Net RREADY_M1IS0_gated is not declared.||top.srr(866);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/866||axi_interconnect_ntom.v(5796);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/5796
Implementation;Synthesis||CG1337||@W:Net RREADY_M1IS1_gated is not declared.||top.srr(867);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/867||axi_interconnect_ntom.v(5797);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/5797
Implementation;Synthesis||CG1337||@W:Net RREADY_M1IS2_gated is not declared.||top.srr(868);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/868||axi_interconnect_ntom.v(5798);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/5798
Implementation;Synthesis||CG1337||@W:Net RREADY_M1IS3_gated is not declared.||top.srr(869);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/869||axi_interconnect_ntom.v(5799);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/5799
Implementation;Synthesis||CG1337||@W:Net RREADY_M1IS4_gated is not declared.||top.srr(870);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/870||axi_interconnect_ntom.v(5800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/5800
Implementation;Synthesis||CG1337||@W:Net RREADY_M1IS5_gated is not declared.||top.srr(871);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/871||axi_interconnect_ntom.v(5801);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/5801
Implementation;Synthesis||CG1337||@W:Net RREADY_M1IS6_gated is not declared.||top.srr(872);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/872||axi_interconnect_ntom.v(5802);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/5802
Implementation;Synthesis||CG1337||@W:Net RREADY_M1IS7_gated is not declared.||top.srr(873);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/873||axi_interconnect_ntom.v(5803);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/5803
Implementation;Synthesis||CG1337||@W:Net RREADY_M1IS8_gated is not declared.||top.srr(874);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/874||axi_interconnect_ntom.v(5804);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/5804
Implementation;Synthesis||CG1337||@W:Net RREADY_M1IS9_gated is not declared.||top.srr(875);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/875||axi_interconnect_ntom.v(5805);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/5805
Implementation;Synthesis||CG1337||@W:Net RREADY_M1IS10_gated is not declared.||top.srr(876);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/876||axi_interconnect_ntom.v(5806);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/5806
Implementation;Synthesis||CG1337||@W:Net RREADY_M1IS11_gated is not declared.||top.srr(877);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/877||axi_interconnect_ntom.v(5807);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/5807
Implementation;Synthesis||CG1337||@W:Net RREADY_M1IS12_gated is not declared.||top.srr(878);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/878||axi_interconnect_ntom.v(5808);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/5808
Implementation;Synthesis||CG1337||@W:Net RREADY_M1IS13_gated is not declared.||top.srr(879);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/879||axi_interconnect_ntom.v(5809);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/5809
Implementation;Synthesis||CG1337||@W:Net RREADY_M1IS14_gated is not declared.||top.srr(880);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/880||axi_interconnect_ntom.v(5810);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/5810
Implementation;Synthesis||CG1337||@W:Net RREADY_M1IS15_gated is not declared.||top.srr(881);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/881||axi_interconnect_ntom.v(5811);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/5811
Implementation;Synthesis||CG1337||@W:Net RREADY_M1IS16_gated is not declared.||top.srr(882);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/882||axi_interconnect_ntom.v(5812);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/5812
Implementation;Synthesis||CG1337||@W:Net RREADY_M2IS0_gated is not declared.||top.srr(883);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/883||axi_interconnect_ntom.v(5814);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/5814
Implementation;Synthesis||CG1337||@W:Net RREADY_M2IS1_gated is not declared.||top.srr(884);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/884||axi_interconnect_ntom.v(5815);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/5815
Implementation;Synthesis||CG1337||@W:Net RREADY_M2IS2_gated is not declared.||top.srr(885);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/885||axi_interconnect_ntom.v(5816);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/5816
Implementation;Synthesis||CG1337||@W:Net RREADY_M2IS3_gated is not declared.||top.srr(886);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/886||axi_interconnect_ntom.v(5817);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/5817
Implementation;Synthesis||CG1337||@W:Net RREADY_M2IS4_gated is not declared.||top.srr(887);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/887||axi_interconnect_ntom.v(5818);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/5818
Implementation;Synthesis||CG1337||@W:Net RREADY_M2IS5_gated is not declared.||top.srr(888);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/888||axi_interconnect_ntom.v(5819);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/5819
Implementation;Synthesis||CG1337||@W:Net RREADY_M2IS6_gated is not declared.||top.srr(889);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/889||axi_interconnect_ntom.v(5820);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/5820
Implementation;Synthesis||CG1337||@W:Net RREADY_M2IS7_gated is not declared.||top.srr(890);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/890||axi_interconnect_ntom.v(5821);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/5821
Implementation;Synthesis||CG1337||@W:Net RREADY_M2IS8_gated is not declared.||top.srr(891);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/891||axi_interconnect_ntom.v(5822);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/5822
Implementation;Synthesis||CG1337||@W:Net RREADY_M2IS9_gated is not declared.||top.srr(892);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/892||axi_interconnect_ntom.v(5823);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/5823
Implementation;Synthesis||CG1337||@W:Net RREADY_M2IS10_gated is not declared.||top.srr(893);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/893||axi_interconnect_ntom.v(5824);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/5824
Implementation;Synthesis||CG1337||@W:Net RREADY_M2IS11_gated is not declared.||top.srr(894);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/894||axi_interconnect_ntom.v(5825);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/5825
Implementation;Synthesis||CG1337||@W:Net RREADY_M2IS12_gated is not declared.||top.srr(895);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/895||axi_interconnect_ntom.v(5826);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/5826
Implementation;Synthesis||CG1337||@W:Net RREADY_M2IS13_gated is not declared.||top.srr(896);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/896||axi_interconnect_ntom.v(5827);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/5827
Implementation;Synthesis||CG1337||@W:Net RREADY_M2IS14_gated is not declared.||top.srr(897);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/897||axi_interconnect_ntom.v(5828);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/5828
Implementation;Synthesis||CG1337||@W:Net RREADY_M2IS15_gated is not declared.||top.srr(898);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/898||axi_interconnect_ntom.v(5829);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/5829
Implementation;Synthesis||CG1337||@W:Net RREADY_M2IS16_gated is not declared.||top.srr(899);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/899||axi_interconnect_ntom.v(5830);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/5830
Implementation;Synthesis||CG1337||@W:Net RREADY_M3IS0_gated is not declared.||top.srr(900);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/900||axi_interconnect_ntom.v(5832);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/5832
Implementation;Synthesis||CG1337||@W:Net RREADY_M3IS1_gated is not declared.||top.srr(901);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/901||axi_interconnect_ntom.v(5833);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/5833
Implementation;Synthesis||CG1337||@W:Net RREADY_M3IS2_gated is not declared.||top.srr(902);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/902||axi_interconnect_ntom.v(5834);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/5834
Implementation;Synthesis||CG1337||@W:Net RREADY_M3IS3_gated is not declared.||top.srr(903);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/903||axi_interconnect_ntom.v(5835);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/5835
Implementation;Synthesis||CG1337||@W:Net RREADY_M3IS4_gated is not declared.||top.srr(904);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/904||axi_interconnect_ntom.v(5836);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/5836
Implementation;Synthesis||CG1337||@W:Net RREADY_M3IS5_gated is not declared.||top.srr(905);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/905||axi_interconnect_ntom.v(5837);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/5837
Implementation;Synthesis||CG1337||@W:Net RREADY_M3IS6_gated is not declared.||top.srr(906);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/906||axi_interconnect_ntom.v(5838);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/5838
Implementation;Synthesis||CG1337||@W:Net RREADY_M3IS7_gated is not declared.||top.srr(907);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/907||axi_interconnect_ntom.v(5839);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/5839
Implementation;Synthesis||CG1337||@W:Net RREADY_M3IS8_gated is not declared.||top.srr(908);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/908||axi_interconnect_ntom.v(5840);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/5840
Implementation;Synthesis||CG1337||@W:Net RREADY_M3IS9_gated is not declared.||top.srr(909);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/909||axi_interconnect_ntom.v(5841);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/5841
Implementation;Synthesis||CG1337||@W:Net RREADY_M3IS10_gated is not declared.||top.srr(910);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/910||axi_interconnect_ntom.v(5842);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/5842
Implementation;Synthesis||CG1337||@W:Net RREADY_M3IS11_gated is not declared.||top.srr(911);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/911||axi_interconnect_ntom.v(5843);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/5843
Implementation;Synthesis||CG1337||@W:Net RREADY_M3IS12_gated is not declared.||top.srr(912);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/912||axi_interconnect_ntom.v(5844);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/5844
Implementation;Synthesis||CG1337||@W:Net RREADY_M3IS13_gated is not declared.||top.srr(913);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/913||axi_interconnect_ntom.v(5845);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/5845
Implementation;Synthesis||CG1337||@W:Net RREADY_M3IS14_gated is not declared.||top.srr(914);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/914||axi_interconnect_ntom.v(5846);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/5846
Implementation;Synthesis||CG1337||@W:Net RREADY_M3IS15_gated is not declared.||top.srr(915);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/915||axi_interconnect_ntom.v(5847);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/5847
Implementation;Synthesis||CG1337||@W:Net RREADY_M3IS16_gated is not declared.||top.srr(916);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/916||axi_interconnect_ntom.v(5848);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/5848
Implementation;Synthesis||CG1283||@W:Ignoring localparam COMB_REG on the instance and using locally defined value||top.srr(1076);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1076||coreaxi.v(3834);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v'/linenumber/3834
Implementation;Synthesis||CG1283||@W:Ignoring localparam AXI_STRBWIDTH on the instance and using locally defined value||top.srr(1077);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1077||coreaxi.v(3834);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v'/linenumber/3834
Implementation;Synthesis||CG1283||@W:Ignoring localparam AXI_STRBWIDTH on the instance and using locally defined value||top.srr(1078);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1078||axi_interconnect_ntom.v(4017);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/4017
Implementation;Synthesis||CG133||@W:Object curr_slv_rd is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1218);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1218||axi_rdmatrix_16Sto1M.v(549);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_16Sto1M.v'/linenumber/549
Implementation;Synthesis||CL169||@W:Pruning unused register RID_IM_r[5:0]. Make sure that there are no unused intermediate registers.||top.srr(1220);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1220||axi_rdmatrix_16Sto1M.v(569);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_16Sto1M.v'/linenumber/569
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_IM_r[63:0]. Make sure that there are no unused intermediate registers.||top.srr(1221);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1221||axi_rdmatrix_16Sto1M.v(569);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_16Sto1M.v'/linenumber/569
Implementation;Synthesis||CL169||@W:Pruning unused register RLAST_IM_r. Make sure that there are no unused intermediate registers.||top.srr(1222);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1222||axi_rdmatrix_16Sto1M.v(569);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_16Sto1M.v'/linenumber/569
Implementation;Synthesis||CL169||@W:Pruning unused register RRESP_IM_r[1:0]. Make sure that there are no unused intermediate registers.||top.srr(1223);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1223||axi_rdmatrix_16Sto1M.v(569);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_16Sto1M.v'/linenumber/569
Implementation;Synthesis||CL169||@W:Pruning unused register prev_slv_rd[4:0]. Make sure that there are no unused intermediate registers.||top.srr(1224);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1224||axi_rdmatrix_16Sto1M.v(569);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_16Sto1M.v'/linenumber/569
Implementation;Synthesis||CL169||@W:Pruning unused register rd_inprog_r. Make sure that there are no unused intermediate registers.||top.srr(1225);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1225||axi_rdmatrix_16Sto1M.v(569);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_16Sto1M.v'/linenumber/569
Implementation;Synthesis||CL190||@W:Optimizing register bit BID_IM[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(1470);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1470||axi_wresp_channel.v(600);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wresp_channel.v'/linenumber/600
Implementation;Synthesis||CL190||@W:Optimizing register bit BID_IM[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(1471);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1471||axi_wresp_channel.v(600);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wresp_channel.v'/linenumber/600
Implementation;Synthesis||CL279||@W:Pruning register bits 3 to 2 of BID_IM[5:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(1472);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1472||axi_wresp_channel.v(600);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wresp_channel.v'/linenumber/600
Implementation;Synthesis||CG133||@W:Object RID_IM_int is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1594);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1594||axi_matrix_m.v(867);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_m.v'/linenumber/867
Implementation;Synthesis||CG133||@W:Object RDATA_IM_int is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1595);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1595||axi_matrix_m.v(868);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_m.v'/linenumber/868
Implementation;Synthesis||CG133||@W:Object RLAST_IM_int is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1596);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1596||axi_matrix_m.v(869);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_m.v'/linenumber/869
Implementation;Synthesis||CG133||@W:Object RVALID_IM_int is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1597);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1597||axi_matrix_m.v(870);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_m.v'/linenumber/870
Implementation;Synthesis||CG133||@W:Object RRESP_IM_int is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1598);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1598||axi_matrix_m.v(871);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_m.v'/linenumber/871
Implementation;Synthesis||CG360||@W:Removing wire RREADY_IS, as there is no assignment to it.||top.srr(1599);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1599||axi_matrix_m.v(873);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_m.v'/linenumber/873
Implementation;Synthesis||CG360||@W:Removing wire RRESP_IC, as there is no assignment to it.||top.srr(1600);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1600||axi_matrix_m.v(874);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_m.v'/linenumber/874
Implementation;Synthesis||CG360||@W:Removing wire RDATA_IC, as there is no assignment to it.||top.srr(1601);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1601||axi_matrix_m.v(875);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_m.v'/linenumber/875
Implementation;Synthesis||CG1283||@W:Ignoring localparam AXI_STRBWIDTH on the instance and using locally defined value||top.srr(1724);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1724||axi_interconnect_ntom.v(12753);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/12753
Implementation;Synthesis||CG1283||@W:Type of parameter AXI_STRBWIDTH on the instance UWA_ARBITER is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(1845);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1845||axi_wrmatrix_4Mto1S.v(515);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v'/linenumber/515
Implementation;Synthesis||CG133||@W:Object wrid_flag is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1875);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1875||axi_wa_arbiter.v(202);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wa_arbiter.v'/linenumber/202
Implementation;Synthesis||CG133||@W:Object AW_MASGNT_MI_int is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1876);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1876||axi_wa_arbiter.v(207);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wa_arbiter.v'/linenumber/207
Implementation;Synthesis||CL169||@W:Pruning unused register prev_AW_MASGNT_MI[3:0]. Make sure that there are no unused intermediate registers.||top.srr(1878);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1878||axi_wa_arbiter.v(693);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wa_arbiter.v'/linenumber/693
Implementation;Synthesis||CL169||@W:Pruning unused register gnt_change_r. Make sure that there are no unused intermediate registers.||top.srr(1879);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1879||axi_wa_arbiter.v(693);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wa_arbiter.v'/linenumber/693
Implementation;Synthesis||CL169||@W:Pruning unused register m3_req_inprog. Make sure that there are no unused intermediate registers.||top.srr(1880);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1880||axi_wa_arbiter.v(628);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wa_arbiter.v'/linenumber/628
Implementation;Synthesis||CL169||@W:Pruning unused register m2_req_inprog. Make sure that there are no unused intermediate registers.||top.srr(1881);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1881||axi_wa_arbiter.v(615);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wa_arbiter.v'/linenumber/615
Implementation;Synthesis||CL169||@W:Pruning unused register m1_req_inprog. Make sure that there are no unused intermediate registers.||top.srr(1882);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1882||axi_wa_arbiter.v(602);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wa_arbiter.v'/linenumber/602
Implementation;Synthesis||CL169||@W:Pruning unused register m0_req_inprog. Make sure that there are no unused intermediate registers.||top.srr(1883);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1883||axi_wa_arbiter.v(589);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wa_arbiter.v'/linenumber/589
Implementation;Synthesis||CL177||@W:Sharing sequential element genblk1.AW_MASGNT_MI. Add a syn_preserve attribute to the element to prevent sharing.||top.srr(1884);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1884||axi_wa_arbiter.v(234);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wa_arbiter.v'/linenumber/234
Implementation;Synthesis||CG133||@W:Object AWREADY_IM1 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(2007);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2007||axi_wrmatrix_4Mto1S.v(448);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v'/linenumber/448
Implementation;Synthesis||CG133||@W:Object AWREADY_IM2 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(2008);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2008||axi_wrmatrix_4Mto1S.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v'/linenumber/449
Implementation;Synthesis||CG133||@W:Object AWREADY_IM3 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(2009);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2009||axi_wrmatrix_4Mto1S.v(450);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v'/linenumber/450
Implementation;Synthesis||CG360||@W:Removing wire AWREADY_SI_int, as there is no assignment to it.||top.srr(2010);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2010||axi_wrmatrix_4Mto1S.v(440);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v'/linenumber/440
Implementation;Synthesis||CG133||@W:Object wr_rdcntr is declared but not assigned. Either assign a value or remove the declaration.||top.srr(2011);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2011||axi_wrmatrix_4Mto1S.v(441);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v'/linenumber/441
Implementation;Synthesis||CG133||@W:Object wr_wdcntr is declared but not assigned. Either assign a value or remove the declaration.||top.srr(2012);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2012||axi_wrmatrix_4Mto1S.v(442);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v'/linenumber/442
Implementation;Synthesis||CG360||@W:Removing wire wr_wen_flag, as there is no assignment to it.||top.srr(2013);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2013||axi_wrmatrix_4Mto1S.v(444);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v'/linenumber/444
Implementation;Synthesis||CG360||@W:Removing wire wr_ren_flag, as there is no assignment to it.||top.srr(2014);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2014||axi_wrmatrix_4Mto1S.v(445);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v'/linenumber/445
Implementation;Synthesis||CG360||@W:Removing wire AW_REQ_MI, as there is no assignment to it.||top.srr(2015);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2015||axi_wrmatrix_4Mto1S.v(452);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v'/linenumber/452
Implementation;Synthesis||CG133||@W:Object SLAVE_SELECT_WRITE_M0_r is declared but not assigned. Either assign a value or remove the declaration.||top.srr(2016);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2016||axi_wrmatrix_4Mto1S.v(458);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v'/linenumber/458
Implementation;Synthesis||CG133||@W:Object mst0_wr_end is declared but not assigned. Either assign a value or remove the declaration.||top.srr(2017);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2017||axi_wrmatrix_4Mto1S.v(460);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v'/linenumber/460
Implementation;Synthesis||CG133||@W:Object mst0_outstd_wrcntr is declared but not assigned. Either assign a value or remove the declaration.||top.srr(2018);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2018||axi_wrmatrix_4Mto1S.v(461);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v'/linenumber/461
Implementation;Synthesis||CG133||@W:Object mst0_wr_end_d1 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(2019);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2019||axi_wrmatrix_4Mto1S.v(462);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v'/linenumber/462
Implementation;Synthesis||CG133||@W:Object mst1_wr_end is declared but not assigned. Either assign a value or remove the declaration.||top.srr(2020);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2020||axi_wrmatrix_4Mto1S.v(464);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v'/linenumber/464
Implementation;Synthesis||CG133||@W:Object mst1_outstd_wrcntr is declared but not assigned. Either assign a value or remove the declaration.||top.srr(2021);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2021||axi_wrmatrix_4Mto1S.v(465);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v'/linenumber/465
Implementation;Synthesis||CG133||@W:Object mst1_wr_end_d1 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(2022);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2022||axi_wrmatrix_4Mto1S.v(466);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v'/linenumber/466
Implementation;Synthesis||CG133||@W:Object mst2_wr_end is declared but not assigned. Either assign a value or remove the declaration.||top.srr(2023);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2023||axi_wrmatrix_4Mto1S.v(468);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v'/linenumber/468
Implementation;Synthesis||CG133||@W:Object mst2_outstd_wrcntr is declared but not assigned. Either assign a value or remove the declaration.||top.srr(2024);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2024||axi_wrmatrix_4Mto1S.v(469);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v'/linenumber/469
Implementation;Synthesis||CG133||@W:Object mst2_wr_end_d1 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(2025);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2025||axi_wrmatrix_4Mto1S.v(470);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v'/linenumber/470
Implementation;Synthesis||CG133||@W:Object mst3_wr_end is declared but not assigned. Either assign a value or remove the declaration.||top.srr(2026);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2026||axi_wrmatrix_4Mto1S.v(472);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v'/linenumber/472
Implementation;Synthesis||CG133||@W:Object mst3_outstd_wrcntr is declared but not assigned. Either assign a value or remove the declaration.||top.srr(2027);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2027||axi_wrmatrix_4Mto1S.v(473);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v'/linenumber/473
Implementation;Synthesis||CG133||@W:Object mst3_wr_end_d1 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(2028);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2028||axi_wrmatrix_4Mto1S.v(474);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v'/linenumber/474
Implementation;Synthesis||CL169||@W:Pruning unused register AWVALID_IS_int_r. Make sure that there are no unused intermediate registers.||top.srr(2030);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2030||axi_wrmatrix_4Mto1S.v(857);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v'/linenumber/857
Implementation;Synthesis||CL190||@W:Optimizing register bit SLAVE_SELECT_WADDRCH_M_r[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(2031);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2031||axi_wrmatrix_4Mto1S.v(2026);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v'/linenumber/2026
Implementation;Synthesis||CL190||@W:Optimizing register bit SLAVE_SELECT_WADDRCH_M_r[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(2032);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2032||axi_wrmatrix_4Mto1S.v(2026);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v'/linenumber/2026
Implementation;Synthesis||CL190||@W:Optimizing register bit SLAVE_SELECT_WADDRCH_M_r[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(2033);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2033||axi_wrmatrix_4Mto1S.v(2026);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v'/linenumber/2026
Implementation;Synthesis||CL190||@W:Optimizing register bit SLAVE_SELECT_WADDRCH_M_r[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(2034);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2034||axi_wrmatrix_4Mto1S.v(2026);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v'/linenumber/2026
Implementation;Synthesis||CL190||@W:Optimizing register bit SLAVE_SELECT_WADDRCH_M_r[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(2035);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2035||axi_wrmatrix_4Mto1S.v(2026);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v'/linenumber/2026
Implementation;Synthesis||CL190||@W:Optimizing register bit SLAVE_SELECT_WADDRCH_M_r[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(2036);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2036||axi_wrmatrix_4Mto1S.v(2026);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v'/linenumber/2026
Implementation;Synthesis||CL190||@W:Optimizing register bit SLAVE_SELECT_WADDRCH_M_r[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(2037);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2037||axi_wrmatrix_4Mto1S.v(2026);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v'/linenumber/2026
Implementation;Synthesis||CL190||@W:Optimizing register bit SLAVE_SELECT_WADDRCH_M_r[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(2038);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2038||axi_wrmatrix_4Mto1S.v(2026);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v'/linenumber/2026
Implementation;Synthesis||CL190||@W:Optimizing register bit SLAVE_SELECT_WADDRCH_M_r[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(2039);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2039||axi_wrmatrix_4Mto1S.v(2026);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v'/linenumber/2026
Implementation;Synthesis||CL190||@W:Optimizing register bit SLAVE_SELECT_WADDRCH_M_r[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(2040);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2040||axi_wrmatrix_4Mto1S.v(2026);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v'/linenumber/2026
Implementation;Synthesis||CL190||@W:Optimizing register bit SLAVE_SELECT_WADDRCH_M_r[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(2041);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2041||axi_wrmatrix_4Mto1S.v(2026);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v'/linenumber/2026
Implementation;Synthesis||CL190||@W:Optimizing register bit SLAVE_SELECT_WADDRCH_M_r[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(2042);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2042||axi_wrmatrix_4Mto1S.v(2026);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v'/linenumber/2026
Implementation;Synthesis||CL279||@W:Pruning register bits 11 to 0 of SLAVE_SELECT_WADDRCH_M_r[16:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(2043);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2043||axi_wrmatrix_4Mto1S.v(2026);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v'/linenumber/2026
Implementation;Synthesis||CG360||@W:Removing wire AWID_IC, as there is no assignment to it.||top.srr(2044);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2044||axi_wa_channel.v(426);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wa_channel.v'/linenumber/426
Implementation;Synthesis||CG360||@W:Removing wire AWADDR_IC, as there is no assignment to it.||top.srr(2045);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2045||axi_wa_channel.v(427);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wa_channel.v'/linenumber/427
Implementation;Synthesis||CG360||@W:Removing wire AWLEN_IC, as there is no assignment to it.||top.srr(2046);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2046||axi_wa_channel.v(428);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wa_channel.v'/linenumber/428
Implementation;Synthesis||CG360||@W:Removing wire AWSIZE_IC, as there is no assignment to it.||top.srr(2047);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2047||axi_wa_channel.v(429);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wa_channel.v'/linenumber/429
Implementation;Synthesis||CG360||@W:Removing wire AWBURST_IC, as there is no assignment to it.||top.srr(2048);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2048||axi_wa_channel.v(430);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wa_channel.v'/linenumber/430
Implementation;Synthesis||CG360||@W:Removing wire AWLOCK_IC, as there is no assignment to it.||top.srr(2049);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2049||axi_wa_channel.v(431);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wa_channel.v'/linenumber/431
Implementation;Synthesis||CG360||@W:Removing wire AWCACHE_IC, as there is no assignment to it.||top.srr(2050);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2050||axi_wa_channel.v(432);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wa_channel.v'/linenumber/432
Implementation;Synthesis||CG360||@W:Removing wire AWPROT_IC, as there is no assignment to it.||top.srr(2051);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2051||axi_wa_channel.v(433);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wa_channel.v'/linenumber/433
Implementation;Synthesis||CG360||@W:Removing wire AWVALID_IC, as there is no assignment to it.||top.srr(2052);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2052||axi_wa_channel.v(434);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wa_channel.v'/linenumber/434
Implementation;Synthesis||CG1283||@W:Type of parameter AXI_STRBWIDTH on the instance UWD_ARBITER is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(2054);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2054||axi_wd_channel.v(891);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wd_channel.v'/linenumber/891
Implementation;Synthesis||CG133||@W:Object m0_lock_clear_write is declared but not assigned. Either assign a value or remove the declaration.||top.srr(2084);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2084||axi_wd_arbiter.v(119);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wd_arbiter.v'/linenumber/119
Implementation;Synthesis||CG133||@W:Object m1_lock_clear_write is declared but not assigned. Either assign a value or remove the declaration.||top.srr(2085);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2085||axi_wd_arbiter.v(120);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wd_arbiter.v'/linenumber/120
Implementation;Synthesis||CG133||@W:Object m2_lock_clear_write is declared but not assigned. Either assign a value or remove the declaration.||top.srr(2086);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2086||axi_wd_arbiter.v(121);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wd_arbiter.v'/linenumber/121
Implementation;Synthesis||CG133||@W:Object m3_lock_clear_write is declared but not assigned. Either assign a value or remove the declaration.||top.srr(2087);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2087||axi_wd_arbiter.v(122);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wd_arbiter.v'/linenumber/122
Implementation;Synthesis||CG133||@W:Object wrid_flag is declared but not assigned. Either assign a value or remove the declaration.||top.srr(2088);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2088||axi_wd_arbiter.v(139);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wd_arbiter.v'/linenumber/139
Implementation;Synthesis||CG133||@W:Object AW_MASGNT_MI_int is declared but not assigned. Either assign a value or remove the declaration.||top.srr(2089);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2089||axi_wd_arbiter.v(144);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wd_arbiter.v'/linenumber/144
Implementation;Synthesis||CL169||@W:Pruning unused register prev_AW_MASGNT_MI[3:0]. Make sure that there are no unused intermediate registers.||top.srr(2091);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2091||axi_wd_arbiter.v(402);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wd_arbiter.v'/linenumber/402
Implementation;Synthesis||CL169||@W:Pruning unused register gnt_change_r. Make sure that there are no unused intermediate registers.||top.srr(2092);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2092||axi_wd_arbiter.v(402);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wd_arbiter.v'/linenumber/402
Implementation;Synthesis||CL169||@W:Pruning unused register m3_req_inprog. Make sure that there are no unused intermediate registers.||top.srr(2093);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2093||axi_wd_arbiter.v(386);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wd_arbiter.v'/linenumber/386
Implementation;Synthesis||CL169||@W:Pruning unused register m2_req_inprog. Make sure that there are no unused intermediate registers.||top.srr(2094);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2094||axi_wd_arbiter.v(373);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wd_arbiter.v'/linenumber/373
Implementation;Synthesis||CL169||@W:Pruning unused register m1_req_inprog. Make sure that there are no unused intermediate registers.||top.srr(2095);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2095||axi_wd_arbiter.v(360);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wd_arbiter.v'/linenumber/360
Implementation;Synthesis||CL169||@W:Pruning unused register m0_req_inprog. Make sure that there are no unused intermediate registers.||top.srr(2096);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2096||axi_wd_arbiter.v(347);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wd_arbiter.v'/linenumber/347
Implementation;Synthesis||CL177||@W:Sharing sequential element genblk1.W_MASGNT_MI. Add a syn_preserve attribute to the element to prevent sharing.||top.srr(2097);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2097||axi_wd_arbiter.v(167);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wd_arbiter.v'/linenumber/167
Implementation;Synthesis||CG133||@W:Object WREADY_IM1_int is declared but not assigned. Either assign a value or remove the declaration.||top.srr(2219);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2219||axi_wd_channel.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wd_channel.v'/linenumber/330
Implementation;Synthesis||CG133||@W:Object WREADY_IM2_int is declared but not assigned. Either assign a value or remove the declaration.||top.srr(2220);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2220||axi_wd_channel.v(331);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wd_channel.v'/linenumber/331
Implementation;Synthesis||CG133||@W:Object WREADY_IM3_int is declared but not assigned. Either assign a value or remove the declaration.||top.srr(2221);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2221||axi_wd_channel.v(332);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wd_channel.v'/linenumber/332
Implementation;Synthesis||CL168||@W:Removing instance UWD_ARBITER because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(2223);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2223||axi_wd_channel.v(891);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wd_channel.v'/linenumber/891
Implementation;Synthesis||CL169||@W:Pruning unused register AW_REQ_MI0_r. Make sure that there are no unused intermediate registers.||top.srr(2224);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2224||axi_wd_channel.v(921);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wd_channel.v'/linenumber/921
Implementation;Synthesis||CL169||@W:Pruning unused register AW_REQ_MI1_r. Make sure that there are no unused intermediate registers.||top.srr(2225);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2225||axi_wd_channel.v(921);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wd_channel.v'/linenumber/921
Implementation;Synthesis||CL169||@W:Pruning unused register AW_REQ_MI2_r. Make sure that there are no unused intermediate registers.||top.srr(2226);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2226||axi_wd_channel.v(921);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wd_channel.v'/linenumber/921
Implementation;Synthesis||CL169||@W:Pruning unused register AW_REQ_MI3_r. Make sure that there are no unused intermediate registers.||top.srr(2227);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2227||axi_wd_channel.v(921);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wd_channel.v'/linenumber/921
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk5.WREADY_IM3 assign 0, register removed by optimization.||top.srr(2228);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2228||axi_wd_channel.v(465);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wd_channel.v'/linenumber/465
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk5.WREADY_IM2 assign 0, register removed by optimization.||top.srr(2229);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2229||axi_wd_channel.v(465);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wd_channel.v'/linenumber/465
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk5.WREADY_IM1 assign 0, register removed by optimization.||top.srr(2230);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2230||axi_wd_channel.v(465);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wd_channel.v'/linenumber/465
Implementation;Synthesis||CL177||@W:Sharing sequential element genblk5.MST_GNT_NUM_r. Add a syn_preserve attribute to the element to prevent sharing.||top.srr(2231);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2231||axi_wd_channel.v(465);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wd_channel.v'/linenumber/465
Implementation;Synthesis||CG1283||@W:Type of parameter AXI_STRBWIDTH on the instance URA_ARBITER0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(2352);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2352||axi_rdmatrix_4Mto1S.v(2030);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v'/linenumber/2030
Implementation;Synthesis||CG133||@W:Object AR_MASGNT_MI_int is declared but not assigned. Either assign a value or remove the declaration.||top.srr(2382);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2382||axi_ra_arbiter.v(197);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_ra_arbiter.v'/linenumber/197
Implementation;Synthesis||CG133||@W:Object SLAVE_SELECT_RADDRCH_M_int is declared but not assigned. Either assign a value or remove the declaration.||top.srr(2507);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2507||axi_rdmatrix_4Mto1S.v(425);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v'/linenumber/425
Implementation;Synthesis||CG133||@W:Object wr_rdcntr is declared but not assigned. Either assign a value or remove the declaration.||top.srr(2508);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2508||axi_rdmatrix_4Mto1S.v(432);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v'/linenumber/432
Implementation;Synthesis||CG133||@W:Object wr_wdcntr is declared but not assigned. Either assign a value or remove the declaration.||top.srr(2509);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2509||axi_rdmatrix_4Mto1S.v(433);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v'/linenumber/433
Implementation;Synthesis||CG360||@W:Removing wire wr_wen_flag, as there is no assignment to it.||top.srr(2510);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2510||axi_rdmatrix_4Mto1S.v(436);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v'/linenumber/436
Implementation;Synthesis||CG360||@W:Removing wire wr_ren_flag, as there is no assignment to it.||top.srr(2511);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2511||axi_rdmatrix_4Mto1S.v(437);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v'/linenumber/437
Implementation;Synthesis||CG133||@W:Object ARREADY_IM1_int is declared but not assigned. Either assign a value or remove the declaration.||top.srr(2512);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2512||axi_rdmatrix_4Mto1S.v(445);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v'/linenumber/445
Implementation;Synthesis||CG133||@W:Object ARREADY_IM2_int is declared but not assigned. Either assign a value or remove the declaration.||top.srr(2513);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2513||axi_rdmatrix_4Mto1S.v(446);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v'/linenumber/446
Implementation;Synthesis||CG133||@W:Object ARREADY_IM3_int is declared but not assigned. Either assign a value or remove the declaration.||top.srr(2514);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2514||axi_rdmatrix_4Mto1S.v(447);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v'/linenumber/447
Implementation;Synthesis||CG360||@W:Removing wire AR_REQ_MI, as there is no assignment to it.||top.srr(2515);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2515||axi_rdmatrix_4Mto1S.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v'/linenumber/449
Implementation;Synthesis||CG133||@W:Object mst0_rd_end is declared but not assigned. Either assign a value or remove the declaration.||top.srr(2516);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2516||axi_rdmatrix_4Mto1S.v(456);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v'/linenumber/456
Implementation;Synthesis||CG133||@W:Object mst0_outstd_rdcntr is declared but not assigned. Either assign a value or remove the declaration.||top.srr(2517);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2517||axi_rdmatrix_4Mto1S.v(457);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v'/linenumber/457
Implementation;Synthesis||CG133||@W:Object mst0_rd_end_d1 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(2518);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2518||axi_rdmatrix_4Mto1S.v(458);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v'/linenumber/458
Implementation;Synthesis||CG133||@W:Object mst1_rd_end is declared but not assigned. Either assign a value or remove the declaration.||top.srr(2519);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2519||axi_rdmatrix_4Mto1S.v(460);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v'/linenumber/460
Implementation;Synthesis||CG133||@W:Object mst1_outstd_rdcntr is declared but not assigned. Either assign a value or remove the declaration.||top.srr(2520);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2520||axi_rdmatrix_4Mto1S.v(461);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v'/linenumber/461
Implementation;Synthesis||CG133||@W:Object mst1_rd_end_d1 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(2521);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2521||axi_rdmatrix_4Mto1S.v(462);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v'/linenumber/462
Implementation;Synthesis||CG133||@W:Object mst2_rd_end is declared but not assigned. Either assign a value or remove the declaration.||top.srr(2522);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2522||axi_rdmatrix_4Mto1S.v(464);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v'/linenumber/464
Implementation;Synthesis||CG133||@W:Object mst2_outstd_rdcntr is declared but not assigned. Either assign a value or remove the declaration.||top.srr(2523);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2523||axi_rdmatrix_4Mto1S.v(465);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v'/linenumber/465
Implementation;Synthesis||CG133||@W:Object mst2_rd_end_d1 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(2524);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2524||axi_rdmatrix_4Mto1S.v(466);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v'/linenumber/466
Implementation;Synthesis||CG133||@W:Object mst3_rd_end is declared but not assigned. Either assign a value or remove the declaration.||top.srr(2525);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2525||axi_rdmatrix_4Mto1S.v(468);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v'/linenumber/468
Implementation;Synthesis||CG133||@W:Object mst3_outstd_rdcntr is declared but not assigned. Either assign a value or remove the declaration.||top.srr(2526);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2526||axi_rdmatrix_4Mto1S.v(469);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v'/linenumber/469
Implementation;Synthesis||CG133||@W:Object mst3_rd_end_d1 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(2527);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2527||axi_rdmatrix_4Mto1S.v(470);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v'/linenumber/470
Implementation;Synthesis||CL207||@W:All reachable assignments to ARREADY_IM3 assign 0, register removed by optimization.||top.srr(2529);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2529||axi_rdmatrix_4Mto1S.v(556);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v'/linenumber/556
Implementation;Synthesis||CL207||@W:All reachable assignments to ARREADY_IM2 assign 0, register removed by optimization.||top.srr(2530);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2530||axi_rdmatrix_4Mto1S.v(556);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v'/linenumber/556
Implementation;Synthesis||CL207||@W:All reachable assignments to ARREADY_IM1 assign 0, register removed by optimization.||top.srr(2531);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2531||axi_rdmatrix_4Mto1S.v(556);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v'/linenumber/556
Implementation;Synthesis||CL190||@W:Optimizing register bit SLAVE_SELECT_RADDRCH_M_r[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(2532);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2532||axi_rdmatrix_4Mto1S.v(2009);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v'/linenumber/2009
Implementation;Synthesis||CL190||@W:Optimizing register bit SLAVE_SELECT_RADDRCH_M_r[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(2533);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2533||axi_rdmatrix_4Mto1S.v(2009);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v'/linenumber/2009
Implementation;Synthesis||CL190||@W:Optimizing register bit SLAVE_SELECT_RADDRCH_M_r[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(2534);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2534||axi_rdmatrix_4Mto1S.v(2009);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v'/linenumber/2009
Implementation;Synthesis||CL190||@W:Optimizing register bit SLAVE_SELECT_RADDRCH_M_r[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(2535);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2535||axi_rdmatrix_4Mto1S.v(2009);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v'/linenumber/2009
Implementation;Synthesis||CL190||@W:Optimizing register bit SLAVE_SELECT_RADDRCH_M_r[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(2536);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2536||axi_rdmatrix_4Mto1S.v(2009);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v'/linenumber/2009
Implementation;Synthesis||CL190||@W:Optimizing register bit SLAVE_SELECT_RADDRCH_M_r[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(2537);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2537||axi_rdmatrix_4Mto1S.v(2009);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v'/linenumber/2009
Implementation;Synthesis||CL190||@W:Optimizing register bit SLAVE_SELECT_RADDRCH_M_r[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(2538);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2538||axi_rdmatrix_4Mto1S.v(2009);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v'/linenumber/2009
Implementation;Synthesis||CL190||@W:Optimizing register bit SLAVE_SELECT_RADDRCH_M_r[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(2539);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2539||axi_rdmatrix_4Mto1S.v(2009);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v'/linenumber/2009
Implementation;Synthesis||CL190||@W:Optimizing register bit SLAVE_SELECT_RADDRCH_M_r[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(2540);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2540||axi_rdmatrix_4Mto1S.v(2009);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v'/linenumber/2009
Implementation;Synthesis||CL190||@W:Optimizing register bit SLAVE_SELECT_RADDRCH_M_r[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(2541);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2541||axi_rdmatrix_4Mto1S.v(2009);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v'/linenumber/2009
Implementation;Synthesis||CL190||@W:Optimizing register bit SLAVE_SELECT_RADDRCH_M_r[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(2542);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2542||axi_rdmatrix_4Mto1S.v(2009);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v'/linenumber/2009
Implementation;Synthesis||CL190||@W:Optimizing register bit SLAVE_SELECT_RADDRCH_M_r[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(2543);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2543||axi_rdmatrix_4Mto1S.v(2009);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v'/linenumber/2009
Implementation;Synthesis||CL279||@W:Pruning register bits 11 to 0 of SLAVE_SELECT_RADDRCH_M_r[16:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(2544);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2544||axi_rdmatrix_4Mto1S.v(2009);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v'/linenumber/2009
Implementation;Synthesis||CG360||@W:Removing wire SLAVE_SELECT_WADDRCH_M, as there is no assignment to it.||top.srr(2666);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2666||axi_matrix_s.v(690);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_s.v'/linenumber/690
Implementation;Synthesis||CG360||@W:Removing wire SLAVE_SELECT_RADDRCH_M, as there is no assignment to it.||top.srr(2667);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2667||axi_matrix_s.v(696);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_s.v'/linenumber/696
Implementation;Synthesis||CG360||@W:Removing wire SLAVE_SELECT_WDCH_M, as there is no assignment to it.||top.srr(2668);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2668||axi_matrix_s.v(697);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_s.v'/linenumber/697
Implementation;Synthesis||CG360||@W:Removing wire SLAVE_SELECT_WRESPCH_M, as there is no assignment to it.||top.srr(2669);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2669||axi_matrix_s.v(698);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_s.v'/linenumber/698
Implementation;Synthesis||CG360||@W:Removing wire SLAVE_SELECT_RDCH_M, as there is no assignment to it.||top.srr(2670);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2670||axi_matrix_s.v(699);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_s.v'/linenumber/699
Implementation;Synthesis||CG133||@W:Object AWREADY_IM is declared but not assigned. Either assign a value or remove the declaration.||top.srr(2671);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2671||axi_matrix_s.v(700);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_s.v'/linenumber/700
Implementation;Synthesis||CG133||@W:Object ARREADY_IM is declared but not assigned. Either assign a value or remove the declaration.||top.srr(2672);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2672||axi_matrix_s.v(701);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_s.v'/linenumber/701
Implementation;Synthesis||CG133||@W:Object WREADY_IM is declared but not assigned. Either assign a value or remove the declaration.||top.srr(2673);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2673||axi_matrix_s.v(702);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_s.v'/linenumber/702
Implementation;Synthesis||CG133||@W:Object WREADY_IM_int is declared but not assigned. Either assign a value or remove the declaration.||top.srr(2674);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2674||axi_matrix_s.v(703);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_s.v'/linenumber/703
Implementation;Synthesis||CG133||@W:Object BID_IM_int is declared but not assigned. Either assign a value or remove the declaration.||top.srr(2675);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2675||axi_matrix_s.v(704);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_s.v'/linenumber/704
Implementation;Synthesis||CG133||@W:Object BVALID_IM_int is declared but not assigned. Either assign a value or remove the declaration.||top.srr(2676);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2676||axi_matrix_s.v(705);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_s.v'/linenumber/705
Implementation;Synthesis||CG133||@W:Object BRESP_IM_int is declared but not assigned. Either assign a value or remove the declaration.||top.srr(2677);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2677||axi_matrix_s.v(706);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_s.v'/linenumber/706
Implementation;Synthesis||CG133||@W:Object BRESP_IM is declared but not assigned. Either assign a value or remove the declaration.||top.srr(2678);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2678||axi_matrix_s.v(708);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_s.v'/linenumber/708
Implementation;Synthesis||CG133||@W:Object BVALID_IM is declared but not assigned. Either assign a value or remove the declaration.||top.srr(2679);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2679||axi_matrix_s.v(709);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_s.v'/linenumber/709
Implementation;Synthesis||CG133||@W:Object BID_IM is declared but not assigned. Either assign a value or remove the declaration.||top.srr(2680);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2680||axi_matrix_s.v(710);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_s.v'/linenumber/710
Implementation;Synthesis||CG360||@W:Removing wire BREADY_IS, as there is no assignment to it.||top.srr(2681);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2681||axi_matrix_s.v(712);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_s.v'/linenumber/712
Implementation;Synthesis||CG360||@W:Removing wire ARADDR_IS_int1, as there is no assignment to it.||top.srr(2682);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2682||axi_matrix_s.v(722);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_s.v'/linenumber/722
Implementation;Synthesis||CG360||@W:Removing wire AR_MASGNT_IC, as there is no assignment to it.||top.srr(2683);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2683||axi_matrix_s.v(743);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_s.v'/linenumber/743
Implementation;Synthesis||CG133||@W:Object pending_id_wrm0_waddr_r is declared but not assigned. Either assign a value or remove the declaration.||top.srr(2684);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2684||axi_matrix_s.v(812);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_s.v'/linenumber/812
Implementation;Synthesis||CG133||@W:Object pending_id_wrm1_waddr_r is declared but not assigned. Either assign a value or remove the declaration.||top.srr(2685);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2685||axi_matrix_s.v(813);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_s.v'/linenumber/813
Implementation;Synthesis||CG133||@W:Object pending_id_wrm2_waddr_r is declared but not assigned. Either assign a value or remove the declaration.||top.srr(2686);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2686||axi_matrix_s.v(814);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_s.v'/linenumber/814
Implementation;Synthesis||CG133||@W:Object pending_id_wrm3_waddr_r is declared but not assigned. Either assign a value or remove the declaration.||top.srr(2687);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2687||axi_matrix_s.v(815);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_s.v'/linenumber/815
Implementation;Synthesis||CG133||@W:Object outstnd_wrm0_waddr_r is declared but not assigned. Either assign a value or remove the declaration.||top.srr(2688);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2688||axi_matrix_s.v(846);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_s.v'/linenumber/846
Implementation;Synthesis||CG133||@W:Object outstnd_wrm1_waddr_r is declared but not assigned. Either assign a value or remove the declaration.||top.srr(2689);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2689||axi_matrix_s.v(847);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_s.v'/linenumber/847
Implementation;Synthesis||CG133||@W:Object outstnd_wrm2_waddr_r is declared but not assigned. Either assign a value or remove the declaration.||top.srr(2690);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2690||axi_matrix_s.v(848);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_s.v'/linenumber/848
Implementation;Synthesis||CG133||@W:Object outstnd_wrm3_waddr_r is declared but not assigned. Either assign a value or remove the declaration.||top.srr(2691);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2691||axi_matrix_s.v(849);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_s.v'/linenumber/849
Implementation;Synthesis||CL169||@W:Pruning unused register genblk73.outstnd_wr3[3:0]. Make sure that there are no unused intermediate registers.||top.srr(2693);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2693||axi_matrix_s.v(4586);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_s.v'/linenumber/4586
Implementation;Synthesis||CL169||@W:Pruning unused register genblk73.outstnd_wr3_waddr[15:0]. Make sure that there are no unused intermediate registers.||top.srr(2694);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2694||axi_matrix_s.v(4586);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_s.v'/linenumber/4586
Implementation;Synthesis||CL169||@W:Pruning unused register genblk69.outstnd_wr2[3:0]. Make sure that there are no unused intermediate registers.||top.srr(2695);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2695||axi_matrix_s.v(4389);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_s.v'/linenumber/4389
Implementation;Synthesis||CL169||@W:Pruning unused register genblk69.outstnd_wr2_waddr[15:0]. Make sure that there are no unused intermediate registers.||top.srr(2696);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2696||axi_matrix_s.v(4389);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_s.v'/linenumber/4389
Implementation;Synthesis||CL169||@W:Pruning unused register genblk65.outstnd_wr1[3:0]. Make sure that there are no unused intermediate registers.||top.srr(2697);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2697||axi_matrix_s.v(4191);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_s.v'/linenumber/4191
Implementation;Synthesis||CL169||@W:Pruning unused register genblk65.outstnd_wr1_waddr[15:0]. Make sure that there are no unused intermediate registers.||top.srr(2698);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2698||axi_matrix_s.v(4191);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_s.v'/linenumber/4191
Implementation;Synthesis||CL169||@W:Pruning unused register genblk41.pending_id_wr3[3:0]. Make sure that there are no unused intermediate registers.||top.srr(2699);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2699||axi_matrix_s.v(3270);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_s.v'/linenumber/3270
Implementation;Synthesis||CL169||@W:Pruning unused register genblk41.pending_id_wr3_waddr[15:0]. Make sure that there are no unused intermediate registers.||top.srr(2700);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2700||axi_matrix_s.v(3270);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_s.v'/linenumber/3270
Implementation;Synthesis||CL169||@W:Pruning unused register genblk37.pending_id_wr2[3:0]. Make sure that there are no unused intermediate registers.||top.srr(2701);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2701||axi_matrix_s.v(3073);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_s.v'/linenumber/3073
Implementation;Synthesis||CL169||@W:Pruning unused register genblk37.pending_id_wr2_waddr[15:0]. Make sure that there are no unused intermediate registers.||top.srr(2702);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2702||axi_matrix_s.v(3073);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_s.v'/linenumber/3073
Implementation;Synthesis||CL169||@W:Pruning unused register genblk33.pending_id_wr1[3:0]. Make sure that there are no unused intermediate registers.||top.srr(2703);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2703||axi_matrix_s.v(2875);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_s.v'/linenumber/2875
Implementation;Synthesis||CL169||@W:Pruning unused register genblk33.pending_id_wr1_waddr[15:0]. Make sure that there are no unused intermediate registers.||top.srr(2704);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2704||axi_matrix_s.v(2875);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_s.v'/linenumber/2875
Implementation;Synthesis||CL169||@W:Pruning unused register pending_wrm0_waddr_r[3:0]. Make sure that there are no unused intermediate registers.||top.srr(2705);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2705||axi_matrix_s.v(2447);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_s.v'/linenumber/2447
Implementation;Synthesis||CL169||@W:Pruning unused register pending_wrm1_waddr_r[3:0]. Make sure that there are no unused intermediate registers.||top.srr(2706);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2706||axi_matrix_s.v(2447);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_s.v'/linenumber/2447
Implementation;Synthesis||CL169||@W:Pruning unused register pending_wrm2_waddr_r[3:0]. Make sure that there are no unused intermediate registers.||top.srr(2707);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2707||axi_matrix_s.v(2447);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_s.v'/linenumber/2447
Implementation;Synthesis||CL169||@W:Pruning unused register pending_wrm3_waddr_r[3:0]. Make sure that there are no unused intermediate registers.||top.srr(2708);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2708||axi_matrix_s.v(2447);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_s.v'/linenumber/2447
Implementation;Synthesis||CL169||@W:Pruning unused register genblk13.pending_wr3_waddr[15:0]. Make sure that there are no unused intermediate registers.||top.srr(2709);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2709||axi_matrix_s.v(2104);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_s.v'/linenumber/2104
Implementation;Synthesis||CL169||@W:Pruning unused register genblk9.pending_wr2_waddr[15:0]. Make sure that there are no unused intermediate registers.||top.srr(2710);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2710||axi_matrix_s.v(1912);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_s.v'/linenumber/1912
Implementation;Synthesis||CL169||@W:Pruning unused register genblk5.pending_wr1_waddr[15:0]. Make sure that there are no unused intermediate registers.||top.srr(2711);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2711||axi_matrix_s.v(1721);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_s.v'/linenumber/1721
Implementation;Synthesis||CG133||@W:Object AWREADY_IM is declared but not assigned. Either assign a value or remove the declaration.||top.srr(2712);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2712||axi_interconnect_ntom.v(2160);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/2160
Implementation;Synthesis||CG133||@W:Object ARREADY_IM is declared but not assigned. Either assign a value or remove the declaration.||top.srr(2713);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2713||axi_interconnect_ntom.v(2161);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/2161
Implementation;Synthesis||CG133||@W:Object WREADY_IM is declared but not assigned. Either assign a value or remove the declaration.||top.srr(2714);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2714||axi_interconnect_ntom.v(2162);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/2162
Implementation;Synthesis||CG133||@W:Object WREADY_IM_int is declared but not assigned. Either assign a value or remove the declaration.||top.srr(2715);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2715||axi_interconnect_ntom.v(2163);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/2163
Implementation;Synthesis||CG133||@W:Object BID_IM_int is declared but not assigned. Either assign a value or remove the declaration.||top.srr(2716);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2716||axi_interconnect_ntom.v(2164);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/2164
Implementation;Synthesis||CG133||@W:Object BVALID_IM_int is declared but not assigned. Either assign a value or remove the declaration.||top.srr(2717);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2717||axi_interconnect_ntom.v(2165);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/2165
Implementation;Synthesis||CG133||@W:Object BRESP_IM_int is declared but not assigned. Either assign a value or remove the declaration.||top.srr(2718);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2718||axi_interconnect_ntom.v(2166);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/2166
Implementation;Synthesis||CG133||@W:Object RID_IM_int is declared but not assigned. Either assign a value or remove the declaration.||top.srr(2719);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2719||axi_interconnect_ntom.v(2167);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/2167
Implementation;Synthesis||CG133||@W:Object RDATA_IM_int is declared but not assigned. Either assign a value or remove the declaration.||top.srr(2720);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2720||axi_interconnect_ntom.v(2168);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/2168
Implementation;Synthesis||CG133||@W:Object RLAST_IM_int is declared but not assigned. Either assign a value or remove the declaration.||top.srr(2721);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2721||axi_interconnect_ntom.v(2169);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/2169
Implementation;Synthesis||CG133||@W:Object RVALID_IM_int is declared but not assigned. Either assign a value or remove the declaration.||top.srr(2722);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2722||axi_interconnect_ntom.v(2170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/2170
Implementation;Synthesis||CG133||@W:Object RRESP_IM_int is declared but not assigned. Either assign a value or remove the declaration.||top.srr(2723);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2723||axi_interconnect_ntom.v(2171);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/2171
Implementation;Synthesis||CG133||@W:Object BRESP_IM is declared but not assigned. Either assign a value or remove the declaration.||top.srr(2724);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2724||axi_interconnect_ntom.v(2174);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/2174
Implementation;Synthesis||CG133||@W:Object BVALID_IM is declared but not assigned. Either assign a value or remove the declaration.||top.srr(2725);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2725||axi_interconnect_ntom.v(2175);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/2175
Implementation;Synthesis||CG133||@W:Object BID_IM is declared but not assigned. Either assign a value or remove the declaration.||top.srr(2726);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2726||axi_interconnect_ntom.v(2176);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/2176
Implementation;Synthesis||CG360||@W:Removing wire RREADY_M1IS0, as there is no assignment to it.||top.srr(2727);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2727||axi_interconnect_ntom.v(2232);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/2232
Implementation;Synthesis||CG360||@W:Removing wire RREADY_M1IS1, as there is no assignment to it.||top.srr(2728);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2728||axi_interconnect_ntom.v(2233);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/2233
Implementation;Synthesis||CG360||@W:Removing wire RREADY_M1IS2, as there is no assignment to it.||top.srr(2729);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2729||axi_interconnect_ntom.v(2234);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/2234
Implementation;Synthesis||CG360||@W:Removing wire RREADY_M1IS3, as there is no assignment to it.||top.srr(2730);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2730||axi_interconnect_ntom.v(2235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/2235
Implementation;Synthesis||CG360||@W:Removing wire RREADY_M1IS4, as there is no assignment to it.||top.srr(2731);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2731||axi_interconnect_ntom.v(2236);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/2236
Implementation;Synthesis||CG360||@W:Removing wire RREADY_M1IS5, as there is no assignment to it.||top.srr(2732);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2732||axi_interconnect_ntom.v(2237);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/2237
Implementation;Synthesis||CG360||@W:Removing wire RREADY_M1IS6, as there is no assignment to it.||top.srr(2733);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2733||axi_interconnect_ntom.v(2238);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/2238
Implementation;Synthesis||CG360||@W:Removing wire RREADY_M1IS7, as there is no assignment to it.||top.srr(2734);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2734||axi_interconnect_ntom.v(2239);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/2239
Implementation;Synthesis||CG360||@W:Removing wire RREADY_M1IS8, as there is no assignment to it.||top.srr(2735);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2735||axi_interconnect_ntom.v(2240);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/2240
Implementation;Synthesis||CG360||@W:Removing wire RREADY_M1IS9, as there is no assignment to it.||top.srr(2736);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2736||axi_interconnect_ntom.v(2241);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/2241
Implementation;Synthesis||CG360||@W:Removing wire RREADY_M1IS10, as there is no assignment to it.||top.srr(2737);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2737||axi_interconnect_ntom.v(2242);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/2242
Implementation;Synthesis||CG360||@W:Removing wire RREADY_M1IS11, as there is no assignment to it.||top.srr(2738);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2738||axi_interconnect_ntom.v(2243);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/2243
Implementation;Synthesis||CG360||@W:Removing wire RREADY_M1IS12, as there is no assignment to it.||top.srr(2739);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2739||axi_interconnect_ntom.v(2244);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/2244
Implementation;Synthesis||CG360||@W:Removing wire RREADY_M1IS13, as there is no assignment to it.||top.srr(2740);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2740||axi_interconnect_ntom.v(2245);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/2245
Implementation;Synthesis||CG360||@W:Removing wire RREADY_M1IS14, as there is no assignment to it.||top.srr(2741);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2741||axi_interconnect_ntom.v(2246);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/2246
Implementation;Synthesis||CG360||@W:Removing wire RREADY_M1IS15, as there is no assignment to it.||top.srr(2742);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2742||axi_interconnect_ntom.v(2247);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/2247
Implementation;Synthesis||CG360||@W:Removing wire RREADY_M1IS16, as there is no assignment to it.||top.srr(2743);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2743||axi_interconnect_ntom.v(2248);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/2248
Implementation;Synthesis||CG360||@W:Removing wire RREADY_M2IS0, as there is no assignment to it.||top.srr(2744);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2744||axi_interconnect_ntom.v(2250);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/2250
Implementation;Synthesis||CG360||@W:Removing wire RREADY_M2IS1, as there is no assignment to it.||top.srr(2745);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2745||axi_interconnect_ntom.v(2251);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/2251
Implementation;Synthesis||CG360||@W:Removing wire RREADY_M2IS2, as there is no assignment to it.||top.srr(2746);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2746||axi_interconnect_ntom.v(2252);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/2252
Implementation;Synthesis||CG360||@W:Removing wire RREADY_M2IS3, as there is no assignment to it.||top.srr(2747);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2747||axi_interconnect_ntom.v(2253);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/2253
Implementation;Synthesis||CG360||@W:Removing wire RREADY_M2IS4, as there is no assignment to it.||top.srr(2748);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2748||axi_interconnect_ntom.v(2254);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/2254
Implementation;Synthesis||CG360||@W:Removing wire RREADY_M2IS5, as there is no assignment to it.||top.srr(2749);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2749||axi_interconnect_ntom.v(2255);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/2255
Implementation;Synthesis||CG360||@W:Removing wire RREADY_M2IS6, as there is no assignment to it.||top.srr(2750);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2750||axi_interconnect_ntom.v(2256);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/2256
Implementation;Synthesis||CG360||@W:Removing wire RREADY_M2IS7, as there is no assignment to it.||top.srr(2751);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2751||axi_interconnect_ntom.v(2257);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/2257
Implementation;Synthesis||CG360||@W:Removing wire RREADY_M2IS8, as there is no assignment to it.||top.srr(2752);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2752||axi_interconnect_ntom.v(2258);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/2258
Implementation;Synthesis||CG360||@W:Removing wire RREADY_M2IS9, as there is no assignment to it.||top.srr(2753);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2753||axi_interconnect_ntom.v(2259);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/2259
Implementation;Synthesis||CG360||@W:Removing wire RREADY_M2IS10, as there is no assignment to it.||top.srr(2754);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2754||axi_interconnect_ntom.v(2260);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/2260
Implementation;Synthesis||CG360||@W:Removing wire RREADY_M2IS11, as there is no assignment to it.||top.srr(2755);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2755||axi_interconnect_ntom.v(2261);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/2261
Implementation;Synthesis||CG360||@W:Removing wire RREADY_M2IS12, as there is no assignment to it.||top.srr(2756);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2756||axi_interconnect_ntom.v(2262);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/2262
Implementation;Synthesis||CG360||@W:Removing wire RREADY_M2IS13, as there is no assignment to it.||top.srr(2757);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2757||axi_interconnect_ntom.v(2263);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/2263
Implementation;Synthesis||CG360||@W:Removing wire RREADY_M2IS14, as there is no assignment to it.||top.srr(2758);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2758||axi_interconnect_ntom.v(2264);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/2264
Implementation;Synthesis||CG360||@W:Removing wire RREADY_M2IS15, as there is no assignment to it.||top.srr(2759);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2759||axi_interconnect_ntom.v(2265);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/2265
Implementation;Synthesis||CG360||@W:Removing wire RREADY_M2IS16, as there is no assignment to it.||top.srr(2760);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2760||axi_interconnect_ntom.v(2266);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/2266
Implementation;Synthesis||CG360||@W:Removing wire RREADY_M3IS0, as there is no assignment to it.||top.srr(2761);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2761||axi_interconnect_ntom.v(2268);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/2268
Implementation;Synthesis||CG360||@W:Removing wire RREADY_M3IS1, as there is no assignment to it.||top.srr(2762);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2762||axi_interconnect_ntom.v(2269);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/2269
Implementation;Synthesis||CG360||@W:Removing wire RREADY_M3IS2, as there is no assignment to it.||top.srr(2763);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2763||axi_interconnect_ntom.v(2270);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/2270
Implementation;Synthesis||CG360||@W:Removing wire RREADY_M3IS3, as there is no assignment to it.||top.srr(2764);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2764||axi_interconnect_ntom.v(2271);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/2271
Implementation;Synthesis||CG360||@W:Removing wire RREADY_M3IS4, as there is no assignment to it.||top.srr(2765);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2765||axi_interconnect_ntom.v(2272);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/2272
Implementation;Synthesis||CG360||@W:Removing wire RREADY_M3IS5, as there is no assignment to it.||top.srr(2766);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2766||axi_interconnect_ntom.v(2273);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/2273
Implementation;Synthesis||CG360||@W:Removing wire RREADY_M3IS6, as there is no assignment to it.||top.srr(2767);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2767||axi_interconnect_ntom.v(2274);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/2274
Implementation;Synthesis||CG360||@W:Removing wire RREADY_M3IS7, as there is no assignment to it.||top.srr(2768);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2768||axi_interconnect_ntom.v(2275);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/2275
Implementation;Synthesis||CG360||@W:Removing wire RREADY_M3IS8, as there is no assignment to it.||top.srr(2769);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2769||axi_interconnect_ntom.v(2276);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/2276
Implementation;Synthesis||CG360||@W:Removing wire RREADY_M3IS9, as there is no assignment to it.||top.srr(2770);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2770||axi_interconnect_ntom.v(2277);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/2277
Implementation;Synthesis||CG360||@W:Removing wire RREADY_M3IS10, as there is no assignment to it.||top.srr(2771);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2771||axi_interconnect_ntom.v(2278);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/2278
Implementation;Synthesis||CG360||@W:Removing wire RREADY_M3IS11, as there is no assignment to it.||top.srr(2772);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2772||axi_interconnect_ntom.v(2279);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/2279
Implementation;Synthesis||CG360||@W:Removing wire RREADY_M3IS12, as there is no assignment to it.||top.srr(2773);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2773||axi_interconnect_ntom.v(2280);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/2280
Implementation;Synthesis||CG360||@W:Removing wire RREADY_M3IS13, as there is no assignment to it.||top.srr(2774);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2774||axi_interconnect_ntom.v(2281);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/2281
Implementation;Synthesis||CG360||@W:Removing wire RREADY_M3IS14, as there is no assignment to it.||top.srr(2775);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2775||axi_interconnect_ntom.v(2282);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/2282
Implementation;Synthesis||CG360||@W:Removing wire RREADY_M3IS15, as there is no assignment to it.||top.srr(2776);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2776||axi_interconnect_ntom.v(2283);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/2283
Implementation;Synthesis||CG360||@W:Removing wire RREADY_M3IS16, as there is no assignment to it.||top.srr(2777);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2777||axi_interconnect_ntom.v(2284);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/2284
Implementation;Synthesis||CG360||@W:Removing wire BREADY_M1IS0, as there is no assignment to it.||top.srr(2778);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2778||axi_interconnect_ntom.v(2305);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/2305
Implementation;Synthesis||CG360||@W:Removing wire BREADY_M1IS1, as there is no assignment to it.||top.srr(2779);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2779||axi_interconnect_ntom.v(2306);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/2306
Implementation;Synthesis||CG360||@W:Removing wire BREADY_M1IS2, as there is no assignment to it.||top.srr(2780);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2780||axi_interconnect_ntom.v(2307);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/2307
Implementation;Synthesis||CG360||@W:Removing wire BREADY_M1IS3, as there is no assignment to it.||top.srr(2781);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2781||axi_interconnect_ntom.v(2308);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/2308
Implementation;Synthesis||CG360||@W:Removing wire BREADY_M1IS4, as there is no assignment to it.||top.srr(2782);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2782||axi_interconnect_ntom.v(2309);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/2309
Implementation;Synthesis||CG360||@W:Removing wire BREADY_M1IS5, as there is no assignment to it.||top.srr(2783);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2783||axi_interconnect_ntom.v(2310);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/2310
Implementation;Synthesis||CG360||@W:Removing wire BREADY_M1IS6, as there is no assignment to it.||top.srr(2784);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2784||axi_interconnect_ntom.v(2311);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/2311
Implementation;Synthesis||CG360||@W:Removing wire BREADY_M1IS7, as there is no assignment to it.||top.srr(2785);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2785||axi_interconnect_ntom.v(2312);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/2312
Implementation;Synthesis||CG360||@W:Removing wire BREADY_M1IS8, as there is no assignment to it.||top.srr(2786);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2786||axi_interconnect_ntom.v(2313);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/2313
Implementation;Synthesis||CG360||@W:Removing wire BREADY_M1IS9, as there is no assignment to it.||top.srr(2787);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2787||axi_interconnect_ntom.v(2314);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/2314
Implementation;Synthesis||CG360||@W:Removing wire BREADY_M1IS10, as there is no assignment to it.||top.srr(2788);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2788||axi_interconnect_ntom.v(2315);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/2315
Implementation;Synthesis||CG360||@W:Removing wire BREADY_M1IS11, as there is no assignment to it.||top.srr(2789);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2789||axi_interconnect_ntom.v(2316);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/2316
Implementation;Synthesis||CG360||@W:Removing wire BREADY_M1IS12, as there is no assignment to it.||top.srr(2790);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2790||axi_interconnect_ntom.v(2317);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/2317
Implementation;Synthesis||CG360||@W:Removing wire BREADY_M1IS13, as there is no assignment to it.||top.srr(2791);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2791||axi_interconnect_ntom.v(2318);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/2318
Implementation;Synthesis||CG360||@W:Removing wire BREADY_M1IS14, as there is no assignment to it.||top.srr(2792);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2792||axi_interconnect_ntom.v(2319);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/2319
Implementation;Synthesis||CG360||@W:Removing wire BREADY_M1IS15, as there is no assignment to it.||top.srr(2793);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2793||axi_interconnect_ntom.v(2320);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/2320
Implementation;Synthesis||CG360||@W:Removing wire BREADY_M1IS16, as there is no assignment to it.||top.srr(2794);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2794||axi_interconnect_ntom.v(2321);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/2321
Implementation;Synthesis||CG360||@W:Removing wire BREADY_M2IS0, as there is no assignment to it.||top.srr(2795);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2795||axi_interconnect_ntom.v(2323);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/2323
Implementation;Synthesis||CG360||@W:Removing wire BREADY_M2IS1, as there is no assignment to it.||top.srr(2796);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2796||axi_interconnect_ntom.v(2324);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/2324
Implementation;Synthesis||CG360||@W:Removing wire BREADY_M2IS2, as there is no assignment to it.||top.srr(2797);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2797||axi_interconnect_ntom.v(2325);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/2325
Implementation;Synthesis||CG360||@W:Removing wire BREADY_M2IS3, as there is no assignment to it.||top.srr(2798);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2798||axi_interconnect_ntom.v(2326);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/2326
Implementation;Synthesis||CG360||@W:Removing wire BREADY_M2IS4, as there is no assignment to it.||top.srr(2799);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2799||axi_interconnect_ntom.v(2327);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/2327
Implementation;Synthesis||CL169||@W:Pruning unused register AWVALID_M0_r. Make sure that there are no unused intermediate registers.||top.srr(2803);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2803||axi_interconnect_ntom.v(13018);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/13018
Implementation;Synthesis||CL169||@W:Pruning unused register AWADDR_M0_r[31:0]. Make sure that there are no unused intermediate registers.||top.srr(2804);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2804||axi_interconnect_ntom.v(13018);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/13018
Implementation;Synthesis||CL169||@W:Pruning unused register AWVALID_M1_r. Make sure that there are no unused intermediate registers.||top.srr(2805);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2805||axi_interconnect_ntom.v(13018);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/13018
Implementation;Synthesis||CL169||@W:Pruning unused register AWADDR_M1_r[31:0]. Make sure that there are no unused intermediate registers.||top.srr(2806);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2806||axi_interconnect_ntom.v(13018);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/13018
Implementation;Synthesis||CL169||@W:Pruning unused register AWVALID_M2_r. Make sure that there are no unused intermediate registers.||top.srr(2807);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2807||axi_interconnect_ntom.v(13018);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/13018
Implementation;Synthesis||CL169||@W:Pruning unused register AWADDR_M2_r[31:0]. Make sure that there are no unused intermediate registers.||top.srr(2808);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2808||axi_interconnect_ntom.v(13018);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/13018
Implementation;Synthesis||CL169||@W:Pruning unused register AWVALID_M3_r. Make sure that there are no unused intermediate registers.||top.srr(2809);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2809||axi_interconnect_ntom.v(13018);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/13018
Implementation;Synthesis||CL169||@W:Pruning unused register AWADDR_M3_r[31:0]. Make sure that there are no unused intermediate registers.||top.srr(2810);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2810||axi_interconnect_ntom.v(13018);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/13018
Implementation;Synthesis||CL169||@W:Pruning unused register slave_out_en_r0. Make sure that there are no unused intermediate registers.||top.srr(2811);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2811||axi_interconnect_ntom.v(13018);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/13018
Implementation;Synthesis||CL169||@W:Pruning unused register slave_out_en_r1. Make sure that there are no unused intermediate registers.||top.srr(2812);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2812||axi_interconnect_ntom.v(13018);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/13018
Implementation;Synthesis||CL169||@W:Pruning unused register slave_out_en_r2. Make sure that there are no unused intermediate registers.||top.srr(2813);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2813||axi_interconnect_ntom.v(13018);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/13018
Implementation;Synthesis||CL169||@W:Pruning unused register slave_out_en_r3. Make sure that there are no unused intermediate registers.||top.srr(2814);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2814||axi_interconnect_ntom.v(13018);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/13018
Implementation;Synthesis||CL169||@W:Pruning unused register slave_out_en_r4. Make sure that there are no unused intermediate registers.||top.srr(2815);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2815||axi_interconnect_ntom.v(13018);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/13018
Implementation;Synthesis||CL169||@W:Pruning unused register slave_out_en_r5. Make sure that there are no unused intermediate registers.||top.srr(2816);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2816||axi_interconnect_ntom.v(13018);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/13018
Implementation;Synthesis||CL169||@W:Pruning unused register slave_out_en_r6. Make sure that there are no unused intermediate registers.||top.srr(2817);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2817||axi_interconnect_ntom.v(13018);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/13018
Implementation;Synthesis||CL169||@W:Pruning unused register slave_out_en_r7. Make sure that there are no unused intermediate registers.||top.srr(2818);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2818||axi_interconnect_ntom.v(13018);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/13018
Implementation;Synthesis||CL169||@W:Pruning unused register slave_out_en_r8. Make sure that there are no unused intermediate registers.||top.srr(2819);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2819||axi_interconnect_ntom.v(13018);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/13018
Implementation;Synthesis||CL169||@W:Pruning unused register slave_out_en_r9. Make sure that there are no unused intermediate registers.||top.srr(2820);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2820||axi_interconnect_ntom.v(13018);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/13018
Implementation;Synthesis||CL169||@W:Pruning unused register slave_out_en_r10. Make sure that there are no unused intermediate registers.||top.srr(2821);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2821||axi_interconnect_ntom.v(13018);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/13018
Implementation;Synthesis||CL169||@W:Pruning unused register slave_out_en_r11. Make sure that there are no unused intermediate registers.||top.srr(2822);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2822||axi_interconnect_ntom.v(13018);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/13018
Implementation;Synthesis||CL169||@W:Pruning unused register slave_out_en_r12. Make sure that there are no unused intermediate registers.||top.srr(2823);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2823||axi_interconnect_ntom.v(13018);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/13018
Implementation;Synthesis||CL169||@W:Pruning unused register slave_out_en_r13. Make sure that there are no unused intermediate registers.||top.srr(2824);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2824||axi_interconnect_ntom.v(13018);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/13018
Implementation;Synthesis||CL169||@W:Pruning unused register slave_out_en_r14. Make sure that there are no unused intermediate registers.||top.srr(2825);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2825||axi_interconnect_ntom.v(13018);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/13018
Implementation;Synthesis||CL169||@W:Pruning unused register slave_out_en_r15. Make sure that there are no unused intermediate registers.||top.srr(2826);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2826||axi_interconnect_ntom.v(13018);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/13018
Implementation;Synthesis||CL169||@W:Pruning unused register slave_out_en_r16. Make sure that there are no unused intermediate registers.||top.srr(2827);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2827||axi_interconnect_ntom.v(13018);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/13018
Implementation;Synthesis||CL271||@W:Pruning unused bits 31 to 28 of ARADDR_IS16_gated_r[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(2828);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2828||axi_interconnect_ntom.v(6336);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/6336
Implementation;Synthesis||CL271||@W:Pruning unused bits 23 to 0 of ARADDR_IS16_gated_r[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(2829);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2829||axi_interconnect_ntom.v(6336);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/6336
Implementation;Synthesis||CL271||@W:Pruning unused bits 31 to 28 of AWADDR_IS16_gated_r[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(2830);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2830||axi_interconnect_ntom.v(6323);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/6323
Implementation;Synthesis||CL271||@W:Pruning unused bits 23 to 0 of AWADDR_IS16_gated_r[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(2831);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2831||axi_interconnect_ntom.v(6323);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/6323
Implementation;Synthesis||CG133||@W:Object AWID_M_FF1 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(2957);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2957||axi_master_stage.v(396);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v'/linenumber/396
Implementation;Synthesis||CG133||@W:Object AWADDR_M_FF1 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(2958);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2958||axi_master_stage.v(397);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v'/linenumber/397
Implementation;Synthesis||CG133||@W:Object AWLEN_M_FF1 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(2959);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2959||axi_master_stage.v(398);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v'/linenumber/398
Implementation;Synthesis||CG133||@W:Object AWSIZE_M_FF1 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(2960);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2960||axi_master_stage.v(399);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v'/linenumber/399
Implementation;Synthesis||CG133||@W:Object AWBURST_M_FF1 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(2961);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2961||axi_master_stage.v(400);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v'/linenumber/400
Implementation;Synthesis||CG133||@W:Object AWLOCK_M_FF1 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(2962);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2962||axi_master_stage.v(401);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v'/linenumber/401
Implementation;Synthesis||CG133||@W:Object AWCACHE_M_FF1 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(2963);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2963||axi_master_stage.v(402);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v'/linenumber/402
Implementation;Synthesis||CG133||@W:Object AWPROT_M_FF1 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(2964);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2964||axi_master_stage.v(403);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v'/linenumber/403
Implementation;Synthesis||CG133||@W:Object ARID_M_FF1 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(2965);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2965||axi_master_stage.v(406);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v'/linenumber/406
Implementation;Synthesis||CG133||@W:Object ARADDR_M_FF1 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(2966);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2966||axi_master_stage.v(407);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v'/linenumber/407
Implementation;Synthesis||CG133||@W:Object ARLEN_M_FF1 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(2967);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2967||axi_master_stage.v(408);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v'/linenumber/408
Implementation;Synthesis||CG133||@W:Object ARSIZE_M_FF1 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(2968);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2968||axi_master_stage.v(409);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v'/linenumber/409
Implementation;Synthesis||CG133||@W:Object ARBURST_M_FF1 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(2969);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2969||axi_master_stage.v(410);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v'/linenumber/410
Implementation;Synthesis||CL169||@W:Pruning unused register wrtrans_inprog_r. Make sure that there are no unused intermediate registers.||top.srr(2973);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2973||axi_master_stage.v(2640);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v'/linenumber/2640
Implementation;Synthesis||CL169||@W:Pruning unused register rdtrans_inprog_r. Make sure that there are no unused intermediate registers.||top.srr(2974);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2974||axi_master_stage.v(2630);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v'/linenumber/2630
Implementation;Synthesis||CL169||@W:Pruning unused register wr_wen_flag. Make sure that there are no unused intermediate registers.||top.srr(2975);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2975||axi_master_stage.v(2610);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v'/linenumber/2610
Implementation;Synthesis||CL169||@W:Pruning unused register rd_wen_flag. Make sure that there are no unused intermediate registers.||top.srr(2976);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2976||axi_master_stage.v(2590);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v'/linenumber/2590
Implementation;Synthesis||CL169||@W:Pruning unused register wr_ren_flag. Make sure that there are no unused intermediate registers.||top.srr(2977);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2977||axi_master_stage.v(2543);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v'/linenumber/2543
Implementation;Synthesis||CL169||@W:Pruning unused register rd_ren_flag. Make sure that there are no unused intermediate registers.||top.srr(2978);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2978||axi_master_stage.v(2532);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v'/linenumber/2532
Implementation;Synthesis||CL169||@W:Pruning unused register BID_M_r[3:0]. Make sure that there are no unused intermediate registers.||top.srr(2979);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2979||axi_master_stage.v(2477);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v'/linenumber/2477
Implementation;Synthesis||CL169||@W:Pruning unused register BVALID_M_r. Make sure that there are no unused intermediate registers.||top.srr(2980);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2980||axi_master_stage.v(2477);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v'/linenumber/2477
Implementation;Synthesis||CL169||@W:Pruning unused register BRESP_M_r[1:0]. Make sure that there are no unused intermediate registers.||top.srr(2981);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2981||axi_master_stage.v(2477);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v'/linenumber/2477
Implementation;Synthesis||CL169||@W:Pruning unused register genblk8.RVALID_M_pulse_r. Make sure that there are no unused intermediate registers.||top.srr(2982);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2982||axi_master_stage.v(2169);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v'/linenumber/2169
Implementation;Synthesis||CL169||@W:Pruning unused register gatedWA_Rdy. Make sure that there are no unused intermediate registers.||top.srr(2983);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2983||axi_master_stage.v(2093);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v'/linenumber/2093
Implementation;Synthesis||CL169||@W:Pruning unused register AWREADY_M_r. Make sure that there are no unused intermediate registers.||top.srr(2984);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2984||axi_master_stage.v(2065);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v'/linenumber/2065
Implementation;Synthesis||CL169||@W:Pruning unused register ARREADY_M_r. Make sure that there are no unused intermediate registers.||top.srr(2985);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2985||axi_master_stage.v(2065);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v'/linenumber/2065
Implementation;Synthesis||CL169||@W:Pruning unused register WREADY_M_r. Make sure that there are no unused intermediate registers.||top.srr(2986);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2986||axi_master_stage.v(2065);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v'/linenumber/2065
Implementation;Synthesis||CL169||@W:Pruning unused register WVALID_MI_r1. Make sure that there are no unused intermediate registers.||top.srr(2987);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2987||axi_master_stage.v(2018);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v'/linenumber/2018
Implementation;Synthesis||CL169||@W:Pruning unused register WVALID_MI_r2. Make sure that there are no unused intermediate registers.||top.srr(2988);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2988||axi_master_stage.v(2018);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v'/linenumber/2018
Implementation;Synthesis||CL169||@W:Pruning unused register WREADY_IM_r. Make sure that there are no unused intermediate registers.||top.srr(2989);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2989||axi_master_stage.v(1994);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v'/linenumber/1994
Implementation;Synthesis||CL169||@W:Pruning unused register RVALID_IM_r. Make sure that there are no unused intermediate registers.||top.srr(2990);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2990||axi_master_stage.v(1975);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v'/linenumber/1975
Implementation;Synthesis||CL169||@W:Pruning unused register BVALID_IM_r1. Make sure that there are no unused intermediate registers.||top.srr(2991);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2991||axi_master_stage.v(1975);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v'/linenumber/1975
Implementation;Synthesis||CL169||@W:Pruning unused register RVALID_M_r. Make sure that there are no unused intermediate registers.||top.srr(2992);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2992||axi_master_stage.v(1975);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v'/linenumber/1975
Implementation;Synthesis||CL169||@W:Pruning unused register RREADY_M_r. Make sure that there are no unused intermediate registers.||top.srr(2993);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2993||axi_master_stage.v(1975);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v'/linenumber/1975
Implementation;Synthesis||CL169||@W:Pruning unused register genblk4.RVALID_M_pulse. Make sure that there are no unused intermediate registers.||top.srr(2994);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2994||axi_master_stage.v(1620);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v'/linenumber/1620
Implementation;Synthesis||CL169||@W:Pruning unused register genblk4.RID_M_pulse[5:0]. Make sure that there are no unused intermediate registers.||top.srr(2995);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2995||axi_master_stage.v(1620);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v'/linenumber/1620
Implementation;Synthesis||CL169||@W:Pruning unused register genblk4.RRESP_M_pulse[1:0]. Make sure that there are no unused intermediate registers.||top.srr(2996);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2996||axi_master_stage.v(1620);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v'/linenumber/1620
Implementation;Synthesis||CL169||@W:Pruning unused register genblk4.RDATA_M_pulse[63:0]. Make sure that there are no unused intermediate registers.||top.srr(2997);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2997||axi_master_stage.v(1620);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v'/linenumber/1620
Implementation;Synthesis||CL169||@W:Pruning unused register genblk4.RLAST_M_pulse. Make sure that there are no unused intermediate registers.||top.srr(2998);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2998||axi_master_stage.v(1620);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v'/linenumber/1620
Implementation;Synthesis||CL169||@W:Pruning unused register genblk4.BID_M_FF1[5:0]. Make sure that there are no unused intermediate registers.||top.srr(2999);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2999||axi_master_stage.v(1593);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v'/linenumber/1593
Implementation;Synthesis||CL169||@W:Pruning unused register genblk4.BRESP_M_FF1[1:0]. Make sure that there are no unused intermediate registers.||top.srr(3000);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3000||axi_master_stage.v(1593);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v'/linenumber/1593
Implementation;Synthesis||CL169||@W:Pruning unused register genblk4.RID_M_FF1[5:0]. Make sure that there are no unused intermediate registers.||top.srr(3001);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3001||axi_master_stage.v(1593);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v'/linenumber/1593
Implementation;Synthesis||CL169||@W:Pruning unused register genblk4.RDATA_M_FF1[63:0]. Make sure that there are no unused intermediate registers.||top.srr(3002);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3002||axi_master_stage.v(1593);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v'/linenumber/1593
Implementation;Synthesis||CL169||@W:Pruning unused register genblk4.RRESP_M_FF1[1:0]. Make sure that there are no unused intermediate registers.||top.srr(3003);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3003||axi_master_stage.v(1593);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v'/linenumber/1593
Implementation;Synthesis||CL169||@W:Pruning unused register genblk4.RLAST_M_FF1. Make sure that there are no unused intermediate registers.||top.srr(3004);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3004||axi_master_stage.v(1593);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v'/linenumber/1593
Implementation;Synthesis||CL169||@W:Pruning unused register genblk4.RVALID_M_FF1. Make sure that there are no unused intermediate registers.||top.srr(3005);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3005||axi_master_stage.v(1593);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v'/linenumber/1593
Implementation;Synthesis||CL271||@W:Pruning unused bits 5 to 4 of genblk8.RID_M_int[5:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(3008);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3008||axi_master_stage.v(2208);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v'/linenumber/2208
Implementation;Synthesis||CL271||@W:Pruning unused bits 5 to 2 of genblk4.BID_M_pulse[5:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(3009);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3009||axi_master_stage.v(1647);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v'/linenumber/1647
Implementation;Synthesis||CL271||@W:Pruning unused bits 5 to 2 of genblk4.BID_M_INPFF1[5:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(3010);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3010||axi_master_stage.v(1549);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v'/linenumber/1549
Implementation;Synthesis||CL271||@W:Pruning unused bits 31 to 28 of genblk4.prev_AWADDR[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(3011);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3011||axi_master_stage.v(1296);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v'/linenumber/1296
Implementation;Synthesis||CL271||@W:Pruning unused bits 23 to 0 of genblk4.prev_AWADDR[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(3012);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3012||axi_master_stage.v(1296);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v'/linenumber/1296
Implementation;Synthesis||CL271||@W:Pruning unused bits 31 to 28 of genblk4.prev_ARADDR[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(3013);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3013||axi_master_stage.v(1296);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v'/linenumber/1296
Implementation;Synthesis||CL271||@W:Pruning unused bits 23 to 0 of genblk4.prev_ARADDR[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(3014);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3014||axi_master_stage.v(1296);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v'/linenumber/1296
Implementation;Synthesis||CL207||@W:All reachable assignments to wr_rdcntr[3:0] assign 0, register removed by optimization.||top.srr(3015);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3015||axi_master_stage.v(2543);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v'/linenumber/2543
Implementation;Synthesis||CL207||@W:All reachable assignments to rd_rdcntr[3:0] assign 0, register removed by optimization.||top.srr(3016);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3016||axi_master_stage.v(2532);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v'/linenumber/2532
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk4.ARID_M_INPFF1[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3017);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3017||axi_master_stage.v(1296);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v'/linenumber/1296
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk4.ARID_M_INPFF1[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3018);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3018||axi_master_stage.v(1296);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v'/linenumber/1296
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk4.AWID_M_INPFF1[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3019);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3019||axi_master_stage.v(1296);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v'/linenumber/1296
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk4.AWID_M_INPFF1[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3020);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3020||axi_master_stage.v(1296);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v'/linenumber/1296
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk4.WID_M_INPFF1[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3021);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3021||axi_master_stage.v(1439);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v'/linenumber/1439
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk4.WID_M_INPFF1[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3022);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3022||axi_master_stage.v(1439);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v'/linenumber/1439
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk8.RID_M_int[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3023);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3023||axi_master_stage.v(2208);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v'/linenumber/2208
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk8.RID_M_int[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3024);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3024||axi_master_stage.v(2208);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v'/linenumber/2208
Implementation;Synthesis||CL279||@W:Pruning register bits 3 to 2 of genblk8.RID_M_int[3:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(3025);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3025||axi_master_stage.v(2208);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v'/linenumber/2208
Implementation;Synthesis||CL279||@W:Pruning register bits 3 to 2 of genblk4.ARID_M_INPFF1[5:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(3026);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3026||axi_master_stage.v(1296);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v'/linenumber/1296
Implementation;Synthesis||CL279||@W:Pruning register bits 3 to 2 of genblk4.AWID_M_INPFF1[5:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(3027);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3027||axi_master_stage.v(1296);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v'/linenumber/1296
Implementation;Synthesis||CL279||@W:Pruning register bits 3 to 2 of genblk4.WID_M_INPFF1[5:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(3028);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3028||axi_master_stage.v(1439);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v'/linenumber/1439
Implementation;Synthesis||CL318||@W:*Output AWREADY_M1 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3155);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3155||coreaxi.v(1144);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v'/linenumber/1144
Implementation;Synthesis||CL318||@W:*Output WREADY_M1 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3156);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3156||coreaxi.v(1151);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v'/linenumber/1151
Implementation;Synthesis||CL318||@W:*Output BID_M1 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3157);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3157||coreaxi.v(1153);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v'/linenumber/1153
Implementation;Synthesis||CL318||@W:*Output BRESP_M1 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3158);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3158||coreaxi.v(1154);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v'/linenumber/1154
Implementation;Synthesis||CL318||@W:*Output BVALID_M1 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3159);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3159||coreaxi.v(1155);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v'/linenumber/1155
Implementation;Synthesis||CL318||@W:*Output ARREADY_M1 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3160);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3160||coreaxi.v(1167);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v'/linenumber/1167
Implementation;Synthesis||CL318||@W:*Output RID_M1 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3161);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3161||coreaxi.v(1169);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v'/linenumber/1169
Implementation;Synthesis||CL318||@W:*Output RDATA_M1 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3162);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3162||coreaxi.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v'/linenumber/1170
Implementation;Synthesis||CL318||@W:*Output RRESP_M1 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3163);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3163||coreaxi.v(1171);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v'/linenumber/1171
Implementation;Synthesis||CL318||@W:*Output RLAST_M1 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3164);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3164||coreaxi.v(1172);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v'/linenumber/1172
Implementation;Synthesis||CL318||@W:*Output RVALID_M1 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3165);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3165||coreaxi.v(1173);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v'/linenumber/1173
Implementation;Synthesis||CL318||@W:*Output AWREADY_M2 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3166);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3166||coreaxi.v(1187);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v'/linenumber/1187
Implementation;Synthesis||CL318||@W:*Output WREADY_M2 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3167);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3167||coreaxi.v(1194);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v'/linenumber/1194
Implementation;Synthesis||CL318||@W:*Output BID_M2 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3168);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3168||coreaxi.v(1196);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v'/linenumber/1196
Implementation;Synthesis||CL318||@W:*Output BRESP_M2 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3169);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3169||coreaxi.v(1197);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v'/linenumber/1197
Implementation;Synthesis||CL318||@W:*Output BVALID_M2 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3170);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3170||coreaxi.v(1198);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v'/linenumber/1198
Implementation;Synthesis||CL318||@W:*Output ARREADY_M2 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3171);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3171||coreaxi.v(1210);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v'/linenumber/1210
Implementation;Synthesis||CL318||@W:*Output RID_M2 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3172);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3172||coreaxi.v(1212);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v'/linenumber/1212
Implementation;Synthesis||CL318||@W:*Output RDATA_M2 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3173);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3173||coreaxi.v(1213);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v'/linenumber/1213
Implementation;Synthesis||CL318||@W:*Output RRESP_M2 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3174);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3174||coreaxi.v(1214);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v'/linenumber/1214
Implementation;Synthesis||CL318||@W:*Output RLAST_M2 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3175);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3175||coreaxi.v(1215);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v'/linenumber/1215
Implementation;Synthesis||CL318||@W:*Output RVALID_M2 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3176);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3176||coreaxi.v(1216);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v'/linenumber/1216
Implementation;Synthesis||CL318||@W:*Output AWREADY_M3 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3177);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3177||coreaxi.v(1230);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v'/linenumber/1230
Implementation;Synthesis||CL318||@W:*Output WREADY_M3 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3178);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3178||coreaxi.v(1237);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v'/linenumber/1237
Implementation;Synthesis||CL318||@W:*Output BID_M3 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3179);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3179||coreaxi.v(1239);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v'/linenumber/1239
Implementation;Synthesis||CL318||@W:*Output BRESP_M3 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3180);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3180||coreaxi.v(1240);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v'/linenumber/1240
Implementation;Synthesis||CL318||@W:*Output BVALID_M3 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3181);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3181||coreaxi.v(1241);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v'/linenumber/1241
Implementation;Synthesis||CL318||@W:*Output ARREADY_M3 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3182);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3182||coreaxi.v(1253);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v'/linenumber/1253
Implementation;Synthesis||CL318||@W:*Output RID_M3 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3183);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3183||coreaxi.v(1255);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v'/linenumber/1255
Implementation;Synthesis||CL318||@W:*Output RDATA_M3 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3184);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3184||coreaxi.v(1256);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v'/linenumber/1256
Implementation;Synthesis||CL318||@W:*Output RRESP_M3 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3185);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3185||coreaxi.v(1257);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v'/linenumber/1257
Implementation;Synthesis||CL318||@W:*Output RLAST_M3 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3186);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3186||coreaxi.v(1258);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v'/linenumber/1258
Implementation;Synthesis||CL318||@W:*Output RVALID_M3 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3187);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3187||coreaxi.v(1259);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v'/linenumber/1259
Implementation;Synthesis||CL318||@W:*Output AWID_S0 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3188);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3188||coreaxi.v(1264);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v'/linenumber/1264
Implementation;Synthesis||CL318||@W:*Output AWADDR_S0 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3189);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3189||coreaxi.v(1265);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v'/linenumber/1265
Implementation;Synthesis||CL318||@W:*Output AWLEN_S0 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3190);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3190||coreaxi.v(1266);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v'/linenumber/1266
Implementation;Synthesis||CL318||@W:*Output AWSIZE_S0 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3191);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3191||coreaxi.v(1267);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v'/linenumber/1267
Implementation;Synthesis||CL318||@W:*Output AWBURST_S0 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3192);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3192||coreaxi.v(1268);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v'/linenumber/1268
Implementation;Synthesis||CL318||@W:*Output AWLOCK_S0 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3193);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3193||coreaxi.v(1269);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v'/linenumber/1269
Implementation;Synthesis||CL318||@W:*Output AWCACHE_S0 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3194);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3194||coreaxi.v(1270);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v'/linenumber/1270
Implementation;Synthesis||CL318||@W:*Output AWPROT_S0 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3195);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3195||coreaxi.v(1271);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v'/linenumber/1271
Implementation;Synthesis||CL318||@W:*Output AWVALID_S0 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3196);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3196||coreaxi.v(1272);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v'/linenumber/1272
Implementation;Synthesis||CL318||@W:*Output WID_S0 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3197);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3197||coreaxi.v(1275);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v'/linenumber/1275
Implementation;Synthesis||CL318||@W:*Output WDATA_S0 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3198);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3198||coreaxi.v(1276);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v'/linenumber/1276
Implementation;Synthesis||CL318||@W:*Output WSTRB_S0 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3199);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3199||coreaxi.v(1277);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v'/linenumber/1277
Implementation;Synthesis||CL318||@W:*Output WLAST_S0 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3200);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3200||coreaxi.v(1278);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v'/linenumber/1278
Implementation;Synthesis||CL318||@W:*Output WVALID_S0 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3201);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3201||coreaxi.v(1279);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v'/linenumber/1279
Implementation;Synthesis||CL318||@W:*Output BREADY_S0 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3202);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3202||coreaxi.v(1285);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v'/linenumber/1285
Implementation;Synthesis||CL318||@W:*Output ARID_S0 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3203);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3203||coreaxi.v(1287);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v'/linenumber/1287
Implementation;Synthesis||CL318||@W:*Output ARADDR_S0 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3204);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3204||coreaxi.v(1288);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v'/linenumber/1288
Implementation;Synthesis||CL318||@W:*Output ARLEN_S0 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3205);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3205||coreaxi.v(1289);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v'/linenumber/1289
Implementation;Synthesis||CL318||@W:*Output ARSIZE_S0 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3206);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3206||coreaxi.v(1290);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v'/linenumber/1290
Implementation;Synthesis||CL318||@W:*Output ARBURST_S0 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3207);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3207||coreaxi.v(1291);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v'/linenumber/1291
Implementation;Synthesis||CL318||@W:*Output ARLOCK_S0 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3208);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3208||coreaxi.v(1292);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v'/linenumber/1292
Implementation;Synthesis||CL318||@W:*Output ARCACHE_S0 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3209);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3209||coreaxi.v(1293);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v'/linenumber/1293
Implementation;Synthesis||CL318||@W:*Output ARPROT_S0 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3210);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3210||coreaxi.v(1294);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v'/linenumber/1294
Implementation;Synthesis||CL318||@W:*Output ARVALID_S0 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3211);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3211||coreaxi.v(1295);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v'/linenumber/1295
Implementation;Synthesis||CL318||@W:*Output RREADY_S0 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3212);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3212||coreaxi.v(1303);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v'/linenumber/1303
Implementation;Synthesis||CL318||@W:*Output AWID_S1 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3213);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3213||coreaxi.v(1307);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v'/linenumber/1307
Implementation;Synthesis||CL318||@W:*Output AWADDR_S1 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3214);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3214||coreaxi.v(1308);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v'/linenumber/1308
Implementation;Synthesis||CL318||@W:*Output AWLEN_S1 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3215);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3215||coreaxi.v(1309);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v'/linenumber/1309
Implementation;Synthesis||CL318||@W:*Output AWSIZE_S1 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3216);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3216||coreaxi.v(1310);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v'/linenumber/1310
Implementation;Synthesis||CL318||@W:*Output AWBURST_S1 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3217);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3217||coreaxi.v(1311);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v'/linenumber/1311
Implementation;Synthesis||CL318||@W:*Output AWLOCK_S1 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3218);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3218||coreaxi.v(1312);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v'/linenumber/1312
Implementation;Synthesis||CL318||@W:*Output AWCACHE_S1 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3219);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3219||coreaxi.v(1313);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v'/linenumber/1313
Implementation;Synthesis||CL318||@W:*Output AWPROT_S1 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3220);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3220||coreaxi.v(1314);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v'/linenumber/1314
Implementation;Synthesis||CL318||@W:*Output AWVALID_S1 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3221);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3221||coreaxi.v(1315);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v'/linenumber/1315
Implementation;Synthesis||CL318||@W:*Output WID_S1 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3222);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3222||coreaxi.v(1318);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v'/linenumber/1318
Implementation;Synthesis||CL318||@W:*Output WDATA_S1 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3223);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3223||coreaxi.v(1319);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v'/linenumber/1319
Implementation;Synthesis||CL318||@W:*Output WSTRB_S1 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3224);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3224||coreaxi.v(1320);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v'/linenumber/1320
Implementation;Synthesis||CL318||@W:*Output WLAST_S1 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3225);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3225||coreaxi.v(1321);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v'/linenumber/1321
Implementation;Synthesis||CL318||@W:*Output WVALID_S1 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3226);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3226||coreaxi.v(1322);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v'/linenumber/1322
Implementation;Synthesis||CL318||@W:*Output BREADY_S1 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3227);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3227||coreaxi.v(1328);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v'/linenumber/1328
Implementation;Synthesis||CL318||@W:*Output ARID_S1 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3228);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3228||coreaxi.v(1330);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v'/linenumber/1330
Implementation;Synthesis||CL318||@W:*Output ARADDR_S1 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3229);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3229||coreaxi.v(1331);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v'/linenumber/1331
Implementation;Synthesis||CL318||@W:*Output ARLEN_S1 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3230);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3230||coreaxi.v(1332);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v'/linenumber/1332
Implementation;Synthesis||CL318||@W:*Output ARSIZE_S1 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3231);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3231||coreaxi.v(1333);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v'/linenumber/1333
Implementation;Synthesis||CL318||@W:*Output ARBURST_S1 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3232);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3232||coreaxi.v(1334);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v'/linenumber/1334
Implementation;Synthesis||CL318||@W:*Output ARLOCK_S1 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3233);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3233||coreaxi.v(1335);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v'/linenumber/1335
Implementation;Synthesis||CL318||@W:*Output ARCACHE_S1 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3234);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3234||coreaxi.v(1336);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v'/linenumber/1336
Implementation;Synthesis||CL318||@W:*Output ARPROT_S1 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3235);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3235||coreaxi.v(1337);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v'/linenumber/1337
Implementation;Synthesis||CL318||@W:*Output ARVALID_S1 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3236);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3236||coreaxi.v(1338);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v'/linenumber/1338
Implementation;Synthesis||CL318||@W:*Output RREADY_S1 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3237);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3237||coreaxi.v(1346);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v'/linenumber/1346
Implementation;Synthesis||CL318||@W:*Output AWID_S2 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3238);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3238||coreaxi.v(1350);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v'/linenumber/1350
Implementation;Synthesis||CL318||@W:*Output AWADDR_S2 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3239);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3239||coreaxi.v(1351);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v'/linenumber/1351
Implementation;Synthesis||CL318||@W:*Output AWLEN_S2 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3240);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3240||coreaxi.v(1352);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v'/linenumber/1352
Implementation;Synthesis||CL318||@W:*Output AWSIZE_S2 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3241);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3241||coreaxi.v(1353);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v'/linenumber/1353
Implementation;Synthesis||CL318||@W:*Output AWBURST_S2 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3242);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3242||coreaxi.v(1354);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v'/linenumber/1354
Implementation;Synthesis||CL318||@W:*Output AWLOCK_S2 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3243);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3243||coreaxi.v(1355);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v'/linenumber/1355
Implementation;Synthesis||CL318||@W:*Output AWCACHE_S2 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3244);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3244||coreaxi.v(1356);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v'/linenumber/1356
Implementation;Synthesis||CL318||@W:*Output AWPROT_S2 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3245);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3245||coreaxi.v(1357);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v'/linenumber/1357
Implementation;Synthesis||CL318||@W:*Output AWVALID_S2 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3246);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3246||coreaxi.v(1358);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v'/linenumber/1358
Implementation;Synthesis||CL318||@W:*Output WID_S2 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3247);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3247||coreaxi.v(1361);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v'/linenumber/1361
Implementation;Synthesis||CL318||@W:*Output WDATA_S2 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3248);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3248||coreaxi.v(1362);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v'/linenumber/1362
Implementation;Synthesis||CL318||@W:*Output WSTRB_S2 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3249);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3249||coreaxi.v(1363);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v'/linenumber/1363
Implementation;Synthesis||CL318||@W:*Output WLAST_S2 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3250);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3250||coreaxi.v(1364);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v'/linenumber/1364
Implementation;Synthesis||CL318||@W:*Output WVALID_S2 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3251);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3251||coreaxi.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v'/linenumber/1365
Implementation;Synthesis||CL318||@W:*Output BREADY_S2 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3252);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3252||coreaxi.v(1371);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v'/linenumber/1371
Implementation;Synthesis||CL318||@W:*Output ARID_S2 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3253);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3253||coreaxi.v(1373);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v'/linenumber/1373
Implementation;Synthesis||CL318||@W:*Output ARADDR_S2 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3254);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3254||coreaxi.v(1374);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v'/linenumber/1374
Implementation;Synthesis||CL260||@W:Pruning register bit 3 of WID_MI[5:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(3259);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3259||axi_master_stage.v(2138);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v'/linenumber/2138
Implementation;Synthesis||CL189||@N: Register bit WID_MI[2] is always 0.||top.srr(3260);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3260||axi_master_stage.v(2138);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v'/linenumber/2138
Implementation;Synthesis||CL260||@W:Pruning register bit 2 of WID_MI[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(3261);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3261||axi_master_stage.v(2138);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v'/linenumber/2138
Implementation;Synthesis||CL246||@W:Input port bits 5 to 2 of BID_IM[5:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(3262);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3262||axi_master_stage.v(334);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v'/linenumber/334
Implementation;Synthesis||CL246||@W:Input port bits 5 to 4 of RID_IM[5:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(3263);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3263||axi_master_stage.v(350);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v'/linenumber/350
Implementation;Synthesis||CL156||@W:*Input BVALID_SI to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(3265);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3265||axi_matrix_s.v(1007);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_s.v'/linenumber/1007
Implementation;Synthesis||CL156||@W:*Input BREADY_IS to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(3266);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3266||axi_matrix_s.v(712);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_s.v'/linenumber/712
Implementation;Synthesis||CL159||@N: Input AWID_M1 is unused.||top.srr(3267);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3267||axi_matrix_s.v(668);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_s.v'/linenumber/668
Implementation;Synthesis||CL159||@N: Input AWID_M2 is unused.||top.srr(3268);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3268||axi_matrix_s.v(669);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_s.v'/linenumber/669
Implementation;Synthesis||CL159||@N: Input AWID_M3 is unused.||top.srr(3269);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3269||axi_matrix_s.v(670);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_s.v'/linenumber/670
Implementation;Synthesis||CL279||@W:Pruning register bits 3 to 2 of genblk1.MST_RDGNT_NUM[3:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(3271);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3271||axi_rdmatrix_4Mto1S.v(621);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v'/linenumber/621
Implementation;Synthesis||CL189||@N: Register bit genblk1.MST_RDGNT_NUM[1] is always 0.||top.srr(3272);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3272||axi_rdmatrix_4Mto1S.v(621);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v'/linenumber/621
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of genblk1.MST_RDGNT_NUM[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(3273);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3273||axi_rdmatrix_4Mto1S.v(621);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v'/linenumber/621
Implementation;Synthesis||CL246||@W:Input port bits 31 to 28 of ARADDR_M0[31:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(3274);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3274||axi_rdmatrix_4Mto1S.v(294);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v'/linenumber/294
Implementation;Synthesis||CL246||@W:Input port bits 23 to 0 of ARADDR_M0[31:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(3275);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3275||axi_rdmatrix_4Mto1S.v(294);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v'/linenumber/294
Implementation;Synthesis||CL246||@W:Input port bits 31 to 28 of ARADDR_M1[31:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(3276);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3276||axi_rdmatrix_4Mto1S.v(297);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v'/linenumber/297
Implementation;Synthesis||CL246||@W:Input port bits 23 to 0 of ARADDR_M1[31:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(3277);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3277||axi_rdmatrix_4Mto1S.v(297);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v'/linenumber/297
Implementation;Synthesis||CL246||@W:Input port bits 31 to 28 of ARADDR_M2[31:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(3278);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3278||axi_rdmatrix_4Mto1S.v(300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v'/linenumber/300
Implementation;Synthesis||CL246||@W:Input port bits 23 to 0 of ARADDR_M2[31:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(3279);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3279||axi_rdmatrix_4Mto1S.v(300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v'/linenumber/300
Implementation;Synthesis||CL246||@W:Input port bits 31 to 28 of ARADDR_M3[31:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(3280);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3280||axi_rdmatrix_4Mto1S.v(303);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v'/linenumber/303
Implementation;Synthesis||CL246||@W:Input port bits 23 to 0 of ARADDR_M3[31:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(3281);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3281||axi_rdmatrix_4Mto1S.v(303);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v'/linenumber/303
Implementation;Synthesis||CL159||@N: Input ARID_MI1 is unused.||top.srr(3282);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3282||axi_rdmatrix_4Mto1S.v(329);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v'/linenumber/329
Implementation;Synthesis||CL159||@N: Input ARADDR_MI1 is unused.||top.srr(3283);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3283||axi_rdmatrix_4Mto1S.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v'/linenumber/330
Implementation;Synthesis||CL159||@N: Input ARLEN_MI1 is unused.||top.srr(3284);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3284||axi_rdmatrix_4Mto1S.v(331);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v'/linenumber/331
Implementation;Synthesis||CL159||@N: Input ARSIZE_MI1 is unused.||top.srr(3285);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3285||axi_rdmatrix_4Mto1S.v(332);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v'/linenumber/332
Implementation;Synthesis||CL159||@N: Input ARBURST_MI1 is unused.||top.srr(3286);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3286||axi_rdmatrix_4Mto1S.v(333);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v'/linenumber/333
Implementation;Synthesis||CL159||@N: Input ARCACHE_MI1 is unused.||top.srr(3287);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3287||axi_rdmatrix_4Mto1S.v(335);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v'/linenumber/335
Implementation;Synthesis||CL159||@N: Input ARPROT_MI1 is unused.||top.srr(3288);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3288||axi_rdmatrix_4Mto1S.v(336);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v'/linenumber/336
Implementation;Synthesis||CL159||@N: Input ARVALID_MI1 is unused.||top.srr(3289);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3289||axi_rdmatrix_4Mto1S.v(337);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v'/linenumber/337
Implementation;Synthesis||CL159||@N: Input ARID_MI2 is unused.||top.srr(3290);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3290||axi_rdmatrix_4Mto1S.v(342);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v'/linenumber/342
Implementation;Synthesis||CL159||@N: Input ARADDR_MI2 is unused.||top.srr(3291);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3291||axi_rdmatrix_4Mto1S.v(343);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v'/linenumber/343
Implementation;Synthesis||CL159||@N: Input ARLEN_MI2 is unused.||top.srr(3292);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3292||axi_rdmatrix_4Mto1S.v(344);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v'/linenumber/344
Implementation;Synthesis||CL159||@N: Input ARSIZE_MI2 is unused.||top.srr(3293);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3293||axi_rdmatrix_4Mto1S.v(345);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v'/linenumber/345
Implementation;Synthesis||CL159||@N: Input ARBURST_MI2 is unused.||top.srr(3294);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3294||axi_rdmatrix_4Mto1S.v(346);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v'/linenumber/346
Implementation;Synthesis||CL159||@N: Input ARCACHE_MI2 is unused.||top.srr(3295);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3295||axi_rdmatrix_4Mto1S.v(348);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v'/linenumber/348
Implementation;Synthesis||CL159||@N: Input ARPROT_MI2 is unused.||top.srr(3296);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3296||axi_rdmatrix_4Mto1S.v(349);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v'/linenumber/349
Implementation;Synthesis||CL159||@N: Input ARVALID_MI2 is unused.||top.srr(3297);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3297||axi_rdmatrix_4Mto1S.v(350);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v'/linenumber/350
Implementation;Synthesis||CL159||@N: Input ARID_MI3 is unused.||top.srr(3298);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3298||axi_rdmatrix_4Mto1S.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v'/linenumber/355
Implementation;Synthesis||CL159||@N: Input ARADDR_MI3 is unused.||top.srr(3299);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3299||axi_rdmatrix_4Mto1S.v(356);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v'/linenumber/356
Implementation;Synthesis||CL159||@N: Input ARLEN_MI3 is unused.||top.srr(3300);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3300||axi_rdmatrix_4Mto1S.v(357);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v'/linenumber/357
Implementation;Synthesis||CL159||@N: Input ARSIZE_MI3 is unused.||top.srr(3301);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3301||axi_rdmatrix_4Mto1S.v(358);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v'/linenumber/358
Implementation;Synthesis||CL159||@N: Input ARBURST_MI3 is unused.||top.srr(3302);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3302||axi_rdmatrix_4Mto1S.v(359);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v'/linenumber/359
Implementation;Synthesis||CL159||@N: Input ARCACHE_MI3 is unused.||top.srr(3303);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3303||axi_rdmatrix_4Mto1S.v(361);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v'/linenumber/361
Implementation;Synthesis||CL159||@N: Input ARPROT_MI3 is unused.||top.srr(3304);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3304||axi_rdmatrix_4Mto1S.v(362);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v'/linenumber/362
Implementation;Synthesis||CL159||@N: Input ARVALID_MI3 is unused.||top.srr(3305);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3305||axi_rdmatrix_4Mto1S.v(363);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v'/linenumber/363
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register rd_curr_state.||top.srr(3307);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3307||axi_ra_arbiter.v(258);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_ra_arbiter.v'/linenumber/258
Implementation;Synthesis||CL159||@N: Input wr_lock_high is unused.||top.srr(3324);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3324||axi_ra_arbiter.v(145);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_ra_arbiter.v'/linenumber/145
Implementation;Synthesis||CL159||@N: Input wr_normal_high is unused.||top.srr(3325);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3325||axi_ra_arbiter.v(149);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_ra_arbiter.v'/linenumber/149
Implementation;Synthesis||CL159||@N: Input mst_rd_inprog0 is unused.||top.srr(3326);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3326||axi_ra_arbiter.v(150);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_ra_arbiter.v'/linenumber/150
Implementation;Synthesis||CL159||@N: Input mst_rd_inprog1 is unused.||top.srr(3327);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3327||axi_ra_arbiter.v(151);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_ra_arbiter.v'/linenumber/151
Implementation;Synthesis||CL159||@N: Input mst_rd_inprog2 is unused.||top.srr(3328);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3328||axi_ra_arbiter.v(152);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_ra_arbiter.v'/linenumber/152
Implementation;Synthesis||CL159||@N: Input mst_rd_inprog3 is unused.||top.srr(3329);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3329||axi_ra_arbiter.v(153);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_ra_arbiter.v'/linenumber/153
Implementation;Synthesis||CL159||@N: Input mst_wr_inprog0 is unused.||top.srr(3330);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3330||axi_ra_arbiter.v(154);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_ra_arbiter.v'/linenumber/154
Implementation;Synthesis||CL159||@N: Input mst_wr_inprog1 is unused.||top.srr(3331);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3331||axi_ra_arbiter.v(155);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_ra_arbiter.v'/linenumber/155
Implementation;Synthesis||CL159||@N: Input mst_wr_inprog2 is unused.||top.srr(3332);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3332||axi_ra_arbiter.v(156);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_ra_arbiter.v'/linenumber/156
Implementation;Synthesis||CL159||@N: Input mst_wr_inprog3 is unused.||top.srr(3333);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3333||axi_ra_arbiter.v(157);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_ra_arbiter.v'/linenumber/157
Implementation;Synthesis||CL159||@N: Input WID_MI1 is unused.||top.srr(3336);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3336||axi_wd_channel.v(258);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wd_channel.v'/linenumber/258
Implementation;Synthesis||CL159||@N: Input WDATA_MI1 is unused.||top.srr(3337);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3337||axi_wd_channel.v(259);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wd_channel.v'/linenumber/259
Implementation;Synthesis||CL159||@N: Input WSTRB_MI1 is unused.||top.srr(3338);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3338||axi_wd_channel.v(260);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wd_channel.v'/linenumber/260
Implementation;Synthesis||CL159||@N: Input WLAST_MI1 is unused.||top.srr(3339);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3339||axi_wd_channel.v(261);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wd_channel.v'/linenumber/261
Implementation;Synthesis||CL159||@N: Input WVALID_MI1 is unused.||top.srr(3340);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3340||axi_wd_channel.v(262);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wd_channel.v'/linenumber/262
Implementation;Synthesis||CL159||@N: Input WID_MI2 is unused.||top.srr(3341);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3341||axi_wd_channel.v(267);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wd_channel.v'/linenumber/267
Implementation;Synthesis||CL159||@N: Input WDATA_MI2 is unused.||top.srr(3342);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3342||axi_wd_channel.v(268);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wd_channel.v'/linenumber/268
Implementation;Synthesis||CL159||@N: Input WSTRB_MI2 is unused.||top.srr(3343);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3343||axi_wd_channel.v(269);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wd_channel.v'/linenumber/269
Implementation;Synthesis||CL159||@N: Input WLAST_MI2 is unused.||top.srr(3344);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3344||axi_wd_channel.v(270);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wd_channel.v'/linenumber/270
Implementation;Synthesis||CL159||@N: Input WVALID_MI2 is unused.||top.srr(3345);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3345||axi_wd_channel.v(271);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wd_channel.v'/linenumber/271
Implementation;Synthesis||CL159||@N: Input WID_MI3 is unused.||top.srr(3346);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3346||axi_wd_channel.v(276);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wd_channel.v'/linenumber/276
Implementation;Synthesis||CL159||@N: Input WDATA_MI3 is unused.||top.srr(3347);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3347||axi_wd_channel.v(277);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wd_channel.v'/linenumber/277
Implementation;Synthesis||CL159||@N: Input WSTRB_MI3 is unused.||top.srr(3348);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3348||axi_wd_channel.v(278);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wd_channel.v'/linenumber/278
Implementation;Synthesis||CL159||@N: Input WLAST_MI3 is unused.||top.srr(3349);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3349||axi_wd_channel.v(279);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wd_channel.v'/linenumber/279
Implementation;Synthesis||CL159||@N: Input WVALID_MI3 is unused.||top.srr(3350);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3350||axi_wd_channel.v(280);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wd_channel.v'/linenumber/280
Implementation;Synthesis||CL159||@N: Input AWADDR_IS_int is unused.||top.srr(3351);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3351||axi_wd_channel.v(296);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wd_channel.v'/linenumber/296
Implementation;Synthesis||CL159||@N: Input AWVALID_IS is unused.||top.srr(3352);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3352||axi_wd_channel.v(298);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wd_channel.v'/linenumber/298
Implementation;Synthesis||CL159||@N: Input AWADDR_IS is unused.||top.srr(3353);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3353||axi_wd_channel.v(297);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wd_channel.v'/linenumber/297
Implementation;Synthesis||CL159||@N: Input m0_wr_end is unused.||top.srr(3354);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3354||axi_wd_channel.v(309);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wd_channel.v'/linenumber/309
Implementation;Synthesis||CL159||@N: Input m1_wr_end is unused.||top.srr(3355);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3355||axi_wd_channel.v(310);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wd_channel.v'/linenumber/310
Implementation;Synthesis||CL159||@N: Input m2_wr_end is unused.||top.srr(3356);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3356||axi_wd_channel.v(311);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wd_channel.v'/linenumber/311
Implementation;Synthesis||CL159||@N: Input m3_wr_end is unused.||top.srr(3357);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3357||axi_wd_channel.v(312);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wd_channel.v'/linenumber/312
Implementation;Synthesis||CL159||@N: Input pending_wr0 is unused.||top.srr(3358);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3358||axi_wd_channel.v(313);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wd_channel.v'/linenumber/313
Implementation;Synthesis||CL159||@N: Input pending_wr1 is unused.||top.srr(3359);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3359||axi_wd_channel.v(314);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wd_channel.v'/linenumber/314
Implementation;Synthesis||CL159||@N: Input pending_wr2 is unused.||top.srr(3360);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3360||axi_wd_channel.v(315);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wd_channel.v'/linenumber/315
Implementation;Synthesis||CL159||@N: Input pending_wr3 is unused.||top.srr(3361);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3361||axi_wd_channel.v(316);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wd_channel.v'/linenumber/316
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register wr_curr_state.||top.srr(3363);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3363||axi_wd_arbiter.v(191);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wd_arbiter.v'/linenumber/191
Implementation;Synthesis||CL279||@W:Pruning register bits 3 to 2 of genblk1.MST_WRGNT_NUM[3:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(3373);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3373||axi_wrmatrix_4Mto1S.v(629);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v'/linenumber/629
Implementation;Synthesis||CL189||@N: Register bit genblk1.MST_WRGNT_NUM[1] is always 0.||top.srr(3374);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3374||axi_wrmatrix_4Mto1S.v(629);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v'/linenumber/629
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of genblk1.MST_WRGNT_NUM[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(3375);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3375||axi_wrmatrix_4Mto1S.v(629);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v'/linenumber/629
Implementation;Synthesis||CL159||@N: Input AWADDR_M0 is unused.||top.srr(3379);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3379||axi_wrmatrix_4Mto1S.v(295);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v'/linenumber/295
Implementation;Synthesis||CL159||@N: Input AWADDR_M1 is unused.||top.srr(3380);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3380||axi_wrmatrix_4Mto1S.v(298);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v'/linenumber/298
Implementation;Synthesis||CL159||@N: Input AWADDR_M2 is unused.||top.srr(3381);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3381||axi_wrmatrix_4Mto1S.v(301);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v'/linenumber/301
Implementation;Synthesis||CL159||@N: Input AWADDR_M3 is unused.||top.srr(3382);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3382||axi_wrmatrix_4Mto1S.v(304);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v'/linenumber/304
Implementation;Synthesis||CL159||@N: Input BVALID_SI is unused.||top.srr(3383);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3383||axi_wrmatrix_4Mto1S.v(310);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v'/linenumber/310
Implementation;Synthesis||CL159||@N: Input BREADY_IS is unused.||top.srr(3384);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3384||axi_wrmatrix_4Mto1S.v(311);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v'/linenumber/311
Implementation;Synthesis||CL159||@N: Input AWID_MI1 is unused.||top.srr(3385);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3385||axi_wrmatrix_4Mto1S.v(335);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v'/linenumber/335
Implementation;Synthesis||CL159||@N: Input AWADDR_MI1 is unused.||top.srr(3386);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3386||axi_wrmatrix_4Mto1S.v(336);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v'/linenumber/336
Implementation;Synthesis||CL159||@N: Input AWLEN_MI1 is unused.||top.srr(3387);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3387||axi_wrmatrix_4Mto1S.v(337);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v'/linenumber/337
Implementation;Synthesis||CL159||@N: Input AWSIZE_MI1 is unused.||top.srr(3388);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3388||axi_wrmatrix_4Mto1S.v(338);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v'/linenumber/338
Implementation;Synthesis||CL159||@N: Input AWBURST_MI1 is unused.||top.srr(3389);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3389||axi_wrmatrix_4Mto1S.v(339);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v'/linenumber/339
Implementation;Synthesis||CL159||@N: Input AWCACHE_MI1 is unused.||top.srr(3390);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3390||axi_wrmatrix_4Mto1S.v(341);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v'/linenumber/341
Implementation;Synthesis||CL159||@N: Input AWPROT_MI1 is unused.||top.srr(3391);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3391||axi_wrmatrix_4Mto1S.v(342);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v'/linenumber/342
Implementation;Synthesis||CL159||@N: Input AWVALID_MI1 is unused.||top.srr(3392);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3392||axi_wrmatrix_4Mto1S.v(343);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v'/linenumber/343
Implementation;Synthesis||CL159||@N: Input AWID_MI2 is unused.||top.srr(3393);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3393||axi_wrmatrix_4Mto1S.v(348);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v'/linenumber/348
Implementation;Synthesis||CL159||@N: Input AWADDR_MI2 is unused.||top.srr(3394);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3394||axi_wrmatrix_4Mto1S.v(349);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v'/linenumber/349
Implementation;Synthesis||CL159||@N: Input AWLEN_MI2 is unused.||top.srr(3395);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3395||axi_wrmatrix_4Mto1S.v(350);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v'/linenumber/350
Implementation;Synthesis||CL159||@N: Input AWSIZE_MI2 is unused.||top.srr(3396);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3396||axi_wrmatrix_4Mto1S.v(351);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v'/linenumber/351
Implementation;Synthesis||CL159||@N: Input AWBURST_MI2 is unused.||top.srr(3397);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3397||axi_wrmatrix_4Mto1S.v(352);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v'/linenumber/352
Implementation;Synthesis||CL159||@N: Input AWCACHE_MI2 is unused.||top.srr(3398);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3398||axi_wrmatrix_4Mto1S.v(354);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v'/linenumber/354
Implementation;Synthesis||CL159||@N: Input AWPROT_MI2 is unused.||top.srr(3399);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3399||axi_wrmatrix_4Mto1S.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v'/linenumber/355
Implementation;Synthesis||CL159||@N: Input AWVALID_MI2 is unused.||top.srr(3400);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3400||axi_wrmatrix_4Mto1S.v(356);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v'/linenumber/356
Implementation;Synthesis||CL159||@N: Input AWID_MI3 is unused.||top.srr(3401);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3401||axi_wrmatrix_4Mto1S.v(361);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v'/linenumber/361
Implementation;Synthesis||CL159||@N: Input AWADDR_MI3 is unused.||top.srr(3402);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3402||axi_wrmatrix_4Mto1S.v(362);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v'/linenumber/362
Implementation;Synthesis||CL159||@N: Input AWLEN_MI3 is unused.||top.srr(3403);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3403||axi_wrmatrix_4Mto1S.v(363);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v'/linenumber/363
Implementation;Synthesis||CL159||@N: Input AWSIZE_MI3 is unused.||top.srr(3404);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3404||axi_wrmatrix_4Mto1S.v(364);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v'/linenumber/364
Implementation;Synthesis||CL159||@N: Input AWBURST_MI3 is unused.||top.srr(3405);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3405||axi_wrmatrix_4Mto1S.v(365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v'/linenumber/365
Implementation;Synthesis||CL159||@N: Input AWCACHE_MI3 is unused.||top.srr(3406);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3406||axi_wrmatrix_4Mto1S.v(367);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v'/linenumber/367
Implementation;Synthesis||CL159||@N: Input AWPROT_MI3 is unused.||top.srr(3407);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3407||axi_wrmatrix_4Mto1S.v(368);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v'/linenumber/368
Implementation;Synthesis||CL159||@N: Input AWVALID_MI3 is unused.||top.srr(3408);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3408||axi_wrmatrix_4Mto1S.v(369);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v'/linenumber/369
Implementation;Synthesis||CL159||@N: Input BVBR_M0_pulse is unused.||top.srr(3409);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3409||axi_wrmatrix_4Mto1S.v(394);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v'/linenumber/394
Implementation;Synthesis||CL159||@N: Input BVBR_M1_pulse is unused.||top.srr(3410);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3410||axi_wrmatrix_4Mto1S.v(395);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v'/linenumber/395
Implementation;Synthesis||CL159||@N: Input BVBR_M2_pulse is unused.||top.srr(3411);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3411||axi_wrmatrix_4Mto1S.v(396);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v'/linenumber/396
Implementation;Synthesis||CL159||@N: Input BVBR_M3_pulse is unused.||top.srr(3412);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3412||axi_wrmatrix_4Mto1S.v(397);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v'/linenumber/397
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register wr_curr_state.||top.srr(3414);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3414||axi_wa_arbiter.v(258);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wa_arbiter.v'/linenumber/258
Implementation;Synthesis||CL159||@N: Input slave_out_en is unused.||top.srr(3427);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3427||axi_wa_arbiter.v(164);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wa_arbiter.v'/linenumber/164
Implementation;Synthesis||CL159||@N: Input rd_lock_high is unused.||top.srr(3428);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3428||axi_wa_arbiter.v(167);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wa_arbiter.v'/linenumber/167
Implementation;Synthesis||CL159||@N: Input rd_normal_high is unused.||top.srr(3429);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3429||axi_wa_arbiter.v(169);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wa_arbiter.v'/linenumber/169
Implementation;Synthesis||CL279||@W:Pruning register bits 25 to 24 of AWADDR_IS16_gated_r[27:24]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(3434);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3434||axi_interconnect_ntom.v(6323);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/6323
Implementation;Synthesis||CL279||@W:Pruning register bits 25 to 24 of ARADDR_IS16_gated_r[27:24]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(3435);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3435||axi_interconnect_ntom.v(6336);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/6336
Implementation;Synthesis||CL156||@W:*Input pend_id_addr0[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(3436);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3436||axi_interconnect_ntom.v(3778);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/3778
Implementation;Synthesis||CL156||@W:*Input pend_id_addr1[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(3437);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3437||axi_interconnect_ntom.v(3779);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/3779
Implementation;Synthesis||CL156||@W:*Input pend_id_addr2[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(3438);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3438||axi_interconnect_ntom.v(3780);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/3780
Implementation;Synthesis||CL156||@W:*Input pend_id_addr3[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(3439);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3439||axi_interconnect_ntom.v(3781);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/3781
Implementation;Synthesis||CL156||@W:*Input pend_id_addr4[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(3440);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3440||axi_interconnect_ntom.v(3782);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/3782
Implementation;Synthesis||CL156||@W:*Input pend_id_addr5[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(3441);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3441||axi_interconnect_ntom.v(3783);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/3783
Implementation;Synthesis||CL156||@W:*Input pend_id_addr6[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(3442);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3442||axi_interconnect_ntom.v(3784);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/3784
Implementation;Synthesis||CL156||@W:*Input pend_id_addr7[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(3443);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3443||axi_interconnect_ntom.v(3785);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/3785
Implementation;Synthesis||CL156||@W:*Input pend_id_addr8[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(3444);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3444||axi_interconnect_ntom.v(3786);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/3786
Implementation;Synthesis||CL156||@W:*Input pend_id_addr9[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(3445);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3445||axi_interconnect_ntom.v(3787);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/3787
Implementation;Synthesis||CL156||@W:*Input pend_id_addr10[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(3446);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3446||axi_interconnect_ntom.v(3788);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/3788
Implementation;Synthesis||CL156||@W:*Input pend_id_addr11[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(3447);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3447||axi_interconnect_ntom.v(3789);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/3789
Implementation;Synthesis||CL156||@W:*Input pend_id_addr12[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(3448);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3448||axi_interconnect_ntom.v(3790);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/3790
Implementation;Synthesis||CL156||@W:*Input pend_id_addr13[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(3449);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3449||axi_interconnect_ntom.v(3791);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/3791
Implementation;Synthesis||CL156||@W:*Input pend_id_addr14[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(3450);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3450||axi_interconnect_ntom.v(3792);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/3792
Implementation;Synthesis||CL156||@W:*Input pend_id_addr15[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(3451);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3451||axi_interconnect_ntom.v(3793);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/3793
Implementation;Synthesis||CL156||@W:*Input pend_id_en0 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(3452);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3452||axi_interconnect_ntom.v(3795);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/3795
Implementation;Synthesis||CL156||@W:*Input pend_id_en1 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(3453);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3453||axi_interconnect_ntom.v(3796);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/3796
Implementation;Synthesis||CL156||@W:*Input pend_id_en2 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(3454);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3454||axi_interconnect_ntom.v(3797);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/3797
Implementation;Synthesis||CL156||@W:*Input pend_id_en3 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(3455);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3455||axi_interconnect_ntom.v(3798);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/3798
Implementation;Synthesis||CL156||@W:*Input pend_id_en4 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(3456);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3456||axi_interconnect_ntom.v(3799);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/3799
Implementation;Synthesis||CL156||@W:*Input pend_id_en5 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(3457);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3457||axi_interconnect_ntom.v(3800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/3800
Implementation;Synthesis||CL156||@W:*Input pend_id_en6 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(3458);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3458||axi_interconnect_ntom.v(3801);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/3801
Implementation;Synthesis||CL156||@W:*Input pend_id_en7 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(3459);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3459||axi_interconnect_ntom.v(3802);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/3802
Implementation;Synthesis||CL156||@W:*Input pend_id_en8 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(3460);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3460||axi_interconnect_ntom.v(3803);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/3803
Implementation;Synthesis||CL156||@W:*Input pend_id_en9 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(3461);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3461||axi_interconnect_ntom.v(3804);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/3804
Implementation;Synthesis||CL156||@W:*Input pend_id_en10 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(3462);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3462||axi_interconnect_ntom.v(3805);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/3805
Implementation;Synthesis||CL156||@W:*Input pend_id_en11 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(3463);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3463||axi_interconnect_ntom.v(3806);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/3806
Implementation;Synthesis||CL156||@W:*Input pend_id_en12 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(3464);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3464||axi_interconnect_ntom.v(3807);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/3807
Implementation;Synthesis||CL156||@W:*Input pend_id_en13 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(3465);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3465||axi_interconnect_ntom.v(3808);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/3808
Implementation;Synthesis||CL156||@W:*Input pend_id_en14 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(3466);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3466||axi_interconnect_ntom.v(3809);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/3809
Implementation;Synthesis||CL156||@W:*Input pend_id_en15 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(3467);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3467||axi_interconnect_ntom.v(3810);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/3810
Implementation;Synthesis||CL156||@W:*Input outstnd_waddr0[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(3468);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3468||axi_interconnect_ntom.v(3813);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/3813
Implementation;Synthesis||CL156||@W:*Input outstnd_waddr1[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(3469);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3469||axi_interconnect_ntom.v(3814);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/3814
Implementation;Synthesis||CL156||@W:*Input outstnd_waddr2[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(3470);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3470||axi_interconnect_ntom.v(3815);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/3815
Implementation;Synthesis||CL156||@W:*Input outstnd_waddr3[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(3471);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3471||axi_interconnect_ntom.v(3816);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/3816
Implementation;Synthesis||CL156||@W:*Input outstnd_waddr4[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(3472);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3472||axi_interconnect_ntom.v(3817);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/3817
Implementation;Synthesis||CL156||@W:*Input outstnd_waddr5[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(3473);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3473||axi_interconnect_ntom.v(3818);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/3818
Implementation;Synthesis||CL156||@W:*Input outstnd_waddr6[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(3474);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3474||axi_interconnect_ntom.v(3819);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/3819
Implementation;Synthesis||CL156||@W:*Input outstnd_waddr7[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(3475);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3475||axi_interconnect_ntom.v(3820);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/3820
Implementation;Synthesis||CL156||@W:*Input outstnd_waddr8[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(3476);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3476||axi_interconnect_ntom.v(3821);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/3821
Implementation;Synthesis||CL156||@W:*Input outstnd_waddr9[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(3477);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3477||axi_interconnect_ntom.v(3822);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/3822
Implementation;Synthesis||CL156||@W:*Input outstnd_waddr10[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(3478);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3478||axi_interconnect_ntom.v(3823);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/3823
Implementation;Synthesis||CL156||@W:*Input outstnd_waddr11[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(3479);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3479||axi_interconnect_ntom.v(3824);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/3824
Implementation;Synthesis||CL156||@W:*Input outstnd_waddr12[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(3480);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3480||axi_interconnect_ntom.v(3825);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/3825
Implementation;Synthesis||CL156||@W:*Input outstnd_waddr13[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(3481);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3481||axi_interconnect_ntom.v(3826);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/3826
Implementation;Synthesis||CL156||@W:*Input outstnd_waddr14[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(3482);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3482||axi_interconnect_ntom.v(3827);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/3827
Implementation;Synthesis||CL156||@W:*Input outstnd_waddr15[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(3483);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3483||axi_interconnect_ntom.v(3828);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/3828
Implementation;Synthesis||CL156||@W:*Input outstnd_waddr_en0 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(3484);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3484||axi_interconnect_ntom.v(3830);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/3830
Implementation;Synthesis||CL156||@W:*Input outstnd_waddr_en1 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(3485);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3485||axi_interconnect_ntom.v(3831);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/3831
Implementation;Synthesis||CL156||@W:*Input outstnd_waddr_en2 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(3486);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3486||axi_interconnect_ntom.v(3832);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/3832
Implementation;Synthesis||CL156||@W:*Input outstnd_waddr_en3 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(3487);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3487||axi_interconnect_ntom.v(3833);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/3833
Implementation;Synthesis||CL156||@W:*Input outstnd_waddr_en4 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(3488);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3488||axi_interconnect_ntom.v(3834);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/3834
Implementation;Synthesis||CL156||@W:*Input outstnd_waddr_en5 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(3489);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3489||axi_interconnect_ntom.v(3835);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/3835
Implementation;Synthesis||CL156||@W:*Input outstnd_waddr_en6 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(3490);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3490||axi_interconnect_ntom.v(3836);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/3836
Implementation;Synthesis||CL156||@W:*Input outstnd_waddr_en7 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(3491);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3491||axi_interconnect_ntom.v(3837);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/3837
Implementation;Synthesis||CL156||@W:*Input outstnd_waddr_en8 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(3492);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3492||axi_interconnect_ntom.v(3838);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/3838
Implementation;Synthesis||CL156||@W:*Input outstnd_waddr_en9 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(3493);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3493||axi_interconnect_ntom.v(3839);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/3839
Implementation;Synthesis||CL156||@W:*Input outstnd_waddr_en10 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(3494);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3494||axi_interconnect_ntom.v(3840);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/3840
Implementation;Synthesis||CL156||@W:*Input outstnd_waddr_en11 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(3495);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3495||axi_interconnect_ntom.v(3841);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/3841
Implementation;Synthesis||CL156||@W:*Input outstnd_waddr_en12 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(3496);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3496||axi_interconnect_ntom.v(3842);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/3842
Implementation;Synthesis||CL156||@W:*Input outstnd_waddr_en13 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(3497);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3497||axi_interconnect_ntom.v(3843);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/3843
Implementation;Synthesis||CL156||@W:*Input outstnd_waddr_en14 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(3498);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3498||axi_interconnect_ntom.v(3844);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/3844
Implementation;Synthesis||CL156||@W:*Input outstnd_waddr_en15 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(3499);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3499||axi_interconnect_ntom.v(3845);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/3845
Implementation;Synthesis||CL156||@W:*Input BID_IM3_int[3] to expression [buf] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(3500);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3500||axi_interconnect_ntom.v(3605);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/3605
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register curr_state.||top.srr(3505);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3505||axi_rdmatrix_16Sto1M.v(611);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_16Sto1M.v'/linenumber/611
Implementation;Synthesis||CL156||@W:*Input AWID_MI1[5:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(3515);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3515||coreaxi.v(2610);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v'/linenumber/2610
Implementation;Synthesis||CL156||@W:*Input AWADDR_MI1[31:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(3516);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3516||coreaxi.v(2611);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v'/linenumber/2611
Implementation;Synthesis||CL156||@W:*Input AWLEN_MI1[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(3517);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3517||coreaxi.v(2612);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v'/linenumber/2612
Implementation;Synthesis||CL156||@W:*Input AWSIZE_MI1[2:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(3518);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3518||coreaxi.v(2613);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v'/linenumber/2613
Implementation;Synthesis||CL156||@W:*Input AWBURST_MI1[1:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(3519);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3519||coreaxi.v(2614);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v'/linenumber/2614
Implementation;Synthesis||CL156||@W:*Input AWLOCK_MI1[1:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(3520);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3520||coreaxi.v(2615);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v'/linenumber/2615
Implementation;Synthesis||CL156||@W:*Input AWCACHE_MI1[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(3521);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3521||coreaxi.v(2616);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v'/linenumber/2616
Implementation;Synthesis||CL156||@W:*Input AWPROT_MI1[2:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(3522);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3522||coreaxi.v(2617);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v'/linenumber/2617
Implementation;Synthesis||CL156||@W:*Input AWVALID_MI1 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(3523);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3523||coreaxi.v(2618);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v'/linenumber/2618
Implementation;Synthesis||CL156||@W:*Input WID_MI1[5:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(3524);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3524||coreaxi.v(2620);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v'/linenumber/2620
Implementation;Synthesis||CL156||@W:*Input WDATA_MI1[63:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(3525);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3525||coreaxi.v(2621);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v'/linenumber/2621
Implementation;Synthesis||CL156||@W:*Input WSTRB_MI1[7:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(3526);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3526||coreaxi.v(2622);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v'/linenumber/2622
Implementation;Synthesis||CL156||@W:*Input WLAST_MI1 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(3527);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3527||coreaxi.v(2623);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v'/linenumber/2623
Implementation;Synthesis||CL156||@W:*Input WVALID_MI1 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(3528);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3528||coreaxi.v(2624);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v'/linenumber/2624
Implementation;Synthesis||CL156||@W:*Input BREADY_MI1 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(3529);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3529||coreaxi.v(2010);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v'/linenumber/2010
Implementation;Synthesis||CL156||@W:*Input ARID_MI1[5:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(3530);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3530||coreaxi.v(2626);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v'/linenumber/2626
Implementation;Synthesis||CL156||@W:*Input ARADDR_MI1[31:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(3531);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3531||coreaxi.v(2627);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v'/linenumber/2627
Implementation;Synthesis||CL156||@W:*Input ARLEN_MI1[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(3532);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3532||coreaxi.v(2628);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v'/linenumber/2628
Implementation;Synthesis||CL156||@W:*Input ARSIZE_MI1[2:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(3533);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3533||coreaxi.v(2629);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v'/linenumber/2629
Implementation;Synthesis||CL156||@W:*Input ARBURST_MI1[1:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(3534);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3534||coreaxi.v(2630);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v'/linenumber/2630
Implementation;Synthesis||CL156||@W:*Input ARLOCK_MI1[1:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(3535);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3535||coreaxi.v(2631);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v'/linenumber/2631
Implementation;Synthesis||CL156||@W:*Input ARCACHE_MI1[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(3536);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3536||coreaxi.v(2632);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v'/linenumber/2632
Implementation;Synthesis||CL156||@W:*Input ARPROT_MI1[2:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(3537);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3537||coreaxi.v(2633);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v'/linenumber/2633
Implementation;Synthesis||CL156||@W:*Input ARVALID_MI1 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(3538);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3538||coreaxi.v(2634);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v'/linenumber/2634
Implementation;Synthesis||CL156||@W:*Input RREADY_MI1 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(3539);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3539||coreaxi.v(2014);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v'/linenumber/2014
Implementation;Synthesis||CL156||@W:*Input AWID_MI2[5:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(3540);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3540||coreaxi.v(2647);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v'/linenumber/2647
Implementation;Synthesis||CL156||@W:*Input AWADDR_MI2[31:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(3541);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3541||coreaxi.v(2648);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v'/linenumber/2648
Implementation;Synthesis||CL156||@W:*Input AWLEN_MI2[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(3542);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3542||coreaxi.v(2649);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v'/linenumber/2649
Implementation;Synthesis||CL156||@W:*Input AWSIZE_MI2[2:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(3543);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3543||coreaxi.v(2650);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v'/linenumber/2650
Implementation;Synthesis||CL156||@W:*Input AWBURST_MI2[1:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(3544);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3544||coreaxi.v(2651);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v'/linenumber/2651
Implementation;Synthesis||CL156||@W:*Input AWLOCK_MI2[1:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(3545);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3545||coreaxi.v(2652);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v'/linenumber/2652
Implementation;Synthesis||CL156||@W:*Input AWCACHE_MI2[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(3546);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3546||coreaxi.v(2653);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v'/linenumber/2653
Implementation;Synthesis||CL156||@W:*Input AWPROT_MI2[2:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(3547);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3547||coreaxi.v(2654);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v'/linenumber/2654
Implementation;Synthesis||BN132||@W:Removing user instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16 because it is equivalent to instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_15. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3683);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3683||coreahblite_matrix4x16.vhd(5713);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/5713
Implementation;Synthesis||BN132||@W:Removing user instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_15 because it is equivalent to instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_14. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3684);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3684||coreahblite_matrix4x16.vhd(5654);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/5654
Implementation;Synthesis||BN132||@W:Removing user instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_14 because it is equivalent to instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_13. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3685);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3685||coreahblite_matrix4x16.vhd(5595);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/5595
Implementation;Synthesis||BN132||@W:Removing user instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_13 because it is equivalent to instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_12. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3686);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3686||coreahblite_matrix4x16.vhd(5536);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/5536
Implementation;Synthesis||BN132||@W:Removing user instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_12 because it is equivalent to instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_11. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3687);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3687||coreahblite_matrix4x16.vhd(5477);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/5477
Implementation;Synthesis||BN132||@W:Removing user instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_9 because it is equivalent to instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_11. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3688);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3688||coreahblite_matrix4x16.vhd(5300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/5300
Implementation;Synthesis||BN132||@W:Removing user instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_8 because it is equivalent to instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_11. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3689);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3689||coreahblite_matrix4x16.vhd(5241);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/5241
Implementation;Synthesis||BN132||@W:Removing user instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_7 because it is equivalent to instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_11. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3690);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3690||coreahblite_matrix4x16.vhd(5182);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/5182
Implementation;Synthesis||BN132||@W:Removing user instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_6 because it is equivalent to instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_11. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3691);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3691||coreahblite_matrix4x16.vhd(5123);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/5123
Implementation;Synthesis||BN132||@W:Removing user instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_5 because it is equivalent to instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_11. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3692);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3692||coreahblite_matrix4x16.vhd(5064);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/5064
Implementation;Synthesis||BN132||@W:Removing user instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_4 because it is equivalent to instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_11. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3693);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3693||coreahblite_matrix4x16.vhd(5005);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/5005
Implementation;Synthesis||BN132||@W:Removing user instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_3 because it is equivalent to instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_11. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3694);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3694||coreahblite_matrix4x16.vhd(4946);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/4946
Implementation;Synthesis||BN132||@W:Removing user instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_2 because it is equivalent to instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_11. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3695);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3695||coreahblite_matrix4x16.vhd(4887);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/4887
Implementation;Synthesis||BN132||@W:Removing user instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_11 because it is equivalent to instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_1. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3696);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3696||coreahblite_matrix4x16.vhd(5418);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/5418
Implementation;Synthesis||BN132||@W:Removing user instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_1 because it is equivalent to instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3697);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3697||coreahblite_matrix4x16.vhd(4828);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/4828
Implementation;Synthesis||BN132||@W:Removing sequential instance top_sb_0.CORERESETP_0.MDDR_DDR_AXI_S_CORE_RESET_N_int because it is equivalent to instance top_sb_0.CORERESETP_0.FDDR_CORE_RESET_N_int. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3698);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3698||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis||MO111||@N: Tristate driver ARADDR_IS12_1 (in view: COREAXI_LIB.axi_interconnect_ntom_Z6_layer1(verilog)) on net ARADDR_IS12_1 (in view: COREAXI_LIB.axi_interconnect_ntom_Z6_layer1(verilog)) has its enable tied to GND.||top.srr(3699);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3699||axi_interconnect_ntom.v(3196);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/3196
Implementation;Synthesis||MO111||@N: Tristate driver ARADDR_IS12_2 (in view: COREAXI_LIB.axi_interconnect_ntom_Z6_layer1(verilog)) on net ARADDR_IS12_2 (in view: COREAXI_LIB.axi_interconnect_ntom_Z6_layer1(verilog)) has its enable tied to GND.||top.srr(3700);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3700||axi_interconnect_ntom.v(3196);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/3196
Implementation;Synthesis||MO111||@N: Tristate driver ARADDR_IS12_3 (in view: COREAXI_LIB.axi_interconnect_ntom_Z6_layer1(verilog)) on net ARADDR_IS12_3 (in view: COREAXI_LIB.axi_interconnect_ntom_Z6_layer1(verilog)) has its enable tied to GND.||top.srr(3701);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3701||axi_interconnect_ntom.v(3196);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/3196
Implementation;Synthesis||MO111||@N: Tristate driver ARADDR_IS12_4 (in view: COREAXI_LIB.axi_interconnect_ntom_Z6_layer1(verilog)) on net ARADDR_IS12_4 (in view: COREAXI_LIB.axi_interconnect_ntom_Z6_layer1(verilog)) has its enable tied to GND.||top.srr(3702);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3702||axi_interconnect_ntom.v(3196);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/3196
Implementation;Synthesis||MO111||@N: Tristate driver ARADDR_IS12_5 (in view: COREAXI_LIB.axi_interconnect_ntom_Z6_layer1(verilog)) on net ARADDR_IS12_5 (in view: COREAXI_LIB.axi_interconnect_ntom_Z6_layer1(verilog)) has its enable tied to GND.||top.srr(3703);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3703||axi_interconnect_ntom.v(3196);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/3196
Implementation;Synthesis||MO111||@N: Tristate driver ARADDR_IS12_6 (in view: COREAXI_LIB.axi_interconnect_ntom_Z6_layer1(verilog)) on net ARADDR_IS12_6 (in view: COREAXI_LIB.axi_interconnect_ntom_Z6_layer1(verilog)) has its enable tied to GND.||top.srr(3704);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3704||axi_interconnect_ntom.v(3196);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/3196
Implementation;Synthesis||MO111||@N: Tristate driver ARADDR_IS12_7 (in view: COREAXI_LIB.axi_interconnect_ntom_Z6_layer1(verilog)) on net ARADDR_IS12_7 (in view: COREAXI_LIB.axi_interconnect_ntom_Z6_layer1(verilog)) has its enable tied to GND.||top.srr(3705);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3705||axi_interconnect_ntom.v(3196);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/3196
Implementation;Synthesis||MO111||@N: Tristate driver ARADDR_IS12_8 (in view: COREAXI_LIB.axi_interconnect_ntom_Z6_layer1(verilog)) on net ARADDR_IS12_8 (in view: COREAXI_LIB.axi_interconnect_ntom_Z6_layer1(verilog)) has its enable tied to GND.||top.srr(3706);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3706||axi_interconnect_ntom.v(3196);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/3196
Implementation;Synthesis||MO111||@N: Tristate driver ARADDR_IS12_9 (in view: COREAXI_LIB.axi_interconnect_ntom_Z6_layer1(verilog)) on net ARADDR_IS12_9 (in view: COREAXI_LIB.axi_interconnect_ntom_Z6_layer1(verilog)) has its enable tied to GND.||top.srr(3707);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3707||axi_interconnect_ntom.v(3196);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/3196
Implementation;Synthesis||MO111||@N: Tristate driver ARADDR_IS12_10 (in view: COREAXI_LIB.axi_interconnect_ntom_Z6_layer1(verilog)) on net ARADDR_IS12_10 (in view: COREAXI_LIB.axi_interconnect_ntom_Z6_layer1(verilog)) has its enable tied to GND.||top.srr(3708);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3708||axi_interconnect_ntom.v(3196);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/3196
Implementation;Synthesis||MO129||@W:Sequential instance top_sb_0.CORERESETP_0.SDIF0_PERST_N_q1 is reduced to a combinational gate by constant propagation.||top.srr(3709);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3709||coreresetp.vhd(703);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/703
Implementation;Synthesis||MO129||@W:Sequential instance top_sb_0.CORERESETP_0.SDIF1_PERST_N_q1 is reduced to a combinational gate by constant propagation.||top.srr(3710);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3710||coreresetp.vhd(719);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/719
Implementation;Synthesis||MO129||@W:Sequential instance top_sb_0.CORERESETP_0.SDIF2_PERST_N_q1 is reduced to a combinational gate by constant propagation.||top.srr(3711);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3711||coreresetp.vhd(735);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/735
Implementation;Synthesis||MO129||@W:Sequential instance top_sb_0.CORERESETP_0.SDIF3_PERST_N_q1 is reduced to a combinational gate by constant propagation.||top.srr(3712);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3712||coreresetp.vhd(751);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/751
Implementation;Synthesis||MO129||@W:Sequential instance top_sb_0.CORERESETP_0.SDIF0_PERST_N_q2 is reduced to a combinational gate by constant propagation.||top.srr(3713);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3713||coreresetp.vhd(703);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/703
Implementation;Synthesis||MO129||@W:Sequential instance top_sb_0.CORERESETP_0.SDIF1_PERST_N_q2 is reduced to a combinational gate by constant propagation.||top.srr(3714);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3714||coreresetp.vhd(719);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/719
Implementation;Synthesis||MO129||@W:Sequential instance top_sb_0.CORERESETP_0.SDIF2_PERST_N_q2 is reduced to a combinational gate by constant propagation.||top.srr(3715);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3715||coreresetp.vhd(735);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/735
Implementation;Synthesis||MO129||@W:Sequential instance top_sb_0.CORERESETP_0.SDIF3_PERST_N_q2 is reduced to a combinational gate by constant propagation.||top.srr(3716);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3716||coreresetp.vhd(751);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/751
Implementation;Synthesis||MO129||@W:Sequential instance top_sb_0.CORERESETP_0.SDIF0_PERST_N_q3 is reduced to a combinational gate by constant propagation.||top.srr(3717);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3717||coreresetp.vhd(703);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/703
Implementation;Synthesis||MO129||@W:Sequential instance top_sb_0.CORERESETP_0.SDIF1_PERST_N_q3 is reduced to a combinational gate by constant propagation.||top.srr(3718);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3718||coreresetp.vhd(719);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/719
Implementation;Synthesis||MO129||@W:Sequential instance top_sb_0.CORERESETP_0.SDIF2_PERST_N_q3 is reduced to a combinational gate by constant propagation.||top.srr(3719);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3719||coreresetp.vhd(735);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/735
Implementation;Synthesis||MO129||@W:Sequential instance top_sb_0.CORERESETP_0.SDIF3_PERST_N_q3 is reduced to a combinational gate by constant propagation.||top.srr(3720);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3720||coreresetp.vhd(751);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/751
Implementation;Synthesis||BN115||@N: Removing instance default_slave_sm (in view: coreahblite_lib.COREAHBLITE_MASTERSTAGE_1_1_0_0_3(coreahblite_masterstage_arch)) of type view:coreahblite_lib.COREAHBLITE_DEFAULTSLAVESM_0_1_0(coreahblite_defaultslavesm_arch) because it does not drive other instances.||top.srr(3721);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3721||coreahblite_masterstage.vhd(671);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/671
Implementation;Synthesis||BN115||@N: Removing instance address_decode (in view: coreahblite_lib.COREAHBLITE_MASTERSTAGE_1_1_0_0_3(coreahblite_masterstage_arch)) of type view:coreahblite_lib.COREAHBLITE_ADDRDEC_1_1_0_1(coreahblite_addrdec_arch) because it does not drive other instances.||top.srr(3722);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3722||coreahblite_masterstage.vhd(287);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/287
Implementation;Synthesis||BN115||@N: Removing instance default_slave_sm (in view: coreahblite_lib.COREAHBLITE_MASTERSTAGE_1_1_0_0_2(coreahblite_masterstage_arch)) of type view:coreahblite_lib.COREAHBLITE_DEFAULTSLAVESM_0_1_1(coreahblite_defaultslavesm_arch) because it does not drive other instances.||top.srr(3723);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3723||coreahblite_masterstage.vhd(671);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/671
Implementation;Synthesis||BN115||@N: Removing instance address_decode (in view: coreahblite_lib.COREAHBLITE_MASTERSTAGE_1_1_0_0_2(coreahblite_masterstage_arch)) of type view:coreahblite_lib.COREAHBLITE_ADDRDEC_1_1_0_2(coreahblite_addrdec_arch) because it does not drive other instances.||top.srr(3724);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3724||coreahblite_masterstage.vhd(287);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/287
Implementation;Synthesis||BN115||@N: Removing instance default_slave_sm (in view: coreahblite_lib.COREAHBLITE_MASTERSTAGE_1_1_0_0_1(coreahblite_masterstage_arch)) of type view:coreahblite_lib.COREAHBLITE_DEFAULTSLAVESM_0_1_2(coreahblite_defaultslavesm_arch) because it does not drive other instances.||top.srr(3725);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3725||coreahblite_masterstage.vhd(671);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/671
Implementation;Synthesis||BN115||@N: Removing instance address_decode (in view: coreahblite_lib.COREAHBLITE_MASTERSTAGE_1_1_0_0_1(coreahblite_masterstage_arch)) of type view:coreahblite_lib.COREAHBLITE_ADDRDEC_1_1_0_3(coreahblite_addrdec_arch) because it does not drive other instances.||top.srr(3726);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3726||coreahblite_masterstage.vhd(287);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/287
Implementation;Synthesis||BN115||@N: Removing instance masterstage_1 (in view: coreahblite_lib.COREAHBLITE_MATRIX4X16_1_1_0_1024_0_0_0_0(coreahblite_matrix4x16_arch)) of type view:coreahblite_lib.COREAHBLITE_MASTERSTAGE_1_1_0_0_3(coreahblite_masterstage_arch) because it does not drive other instances.||top.srr(3727);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3727||coreahblite_matrix4x16.vhd(4543);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/4543
Implementation;Synthesis||BN115||@N: Removing instance masterstage_2 (in view: coreahblite_lib.COREAHBLITE_MATRIX4X16_1_1_0_1024_0_0_0_0(coreahblite_matrix4x16_arch)) of type view:coreahblite_lib.COREAHBLITE_MASTERSTAGE_1_1_0_0_2(coreahblite_masterstage_arch) because it does not drive other instances.||top.srr(3728);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3728||coreahblite_matrix4x16.vhd(4618);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/4618
Implementation;Synthesis||BN115||@N: Removing instance masterstage_3 (in view: coreahblite_lib.COREAHBLITE_MATRIX4X16_1_1_0_1024_0_0_0_0(coreahblite_matrix4x16_arch)) of type view:coreahblite_lib.COREAHBLITE_MASTERSTAGE_1_1_0_0_1(coreahblite_masterstage_arch) because it does not drive other instances.||top.srr(3729);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3729||coreahblite_matrix4x16.vhd(4693);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/4693
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk5\.pending_wr1[3:0] (in view: COREAXI_LIB.axi_matrix_s_Z15_layer1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(3730);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3730||axi_matrix_s.v(1721);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_s.v'/linenumber/1721
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk9\.pending_wr2[3:0] (in view: COREAXI_LIB.axi_matrix_s_Z15_layer1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(3731);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3731||axi_matrix_s.v(1912);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_s.v'/linenumber/1912
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk13\.pending_wr3[3:0] (in view: COREAXI_LIB.axi_matrix_s_Z15_layer1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(3732);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3732||axi_matrix_s.v(2104);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_s.v'/linenumber/2104
Implementation;Synthesis||BN362||@N: Removing sequential instance HSEL_d_xhdl12 (in view: work.CoreAHBLtoAXI_AHBAccessControlHX_32_32_0_0(translated)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(3733);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3733||coreahbltoaxi_ahbaccesscontrol.vhd(896);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AHBAccessControl.vhd'/linenumber/896
Implementation;Synthesis||BN362||@N: Removing sequential instance HREADY_d_xhdl15 (in view: work.CoreAHBLtoAXI_AHBAccessControlHX_32_32_0_0(translated)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(3734);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3734||coreahbltoaxi_ahbaccesscontrol.vhd(896);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AHBAccessControl.vhd'/linenumber/896
Implementation;Synthesis||BN362||@N: Removing sequential instance mst_rd_inprog (in view: COREAXI_LIB.axi_master_stage_Z16_layer1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(3735);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3735||axi_master_stage.v(2895);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v'/linenumber/2895
Implementation;Synthesis||BN362||@N: Removing sequential instance mst_wr_inprog (in view: COREAXI_LIB.axi_master_stage_Z16_layer1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(3736);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3736||axi_master_stage.v(2910);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v'/linenumber/2910
Implementation;Synthesis||BN362||@N: Removing sequential instance w_valid_d (in view: coresdr_axi_lib.fastsdram_31_3_10_14_2_4(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(3737);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3737||fastsdram.vhd(1011);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\fastsdram.vhd'/linenumber/1011
Implementation;Synthesis||BN362||@N: Removing sequential instance D_REQ (in view: coresdr_axi_lib.CORESDR_work_top_rtl_0layer0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(3738);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3738||coresdr.vhd(272);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\coresdr.vhd'/linenumber/272
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR_READY_int (in view: work.CoreResetP_work_top_rtl_0layer0(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(3739);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3739||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF_READY_int (in view: work.CoreResetP_work_top_rtl_0layer0(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(3740);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3740||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF_RELEASED_int (in view: work.CoreResetP_work_top_rtl_0layer0(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(3741);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3741||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis||BN362||@N: Removing sequential instance FDDR_CORE_RESET_N_int (in view: work.CoreResetP_work_top_rtl_0layer0(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(3742);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3742||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF0_PHY_RESET_N_int (in view: work.CoreResetP_work_top_rtl_0layer0(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(3743);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3743||coreresetp.vhd(1134);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1134
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF0_CORE_RESET_N_0 (in view: work.CoreResetP_work_top_rtl_0layer0(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(3744);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3744||coreresetp.vhd(1134);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1134
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF1_PHY_RESET_N_int (in view: work.CoreResetP_work_top_rtl_0layer0(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(3745);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3745||coreresetp.vhd(1193);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1193
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF1_CORE_RESET_N_0 (in view: work.CoreResetP_work_top_rtl_0layer0(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(3746);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3746||coreresetp.vhd(1193);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1193
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF2_PHY_RESET_N_int (in view: work.CoreResetP_work_top_rtl_0layer0(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(3747);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3747||coreresetp.vhd(1252);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1252
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF2_CORE_RESET_N_0 (in view: work.CoreResetP_work_top_rtl_0layer0(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(3748);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3748||coreresetp.vhd(1252);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1252
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF3_PHY_RESET_N_int (in view: work.CoreResetP_work_top_rtl_0layer0(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(3749);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3749||coreresetp.vhd(1311);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1311
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF3_CORE_RESET_N_0 (in view: work.CoreResetP_work_top_rtl_0layer0(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(3750);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3750||coreresetp.vhd(1311);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1311
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk1\.MST_RDGNT_NUM[0] (in view: COREAXI_LIB.axi_rdmatrix_4Mto1S_Z14_layer1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(3751);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3751||axi_rdmatrix_4mto1s.v(621);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v'/linenumber/621
Implementation;Synthesis||BN362||@N: Removing sequential instance rd_wen_flag (in view: COREAXI_LIB.axi_rdmatrix_4Mto1S_Z14_layer1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(3752);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3752||axi_rdmatrix_4mto1s.v(502);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v'/linenumber/502
Implementation;Synthesis||BN362||@N: Removing sequential instance rd_ren_flag (in view: COREAXI_LIB.axi_rdmatrix_4Mto1S_Z14_layer1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(3753);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3753||axi_rdmatrix_4mto1s.v(524);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v'/linenumber/524
Implementation;Synthesis||BN362||@N: Removing sequential instance pending_id_wraddr_gnt[3:0] (in view: COREAXI_LIB.axi_matrix_s_Z15_layer1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(3754);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3754||axi_matrix_s.v(3880);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_s.v'/linenumber/3880
Implementation;Synthesis||BN362||@N: Removing sequential instance outstnd_wraddr_gnt[3:0] (in view: COREAXI_LIB.axi_matrix_s_Z15_layer1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(3755);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3755||axi_matrix_s.v(5039);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_s.v'/linenumber/5039
Implementation;Synthesis||BN115||@N: Removing instance slavestage_0 (in view: coreahblite_lib.COREAHBLITE_MATRIX4X16_1_1_0_1024_0_0_0_0(coreahblite_matrix4x16_arch)) of type view:coreahblite_lib.COREAHBLITE_SLAVESTAGE_0_1(trans) because it does not drive other instances.||top.srr(3756);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3756||coreahblite_matrix4x16.vhd(4769);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/4769
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk8\.BID_M[3:0] (in view: COREAXI_LIB.axi_master_stage_Z16_layer1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(3757);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3757||axi_master_stage.v(2236);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v'/linenumber/2236
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk8\.RRESP_M[1:0] (in view: COREAXI_LIB.axi_master_stage_Z16_layer1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(3758);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3758||axi_master_stage.v(2179);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v'/linenumber/2179
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk1\.AWLOCK_S[1:0] (in view: COREAXI_LIB.axi_slave_stage_Z17_layer1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(3759);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3759||axi_slave_stage.v(499);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_slave_stage.v'/linenumber/499
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk1\.WLAST_S (in view: COREAXI_LIB.axi_slave_stage_Z17_layer1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(3760);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3760||axi_slave_stage.v(556);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_slave_stage.v'/linenumber/556
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk1\.ARLOCK_S[1:0] (in view: COREAXI_LIB.axi_slave_stage_Z17_layer1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(3761);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3761||axi_slave_stage.v(499);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_slave_stage.v'/linenumber/499
Implementation;Synthesis||BN362||@N: Removing sequential instance INIT_DONE_int (in view: work.CoreResetP_work_top_rtl_0layer0(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(3762);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3762||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis||BN362||@N: Removing sequential instance HSEL_undef_d (in view: work.CoreAHBLtoAXI_AHBAccessControlHX_32_32_0_0(translated)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(3763);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3763||coreahbltoaxi_ahbaccesscontrol.vhd(942);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AHBAccessControl.vhd'/linenumber/942
Implementation;Synthesis||BN362||@N: Removing sequential instance HREADY_undef_d (in view: work.CoreAHBLtoAXI_AHBAccessControlHX_32_32_0_0(translated)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(3764);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3764||coreahbltoaxi_ahbaccesscontrol.vhd(942);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AHBAccessControl.vhd'/linenumber/942
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_state[0:3] (in view: work.CoreResetP_work_top_rtl_0layer0(rtl)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||top.srr(3765);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3765||coreresetp.vhd(1134);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1134
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_state[0:3] (in view: work.CoreResetP_work_top_rtl_0layer0(rtl)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||top.srr(3766);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3766||coreresetp.vhd(1193);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1193
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_state[0:3] (in view: work.CoreResetP_work_top_rtl_0layer0(rtl)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||top.srr(3767);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3767||coreresetp.vhd(1252);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1252
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_state[0:3] (in view: work.CoreResetP_work_top_rtl_0layer0(rtl)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||top.srr(3768);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3768||coreresetp.vhd(1311);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1311
Implementation;Synthesis||BN362||@N: Removing sequential instance sm0_state[0:6] (in view: work.CoreResetP_work_top_rtl_0layer0(rtl)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||top.srr(3769);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3769||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk8\.RRESP_M_int[1:0] (in view: COREAXI_LIB.axi_master_stage_Z16_layer1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(3770);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3770||axi_master_stage.v(2208);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v'/linenumber/2208
Implementation;Synthesis||BN362||@N: Removing sequential instance CONFIG2_DONE_clk_base (in view: work.CoreResetP_work_top_rtl_0layer0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(3771);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3771||coreresetp.vhd(922);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/922
Implementation;Synthesis||BN362||@N: Removing sequential instance masterDataInProg[3:0] (in view: coreahblite_lib.COREAHBLITE_SLAVESTAGE_0_1(trans)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(3772);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3772||coreahblite_slavestage.vhd(127);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_slavestage.vhd'/linenumber/127
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_areset_n_clk_base (in view: work.CoreResetP_work_top_rtl_0layer0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(3773);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3773||coreresetp.vhd(803);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/803
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_areset_n_clk_base (in view: work.CoreResetP_work_top_rtl_0layer0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(3774);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3774||coreresetp.vhd(814);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/814
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_areset_n_clk_base (in view: work.CoreResetP_work_top_rtl_0layer0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(3775);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3775||coreresetp.vhd(825);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/825
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_areset_n_clk_base (in view: work.CoreResetP_work_top_rtl_0layer0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(3776);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3776||coreresetp.vhd(836);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/836
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_spll_lock_q2 (in view: work.CoreResetP_work_top_rtl_0layer0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(3777);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3777||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis||BN362||@N: Removing sequential instance CONFIG1_DONE_clk_base (in view: work.CoreResetP_work_top_rtl_0layer0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(3778);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3778||coreresetp.vhd(908);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/908
Implementation;Synthesis||BN362||@N: Removing sequential instance release_sdif3_core_clk_base (in view: work.CoreResetP_work_top_rtl_0layer0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(3779);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3779||coreresetp.vhd(1544);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1544
Implementation;Synthesis||BN362||@N: Removing sequential instance release_sdif2_core_clk_base (in view: work.CoreResetP_work_top_rtl_0layer0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(3780);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3780||coreresetp.vhd(1544);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1544
Implementation;Synthesis||BN362||@N: Removing sequential instance release_sdif1_core_clk_base (in view: work.CoreResetP_work_top_rtl_0layer0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(3781);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3781||coreresetp.vhd(1544);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1544
Implementation;Synthesis||BN362||@N: Removing sequential instance CONFIG2_DONE_q1 (in view: work.CoreResetP_work_top_rtl_0layer0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(3782);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3782||coreresetp.vhd(922);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/922
Implementation;Synthesis||BN115||@N: Removing instance slave_arbiter (in view: coreahblite_lib.COREAHBLITE_SLAVESTAGE_0_1(trans)) of type view:coreahblite_lib.COREAHBLITE_SLAVEARBITER_0_0(coreahblite_slavearbiter_arch) because it does not drive other instances.||top.srr(3783);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3783||coreahblite_slavestage.vhd(142);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_slavestage.vhd'/linenumber/142
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_areset_n_q1 (in view: work.CoreResetP_work_top_rtl_0layer0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(3784);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3784||coreresetp.vhd(803);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/803
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_areset_n_q1 (in view: work.CoreResetP_work_top_rtl_0layer0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(3785);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3785||coreresetp.vhd(814);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/814
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_areset_n_q1 (in view: work.CoreResetP_work_top_rtl_0layer0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(3786);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3786||coreresetp.vhd(825);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/825
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_areset_n_q1 (in view: work.CoreResetP_work_top_rtl_0layer0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(3787);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3787||coreresetp.vhd(836);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/836
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_spll_lock_q1 (in view: work.CoreResetP_work_top_rtl_0layer0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(3788);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3788||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis||BN362||@N: Removing sequential instance CONFIG1_DONE_q1 (in view: work.CoreResetP_work_top_rtl_0layer0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(3789);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3789||coreresetp.vhd(908);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/908
Implementation;Synthesis||BN362||@N: Removing sequential instance release_sdif0_core_clk_base (in view: work.CoreResetP_work_top_rtl_0layer0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(3790);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3790||coreresetp.vhd(1544);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1544
Implementation;Synthesis||BN362||@N: Removing sequential instance ddr_settled_clk_base (in view: work.CoreResetP_work_top_rtl_0layer0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(3791);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3791||coreresetp.vhd(1544);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1544
Implementation;Synthesis||BN362||@N: Removing sequential instance release_sdif3_core_q1 (in view: work.CoreResetP_work_top_rtl_0layer0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(3792);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3792||coreresetp.vhd(1544);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1544
Implementation;Synthesis||BN362||@N: Removing sequential instance release_sdif2_core_q1 (in view: work.CoreResetP_work_top_rtl_0layer0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(3793);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3793||coreresetp.vhd(1544);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1544
Implementation;Synthesis||BN362||@N: Removing sequential instance release_sdif1_core_q1 (in view: work.CoreResetP_work_top_rtl_0layer0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(3794);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3794||coreresetp.vhd(1544);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1544
Implementation;Synthesis||BN362||@N: Removing sequential instance release_sdif0_core_q1 (in view: work.CoreResetP_work_top_rtl_0layer0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(3795);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3795||coreresetp.vhd(1544);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1544
Implementation;Synthesis||BN362||@N: Removing sequential instance ddr_settled_q1 (in view: work.CoreResetP_work_top_rtl_0layer0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(3796);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3796||coreresetp.vhd(1544);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1544
Implementation;Synthesis||BN362||@N: Removing sequential instance release_sdif3_core (in view: work.CoreResetP_work_top_rtl_0layer0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(3797);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3797||coreresetp.vhd(1495);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1495
Implementation;Synthesis||BN362||@N: Removing sequential instance release_sdif2_core (in view: work.CoreResetP_work_top_rtl_0layer0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(3798);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3798||coreresetp.vhd(1471);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1471
Implementation;Synthesis||BN362||@N: Removing sequential instance release_sdif1_core (in view: work.CoreResetP_work_top_rtl_0layer0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(3799);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3799||coreresetp.vhd(1447);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1447
Implementation;Synthesis||BN362||@N: Removing sequential instance release_sdif0_core (in view: work.CoreResetP_work_top_rtl_0layer0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(3800);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3800||coreresetp.vhd(1423);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1423
Implementation;Synthesis||BN362||@N: Removing sequential instance ddr_settled (in view: work.CoreResetP_work_top_rtl_0layer0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(3801);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3801||coreresetp.vhd(1519);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1519
Implementation;Synthesis||BN362||@N: Removing sequential instance AWLOCK_IS[1:0] (in view: COREAXI_LIB.axi_wrmatrix_4Mto1S_Z9_layer1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(3802);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3802||axi_wrmatrix_4mto1s.v(582);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v'/linenumber/582
Implementation;Synthesis||BN362||@N: Removing sequential instance ARLOCK_IS[1:0] (in view: COREAXI_LIB.axi_rdmatrix_4Mto1S_Z14_layer1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(3803);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3803||axi_rdmatrix_4mto1s.v(556);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v'/linenumber/556
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk5\.WLAST_IS (in view: COREAXI_LIB.axi_wd_channel_Z11_layer1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(3804);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3804||axi_wd_channel.v(465);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wd_channel.v'/linenumber/465
Implementation;Synthesis||BN362||@N: Removing sequential instance sm0_areset_n_clk_base (in view: work.CoreResetP_work_top_rtl_0layer0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(3805);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3805||coreresetp.vhd(770);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/770
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_areset_n_rcosc (in view: work.CoreResetP_work_top_rtl_0layer0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(3806);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3806||coreresetp.vhd(894);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/894
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_areset_n_rcosc (in view: work.CoreResetP_work_top_rtl_0layer0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(3807);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3807||coreresetp.vhd(883);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/883
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_areset_n_rcosc (in view: work.CoreResetP_work_top_rtl_0layer0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(3808);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3808||coreresetp.vhd(872);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/872
Implementation;Synthesis||BN362||@N: Removing sequential instance arbRegSMCurrentState[0:15] (in view: coreahblite_lib.COREAHBLITE_SLAVEARBITER_0_0(coreahblite_slavearbiter_arch)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||top.srr(3809);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3809||coreahblite_slavearbiter.vhd(398);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_slavearbiter.vhd'/linenumber/398
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk1\.AWLOCK_IS_int[1:0] (in view: COREAXI_LIB.axi_wrmatrix_4Mto1S_Z9_layer1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(3810);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3810||axi_wrmatrix_4mto1s.v(629);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v'/linenumber/629
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk1\.ARLOCK_IS_int[1:0] (in view: COREAXI_LIB.axi_rdmatrix_4Mto1S_Z14_layer1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(3811);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3811||axi_rdmatrix_4mto1s.v(621);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v'/linenumber/621
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_areset_n_rcosc (in view: work.CoreResetP_work_top_rtl_0layer0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(3812);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3812||coreresetp.vhd(861);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/861
Implementation;Synthesis||BN362||@N: Removing sequential instance sm0_areset_n_q1 (in view: work.CoreResetP_work_top_rtl_0layer0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(3813);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3813||coreresetp.vhd(770);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/770
Implementation;Synthesis||BN362||@N: Removing sequential instance sm0_areset_n_rcosc (in view: work.CoreResetP_work_top_rtl_0layer0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(3814);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3814||coreresetp.vhd(850);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/850
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_areset_n_rcosc_q1 (in view: work.CoreResetP_work_top_rtl_0layer0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(3815);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3815||coreresetp.vhd(894);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/894
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_areset_n_rcosc_q1 (in view: work.CoreResetP_work_top_rtl_0layer0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(3816);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3816||coreresetp.vhd(883);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/883
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_areset_n_rcosc_q1 (in view: work.CoreResetP_work_top_rtl_0layer0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(3817);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3817||coreresetp.vhd(872);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/872
Implementation;Synthesis||BN362||@N: Removing sequential instance RRESP_IM[1:0] (in view: COREAXI_LIB.axi_rdmatrix_16Sto1M_Z2_layer1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(3818);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3818||axi_rdmatrix_16sto1m.v(593);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_16Sto1M.v'/linenumber/593
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_areset_n_rcosc_q1 (in view: work.CoreResetP_work_top_rtl_0layer0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(3819);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3819||coreresetp.vhd(861);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/861
Implementation;Synthesis||BN362||@N: Removing sequential instance sm0_areset_n_rcosc_q1 (in view: work.CoreResetP_work_top_rtl_0layer0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(3820);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3820||coreresetp.vhd(850);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/850
Implementation;Synthesis||BN115||@N: Removing instance FABOSC_0 (in view: work.top_sb(rtl)) of type view:work.top_sb_FABOSC_0_OSC(def_arch) because it does not drive other instances.||top.srr(3821);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3821||top_sb.vhd(3751);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\top_sb.vhd'/linenumber/3751
Implementation;Synthesis||BN362||@N: Removing sequential instance WLAST_MI (in view: COREAXI_LIB.axi_master_stage_Z16_layer1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(3822);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3822||axi_master_stage.v(2138);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v'/linenumber/2138
Implementation;Synthesis||BN114||@W:Removing instance I_RCOSC_25_50MHZ (in view: work.top_sb_FABOSC_0_OSC(def_arch)) of black box view:work.RCOSC_25_50MHZ(def_arch) because it does not drive other instances.||top.srr(3823);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3823||top_sb_fabosc_0_osc.vhd(52);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\FABOSC_0\top_sb_FABOSC_0_OSC.vhd'/linenumber/52
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk4\.WLAST_M_INPFF1 (in view: COREAXI_LIB.axi_master_stage_Z16_layer1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(3824);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3824||axi_master_stage.v(1439);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v'/linenumber/1439
Implementation;Synthesis||FX1184||@N: Applying syn_allowed_resources blockrams=31 on top level netlist top ||top.srr(3825);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3825||null;null
Implementation;Synthesis||MT530||@W:Found inferred clock top_sb_CCC_0_FCCC|GL2_net_inferred_clock which controls 3235 sequential elements including top_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.default_slave_sm.defSlaveSMCurrentState. This clock has no specified timing constraint which may adversely impact design performance. ||top.srr(3855);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3855||coreahblite_defaultslavesm.vhd(70);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_defaultslavesm.vhd'/linenumber/70
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||top.srr(3857);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3857||null;null
Implementation;Synthesis||MO111||@N: Tristate driver ARVALID_IS15 (in view: COREAXI_LIB.axi_interconnect_ntom_Z6_layer1(verilog)) on net ARVALID_IS15 (in view: COREAXI_LIB.axi_interconnect_ntom_Z6_layer1(verilog)) has its enable tied to GND.||top.srr(4031);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4031||axi_interconnect_ntom.v(3233);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/3233
Implementation;Synthesis||MO111||@N: Tristate driver ARPROT_IS15_1 (in view: COREAXI_LIB.axi_interconnect_ntom_Z6_layer1(verilog)) on net ARPROT_IS15_1 (in view: COREAXI_LIB.axi_interconnect_ntom_Z6_layer1(verilog)) has its enable tied to GND.||top.srr(4032);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4032||axi_interconnect_ntom.v(3232);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/3232
Implementation;Synthesis||MO111||@N: Tristate driver ARPROT_IS15_2 (in view: COREAXI_LIB.axi_interconnect_ntom_Z6_layer1(verilog)) on net ARPROT_IS15_2 (in view: COREAXI_LIB.axi_interconnect_ntom_Z6_layer1(verilog)) has its enable tied to GND.||top.srr(4033);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4033||axi_interconnect_ntom.v(3232);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/3232
Implementation;Synthesis||MO111||@N: Tristate driver ARPROT_IS15_3 (in view: COREAXI_LIB.axi_interconnect_ntom_Z6_layer1(verilog)) on net ARPROT_IS15_3 (in view: COREAXI_LIB.axi_interconnect_ntom_Z6_layer1(verilog)) has its enable tied to GND.||top.srr(4034);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4034||axi_interconnect_ntom.v(3232);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/3232
Implementation;Synthesis||MO111||@N: Tristate driver ARCACHE_IS15_1 (in view: COREAXI_LIB.axi_interconnect_ntom_Z6_layer1(verilog)) on net ARCACHE_IS15_1 (in view: COREAXI_LIB.axi_interconnect_ntom_Z6_layer1(verilog)) has its enable tied to GND.||top.srr(4035);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4035||axi_interconnect_ntom.v(3231);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/3231
Implementation;Synthesis||MO111||@N: Tristate driver ARCACHE_IS15_2 (in view: COREAXI_LIB.axi_interconnect_ntom_Z6_layer1(verilog)) on net ARCACHE_IS15_2 (in view: COREAXI_LIB.axi_interconnect_ntom_Z6_layer1(verilog)) has its enable tied to GND.||top.srr(4036);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4036||axi_interconnect_ntom.v(3231);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/3231
Implementation;Synthesis||MO111||@N: Tristate driver ARCACHE_IS15_3 (in view: COREAXI_LIB.axi_interconnect_ntom_Z6_layer1(verilog)) on net ARCACHE_IS15_3 (in view: COREAXI_LIB.axi_interconnect_ntom_Z6_layer1(verilog)) has its enable tied to GND.||top.srr(4037);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4037||axi_interconnect_ntom.v(3231);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/3231
Implementation;Synthesis||MO111||@N: Tristate driver ARCACHE_IS15_4 (in view: COREAXI_LIB.axi_interconnect_ntom_Z6_layer1(verilog)) on net ARCACHE_IS15_4 (in view: COREAXI_LIB.axi_interconnect_ntom_Z6_layer1(verilog)) has its enable tied to GND.||top.srr(4038);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4038||axi_interconnect_ntom.v(3231);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/3231
Implementation;Synthesis||MO111||@N: Tristate driver ARLOCK_IS15_1 (in view: COREAXI_LIB.axi_interconnect_ntom_Z6_layer1(verilog)) on net ARLOCK_IS15_1 (in view: COREAXI_LIB.axi_interconnect_ntom_Z6_layer1(verilog)) has its enable tied to GND.||top.srr(4039);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4039||axi_interconnect_ntom.v(3230);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/3230
Implementation;Synthesis||MO111||@N: Tristate driver ARLOCK_IS15_2 (in view: COREAXI_LIB.axi_interconnect_ntom_Z6_layer1(verilog)) on net ARLOCK_IS15_2 (in view: COREAXI_LIB.axi_interconnect_ntom_Z6_layer1(verilog)) has its enable tied to GND.||top.srr(4040);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4040||axi_interconnect_ntom.v(3230);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v'/linenumber/3230
Implementation;Synthesis||BN132||@W:Removing sequential instance top_sb_0.CORERESETP_0.POWER_ON_RESET_N_q1 because it is equivalent to instance top_sb_0.CORERESETP_0.sm1_areset_n_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(4041);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4041||coreresetp.vhd(553);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/553
Implementation;Synthesis||BN132||@W:Removing sequential instance top_sb_0.CORERESETP_0.sm1_areset_n_clk_base because it is equivalent to instance top_sb_0.CORERESETP_0.POWER_ON_RESET_N_clk_base. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(4042);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4042||coreresetp.vhd(781);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/781
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk61\.cnt0_outstndg[31:0] (in view: COREAXI_LIB.axi_matrix_s_Z15_layer1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(4043);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4043||axi_matrix_s.v(3992);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_s.v'/linenumber/3992
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk29\.cnt0_id[31:0] (in view: COREAXI_LIB.axi_matrix_s_Z15_layer1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(4044);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4044||axi_matrix_s.v(2676);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_s.v'/linenumber/2676
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk13\.cnt3[31:0] (in view: COREAXI_LIB.axi_matrix_s_Z15_layer1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(4045);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4045||axi_matrix_s.v(2104);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_s.v'/linenumber/2104
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk9\.cnt2[31:0] (in view: COREAXI_LIB.axi_matrix_s_Z15_layer1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(4046);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4046||axi_matrix_s.v(1912);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_s.v'/linenumber/1912
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk5\.cnt1[31:0] (in view: COREAXI_LIB.axi_matrix_s_Z15_layer1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(4047);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4047||axi_matrix_s.v(1721);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_s.v'/linenumber/1721
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk61\.outstnd_wr0_waddr[15:0] (in view: COREAXI_LIB.axi_matrix_s_Z15_layer1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(4048);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4048||axi_matrix_s.v(3992);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_s.v'/linenumber/3992
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk29\.pending_id_wr0_waddr[15:0] (in view: COREAXI_LIB.axi_matrix_s_Z15_layer1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(4049);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4049||axi_matrix_s.v(2676);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_s.v'/linenumber/2676
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk61\.outstnd_wr0[3:0] (in view: COREAXI_LIB.axi_matrix_s_Z15_layer1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(4050);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4050||axi_matrix_s.v(3992);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_s.v'/linenumber/3992
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk29\.pending_id_wr0[3:0] (in view: COREAXI_LIB.axi_matrix_s_Z15_layer1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(4051);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4051||axi_matrix_s.v(2676);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_s.v'/linenumber/2676
Implementation;Synthesis||BN362||@N: Removing sequential instance inst_wa_channel.genblk1\.inst_wrmatrix_4Mto1S.SLAVE_SELECT_WADDRCH_M_r[16:12] (in view: COREAXI_LIB.axi_matrix_s_Z15_layer1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(4052);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4052||axi_wrmatrix_4mto1s.v(2026);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v'/linenumber/2026
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk3\.master_stage0.genblk10\.AWID_msb_lat[7:0] (in view: COREAXI_LIB.top_sb_COREAXI_0_COREAXI_Z1_layer1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(4053);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4053||axi_master_stage.v(2309);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v'/linenumber/2309
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk3\.master_stage0.ID_cnt[31:0] (in view: COREAXI_LIB.top_sb_COREAXI_0_COREAXI_Z1_layer1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(4054);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4054||axi_master_stage.v(2447);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v'/linenumber/2447
Implementation;Synthesis||BN132||@W:Removing sequential instance top_sb_0.COREAHBLTOAXI_0.U_RST_H.reset_sync_2 because it is equivalent to instance top_sb_0.COREAHBLTOAXI_0.U_RST_A.reset_sync_2. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(4055);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4055||coreahbltoaxi_reset_sync.vhd(59);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_reset_sync.vhd'/linenumber/59
Implementation;Synthesis||BN132||@W:Removing sequential instance top_sb_0.COREAHBLTOAXI_0.U_RST_H.reset_sync_1 because it is equivalent to instance top_sb_0.COREAHBLTOAXI_0.U_RST_A.reset_sync_1. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(4056);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4056||coreahbltoaxi_reset_sync.vhd(59);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_reset_sync.vhd'/linenumber/59
Implementation;Synthesis||FA239||@W:ROM SLAVE_SELECT_RADDRCH_M_cnst[16:12] (in view: COREAXI_LIB.axi_rdmatrix_4Mto1S_Z14_layer1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.||top.srr(4061);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4061||axi_rdmatrix_4mto1s.v(1810);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v'/linenumber/1810
Implementation;Synthesis||FA239||@W:ROM SLAVE_SELECT_RADDRCH_M_cnst[16:12] (in view: COREAXI_LIB.axi_rdmatrix_4Mto1S_Z14_layer1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.||top.srr(4062);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4062||axi_rdmatrix_4mto1s.v(1810);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v'/linenumber/1810
Implementation;Synthesis||MO106||@N: Found ROM SLAVE_SELECT_RADDRCH_M_cnst[16:12] (in view: COREAXI_LIB.axi_rdmatrix_4Mto1S_Z14_layer1(verilog)) with 16 words by 5 bits.||top.srr(4063);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4063||axi_rdmatrix_4mto1s.v(1810);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v'/linenumber/1810
Implementation;Synthesis||FA239||@W:ROM ras_shift_8[5:0] (in view: coresdr_axi_lib.openbank_2_14_3(rtl)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.||top.srr(4064);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4064||openbank.vhd(394);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\openbank.vhd'/linenumber/394
Implementation;Synthesis||FA239||@W:ROM ras_shift_8[5:0] (in view: coresdr_axi_lib.openbank_2_14_3(rtl)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.||top.srr(4065);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4065||openbank.vhd(394);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\openbank.vhd'/linenumber/394
Implementation;Synthesis||MO106||@N: Found ROM ras_shift_8[5:0] (in view: coresdr_axi_lib.openbank_2_14_3(rtl)) with 1 words by 6 bits.||top.srr(4066);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4066||openbank.vhd(394);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\openbank.vhd'/linenumber/394
Implementation;Synthesis||FA239||@W:ROM ras_shift_8[5:0] (in view: coresdr_axi_lib.openbank_2_14_2(rtl)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.||top.srr(4067);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4067||openbank.vhd(394);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\openbank.vhd'/linenumber/394
Implementation;Synthesis||FA239||@W:ROM ras_shift_8[5:0] (in view: coresdr_axi_lib.openbank_2_14_2(rtl)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.||top.srr(4068);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4068||openbank.vhd(394);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\openbank.vhd'/linenumber/394
Implementation;Synthesis||MO106||@N: Found ROM ras_shift_8[5:0] (in view: coresdr_axi_lib.openbank_2_14_2(rtl)) with 1 words by 6 bits.||top.srr(4069);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4069||openbank.vhd(394);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\openbank.vhd'/linenumber/394
Implementation;Synthesis||FA239||@W:ROM ras_shift_8[5:0] (in view: coresdr_axi_lib.openbank_2_14_1(rtl)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.||top.srr(4070);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4070||openbank.vhd(394);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\openbank.vhd'/linenumber/394
Implementation;Synthesis||FA239||@W:ROM ras_shift_8[5:0] (in view: coresdr_axi_lib.openbank_2_14_1(rtl)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.||top.srr(4071);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4071||openbank.vhd(394);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\openbank.vhd'/linenumber/394
Implementation;Synthesis||MO106||@N: Found ROM ras_shift_8[5:0] (in view: coresdr_axi_lib.openbank_2_14_1(rtl)) with 1 words by 6 bits.||top.srr(4072);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4072||openbank.vhd(394);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\openbank.vhd'/linenumber/394
Implementation;Synthesis||FA239||@W:ROM ras_shift_8[5:0] (in view: coresdr_axi_lib.openbank_2_14_0(rtl)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.||top.srr(4073);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4073||openbank.vhd(394);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\openbank.vhd'/linenumber/394
Implementation;Synthesis||FA239||@W:ROM ras_shift_8[5:0] (in view: coresdr_axi_lib.openbank_2_14_0(rtl)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.||top.srr(4074);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4074||openbank.vhd(394);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\openbank.vhd'/linenumber/394
Implementation;Synthesis||MO106||@N: Found ROM ras_shift_8[5:0] (in view: coresdr_axi_lib.openbank_2_14_0(rtl)) with 1 words by 6 bits.||top.srr(4075);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4075||openbank.vhd(394);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\openbank.vhd'/linenumber/394
Implementation;Synthesis||BN132||@W:Removing sequential instance top_sb_0.COREAHBLTOAXI_0.U_AHBtoAXI_sync.synchronizer_2[1:0] because it is equivalent to instance top_sb_0.COREAHBLTOAXI_0.U_AHBtoAXI_sync.synchronizer_1[1:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(4076);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4076||synchronizer_ahbtoaxi.vhd(78);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\Synchronizer_AHBtoAXI.vhd'/linenumber/78
Implementation;Synthesis||BN362||@N: Removing sequential instance rd_wdcntr[3:0] (in view: COREAXI_LIB.axi_rdmatrix_4Mto1S_Z14_layer1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(4077);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4077||axi_rdmatrix_4mto1s.v(502);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v'/linenumber/502
Implementation;Synthesis||BN362||@N: Removing sequential instance rd_rdcntr[3:0] (in view: COREAXI_LIB.axi_rdmatrix_4Mto1S_Z14_layer1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(4078);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4078||axi_rdmatrix_4mto1s.v(524);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v'/linenumber/524
Implementation;Synthesis||BN362||@N: Removing sequential instance SLAVE_SELECT_RADDRCH_M_r[16:12] (in view: COREAXI_LIB.axi_rdmatrix_4Mto1S_Z14_layer1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(4079);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4079||axi_rdmatrix_4mto1s.v(2009);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v'/linenumber/2009
Implementation;Synthesis||MO160||@W:Register bit COREAXI_0.genblk2\.u_interconnect_ntom.inst_matrix_m0.inst_rd_channel.inst_rdmatrix_16Sto1M.curr_state[4] (in view view:work.top_sb(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(4091);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4091||axi_rdmatrix_16sto1m.v(611);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_16Sto1M.v'/linenumber/611
Implementation;Synthesis||MO160||@W:Register bit COREAXI_0.genblk2\.u_interconnect_ntom.inst_matrix_m0.inst_rd_channel.inst_rdmatrix_16Sto1M.curr_state[3] (in view view:work.top_sb(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(4092);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4092||axi_rdmatrix_16sto1m.v(611);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_16Sto1M.v'/linenumber/611
Implementation;Synthesis||MO160||@W:Register bit COREAXI_0.genblk2\.u_interconnect_ntom.inst_matrix_m0.inst_rd_channel.inst_rdmatrix_16Sto1M.curr_state[2] (in view view:work.top_sb(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(4093);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4093||axi_rdmatrix_16sto1m.v(611);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_16Sto1M.v'/linenumber/611
Implementation;Synthesis||MO160||@W:Register bit COREAXI_0.genblk2\.u_interconnect_ntom.inst_matrix_m0.inst_rd_channel.inst_rdmatrix_16Sto1M.curr_state[1] (in view view:work.top_sb(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(4094);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4094||axi_rdmatrix_16sto1m.v(611);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_16Sto1M.v'/linenumber/611
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.top_sb(rtl) instance COREAXI_0.genblk2\.u_interconnect_ntom.genblk20\.inst_matrix_S16.genblk1\.cnt0[31:0]  ||top.srr(4095);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4095||axi_matrix_s.v(1527);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_s.v'/linenumber/1527
Implementation;Synthesis||BN362||@N: Removing sequential instance COREAXI_0.genblk23\.slave_stage16.genblk1\.AWADDR_S[0] (in view: work.top_sb(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(4096);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4096||axi_slave_stage.v(499);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_slave_stage.v'/linenumber/499
Implementation;Synthesis||BN362||@N: Removing sequential instance COREAXI_0.genblk23\.slave_stage16.genblk1\.AWSIZE_S[2] (in view: work.top_sb(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(4097);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4097||axi_slave_stage.v(499);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_slave_stage.v'/linenumber/499
Implementation;Synthesis||BN362||@N: Removing sequential instance COREAXI_0.genblk23\.slave_stage16.genblk1\.ARADDR_S[0] (in view: work.top_sb(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(4098);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4098||axi_slave_stage.v(499);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_slave_stage.v'/linenumber/499
Implementation;Synthesis||BN362||@N: Removing sequential instance COREAXI_0.genblk23\.slave_stage16.genblk1\.ARSIZE_S[2] (in view: work.top_sb(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(4099);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4099||axi_slave_stage.v(499);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_slave_stage.v'/linenumber/499
Implementation;Synthesis||BN362||@N: Removing sequential instance COREAXI_0.genblk2\.u_interconnect_ntom.genblk20\.inst_matrix_S16.pending_wraddr_gnt[0] (in view: work.top_sb(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(4100);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4100||axi_matrix_s.v(2654);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_s.v'/linenumber/2654
Implementation;Synthesis||BN362||@N: Removing sequential instance COREAXI_0.genblk2\.u_interconnect_ntom.genblk20\.inst_matrix_S16.pending_wraddr_gnt[1] (in view: work.top_sb(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(4101);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4101||axi_matrix_s.v(2654);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_s.v'/linenumber/2654
Implementation;Synthesis||BN362||@N: Removing sequential instance COREAXI_0.genblk2\.u_interconnect_ntom.genblk20\.inst_matrix_S16.inst_wa_channel.genblk1\.inst_wrmatrix_4Mto1S.AWADDR_IS[0] (in view: work.top_sb(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(4102);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4102||axi_wrmatrix_4mto1s.v(582);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v'/linenumber/582
Implementation;Synthesis||BN362||@N: Removing sequential instance COREAXI_0.genblk2\.u_interconnect_ntom.genblk20\.inst_matrix_S16.inst_wa_channel.genblk1\.inst_wrmatrix_4Mto1S.AWSIZE_IS[2] (in view: work.top_sb(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(4103);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4103||axi_wrmatrix_4mto1s.v(582);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v'/linenumber/582
Implementation;Synthesis||BN362||@N: Removing sequential instance COREAXI_0.genblk2\.u_interconnect_ntom.genblk20\.inst_matrix_S16.inst_wa_channel.genblk1\.inst_wrmatrix_4Mto1S.genblk1\.AWADDR_IS_int[0] (in view: work.top_sb(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(4104);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4104||axi_wrmatrix_4mto1s.v(629);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v'/linenumber/629
Implementation;Synthesis||BN362||@N: Removing sequential instance COREAXI_0.genblk2\.u_interconnect_ntom.genblk20\.inst_matrix_S16.inst_wa_channel.genblk1\.inst_wrmatrix_4Mto1S.genblk1\.AWSIZE_IS_int[2] (in view: work.top_sb(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(4105);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4105||axi_wrmatrix_4mto1s.v(629);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v'/linenumber/629
Implementation;Synthesis||BN362||@N: Removing sequential instance COREAXI_0.genblk3\.master_stage0.genblk4\.AWADDR_M_INPFF1[0] (in view: work.top_sb(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(4106);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4106||axi_master_stage.v(1296);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v'/linenumber/1296
Implementation;Synthesis||BN362||@N: Removing sequential instance COREAXI_0.genblk3\.master_stage0.genblk4\.AWSIZE_M_INPFF1[2] (in view: work.top_sb(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(4107);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4107||axi_master_stage.v(1296);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v'/linenumber/1296
Implementation;Synthesis||MO160||@W:Register bit COREAXI_0.genblk3\.master_stage0.genblk4\.ARLOCK_M_INPFF1[0] (in view view:work.top_sb(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(4108);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4108||axi_master_stage.v(1296);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v'/linenumber/1296
Implementation;Synthesis||MO160||@W:Register bit COREAXI_0.genblk3\.master_stage0.genblk4\.AWLOCK_M_INPFF1[0] (in view view:work.top_sb(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(4109);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4109||axi_master_stage.v(1296);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v'/linenumber/1296
Implementation;Synthesis||MO160||@W:Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[16] (in view view:work.top_sb(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(4110);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4110||coreahblite_masterstage.vhd(315);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/315
Implementation;Synthesis||MO160||@W:Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHSIZE[2] (in view view:work.top_sb(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(4111);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4111||coreahblite_masterstage.vhd(240);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/240
Implementation;Synthesis||MO160||@W:Register bit COREAXI_0.genblk3\.master_stage0.genblk4\.BRESP_M_pulse[1] (in view view:work.top_sb(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(4112);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4112||axi_master_stage.v(1647);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v'/linenumber/1647
Implementation;Synthesis||MO129||@W:Sequential instance top_sb_0.COREAXI_0.genblk3.master_stage0.genblk8.BRESP_M[1] is reduced to a combinational gate by constant propagation.||top.srr(4113);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4113||axi_master_stage.v(2236);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v'/linenumber/2236
Implementation;Synthesis||BN132||@W:Removing instance top_sb_0.COREAXI_0.genblk3.master_stage0.genblk4.ARLEN_M_INPFF1[1] because it is equivalent to instance top_sb_0.COREAXI_0.genblk3.master_stage0.genblk4.ARLEN_M_INPFF1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(4114);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4114||axi_master_stage.v(1296);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v'/linenumber/1296
Implementation;Synthesis||MO160||@W:Register bit arbRegSMCurrentState[3] (in view view:coreahblite_lib.COREAHBLITE_SLAVEARBITER_0_1(coreahblite_slavearbiter_arch)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(4133);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4133||coreahblite_slavearbiter.vhd(398);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_slavearbiter.vhd'/linenumber/398
Implementation;Synthesis||MO160||@W:Register bit arbRegSMCurrentState[7] (in view view:coreahblite_lib.COREAHBLITE_SLAVEARBITER_0_1(coreahblite_slavearbiter_arch)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(4134);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4134||coreahblite_slavearbiter.vhd(398);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_slavearbiter.vhd'/linenumber/398
Implementation;Synthesis||MO160||@W:Register bit arbRegSMCurrentState[11] (in view view:coreahblite_lib.COREAHBLITE_SLAVEARBITER_0_1(coreahblite_slavearbiter_arch)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(4135);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4135||coreahblite_slavearbiter.vhd(398);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_slavearbiter.vhd'/linenumber/398
Implementation;Synthesis||BN362||@N: Removing sequential instance HTRANS_d_xhdl16[0] (in view: work.CoreAHBLtoAXI_AHBAccessControlHX_32_32_0_0(translated)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(4146);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4146||coreahbltoaxi_ahbaccesscontrol.vhd(896);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AHBAccessControl.vhd'/linenumber/896
Implementation;Synthesis||BN362||@N: Removing sequential instance HTRANS_undef_d[0] (in view: work.CoreAHBLtoAXI_AHBAccessControlHX_32_32_0_0(translated)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(4147);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4147||coreahbltoaxi_ahbaccesscontrol.vhd(942);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AHBAccessControl.vhd'/linenumber/942
Implementation;Synthesis||FX107||@W:RAM U_WRCH_RAM.mem2[63:32] (in view: work.CoreAHBLtoAXI_WRCHANNELFIFOHX_32_64_32(translated)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(4153);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4153||coreahbltoaxi_wrch_ram.vhd(87);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_wrch_ram.vhd'/linenumber/87
Implementation;Synthesis||FX107||@W:RAM U_WRCH_RAM.mem1[31:0] (in view: work.CoreAHBLtoAXI_WRCHANNELFIFOHX_32_64_32(translated)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(4155);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4155||coreahbltoaxi_wrch_ram.vhd(86);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_wrch_ram.vhd'/linenumber/86
Implementation;Synthesis||MF179||@N: Found 31 by 31 bit equality operator ('==') un13_writefull (in view: work.CoreAHBLtoAXI_WRCHANNELFIFOHX_32_64_32(translated))||top.srr(4156);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4156||coreahbltoaxi_wrchannelfifo.vhd(358);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_WRCHANNELFIFO.vhd'/linenumber/358
Implementation;Synthesis||MF179||@N: Found 33 by 33 bit equality operator ('==') Gen_Empty\.fifo_empty_xhdl3 (in view: work.CoreAHBLtoAXI_WRCHANNELFIFOHX_32_64_32(translated))||top.srr(4157);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4157||coreahbltoaxi_wrchannelfifo.vhd(348);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_WRCHANNELFIFO.vhd'/linenumber/348
Implementation;Synthesis||FX107||@W:RAM U_RDCH_RAM.mem1[31:0] (in view: work.CoreAHBLtoAXI_RDCHANNELFIFOHX_32_64_32(translated)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(4195);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4195||coreahbltoaxi_rdch_ram.vhd(84);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_rdch_ram.vhd'/linenumber/84
Implementation;Synthesis||MF179||@N: Found 31 by 31 bit equality operator ('==') un13_writefull (in view: work.CoreAHBLtoAXI_RDCHANNELFIFOHX_32_64_32(translated))||top.srr(4196);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4196||coreahbltoaxi_rdchannelfifo.vhd(313);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_RDCHANNELFIFO.vhd'/linenumber/313
Implementation;Synthesis||MF179||@N: Found 33 by 33 bit equality operator ('==') Gen_Empty\.fifo_empty_xhdl3 (in view: work.CoreAHBLtoAXI_RDCHANNELFIFOHX_32_64_32(translated))||top.srr(4197);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4197||coreahbltoaxi_rdchannelfifo.vhd(303);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_RDCHANNELFIFO.vhd'/linenumber/303
Implementation;Synthesis||BN362||@N: Removing sequential instance wr_curr_state[7] (in view: COREAXI_LIB.axi_WA_ARBITER_Z8_layer1(verilog)) because it does not drive other instances.||top.srr(4210);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4210||axi_wa_arbiter.v(258);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wa_arbiter.v'/linenumber/258
Implementation;Synthesis||BN362||@N: Removing sequential instance wr_curr_state[8] (in view: COREAXI_LIB.axi_WA_ARBITER_Z8_layer1(verilog)) because it does not drive other instances.||top.srr(4211);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4211||axi_wa_arbiter.v(258);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wa_arbiter.v'/linenumber/258
Implementation;Synthesis||BN362||@N: Removing sequential instance wr_curr_state[9] (in view: COREAXI_LIB.axi_WA_ARBITER_Z8_layer1(verilog)) because it does not drive other instances.||top.srr(4212);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4212||axi_wa_arbiter.v(258);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wa_arbiter.v'/linenumber/258
Implementation;Synthesis||BN362||@N: Removing sequential instance wr_curr_state[3] (in view: COREAXI_LIB.axi_WA_ARBITER_Z8_layer1(verilog)) because it does not drive other instances.||top.srr(4213);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4213||axi_wa_arbiter.v(258);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wa_arbiter.v'/linenumber/258
Implementation;Synthesis||BN362||@N: Removing sequential instance wr_curr_state[4] (in view: COREAXI_LIB.axi_WA_ARBITER_Z8_layer1(verilog)) because it does not drive other instances.||top.srr(4214);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4214||axi_wa_arbiter.v(258);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wa_arbiter.v'/linenumber/258
Implementation;Synthesis||BN362||@N: Removing sequential instance wr_curr_state[5] (in view: COREAXI_LIB.axi_WA_ARBITER_Z8_layer1(verilog)) because it does not drive other instances.||top.srr(4215);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4215||axi_wa_arbiter.v(258);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wa_arbiter.v'/linenumber/258
Implementation;Synthesis||BN132||@W:Removing instance top_sb_0.COREAXI_0.genblk2.u_interconnect_ntom.genblk20.inst_matrix_S16.inst_wa_channel.genblk1.inst_wrmatrix_4Mto1S.UWA_ARBITER.wr_owner_r[3] because it is equivalent to instance top_sb_0.COREAXI_0.genblk2.u_interconnect_ntom.genblk20.inst_matrix_S16.inst_wa_channel.genblk1.inst_wrmatrix_4Mto1S.UWA_ARBITER.wr_owner_r[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(4216);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4216||axi_wa_arbiter.v(266);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wa_arbiter.v'/linenumber/266
Implementation;Synthesis||BN132||@W:Removing instance top_sb_0.COREAXI_0.genblk2.u_interconnect_ntom.genblk20.inst_matrix_S16.inst_wa_channel.genblk1.inst_wrmatrix_4Mto1S.UWA_ARBITER.wr_owner_r[2] because it is equivalent to instance top_sb_0.COREAXI_0.genblk2.u_interconnect_ntom.genblk20.inst_matrix_S16.inst_wa_channel.genblk1.inst_wrmatrix_4Mto1S.UWA_ARBITER.wr_owner_r[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(4217);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4217||axi_wa_arbiter.v(266);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wa_arbiter.v'/linenumber/266
Implementation;Synthesis||MO129||@W:Sequential instance top_sb_0.COREAXI_0.genblk2.u_interconnect_ntom.genblk20.inst_matrix_S16.inst_ra_channel.genblk1.inst_rdmatrix_4Mto1S.URA_ARBITER0.rd_curr_state[7] is reduced to a combinational gate by constant propagation.||top.srr(4234);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4234||axi_ra_arbiter.v(258);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_ra_arbiter.v'/linenumber/258
Implementation;Synthesis||MO129||@W:Sequential instance top_sb_0.COREAXI_0.genblk2.u_interconnect_ntom.genblk20.inst_matrix_S16.inst_ra_channel.genblk1.inst_rdmatrix_4Mto1S.URA_ARBITER0.rd_curr_state[8] is reduced to a combinational gate by constant propagation.||top.srr(4235);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4235||axi_ra_arbiter.v(258);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_ra_arbiter.v'/linenumber/258
Implementation;Synthesis||MO129||@W:Sequential instance top_sb_0.COREAXI_0.genblk2.u_interconnect_ntom.genblk20.inst_matrix_S16.inst_ra_channel.genblk1.inst_rdmatrix_4Mto1S.URA_ARBITER0.rd_curr_state[9] is reduced to a combinational gate by constant propagation.||top.srr(4236);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4236||axi_ra_arbiter.v(258);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_ra_arbiter.v'/linenumber/258
Implementation;Synthesis||BN362||@N: Removing sequential instance rd_curr_state[11] (in view: COREAXI_LIB.axi_RA_ARBITER_Z13_layer1(verilog)) because it does not drive other instances.||top.srr(4237);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4237||axi_ra_arbiter.v(258);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_ra_arbiter.v'/linenumber/258
Implementation;Synthesis||BN362||@N: Removing sequential instance rd_curr_state[12] (in view: COREAXI_LIB.axi_RA_ARBITER_Z13_layer1(verilog)) because it does not drive other instances.||top.srr(4238);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4238||axi_ra_arbiter.v(258);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_ra_arbiter.v'/linenumber/258
Implementation;Synthesis||BN362||@N: Removing sequential instance rd_curr_state[13] (in view: COREAXI_LIB.axi_RA_ARBITER_Z13_layer1(verilog)) because it does not drive other instances.||top.srr(4239);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4239||axi_ra_arbiter.v(258);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_ra_arbiter.v'/linenumber/258
Implementation;Synthesis||BN362||@N: Removing sequential instance rd_curr_state[3] (in view: COREAXI_LIB.axi_RA_ARBITER_Z13_layer1(verilog)) because it does not drive other instances.||top.srr(4240);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4240||axi_ra_arbiter.v(258);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_ra_arbiter.v'/linenumber/258
Implementation;Synthesis||BN362||@N: Removing sequential instance rd_curr_state[4] (in view: COREAXI_LIB.axi_RA_ARBITER_Z13_layer1(verilog)) because it does not drive other instances.||top.srr(4241);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4241||axi_ra_arbiter.v(258);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_ra_arbiter.v'/linenumber/258
Implementation;Synthesis||BN362||@N: Removing sequential instance rd_curr_state[5] (in view: COREAXI_LIB.axi_RA_ARBITER_Z13_layer1(verilog)) because it does not drive other instances.||top.srr(4242);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4242||axi_ra_arbiter.v(258);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_ra_arbiter.v'/linenumber/258
Implementation;Synthesis||BN132||@W:Removing instance top_sb_0.COREAXI_0.genblk2.u_interconnect_ntom.genblk20.inst_matrix_S16.inst_ra_channel.genblk1.inst_rdmatrix_4Mto1S.URA_ARBITER0.genblk1.AR_MASGNT_MI[3] because it is equivalent to instance top_sb_0.COREAXI_0.genblk2.u_interconnect_ntom.genblk20.inst_matrix_S16.inst_ra_channel.genblk1.inst_rdmatrix_4Mto1S.URA_ARBITER0.genblk1.AR_MASGNT_MI[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(4243);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4243||axi_ra_arbiter.v(222);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_ra_arbiter.v'/linenumber/222
Implementation;Synthesis||BN132||@W:Removing instance top_sb_0.COREAXI_0.genblk2.u_interconnect_ntom.genblk20.inst_matrix_S16.inst_ra_channel.genblk1.inst_rdmatrix_4Mto1S.URA_ARBITER0.genblk1.AR_MASGNT_MI[2] because it is equivalent to instance top_sb_0.COREAXI_0.genblk2.u_interconnect_ntom.genblk20.inst_matrix_S16.inst_ra_channel.genblk1.inst_rdmatrix_4Mto1S.URA_ARBITER0.genblk1.AR_MASGNT_MI[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(4244);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4244||axi_ra_arbiter.v(222);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_ra_arbiter.v'/linenumber/222
Implementation;Synthesis||MO160||@W:Register bit B_SIZE_reg[3] (in view view:coresdr_axi_lib.CORESDR_AXI_19_3_10_13_2_4_16_5_2_2_2_8_8_2_2_2_10000_390_0_0(trans)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(4257);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4257||coresdr_axi.vhd(1343);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\coresdr_axi.vhd'/linenumber/1343
Implementation;Synthesis||MO160||@W:Register bit p_shift[9] (in view view:coresdr_axi_lib.fastinit_31_3_10_13_2_4(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(4258);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4258||fastinit.vhd(246);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\fastinit.vhd'/linenumber/246
Implementation;Synthesis||MO160||@W:Register bit p_shift[8] (in view view:coresdr_axi_lib.fastinit_31_3_10_13_2_4(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(4259);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4259||fastinit.vhd(246);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\fastinit.vhd'/linenumber/246
Implementation;Synthesis||MO160||@W:Register bit p_shift[7] (in view view:coresdr_axi_lib.fastinit_31_3_10_13_2_4(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(4260);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4260||fastinit.vhd(246);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\fastinit.vhd'/linenumber/246
Implementation;Synthesis||MO160||@W:Register bit p_shift[6] (in view view:coresdr_axi_lib.fastinit_31_3_10_13_2_4(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(4261);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4261||fastinit.vhd(246);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\fastinit.vhd'/linenumber/246
Implementation;Synthesis||MO160||@W:Register bit p_shift[5] (in view view:coresdr_axi_lib.fastinit_31_3_10_13_2_4(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(4262);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4262||fastinit.vhd(246);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\fastinit.vhd'/linenumber/246
Implementation;Synthesis||MO160||@W:Register bit p_shift[4] (in view view:coresdr_axi_lib.fastinit_31_3_10_13_2_4(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(4263);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4263||fastinit.vhd(246);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\fastinit.vhd'/linenumber/246
Implementation;Synthesis||MO160||@W:Register bit p_shift[3] (in view view:coresdr_axi_lib.fastinit_31_3_10_13_2_4(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(4264);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4264||fastinit.vhd(246);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\fastinit.vhd'/linenumber/246
Implementation;Synthesis||MO160||@W:Register bit p_shift[2] (in view view:coresdr_axi_lib.fastinit_31_3_10_13_2_4(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(4265);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4265||fastinit.vhd(246);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\fastinit.vhd'/linenumber/246
Implementation;Synthesis||MO160||@W:Register bit p_shift[1] (in view view:coresdr_axi_lib.fastinit_31_3_10_13_2_4(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(4266);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4266||fastinit.vhd(246);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\fastinit.vhd'/linenumber/246
Implementation;Synthesis||BN132||@W:Removing instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.p_shift[0] because it is equivalent to instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.m_shift[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(4267);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4267||fastinit.vhd(246);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\fastinit.vhd'/linenumber/246
Implementation;Synthesis||BN132||@W:Removing instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.p_req because it is equivalent to instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.m_shift[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(4268);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4268||fastinit.vhd(246);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\fastinit.vhd'/linenumber/246
Implementation;Synthesis||MF179||@N: Found 16 by 16 bit equality operator ('==') cmd_p\.0\.un1_line_i_0 (in view: coresdr_axi_lib.fastsdram_31_3_10_14_2_4(rtl))||top.srr(4269);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4269||fastsdram.vhd(410);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\fastsdram.vhd'/linenumber/410
Implementation;Synthesis||MF179||@N: Found 16 by 16 bit equality operator ('==') cmd_p\.1\.un1_rowaddr_int (in view: coresdr_axi_lib.fastsdram_31_3_10_14_2_4(rtl))||top.srr(4270);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4270||fastsdram.vhd(410);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\fastsdram.vhd'/linenumber/410
Implementation;Synthesis||MF179||@N: Found 16 by 16 bit equality operator ('==') cmd_p\.2\.un1_rowaddr_int (in view: coresdr_axi_lib.fastsdram_31_3_10_14_2_4(rtl))||top.srr(4271);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4271||fastsdram.vhd(410);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\fastsdram.vhd'/linenumber/410
Implementation;Synthesis||MF179||@N: Found 16 by 16 bit equality operator ('==') cmd_p\.3\.un1_rowaddr_int (in view: coresdr_axi_lib.fastsdram_31_3_10_14_2_4(rtl))||top.srr(4272);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4272||fastsdram.vhd(410);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\fastsdram.vhd'/linenumber/410
Implementation;Synthesis||BN132||@W:Removing instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.fastsdram_1.psa[5] because it is equivalent to instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.fastsdram_1.psa[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(4273);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4273||fastsdram.vhd(606);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\fastsdram.vhd'/linenumber/606
Implementation;Synthesis||BN132||@W:Removing instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.fastsdram_1.psa[1] because it is equivalent to instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.fastsdram_1.psa[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(4274);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4274||fastsdram.vhd(606);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\fastsdram.vhd'/linenumber/606
Implementation;Synthesis||BN362||@N: Removing sequential instance pcable_shift[2] (in view: coresdr_axi_lib.openbank_2_14(rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.||top.srr(4275);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4275||openbank.vhd(349);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\openbank.vhd'/linenumber/349
Implementation;Synthesis||MO160||@W:Register bit line[13] (in view view:coresdr_axi_lib.openbank_2_14(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(4276);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4276||openbank.vhd(95);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\openbank.vhd'/linenumber/95
Implementation;Synthesis||MO171||@W:Sequential instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.fastsdram_1.openbank_gen.3.openbank_r1_i.ras_shift[4] is reduced to a combinational gate by constant propagation. ||top.srr(4277);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4277||openbank.vhd(390);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\openbank.vhd'/linenumber/390
Implementation;Synthesis||MO171||@W:Sequential instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.fastsdram_1.openbank_gen.0.openbank_r1_i.ras_shift[4] is reduced to a combinational gate by constant propagation. ||top.srr(4278);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4278||openbank.vhd(390);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\openbank.vhd'/linenumber/390
Implementation;Synthesis||MO171||@W:Sequential instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.fastsdram_1.openbank_gen.1.openbank_r1_i.ras_shift[4] is reduced to a combinational gate by constant propagation. ||top.srr(4279);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4279||openbank.vhd(390);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\openbank.vhd'/linenumber/390
Implementation;Synthesis||MO171||@W:Sequential instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.fastsdram_1.openbank_gen.2.openbank_r1_i.ras_shift[4] is reduced to a combinational gate by constant propagation. ||top.srr(4280);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4280||openbank.vhd(390);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\openbank.vhd'/linenumber/390
Implementation;Synthesis||MO171||@W:Sequential instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.fastsdram_1.openbank_gen.3.openbank_r1_i.ras_shift[3] is reduced to a combinational gate by constant propagation. ||top.srr(4281);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4281||openbank.vhd(390);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\openbank.vhd'/linenumber/390
Implementation;Synthesis||MO171||@W:Sequential instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.fastsdram_1.openbank_gen.0.openbank_r1_i.ras_shift[3] is reduced to a combinational gate by constant propagation. ||top.srr(4282);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4282||openbank.vhd(390);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\openbank.vhd'/linenumber/390
Implementation;Synthesis||MO171||@W:Sequential instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.fastsdram_1.openbank_gen.1.openbank_r1_i.ras_shift[3] is reduced to a combinational gate by constant propagation. ||top.srr(4283);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4283||openbank.vhd(390);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\openbank.vhd'/linenumber/390
Implementation;Synthesis||MO171||@W:Sequential instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.fastsdram_1.openbank_gen.2.openbank_r1_i.ras_shift[3] is reduced to a combinational gate by constant propagation. ||top.srr(4284);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4284||openbank.vhd(390);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\openbank.vhd'/linenumber/390
Implementation;Synthesis||MO171||@W:Sequential instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.fastsdram_1.openbank_gen.3.openbank_r1_i.ras_shift[2] is reduced to a combinational gate by constant propagation. ||top.srr(4285);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4285||openbank.vhd(390);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\openbank.vhd'/linenumber/390
Implementation;Synthesis||MO171||@W:Sequential instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.fastsdram_1.openbank_gen.0.openbank_r1_i.ras_shift[2] is reduced to a combinational gate by constant propagation. ||top.srr(4286);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4286||openbank.vhd(390);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\openbank.vhd'/linenumber/390
Implementation;Synthesis||MO171||@W:Sequential instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.fastsdram_1.openbank_gen.1.openbank_r1_i.ras_shift[2] is reduced to a combinational gate by constant propagation. ||top.srr(4287);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4287||openbank.vhd(390);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\openbank.vhd'/linenumber/390
Implementation;Synthesis||MO171||@W:Sequential instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.fastsdram_1.openbank_gen.2.openbank_r1_i.ras_shift[2] is reduced to a combinational gate by constant propagation. ||top.srr(4288);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4288||openbank.vhd(390);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\openbank.vhd'/linenumber/390
Implementation;Synthesis||MO171||@W:Sequential instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.fastsdram_1.openbank_gen.3.openbank_r1_i.ras_shift[1] is reduced to a combinational gate by constant propagation. ||top.srr(4289);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4289||openbank.vhd(390);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\openbank.vhd'/linenumber/390
Implementation;Synthesis||MO171||@W:Sequential instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.fastsdram_1.openbank_gen.0.openbank_r1_i.ras_shift[1] is reduced to a combinational gate by constant propagation. ||top.srr(4290);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4290||openbank.vhd(390);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\openbank.vhd'/linenumber/390
Implementation;Synthesis||MO171||@W:Sequential instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.fastsdram_1.openbank_gen.1.openbank_r1_i.ras_shift[1] is reduced to a combinational gate by constant propagation. ||top.srr(4291);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4291||openbank.vhd(390);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\openbank.vhd'/linenumber/390
Implementation;Synthesis||MO171||@W:Sequential instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.fastsdram_1.openbank_gen.2.openbank_r1_i.ras_shift[1] is reduced to a combinational gate by constant propagation. ||top.srr(4292);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4292||openbank.vhd(390);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\openbank.vhd'/linenumber/390
Implementation;Synthesis||BN362||@N: Removing sequential instance U_AHBAccCntrl.HSIZE_undef_d[2] (in view: work.top_sb_COREAHBLTOAXI_0_COREAHBLTOAXI_19_32_32_32_64_0_0(translated)) because it does not drive other instances.||top.srr(4296);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4296||coreahbltoaxi_ahbaccesscontrol.vhd(942);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AHBAccessControl.vhd'/linenumber/942
Implementation;Synthesis||BN362||@N: Removing sequential instance U_AXIAccCntrl.latch_wr_resp[1] (in view: work.top_sb_COREAHBLTOAXI_0_COREAHBLTOAXI_19_32_32_32_64_0_0(translated)) because it does not drive other instances.||top.srr(4297);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4297||coreahbltoaxi_axiaccesscontrol.vhd(1388);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AXIAccessControl.vhd'/linenumber/1388
Implementation;Synthesis||BN132||@W:Removing instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.fastsdram_1.openbank_gen.3.openbank_r1_i.rc_shift[8] because it is equivalent to instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.fastsdram_1.cke. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(4298);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4298||openbank.vhd(238);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\openbank.vhd'/linenumber/238
Implementation;Synthesis||BN132||@W:Removing instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.fastsdram_1.openbank_gen.0.openbank_r1_i.rc_shift[8] because it is equivalent to instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.fastsdram_1.cke. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(4299);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4299||openbank.vhd(238);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\openbank.vhd'/linenumber/238
Implementation;Synthesis||BN132||@W:Removing instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.fastsdram_1.openbank_gen.1.openbank_r1_i.rc_shift[8] because it is equivalent to instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.fastsdram_1.cke. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(4300);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4300||openbank.vhd(238);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\openbank.vhd'/linenumber/238
Implementation;Synthesis||BN132||@W:Removing instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.fastsdram_1.openbank_gen.2.openbank_r1_i.rc_shift[8] because it is equivalent to instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.fastsdram_1.cke. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(4301);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4301||openbank.vhd(238);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\openbank.vhd'/linenumber/238
Implementation;Synthesis||BN362||@N: Removing sequential instance bcount[3] (in view: coresdr_axi_lib.fastsdram_31_3_10_14_2_4(rtl)) because it does not drive other instances.||top.srr(4302);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4302||fastsdram.vhd(432);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\fastsdram.vhd'/linenumber/432
Implementation;Synthesis||BN362||@N: Removing sequential instance SA[13] (in view: coresdr_axi_lib.CORESDR_work_top_rtl_0layer0(rtl)) because it does not drive other instances.||top.srr(4303);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4303||coresdr.vhd(256);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\coresdr.vhd'/linenumber/256
Implementation;Synthesis||BN132||@W:Removing instance top_sb_0.COREAXI_0.genblk2.u_interconnect_ntom.genblk20.inst_matrix_S16.inst_ra_channel.genblk1.inst_rdmatrix_4Mto1S.genblk1.ARLEN_IS_int[1] because it is equivalent to instance top_sb_0.COREAXI_0.genblk2.u_interconnect_ntom.genblk20.inst_matrix_S16.inst_ra_channel.genblk1.inst_rdmatrix_4Mto1S.genblk1.ARLEN_IS_int[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(4304);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4304||axi_rdmatrix_4mto1s.v(621);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v'/linenumber/621
Implementation;Synthesis||BN132||@W:Removing instance top_sb_0.COREAXI_0.genblk2.u_interconnect_ntom.genblk20.inst_matrix_S16.inst_ra_channel.genblk1.inst_rdmatrix_4Mto1S.ARLEN_IS[1] because it is equivalent to instance top_sb_0.COREAXI_0.genblk2.u_interconnect_ntom.genblk20.inst_matrix_S16.inst_ra_channel.genblk1.inst_rdmatrix_4Mto1S.ARLEN_IS[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(4305);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4305||axi_rdmatrix_4mto1s.v(556);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v'/linenumber/556
Implementation;Synthesis||BN132||@W:Removing instance top_sb_0.COREAXI_0.genblk23.slave_stage16.genblk1.ARLEN_S[1] because it is equivalent to instance top_sb_0.COREAXI_0.genblk23.slave_stage16.genblk1.ARLEN_S[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(4306);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4306||axi_slave_stage.v(499);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_slave_stage.v'/linenumber/499
Implementation;Synthesis||BN362||@N: Removing sequential instance COREAXI_0.genblk2\.u_interconnect_ntom.genblk20\.inst_matrix_S16.inst_ra_channel.genblk1\.inst_rdmatrix_4Mto1S.ARADDR_IS[0] (in view: work.top_sb(rtl)) because it does not drive other instances.||top.srr(4307);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4307||axi_rdmatrix_4mto1s.v(556);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v'/linenumber/556
Implementation;Synthesis||BN362||@N: Removing sequential instance COREAXI_0.genblk2\.u_interconnect_ntom.genblk20\.inst_matrix_S16.inst_ra_channel.genblk1\.inst_rdmatrix_4Mto1S.ARSIZE_IS[2] (in view: work.top_sb(rtl)) because it does not drive other instances.||top.srr(4308);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4308||axi_rdmatrix_4mto1s.v(556);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v'/linenumber/556
Implementation;Synthesis||BN362||@N: Removing sequential instance COREAXI_0.genblk2\.u_interconnect_ntom.genblk20\.inst_matrix_S16.inst_ra_channel.genblk1\.inst_rdmatrix_4Mto1S.genblk1\.ARADDR_IS_int[0] (in view: work.top_sb(rtl)) because it does not drive other instances.||top.srr(4309);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4309||axi_rdmatrix_4mto1s.v(621);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v'/linenumber/621
Implementation;Synthesis||BN362||@N: Removing sequential instance COREAXI_0.genblk2\.u_interconnect_ntom.genblk20\.inst_matrix_S16.inst_ra_channel.genblk1\.inst_rdmatrix_4Mto1S.genblk1\.ARSIZE_IS_int[2] (in view: work.top_sb(rtl)) because it does not drive other instances.||top.srr(4310);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4310||axi_rdmatrix_4mto1s.v(621);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v'/linenumber/621
Implementation;Synthesis||BN362||@N: Removing sequential instance COREAXI_0.genblk3\.master_stage0.genblk4\.ARADDR_M_INPFF1[0] (in view: work.top_sb(rtl)) because it does not drive other instances.||top.srr(4311);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4311||axi_master_stage.v(1296);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v'/linenumber/1296
Implementation;Synthesis||BN362||@N: Removing sequential instance COREAXI_0.genblk3\.master_stage0.genblk4\.ARSIZE_M_INPFF1[2] (in view: work.top_sb(rtl)) because it does not drive other instances.||top.srr(4312);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4312||axi_master_stage.v(1296);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v'/linenumber/1296
Implementation;Synthesis||BN362||@N: Removing sequential instance COREAXI_0.genblk2\.u_interconnect_ntom.genblk20\.inst_matrix_S16.inst_wa_channel.genblk1\.inst_wrmatrix_4Mto1S.UWA_ARBITER.wr_owner_r[1] (in view: work.top_sb(rtl)) because it does not drive other instances.||top.srr(4313);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4313||axi_wa_arbiter.v(266);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wa_arbiter.v'/linenumber/266
Implementation;Synthesis||BN362||@N: Removing sequential instance COREAXI_0.genblk2\.u_interconnect_ntom.genblk20\.inst_matrix_S16.inst_ra_channel.genblk1\.inst_rdmatrix_4Mto1S.URA_ARBITER0.genblk1\.AR_MASGNT_MI[1] (in view: work.top_sb(rtl)) because it does not drive other instances.||top.srr(4314);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4314||axi_ra_arbiter.v(222);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_ra_arbiter.v'/linenumber/222
Implementation;Synthesis||BN362||@N: Removing sequential instance top_sb_0.COREAHBLTOAXI_0.U_AXIAccCntrl.HSIZE_sync[2] (in view: work.top(rtl)) because it does not drive other instances.||top.srr(4318);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4318||coreahbltoaxi_axiaccesscontrol.vhd(820);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AXIAccessControl.vhd'/linenumber/820
Implementation;Synthesis||BN362||@N: Removing sequential instance top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HSIZE_d_xhdl17[2] (in view: work.top(rtl)) because it does not drive other instances.||top.srr(4319);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4319||coreahbltoaxi_ahbaccesscontrol.vhd(896);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AHBAccessControl.vhd'/linenumber/896
Implementation;Synthesis||BN132||@W:Removing instance top_sb_0.COREAXI_0.genblk2.u_interconnect_ntom.inst_matrix_m0.inst_wresp_channel.BRESP_IM[0] because it is equivalent to instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.slave_arbiter.arbRegSMCurrentState[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(4320);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4320||axi_wresp_channel.v(600);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wresp_channel.v'/linenumber/600
Implementation;Synthesis||BN132||@W:Removing instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.slave_arbiter.arbRegSMCurrentState[8] because it is equivalent to instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.slave_arbiter.arbRegSMCurrentState[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(4321);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4321||coreahblite_slavearbiter.vhd(398);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_slavearbiter.vhd'/linenumber/398
Implementation;Synthesis||BN132||@W:Removing instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.slave_arbiter.arbRegSMCurrentState[4] because it is equivalent to instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.slave_arbiter.arbRegSMCurrentState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(4322);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4322||coreahblite_slavearbiter.vhd(398);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_slavearbiter.vhd'/linenumber/398
Implementation;Synthesis||BN132||@W:Removing instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.slave_arbiter.arbRegSMCurrentState[9] because it is equivalent to instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.slave_arbiter.arbRegSMCurrentState[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(4323);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4323||coreahblite_slavearbiter.vhd(398);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_slavearbiter.vhd'/linenumber/398
Implementation;Synthesis||BN132||@W:Removing instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.slave_arbiter.arbRegSMCurrentState[5] because it is equivalent to instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.slave_arbiter.arbRegSMCurrentState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(4324);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4324||coreahblite_slavearbiter.vhd(398);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_slavearbiter.vhd'/linenumber/398
Implementation;Synthesis||BN132||@W:Removing instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.masterDataInProg[3] because it is equivalent to instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.masterDataInProg[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(4325);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4325||coreahblite_slavestage.vhd(127);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_slavestage.vhd'/linenumber/127
Implementation;Synthesis||BN132||@W:Removing instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.masterDataInProg[2] because it is equivalent to instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.masterDataInProg[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(4326);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4326||coreahblite_slavestage.vhd(127);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_slavestage.vhd'/linenumber/127
Implementation;Synthesis||BN132||@W:Removing instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.fastsdram_1.wshift[7] because it is equivalent to instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.fastsdram_1.rshift[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(4327);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4327||fastsdram.vhd(880);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\fastsdram.vhd'/linenumber/880
Implementation;Synthesis||BN362||@N: Removing sequential instance rshift[10] (in view: coresdr_axi_lib.fastsdram_31_3_10_14_2_4(rtl)) because it does not drive other instances.||top.srr(4328);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4328||fastsdram.vhd(880);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\fastsdram.vhd'/linenumber/880
Implementation;Synthesis||BN362||@N: Removing sequential instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.slave_arbiter.arbRegSMCurrentState[1] (in view: work.top(rtl)) because it does not drive other instances.||top.srr(4329);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4329||coreahblite_slavearbiter.vhd(398);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_slavearbiter.vhd'/linenumber/398
Implementation;Synthesis||BN362||@N: Removing sequential instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.slave_arbiter.arbRegSMCurrentState[0] (in view: work.top(rtl)) because it does not drive other instances.||top.srr(4330);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4330||coreahblite_slavearbiter.vhd(398);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_slavearbiter.vhd'/linenumber/398
Implementation;Synthesis||BN362||@N: Removing sequential instance top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.wr_resp_reg[0] (in view: work.top(rtl)) because it does not drive other instances.||top.srr(4331);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4331||coreahbltoaxi_ahbaccesscontrol.vhd(291);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AHBAccessControl.vhd'/linenumber/291
Implementation;Synthesis||BN362||@N: Removing sequential instance top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.wr_resp_reg[1] (in view: work.top(rtl)) because it does not drive other instances.||top.srr(4332);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4332||coreahbltoaxi_ahbaccesscontrol.vhd(291);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AHBAccessControl.vhd'/linenumber/291
Implementation;Synthesis||BN362||@N: Removing sequential instance top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.current_state[3] (in view: work.top(rtl)) because it does not drive other instances.||top.srr(4333);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4333||coreahbltoaxi_ahbaccesscontrol.vhd(459);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AHBAccessControl.vhd'/linenumber/459
Implementation;Synthesis||BN362||@N: Removing sequential instance top_sb_0.COREAHBLTOAXI_0.U_AXIAccCntrl.latch_wr_resp[0] (in view: work.top(rtl)) because it does not drive other instances.||top.srr(4334);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4334||coreahbltoaxi_axiaccesscontrol.vhd(1388);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AXIAccessControl.vhd'/linenumber/1388
Implementation;Synthesis||BN362||@N: Removing sequential instance top_sb_0.COREAXI_0.genblk3\.master_stage0.genblk8\.BRESP_M[0] (in view: work.top(rtl)) because it does not drive other instances.||top.srr(4335);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4335||axi_master_stage.v(2236);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v'/linenumber/2236
Implementation;Synthesis||BN362||@N: Removing sequential instance top_sb_0.COREAXI_0.genblk3\.master_stage0.genblk4\.BRESP_M_INPFF1[0] (in view: work.top(rtl)) because it does not drive other instances.||top.srr(4336);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4336||axi_master_stage.v(1549);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v'/linenumber/1549
Implementation;Synthesis||BN362||@N: Removing sequential instance top_sb_0.COREAXI_0.genblk3\.master_stage0.genblk4\.BRESP_M_pulse[0] (in view: work.top(rtl)) because it does not drive other instances.||top.srr(4337);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4337||axi_master_stage.v(1647);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v'/linenumber/1647
Implementation;Synthesis||BN362||@N: Removing sequential instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.masterDataInProg[1] (in view: work.top(rtl)) because it does not drive other instances.||top.srr(4338);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4338||coreahblite_slavestage.vhd(127);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_slavestage.vhd'/linenumber/127
Implementation;Synthesis||BN362||@N: Removing sequential instance top_sb_0.MSS_SMC_0.SA[13] (in view: work.top(rtl)) because it does not drive other instances.||top.srr(4339);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4339||coresdr_axi.vhd(1143);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\coresdr_axi.vhd'/linenumber/1143
Implementation;Synthesis||BN132||@W:Removing instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.slave_arbiter.arbRegSMCurrentState[10] because it is equivalent to instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.slave_arbiter.arbRegSMCurrentState[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(4344);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4344||coreahblite_slavearbiter.vhd(398);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_slavearbiter.vhd'/linenumber/398
Implementation;Synthesis||BN362||@N: Removing sequential instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.slave_arbiter.arbRegSMCurrentState[6] (in view: work.top(rtl)) because it does not drive other instances.||top.srr(4345);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4345||coreahblite_slavearbiter.vhd(398);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_slavearbiter.vhd'/linenumber/398
Implementation;Synthesis||BN362||@N: Removing sequential instance top_sb_0.COREAXI_0.genblk2\.u_interconnect_ntom.genblk20\.inst_matrix_S16.genblk1\.pending_wr0_waddr[9] (in view: work.top(rtl)) because it does not drive other instances.||top.srr(4355);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4355||axi_matrix_s.v(1527);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_s.v'/linenumber/1527
Implementation;Synthesis||BN362||@N: Removing sequential instance top_sb_0.COREAXI_0.genblk2\.u_interconnect_ntom.genblk20\.inst_matrix_S16.genblk1\.pending_wr0_waddr[8] (in view: work.top(rtl)) because it does not drive other instances.||top.srr(4356);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4356||axi_matrix_s.v(1527);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_s.v'/linenumber/1527
Implementation;Synthesis||BN362||@N: Removing sequential instance top_sb_0.COREAXI_0.genblk2\.u_interconnect_ntom.genblk20\.inst_matrix_S16.genblk1\.pending_wr0_waddr[5] (in view: work.top(rtl)) because it does not drive other instances.||top.srr(4357);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4357||axi_matrix_s.v(1527);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_s.v'/linenumber/1527
Implementation;Synthesis||BN362||@N: Removing sequential instance top_sb_0.COREAXI_0.genblk2\.u_interconnect_ntom.genblk20\.inst_matrix_S16.genblk1\.pending_wr0_waddr[4] (in view: work.top(rtl)) because it does not drive other instances.||top.srr(4358);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4358||axi_matrix_s.v(1527);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_s.v'/linenumber/1527
Implementation;Synthesis||BN362||@N: Removing sequential instance top_sb_0.COREAXI_0.genblk2\.u_interconnect_ntom.genblk20\.inst_matrix_S16.genblk1\.pending_wr0_waddr[1] (in view: work.top(rtl)) because it does not drive other instances.||top.srr(4359);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4359||axi_matrix_s.v(1527);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_s.v'/linenumber/1527
Implementation;Synthesis||BN362||@N: Removing sequential instance top_sb_0.COREAXI_0.genblk2\.u_interconnect_ntom.genblk20\.inst_matrix_S16.genblk1\.pending_wr0_waddr[0] (in view: work.top(rtl)) because it does not drive other instances.||top.srr(4360);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4360||axi_matrix_s.v(1527);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_s.v'/linenumber/1527
Implementation;Synthesis||BN362||@N: Removing sequential instance top_sb_0.COREAXI_0.genblk2\.u_interconnect_ntom.genblk20\.inst_matrix_S16.genblk1\.pending_wr0_waddr[13] (in view: work.top(rtl)) because it does not drive other instances.||top.srr(4361);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4361||axi_matrix_s.v(1527);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_s.v'/linenumber/1527
Implementation;Synthesis||BN362||@N: Removing sequential instance top_sb_0.COREAXI_0.genblk2\.u_interconnect_ntom.genblk20\.inst_matrix_S16.genblk1\.pending_wr0_waddr[12] (in view: work.top(rtl)) because it does not drive other instances.||top.srr(4362);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4362||axi_matrix_s.v(1527);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_s.v'/linenumber/1527
Implementation;Synthesis||BN362||@N: Removing sequential instance top_sb_0.COREAHBLTOAXI_0.U_AXIAccCntrl.axi_wstrb[25] (in view: work.top(rtl)) because it does not drive other instances.||top.srr(4363);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4363||coreahbltoaxi_axiaccesscontrol.vhd(588);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AXIAccessControl.vhd'/linenumber/588
Implementation;Synthesis||FX271||@N: Replicating instance top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.m58_N_6_i (in view: work.top(rtl)) with 40 loads 3 times to improve timing.||top.srr(4374);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4374||top_sb.vhd(2730);liberoaction://cross_probe/hdl/file/'<project>\component\work\top_sb\top_sb.vhd'/linenumber/2730
Implementation;Synthesis||FX271||@N: Replicating instance top_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.masterRegAddrSel (in view: work.top(rtl)) with 74 loads 2 times to improve timing.||top.srr(4375);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4375||coreahblite_masterstage.vhd(657);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/657
Implementation;Synthesis||FX271||@N: Replicating instance top_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.m58 (in view: work.top(rtl)) with 41 loads 2 times to improve timing.||top.srr(4383);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4383||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance top_sb_0.COREAXI_0.genblk2\.u_interconnect_ntom.genblk20\.inst_matrix_S16.inst_wa_channel.genblk1\.inst_wrmatrix_4Mto1S.genblk1\.AWADDR_IS_int[31] (in view: work.top(rtl)) because it does not drive other instances.||top.srr(4392);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4392||axi_wrmatrix_4mto1s.v(629);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v'/linenumber/629
Implementation;Synthesis||BN362||@N: Removing sequential instance top_sb_0.COREAXI_0.genblk2\.u_interconnect_ntom.genblk20\.inst_matrix_S16.inst_wa_channel.genblk1\.inst_wrmatrix_4Mto1S.genblk1\.AWADDR_IS_int[30] (in view: work.top(rtl)) because it does not drive other instances.||top.srr(4393);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4393||axi_wrmatrix_4mto1s.v(629);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v'/linenumber/629
Implementation;Synthesis||BN362||@N: Removing sequential instance top_sb_0.COREAXI_0.genblk2\.u_interconnect_ntom.genblk20\.inst_matrix_S16.inst_wa_channel.genblk1\.inst_wrmatrix_4Mto1S.genblk1\.AWADDR_IS_int[29] (in view: work.top(rtl)) because it does not drive other instances.||top.srr(4394);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4394||axi_wrmatrix_4mto1s.v(629);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v'/linenumber/629
Implementation;Synthesis||BN362||@N: Removing sequential instance top_sb_0.COREAXI_0.genblk2\.u_interconnect_ntom.genblk20\.inst_matrix_S16.inst_wa_channel.genblk1\.inst_wrmatrix_4Mto1S.genblk1\.AWADDR_IS_int[28] (in view: work.top(rtl)) because it does not drive other instances.||top.srr(4395);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4395||axi_wrmatrix_4mto1s.v(629);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v'/linenumber/629
Implementation;Synthesis||BN362||@N: Removing sequential instance top_sb_0.COREAXI_0.genblk3\.master_stage0.genblk4\.AWADDR_M_INPFF1[29] (in view: work.top(rtl)) because it does not drive other instances.||top.srr(4396);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4396||axi_master_stage.v(1296);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v'/linenumber/1296
Implementation;Synthesis||BN362||@N: Removing sequential instance top_sb_0.COREAXI_0.genblk3\.master_stage0.genblk4\.AWADDR_M_INPFF1[28] (in view: work.top(rtl)) because it does not drive other instances.||top.srr(4397);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4397||axi_master_stage.v(1296);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v'/linenumber/1296
Implementation;Synthesis||BN362||@N: Removing sequential instance top_sb_0.COREAXI_0.genblk3\.master_stage0.genblk4\.AWADDR_M_INPFF1[31] (in view: work.top(rtl)) because it does not drive other instances.||top.srr(4398);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4398||axi_master_stage.v(1296);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v'/linenumber/1296
Implementation;Synthesis||BN362||@N: Removing sequential instance top_sb_0.COREAXI_0.genblk3\.master_stage0.genblk4\.AWADDR_M_INPFF1[30] (in view: work.top(rtl)) because it does not drive other instances.||top.srr(4399);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4399||axi_master_stage.v(1296);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v'/linenumber/1296
Implementation;Synthesis||BN362||@N: Removing sequential instance top_sb_0.COREAXI_0.genblk3\.master_stage0.genblk4\.ARADDR_M_INPFF1[31] (in view: work.top(rtl)) because it does not drive other instances.||top.srr(4400);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4400||axi_master_stage.v(1296);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v'/linenumber/1296
Implementation;Synthesis||BN362||@N: Removing sequential instance top_sb_0.COREAXI_0.genblk3\.master_stage0.genblk4\.ARADDR_M_INPFF1[30] (in view: work.top(rtl)) because it does not drive other instances.||top.srr(4401);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4401||axi_master_stage.v(1296);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v'/linenumber/1296
Implementation;Synthesis||BN362||@N: Removing sequential instance top_sb_0.COREAXI_0.genblk3\.master_stage0.genblk4\.ARADDR_M_INPFF1[29] (in view: work.top(rtl)) because it does not drive other instances.||top.srr(4402);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4402||axi_master_stage.v(1296);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v'/linenumber/1296
Implementation;Synthesis||BN362||@N: Removing sequential instance top_sb_0.COREAXI_0.genblk3\.master_stage0.genblk4\.ARADDR_M_INPFF1[28] (in view: work.top(rtl)) because it does not drive other instances.||top.srr(4403);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4403||axi_master_stage.v(1296);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v'/linenumber/1296
Implementation;Synthesis||BN362||@N: Removing sequential instance top_sb_0.COREAXI_0.genblk23\.slave_stage16.genblk1\.ARADDR_S[31] (in view: work.top(rtl)) because it does not drive other instances.||top.srr(4404);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4404||axi_slave_stage.v(499);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_slave_stage.v'/linenumber/499
Implementation;Synthesis||BN362||@N: Removing sequential instance top_sb_0.COREAXI_0.genblk23\.slave_stage16.genblk1\.ARADDR_S[30] (in view: work.top(rtl)) because it does not drive other instances.||top.srr(4405);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4405||axi_slave_stage.v(499);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_slave_stage.v'/linenumber/499
Implementation;Synthesis||BN362||@N: Removing sequential instance top_sb_0.COREAXI_0.genblk23\.slave_stage16.genblk1\.ARADDR_S[29] (in view: work.top(rtl)) because it does not drive other instances.||top.srr(4406);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4406||axi_slave_stage.v(499);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_slave_stage.v'/linenumber/499
Implementation;Synthesis||BN362||@N: Removing sequential instance top_sb_0.COREAXI_0.genblk23\.slave_stage16.genblk1\.ARADDR_S[28] (in view: work.top(rtl)) because it does not drive other instances.||top.srr(4407);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4407||axi_slave_stage.v(499);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_slave_stage.v'/linenumber/499
Implementation;Synthesis||BN362||@N: Removing sequential instance top_sb_0.COREAXI_0.genblk23\.slave_stage16.genblk1\.AWADDR_S[31] (in view: work.top(rtl)) because it does not drive other instances.||top.srr(4408);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4408||axi_slave_stage.v(499);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_slave_stage.v'/linenumber/499
Implementation;Synthesis||BN362||@N: Removing sequential instance top_sb_0.COREAXI_0.genblk23\.slave_stage16.genblk1\.AWADDR_S[30] (in view: work.top(rtl)) because it does not drive other instances.||top.srr(4409);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4409||axi_slave_stage.v(499);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_slave_stage.v'/linenumber/499
Implementation;Synthesis||BN362||@N: Removing sequential instance top_sb_0.COREAXI_0.genblk23\.slave_stage16.genblk1\.AWADDR_S[29] (in view: work.top(rtl)) because it does not drive other instances.||top.srr(4410);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4410||axi_slave_stage.v(499);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_slave_stage.v'/linenumber/499
Implementation;Synthesis||BN362||@N: Removing sequential instance top_sb_0.COREAXI_0.genblk23\.slave_stage16.genblk1\.AWADDR_S[28] (in view: work.top(rtl)) because it does not drive other instances.||top.srr(4411);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4411||axi_slave_stage.v(499);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_slave_stage.v'/linenumber/499
Implementation;Synthesis||BN362||@N: Removing sequential instance top_sb_0.COREAXI_0.genblk2\.u_interconnect_ntom.genblk20\.inst_matrix_S16.inst_wa_channel.genblk1\.inst_wrmatrix_4Mto1S.AWADDR_IS[31] (in view: work.top(rtl)) because it does not drive other instances.||top.srr(4412);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4412||axi_wrmatrix_4mto1s.v(582);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v'/linenumber/582
Implementation;Synthesis||BN362||@N: Removing sequential instance top_sb_0.COREAXI_0.genblk2\.u_interconnect_ntom.genblk20\.inst_matrix_S16.inst_wa_channel.genblk1\.inst_wrmatrix_4Mto1S.AWADDR_IS[30] (in view: work.top(rtl)) because it does not drive other instances.||top.srr(4413);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4413||axi_wrmatrix_4mto1s.v(582);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v'/linenumber/582
Implementation;Synthesis||FP130||@N: Promoting Net top_sb_0.MSS_HPMS_READY_int_arst on CLKINT  I_823 ||top.srr(4416);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4416||null;null
Implementation;Synthesis||FP130||@N: Promoting Net top_sb_0.COREAHBLTOAXI_0.reset_sync_1_arst_0 on CLKINT  I_824 ||top.srr(4417);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4417||null;null
Implementation;Synthesis||BN137||@W:Found combinational loop during mapping at net top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HREADYOUT_iv_RNIG6UE||top.srr(4470);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4470||coreahbltoaxi_ahbaccesscontrol.vhd(506);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AHBAccessControl.vhd'/linenumber/506
Implementation;Synthesis||FX1056||@N: Writing EDF file: C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\synthesis\top.edn||top.srr(4490);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4490||null;null
Implementation;Synthesis||BN137||@W:Found combinational loop during mapping at net top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HREADYOUT_iv_RNIG6UE||top.srr(4501);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4501||coreahbltoaxi_ahbaccesscontrol.vhd(506);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AHBAccessControl.vhd'/linenumber/506
Implementation;Synthesis||MT420||@W:Found inferred clock top_sb_CCC_0_FCCC|GL2_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on net top_sb_0.CCC_0.GL2_net.||top.srr(4519);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4519||null;null
Implementation;Place and Route;RootName:top
Implementation;Place and Route||(null)||Please refer to the log file for details about 6 Info(s)||top_layout_log.log;liberoaction://open_report/file/top_layout_log.log||(null);(null)
Implementation;Generate Bitstream;RootName:top
