# Reading C:/Users/Jan/Documents/QuartusPrimeLite/modelsim_ase/tcl/vsim/pref.tcl
# do sum_run_msim_gate_vhdl.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Copying C:/Users/Jan/Documents/QuartusPrimeLite/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {sum.vho}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:13:05 on Jan 27,2020
# vcom -reportprogress 300 -93 -work work sum.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_lnsim_components
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package cyclonev_atom_pack
# -- Loading package cyclonev_components
# -- Compiling entity main_project
# -- Compiling architecture structure of main_project
# End time: 14:13:08 on Jan 27,2020, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# 
vsim gate_work.main_project(structure)
# vsim gate_work.main_project(structure) 
# Start time: 14:16:02 on Jan 27,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading altera_lnsim.altera_lnsim_components
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading cyclonev.cyclonev_atom_pack(body)
# Loading cyclonev.cyclonev_components
# Loading gate_work.main_project(structure)
# Loading ieee.std_logic_arith(body)
# Loading cyclonev.cyclonev_io_obuf(arch)
# Loading cyclonev.cyclonev_io_ibuf(arch)
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)
# ** Warning: Design size of 66205 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
vsim work.main_project
# End time: 14:16:45 on Jan 27,2020, Elapsed time: 0:00:43
# Errors: 0, Warnings: 1
# vsim work.main_project 
# Start time: 14:16:45 on Jan 27,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading altera_lnsim.altera_lnsim_components
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading cyclonev.cyclonev_atom_pack(body)
# Loading cyclonev.cyclonev_components
# Loading work.main_project(structure)
# Loading ieee.std_logic_arith(body)
# Loading cyclonev.cyclonev_io_obuf(arch)
# Loading cyclonev.cyclonev_io_ibuf(arch)
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)
# ** Warning: Design size of 66205 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
vsim rtl_work.main_project
# End time: 14:19:15 on Jan 27,2020, Elapsed time: 0:02:30
# Errors: 0, Warnings: 1
# vsim rtl_work.main_project 
# Start time: 14:19:15 on Jan 27,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading rtl_work.main_project(main)
# Loading ieee.numeric_std(body)
# Loading rtl_work.rozklad(main)
# Loading rtl_work.sumator_mantys(main)
# Loading rtl_work.tworzenie_liczby(main)
run -all
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /main_project/suma_instancja
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /main_project/rozklad_instancja
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /main_project/rozklad_instancja
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /main_project/suma_instancja
run -continue
run -continue
run -continue
vsim rtl_work.main_project
# End time: 14:24:56 on Jan 27,2020, Elapsed time: 0:05:41
# Errors: 0, Warnings: 4
# vsim rtl_work.main_project 
# Start time: 14:24:57 on Jan 27,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading rtl_work.main_project(main)
# Loading ieee.numeric_std(body)
# Loading rtl_work.rozklad(main)
# Loading rtl_work.sumator_mantys(main)
# Loading rtl_work.tworzenie_liczby(main)
vsim rtl_work.main_project
# End time: 14:25:37 on Jan 27,2020, Elapsed time: 0:00:40
# Errors: 0, Warnings: 0
# vsim rtl_work.main_project 
# Start time: 14:25:37 on Jan 27,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading rtl_work.main_project(main)
# Loading ieee.numeric_std(body)
# Loading rtl_work.rozklad(main)
# Loading rtl_work.sumator_mantys(main)
# Loading rtl_work.tworzenie_liczby(main)
# End time: 14:26:06 on Jan 27,2020, Elapsed time: 0:00:29
# Errors: 0, Warnings: 0
