(window.webpackJsonp=window.webpackJsonp||[]).push([[19],{448:function(a,t,r){"use strict";r.r(t);var s=r(23),i=Object(s.a)({},(function(){var a=this,t=a.$createElement,r=a._self._c||t;return r("ContentSlotsDistributor",{attrs:{"slot-key":a.$parent.slotKey}},[r("h1",{attrs:{id:"course-organization"}},[r("a",{staticClass:"header-anchor",attrs:{href:"#course-organization"}},[a._v("#")]),a._v(" Course Organization")]),a._v(" "),r("h2",{attrs:{id:"history"}},[r("a",{staticClass:"header-anchor",attrs:{href:"#history"}},[a._v("#")]),a._v(" History")]),a._v(" "),r("h2",{attrs:{id:"binary-numbers"}},[r("a",{staticClass:"header-anchor",attrs:{href:"#binary-numbers"}},[a._v("#")]),a._v(" Binary Numbers")]),a._v(" "),r("h3",{attrs:{id:"number-systems"}},[r("a",{staticClass:"header-anchor",attrs:{href:"#number-systems"}},[a._v("#")]),a._v(" Number Systems")]),a._v(" "),r("ul",[r("li",[a._v("Decimal\n"),r("ul",[r("li",[a._v("Review Number Bases")]),a._v(" "),r("li",[a._v("Base 10 System")])])]),a._v(" "),r("li",[a._v("Binary\n"),r("ul",[r("li",[a._v("Base 2 System")]),a._v(" "),r("li",[a._v("Conversion between Binary and Decimal")])])]),a._v(" "),r("li",[a._v("Hexadecimal\n"),r("ul",[r("li",[a._v("Conversion between Hex, Decimal, and Binary")])])])]),a._v(" "),r("h3",{attrs:{id:"representing-data-with-binary"}},[r("a",{staticClass:"header-anchor",attrs:{href:"#representing-data-with-binary"}},[a._v("#")]),a._v(" Representing Data with Binary")]),a._v(" "),r("ul",[r("li",[a._v("Numbers\n"),r("ul",[r("li",[a._v("Unsigned Integer")]),a._v(" "),r("li",[a._v("Signed Integer with 2's Complement")]),a._v(" "),r("li",[a._v("Fractional Numbers")])])]),a._v(" "),r("li",[a._v("Text\n"),r("ul",[r("li",[a._v("ASCII")]),a._v(" "),r("li",[a._v("Unicode")])])])]),a._v(" "),r("h2",{attrs:{id:"digital-logic-circuits"}},[r("a",{staticClass:"header-anchor",attrs:{href:"#digital-logic-circuits"}},[a._v("#")]),a._v(" Digital Logic Circuits")]),a._v(" "),r("h3",{attrs:{id:"logical-operations"}},[r("a",{staticClass:"header-anchor",attrs:{href:"#logical-operations"}},[a._v("#")]),a._v(" Logical Operations")]),a._v(" "),r("div",{staticClass:"language- extra-class"},[r("pre",[r("code",[a._v("NOT, OR, AND, NOR, NAND, XOR\n")])])]),r("h3",{attrs:{id:"transistors"}},[r("a",{staticClass:"header-anchor",attrs:{href:"#transistors"}},[a._v("#")]),a._v(" Transistors")]),a._v(" "),r("div",{staticClass:"language- extra-class"},[r("pre",[r("code",[a._v("P-Type, N-Type\n")])])]),r("h3",{attrs:{id:"demorgan-s-law"}},[r("a",{staticClass:"header-anchor",attrs:{href:"#demorgan-s-law"}},[a._v("#")]),a._v(" DeMorgan's Law")]),a._v(" "),r("h3",{attrs:{id:"truth-tables"}},[r("a",{staticClass:"header-anchor",attrs:{href:"#truth-tables"}},[a._v("#")]),a._v(" Truth Tables")]),a._v(" "),r("div",{staticClass:"language- extra-class"},[r("pre",[r("code",[a._v("TT to Circuit Diagram\n\nCircuit Optimization\n")])])]),r("h3",{attrs:{id:"simple-logic-circuits"}},[r("a",{staticClass:"header-anchor",attrs:{href:"#simple-logic-circuits"}},[a._v("#")]),a._v(" Simple Logic Circuits")]),a._v(" "),r("div",{staticClass:"language- extra-class"},[r("pre",[r("code",[a._v("NOT, OR, AND, NOR, NAND, XOR\n")])])]),r("h3",{attrs:{id:"control-circuits"}},[r("a",{staticClass:"header-anchor",attrs:{href:"#control-circuits"}},[a._v("#")]),a._v(" Control Circuits")]),a._v(" "),r("ul",[r("li",[a._v("Control Circuits\n"),r("ul",[r("li",[a._v("Decoder")]),a._v(" "),r("li",[a._v("Multiplexer")]),a._v(" "),r("li",[a._v("Half-Adder")]),a._v(" "),r("li",[a._v("Full-Adder")])])]),a._v(" "),r("li",[a._v("Storage Circuits\n"),r("ul",[r("li",[a._v("Basic Flip-Flop/Latch")]),a._v(" "),r("li",[a._v("SR Flip Flop")]),a._v(" "),r("li",[a._v("D Latch")])])])]),a._v(" "),r("h2",{attrs:{id:"von-neumann-model"}},[r("a",{staticClass:"header-anchor",attrs:{href:"#von-neumann-model"}},[a._v("#")]),a._v(" Von Neumann Model")]),a._v(" "),r("h3",{attrs:{id:"parts"}},[r("a",{staticClass:"header-anchor",attrs:{href:"#parts"}},[a._v("#")]),a._v(" Parts")]),a._v(" "),r("ul",[r("li",[a._v("Processing Unit")]),a._v(" "),r("li",[a._v("Control Unit")]),a._v(" "),r("li",[a._v("Memory Unit")]),a._v(" "),r("li",[a._v("Input")]),a._v(" "),r("li",[a._v("Output")]),a._v(" "),r("li",[a._v("The Bus")])]),a._v(" "),r("h3",{attrs:{id:"microarchitecture"}},[r("a",{staticClass:"header-anchor",attrs:{href:"#microarchitecture"}},[a._v("#")]),a._v(" Microarchitecture")]),a._v(" "),r("ul",[r("li",[a._v("Combine Control and Storage Circuits")]),a._v(" "),r("li",[a._v("Parts of Addressable Memory")])]),a._v(" "),r("h2",{attrs:{id:"assembly-programming"}},[r("a",{staticClass:"header-anchor",attrs:{href:"#assembly-programming"}},[a._v("#")]),a._v(" Assembly Programming")])])}),[],!1,null,null,null);t.default=i.exports}}]);