// Seed: 2807827959
module module_0 (
    output uwire id_0,
    output tri id_1,
    output tri0 id_2,
    output wor id_3,
    input wor id_4,
    input uwire id_5,
    output wire id_6,
    output tri id_7,
    output wor id_8,
    input tri1 id_9,
    input supply1 id_10,
    input uwire id_11,
    input wor id_12,
    output wor id_13
);
  assign id_1 = id_12 - 1'b0;
endmodule
module module_1 (
    input  wor  id_0,
    output tri0 id_1,
    input  tri0 id_2
);
  assign id_1 = id_2;
  logic [7:0] id_4;
  assign id_4[1'b0] = "";
  logic [7:0] id_5;
  assign id_5[1'd0] = 1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_2,
      id_1,
      id_1,
      id_1,
      id_2,
      id_2,
      id_2,
      id_0,
      id_1
  );
  assign modCall_1.id_7 = 0;
  wire  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ;
endmodule
