





<!DOCTYPE html>
<html>

  <head>
    <meta name="viewport" content="width=device-width, initial-scale=1">
    <meta charset="utf-8">
    <meta name="generator" content="ng2web v1.1.0 (ngdb v1.1.0)">
    <link rel="stylesheet" type="text/css" href="rbint-style.css">
    <title>Ralf Brown » Lists » 86 Bugs</title>
    <meta name="description" content="Ralf Brown">
    
    
    
  </head>

  <body>

    <header>
      <nav class="box">
        <ul>
          

<li><a href="rbint-about.html">About</a></li>


          

<li><span>Previous</span></li>


          

<li><span>Up</span></li>


          

<li><span>Next</span></li>


        </ul>
      </nav>
    </header>

    <section>

      <nav class="menu box">
        <ul>
            <li>Lists</li>
            <ul>
              <li><a href="index.html">Comments</a></li>
              <li><a href="rbint-7995.html">Interrupts</a></li>
              <li><a href="rbint-15401.html">Glossary</a></li>
              <li><a href="rbint-64347.html">Memory</a></li>
              <li><a href="rbint-180090.html">CMOS</a></li>
              <li><a href="rbint-250757.html">86 Bugs</a></li>
              
            </ul>
        </ul>
      </nav>

      <article class="box">
        
  
  
    <pre class="entry"><a class="line" href="rbint-258963.html"> (C) Copyright 1993, 1994 By Harald Feldmann Revision 04, Nov 3rd 1994.</a><br /><a class="line" href="rbint-262396.html"> Mnemonic: AAA</a><br /><a class="line" href="rbint-262441.html"> Bug in  : Different implementation in 88 and 86 versus 286+</a><br /><a class="line" href="rbint-262532.html"> Function:</a><br /><a class="line" href="rbint-262991.html"> Mnemonic: AAD</a><br /><a class="line" href="rbint-263036.html"> Bug in  : Is an opcode variant on Intel&#39;s 88,86,286,386,486</a><br /><a class="line" href="rbint-263196.html"> Function:</a><br /><a class="line" href="rbint-264037.html"> Mnemonic: AAM</a><br /><a class="line" href="rbint-264082.html"> Bug in  : Is an opcode variant on Intel&#39;s 88,86,286,386,486</a><br /><a class="line" href="rbint-264173.html"> Function:</a><br /><a class="line" href="rbint-264873.html"> Mnemonic: AAS</a><br /><a class="line" href="rbint-264918.html"> Bug in  : Intel&#39;s documentation</a><br /><a class="line" href="rbint-264981.html"> Function:</a><br /><a class="line" href="rbint-265280.html"> Mnemonic: ADD4S</a><br /><a class="line" href="rbint-265327.html"> Bug in  : Rarely documented, except in NEC manuals</a><br /><a class="line" href="rbint-265409.html"> Function:</a><br /><a class="line" href="rbint-266100.html"> Mnemonic: BOUND reg,mem</a><br /><a class="line" href="rbint-266155.html"> Bug in  : NEC V20 handles it differently from Intel 286+. But apparently,</a><br /><a class="line" href="rbint-266311.html"> Function:</a><br /><a class="line" href="rbint-267477.html"> Mnemonic: N/A</a><br /><a class="line" href="rbint-267522.html"> Bug in  : some 386, some 486</a><br /><a class="line" href="rbint-267582.html"> Function:</a><br /><a class="line" href="rbint-269967.html"> Mnemonic: BRKEM   imm</a><br /><a class="line" href="rbint-270019.html"> Bug in  : Rarely documented, except in NEC manuals</a><br /><a class="line" href="rbint-270101.html"> Function:</a><br /><a class="line" href="rbint-271992.html"> Mnemonic: BSF op1,op2</a><br /><a class="line" href="rbint-272045.html"> Bug in  : Intel&#39;s documentation</a><br /><a class="line" href="rbint-272108.html"> Function:</a><br /><a class="line" href="rbint-272520.html"> Mnemonic: BSWAP reg32</a><br /><a class="line" href="rbint-272573.html"> Bug in  : 486</a><br /><a class="line" href="rbint-272618.html"> Function:</a><br /><a class="line" href="rbint-273247.html"> Mnemonic: BT</a><br /><a class="line" href="rbint-273291.html"> Bug in  : No bug, avoid use on ports in 386, 486</a><br /><a class="line" href="rbint-273371.html"> Function:</a><br /><a class="line" href="rbint-273792.html"> Mnemonic: BTC op1,op2</a><br /><a class="line" href="rbint-273862.html"> Bug in  : No bug, avoid use on ports in 386, 486</a><br /><a class="line" href="rbint-273942.html"> Function:</a><br /><a class="line" href="rbint-274390.html"> Mnemonic: BTR op1,op2</a><br /><a class="line" href="rbint-274471.html"> Bug in  : No bug, avoid use on ports in 386, 486</a><br /><a class="line" href="rbint-274551.html"> Function:</a><br /><a class="line" href="rbint-274995.html"> Mnemonic: BTS</a><br /><a class="line" href="rbint-275040.html"> Bug in  : No bug, avoid use on ports in 386, 486</a><br /><a class="line" href="rbint-275120.html"> Function:</a><br /><a class="line" href="rbint-276623.html"> Mnemonic: CLEAR1 reg/mem,CL/immediate</a><br /><a class="line" href="rbint-276978.html"> Bug in  : Rarely documented, except in NEC manuals</a><br /><a class="line" href="rbint-277060.html"> Function:</a><br /><a class="line" href="rbint-277558.html"> See Also: NECINS, EXT, TEST1, NOT1, SET1</a><br /><a class="line" href="rbint-277772.html"> Mnemonic: CMP4S</a><br /><a class="line" href="rbint-277819.html"> Bug in  : Rarely documented, except in NEC manuals</a><br /><a class="line" href="rbint-277901.html"> Function:</a><br /><a class="line" href="rbint-278014.html"> ES:DI, but does not store the result. The length of the string, in BCD</a><br /><a class="line" href="rbint-278505.html"> See Also: ADD4S, SUB4S, ROL4, ROR4</a><br /><a class="line" href="rbint-278695.html"> Mnemonic: CMPS</a><br /><a class="line" href="rbint-278788.html"> Bug in  : Early 286 in protected mode</a><br /><a class="line" href="rbint-278857.html"> Function:</a><br /><a class="line" href="rbint-279510.html"> Mnemonic: CMPXCHG</a><br /><a class="line" href="rbint-279616.html"> Bug in  : pre-B step 486</a><br /><a class="line" href="rbint-279672.html"> Function:</a><br /><a class="line" href="rbint-280493.html"> Mnemonic: CPUID</a><br /><a class="line" href="rbint-280540.html"> Bug in  : Is undocumented for 486, seems not to work on tested AMD 486s</a><br /><a class="line" href="rbint-280707.html"> Function:</a><br /><a class="line" href="rbint-281452.html"> Input:  EAX = 0000 0000 : Check CPU 486+ installed</a><br /><a class="line" href="rbint-281534.html"> Output: after CPUID:</a><br /><a class="line" href="rbint-281922.html"> Input:  EAX = 0000 0001 : Obtain model specific information</a><br /><a class="line" href="rbint-282013.html"> Output: after CPUID:</a><br /><a class="line" href="rbint-289234.html">    Note: the Mode Flag is supported only on the NEC V20/30,</a><br /><a class="line" href="rbint-290517.html"> Mnemonic: EXT reg8,reg8 / EXT reg8,imm4</a><br /><a class="line" href="rbint-290588.html"> Bug in  : Rarely documented, except in NEC manuals</a><br /><a class="line" href="rbint-290670.html"> Function:</a><br /><a class="line" href="rbint-290858.html"> zero. DS:SI specify the first memory location to read, and the low 4-bits</a><br /><a class="line" href="rbint-291302.html"> See Also: NECINS, TEST1, NOT1, CLEAR1, SET1</a><br /><a class="line" href="rbint-291511.html"> Mnemonic: FPO2  fp-op / FPO2 fp-op,mem</a><br /><a class="line" href="rbint-291581.html"> Bug in  : Rarely documented, except in NEC manuals</a><br /><a class="line" href="rbint-291663.html"> Function:</a><br /><a class="line" href="rbint-292188.html"> Mnemonic: HLT</a><br /><a class="line" href="rbint-292233.html"> Bug in  : No bug, handy use of instruction described below</a><br /><a class="line" href="rbint-292323.html"> Function:</a><br /><a class="line" href="rbint-293097.html"> Mnemonic: IBTS op1,op2</a><br /><a class="line" href="rbint-293151.html"> Bug in  : 386, 486 conflicting instruction opcode.</a><br /><a class="line" href="rbint-293233.html"> Function:</a><br /><a class="line" href="rbint-293813.html"> Mnemonic: IMUL op</a><br /><a class="line" href="rbint-293912.html"> Opcode  : F6w [mod:101:r/m] disp</a><br /><a class="line" href="rbint-293976.html"> Function:</a><br /><a class="line" href="rbint-294383.html"> Mnemonic: INS, INSB, INSW, INSD</a><br /><a class="line" href="rbint-294446.html"> Bug in  : early 286, some 386, early 486, NEC conflicting mnemonic: INS</a><br /><a class="line" href="rbint-294549.html"> Function:</a><br /><a class="line" href="rbint-296726.html"> Mnemonic: INS reg8,reg8 / INS reg8,imm4</a><br /><a class="line" href="rbint-296797.html"> Bug in  : Rarely documented, except in NEC manuals</a><br /><a class="line" href="rbint-296879.html"> Function:</a><br /><a class="line" href="rbint-297708.html"> See Also: EXT, TEST1, NOT1, CLEAR1, SET1</a><br /><a class="line" href="rbint-297908.html"> Mnemonic: INVD</a><br /><a class="line" href="rbint-297954.html"> Bug in  : some 486</a><br /><a class="line" href="rbint-298004.html"> Function:</a><br /><a class="line" href="rbint-298696.html"> here:</a><br /><a class="line" href="rbint-298923.html"> Mnemonic: JMP dest</a><br /><a class="line" href="rbint-298973.html"> Bug in  : A to C0 step of 486</a><br /><a class="line" href="rbint-299034.html"> Function:</a><br /><a class="line" href="rbint-299482.html"> Mnemonic: LAR reg1,reg/mem</a><br /><a class="line" href="rbint-299540.html"> Bug in  : some 386</a><br /><a class="line" href="rbint-299590.html"> Function:</a><br /><a class="line" href="rbint-300342.html"> Mnemonic: LOADALL</a><br /><a class="line" href="rbint-300420.html"> Bug in  : Is an undocumented opcode on 286,some 386,some early 486 ?</a><br /><a class="line" href="rbint-300583.html"> Function:</a><br /><a class="line" href="rbint-304065.html"> Mnemonic: LSL reg1,reg/mem</a><br /><a class="line" href="rbint-304123.html"> Bug     : some 386</a><br /><a class="line" href="rbint-304170.html"> Function:</a><br /><a class="line" href="rbint-305277.html"> Mnemonic: MOV involving CRx, DRx or TRx, MOV to SS, CS</a><br /><a class="line" href="rbint-305363.html"> Bug in  : some 88,some 86,some 386,all 386,A to C0 step of 486</a><br /><a class="line" href="rbint-305457.html"> Function:</a><br /><a class="line" href="rbint-308454.html"> fetcher:</a><br /><a class="line" href="rbint-308799.html">    label:</a><br /><a class="line" href="rbint-309660.html"> Mnemonic: MOVSB / MOVSW / MOVSD</a><br /><a class="line" href="rbint-309723.html"> Bug in  : early 286 in PM, some 386</a><br /><a class="line" href="rbint-309790.html"> Function:</a><br /><a class="line" href="rbint-311499.html"> Example:</a><br /><a class="line" href="rbint-312014.html"> Mnemonic: MUL reg</a><br /><a class="line" href="rbint-312063.html"> Bug in  : 386</a><br /><a class="line" href="rbint-312108.html"> Function:</a><br /><a class="line" href="rbint-312535.html">   EAX: &#39;A&#39;:&#39;B&#39;                        EAX: &#39;A&#39;:&#39;B&#39;</a><br /><a class="line" href="rbint-312595.html">   EDX: &#39;E&#39;:&#39;F&#39;                        EDX: &#39;E&#39;:&#39;F&#39;</a><br /><a class="line" href="rbint-315997.html"> Mnemonic: NOT1 reg/mem,CL/immediate</a><br /><a class="line" href="rbint-316287.html"> Bug in  : Rarely documented, except in NEC manuals</a><br /><a class="line" href="rbint-316369.html"> Function:</a><br /><a class="line" href="rbint-316848.html"> See Also: NECINS, EXT, TEST1, CLEAR1, SET1</a><br /><a class="line" href="rbint-317034.html"> Mnemonic: POP</a><br /><a class="line" href="rbint-317079.html"> Bug in  : POP CS is a valid opcode for 88, 86, invalid opcode for 186</a><br /><a class="line" href="rbint-317261.html"> Function:</a><br /><a class="line" href="rbint-317973.html"> Mnemonic: POPA / POPAD</a><br /><a class="line" href="rbint-318027.html"> Bug in  : some 386</a><br /><a class="line" href="rbint-318077.html"> Function:</a><br /><a class="line" href="rbint-319502.html">   Legend:</a><br /><a class="line" href="rbint-320534.html"> Mnemonic: PUSH reg / PUSH mem</a><br /><a class="line" href="rbint-320595.html"> Bug in  : PUSH (E)SP different operation on 286+, PUSH mem on some 286 in PM</a><br /><a class="line" href="rbint-320703.html"> Function:</a><br /><a class="line" href="rbint-320867.html"> (or SS:ESP on 386+), after which (E)SP is decremented by a word or dword.</a><br /><a class="line" href="rbint-321704.html"> Mnemonic: RDTSC</a><br /><a class="line" href="rbint-321751.html"> Bug in  : Poorly documented for Pentium Processor</a><br /><a class="line" href="rbint-321832.html"> Function:</a><br /><a class="line" href="rbint-322315.html"> Mnemonic: REPC / REPNC</a><br /><a class="line" href="rbint-322369.html"> Bug in  : Rarely documented except in NEC manuals, invalid on Intel CPUs</a><br /><a class="line" href="rbint-322535.html"> Function:</a><br /><a class="line" href="rbint-323342.html"> Mnemonic: ROL4  reg8/mem8</a><br /><a class="line" href="rbint-323399.html"> Bug in  : Rarely documented, except in NEC manuals</a><br /><a class="line" href="rbint-323481.html"> Function:</a><br /><a class="line" href="rbint-323988.html"> See Also: ADD4S, SUB4S, CMP4S, ROR4</a><br /><a class="line" href="rbint-324182.html"> Mnemonic: ROR4  reg8/mem8</a><br /><a class="line" href="rbint-324239.html"> Bug in  : Rarely documented, except in NEC manuals</a><br /><a class="line" href="rbint-324321.html"> Function:</a><br /><a class="line" href="rbint-324829.html"> See Also: ADD4S, SUB4S, CMP4S, ROL4</a><br /><a class="line" href="rbint-325021.html"> Mnemonic: SET1 reg/mem,CL/immediate</a><br /><a class="line" href="rbint-325364.html"> Bug in  : Rarely documented, except in NEC manuals</a><br /><a class="line" href="rbint-325446.html"> Function:</a><br /><a class="line" href="rbint-325969.html"> See Also: NECINS, EXT, TEST1, NOT1, CLEAR1</a><br /><a class="line" href="rbint-326160.html"> Mnemonic: SETALC</a><br /><a class="line" href="rbint-326208.html"> Bug in  : Is an undocumented opcode on 88,86,286,386,486</a><br /><a class="line" href="rbint-326362.html"> Function:</a><br /><a class="line" href="rbint-326767.html"> Mnemonic: SHL, SAL, SHR, SAR, ROL, RCL, ROR, RCR, and all xxxD variants</a><br /><a class="line" href="rbint-326870.html"> Bug in  : 186+ will AND the shift- or rotate count with 1f before execution</a><br /><a class="line" href="rbint-327042.html"> Function:</a><br /><a class="line" href="rbint-327557.html"> Mnemonic: SUB4S</a><br /><a class="line" href="rbint-327604.html"> Bug in  : Rarely documented, except in NEC manuals, is conflicting opcode</a><br /><a class="line" href="rbint-327726.html"> Function:</a><br /><a class="line" href="rbint-327839.html"> ES:DI. The length of the string, in BCD digits, is specified in CL. Unlike</a><br /><a class="line" href="rbint-328299.html"> See Also: ADD4S, CMP4S, ROL4, ROR4</a><br /><a class="line" href="rbint-328492.html"> Mnemonic: TEST1 reg/mem,CL/immediate</a><br /><a class="line" href="rbint-328734.html"> Bug in  : Rarely documented, except in NEC manuals, opcodes 0f 10 and</a><br /><a class="line" href="rbint-328900.html"> Function:</a><br /><a class="line" href="rbint-329372.html"> See Also: NECINS, EXT, NOT1, CLEAR1, SET1</a><br /><a class="line" href="rbint-329556.html"> Mnemonic: UNKNOWN</a><br /><a class="line" href="rbint-329605.html"> Bug in  : Is an unknown opcode on 286</a><br /><a class="line" href="rbint-329676.html"> Function:</a><br /><a class="line" href="rbint-330139.html"> Mnemonic: VERR op / VERW op</a><br /><a class="line" href="rbint-330198.html"> Bug in  : some 386</a><br /><a class="line" href="rbint-330248.html"> Function:</a><br /><a class="line" href="rbint-331782.html"> Mnemonic: WBINVD</a><br /><a class="line" href="rbint-331830.html"> Bug in  : some 486</a><br /><a class="line" href="rbint-331880.html"> Function:</a><br /><a class="line" href="rbint-332606.html"> here:</a><br /><a class="line" href="rbint-332868.html"> Mnemonic: WRMSR / RDMSR</a><br /><a class="line" href="rbint-332923.html"> Bug in  : Are minimally documented opcodes for Pentium+ compatible CPUs</a><br /><a class="line" href="rbint-333026.html"> Function:</a><br /><a class="line" href="rbint-333145.html"> A: supports the CPUID instruction and</a><br /><a class="line" href="rbint-339560.html"> Mnemonic: N/A</a><br /><a class="line" href="rbint-339605.html"> Bug in  : some 486 / 487</a><br /><a class="line" href="rbint-339661.html"> Function:</a><br /><a class="line" href="rbint-349920.html">     Note: lesser precision does not significantly reduce execution time.</a><br /><a class="line" href="rbint-350597.html"> Mnemonic: FSBP0, FSBP1, FSBP2, FSBP3</a><br /><a class="line" href="rbint-350665.html"> Bug in  : Are IIT 2c87+ instructions</a><br /><a class="line" href="rbint-350733.html"> Function:</a><br /><a class="line" href="rbint-351330.html"> Mnemonic: FSIN  / FCOS</a><br /><a class="line" href="rbint-351384.html"> Bug in  : Undocumented instructions on IIT 2c87 math chips</a><br /><a class="line" href="rbint-351474.html"> Function:</a><br /><a class="line" href="rbint-352163.html"> Mnemonic: FDIV / FDIVP</a><br /><a class="line" href="rbint-352217.html"> Bug in  : some 486</a><br /><a class="line" href="rbint-352267.html"> Function:</a><br /><a class="line" href="rbint-352984.html"> Mnemonic: FDIVR / FDIVRP</a><br /><a class="line" href="rbint-353040.html"> Bug in  : some 486</a><br /><a class="line" href="rbint-353090.html"> Function:</a><br /><a class="line" href="rbint-353785.html"> Mnemonic: FLDENV</a><br /><a class="line" href="rbint-353833.html"> Bug in  : some 387</a><br /><a class="line" href="rbint-353883.html"> Function:</a><br /><a class="line" href="rbint-354657.html"> Mnemonic: FMUL4X4 or F4X4</a><br /><a class="line" href="rbint-354714.html"> Bug in  : Is an IIT special instruction</a><br /><a class="line" href="rbint-354785.html"> Function:</a><br /><a class="line" href="rbint-357119.html"> Mnemonic: FENI     / FNENI / FDISI    / FNDISI</a><br /><a class="line" href="rbint-357192.html"> Bug in  : Opcodes have no meaning on 287+ (are ignored there)</a><br /><a class="line" href="rbint-357285.html"> Function:</a><br /><a class="line" href="rbint-357989.html"> Mnemonic: FPREM</a><br /><a class="line" href="rbint-358036.html"> Bug in  : all 87 and 287</a><br /><a class="line" href="rbint-358092.html"> Function:</a><br /><a class="line" href="rbint-359608.html"> Mnemonic: FPTAN</a><br /><a class="line" href="rbint-359655.html"> Bug in  : some 486 / 487, difference between pre-287xls and 287xl+</a><br /><a class="line" href="rbint-359753.html"> Function:</a><br /><a class="line" href="rbint-361095.html"> Mnemonic: FRSTOR</a><br /><a class="line" href="rbint-361143.html"> Bug in  : some 387</a><br /><a class="line" href="rbint-361193.html"> Function:</a><br /><a class="line" href="rbint-361985.html"> Mnemonic: FSAVE / FNSAVE</a><br /><a class="line" href="rbint-362041.html"> Bug in  : some 387, some 386</a><br /><a class="line" href="rbint-362101.html"> Function:</a><br /><a class="line" href="rbint-363504.html"> Mnemonic: FSETPM</a><br /><a class="line" href="rbint-363552.html"> Bug in  : no bug, it only works on 287 and 287xl. ignored on 386+</a><br /><a class="line" href="rbint-363649.html"> Function:</a><br /><a class="line" href="rbint-364115.html"> Mnemonic: FRSTPM</a><br /><a class="line" href="rbint-364163.html"> Bug in  : no bug, it only works on 287 and 287xl. ignored on 386+</a><br /><a class="line" href="rbint-364260.html"> Function:</a><br /><a class="line" href="rbint-364726.html"> Mnemonic: FSCALE</a><br /><a class="line" href="rbint-364774.html"> Bug in  : some 486</a><br /><a class="line" href="rbint-364824.html"> Function:</a><br /><a class="line" href="rbint-365781.html"> Mnemonic: FSINCOS</a><br /><a class="line" href="rbint-365830.html"> Bug in  : some 486, invalid on pre-287xl and IIT</a><br /><a class="line" href="rbint-365910.html"> Function:</a><br /><a class="line" href="rbint-366938.html"> Mnemonic: FSTENV</a><br /><a class="line" href="rbint-366986.html"> Bug in  : some 386</a><br /><a class="line" href="rbint-367036.html"> Function:</a><br /></pre>
  
  

      </article>

    </section>

  </body>

</html>

