automat latenc balanc vhdl implement complex pipelin system wojciech institut electron system warsaw univers technolog nowowiejska warszawa poland abstract balanc equal latenc parallel path pipelin data process system problem path delay data number clock cycl data arriv process block proper align time incorrect produc manual correct latenc tedious error prone work paper present automat method latenc equal system describ vhdl method base simul portabl simul synthesi tool method increas complex synthes design compar solut base manual latenc adjust exampl implement propos methodolog simpl design demonstr open sourc project bsd licens keyword fpga pipelin latenc balanc delay equal vhdl python introduct pipelin architectur long time increas throughput digit block concept earli adopt signal data process system implement fpga pipelin architectur allow increas clock frequenc complex oper result long critic path fpga divid multipl simpler oper oper perform singl clock cycl higher clock frequenc time need process set data will longer introduct culham jet darmstadt cbm hamburg desi cern system electron develop involv logic programm system embed physic energi high biomed system acquisit data distribut interest technolog univers warsaw professor assist assist honor poland technolog univers warsaw electron msc receiv poland beskidzka sucha born zabolotni wojciech septemb access onlin tool design product http suit design vivado septemb access onlin http gtkwave septemb access onlin https python septemb access onlin septemb lateq project http vhdl implement design pipelin equal latenc automat burlington kaufmann morgan silicon system seri kaufmann morgan stuff vhdl lewi jim ashenden peter septemb access onlin http gcc meet vhdl ghdl octob access onlin march manual sw_ support http version dsp generat system xilinx xilinx septemb access onlin hdl workflow model valid balanc delay exampl hdlcoder help http coder hdl workflow model valid balanc delay mathwork symposium intern annual ieee fccm machin comput custom programm field pipelin retim level system yongfeng 