# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../seq_detector.srcs/sources_1/imports/Downloads/l5_next_state_logic.vhd" \
"../../../../seq_detector.srcs/sources_1/imports/Downloads/l5_output_logic.vhd" \
"../../../../seq_detector.srcs/sources_1/bd/seq_detector/ip/seq_detector_next_state_logic_0_0/seq_detector_next_state_logic_0_0_sim_netlist.vhdl" \
"../../../../seq_detector.srcs/sources_1/bd/seq_detector/ip/seq_detector_output_logic_0_0/seq_detector_output_logic_0_0_sim_netlist.vhdl" \
"../../../../seq_detector.srcs/sources_1/bd/seq_detector/ip/seq_detector_dff_0_0/seq_detector_dff_0_0_sim_netlist.vhdl" \
"../../../../seq_detector.srcs/sources_1/bd/seq_detector/ip/seq_detector_dff_1_0/seq_detector_dff_1_0_sim_netlist.vhdl" \
"../../../../seq_detector.srcs/sources_1/bd/seq_detector/ip/seq_detector_dff_2_0/seq_detector_dff_2_0_sim_netlist.vhdl" \
"../../../../seq_detector.srcs/sources_1/bd/seq_detector/ip/seq_detector_debounce_0_0/seq_detector_debounce_0_0_sim_netlist.vhdl" \
"../../../../seq_detector.srcs/sources_1/bd/seq_detector/sim/seq_detector.vhd" \
"../../../../seq_detector.srcs/sources_1/bd/seq_detector/hdl/seq_detector_wrapper.vhd" \
"../../../../seq_detector.srcs/sim_1/imports/Downloads/seq_detector_test_Jerabek.vhd" \

# Do not sort compile order
nosort
