Test Generation Using the W-method. V2.0. August 1, 2013

Enter filename: Task2FSM
FSM input from:  Task2FSM
States: 5
Edges 10
Input alphabet:
a
b

Output alphabet:
0
1

From 	 Input/Output 	 To
1	 b/0		 1
1	 a/0		 2
2	 a/0		 3
2	 b/0		 5
3	 b/0		 5
3	 a/0		 4
4	 a/0		 2
4	 b/1		 3
5	 a/0		 4
5	 b/0		 1

Transition cover set (P). 11 entries.
Empty a aa aaa aaaa aaab aab ab aba abb b 

W Set. 2 entries.
ab b 

Number of Test Cases :17
Test cases: [aaaaab, aaaab, aaab, aaabab, aaabb, aab, aabab, aabb, ab, abaab, abab, abb, abbab, abbb, b, bab, bb]

FSM execution begins. Input: a a a a a b  Initial state: 1
Current state: 1
 Input: a Next state: 2 Output: 0
Current state: 2
 Input: a Next state: 3 Output: 0
Current state: 3
 Input: a Next state: 4 Output: 0
Current state: 4
 Input: a Next state: 2 Output: 0
Current state: 2
 Input: a Next state: 3 Output: 0
Current state: 3
 Input: b Next state: 5 Output: 0

FSM execution completed. Final state: 5
Output pattern:000000

FSM execution begins. Input: a a a a b  Initial state: 2
Current state: 2
 Input: a Next state: 3 Output: 0
Current state: 3
 Input: a Next state: 4 Output: 0
Current state: 4
 Input: a Next state: 2 Output: 0
Current state: 2
 Input: a Next state: 3 Output: 0
Current state: 3
 Input: b Next state: 5 Output: 0

FSM execution completed. Final state: 5
Output pattern:00000

FSM execution begins. Input: a a a b  Initial state: 3
Current state: 3
 Input: a Next state: 4 Output: 0
Current state: 4
 Input: a Next state: 2 Output: 0
Current state: 2
 Input: a Next state: 3 Output: 0
Current state: 3
 Input: b Next state: 5 Output: 0

FSM execution completed. Final state: 5
Output pattern:0000

FSM execution begins. Input: a a a b a b  Initial state: 4
Current state: 4
 Input: a Next state: 2 Output: 0
Current state: 2
 Input: a Next state: 3 Output: 0
Current state: 3
 Input: a Next state: 4 Output: 0
Current state: 4
 Input: b Next state: 3 Output: 1
Current state: 3
 Input: a Next state: 4 Output: 0
Current state: 4
 Input: b Next state: 3 Output: 1

FSM execution completed. Final state: 3
Output pattern:000101

FSM execution begins. Input: a a a b b  Initial state: 5
Current state: 5
 Input: a Next state: 4 Output: 0
Current state: 4
 Input: a Next state: 2 Output: 0
Current state: 2
 Input: a Next state: 3 Output: 0
Current state: 3
 Input: b Next state: 5 Output: 0
Current state: 5
 Input: b Next state: 1 Output: 0

FSM execution completed. Final state: 1
Output pattern:00000

FSM execution begins. Input: a a b  Initial state: 6