$comment
	File created using the following command:
		vcd file TesteSimulacao.msim.vcd -direction
$end
$date
	Tue Dec 21 15:36:53 2021
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module mux81_vhd_vec_tst $end
$var wire 1 ! S [2] $end
$var wire 1 " S [1] $end
$var wire 1 # S [0] $end
$var wire 1 $ x0 $end
$var wire 1 % x1 $end
$var wire 1 & x2 $end
$var wire 1 ' x3 $end
$var wire 1 ( x4 $end
$var wire 1 ) x5 $end
$var wire 1 * x6 $end
$var wire 1 + x7 $end
$var wire 1 , Y $end

$scope module i1 $end
$var wire 1 - gnd $end
$var wire 1 . vcc $end
$var wire 1 / unknown $end
$var wire 1 0 devoe $end
$var wire 1 1 devclrn $end
$var wire 1 2 devpor $end
$var wire 1 3 ww_devoe $end
$var wire 1 4 ww_devclrn $end
$var wire 1 5 ww_devpor $end
$var wire 1 6 ww_Y $end
$var wire 1 7 ww_x1 $end
$var wire 1 8 ww_S [2] $end
$var wire 1 9 ww_S [1] $end
$var wire 1 : ww_S [0] $end
$var wire 1 ; ww_x0 $end
$var wire 1 < ww_x4 $end
$var wire 1 = ww_x6 $end
$var wire 1 > ww_x2 $end
$var wire 1 ? ww_x3 $end
$var wire 1 @ ww_x5 $end
$var wire 1 A ww_x7 $end
$var wire 1 B \Y~output_o\ $end
$var wire 1 C \S[2]~input_o\ $end
$var wire 1 D \S[1]~input_o\ $end
$var wire 1 E \S[0]~input_o\ $end
$var wire 1 F \x0~input_o\ $end
$var wire 1 G \x1~input_o\ $end
$var wire 1 H \inst4~0_combout\ $end
$var wire 1 I \x2~input_o\ $end
$var wire 1 J \x3~input_o\ $end
$var wire 1 K \inst4~1_combout\ $end
$var wire 1 L \x4~input_o\ $end
$var wire 1 M \x5~input_o\ $end
$var wire 1 N \inst4~2_combout\ $end
$var wire 1 O \x6~input_o\ $end
$var wire 1 P \x7~input_o\ $end
$var wire 1 Q \inst4~3_combout\ $end
$var wire 1 R \inst4~4_combout\ $end
$var wire 1 S \ALT_INV_inst4~1_combout\ $end
$var wire 1 T \ALT_INV_inst4~2_combout\ $end
$var wire 1 U \ALT_INV_inst4~3_combout\ $end
$var wire 1 V \ALT_INV_inst4~0_combout\ $end
$var wire 1 W \ALT_INV_x7~input_o\ $end
$var wire 1 X \ALT_INV_x6~input_o\ $end
$var wire 1 Y \ALT_INV_x5~input_o\ $end
$var wire 1 Z \ALT_INV_x4~input_o\ $end
$var wire 1 [ \ALT_INV_x3~input_o\ $end
$var wire 1 \ \ALT_INV_x2~input_o\ $end
$var wire 1 ] \ALT_INV_x1~input_o\ $end
$var wire 1 ^ \ALT_INV_x0~input_o\ $end
$var wire 1 _ \ALT_INV_S[0]~input_o\ $end
$var wire 1 ` \ALT_INV_S[1]~input_o\ $end
$var wire 1 a \ALT_INV_S[2]~input_o\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1$
0%
0&
0'
0(
0)
0*
0+
1,
0-
1.
x/
10
11
12
13
14
15
16
07
1;
0<
0=
0>
0?
0@
0A
1B
0C
0D
0E
1F
0G
1H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
1R
1S
1T
1U
0V
1W
1X
1Y
1Z
1[
1\
1]
0^
1_
1`
1a
0!
0"
0#
08
09
0:
$end
#40000
0$
0;
0F
1^
0H
1V
0R
0B
06
0,
#50000
1#
1%
1:
17
1G
1E
0_
0]
1H
0V
1R
1B
16
1,
#90000
0%
07
0G
1]
0H
1V
0R
0B
06
0,
#100000
0#
1"
1&
0:
19
1>
1I
1D
0E
1_
0`
0\
1K
0S
1R
1B
16
1,
#140000
0&
0>
0I
1\
0K
1S
0R
0B
06
0,
#150000
1#
1'
1:
1?
1J
1E
0_
0[
1K
0S
1R
1B
16
1,
#190000
0'
0?
0J
1[
0K
1S
0R
0B
06
0,
#200000
0#
0"
1!
1(
0:
09
18
1<
1L
1C
0D
0E
1_
1`
0a
0Z
1N
0T
1R
1B
16
1,
#240000
0(
0<
0L
1Z
0N
1T
0R
0B
06
0,
#250000
1#
1)
1:
1@
1M
1E
0_
0Y
1N
0T
1R
1B
16
1,
#290000
0)
0@
0M
1Y
0N
1T
0R
0B
06
0,
#300000
0#
1"
1*
0:
19
1=
1O
1D
0E
1_
0`
0X
1Q
0U
1R
1B
16
1,
#340000
0*
0=
0O
1X
0Q
1U
0R
0B
06
0,
#350000
1#
1+
1:
1A
1P
1E
0_
0W
1Q
0U
1R
1B
16
1,
#390000
0+
0A
0P
1W
0Q
1U
0R
0B
06
0,
#400000
0#
0"
0!
0:
09
08
0C
0D
0E
1_
1`
1a
#450000
1#
1:
1E
0_
#500000
0#
1"
0:
19
1D
0E
1_
0`
#550000
1#
1:
1E
0_
#600000
0#
0"
1!
0:
09
18
1C
0D
0E
1_
1`
0a
#650000
1#
1:
1E
0_
#700000
0#
1"
0:
19
1D
0E
1_
0`
#750000
1#
1:
1E
0_
#800000
0#
0"
0!
0:
09
08
0C
0D
0E
1_
1`
1a
#850000
1#
1:
1E
0_
#900000
0#
1"
0:
19
1D
0E
1_
0`
#950000
1#
1:
1E
0_
#1000000
