

================================================================
== Vitis HLS Report for 'WrDist'
================================================================
* Date:           Fri Mar 22 20:13:57 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        bfs_scatter_v1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  1.645 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       66|       66|  0.330 us|  0.330 us|   66|   66|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- L5      |       64|       64|         5|          4|          4|    16|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 4, D = 5, States = { 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 7 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 2 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %tmp_dist_7, i64 666, i64 207, i64 1"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %tmp_dist_6, i64 666, i64 207, i64 1"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %tmp_dist_5, i64 666, i64 207, i64 1"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %tmp_dist_4, i64 666, i64 207, i64 1"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %tmp_dist_3, i64 666, i64 207, i64 1"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %tmp_dist_2, i64 666, i64 207, i64 1"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %tmp_dist_1, i64 666, i64 207, i64 1"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %tmp_dist_0, i64 666, i64 207, i64 1"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp_dist_7, void @empty, i32 0, i32 0, void @empty_9, i32 1, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp_dist_6, void @empty, i32 0, i32 0, void @empty_9, i32 1, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp_dist_5, void @empty, i32 0, i32 0, void @empty_9, i32 1, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp_dist_4, void @empty, i32 0, i32 0, void @empty_9, i32 1, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp_dist_3, void @empty, i32 0, i32 0, void @empty_9, i32 1, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp_dist_2, void @empty, i32 0, i32 0, void @empty_9, i32 1, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp_dist_1, void @empty, i32 0, i32 0, void @empty_9, i32 1, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp_dist_0, void @empty, i32 0, i32 0, void @empty_9, i32 1, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %wr_port_V_last_V, i16 %wr_port_V_strb_V, i16 %wr_port_V_keep_V, i128 %wr_port_V_data_V, void @empty_19, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%idx_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %idx"   --->   Operation 25 'read' 'idx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.38ns)   --->   "%br_ln15 = br void %.case.0" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:15]   --->   Operation 26 'br' 'br_ln15' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.64>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%i = phi i5 %add_ln15, void %.case.0.split, i5 0, void" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:15]   --->   Operation 27 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.70ns)   --->   "%add_ln15 = add i5 %i, i5 1" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:15]   --->   Operation 28 'add' 'add_ln15' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.63ns)   --->   "%icmp_ln15 = icmp_eq  i5 %i, i5 16" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:15]   --->   Operation 29 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 30 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln15 = br i1 %icmp_ln15, void %.case.0.split, void" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:15]   --->   Operation 31 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln18 = trunc i5 %i" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:18]   --->   Operation 32 'trunc' 'trunc_ln18' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%add_ln = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %idx_read, i4 %trunc_ln18"   --->   Operation 33 'bitconcatenate' 'add_ln' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln308 = zext i12 %add_ln"   --->   Operation 34 'zext' 'zext_ln308' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_dist_0_addr = getelementptr i64 %tmp_dist_0, i64 0, i64 %zext_ln308"   --->   Operation 35 'getelementptr' 'tmp_dist_0_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 36 [2/2] (1.64ns)   --->   "%v2_V = load i12 %tmp_dist_0_addr"   --->   Operation 36 'load' 'v2_V' <Predicate = (!icmp_ln15)> <Delay = 1.64> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_dist_1_addr = getelementptr i64 %tmp_dist_1, i64 0, i64 %zext_ln308"   --->   Operation 37 'getelementptr' 'tmp_dist_1_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 38 [2/2] (1.64ns)   --->   "%v1_V = load i12 %tmp_dist_1_addr"   --->   Operation 38 'load' 'v1_V' <Predicate = (!icmp_ln15)> <Delay = 1.64> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_dist_2_addr = getelementptr i64 %tmp_dist_2, i64 0, i64 %zext_ln308"   --->   Operation 39 'getelementptr' 'tmp_dist_2_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 40 [2/2] (1.64ns)   --->   "%v2_V_1 = load i12 %tmp_dist_2_addr"   --->   Operation 40 'load' 'v2_V_1' <Predicate = (!icmp_ln15)> <Delay = 1.64> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_dist_3_addr = getelementptr i64 %tmp_dist_3, i64 0, i64 %zext_ln308"   --->   Operation 41 'getelementptr' 'tmp_dist_3_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 42 [2/2] (1.64ns)   --->   "%v1_V_5 = load i12 %tmp_dist_3_addr"   --->   Operation 42 'load' 'v1_V_5' <Predicate = (!icmp_ln15)> <Delay = 1.64> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_dist_4_addr = getelementptr i64 %tmp_dist_4, i64 0, i64 %zext_ln308"   --->   Operation 43 'getelementptr' 'tmp_dist_4_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 44 [2/2] (1.64ns)   --->   "%v2_V_2 = load i12 %tmp_dist_4_addr"   --->   Operation 44 'load' 'v2_V_2' <Predicate = (!icmp_ln15)> <Delay = 1.64> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_dist_5_addr = getelementptr i64 %tmp_dist_5, i64 0, i64 %zext_ln308"   --->   Operation 45 'getelementptr' 'tmp_dist_5_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 46 [2/2] (1.64ns)   --->   "%v1_V_6 = load i12 %tmp_dist_5_addr"   --->   Operation 46 'load' 'v1_V_6' <Predicate = (!icmp_ln15)> <Delay = 1.64> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_dist_6_addr = getelementptr i64 %tmp_dist_6, i64 0, i64 %zext_ln308"   --->   Operation 47 'getelementptr' 'tmp_dist_6_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 48 [2/2] (1.64ns)   --->   "%v2_V_3 = load i12 %tmp_dist_6_addr"   --->   Operation 48 'load' 'v2_V_3' <Predicate = (!icmp_ln15)> <Delay = 1.64> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_dist_7_addr = getelementptr i64 %tmp_dist_7, i64 0, i64 %zext_ln308"   --->   Operation 49 'getelementptr' 'tmp_dist_7_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 50 [2/2] (1.64ns)   --->   "%v1_V_7 = load i12 %tmp_dist_7_addr"   --->   Operation 50 'load' 'v1_V_7' <Predicate = (!icmp_ln15)> <Delay = 1.64> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 3 <SV = 2> <Delay = 1.64>
ST_3 : Operation 51 [1/2] (1.64ns)   --->   "%v2_V = load i12 %tmp_dist_0_addr"   --->   Operation 51 'load' 'v2_V' <Predicate = (!icmp_ln15)> <Delay = 1.64> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_3 : Operation 52 [1/2] (1.64ns)   --->   "%v1_V = load i12 %tmp_dist_1_addr"   --->   Operation 52 'load' 'v1_V' <Predicate = (!icmp_ln15)> <Delay = 1.64> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i64.i64, i64 %v1_V, i64 %v2_V"   --->   Operation 53 'bitconcatenate' 'p_Result_s' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i128P0A.i16P0A.i16P0A.i1P0A, i128 %wr_port_V_data_V, i16 %wr_port_V_keep_V, i16 %wr_port_V_strb_V, i1 %wr_port_V_last_V, i128 %p_Result_s, i16 0, i16 0, i1 0"   --->   Operation 54 'write' 'write_ln304' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 55 [1/2] (1.64ns)   --->   "%v2_V_1 = load i12 %tmp_dist_2_addr"   --->   Operation 55 'load' 'v2_V_1' <Predicate = (!icmp_ln15)> <Delay = 1.64> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_3 : Operation 56 [1/2] (1.64ns)   --->   "%v1_V_5 = load i12 %tmp_dist_3_addr"   --->   Operation 56 'load' 'v1_V_5' <Predicate = (!icmp_ln15)> <Delay = 1.64> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%p_Result_8 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i64.i64, i64 %v1_V_5, i64 %v2_V_1"   --->   Operation 57 'bitconcatenate' 'p_Result_8' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 58 [1/2] (1.64ns)   --->   "%v2_V_2 = load i12 %tmp_dist_4_addr"   --->   Operation 58 'load' 'v2_V_2' <Predicate = (!icmp_ln15)> <Delay = 1.64> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_3 : Operation 59 [1/2] (1.64ns)   --->   "%v1_V_6 = load i12 %tmp_dist_5_addr"   --->   Operation 59 'load' 'v1_V_6' <Predicate = (!icmp_ln15)> <Delay = 1.64> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%p_Result_9 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i64.i64, i64 %v1_V_6, i64 %v2_V_2"   --->   Operation 60 'bitconcatenate' 'p_Result_9' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 61 [1/2] (1.64ns)   --->   "%v2_V_3 = load i12 %tmp_dist_6_addr"   --->   Operation 61 'load' 'v2_V_3' <Predicate = (!icmp_ln15)> <Delay = 1.64> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_3 : Operation 62 [1/2] (1.64ns)   --->   "%v1_V_7 = load i12 %tmp_dist_7_addr"   --->   Operation 62 'load' 'v1_V_7' <Predicate = (!icmp_ln15)> <Delay = 1.64> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i128P0A.i16P0A.i16P0A.i1P0A, i128 %wr_port_V_data_V, i16 %wr_port_V_keep_V, i16 %wr_port_V_strb_V, i1 %wr_port_V_last_V, i128 %p_Result_8, i16 0, i16 0, i1 0"   --->   Operation 63 'write' 'write_ln304' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i128P0A.i16P0A.i16P0A.i1P0A, i128 %wr_port_V_data_V, i16 %wr_port_V_keep_V, i16 %wr_port_V_strb_V, i1 %wr_port_V_last_V, i128 %p_Result_9, i16 0, i16 0, i1 0"   --->   Operation 64 'write' 'write_ln304' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%specpipeline_ln15 = specpipeline void @_ssdm_op_SpecPipeline, i32 4, i32 0, i32 0, i32 0, void @empty_9" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:15]   --->   Operation 65 'specpipeline' 'specpipeline_ln15' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%specloopname_ln15 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:15]   --->   Operation 66 'specloopname' 'specloopname_ln15' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%p_Result_10 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i64.i64, i64 %v1_V_7, i64 %v2_V_3"   --->   Operation 67 'bitconcatenate' 'p_Result_10' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i128P0A.i16P0A.i16P0A.i1P0A, i128 %wr_port_V_data_V, i16 %wr_port_V_keep_V, i16 %wr_port_V_strb_V, i1 %wr_port_V_last_V, i128 %p_Result_10, i16 0, i16 0, i1 0"   --->   Operation 68 'write' 'write_ln304' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.case.0"   --->   Operation 69 'br' 'br_ln0' <Predicate = (!icmp_ln15)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%ret_ln31 = ret" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:31]   --->   Operation 70 'ret' 'ret_ln31' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', /Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:15) with incoming values : ('add_ln15', /Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:15) [34]  (0.387 ns)

 <State 2>: 1.65ns
The critical path consists of the following:
	'phi' operation ('i', /Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:15) with incoming values : ('add_ln15', /Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:15) [34]  (0 ns)
	'getelementptr' operation ('tmp_dist_0_addr') [45]  (0 ns)
	'load' operation ('v2.V') on array 'tmp_dist_0' [46]  (1.65 ns)

 <State 3>: 1.65ns
The critical path consists of the following:
	'load' operation ('v2.V') on array 'tmp_dist_0' [46]  (1.65 ns)

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
