$date
	Sun Dec 31 02:44:50 2023
$end
$version
	QuestaSim Version 2021.1
$end
$timescale
	1ns
$end

$scope module tb_processor $end

$scope module dut $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 1 # interupt $end
$var reg 1 $ rf_en $end
$var reg 1 % sel_pc $end
$var reg 1 & sel_opr_a $end
$var reg 1 ' sel_opr_b $end
$var reg 1 ( sel_m $end
$var reg 2 ) sel_wb [1:0] $end
$var reg 3 * imm_type [2:0] $end
$var reg 32 + pc_out [31:0] $end
$var reg 32 , inst [31:0] $end
$var reg 5 - rs2 [4:0] $end
$var reg 5 . rs1 [4:0] $end
$var reg 5 / rd [4:0] $end
$var reg 7 0 opcode [6:0] $end
$var reg 3 1 func3 [2:0] $end
$var reg 7 2 func7 [6:0] $end
$var reg 32 3 addr [31:0] $end
$var reg 32 4 wdata [31:0] $end
$var reg 32 5 rdata [31:0] $end
$var reg 32 6 rdata1 [31:0] $end
$var reg 32 7 rdata2 [31:0] $end
$var reg 4 8 aluop [3:0] $end
$var reg 32 9 imm [31:0] $end
$var reg 32 : opr_res [31:0] $end
$var reg 32 ; mux_out_pc [31:0] $end
$var reg 32 < mux_out_opr_a [31:0] $end
$var reg 32 = mux_out_opr_b [31:0] $end
$var reg 3 > br_type [2:0] $end
$var reg 1 ? br_taken $end
$var reg 1 @ rd_en $end
$var reg 1 A wr_en $end
$var reg 3 B mem_type [2:0] $end
$var reg 1 C tm_interupt $end
$var reg 1 D csr_rd $end
$var reg 1 E csr_wr $end
$var reg 32 F csr_rdata [31:0] $end
$var reg 32 G epc [31:0] $end
$var reg 1 H is_mret $end
$var reg 1 I epc_taken $end
$var reg 1 J excep $end
$var reg 32 K wdata_DE [31:0] $end
$var reg 32 L wdata_MW [31:0] $end
$var reg 32 M csr_epc_IF [31:0] $end
$var reg 32 N csr_epc_WB [31:0] $end
$var reg 32 O opr_res_DE [31:0] $end
$var reg 32 P opr_res_DM [31:0] $end
$var reg 2 Q wb_sel_DE [1:0] $end
$var reg 2 R Forward_op_A [1:0] $end
$var reg 2 S Forward_op_B [1:0] $end
$var reg 32 T inst_IF [31:0] $end
$var reg 32 U inst_DE [31:0] $end
$var reg 32 V pc_out_IF [31:0] $end
$var reg 32 W pc_out_DE [31:0] $end
$var reg 2 X stall_IF [1:0] $end
$var reg 2 Y flush_DE [1:0] $end
$var wire 1 Z rd_en_DM $end
$var wire 1 [ br_taken_DE $end

$scope module PC_i $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 1 \ pc_in [31] $end
$var wire 1 ] pc_in [30] $end
$var wire 1 ^ pc_in [29] $end
$var wire 1 _ pc_in [28] $end
$var wire 1 ` pc_in [27] $end
$var wire 1 a pc_in [26] $end
$var wire 1 b pc_in [25] $end
$var wire 1 c pc_in [24] $end
$var wire 1 d pc_in [23] $end
$var wire 1 e pc_in [22] $end
$var wire 1 f pc_in [21] $end
$var wire 1 g pc_in [20] $end
$var wire 1 h pc_in [19] $end
$var wire 1 i pc_in [18] $end
$var wire 1 j pc_in [17] $end
$var wire 1 k pc_in [16] $end
$var wire 1 l pc_in [15] $end
$var wire 1 m pc_in [14] $end
$var wire 1 n pc_in [13] $end
$var wire 1 o pc_in [12] $end
$var wire 1 p pc_in [11] $end
$var wire 1 q pc_in [10] $end
$var wire 1 r pc_in [9] $end
$var wire 1 s pc_in [8] $end
$var wire 1 t pc_in [7] $end
$var wire 1 u pc_in [6] $end
$var wire 1 v pc_in [5] $end
$var wire 1 w pc_in [4] $end
$var wire 1 x pc_in [3] $end
$var wire 1 y pc_in [2] $end
$var wire 1 z pc_in [1] $end
$var wire 1 { pc_in [0] $end
$var reg 32 | pc_out [31:0] $end
$upscope $end

$scope module inst_mem_i $end
$var wire 1 } addr [31] $end
$var wire 1 ~ addr [30] $end
$var wire 1 !! addr [29] $end
$var wire 1 "! addr [28] $end
$var wire 1 #! addr [27] $end
$var wire 1 $! addr [26] $end
$var wire 1 %! addr [25] $end
$var wire 1 &! addr [24] $end
$var wire 1 '! addr [23] $end
$var wire 1 (! addr [22] $end
$var wire 1 )! addr [21] $end
$var wire 1 *! addr [20] $end
$var wire 1 +! addr [19] $end
$var wire 1 ,! addr [18] $end
$var wire 1 -! addr [17] $end
$var wire 1 .! addr [16] $end
$var wire 1 /! addr [15] $end
$var wire 1 0! addr [14] $end
$var wire 1 1! addr [13] $end
$var wire 1 2! addr [12] $end
$var wire 1 3! addr [11] $end
$var wire 1 4! addr [10] $end
$var wire 1 5! addr [9] $end
$var wire 1 6! addr [8] $end
$var wire 1 7! addr [7] $end
$var wire 1 8! addr [6] $end
$var wire 1 9! addr [5] $end
$var wire 1 :! addr [4] $end
$var wire 1 ;! addr [3] $end
$var wire 1 <! addr [2] $end
$var wire 1 =! addr [1] $end
$var wire 1 >! addr [0] $end
$var reg 32 ?! data [31:0] $end
$upscope $end

$scope module inst_decode_i $end
$var wire 1 @! inst [31] $end
$var wire 1 A! inst [30] $end
$var wire 1 B! inst [29] $end
$var wire 1 C! inst [28] $end
$var wire 1 D! inst [27] $end
$var wire 1 E! inst [26] $end
$var wire 1 F! inst [25] $end
$var wire 1 G! inst [24] $end
$var wire 1 H! inst [23] $end
$var wire 1 I! inst [22] $end
$var wire 1 J! inst [21] $end
$var wire 1 K! inst [20] $end
$var wire 1 L! inst [19] $end
$var wire 1 M! inst [18] $end
$var wire 1 N! inst [17] $end
$var wire 1 O! inst [16] $end
$var wire 1 P! inst [15] $end
$var wire 1 Q! inst [14] $end
$var wire 1 R! inst [13] $end
$var wire 1 S! inst [12] $end
$var wire 1 T! inst [11] $end
$var wire 1 U! inst [10] $end
$var wire 1 V! inst [9] $end
$var wire 1 W! inst [8] $end
$var wire 1 X! inst [7] $end
$var wire 1 Y! inst [6] $end
$var wire 1 Z! inst [5] $end
$var wire 1 [! inst [4] $end
$var wire 1 \! inst [3] $end
$var wire 1 ]! inst [2] $end
$var wire 1 ^! inst [1] $end
$var wire 1 _! inst [0] $end
$var reg 5 `! rd [4:0] $end
$var reg 5 a! rs1 [4:0] $end
$var reg 5 b! rs2 [4:0] $end
$var reg 7 c! opcode [6:0] $end
$var reg 3 d! func3 [2:0] $end
$var reg 7 e! func7 [6:0] $end
$upscope $end

$scope module reg_file_i $end
$var wire 1 ! clk $end
$var wire 1 f! rf_en $end
$var wire 1 g! rs2 [4] $end
$var wire 1 h! rs2 [3] $end
$var wire 1 i! rs2 [2] $end
$var wire 1 j! rs2 [1] $end
$var wire 1 k! rs2 [0] $end
$var wire 1 l! rs1 [4] $end
$var wire 1 m! rs1 [3] $end
$var wire 1 n! rs1 [2] $end
$var wire 1 o! rs1 [1] $end
$var wire 1 p! rs1 [0] $end
$var wire 1 q! rd [4] $end
$var wire 1 r! rd [3] $end
$var wire 1 s! rd [2] $end
$var wire 1 t! rd [1] $end
$var wire 1 u! rd [0] $end
$var wire 1 v! wdata [31] $end
$var wire 1 w! wdata [30] $end
$var wire 1 x! wdata [29] $end
$var wire 1 y! wdata [28] $end
$var wire 1 z! wdata [27] $end
$var wire 1 {! wdata [26] $end
$var wire 1 |! wdata [25] $end
$var wire 1 }! wdata [24] $end
$var wire 1 ~! wdata [23] $end
$var wire 1 !" wdata [22] $end
$var wire 1 "" wdata [21] $end
$var wire 1 #" wdata [20] $end
$var wire 1 $" wdata [19] $end
$var wire 1 %" wdata [18] $end
$var wire 1 &" wdata [17] $end
$var wire 1 '" wdata [16] $end
$var wire 1 (" wdata [15] $end
$var wire 1 )" wdata [14] $end
$var wire 1 *" wdata [13] $end
$var wire 1 +" wdata [12] $end
$var wire 1 ," wdata [11] $end
$var wire 1 -" wdata [10] $end
$var wire 1 ." wdata [9] $end
$var wire 1 /" wdata [8] $end
$var wire 1 0" wdata [7] $end
$var wire 1 1" wdata [6] $end
$var wire 1 2" wdata [5] $end
$var wire 1 3" wdata [4] $end
$var wire 1 4" wdata [3] $end
$var wire 1 5" wdata [2] $end
$var wire 1 6" wdata [1] $end
$var wire 1 7" wdata [0] $end
$var reg 32 8" rdata1 [31:0] $end
$var reg 32 9" rdata2 [31:0] $end
$upscope $end

$scope module imm_gen_i $end
$var wire 1 :" inst [31] $end
$var wire 1 ;" inst [30] $end
$var wire 1 <" inst [29] $end
$var wire 1 =" inst [28] $end
$var wire 1 >" inst [27] $end
$var wire 1 ?" inst [26] $end
$var wire 1 @" inst [25] $end
$var wire 1 A" inst [24] $end
$var wire 1 B" inst [23] $end
$var wire 1 C" inst [22] $end
$var wire 1 D" inst [21] $end
$var wire 1 E" inst [20] $end
$var wire 1 F" inst [19] $end
$var wire 1 G" inst [18] $end
$var wire 1 H" inst [17] $end
$var wire 1 I" inst [16] $end
$var wire 1 J" inst [15] $end
$var wire 1 K" inst [14] $end
$var wire 1 L" inst [13] $end
$var wire 1 M" inst [12] $end
$var wire 1 N" inst [11] $end
$var wire 1 O" inst [10] $end
$var wire 1 P" inst [9] $end
$var wire 1 Q" inst [8] $end
$var wire 1 R" inst [7] $end
$var wire 1 S" inst [6] $end
$var wire 1 T" inst [5] $end
$var wire 1 U" inst [4] $end
$var wire 1 V" inst [3] $end
$var wire 1 W" inst [2] $end
$var wire 1 X" inst [1] $end
$var wire 1 Y" inst [0] $end
$var wire 1 Z" imm_type [2] $end
$var wire 1 [" imm_type [1] $end
$var wire 1 \" imm_type [0] $end
$var reg 32 ]" imm [31:0] $end
$var reg 32 ^" i_imm [31:0] $end
$var reg 32 _" j_imm [31:0] $end
$var reg 32 `" u_imm [31:0] $end
$var reg 32 a" b_imm [31:0] $end
$var reg 32 b" s_imm [31:0] $end
$upscope $end

$scope module controller_i $end
$var wire 1 c" inst [31] $end
$var wire 1 d" inst [30] $end
$var wire 1 e" inst [29] $end
$var wire 1 f" inst [28] $end
$var wire 1 g" inst [27] $end
$var wire 1 h" inst [26] $end
$var wire 1 i" inst [25] $end
$var wire 1 j" inst [24] $end
$var wire 1 k" inst [23] $end
$var wire 1 l" inst [22] $end
$var wire 1 m" inst [21] $end
$var wire 1 n" inst [20] $end
$var wire 1 o" inst [19] $end
$var wire 1 p" inst [18] $end
$var wire 1 q" inst [17] $end
$var wire 1 r" inst [16] $end
$var wire 1 s" inst [15] $end
$var wire 1 t" inst [14] $end
$var wire 1 u" inst [13] $end
$var wire 1 v" inst [12] $end
$var wire 1 w" inst [11] $end
$var wire 1 x" inst [10] $end
$var wire 1 y" inst [9] $end
$var wire 1 z" inst [8] $end
$var wire 1 {" inst [7] $end
$var wire 1 |" inst [6] $end
$var wire 1 }" inst [5] $end
$var wire 1 ~" inst [4] $end
$var wire 1 !# inst [3] $end
$var wire 1 "# inst [2] $end
$var wire 1 ## inst [1] $end
$var wire 1 $# inst [0] $end
$var reg 1 %# sel_a $end
$var reg 1 &# sel_b $end
$var reg 1 '# br_take $end
$var wire 1 (# br_taken $end
$var wire 1 )# opcode [6] $end
$var wire 1 *# opcode [5] $end
$var wire 1 +# opcode [4] $end
$var wire 1 ,# opcode [3] $end
$var wire 1 -# opcode [2] $end
$var wire 1 .# opcode [1] $end
$var wire 1 /# opcode [0] $end
$var wire 1 0# func7 [6] $end
$var wire 1 1# func7 [5] $end
$var wire 1 2# func7 [4] $end
$var wire 1 3# func7 [3] $end
$var wire 1 4# func7 [2] $end
$var wire 1 5# func7 [1] $end
$var wire 1 6# func7 [0] $end
$var wire 1 7# func3 [2] $end
$var wire 1 8# func3 [1] $end
$var wire 1 9# func3 [0] $end
$var reg 1 :# rf_en $end
$var reg 1 ;# rd_en $end
$var reg 1 <# wr_en $end
$var reg 1 =# sel_opr_a $end
$var reg 1 ># sel_opr_b $end
$var reg 1 ?# sel_pc $end
$var reg 4 @# aluop [3:0] $end
$var reg 3 A# br_type [2:0] $end
$var reg 3 B# mem_type [2:0] $end
$var reg 2 C# sel_wb [1:0] $end
$var reg 3 D# imm_type [2:0] $end
$var reg 1 E# csr_rd $end
$var reg 1 F# csr_wr $end
$var reg 1 G# is_mret $end
$upscope $end

$scope module alu_i $end
$var wire 1 H# aluop [3] $end
$var wire 1 I# aluop [2] $end
$var wire 1 J# aluop [1] $end
$var wire 1 K# aluop [0] $end
$var wire 1 L# opr_a [31] $end
$var wire 1 M# opr_a [30] $end
$var wire 1 N# opr_a [29] $end
$var wire 1 O# opr_a [28] $end
$var wire 1 P# opr_a [27] $end
$var wire 1 Q# opr_a [26] $end
$var wire 1 R# opr_a [25] $end
$var wire 1 S# opr_a [24] $end
$var wire 1 T# opr_a [23] $end
$var wire 1 U# opr_a [22] $end
$var wire 1 V# opr_a [21] $end
$var wire 1 W# opr_a [20] $end
$var wire 1 X# opr_a [19] $end
$var wire 1 Y# opr_a [18] $end
$var wire 1 Z# opr_a [17] $end
$var wire 1 [# opr_a [16] $end
$var wire 1 \# opr_a [15] $end
$var wire 1 ]# opr_a [14] $end
$var wire 1 ^# opr_a [13] $end
$var wire 1 _# opr_a [12] $end
$var wire 1 `# opr_a [11] $end
$var wire 1 a# opr_a [10] $end
$var wire 1 b# opr_a [9] $end
$var wire 1 c# opr_a [8] $end
$var wire 1 d# opr_a [7] $end
$var wire 1 e# opr_a [6] $end
$var wire 1 f# opr_a [5] $end
$var wire 1 g# opr_a [4] $end
$var wire 1 h# opr_a [3] $end
$var wire 1 i# opr_a [2] $end
$var wire 1 j# opr_a [1] $end
$var wire 1 k# opr_a [0] $end
$var wire 1 l# opr_b [31] $end
$var wire 1 m# opr_b [30] $end
$var wire 1 n# opr_b [29] $end
$var wire 1 o# opr_b [28] $end
$var wire 1 p# opr_b [27] $end
$var wire 1 q# opr_b [26] $end
$var wire 1 r# opr_b [25] $end
$var wire 1 s# opr_b [24] $end
$var wire 1 t# opr_b [23] $end
$var wire 1 u# opr_b [22] $end
$var wire 1 v# opr_b [21] $end
$var wire 1 w# opr_b [20] $end
$var wire 1 x# opr_b [19] $end
$var wire 1 y# opr_b [18] $end
$var wire 1 z# opr_b [17] $end
$var wire 1 {# opr_b [16] $end
$var wire 1 |# opr_b [15] $end
$var wire 1 }# opr_b [14] $end
$var wire 1 ~# opr_b [13] $end
$var wire 1 !$ opr_b [12] $end
$var wire 1 "$ opr_b [11] $end
$var wire 1 #$ opr_b [10] $end
$var wire 1 $$ opr_b [9] $end
$var wire 1 %$ opr_b [8] $end
$var wire 1 &$ opr_b [7] $end
$var wire 1 '$ opr_b [6] $end
$var wire 1 ($ opr_b [5] $end
$var wire 1 )$ opr_b [4] $end
$var wire 1 *$ opr_b [3] $end
$var wire 1 +$ opr_b [2] $end
$var wire 1 ,$ opr_b [1] $end
$var wire 1 -$ opr_b [0] $end
$var reg 32 .$ opr_res [31:0] $end
$var reg 1 /$ sra $end
$upscope $end

$scope module Branch_comp_i $end
$var wire 1 0$ br_type [2] $end
$var wire 1 1$ br_type [1] $end
$var wire 1 2$ br_type [0] $end
$var wire 1 3$ opr_a [31] $end
$var wire 1 4$ opr_a [30] $end
$var wire 1 5$ opr_a [29] $end
$var wire 1 6$ opr_a [28] $end
$var wire 1 7$ opr_a [27] $end
$var wire 1 8$ opr_a [26] $end
$var wire 1 9$ opr_a [25] $end
$var wire 1 :$ opr_a [24] $end
$var wire 1 ;$ opr_a [23] $end
$var wire 1 <$ opr_a [22] $end
$var wire 1 =$ opr_a [21] $end
$var wire 1 >$ opr_a [20] $end
$var wire 1 ?$ opr_a [19] $end
$var wire 1 @$ opr_a [18] $end
$var wire 1 A$ opr_a [17] $end
$var wire 1 B$ opr_a [16] $end
$var wire 1 C$ opr_a [15] $end
$var wire 1 D$ opr_a [14] $end
$var wire 1 E$ opr_a [13] $end
$var wire 1 F$ opr_a [12] $end
$var wire 1 G$ opr_a [11] $end
$var wire 1 H$ opr_a [10] $end
$var wire 1 I$ opr_a [9] $end
$var wire 1 J$ opr_a [8] $end
$var wire 1 K$ opr_a [7] $end
$var wire 1 L$ opr_a [6] $end
$var wire 1 M$ opr_a [5] $end
$var wire 1 N$ opr_a [4] $end
$var wire 1 O$ opr_a [3] $end
$var wire 1 P$ opr_a [2] $end
$var wire 1 Q$ opr_a [1] $end
$var wire 1 R$ opr_a [0] $end
$var wire 1 S$ opr_b [31] $end
$var wire 1 T$ opr_b [30] $end
$var wire 1 U$ opr_b [29] $end
$var wire 1 V$ opr_b [28] $end
$var wire 1 W$ opr_b [27] $end
$var wire 1 X$ opr_b [26] $end
$var wire 1 Y$ opr_b [25] $end
$var wire 1 Z$ opr_b [24] $end
$var wire 1 [$ opr_b [23] $end
$var wire 1 \$ opr_b [22] $end
$var wire 1 ]$ opr_b [21] $end
$var wire 1 ^$ opr_b [20] $end
$var wire 1 _$ opr_b [19] $end
$var wire 1 `$ opr_b [18] $end
$var wire 1 a$ opr_b [17] $end
$var wire 1 b$ opr_b [16] $end
$var wire 1 c$ opr_b [15] $end
$var wire 1 d$ opr_b [14] $end
$var wire 1 e$ opr_b [13] $end
$var wire 1 f$ opr_b [12] $end
$var wire 1 g$ opr_b [11] $end
$var wire 1 h$ opr_b [10] $end
$var wire 1 i$ opr_b [9] $end
$var wire 1 j$ opr_b [8] $end
$var wire 1 k$ opr_b [7] $end
$var wire 1 l$ opr_b [6] $end
$var wire 1 m$ opr_b [5] $end
$var wire 1 n$ opr_b [4] $end
$var wire 1 o$ opr_b [3] $end
$var wire 1 p$ opr_b [2] $end
$var wire 1 q$ opr_b [1] $end
$var wire 1 r$ opr_b [0] $end
$var reg 1 s$ br_taken $end
$upscope $end

$scope module data_mem_i $end
$var wire 1 ! clk $end
$var wire 1 t$ rd_en $end
$var wire 1 u$ wr_en $end
$var wire 1 v$ mem_type [2] $end
$var wire 1 w$ mem_type [1] $end
$var wire 1 x$ mem_type [0] $end
$var wire 1 y$ addr [31] $end
$var wire 1 z$ addr [30] $end
$var wire 1 {$ addr [29] $end
$var wire 1 |$ addr [28] $end
$var wire 1 }$ addr [27] $end
$var wire 1 ~$ addr [26] $end
$var wire 1 !% addr [25] $end
$var wire 1 "% addr [24] $end
$var wire 1 #% addr [23] $end
$var wire 1 $% addr [22] $end
$var wire 1 %% addr [21] $end
$var wire 1 &% addr [20] $end
$var wire 1 '% addr [19] $end
$var wire 1 (% addr [18] $end
$var wire 1 )% addr [17] $end
$var wire 1 *% addr [16] $end
$var wire 1 +% addr [15] $end
$var wire 1 ,% addr [14] $end
$var wire 1 -% addr [13] $end
$var wire 1 .% addr [12] $end
$var wire 1 /% addr [11] $end
$var wire 1 0% addr [10] $end
$var wire 1 1% addr [9] $end
$var wire 1 2% addr [8] $end
$var wire 1 3% addr [7] $end
$var wire 1 4% addr [6] $end
$var wire 1 5% addr [5] $end
$var wire 1 6% addr [4] $end
$var wire 1 7% addr [3] $end
$var wire 1 8% addr [2] $end
$var wire 1 9% addr [1] $end
$var wire 1 :% addr [0] $end
$var wire 1 ;% wdata [31] $end
$var wire 1 <% wdata [30] $end
$var wire 1 =% wdata [29] $end
$var wire 1 >% wdata [28] $end
$var wire 1 ?% wdata [27] $end
$var wire 1 @% wdata [26] $end
$var wire 1 A% wdata [25] $end
$var wire 1 B% wdata [24] $end
$var wire 1 C% wdata [23] $end
$var wire 1 D% wdata [22] $end
$var wire 1 E% wdata [21] $end
$var wire 1 F% wdata [20] $end
$var wire 1 G% wdata [19] $end
$var wire 1 H% wdata [18] $end
$var wire 1 I% wdata [17] $end
$var wire 1 J% wdata [16] $end
$var wire 1 K% wdata [15] $end
$var wire 1 L% wdata [14] $end
$var wire 1 M% wdata [13] $end
$var wire 1 N% wdata [12] $end
$var wire 1 O% wdata [11] $end
$var wire 1 P% wdata [10] $end
$var wire 1 Q% wdata [9] $end
$var wire 1 R% wdata [8] $end
$var wire 1 S% wdata [7] $end
$var wire 1 T% wdata [6] $end
$var wire 1 U% wdata [5] $end
$var wire 1 V% wdata [4] $end
$var wire 1 W% wdata [3] $end
$var wire 1 X% wdata [2] $end
$var wire 1 Y% wdata [1] $end
$var wire 1 Z% wdata [0] $end
$var reg 32 [% rdata [31:0] $end
$upscope $end

$scope module csr_reg_i $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 1 \% addr [31] $end
$var wire 1 ]% addr [30] $end
$var wire 1 ^% addr [29] $end
$var wire 1 _% addr [28] $end
$var wire 1 `% addr [27] $end
$var wire 1 a% addr [26] $end
$var wire 1 b% addr [25] $end
$var wire 1 c% addr [24] $end
$var wire 1 d% addr [23] $end
$var wire 1 e% addr [22] $end
$var wire 1 f% addr [21] $end
$var wire 1 g% addr [20] $end
$var wire 1 h% addr [19] $end
$var wire 1 i% addr [18] $end
$var wire 1 j% addr [17] $end
$var wire 1 k% addr [16] $end
$var wire 1 l% addr [15] $end
$var wire 1 m% addr [14] $end
$var wire 1 n% addr [13] $end
$var wire 1 o% addr [12] $end
$var wire 1 p% addr [11] $end
$var wire 1 q% addr [10] $end
$var wire 1 r% addr [9] $end
$var wire 1 s% addr [8] $end
$var wire 1 t% addr [7] $end
$var wire 1 u% addr [6] $end
$var wire 1 v% addr [5] $end
$var wire 1 w% addr [4] $end
$var wire 1 x% addr [3] $end
$var wire 1 y% addr [2] $end
$var wire 1 z% addr [1] $end
$var wire 1 {% addr [0] $end
$var wire 1 |% wdata [31] $end
$var wire 1 }% wdata [30] $end
$var wire 1 ~% wdata [29] $end
$var wire 1 !& wdata [28] $end
$var wire 1 "& wdata [27] $end
$var wire 1 #& wdata [26] $end
$var wire 1 $& wdata [25] $end
$var wire 1 %& wdata [24] $end
$var wire 1 && wdata [23] $end
$var wire 1 '& wdata [22] $end
$var wire 1 (& wdata [21] $end
$var wire 1 )& wdata [20] $end
$var wire 1 *& wdata [19] $end
$var wire 1 +& wdata [18] $end
$var wire 1 ,& wdata [17] $end
$var wire 1 -& wdata [16] $end
$var wire 1 .& wdata [15] $end
$var wire 1 /& wdata [14] $end
$var wire 1 0& wdata [13] $end
$var wire 1 1& wdata [12] $end
$var wire 1 2& wdata [11] $end
$var wire 1 3& wdata [10] $end
$var wire 1 4& wdata [9] $end
$var wire 1 5& wdata [8] $end
$var wire 1 6& wdata [7] $end
$var wire 1 7& wdata [6] $end
$var wire 1 8& wdata [5] $end
$var wire 1 9& wdata [4] $end
$var wire 1 :& wdata [3] $end
$var wire 1 ;& wdata [2] $end
$var wire 1 <& wdata [1] $end
$var wire 1 =& wdata [0] $end
$var wire 1 >& pc [31] $end
$var wire 1 ?& pc [30] $end
$var wire 1 @& pc [29] $end
$var wire 1 A& pc [28] $end
$var wire 1 B& pc [27] $end
$var wire 1 C& pc [26] $end
$var wire 1 D& pc [25] $end
$var wire 1 E& pc [24] $end
$var wire 1 F& pc [23] $end
$var wire 1 G& pc [22] $end
$var wire 1 H& pc [21] $end
$var wire 1 I& pc [20] $end
$var wire 1 J& pc [19] $end
$var wire 1 K& pc [18] $end
$var wire 1 L& pc [17] $end
$var wire 1 M& pc [16] $end
$var wire 1 N& pc [15] $end
$var wire 1 O& pc [14] $end
$var wire 1 P& pc [13] $end
$var wire 1 Q& pc [12] $end
$var wire 1 R& pc [11] $end
$var wire 1 S& pc [10] $end
$var wire 1 T& pc [9] $end
$var wire 1 U& pc [8] $end
$var wire 1 V& pc [7] $end
$var wire 1 W& pc [6] $end
$var wire 1 X& pc [5] $end
$var wire 1 Y& pc [4] $end
$var wire 1 Z& pc [3] $end
$var wire 1 [& pc [2] $end
$var wire 1 \& pc [1] $end
$var wire 1 ]& pc [0] $end
$var wire 1 ^& csr_rd $end
$var wire 1 _& csr_wr $end
$var wire 1 `& inst [31] $end
$var wire 1 a& inst [30] $end
$var wire 1 b& inst [29] $end
$var wire 1 c& inst [28] $end
$var wire 1 d& inst [27] $end
$var wire 1 e& inst [26] $end
$var wire 1 f& inst [25] $end
$var wire 1 g& inst [24] $end
$var wire 1 h& inst [23] $end
$var wire 1 i& inst [22] $end
$var wire 1 j& inst [21] $end
$var wire 1 k& inst [20] $end
$var wire 1 l& inst [19] $end
$var wire 1 m& inst [18] $end
$var wire 1 n& inst [17] $end
$var wire 1 o& inst [16] $end
$var wire 1 p& inst [15] $end
$var wire 1 q& inst [14] $end
$var wire 1 r& inst [13] $end
$var wire 1 s& inst [12] $end
$var wire 1 t& inst [11] $end
$var wire 1 u& inst [10] $end
$var wire 1 v& inst [9] $end
$var wire 1 w& inst [8] $end
$var wire 1 x& inst [7] $end
$var wire 1 y& inst [6] $end
$var wire 1 z& inst [5] $end
$var wire 1 {& inst [4] $end
$var wire 1 |& inst [3] $end
$var wire 1 }& inst [2] $end
$var wire 1 ~& inst [1] $end
$var wire 1 !' inst [0] $end
$var reg 32 "' rdata [31:0] $end
$upscope $end

$scope module interupt_i $end
$var wire 1 #' is_mret $end
$var wire 1 # tm_interupt $end
$var reg 32 $' epc [31:0] $end
$var reg 1 %' epc_taken $end
$var reg 1 &' excep $end
$var reg 32 '' mcause [31:0] $end
$var reg 32 (' mtvec [31:0] $end
$upscope $end

$scope module hazard_unit_i $end
$var wire 1 Z rf_en_dm $end
$var wire 1 )' rs1 [4] $end
$var wire 1 *' rs1 [3] $end
$var wire 1 +' rs1 [2] $end
$var wire 1 ,' rs1 [1] $end
$var wire 1 -' rs1 [0] $end
$var wire 1 .' rs2 [4] $end
$var wire 1 /' rs2 [3] $end
$var wire 1 0' rs2 [2] $end
$var wire 1 1' rs2 [1] $end
$var wire 1 2' rs2 [0] $end
$var wire 1 3' rd_dm [31] $end
$var wire 1 4' rd_dm [30] $end
$var wire 1 5' rd_dm [29] $end
$var wire 1 6' rd_dm [28] $end
$var wire 1 7' rd_dm [27] $end
$var wire 1 8' rd_dm [26] $end
$var wire 1 9' rd_dm [25] $end
$var wire 1 :' rd_dm [24] $end
$var wire 1 ;' rd_dm [23] $end
$var wire 1 <' rd_dm [22] $end
$var wire 1 =' rd_dm [21] $end
$var wire 1 >' rd_dm [20] $end
$var wire 1 ?' rd_dm [19] $end
$var wire 1 @' rd_dm [18] $end
$var wire 1 A' rd_dm [17] $end
$var wire 1 B' rd_dm [16] $end
$var wire 1 C' rd_dm [15] $end
$var wire 1 D' rd_dm [14] $end
$var wire 1 E' rd_dm [13] $end
$var wire 1 F' rd_dm [12] $end
$var wire 1 G' rd_dm [11] $end
$var wire 1 H' rd_dm [10] $end
$var wire 1 I' rd_dm [9] $end
$var wire 1 J' rd_dm [8] $end
$var wire 1 K' rd_dm [7] $end
$var wire 1 L' rd_dm [6] $end
$var wire 1 M' rd_dm [5] $end
$var wire 1 N' rd_dm [4] $end
$var wire 1 O' rd_dm [3] $end
$var wire 1 P' rd_dm [2] $end
$var wire 1 Q' rd_dm [1] $end
$var wire 1 R' rd_dm [0] $end
$var reg 2 S' forward_a [1:0] $end
$var reg 2 T' forward_b [1:0] $end
$var wire 1 U' rd_DE [31] $end
$var wire 1 V' rd_DE [30] $end
$var wire 1 W' rd_DE [29] $end
$var wire 1 X' rd_DE [28] $end
$var wire 1 Y' rd_DE [27] $end
$var wire 1 Z' rd_DE [26] $end
$var wire 1 [' rd_DE [25] $end
$var wire 1 \' rd_DE [24] $end
$var wire 1 ]' rd_DE [23] $end
$var wire 1 ^' rd_DE [22] $end
$var wire 1 _' rd_DE [21] $end
$var wire 1 `' rd_DE [20] $end
$var wire 1 a' rd_DE [19] $end
$var wire 1 b' rd_DE [18] $end
$var wire 1 c' rd_DE [17] $end
$var wire 1 d' rd_DE [16] $end
$var wire 1 e' rd_DE [15] $end
$var wire 1 f' rd_DE [14] $end
$var wire 1 g' rd_DE [13] $end
$var wire 1 h' rd_DE [12] $end
$var wire 1 i' rd_DE [11] $end
$var wire 1 j' rd_DE [10] $end
$var wire 1 k' rd_DE [9] $end
$var wire 1 l' rd_DE [8] $end
$var wire 1 m' rd_DE [7] $end
$var wire 1 n' rd_DE [6] $end
$var wire 1 o' rd_DE [5] $end
$var wire 1 p' rd_DE [4] $end
$var wire 1 q' rd_DE [3] $end
$var wire 1 r' rd_DE [2] $end
$var wire 1 s' rd_DE [1] $end
$var wire 1 t' rd_DE [0] $end
$var wire 1 u' sel_wb_DE [1] $end
$var wire 1 v' sel_wb_DE [0] $end
$var reg 1 w' stall_if $end
$var reg 1 x' flush_DE $end
$var wire 1 [ br_taken $end
$var reg 1 y' stall_lw $end
$var wire 1 z' stall_IF $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0%
0&
0'
x(
b0 )
b0 *
bx +
bx ,
bx -
bx .
bx /
bx 0
bx 1
bx 2
bx 3
b0 4
bx 5
bx 6
bx 7
bx 8
bx 9
b0 :
bx ;
bx <
bx =
bx >
0?
0@
0A
bx B
xC
0D
0E
b0 F
bx G
xH
0I
0J
bx K
bx L
bx M
bx N
bx O
bx P
bx Q
b0 R
b0 S
bx T
bx U
bx V
bx W
bx X
bx Y
bx |
bx ?!
bx `!
bx a!
bx b!
bx c!
bx d!
bx e!
bx 8"
bx 9"
bx ]"
bx ^"
bx0 _"
bx000000000000 `"
b0xxxxxxxxxxxxxxxxxxxxxxx0 a"
bx b"
x%#
x&#
x'#
0:#
0;#
0<#
0=#
0>#
0?#
bx @#
bx A#
bx B#
b0 C#
b0 D#
0E#
0F#
xG#
b0 .$
x/$
0s$
bx [%
b0 "'
bx $'
0%'
0&'
b0 ''
b0 ('
b0 S'
b0 T'
xw'
xx'
0y'
zZ
z[
0z'
x#
1"
0!
xv'
xu'
xt'
xs'
xr'
xq'
xp'
xo'
xn'
xm'
xl'
xk'
xj'
xi'
xh'
xg'
xf'
xe'
xd'
xc'
xb'
xa'
x`'
x_'
x^'
x]'
x\'
x['
xZ'
xY'
xX'
xW'
xV'
xU'
xR'
xQ'
xP'
xO'
xN'
xM'
xL'
xK'
xJ'
xI'
xH'
xG'
xF'
xE'
xD'
xC'
xB'
xA'
x@'
x?'
x>'
x='
x<'
x;'
x:'
x9'
x8'
x7'
x6'
x5'
x4'
x3'
x2'
x1'
x0'
x/'
x.'
x-'
x,'
x+'
x*'
x)'
x#'
x!'
x~&
x}&
x|&
x{&
xz&
xy&
xx&
xw&
xv&
xu&
xt&
xs&
xr&
xq&
xp&
xo&
xn&
xm&
xl&
xk&
xj&
xi&
xh&
xg&
xf&
xe&
xd&
xc&
xb&
xa&
x`&
0_&
0^&
x]&
x\&
x[&
xZ&
xY&
xX&
xW&
xV&
xU&
xT&
xS&
xR&
xQ&
xP&
xO&
xN&
xM&
xL&
xK&
xJ&
xI&
xH&
xG&
xF&
xE&
xD&
xC&
xB&
xA&
x@&
x?&
x>&
x=&
x<&
x;&
x:&
x9&
x8&
x7&
x6&
x5&
x4&
x3&
x2&
x1&
x0&
x/&
x.&
x-&
x,&
x+&
x*&
x)&
x(&
x'&
x&&
x%&
x$&
x#&
x"&
x!&
x~%
x}%
x|%
0{%
0z%
0y%
0x%
0w%
0v%
0u%
0t%
0s%
0r%
0q%
0p%
0o%
0n%
0m%
0l%
0k%
0j%
0i%
0h%
0g%
0f%
0e%
0d%
0c%
0b%
0a%
0`%
0_%
0^%
0]%
0\%
xZ%
xY%
xX%
xW%
xV%
xU%
xT%
xS%
xR%
xQ%
xP%
xO%
xN%
xM%
xL%
xK%
xJ%
xI%
xH%
xG%
xF%
xE%
xD%
xC%
xB%
xA%
x@%
x?%
x>%
x=%
x<%
x;%
0:%
09%
08%
07%
06%
05%
04%
03%
02%
01%
00%
0/%
0.%
0-%
0,%
0+%
0*%
0)%
0(%
0'%
0&%
0%%
0$%
0#%
0"%
0!%
0~$
0}$
0|$
0{$
0z$
0y$
xx$
xw$
xv$
0u$
0t$
xr$
xq$
xp$
xo$
xn$
xm$
xl$
xk$
xj$
xi$
xh$
xg$
xf$
xe$
xd$
xc$
xb$
xa$
x`$
x_$
x^$
x]$
x\$
x[$
xZ$
xY$
xX$
xW$
xV$
xU$
xT$
xS$
xR$
xQ$
xP$
xO$
xN$
xM$
xL$
xK$
xJ$
xI$
xH$
xG$
xF$
xE$
xD$
xC$
xB$
xA$
x@$
x?$
x>$
x=$
x<$
x;$
x:$
x9$
x8$
x7$
x6$
x5$
x4$
x3$
x2$
x1$
x0$
x-$
x,$
x+$
x*$
x)$
x($
x'$
x&$
x%$
x$$
x#$
x"$
x!$
x~#
x}#
x|#
x{#
xz#
xy#
xx#
xw#
xv#
xu#
xt#
xs#
xr#
xq#
xp#
xo#
xn#
xm#
xl#
xk#
xj#
xi#
xh#
xg#
xf#
xe#
xd#
xc#
xb#
xa#
x`#
x_#
x^#
x]#
x\#
x[#
xZ#
xY#
xX#
xW#
xV#
xU#
xT#
xS#
xR#
xQ#
xP#
xO#
xN#
xM#
xL#
xK#
xJ#
xI#
xH#
x9#
x8#
x7#
x6#
x5#
x4#
x3#
x2#
x1#
x0#
x/#
x.#
x-#
x,#
x+#
x*#
x)#
0(#
0\"
0["
0Z"
xY"
xX"
xW"
xV"
xU"
xT"
xS"
xR"
xQ"
xP"
xO"
xN"
xM"
xL"
xK"
xJ"
xI"
xH"
xG"
xF"
xE"
xD"
xC"
xB"
xA"
x@"
x?"
x>"
x="
x<"
x;"
x:"
07"
06"
05"
04"
03"
02"
01"
00"
0/"
0."
0-"
0,"
0+"
0*"
0)"
0("
0'"
0&"
0%"
0$"
0#"
0""
0!"
0~!
0}!
0|!
0{!
0z!
0y!
0x!
0w!
0v!
xu!
xt!
xs!
xr!
xq!
xp!
xo!
xn!
xm!
xl!
xk!
xj!
xi!
xh!
xg!
0f!
x_!
x^!
x]!
x\!
x[!
xZ!
xY!
xX!
xW!
xV!
xU!
xT!
xS!
xR!
xQ!
xP!
xO!
xN!
xM!
xL!
xK!
xJ!
xI!
xH!
xG!
xF!
xE!
xD!
xC!
xB!
xA!
x@!
x>!
x=!
x<!
x;!
x:!
x9!
x8!
x7!
x6!
x5!
x4!
x3!
x2!
x1!
x0!
x/!
x.!
x-!
x,!
x+!
x*!
x)!
x(!
x'!
x&!
x%!
x$!
x#!
x"!
x!!
x~
x}
x{
xz
xy
xx
xw
xv
xu
xt
xs
xr
xq
xp
xo
xn
xm
xl
xk
xj
xi
xh
xg
xf
xe
xd
xc
xb
xa
x`
x_
x^
x]
x\
z$#
z##
z"#
z!#
z~"
z}"
z|"
z{"
zz"
zy"
zx"
zw"
zv"
zu"
zt"
zs"
zr"
zq"
zp"
zo"
zn"
zm"
zl"
zk"
zj"
zi"
zh"
zg"
zf"
ze"
zd"
zc"
$end
#5
1!
b0 |
b0 U
b0 W
b0 +
0]&
0\&
0[&
0Z&
0Y&
0X&
0W&
0V&
0U&
0T&
0S&
0R&
0Q&
0P&
0O&
0N&
0M&
0L&
0K&
0J&
0I&
0H&
0G&
0F&
0E&
0D&
0C&
0B&
0A&
0@&
0?&
0>&
0>!
0=!
0<!
0;!
0:!
09!
08!
07!
06!
05!
04!
03!
02!
01!
00!
0/!
0.!
0-!
0,!
0+!
0*!
0)!
0(!
0'!
0&!
0%!
0$!
0#!
0"!
0!!
0~
0}
b11 ?!
b100 ;
b11 ,
0{
0z
1y
0x
0w
0v
0u
0t
0s
0r
0q
0p
0o
0n
0m
0l
0k
0j
0i
0h
0g
0f
0e
0d
0c
0b
0a
0`
0_
0^
0]
0\
1!'
1~&
0}&
0|&
0{&
0z&
0y&
0x&
0w&
0v&
0u&
0t&
0s&
0r&
0q&
0p&
0o&
0n&
0m&
0l&
0k&
0j&
0i&
0h&
0g&
0f&
0e&
0d&
0c&
0b&
0a&
0`&
1_!
1^!
0]!
0\!
0[!
0Z!
0Y!
0X!
0W!
0V!
0U!
0T!
0S!
0R!
0Q!
0P!
0O!
0N!
0M!
0L!
0K!
0J!
0I!
0H!
0G!
0F!
0E!
0D!
0C!
0B!
0A!
0@!
b0 e!
b0 b!
b0 a!
b0 d!
b0 `!
b11 c!
b11 0
b0 /
b0 1
b0 .
b0 -
b0 2
0u!
0t!
0s!
0r!
0q!
06#
05#
04#
03#
02#
01#
00#
02'
01'
00'
0/'
0.'
0k!
0j!
0i!
0h!
0g!
0-'
0,'
0+'
0*'
0)'
0p!
0o!
0n!
0m!
0l!
09#
08#
07#
1/#
1.#
0-#
0,#
0+#
0*#
0)#
1Y"
1X"
0W"
0V"
0U"
0T"
0S"
0R"
0Q"
0P"
0O"
0N"
0M"
0L"
0K"
0J"
0I"
0H"
0G"
0F"
0E"
0D"
0C"
0B"
0A"
0@"
0?"
0>"
0="
0<"
0;"
0:"
b0 ^"
b0 `"
b0 _"
b0 a"
b0 b"
b0 8"
b0 9"
1:#
1;#
1>#
b1 C#
b0 @#
b0 B#
b0 B
b0 8
b1 )
1'
1@
1$
b0 7
b0 6
b0 <
1f!
0=&
0<&
0;&
0:&
09&
08&
07&
06&
05&
04&
03&
02&
01&
00&
0/&
0.&
0-&
0,&
0+&
0*&
0)&
0(&
0'&
0&&
0%&
0$&
0#&
0"&
0!&
0~%
0}%
0|%
0Z%
0Y%
0X%
0W%
0V%
0U%
0T%
0S%
0R%
0Q%
0P%
0O%
0N%
0M%
0L%
0K%
0J%
0I%
0H%
0G%
0F%
0E%
0D%
0C%
0B%
0A%
0@%
0?%
0>%
0=%
0<%
0;%
1t$
0R$
0Q$
0P$
0O$
0N$
0M$
0L$
0K$
0J$
0I$
0H$
0G$
0F$
0E$
0D$
0C$
0B$
0A$
0@$
0?$
0>$
0=$
0<$
0;$
0:$
09$
08$
07$
06$
05$
04$
03$
0k#
0j#
0i#
0h#
0g#
0f#
0e#
0d#
0c#
0b#
0a#
0`#
0_#
0^#
0]#
0\#
0[#
0Z#
0Y#
0X#
0W#
0V#
0U#
0T#
0S#
0R#
0Q#
0P#
0O#
0N#
0M#
0L#
0K#
0J#
0I#
0H#
0x$
0w$
0v$
bx .$
bx 4
b0 ]"
b0 9
bx :
x7"
x6"
x5"
x4"
x3"
x2"
x1"
x0"
x/"
x."
x-"
x,"
x+"
x*"
x)"
x("
x'"
x&"
x%"
x$"
x#"
x""
x!"
x~!
x}!
x|!
x{!
xz!
xy!
xx!
xw!
xv!
b0 =
0r$
0q$
0p$
0o$
0n$
0m$
0l$
0k$
0j$
0i$
0h$
0g$
0f$
0e$
0d$
0c$
0b$
0a$
0`$
0_$
0^$
0]$
0\$
0[$
0Z$
0Y$
0X$
0W$
0V$
0U$
0T$
0S$
0-$
0,$
0+$
0*$
0)$
0($
0'$
0&$
0%$
0$$
0#$
0"$
0!$
0~#
0}#
0|#
0{#
0z#
0y#
0x#
0w#
0v#
0u#
0t#
0s#
0r#
0q#
0p#
0o#
0n#
0m#
0l#
x{%
xz%
xy%
xx%
xw%
xv%
xu%
xt%
xs%
xr%
xq%
xp%
xo%
xn%
xm%
xl%
xk%
xj%
xi%
xh%
xg%
xf%
xe%
xd%
xc%
xb%
xa%
x`%
x_%
x^%
x]%
x\%
x:%
x9%
x8%
x7%
x6%
x5%
x4%
x3%
x2%
x1%
x0%
x/%
x.%
x-%
x,%
x+%
x*%
x)%
x(%
x'%
x&%
x%%
x$%
x#%
x"%
x!%
x~$
x}$
x|$
x{$
xz$
xy$
b0 .$
b0 :
0{%
0z%
0y%
0x%
0w%
0v%
0u%
0t%
0s%
0r%
0q%
0p%
0o%
0n%
0m%
0l%
0k%
0j%
0i%
0h%
0g%
0f%
0e%
0d%
0c%
0b%
0a%
0`%
0_%
0^%
0]%
0\%
0:%
09%
08%
07%
06%
05%
04%
03%
02%
01%
00%
0/%
0.%
0-%
0,%
0+%
0*%
0)%
0(%
0'%
0&%
0%%
0$%
0#%
0"%
0!%
0~$
0}$
0|$
0{$
0z$
0y$
b0 [%
bx [%
b0 [%
b0 5
b0 4
07"
06"
05"
04"
03"
02"
01"
00"
0/"
0."
0-"
0,"
0+"
0*"
0)"
0("
0'"
0&"
0%"
0$"
0#"
0""
0!"
0~!
0}!
0|!
0{!
0z!
0y!
0x!
0w!
0v!
#10
0"
0!
#15
1#
1!
1&'
1J
b100 |
b100 +
1[&
1<!
b0 ?!
b1000 ;
b0 ,
0y
1x
0!'
0~&
0_!
0^!
b0 c!
b0 0
0/#
0.#
0Y"
0X"
0:#
0;#
0>#
b0 C#
b0 )
0'
0@
0$
0f!
0t$
#20
0#
0!
#25
1!
b1000 |
b1000 +
0[&
1Z&
0<!
1;!
b100 ?!
b1100 ;
b100 ,
1y
1}&
1]!
b100 c!
b100 0
1-#
1W"
#30
0!
#35
1!
b1100 |
b1100 +
1[&
1<!
b10 ?!
b10000 ;
b10 ,
0y
0x
1w
1~&
0}&
1^!
0]!
b10 c!
b10 0
1.#
0-#
1X"
0W"
#40
0!
#45
1!
b10000 |
b10000 +
0[&
0Z&
1Y&
0<!
0;!
1:!
b0 ?!
b10100 ;
b0 ,
1y
0~&
0^!
b0 c!
b0 0
0.#
0X"
#50
0!
#55
1!
b10100 |
b10100 +
1[&
1<!
b1 ?!
b11000 ;
b1 ,
0y
1x
1!'
1_!
b1 c!
b1 0
1/#
1Y"
#60
0!
#65
1!
b11000 |
b11000 +
0[&
1Z&
0<!
1;!
b1110011 ?!
b11100 ;
b1110011 ,
1y
1~&
1{&
1z&
1y&
1^!
1[!
1Z!
1Y!
b1110011 c!
b1110011 0
1.#
1+#
1*#
1)#
1X"
1U"
1T"
1S"
1:#
1>#
b11 C#
1E#
1F#
0G#
b1010 @#
b1010 8
0H
1E
1D
b11 )
1'
1$
1_&
1f!
1J#
1H#
0#'
1^&
#70
0!
#75
1!
b11100 |
b11100 +
1[&
1<!
bx ?!
b100000 ;
bx ,
0y
0x
0w
1v
x!'
x~&
x}&
x|&
x{&
xz&
xy&
xx&
xw&
xv&
xu&
xt&
xs&
xr&
xq&
xp&
xo&
xn&
xm&
xl&
xk&
xj&
xi&
xh&
xg&
xf&
xe&
xd&
xc&
xb&
xa&
x`&
x_!
x^!
x]!
x\!
x[!
xZ!
xY!
xX!
xW!
xV!
xU!
xT!
xS!
xR!
xQ!
xP!
xO!
xN!
xM!
xL!
xK!
xJ!
xI!
xH!
xG!
xF!
xE!
xD!
xC!
xB!
xA!
x@!
bx e!
bx b!
bx a!
bx d!
bx `!
bx c!
bx 0
bx /
bx 1
bx .
bx -
bx 2
xu!
xt!
xs!
xr!
xq!
x6#
x5#
x4#
x3#
x2#
x1#
x0#
x2'
x1'
x0'
x/'
x.'
xk!
xj!
xi!
xh!
xg!
x-'
x,'
x+'
x*'
x)'
xp!
xo!
xn!
xm!
xl!
x9#
x8#
x7#
x/#
x.#
x-#
x,#
x+#
x*#
x)#
xY"
xX"
xW"
xV"
xU"
xT"
xS"
xR"
xQ"
xP"
xO"
xN"
xM"
xL"
xK"
xJ"
xI"
xH"
xG"
xF"
xE"
xD"
xC"
xB"
xA"
x@"
x?"
x>"
x="
x<"
x;"
x:"
bx ^"
bx `"
bx000000000000 `"
bx0 _"
b0xxxxxxxxxxxxxxxxxxxxxxx0 a"
bx b"
bx 8"
bx 9"
0:#
0>#
b0 C#
0E#
0F#
0E
0D
b0 )
0'
0$
bx 7
bx 6
bx <
bx =
0_&
0f!
x=&
x<&
x;&
x:&
x9&
x8&
x7&
x6&
x5&
x4&
x3&
x2&
x1&
x0&
x/&
x.&
x-&
x,&
x+&
x*&
x)&
x(&
x'&
x&&
x%&
x$&
x#&
x"&
x!&
x~%
x}%
x|%
xZ%
xY%
xX%
xW%
xV%
xU%
xT%
xS%
xR%
xQ%
xP%
xO%
xN%
xM%
xL%
xK%
xJ%
xI%
xH%
xG%
xF%
xE%
xD%
xC%
xB%
xA%
x@%
x?%
x>%
x=%
x<%
x;%
0^&
xr$
xq$
xp$
xo$
xn$
xm$
xl$
xk$
xj$
xi$
xh$
xg$
xf$
xe$
xd$
xc$
xb$
xa$
x`$
x_$
x^$
x]$
x\$
x[$
xZ$
xY$
xX$
xW$
xV$
xU$
xT$
xS$
x-$
x,$
x+$
x*$
x)$
x($
x'$
x&$
x%$
x$$
x#$
x"$
x!$
x~#
x}#
x|#
x{#
xz#
xy#
xx#
xw#
xv#
xu#
xt#
xs#
xr#
xq#
xp#
xo#
xn#
xm#
xl#
xR$
xQ$
xP$
xO$
xN$
xM$
xL$
xK$
xJ$
xI$
xH$
xG$
xF$
xE$
xD$
xC$
xB$
xA$
x@$
x?$
x>$
x=$
x<$
x;$
x:$
x9$
x8$
x7$
x6$
x5$
x4$
x3$
xk#
xj#
xi#
xh#
xg#
xf#
xe#
xd#
xc#
xb#
xa#
x`#
x_#
x^#
x]#
x\#
x[#
xZ#
xY#
xX#
xW#
xV#
xU#
xT#
xS#
xR#
xQ#
xP#
xO#
xN#
xM#
xL#
bx .$
bx ]"
bx 9
bx :
x{%
xz%
xy%
xx%
xw%
xv%
xu%
xt%
xs%
xr%
xq%
xp%
xo%
xn%
xm%
xl%
xk%
xj%
xi%
xh%
xg%
xf%
xe%
xd%
xc%
xb%
xa%
x`%
x_%
x^%
x]%
x\%
x:%
x9%
x8%
x7%
x6%
x5%
x4%
x3%
x2%
x1%
x0%
x/%
x.%
x-%
x,%
x+%
x*%
x)%
x(%
x'%
x&%
x%%
x$%
x#%
x"%
x!%
x~$
x}$
x|$
x{$
xz$
xy$
bx 4
x7"
x6"
x5"
x4"
x3"
x2"
x1"
x0"
x/"
x."
x-"
x,"
x+"
x*"
x)"
x("
x'"
x&"
x%"
x$"
x#"
x""
x!"
x~!
x}!
x|!
x{!
xz!
xy!
xx!
xw!
xv!
#80
0!
#85
1!
b100000 |
b100000 +
0[&
0Z&
0Y&
1X&
0<!
0;!
0:!
19!
b100100 ;
1y
#90
0!
#95
1!
b100100 |
b100100 +
1[&
1<!
b101000 ;
0y
1x
#100
0!
#105
1!
b101000 |
b101000 +
0[&
1Z&
0<!
1;!
b101100 ;
1y
#110
0!
#115
1!
b101100 |
b101100 +
1[&
1<!
b110000 ;
0y
0x
1w
#120
0!
#125
1!
b110000 |
b110000 +
0[&
0Z&
1Y&
0<!
0;!
1:!
b110100 ;
1y
#130
0!
#135
1!
b110100 |
b110100 +
1[&
1<!
b111000 ;
0y
1x
#140
0!
#145
1!
b111000 |
b111000 +
0[&
1Z&
0<!
1;!
b111100 ;
1y
#150
0!
#155
1!
b111100 |
b111100 +
1[&
1<!
b1000000 ;
0y
0x
0w
0v
1u
#160
0!
#165
1!
b1000000 |
b1000000 +
0[&
0Z&
0Y&
0X&
1W&
0<!
0;!
0:!
09!
18!
b1000100 ;
1y
#170
0!
#175
1!
b1000100 |
b1000100 +
1[&
1<!
b1001000 ;
0y
1x
#180
0!
#185
1!
b1001000 |
b1001000 +
0[&
1Z&
0<!
1;!
b1001100 ;
1y
#190
0!
#195
1!
b1001100 |
b1001100 +
1[&
1<!
b1010000 ;
0y
0x
1w
#200
0!
#205
1!
b1010000 |
b1010000 +
0[&
0Z&
1Y&
0<!
0;!
1:!
b1010100 ;
1y
#210
0!
#215
1!
b1010100 |
b1010100 +
1[&
1<!
b1011000 ;
0y
1x
#220
0!
#225
1!
b1011000 |
b1011000 +
0[&
1Z&
0<!
1;!
b1011100 ;
1y
#230
0!
#235
1!
b1011100 |
b1011100 +
1[&
1<!
b1100000 ;
0y
0x
0w
1v
#240
0!
#245
1!
b1100000 |
b1100000 +
0[&
0Z&
0Y&
1X&
0<!
0;!
0:!
19!
b1100100 ;
1y
#250
0!
#255
1!
b1100100 |
b1100100 +
1[&
1<!
b1101000 ;
0y
1x
#260
0!
#265
1!
b1101000 |
b1101000 +
0[&
1Z&
0<!
1;!
b1101100 ;
1y
#270
0!
#275
1!
b1101100 |
b1101100 +
1[&
1<!
b1110000 ;
0y
0x
1w
#280
0!
#285
1!
b1110000 |
b1110000 +
0[&
0Z&
1Y&
0<!
0;!
1:!
b1110100 ;
1y
#290
0!
#295
1!
b1110100 |
b1110100 +
1[&
1<!
b1111000 ;
0y
1x
#300
0!
#305
1!
b1111000 |
b1111000 +
0[&
1Z&
0<!
1;!
b1111100 ;
1y
#310
0!
#315
1!
b1111100 |
b1111100 +
1[&
1<!
b10000000 ;
0y
0x
0w
0v
0u
1t
#320
0!
#325
1!
b10000000 |
b10000000 +
0[&
0Z&
0Y&
0X&
0W&
1V&
0<!
0;!
0:!
09!
08!
17!
b10000100 ;
1y
#330
0!
#335
1!
b10000100 |
b10000100 +
1[&
1<!
b10001000 ;
0y
1x
#340
0!
#345
1!
b10001000 |
b10001000 +
0[&
1Z&
0<!
1;!
b10001100 ;
1y
#350
0!
#355
1!
b10001100 |
b10001100 +
1[&
1<!
b10010000 ;
0y
0x
1w
#360
0!
#365
1!
b10010000 |
b10010000 +
0[&
0Z&
1Y&
0<!
0;!
1:!
b10010100 ;
1y
#370
0!
#375
1!
b10010100 |
b10010100 +
1[&
1<!
b10011000 ;
0y
1x
#380
0!
#385
1!
b10011000 |
b10011000 +
0[&
1Z&
0<!
1;!
b10011100 ;
1y
#390
0!
#395
1!
b10011100 |
b10011100 +
1[&
1<!
b10100000 ;
0y
0x
0w
1v
#400
0!
#405
1!
b10100000 |
b10100000 +
0[&
0Z&
0Y&
1X&
0<!
0;!
0:!
19!
b10100100 ;
1y
#410
0!
#415
1!
b10100100 |
b10100100 +
1[&
1<!
b10101000 ;
0y
1x
#420
0!
#425
1!
b10101000 |
b10101000 +
0[&
1Z&
0<!
1;!
b10101100 ;
1y
#430
0!
#435
1!
b10101100 |
b10101100 +
1[&
1<!
b10110000 ;
0y
0x
1w
#440
0!
#445
1!
b10110000 |
b10110000 +
0[&
0Z&
1Y&
0<!
0;!
1:!
b10110100 ;
1y
#450
0!
#455
1!
b10110100 |
b10110100 +
1[&
1<!
b10111000 ;
0y
1x
#460
0!
#465
1!
b10111000 |
b10111000 +
0[&
1Z&
0<!
1;!
b10111100 ;
1y
#470
0!
#475
1!
b10111100 |
b10111100 +
1[&
1<!
b11000000 ;
0y
0x
0w
0v
1u
#480
0!
#485
1!
b11000000 |
b11000000 +
0[&
0Z&
0Y&
0X&
1W&
0<!
0;!
0:!
09!
18!
b11000100 ;
1y
#490
0!
#495
1!
b11000100 |
b11000100 +
1[&
1<!
b11001000 ;
0y
1x
#500
0!
#505
1!
b11001000 |
b11001000 +
0[&
1Z&
0<!
1;!
b11001100 ;
1y
#510
0!
#515
1!
b11001100 |
b11001100 +
1[&
1<!
b11010000 ;
0y
0x
1w
#520
0!
#525
1!
b11010000 |
b11010000 +
0[&
0Z&
1Y&
0<!
0;!
1:!
b11010100 ;
1y
#530
0!
#535
1!
b11010100 |
b11010100 +
1[&
1<!
b11011000 ;
0y
1x
#540
0!
#545
1!
b11011000 |
b11011000 +
0[&
1Z&
0<!
1;!
b11011100 ;
1y
#550
0!
#555
1!
b11011100 |
b11011100 +
1[&
1<!
b11100000 ;
0y
0x
0w
1v
#560
0!
#565
1!
b11100000 |
b11100000 +
0[&
0Z&
0Y&
1X&
0<!
0;!
0:!
19!
b11100100 ;
1y
#570
0!
#575
1!
b11100100 |
b11100100 +
1[&
1<!
b11101000 ;
0y
1x
#580
0!
#585
1!
b11101000 |
b11101000 +
0[&
1Z&
0<!
1;!
b11101100 ;
1y
#590
0!
#595
1!
b11101100 |
b11101100 +
1[&
1<!
b11110000 ;
0y
0x
1w
#600
0!
#605
1!
b11110000 |
b11110000 +
0[&
0Z&
1Y&
0<!
0;!
1:!
b11110100 ;
1y
#610
0!
#615
1!
b11110100 |
b11110100 +
1[&
1<!
b11111000 ;
0y
1x
#620
0!
#625
1!
b11111000 |
b11111000 +
0[&
1Z&
0<!
1;!
b11111100 ;
1y
#630
0!
#635
1!
b11111100 |
b11111100 +
1[&
1<!
b100000000 ;
0y
0x
0w
0v
0u
0t
1s
#640
0!
#645
1!
b100000000 |
b100000000 +
0[&
0Z&
0Y&
0X&
0W&
0V&
1U&
0<!
0;!
0:!
09!
08!
07!
16!
b100000100 ;
1y
#650
0!
#655
1!
b100000100 |
b100000100 +
1[&
1<!
b100001000 ;
0y
1x
#660
0!
#665
1!
b100001000 |
b100001000 +
0[&
1Z&
0<!
1;!
b100001100 ;
1y
#670
0!
#675
1!
b100001100 |
b100001100 +
1[&
1<!
b100010000 ;
0y
0x
1w
#680
0!
#685
1!
b100010000 |
b100010000 +
0[&
0Z&
1Y&
0<!
0;!
1:!
b100010100 ;
1y
#690
0!
#695
1!
b100010100 |
b100010100 +
1[&
1<!
b100011000 ;
0y
1x
#700
0!
#705
1!
b100011000 |
b100011000 +
0[&
1Z&
0<!
1;!
b100011100 ;
1y
#710
0!
#715
1!
b100011100 |
b100011100 +
1[&
1<!
b100100000 ;
0y
0x
0w
1v
#720
0!
#725
1!
b100100000 |
b100100000 +
0[&
0Z&
0Y&
1X&
0<!
0;!
0:!
19!
b100100100 ;
1y
#730
0!
#735
1!
b100100100 |
b100100100 +
1[&
1<!
b100101000 ;
0y
1x
#740
0!
#745
1!
b100101000 |
b100101000 +
0[&
1Z&
0<!
1;!
b100101100 ;
1y
#750
0!
#755
1!
b100101100 |
b100101100 +
1[&
1<!
b100110000 ;
0y
0x
1w
#760
0!
#765
1!
b100110000 |
b100110000 +
0[&
0Z&
1Y&
0<!
0;!
1:!
b100110100 ;
1y
#770
0!
#775
1!
b100110100 |
b100110100 +
1[&
1<!
b100111000 ;
0y
1x
#780
0!
#785
1!
b100111000 |
b100111000 +
0[&
1Z&
0<!
1;!
b100111100 ;
1y
#790
0!
#795
1!
b100111100 |
b100111100 +
1[&
1<!
b101000000 ;
0y
0x
0w
0v
1u
#800
0!
#805
1!
b101000000 |
b101000000 +
0[&
0Z&
0Y&
0X&
1W&
0<!
0;!
0:!
09!
18!
b101000100 ;
1y
#810
0!
#815
1!
b101000100 |
b101000100 +
1[&
1<!
b101001000 ;
0y
1x
#820
0!
#825
1!
b101001000 |
b101001000 +
0[&
1Z&
0<!
1;!
b101001100 ;
1y
#830
0!
#835
1!
b101001100 |
b101001100 +
1[&
1<!
b101010000 ;
0y
0x
1w
#840
0!
#845
1!
b101010000 |
b101010000 +
0[&
0Z&
1Y&
0<!
0;!
1:!
b101010100 ;
1y
#850
0!
#855
1!
b101010100 |
b101010100 +
1[&
1<!
b101011000 ;
0y
1x
#860
0!
#865
1!
b101011000 |
b101011000 +
0[&
1Z&
0<!
1;!
b101011100 ;
1y
#870
0!
#875
1!
b101011100 |
b101011100 +
1[&
1<!
b101100000 ;
0y
0x
0w
1v
#880
0!
#885
1!
b101100000 |
b101100000 +
0[&
0Z&
0Y&
1X&
0<!
0;!
0:!
19!
b101100100 ;
1y
#890
0!
#895
1!
b101100100 |
b101100100 +
1[&
1<!
b101101000 ;
0y
1x
#900
0!
#905
1!
b101101000 |
b101101000 +
0[&
1Z&
0<!
1;!
b101101100 ;
1y
#910
0!
#915
1!
b101101100 |
b101101100 +
1[&
1<!
b101110000 ;
0y
0x
1w
#920
0!
#925
1!
b101110000 |
b101110000 +
0[&
0Z&
1Y&
0<!
0;!
1:!
b101110100 ;
1y
#930
0!
#935
1!
b101110100 |
b101110100 +
1[&
1<!
b101111000 ;
0y
1x
#940
0!
#945
1!
b101111000 |
b101111000 +
0[&
1Z&
0<!
1;!
b101111100 ;
1y
#950
0!
#955
1!
b101111100 |
b101111100 +
1[&
1<!
b110000000 ;
0y
0x
0w
0v
0u
1t
#960
0!
#965
1!
b110000000 |
b110000000 +
0[&
0Z&
0Y&
0X&
0W&
1V&
0<!
0;!
0:!
09!
08!
17!
b110000100 ;
1y
#970
0!
#975
1!
b110000100 |
b110000100 +
1[&
1<!
b110001000 ;
0y
1x
#980
0!
#985
1!
b110001000 |
b110001000 +
0[&
1Z&
0<!
1;!
b110001100 ;
1y
#990
0!
#995
1!
b110001100 |
b110001100 +
1[&
1<!
b110010000 ;
0y
0x
1w
#1000
0!
#1005
1!
b110010000 |
b110010000 +
0[&
0Z&
1Y&
0<!
0;!
1:!
b110010100 ;
1y
#1010
0!
#1015
1!
b110010100 |
b110010100 +
1[&
1<!
b110011000 ;
0y
1x
