Pin Group,Name,Number,Type,Swap,Seq.,original name,abridged name,overflow,
Gate-D,DXN_0_U14,U14,Undefined,0,,DXN_0,DXN_0,Err:502,
Gate-D,VCCADC_0_P15,P15,Power,0,,VCCADC_0,VCCADC_0,Err:502,
Gate-D,GNDADC_0_P14,P14,Ground,0,,GNDADC_0,GNDADC_0,Err:502,
Gate-D,DXP_0_U15,U15,Undefined,0,,DXP_0,DXP_0,Err:502,
Gate-D,VREFN_0_R14,R14,Undefined,0,,VREFN_0,VREFN_0,Err:502,
Gate-D,VREFP_0_T15,T15,Undefined,0,,VREFP_0,VREFP_0,Err:502,
Gate-D,VP_0_R15,R15,Undefined,0,,VP_0,VP_0,Err:502,
Gate-D,VN_0_T14,T14,Undefined,0,,VN_0,VN_0,Err:502,
Gate-D,VCCBATT_0_P9,P9,Undefined,0,,VCCBATT_0,VCCBATT_0,Err:502,
Gate-D,RSVDGND_AA12,AA12,Undefined,0,,RSVDGND,RSVDGND,Err:502,
Gate-D,TCK_0_Y12,Y12,Undefined,0,,TCK_0,TCK_0,Err:502,
Gate-D,TMS_0_V10,V10,Undefined,0,,TMS_0,TMS_0,Err:502,
Gate-D,TDO_0_Y10,Y10,Undefined,0,,TDO_0,TDO_0,Err:502,
Gate-D,TDI_0_P10,P10,Undefined,0,,TDI_0,TDI_0,Err:502,
Gate-D,INIT_B_0_W9,W9,Undefined,0,,INIT_B_0,INIT_B_0,Err:502,
Gate-D,PROGRAM_B_0_Y9,Y9,Undefined,0,,PROGRAM_B_0,PROGRAM_B_0,Err:502,
Gate-D,CFGBVS_0_V9,V9,Undefined,0,,CFGBVS_0,CFGBVS_0,Err:502,
Gate-D,DONE_0_AA9,AA9,Undefined,0,,DONE_0,DONE_0,Err:502,
Gate-D,RSVDVCC1_U9,U9,Undefined,0,,RSVDVCC1,RSVDVCC1,Err:502,
Gate-D,RSVDVCC3_R9,R9,Undefined,0,,RSVDVCC3,RSVDVCC3,Err:502,
Gate-D,RSVDVCC2_T9,T9,Undefined,0,,RSVDVCC2,RSVDVCC2,Err:502,
Gate-E,6P_T0_9,Y20,Undefined,0,1,IO_L6P_T0_9,6P_T0_9,Err:502,
Gate-E,6N_T0_VREF_9,AA20,Undefined,0,2,IO_L6N_T0_VREF_9,6N_T0_VREF_9,Err:502,
Gate-E,11P_T1_SRCC_9,AC18,Undefined,0,3,IO_L11P_T1_SRCC_9,11P_T1_SRCC_9,Err:502,
Gate-E,11N_T1_SRCC_9,AC19,Undefined,0,4,IO_L11N_T1_SRCC_9,11N_T1_SRCC_9,Err:502,
Gate-E,12P_T1_MRCC_9,AD18,Undefined,0,5,IO_L12P_T1_MRCC_9,12P_T1_MRCC_9,Err:502,
Gate-E,12N_T1_MRCC_9,AD19,Undefined,0,6,IO_L12N_T1_MRCC_9,12N_T1_MRCC_9,Err:502,
Gate-E,13P_T2_MRCC_9,AA18,Undefined,0,7,IO_L13P_T2_MRCC_9,13P_T2_MRCC_9,Err:502,
Gate-E,13N_T2_MRCC_9,AA19,Undefined,0,8,IO_L13N_T2_MRCC_9,13N_T2_MRCC_9,Err:502,
Gate-E,14P_T2_SRCC_9,AB19,Undefined,0,9,IO_L14P_T2_SRCC_9,14P_T2_SRCC_9,Err:502,
Gate-E,14N_T2_SRCC_9,AB20,Undefined,0,10,IO_L14N_T2_SRCC_9,14N_T2_SRCC_9,Err:502,
Gate-E,19P_T3_9,AD20,Undefined,0,11,IO_L19P_T3_9,19P_T3_9,Err:502,
Gate-E,19N_T3_VREF_9,AE20,Undefined,0,12,IO_L19N_T3_VREF_9,19N_T3_VREF_9,Err:502,
Gate-F,0_10,AA13,Undefined,0,1,IO_0_10,0_10,Err:502,
Gate-F,1P_T0_10,AK13,Undefined,0,2,IO_L1P_T0_10,1P_T0_10,Err:502,
Gate-F,1N_T0_10,AK12,Undefined,0,3,IO_L1N_T0_10,1N_T0_10,Err:502,
Gate-F,2P_T0_10,AH18,Undefined,0,4,IO_L2P_T0_10,2P_T0_10,Err:502,
Gate-F,2N_T0_10,AJ18,Undefined,0,5,IO_L2N_T0_10,2N_T0_10,Err:502,
Gate-F,3P_T0_DQS_10,AJ14,Undefined,0,6,IO_L3P_T0_DQS_10,3P_T0_DQS_10,Err:502,
Gate-F,3N_T0_DQS_10,AJ13,Undefined,0,7,IO_L3N_T0_DQS_10,3N_T0_DQS_10,Err:502,
Gate-F,4P_T0_10,AJ16,Undefined,0,8,IO_L4P_T0_10,4P_T0_10,Err:502,
Gate-F,4N_T0_10,AK16,Undefined,0,9,IO_L4N_T0_10,4N_T0_10,Err:502,
Gate-F,5P_T0_10,AJ15,Undefined,0,10,IO_L5P_T0_10,5P_T0_10,Err:502,
Gate-F,5N_T0_10,AK15,Undefined,0,11,IO_L5N_T0_10,5N_T0_10,Err:502,
Gate-F,6P_T0_10,AH17,Undefined,0,12,IO_L6P_T0_10,6P_T0_10,Err:502,
Gate-F,6N_T0_VREF_10,AH16,Undefined,0,13,IO_L6N_T0_VREF_10,6N_T0_VREF_10,Err:502,
Gate-F,7P_T1_10,AE12,Undefined,0,14,IO_L7P_T1_10,7P_T1_10,Err:502,
Gate-F,7N_T1_10,AF12,Undefined,0,15,IO_L7N_T1_10,7N_T1_10,Err:502,
Gate-F,8P_T1_10,AH14,Undefined,0,16,IO_L8P_T1_10,8P_T1_10,Err:502,
Gate-F,8N_T1_10,AH13,Undefined,0,17,IO_L8N_T1_10,8N_T1_10,Err:502,
Gate-F,9P_T1_DQS_10,AD14,Undefined,0,18,IO_L9P_T1_DQS_10,9P_T1_DQS_10,Err:502,
Gate-F,9N_T1_DQS_10,AD13,Undefined,0,19,IO_L9N_T1_DQS_10,9N_T1_DQS_10,Err:502,
Gate-F,10P_T1_10,AG12,Undefined,0,20,IO_L10P_T1_10,10P_T1_10,Err:502,
Gate-F,10N_T1_10,AH12,Undefined,0,21,IO_L10N_T1_10,10N_T1_10,Err:502,
Gate-F,11P_T1_SRCC_10,AE13,Undefined,0,22,IO_L11P_T1_SRCC_10,11P_T1_SRCC_10,Err:502,
Gate-F,11N_T1_SRCC_10,AF13,Undefined,0,23,IO_L11N_T1_SRCC_10,11N_T1_SRCC_10,Err:502,
Gate-F,12P_T1_MRCC_10,AF14,Undefined,0,24,IO_L12P_T1_MRCC_10,12P_T1_MRCC_10,Err:502,
Gate-F,12N_T1_MRCC_10,AG14,Undefined,0,25,IO_L12N_T1_MRCC_10,12N_T1_MRCC_10,Err:502,
Gate-F,13P_T2_MRCC_10,AG17,Undefined,0,26,IO_L13P_T2_MRCC_10,13P_T2_MRCC_10,Err:502,
Gate-F,13N_T2_MRCC_10,AG16,Undefined,0,27,IO_L13N_T2_MRCC_10,13N_T2_MRCC_10,Err:502,
Gate-F,14P_T2_SRCC_10,AF15,Undefined,0,28,IO_L14P_T2_SRCC_10,14P_T2_SRCC_10,Err:502,
Gate-F,14N_T2_SRCC_10,AG15,Undefined,0,29,IO_L14N_T2_SRCC_10,14N_T2_SRCC_10,Err:502,
Gate-F,15P_T2_DQS_10,AF18,Undefined,0,30,IO_L15P_T2_DQS_10,15P_T2_DQS_10,Err:502,
Gate-F,15N_T2_DQS_10,AF17,Undefined,0,31,IO_L15N_T2_DQS_10,15N_T2_DQS_10,Err:502,
Gate-F,16P_T2_10,AE16,Undefined,0,32,IO_L16P_T2_10,16P_T2_10,Err:502,
Gate-F,16N_T2_10,AE15,Undefined,0,33,IO_L16N_T2_10,16N_T2_10,Err:502,
Gate-F,17P_T2_10,AE18,Undefined,0,34,IO_L17P_T2_10,17P_T2_10,Err:502,
Gate-F,17N_T2_10,AE17,Undefined,0,35,IO_L17N_T2_10,17N_T2_10,Err:502,
Gate-F,18P_T2_10,AD16,Undefined,0,36,IO_L18P_T2_10,18P_T2_10,Err:502,
Gate-F,18N_T2_10,AD15,Undefined,0,37,IO_L18N_T2_10,18N_T2_10,Err:502,
Gate-F,19P_T3_10,AC14,Undefined,0,38,IO_L19P_T3_10,19P_T3_10,Err:502,
Gate-F,19N_T3_VREF_10,AC13,Undefined,0,39,IO_L19N_T3_VREF_10,19N_T3_VREF_10,Err:502,
Gate-F,20P_T3_10,AA15,Undefined,0,40,IO_L20P_T3_10,20P_T3_10,Err:502,
Gate-F,20N_T3_10,AA14,Undefined,0,41,IO_L20N_T3_10,20N_T3_10,Err:502,
Gate-F,21P_T3_DQS_10,AB12,Undefined,0,42,IO_L21P_T3_DQS_10,21P_T3_DQS_10,Err:502,
Gate-F,21N_T3_DQS_10,AC12,Undefined,0,43,IO_L21N_T3_DQS_10,21N_T3_DQS_10,Err:502,
Gate-F,22P_T3_10,AB15,Undefined,0,44,IO_L22P_T3_10,22P_T3_10,Err:502,
Gate-F,22N_T3_10,AB14,Undefined,0,45,IO_L22N_T3_10,22N_T3_10,Err:502,
Gate-F,23P_T3_10,AC17,Undefined,0,46,IO_L23P_T3_10,23P_T3_10,Err:502,
Gate-F,23N_T3_10,AC16,Undefined,0,47,IO_L23N_T3_10,23N_T3_10,Err:502,
Gate-F,24P_T3_10,AB17,Undefined,0,48,IO_L24P_T3_10,24P_T3_10,Err:502,
Gate-F,24N_T3_10,AB16,Undefined,0,49,IO_L24N_T3_10,24N_T3_10,Err:502,
Gate-F,25_10,AA17,Undefined,0,50,IO_25_10,25_10,Err:502,
Gate-G,0_11,W23,Undefined,0,1,IO_0_11,0_11,Err:502,
Gate-G,1P_T0_11,AJ25,Undefined,0,2,IO_L1P_T0_11,1P_T0_11,Err:502,
Gate-G,1N_T0_11,AK25,Undefined,0,3,IO_L1N_T0_11,1N_T0_11,Err:502,
Gate-G,2P_T0_11,AK22,Undefined,0,4,IO_L2P_T0_11,2P_T0_11,Err:502,
Gate-G,2N_T0_11,AK23,Undefined,0,5,IO_L2N_T0_11,2N_T0_11,Err:502,
Gate-G,3P_T0_DQS_11,AJ21,Undefined,0,6,IO_L3P_T0_DQS_11,3P_T0_DQS_11,Err:502,
Gate-G,3N_T0_DQS_11,AK21,Undefined,0,7,IO_L3N_T0_DQS_11,3N_T0_DQS_11,Err:502,
Gate-G,4P_T0_11,AJ23,Undefined,0,8,IO_L4P_T0_11,4P_T0_11,Err:502,
Gate-G,4N_T0_11,AJ24,Undefined,0,9,IO_L4N_T0_11,4N_T0_11,Err:502,
Gate-G,5P_T0_11,AH23,Undefined,0,10,IO_L5P_T0_11,5P_T0_11,Err:502,
Gate-G,5N_T0_11,AH24,Undefined,0,11,IO_L5N_T0_11,5N_T0_11,Err:502,
Gate-G,6P_T0_11,AG22,Undefined,0,12,IO_L6P_T0_11,6P_T0_11,Err:502,
Gate-G,6N_T0_VREF_11,AH22,Undefined,0,13,IO_L6N_T0_VREF_11,6N_T0_VREF_11,Err:502,
Gate-G,7P_T1_11,AC24,Undefined,0,14,IO_L7P_T1_11,7P_T1_11,Err:502,
Gate-G,7N_T1_11,AD24,Undefined,0,15,IO_L7N_T1_11,7N_T1_11,Err:502,
Gate-G,8P_T1_11,AG24,Undefined,0,16,IO_L8P_T1_11,8P_T1_11,Err:502,
Gate-G,8N_T1_11,AG25,Undefined,0,17,IO_L8N_T1_11,8N_T1_11,Err:502,
Gate-G,9P_T1_DQS_11,AF23,Undefined,0,18,IO_L9P_T1_DQS_11,9P_T1_DQS_11,Err:502,
Gate-G,9N_T1_DQS_11,AF24,Undefined,0,19,IO_L9N_T1_DQS_11,9N_T1_DQS_11,Err:502,
Gate-G,10P_T1_11,AD21,Undefined,0,20,IO_L10P_T1_11,10P_T1_11,Err:502,
Gate-G,10N_T1_11,AE21,Undefined,0,21,IO_L10N_T1_11,10N_T1_11,Err:502,
Gate-G,11P_T1_SRCC_11,AD23,Undefined,0,22,IO_L11P_T1_SRCC_11,11P_T1_SRCC_11,Err:502,
Gate-G,11N_T1_SRCC_11,AE23,Undefined,0,23,IO_L11N_T1_SRCC_11,11N_T1_SRCC_11,Err:502,
Gate-G,12P_T1_MRCC_11,AE22,Undefined,0,24,IO_L12P_T1_MRCC_11,12P_T1_MRCC_11,Err:502,
Gate-G,12N_T1_MRCC_11,AF22,Undefined,0,25,IO_L12N_T1_MRCC_11,12N_T1_MRCC_11,Err:502,
Gate-G,13P_T2_MRCC_11,AG21,Undefined,0,26,IO_L13P_T2_MRCC_11,13P_T2_MRCC_11,Err:502,
Gate-G,13N_T2_MRCC_11,AH21,Undefined,0,27,IO_L13N_T2_MRCC_11,13N_T2_MRCC_11,Err:502,
Gate-G,14P_T2_SRCC_11,AF20,Undefined,0,28,IO_L14P_T2_SRCC_11,14P_T2_SRCC_11,Err:502,
Gate-G,14N_T2_SRCC_11,AG20,Undefined,0,29,IO_L14N_T2_SRCC_11,14N_T2_SRCC_11,Err:502,
Gate-G,15P_T2_DQS_11,AJ20,Undefined,0,30,IO_L15P_T2_DQS_11,15P_T2_DQS_11,Err:502,
Gate-G,15N_T2_DQS_11,AK20,Undefined,0,31,IO_L15N_T2_DQS_11,15N_T2_DQS_11,Err:502,
Gate-G,16P_T2_11,AK17,Undefined,0,32,IO_L16P_T2_11,16P_T2_11,Err:502,
Gate-G,16N_T2_11,AK18,Undefined,0,33,IO_L16N_T2_11,16N_T2_11,Err:502,
Gate-G,17P_T2_11,AH19,Undefined,0,34,IO_L17P_T2_11,17P_T2_11,Err:502,
Gate-G,17N_T2_11,AJ19,Undefined,0,35,IO_L17N_T2_11,17N_T2_11,Err:502,
Gate-G,18P_T2_11,AF19,Undefined,0,36,IO_L18P_T2_11,18P_T2_11,Err:502,
Gate-G,18N_T2_11,AG19,Undefined,0,37,IO_L18N_T2_11,18N_T2_11,Err:502,
Gate-G,19P_T3_11,AB21,Undefined,0,38,IO_L19P_T3_11,19P_T3_11,Err:502,
Gate-G,19N_T3_VREF_11,AB22,Undefined,0,39,IO_L19N_T3_VREF_11,19N_T3_VREF_11,Err:502,
Gate-G,20P_T3_11,W21,Undefined,0,40,IO_L20P_T3_11,20P_T3_11,Err:502,
Gate-G,20N_T3_11,Y21,Undefined,0,41,IO_L20N_T3_11,20N_T3_11,Err:502,
Gate-G,21P_T3_DQS_11,Y22,Undefined,0,42,IO_L21P_T3_DQS_11,21P_T3_DQS_11,Err:502,
Gate-G,21N_T3_DQS_11,Y23,Undefined,0,43,IO_L21N_T3_DQS_11,21N_T3_DQS_11,Err:502,
Gate-G,22P_T3_11,AA24,Undefined,0,44,IO_L22P_T3_11,22P_T3_11,Err:502,
Gate-G,22N_T3_11,AB24,Undefined,0,45,IO_L22N_T3_11,22N_T3_11,Err:502,
Gate-G,23P_T3_11,AA22,Undefined,0,46,IO_L23P_T3_11,23P_T3_11,Err:502,
Gate-G,23N_T3_11,AA23,Undefined,0,47,IO_L23N_T3_11,23N_T3_11,Err:502,
Gate-G,24P_T3_11,AC22,Undefined,0,48,IO_L24P_T3_11,24P_T3_11,Err:502,
Gate-G,24N_T3_11,AC23,Undefined,0,49,IO_L24N_T3_11,24N_T3_11,Err:502,
Gate-G,25_11,AC21,Undefined,0,50,IO_25_11,25_11,Err:502,
Gate-H,0_12,Y25,Undefined,0,1,IO_0_12,0_12,Err:502,
Gate-H,1P_T0_12,Y30,Undefined,0,2,IO_L1P_T0_12,1P_T0_12,Err:502,
Gate-H,1N_T0_12,AA30,Undefined,0,3,IO_L1N_T0_12,1N_T0_12,Err:502,
Gate-H,2P_T0_12,AB29,Undefined,0,4,IO_L2P_T0_12,2P_T0_12,Err:502,
Gate-H,2N_T0_12,AB30,Undefined,0,5,IO_L2N_T0_12,2N_T0_12,Err:502,
Gate-H,3P_T0_DQS_12,Y26,Undefined,0,6,IO_L3P_T0_DQS_12,3P_T0_DQS_12,Err:502,
Gate-H,3N_T0_DQS_12,Y27,Undefined,0,7,IO_L3N_T0_DQS_12,3N_T0_DQS_12,Err:502,
Gate-H,4P_T0_12,Y28,Undefined,0,8,IO_L4P_T0_12,4P_T0_12,Err:502,
Gate-H,4N_T0_12,AA29,Undefined,0,9,IO_L4N_T0_12,4N_T0_12,Err:502,
Gate-H,5P_T0_12,AA27,Undefined,0,10,IO_L5P_T0_12,5P_T0_12,Err:502,
Gate-H,5N_T0_12,AA28,Undefined,0,11,IO_L5N_T0_12,5N_T0_12,Err:502,
Gate-H,6P_T0_12,AB25,Undefined,0,12,IO_L6P_T0_12,6P_T0_12,Err:502,
Gate-H,6N_T0_VREF_12,AB26,Undefined,0,13,IO_L6N_T0_VREF_12,6N_T0_VREF_12,Err:502,
Gate-H,7P_T1_12,AC26,Undefined,0,14,IO_L7P_T1_12,7P_T1_12,Err:502,
Gate-H,7N_T1_12,AD26,Undefined,0,15,IO_L7N_T1_12,7N_T1_12,Err:502,
Gate-H,8P_T1_12,AD30,Undefined,0,16,IO_L8P_T1_12,8P_T1_12,Err:502,
Gate-H,8N_T1_12,AE30,Undefined,0,17,IO_L8N_T1_12,8N_T1_12,Err:502,
Gate-H,9P_T1_DQS_12,AC29,Undefined,0,18,IO_L9P_T1_DQS_12,9P_T1_DQS_12,Err:502,
Gate-H,9N_T1_DQS_12,AD29,Undefined,0,19,IO_L9N_T1_DQS_12,9N_T1_DQS_12,Err:502,
Gate-H,10P_T1_12,AD25,Undefined,0,20,IO_L10P_T1_12,10P_T1_12,Err:502,
Gate-H,10N_T1_12,AE26,Undefined,0,21,IO_L10N_T1_12,10N_T1_12,Err:502,
Gate-H,11P_T1_SRCC_12,AB27,Undefined,0,22,IO_L11P_T1_SRCC_12,11P_T1_SRCC_12,Err:502,
Gate-H,11N_T1_SRCC_12,AC27,Undefined,0,23,IO_L11N_T1_SRCC_12,11N_T1_SRCC_12,Err:502,
Gate-H,12P_T1_MRCC_12,AC28,Undefined,0,24,IO_L12P_T1_MRCC_12,12P_T1_MRCC_12,Err:502,
Gate-H,12N_T1_MRCC_12,AD28,Undefined,0,25,IO_L12N_T1_MRCC_12,12N_T1_MRCC_12,Err:502,
Gate-H,13P_T2_MRCC_12,AE28,Undefined,0,26,IO_L13P_T2_MRCC_12,13P_T2_MRCC_12,Err:502,
Gate-H,13N_T2_MRCC_12,AF28,Undefined,0,27,IO_L13N_T2_MRCC_12,13N_T2_MRCC_12,Err:502,
Gate-H,14P_T2_SRCC_12,AE27,Undefined,0,28,IO_L14P_T2_SRCC_12,14P_T2_SRCC_12,Err:502,
Gate-H,14N_T2_SRCC_12,AF27,Undefined,0,29,IO_L14N_T2_SRCC_12,14N_T2_SRCC_12,Err:502,
Gate-H,15P_T2_DQS_12,AF29,Undefined,0,30,IO_L15P_T2_DQS_12,15P_T2_DQS_12,Err:502,
Gate-H,15N_T2_DQS_12,AG29,Undefined,0,31,IO_L15N_T2_DQS_12,15N_T2_DQS_12,Err:502,
Gate-H,16P_T2_12,AF30,Undefined,0,32,IO_L16P_T2_12,16P_T2_12,Err:502,
Gate-H,16N_T2_12,AG30,Undefined,0,33,IO_L16N_T2_12,16N_T2_12,Err:502,
Gate-H,17P_T2_12,AG26,Undefined,0,34,IO_L17P_T2_12,17P_T2_12,Err:502,
Gate-H,17N_T2_12,AG27,Undefined,0,35,IO_L17N_T2_12,17N_T2_12,Err:502,
Gate-H,18P_T2_12,AE25,Undefined,0,36,IO_L18P_T2_12,18P_T2_12,Err:502,
Gate-H,18N_T2_12,AF25,Undefined,0,37,IO_L18N_T2_12,18N_T2_12,Err:502,
Gate-H,19P_T3_12,AH28,Undefined,0,38,IO_L19P_T3_12,19P_T3_12,Err:502,
Gate-H,19N_T3_VREF_12,AH29,Undefined,0,39,IO_L19N_T3_VREF_12,19N_T3_VREF_12,Err:502,
Gate-H,20P_T3_12,AJ30,Undefined,0,40,IO_L20P_T3_12,20P_T3_12,Err:502,
Gate-H,20N_T3_12,AK30,Undefined,0,41,IO_L20N_T3_12,20N_T3_12,Err:502,
Gate-H,21P_T3_DQS_12,AJ28,Undefined,0,42,IO_L21P_T3_DQS_12,21P_T3_DQS_12,Err:502,
Gate-H,21N_T3_DQS_12,AJ29,Undefined,0,43,IO_L21N_T3_DQS_12,21N_T3_DQS_12,Err:502,
Gate-H,22P_T3_12,AK27,Undefined,0,44,IO_L22P_T3_12,22P_T3_12,Err:502,
Gate-H,22N_T3_12,AK28,Undefined,0,45,IO_L22N_T3_12,22N_T3_12,Err:502,
Gate-H,23P_T3_12,AH26,Undefined,0,46,IO_L23P_T3_12,23P_T3_12,Err:502,
Gate-H,23N_T3_12,AH27,Undefined,0,47,IO_L23N_T3_12,23N_T3_12,Err:502,
Gate-H,24P_T3_12,AJ26,Undefined,0,48,IO_L24P_T3_12,24P_T3_12,Err:502,
Gate-H,24N_T3_12,AK26,Undefined,0,49,IO_L24N_T3_12,24N_T3_12,Err:502,
Gate-H,25_12,AA25,Undefined,0,50,IO_25_12,25_12,Err:502,
Gate-I,0_13,U21,Undefined,0,1,IO_0_13,0_13,Err:502,
Gate-I,1P_T0_13,P30,Undefined,0,2,IO_L1P_T0_13,1P_T0_13,Err:502,
Gate-I,1N_T0_13,R30,Undefined,0,3,IO_L1N_T0_13,1N_T0_13,Err:502,
Gate-I,2P_T0_13,T30,Undefined,0,4,IO_L2P_T0_13,2P_T0_13,Err:502,
Gate-I,2N_T0_13,U30,Undefined,0,5,IO_L2N_T0_13,2N_T0_13,Err:502,
Gate-I,3P_T0_DQS_13,N28,Undefined,0,6,IO_L3P_T0_DQS_13,3P_T0_DQS_13,Err:502,
Gate-I,3N_T0_DQS_13,P28,Undefined,0,7,IO_L3N_T0_DQS_13,3N_T0_DQS_13,Err:502,
Gate-I,4P_T0_13,N29,Undefined,0,8,IO_L4P_T0_13,4P_T0_13,Err:502,
Gate-I,4N_T0_13,P29,Undefined,0,9,IO_L4N_T0_13,4N_T0_13,Err:502,
Gate-I,5P_T0_13,T29,Undefined,0,10,IO_L5P_T0_13,5P_T0_13,Err:502,
Gate-I,5N_T0_13,U29,Undefined,0,11,IO_L5N_T0_13,5N_T0_13,Err:502,
Gate-I,6P_T0_13,R28,Undefined,0,12,IO_L6P_T0_13,6P_T0_13,Err:502,
Gate-I,6N_T0_VREF_13,T28,Undefined,0,13,IO_L6N_T0_VREF_13,6N_T0_VREF_13,Err:502,
Gate-I,7P_T1_13,V28,Undefined,0,14,IO_L7P_T1_13,7P_T1_13,Err:502,
Gate-I,7N_T1_13,V29,Undefined,0,15,IO_L7N_T1_13,7N_T1_13,Err:502,
Gate-I,8P_T1_13,W29,Undefined,0,16,IO_L8P_T1_13,8P_T1_13,Err:502,
Gate-I,8N_T1_13,W30,Undefined,0,17,IO_L8N_T1_13,8N_T1_13,Err:502,
Gate-I,9P_T1_DQS_13,V27,Undefined,0,18,IO_L9P_T1_DQS_13,9P_T1_DQS_13,Err:502,
Gate-I,9N_T1_DQS_13,W28,Undefined,0,19,IO_L9N_T1_DQS_13,9N_T1_DQS_13,Err:502,
Gate-I,10P_T1_13,W25,Undefined,0,20,IO_L10P_T1_13,10P_T1_13,Err:502,
Gate-I,10N_T1_13,W26,Undefined,0,21,IO_L10N_T1_13,10N_T1_13,Err:502,
Gate-I,11P_T1_SRCC_13,U25,Undefined,0,22,IO_L11P_T1_SRCC_13,11P_T1_SRCC_13,Err:502,
Gate-I,11N_T1_SRCC_13,V26,Undefined,0,23,IO_L11N_T1_SRCC_13,11N_T1_SRCC_13,Err:502,
Gate-I,12P_T1_MRCC_13,U26,Undefined,0,24,IO_L12P_T1_MRCC_13,12P_T1_MRCC_13,Err:502,
Gate-I,12N_T1_MRCC_13,U27,Undefined,0,25,IO_L12N_T1_MRCC_13,12N_T1_MRCC_13,Err:502,
Gate-I,13P_T2_MRCC_13,R25,Undefined,0,26,IO_L13P_T2_MRCC_13,13P_T2_MRCC_13,Err:502,
Gate-I,13N_T2_MRCC_13,R26,Undefined,0,27,IO_L13N_T2_MRCC_13,13N_T2_MRCC_13,Err:502,
Gate-I,14P_T2_SRCC_13,R27,Undefined,0,28,IO_L14P_T2_SRCC_13,14P_T2_SRCC_13,Err:502,
Gate-I,14N_T2_SRCC_13,T27,Undefined,0,29,IO_L14N_T2_SRCC_13,14N_T2_SRCC_13,Err:502,
Gate-I,15P_T2_DQS_13,N26,Undefined,0,30,IO_L15P_T2_DQS_13,15P_T2_DQS_13,Err:502,
Gate-I,15N_T2_DQS_13,N27,Undefined,0,31,IO_L15N_T2_DQS_13,15N_T2_DQS_13,Err:502,
Gate-I,16P_T2_13,P25,Undefined,0,32,IO_L16P_T2_13,16P_T2_13,Err:502,
Gate-I,16N_T2_13,P26,Undefined,0,33,IO_L16N_T2_13,16N_T2_13,Err:502,
Gate-I,17P_T2_13,T24,Undefined,0,34,IO_L17P_T2_13,17P_T2_13,Err:502,
Gate-I,17N_T2_13,T25,Undefined,0,35,IO_L17N_T2_13,17N_T2_13,Err:502,
Gate-I,18P_T2_13,P23,Undefined,0,36,IO_L18P_T2_13,18P_T2_13,Err:502,
Gate-I,18N_T2_13,P24,Undefined,0,37,IO_L18N_T2_13,18N_T2_13,Err:502,
Gate-I,19P_T3_13,P21,Undefined,0,38,IO_L19P_T3_13,19P_T3_13,Err:502,
Gate-I,19N_T3_VREF_13,R21,Undefined,0,39,IO_L19N_T3_VREF_13,19N_T3_VREF_13,Err:502,
Gate-I,20P_T3_13,T22,Undefined,0,40,IO_L20P_T3_13,20P_T3_13,Err:502,
Gate-I,20N_T3_13,T23,Undefined,0,41,IO_L20N_T3_13,20N_T3_13,Err:502,
Gate-I,21P_T3_DQS_13,R22,Undefined,0,42,IO_L21P_T3_DQS_13,21P_T3_DQS_13,Err:502,
Gate-I,21N_T3_DQS_13,R23,Undefined,0,43,IO_L21N_T3_DQS_13,21N_T3_DQS_13,Err:502,
Gate-I,22P_T3_13,U22,Undefined,0,44,IO_L22P_T3_13,22P_T3_13,Err:502,
Gate-I,22N_T3_13,V22,Undefined,0,45,IO_L22N_T3_13,22N_T3_13,Err:502,
Gate-I,23P_T3_13,U24,Undefined,0,46,IO_L23P_T3_13,23P_T3_13,Err:502,
Gate-I,23N_T3_13,V24,Undefined,0,47,IO_L23N_T3_13,23N_T3_13,Err:502,
Gate-I,24P_T3_13,V23,Undefined,0,48,IO_L24P_T3_13,24P_T3_13,Err:502,
Gate-I,24N_T3_13,W24,Undefined,0,49,IO_L24N_T3_13,24N_T3_13,Err:502,
Gate-I,25_13,V21,Undefined,0,50,IO_25_13,25_13,Err:502,
Gate-J,0_VRN_33,L5,Undefined,0,1,IO_0_VRN_33,0_VRN_33,Err:502,
Gate-J,1P_T0_33,J4,Undefined,0,2,IO_L1P_T0_33,1P_T0_33,Err:502,
Gate-J,1N_T0_33,J3,Undefined,0,3,IO_L1N_T0_33,1N_T0_33,Err:502,
Gate-J,2P_T0_33,L1,Undefined,0,4,IO_L2P_T0_33,2P_T0_33,Err:502,
Gate-J,2N_T0_33,K1,Undefined,0,5,IO_L2N_T0_33,2N_T0_33,Err:502,
Gate-J,3P_T0_DQS_33,K3,Undefined,0,6,IO_L3P_T0_DQS_33,3P_T0_DQS_33,Err:502,
Gate-J,3N_T0_DQS_33,K2,Undefined,0,7,IO_L3N_T0_DQS_33,3N_T0_DQS_33,Err:502,
Gate-J,4P_T0_33,L3,Undefined,0,8,IO_L4P_T0_33,4P_T0_33,Err:502,
Gate-J,4N_T0_33,L2,Undefined,0,9,IO_L4N_T0_33,4N_T0_33,Err:502,
Gate-J,5P_T0_33,K5,Undefined,0,10,IO_L5P_T0_33,5P_T0_33,Err:502,
Gate-J,5N_T0_33,J5,Undefined,0,11,IO_L5N_T0_33,5N_T0_33,Err:502,
Gate-J,6P_T0_33,K6,Undefined,0,12,IO_L6P_T0_33,6P_T0_33,Err:502,
Gate-J,6N_T0_VREF_33,J6,Undefined,0,13,IO_L6N_T0_VREF_33,6N_T0_VREF_33,Err:502,
Gate-J,7P_T1_33,G2,Undefined,0,14,IO_L7P_T1_33,7P_T1_33,Err:502,
Gate-J,7N_T1_33,F2,Undefined,0,15,IO_L7N_T1_33,7N_T1_33,Err:502,
Gate-J,8P_T1_33,H6,Undefined,0,16,IO_L8P_T1_33,8P_T1_33,Err:502,
Gate-J,8N_T1_33,G6,Undefined,0,17,IO_L8N_T1_33,8N_T1_33,Err:502,
Gate-J,9P_T1_DQS_33,J1,Undefined,0,18,IO_L9P_T1_DQS_33,9P_T1_DQS_33,Err:502,
Gate-J,9N_T1_DQS_33,H1,Undefined,0,19,IO_L9N_T1_DQS_33,9N_T1_DQS_33,Err:502,
Gate-J,10P_T1_33,H2,Undefined,0,20,IO_L10P_T1_33,10P_T1_33,Err:502,
Gate-J,10N_T1_33,G1,Undefined,0,21,IO_L10N_T1_33,10N_T1_33,Err:502,
Gate-J,11P_T1_SRCC_33,H4,Undefined,0,22,IO_L11P_T1_SRCC_33,11P_T1_SRCC_33,Err:502,
Gate-J,11N_T1_SRCC_33,H3,Undefined,0,23,IO_L11N_T1_SRCC_33,11N_T1_SRCC_33,Err:502,
Gate-J,12P_T1_MRCC_33,G5,Undefined,0,24,IO_L12P_T1_MRCC_33,12P_T1_MRCC_33,Err:502,
Gate-J,12N_T1_MRCC_33,G4,Undefined,0,25,IO_L12N_T1_MRCC_33,12N_T1_MRCC_33,Err:502,
Gate-J,13P_T2_MRCC_33,F5,Undefined,0,26,IO_L13P_T2_MRCC_33,13P_T2_MRCC_33,Err:502,
Gate-J,13N_T2_MRCC_33,E5,Undefined,0,27,IO_L13N_T2_MRCC_33,13N_T2_MRCC_33,Err:502,
Gate-J,14P_T2_SRCC_33,F4,Undefined,0,28,IO_L14P_T2_SRCC_33,14P_T2_SRCC_33,Err:502,
Gate-J,14N_T2_SRCC_33,F3,Undefined,0,29,IO_L14N_T2_SRCC_33,14N_T2_SRCC_33,Err:502,
Gate-J,15P_T2_DQS_33,E6,Undefined,0,30,IO_L15P_T2_DQS_33,15P_T2_DQS_33,Err:502,
Gate-J,15N_T2_DQS_33,D5,Undefined,0,31,IO_L15N_T2_DQS_33,15N_T2_DQS_33,Err:502,
Gate-J,16P_T2_33,D4,Undefined,0,32,IO_L16P_T2_33,16P_T2_33,Err:502,
Gate-J,16N_T2_33,D3,Undefined,0,33,IO_L16N_T2_33,16N_T2_33,Err:502,
Gate-J,17P_T2_33,E3,Undefined,0,34,IO_L17P_T2_33,17P_T2_33,Err:502,
Gate-J,17N_T2_33,E2,Undefined,0,35,IO_L17N_T2_33,17N_T2_33,Err:502,
Gate-J,18P_T2_33,E1,Undefined,0,36,IO_L18P_T2_33,18P_T2_33,Err:502,
Gate-J,18N_T2_33,D1,Undefined,0,37,IO_L18N_T2_33,18N_T2_33,Err:502,
Gate-J,19P_T3_33,C4,Undefined,0,38,IO_L19P_T3_33,19P_T3_33,Err:502,
Gate-J,19N_T3_VREF_33,C3,Undefined,0,39,IO_L19N_T3_VREF_33,19N_T3_VREF_33,Err:502,
Gate-J,20P_T3_33,B5,Undefined,0,40,IO_L20P_T3_33,20P_T3_33,Err:502,
Gate-J,20N_T3_33,B4,Undefined,0,41,IO_L20N_T3_33,20N_T3_33,Err:502,
Gate-J,21P_T3_DQS_33,A5,Undefined,0,42,IO_L21P_T3_DQS_33,21P_T3_DQS_33,Err:502,
Gate-J,21N_T3_DQS_33,A4,Undefined,0,43,IO_L21N_T3_DQS_33,21N_T3_DQS_33,Err:502,
Gate-J,22P_T3_33,C2,Undefined,0,44,IO_L22P_T3_33,22P_T3_33,Err:502,
Gate-J,22N_T3_33,C1,Undefined,0,45,IO_L22N_T3_33,22N_T3_33,Err:502,
Gate-J,23P_T3_33,B2,Undefined,0,46,IO_L23P_T3_33,23P_T3_33,Err:502,
Gate-J,23N_T3_33,B1,Undefined,0,47,IO_L23N_T3_33,23N_T3_33,Err:502,
Gate-J,24P_T3_33,A3,Undefined,0,48,IO_L24P_T3_33,24P_T3_33,Err:502,
Gate-J,24N_T3_33,A2,Undefined,0,49,IO_L24N_T3_33,24N_T3_33,Err:502,
Gate-J,25_VRP_33,L4,Undefined,0,50,IO_25_VRP_33,25_VRP_33,Err:502,
Gate-K,0_VRN_34,M12,Undefined,0,1,IO_0_VRN_34,0_VRN_34,Err:502,
Gate-K,1P_T0_34,B10,Undefined,0,2,IO_L1P_T0_34,1P_T0_34,Err:502,
Gate-K,1N_T0_34,A10,Undefined,0,3,IO_L1N_T0_34,1N_T0_34,Err:502,
Gate-K,2P_T0_34,B9,Undefined,0,4,IO_L2P_T0_34,2P_T0_34,Err:502,
Gate-K,2N_T0_34,A9,Undefined,0,5,IO_L2N_T0_34,2N_T0_34,Err:502,
Gate-K,3P_T0_DQS_PUDCB,A8,Undefined,0,6,IO_L3P_T0_DQS_PUDC_B_34,3P_T0_DQS_PUDC_B_34,,3P_T0_DQS_PUDC_B_34
Gate-K,3N_T0_DQS_34,A7,Undefined,0,7,IO_L3N_T0_DQS_34,3N_T0_DQS_34,Err:502,
Gate-K,4P_T0_34,C7,Undefined,0,8,IO_L4P_T0_34,4P_T0_34,Err:502,
Gate-K,4N_T0_34,B7,Undefined,0,9,IO_L4N_T0_34,4N_T0_34,Err:502,
Gate-K,5P_T0_34,C6,Undefined,0,10,IO_L5P_T0_34,5P_T0_34,Err:502,
Gate-K,5N_T0_34,B6,Undefined,0,11,IO_L5N_T0_34,5N_T0_34,Err:502,
Gate-K,6P_T0_34,C9,Undefined,0,12,IO_L6P_T0_34,6P_T0_34,Err:502,
Gate-K,6N_T0_VREF_34,C8,Undefined,0,13,IO_L6N_T0_VREF_34,6N_T0_VREF_34,Err:502,
Gate-K,7P_T1_34,J11,Undefined,0,14,IO_L7P_T1_34,7P_T1_34,Err:502,
Gate-K,7N_T1_34,H11,Undefined,0,15,IO_L7N_T1_34,7N_T1_34,Err:502,
Gate-K,8P_T1_34,E11,Undefined,0,16,IO_L8P_T1_34,8P_T1_34,Err:502,
Gate-K,8N_T1_34,D11,Undefined,0,17,IO_L8N_T1_34,8N_T1_34,Err:502,
Gate-K,9P_T1_DQS_34,H12,Undefined,0,18,IO_L9P_T1_DQS_34,9P_T1_DQS_34,Err:502,
Gate-K,9N_T1_DQS_34,G11,Undefined,0,19,IO_L9N_T1_DQS_34,9N_T1_DQS_34,Err:502,
Gate-K,10P_T1_34,E10,Undefined,0,20,IO_L10P_T1_34,10P_T1_34,Err:502,
Gate-K,10N_T1_34,D10,Undefined,0,21,IO_L10N_T1_34,10N_T1_34,Err:502,
Gate-K,11P_T1_SRCC_34,G10,Undefined,0,22,IO_L11P_T1_SRCC_34,11P_T1_SRCC_34,Err:502,
Gate-K,11N_T1_SRCC_34,F10,Undefined,0,23,IO_L11N_T1_SRCC_34,11N_T1_SRCC_34,Err:502,
Gate-K,12P_T1_MRCC_34,D9,Undefined,0,24,IO_L12P_T1_MRCC_34,12P_T1_MRCC_34,Err:502,
Gate-K,12N_T1_MRCC_34,D8,Undefined,0,25,IO_L12N_T1_MRCC_34,12N_T1_MRCC_34,Err:502,
Gate-K,13P_T2_MRCC_34,H9,Undefined,0,26,IO_L13P_T2_MRCC_34,13P_T2_MRCC_34,Err:502,
Gate-K,13N_T2_MRCC_34,G9,Undefined,0,27,IO_L13N_T2_MRCC_34,13N_T2_MRCC_34,Err:502,
Gate-K,14P_T2_SRCC_34,F9,Undefined,0,28,IO_L14P_T2_SRCC_34,14P_T2_SRCC_34,Err:502,
Gate-K,14N_T2_SRCC_34,E8,Undefined,0,29,IO_L14N_T2_SRCC_34,14N_T2_SRCC_34,Err:502,
Gate-K,15P_T2_DQS_34,J8,Undefined,0,30,IO_L15P_T2_DQS_34,15P_T2_DQS_34,Err:502,
Gate-K,15N_T2_DQS_34,H8,Undefined,0,31,IO_L15N_T2_DQS_34,15N_T2_DQS_34,Err:502,
Gate-K,16P_T2_34,F8,Undefined,0,32,IO_L16P_T2_34,16P_T2_34,Err:502,
Gate-K,16N_T2_34,F7,Undefined,0,33,IO_L16N_T2_34,16N_T2_34,Err:502,
Gate-K,17P_T2_34,E7,Undefined,0,34,IO_L17P_T2_34,17P_T2_34,Err:502,
Gate-K,17N_T2_34,D6,Undefined,0,35,IO_L17N_T2_34,17N_T2_34,Err:502,
Gate-K,18P_T2_34,H7,Undefined,0,36,IO_L18P_T2_34,18P_T2_34,Err:502,
Gate-K,18N_T2_34,G7,Undefined,0,37,IO_L18N_T2_34,18N_T2_34,Err:502,
Gate-K,19P_T3_34,L7,Undefined,0,38,IO_L19P_T3_34,19P_T3_34,Err:502,
Gate-K,19N_T3_VREF_34,K7,Undefined,0,39,IO_L19N_T3_VREF_34,19N_T3_VREF_34,Err:502,
Gate-K,20P_T3_34,J10,Undefined,0,40,IO_L20P_T3_34,20P_T3_34,Err:502,
Gate-K,20N_T3_34,J9,Undefined,0,41,IO_L20N_T3_34,20N_T3_34,Err:502,
Gate-K,21P_T3_DQS_34,L8,Undefined,0,42,IO_L21P_T3_DQS_34,21P_T3_DQS_34,Err:502,
Gate-K,21N_T3_DQS_34,K8,Undefined,0,43,IO_L21N_T3_DQS_34,21N_T3_DQS_34,Err:502,
Gate-K,22P_T3_34,K11,Undefined,0,44,IO_L22P_T3_34,22P_T3_34,Err:502,
Gate-K,22N_T3_34,K10,Undefined,0,45,IO_L22N_T3_34,22N_T3_34,Err:502,
Gate-K,23P_T3_34,L10,Undefined,0,46,IO_L23P_T3_34,23P_T3_34,Err:502,
Gate-K,23N_T3_34,L9,Undefined,0,47,IO_L23N_T3_34,23N_T3_34,Err:502,
Gate-K,24P_T3_34,L12,Undefined,0,48,IO_L24P_T3_34,24P_T3_34,Err:502,
Gate-K,24N_T3_34,K12,Undefined,0,49,IO_L24N_T3_34,24N_T3_34,Err:502,
Gate-K,25_VRP_34,M10,Undefined,0,50,IO_25_VRP_34,25_VRP_34,Err:502,
Gate-L,0_VRN_35,K16,Undefined,0,1,IO_0_VRN_35,0_VRN_35,Err:502,
Gate-L,1P_T0_AD0P_35,L15,Undefined,0,2,IO_L1P_T0_AD0P_35,1P_T0_AD0P_35,Err:502,
Gate-L,1N_T0_AD0N_35,L14,Undefined,0,3,IO_L1N_T0_AD0N_35,1N_T0_AD0N_35,Err:502,
Gate-L,2P_T0_AD8P_35,J13,Undefined,0,4,IO_L2P_T0_AD8P_35,2P_T0_AD8P_35,Err:502,
Gate-L,2N_T0_AD8N_35,H13,Undefined,0,5,IO_L2N_T0_AD8N_35,2N_T0_AD8N_35,Err:502,
Gate-L,3P_T0_DQS_AD1P,L13,Undefined,0,6,IO_L3P_T0_DQS_AD1P_35,3P_T0_DQS_AD1P_35,Err:502,
Gate-L,3N_T0_DQS_AD1N,K13,Undefined,0,7,IO_L3N_T0_DQS_AD1N_35,3N_T0_DQS_AD1N_35,Err:502,
Gate-L,4P_T0_35,J14,Undefined,0,8,IO_L4P_T0_35,4P_T0_35,Err:502,
Gate-L,4N_T0_35,H14,Undefined,0,9,IO_L4N_T0_35,4N_T0_35,Err:502,
Gate-L,5P_T0_AD9P_35,K15,Undefined,0,10,IO_L5P_T0_AD9P_35,5P_T0_AD9P_35,Err:502,
Gate-L,5N_T0_AD9N_35,J15,Undefined,0,11,IO_L5N_T0_AD9N_35,5N_T0_AD9N_35,Err:502,
Gate-L,6P_T0_35,J16,Undefined,0,12,IO_L6P_T0_35,6P_T0_35,Err:502,
Gate-L,6N_T0_VREF_35,H16,Undefined,0,13,IO_L6N_T0_VREF_35,6N_T0_VREF_35,Err:502,
Gate-L,7P_T1_AD2P_35,G17,Undefined,0,14,IO_L7P_T1_AD2P_35,7P_T1_AD2P_35,Err:502,
Gate-L,7N_T1_AD2N_35,G16,Undefined,0,15,IO_L7N_T1_AD2N_35,7N_T1_AD2N_35,Err:502,
Gate-L,8P_T1_AD10P_35,G15,Undefined,0,16,IO_L8P_T1_AD10P_35,8P_T1_AD10P_35,Err:502,
Gate-L,8N_T1_AD10N_35,G14,Undefined,0,17,IO_L8N_T1_AD10N_35,8N_T1_AD10N_35,Err:502,
Gate-L,9P_T1_DQS_AD3,G12,Undefined,0,18,IO_L9P_T1_DQS_AD3P_35,9P_T1_DQS_AD3P_35,Err:502,
Gate-L,9N_T1_DQS_AD3,F12,Undefined,0,19,IO_L9N_T1_DQS_AD3N_35,9N_T1_DQS_AD3N_35,Err:502,
Gate-L,10P_T1_AD11P_35,F13,Undefined,0,20,IO_L10P_T1_AD11P_35,10P_T1_AD11P_35,,
Gate-L,10N_T1_AD11N_35,E12,Undefined,0,21,IO_L10N_T1_AD11N_35,10N_T1_AD11N_35,,
Gate-L,11P_T1_SRCC_35,E13,Undefined,0,22,IO_L11P_T1_SRCC_35,11P_T1_SRCC_35,Err:502,
Gate-L,11N_T1_SRCC_35,D13,Undefined,0,23,IO_L11N_T1_SRCC_35,11N_T1_SRCC_35,Err:502,
Gate-L,12P_T1_MRCC_35,F15,Undefined,0,24,IO_L12P_T1_MRCC_35,12P_T1_MRCC_35,Err:502,
Gate-L,12N_T1_MRCC_35,F14,Undefined,0,25,IO_L12N_T1_MRCC_35,12N_T1_MRCC_35,Err:502,
Gate-L,13P_T2_MRCC_35,E16,Undefined,0,26,IO_L13P_T2_MRCC_35,13P_T2_MRCC_35,Err:502,
Gate-L,13N_T2_MRCC_35,E15,Undefined,0,27,IO_L13N_T2_MRCC_35,13N_T2_MRCC_35,Err:502,
Gate-L,14P_T2_AD4_SRCC,D15,Undefined,0,28,IO_L14P_T2_AD4P_SRCC_35,14P_T2_AD4P_SRCC_35,,
Gate-L,14N_T2_AD4_SRCC,D14,Undefined,0,29,IO_L14N_T2_AD4N_SRCC_35,14N_T2_AD4N_SRCC_35,,
Gate-L,15P_T2_DQS_AD12,F17,Undefined,0,30,IO_L15P_T2_DQS_AD12P_35,15P_T2_DQS_AD12P_35,,
Gate-L,15N_T2_DQS_AD12,E17,Undefined,0,31,IO_L15N_T2_DQS_AD12N_35,15N_T2_DQS_AD12N_35,,
Gate-L,16P_T2_35,D16,Undefined,0,32,IO_L16P_T2_35,16P_T2_35,Err:502,
Gate-L,16N_T2_35,C16,Undefined,0,33,IO_L16N_T2_35,16N_T2_35,Err:502,
Gate-L,17P_T2_AD5P_35,C17,Undefined,0,34,IO_L17P_T2_AD5P_35,17P_T2_AD5P_35,Err:502,
Gate-L,17N_T2_AD5N_35,B16,Undefined,0,35,IO_L17N_T2_AD5N_35,17N_T2_AD5N_35,Err:502,
Gate-L,18P_T2_AD13P_35,B17,Undefined,0,36,IO_L18P_T2_AD13P_35,18P_T2_AD13P_35,,
Gate-L,18N_T2_AD13N_35,A17,Undefined,0,37,IO_L18N_T2_AD13N_35,18N_T2_AD13N_35,,
Gate-L,19P_T3_35,C14,Undefined,0,38,IO_L19P_T3_35,19P_T3_35,Err:502,
Gate-L,19N_T3_VREF_35,C13,Undefined,0,39,IO_L19N_T3_VREF_35,19N_T3_VREF_35,Err:502,
Gate-L,20P_T3_AD6P_35,C12,Undefined,0,40,IO_L20P_T3_AD6P_35,20P_T3_AD6P_35,Err:502,
Gate-L,20N_T3_AD6N_35,B12,Undefined,0,41,IO_L20N_T3_AD6N_35,20N_T3_AD6N_35,Err:502,
Gate-L,21P_T3_DQS_AD14,B15,Undefined,0,42,IO_L21P_T3_DQS_AD14P_35,21P_T3_DQS_AD14P_35,,
Gate-L,21N_T3_DQS_AD14,A15,Undefined,0,43,IO_L21N_T3_DQS_AD14N_35,21N_T3_DQS_AD14N_35,,
Gate-L,22P_T3_AD7P_35,C11,Undefined,0,44,IO_L22P_T3_AD7P_35,22P_T3_AD7P_35,Err:502,
Gate-L,22N_T3_AD7N_35,B11,Undefined,0,45,IO_L22N_T3_AD7N_35,22N_T3_AD7N_35,Err:502,
Gate-L,23P_T3_35,B14,Undefined,0,46,IO_L23P_T3_35,23P_T3_35,Err:502,
Gate-L,23N_T3_35,A14,Undefined,0,47,IO_L23N_T3_35,23N_T3_35,Err:502,
Gate-L,24P_T3_AD15P_35,A13,Undefined,0,48,IO_L24P_T3_AD15P_35,24P_T3_AD15P_35,,
Gate-L,24N_T3_AD15N_35,A12,Undefined,0,49,IO_L24N_T3_AD15N_35,24N_T3_AD15N_35,,
Gate-L,25_VRP_35,M16,Undefined,0,50,IO_25_VRP_35,25_VRP_35,Err:502,
Gate-M,GTX_TXP3_109,AK2,Undefined,0,1,MGTXTXP3_109,GTX_TXP3_109,Err:502,
Gate-M,GTX_RXP3_109,AE8,Undefined,0,2,MGTXRXP3_109,GTX_RXP3_109,Err:502,
Gate-M,GTX_TXN3_109,AK1,Undefined,0,3,MGTXTXN3_109,GTX_TXN3_109,Err:502,
Gate-M,GTX_RXN3_109,AE7,Undefined,0,4,MGTXRXN3_109,GTX_RXN3_109,Err:502,
Gate-M,GTX_TXP2_109,AJ4,Undefined,0,5,MGTXTXP2_109,GTX_TXP2_109,Err:502,
Gate-M,GTX_RXP2_109,AG8,Undefined,0,6,MGTXRXP2_109,GTX_RXP2_109,Err:502,
Gate-M,GTX_TXN2_109,AJ3,Undefined,0,7,MGTXTXN2_109,GTX_TXN2_109,Err:502,
Gate-M,GTX_EFCLK0P_109,AD10,Undefined,0,8,MGTREFCLK0P_109,GTX_EFCLK0P_109,,
Gate-M,GTX_RXN2_109,AG7,Undefined,0,9,MGTXRXN2_109,GTX_RXN2_109,Err:502,
Gate-M,GTX_EFCLK0N_109,AD9,Undefined,0,10,MGTREFCLK0N_109,GTX_EFCLK0N_109,,
Gate-M,GTX_EFCLK1N_109,AF9,Undefined,0,11,MGTREFCLK1N_109,GTX_EFCLK1N_109,,
Gate-M,GTX_EFCLK1P_109,AF10,Undefined,0,12,MGTREFCLK1P_109,GTX_EFCLK1P_109,,
Gate-M,GTX_TXP1_109,AK6,Undefined,0,13,MGTXTXP1_109,GTX_TXP1_109,Err:502,
Gate-M,GTX_RXP1_109,AJ8,Undefined,0,14,MGTXRXP1_109,GTX_RXP1_109,Err:502,
Gate-M,GTX_TXN1_109,AK5,Undefined,0,15,MGTXTXN1_109,GTX_TXN1_109,Err:502,
Gate-M,GTX_RXN1_109,AJ7,Undefined,0,16,MGTXRXN1_109,GTX_RXN1_109,Err:502,
Gate-M,GTX_TXP0_109,AK10,Undefined,0,17,MGTXTXP0_109,GTX_TXP0_109,Err:502,
Gate-M,GTX_RXP0_109,AH10,Undefined,0,18,MGTXRXP0_109,GTX_RXP0_109,Err:502,
Gate-M,GTX_TXN0_109,AK9,Undefined,0,19,MGTXTXN0_109,GTX_TXN0_109,Err:502,
Gate-M,GTX_RXN0_109,AH9,Undefined,0,20,MGTXRXN0_109,GTX_RXN0_109,Err:502,
Gate-N,GTX_TXP3_110,AD2,Undefined,0,1,MGTXTXP3_110,GTX_TXP3_110,Err:502,
Gate-N,GTX_RXP3_110,AD6,Undefined,0,2,MGTXRXP3_110,GTX_RXP3_110,Err:502,
Gate-N,GTX_TXN3_110,AD1,Undefined,0,3,MGTXTXN3_110,GTX_TXN3_110,Err:502,
Gate-N,GTX_RXN3_110,AD5,Undefined,0,4,MGTXRXN3_110,GTX_RXN3_110,Err:502,
Gate-N,GTX_TXP2_110,AE4,Undefined,0,5,MGTXTXP2_110,GTX_TXP2_110,Err:502,
Gate-N,GTX_RXP2_110,AF6,Undefined,0,6,MGTXRXP2_110,GTX_RXP2_110,Err:502,
Gate-N,GTX_TXN2_110,AE3,Undefined,0,7,MGTXTXN2_110,GTX_TXN2_110,Err:502,
Gate-N,GTX_EFCLK0P_110,AA8,Undefined,0,8,MGTREFCLK0P_110,GTX_EFCLK0P_110,,
Gate-N,GTX_RXN2_110,AF5,Undefined,0,9,MGTXRXN2_110,GTX_RXN2_110,Err:502,
Gate-N,GTX_EFCLK0N_110,AA7,Undefined,0,10,MGTREFCLK0N_110,GTX_EFCLK0N_110,,
Gate-N,GTX_EFCLK1N_110,AC7,Undefined,0,11,MGTREFCLK1N_110,GTX_EFCLK1N_110,,
Gate-N,GTX_EFCLK1P_110,AC8,Undefined,0,12,MGTREFCLK1P_110,GTX_EFCLK1P_110,,
Gate-N,GTX_TXP1_110,AF2,Undefined,0,13,MGTXTXP1_110,GTX_TXP1_110,Err:502,
Gate-N,GTX_RXP1_110,AG4,Undefined,0,14,MGTXRXP1_110,GTX_RXP1_110,Err:502,
Gate-N,GTX_TXN1_110,AF1,Undefined,0,15,MGTXTXN1_110,GTX_TXN1_110,Err:502,
Gate-N,GTX_RXN1_110,AG3,Undefined,0,16,MGTXRXN1_110,GTX_RXN1_110,Err:502,
Gate-N,GTX_TXP0_110,AH2,Undefined,0,17,MGTXTXP0_110,GTX_TXP0_110,Err:502,
Gate-N,GTX_RXP0_110,AH6,Undefined,0,18,MGTXRXP0_110,GTX_RXP0_110,Err:502,
Gate-N,GTX_TXN0_110,AH1,Undefined,0,19,MGTXTXN0_110,GTX_TXN0_110,Err:502,
Gate-N,GTX_RXN0_110,AH5,Undefined,0,20,MGTXRXN0_110,GTX_RXN0_110,Err:502,
Gate-O,GTX_TXP3_111,V2,Undefined,0,1,MGTXTXP3_111,GTX_TXP3_111,Err:502,
Gate-O,GTX_RXP3_111,AA4,Undefined,0,2,MGTXRXP3_111,GTX_RXP3_111,Err:502,
Gate-O,GTX_TXN3_111,V1,Undefined,0,3,MGTXTXN3_111,GTX_TXN3_111,Err:502,
Gate-O,GTX_RXN3_111,AA3,Undefined,0,4,MGTXRXN3_111,GTX_RXN3_111,Err:502,
Gate-O,GTX_TXP2_111,W4,Undefined,0,5,MGTXTXP2_111,GTX_TXP2_111,Err:502,
Gate-O,GTX_RXP2_111,Y6,Undefined,0,6,MGTXRXP2_111,GTX_RXP2_111,Err:502,
Gate-O,GTX_TXN2_111,W3,Undefined,0,7,MGTXTXN2_111,GTX_TXN2_111,Err:502,
Gate-O,GTX_EFCLK0P_111,U8,Undefined,0,8,MGTREFCLK0P_111,GTX_EFCLK0P_111,,
Gate-O,GTX_RXN2_111,Y5,Undefined,0,9,MGTXRXN2_111,GTX_RXN2_111,Err:502,
Gate-O,GTX_EFCLK0N_111,U7,Undefined,0,10,MGTREFCLK0N_111,GTX_EFCLK0N_111,,
Gate-O,GTX_EFCLK1N_111,W7,Undefined,0,11,MGTREFCLK1N_111,GTX_EFCLK1N_111,,
Gate-O,GTX_EFCLK1P_111,W8,Undefined,0,12,MGTREFCLK1P_111,GTX_EFCLK1P_111,,
Gate-O,GTX_TXP1_111,Y2,Undefined,0,13,MGTXTXP1_111,GTX_TXP1_111,Err:502,
Gate-O,GTX_RXP1_111,AB6,Undefined,0,14,MGTXRXP1_111,GTX_RXP1_111,Err:502,
Gate-O,GTX_TXN1_111,Y1,Undefined,0,15,MGTXTXN1_111,GTX_TXN1_111,Err:502,
Gate-O,GTX_RXN1_111,AB5,Undefined,0,16,MGTXRXN1_111,GTX_RXN1_111,Err:502,
Gate-O,GTX_TXP0_111,AB2,Undefined,0,17,MGTXTXP0_111,GTX_TXP0_111,Err:502,
Gate-O,GTX_RXP0_111,AC4,Undefined,0,18,MGTXRXP0_111,GTX_RXP0_111,Err:502,
Gate-O,GTX_TXN0_111,AB1,Undefined,0,19,MGTXTXN0_111,GTX_TXN0_111,Err:502,
Gate-O,GTX_RXN0_111,AC3,Undefined,0,20,MGTXRXN0_111,GTX_RXN0_111,Err:502,
Gate-P,GTX_TXP3_112,N4,Undefined,0,1,MGTXTXP3_112,GTX_TXP3_112,Err:502,
Gate-P,GTX_RXP3_112,P6,Undefined,0,2,MGTXRXP3_112,GTX_RXP3_112,Err:502,
Gate-P,GTX_TXN3_112,N3,Undefined,0,3,MGTXTXN3_112,GTX_TXN3_112,Err:502,
Gate-P,GTX_RXN3_112,P5,Undefined,0,4,MGTXRXN3_112,GTX_RXN3_112,Err:502,
Gate-P,GTX_TXP2_112,P2,Undefined,0,5,MGTXTXP2_112,GTX_TXP2_112,Err:502,
Gate-P,GTX_RXP2_112,T6,Undefined,0,6,MGTXRXP2_112,GTX_RXP2_112,Err:502,
Gate-P,GTX_TXN2_112,P1,Undefined,0,7,MGTXTXN2_112,GTX_TXN2_112,Err:502,
Gate-P,GTX_EFCLK0P_112,N8,Undefined,0,8,MGTREFCLK0P_112,GTX_EFCLK0P_112,,
Gate-P,GTX_RXN2_112,T5,Undefined,0,9,MGTXRXN2_112,GTX_RXN2_112,Err:502,
Gate-T,GTX_VTTRCAL_112,AB10,Undefined,0,1,MGTAVTTRCAL_112,GTX_VTTRCAL_112,,
Gate-P,GTX_EFCLK0N_112,N7,Undefined,0,10,MGTREFCLK0N_112,GTX_EFCLK0N_112,,
Gate-T,GTX_REF_112,AB9,Undefined,0,2,MGTRREF_112,GTX_REF_112,Err:502,
Gate-P,GTX_EFCLK1N_112,R7,Undefined,0,11,MGTREFCLK1N_112,GTX_EFCLK1N_112,,
Gate-P,GTX_EFCLK1P_112,R8,Undefined,0,12,MGTREFCLK1P_112,GTX_EFCLK1P_112,,
Gate-P,GTX_TXP1_112,R4,Undefined,0,13,MGTXTXP1_112,GTX_TXP1_112,Err:502,
Gate-P,GTX_RXP1_112,U4,Undefined,0,14,MGTXRXP1_112,GTX_RXP1_112,Err:502,
Gate-P,GTX_TXN1_112,R3,Undefined,0,15,MGTXTXN1_112,GTX_TXN1_112,Err:502,
Gate-P,GTX_RXN1_112,U3,Undefined,0,16,MGTXRXN1_112,GTX_RXN1_112,Err:502,
Gate-P,GTX_TXP0_112,T2,Undefined,0,17,MGTXTXP0_112,GTX_TXP0_112,Err:502,
Gate-P,GTX_RXP0_112,V6,Undefined,0,18,MGTXRXP0_112,GTX_RXP0_112,Err:502,
Gate-P,GTX_TXN0_112,T1,Undefined,0,19,MGTXTXN0_112,GTX_TXN0_112,Err:502,
Gate-P,GTX_RXN0_112,V5,Undefined,0,20,MGTXRXN0_112,GTX_RXN0_112,Err:502,
Gate-Q,PS_PORB_500_D21,D21,Undefined,0,1,PS_PORB_500,PS_PORB_500,,
Gate-Q,PS_CLK_500_A22,A22,Undefined,0,2,PS_CLK_500,PS_CLK_500,Err:502,
Gate-Q,MIO0_500_F24,F24,Undefined,0,3,PS_MIO0_500,MIO0_500,Err:502,
Gate-Q,MIO1_500_D23,D23,Undefined,0,4,PS_MIO1_500,MIO1_500,Err:502,
Gate-Q,MIO2_500_F23,F23,Undefined,0,5,PS_MIO2_500,MIO2_500,Err:502,
Gate-Q,MIO3_500_C23,C23,Undefined,0,6,PS_MIO3_500,MIO3_500,Err:502,
Gate-Q,MIO4_500_E23,E23,Undefined,0,7,PS_MIO4_500,MIO4_500,Err:502,
Gate-Q,MIO5_500_C24,C24,Undefined,0,8,PS_MIO5_500,MIO5_500,Err:502,
Gate-Q,MIO6_500_D24,D24,Undefined,0,9,PS_MIO6_500,MIO6_500,Err:502,
Gate-Q,MIO7_500_B24,B24,Undefined,0,10,PS_MIO7_500,MIO7_500,Err:502,
Gate-Q,MIO8_500_C21,C21,Undefined,0,11,PS_MIO8_500,MIO8_500,Err:502,
Gate-Q,MIO9_500_A24,A24,Undefined,0,12,PS_MIO9_500,MIO9_500,Err:502,
Gate-Q,MIO10_500_E22,E22,Undefined,0,13,PS_MIO10_500,MIO10_500,Err:502,
Gate-Q,MIO11_500_A23,A23,Undefined,0,14,PS_MIO11_500,MIO11_500,Err:502,
Gate-Q,MIO12_500_E21,E21,Undefined,0,15,PS_MIO12_500,MIO12_500,Err:502,
Gate-Q,MIO13_500_F22,F22,Undefined,0,16,PS_MIO13_500,MIO13_500,Err:502,
Gate-Q,MIO14_500_B22,B22,Undefined,0,17,PS_MIO14_500,MIO14_500,Err:502,
Gate-Q,MIO15_500_C22,C22,Undefined,0,18,PS_MIO15_500,MIO15_500,Err:502,
Gate-R,MIO53_501_C18,C18,Undefined,0,1,PS_MIO53_501,MIO53_501,Err:502,
Gate-R,MIO52_501_D19,D19,Undefined,0,2,PS_MIO52_501,MIO52_501,Err:502,
Gate-R,MIO51_501_F19,F19,Undefined,0,3,PS_MIO51_501,MIO51_501,Err:502,
Gate-R,MIO50_501_A19,A19,Undefined,0,4,PS_MIO50_501,MIO50_501,Err:502,
Gate-R,MIO49_501_D18,D18,Undefined,0,5,PS_MIO49_501,MIO49_501,Err:502,
Gate-R,MIO48_501_C19,C19,Undefined,0,6,PS_MIO48_501,MIO48_501,Err:502,
Gate-R,MIO47_501_A18,A18,Undefined,0,7,PS_MIO47_501,MIO47_501,Err:502,
Gate-R,MIO46_501_F20,F20,Undefined,0,8,PS_MIO46_501,MIO46_501,Err:502,
Gate-R,MIO45_501_H18,H18,Undefined,0,9,PS_MIO45_501,MIO45_501,Err:502,
Gate-R,MIO44_501_E20,E20,Undefined,0,10,PS_MIO44_501,MIO44_501,Err:502,
Gate-R,MIO43_501_E18,E18,Undefined,0,11,PS_MIO43_501,MIO43_501,Err:502,
Gate-R,MIO42_501_D20,D20,Undefined,0,12,PS_MIO42_501,MIO42_501,Err:502,
Gate-R,MIO41_501_J18,J18,Undefined,0,13,PS_MIO41_501,MIO41_501,Err:502,
Gate-R,MIO40_501_B20,B20,Undefined,0,14,PS_MIO40_501,MIO40_501,Err:502,
Gate-R,MIO39_501_F18,F18,Undefined,0,15,PS_MIO39_501,MIO39_501,Err:502,
Gate-R,MIO38_501_A20,A20,Undefined,0,16,PS_MIO38_501,MIO38_501,Err:502,
Gate-R,MIO37_501_B21,B21,Undefined,0,17,PS_MIO37_501,MIO37_501,Err:502,
Gate-R,MIO36_501_H17,H17,Undefined,0,18,PS_MIO36_501,MIO36_501,Err:502,
Gate-R,MIO35_501_G21,G21,Undefined,0,19,PS_MIO35_501,MIO35_501,Err:502,
Gate-R,MIO34_501_K18,K18,Undefined,0,20,PS_MIO34_501,MIO34_501,Err:502,
Gate-R,MIO33_501_G22,G22,Undefined,0,21,PS_MIO33_501,MIO33_501,Err:502,
Gate-R,MIO32_501_K17,K17,Undefined,0,22,PS_MIO32_501,MIO32_501,Err:502,
Gate-R,MIO31_501_H21,H21,Undefined,0,23,PS_MIO31_501,MIO31_501,Err:502,
Gate-R,MIO30_501_L18,L18,Undefined,0,24,PS_MIO30_501,MIO30_501,Err:502,
Gate-R,MIO29_501_H22,H22,Undefined,0,25,PS_MIO29_501,MIO29_501,Err:502,
Gate-R,MIO28_501_L17,L17,Undefined,0,26,PS_MIO28_501,MIO28_501,Err:502,
Gate-R,MIO27_501_G20,G20,Undefined,0,27,PS_MIO27_501,MIO27_501,Err:502,
Gate-R,MIO26_501_M17,M17,Undefined,0,28,PS_MIO26_501,MIO26_501,Err:502,
Gate-R,MIO25_501_G19,G19,Undefined,0,29,PS_MIO25_501,MIO25_501,Err:502,
Gate-R,MIO24_501_M19,M19,Undefined,0,30,PS_MIO24_501,MIO24_501,Err:502,
Gate-R,MIO23_501_J21,J21,Undefined,0,31,PS_MIO23_501,MIO23_501,Err:502,
Gate-R,MIO22_501_L20,L20,Undefined,0,32,PS_MIO22_501,MIO22_501,Err:502,
Gate-R,MIO21_501_J19,J19,Undefined,0,33,PS_MIO21_501,MIO21_501,Err:502,
Gate-R,MIO20_501_M20,M20,Undefined,0,34,PS_MIO20_501,MIO20_501,Err:502,
Gate-R,MIO19_501_J20,J20,Undefined,0,35,PS_MIO19_501,MIO19_501,Err:502,
Gate-R,MIO18_501_K20,K20,Undefined,0,36,PS_MIO18_501,MIO18_501,Err:502,
Gate-R,MIO17_501_K21,K21,Undefined,0,37,PS_MIO17_501,MIO17_501,Err:502,
Gate-R,MIO16_501_L19,L19,Undefined,0,38,PS_MIO16_501,MIO16_501,Err:502,
Gate-R,SRST_B_501_B19,B19,Undefined,0,39,PS_SRST_B_501,SRST_B_501,Err:502,
Gate-R,MIO_VREF501_H19,H19,Undefined,0,40,PS_MIO_VREF_501,MIO_VREF_501,,
Gate-S,DDR_DRST_B_502,F25,Undefined,0,1,PS_DDR_DRST_B_502,DDR_DRST_B_502,Err:502,
Gate-S,DDR_DQ1_502,E25,Undefined,0,2,PS_DDR_DQ1_502,DDR_DQ1_502,Err:502,
Gate-S,DDR_DQ0_502,A25,Undefined,0,3,PS_DDR_DQ0_502,DDR_DQ0_502,Err:502,
Gate-S,DDR_DQ3_502,D25,Undefined,0,4,PS_DDR_DQ3_502,DDR_DQ3_502,Err:502,
Gate-S,DDR_DQ2_502,B27,Undefined,0,5,PS_DDR_DQ2_502,DDR_DQ2_502,Err:502,
Gate-S,DDR_DM0_502,C27,Undefined,0,6,PS_DDR_DM0_502,DDR_DM0_502,Err:502,
Gate-S,DDR_DQS_N0_502,B26,Undefined,0,7,PS_DDR_DQS_N0_502,DDR_DQS_N0_502,Err:502,
Gate-S,DDR_DQS_P0_502,C26,Undefined,0,8,PS_DDR_DQS_P0_502,DDR_DQS_P0_502,Err:502,
Gate-S,DDR_DQ5_502,E26,Undefined,0,9,PS_DDR_DQ5_502,DDR_DQ5_502,Err:502,
Gate-S,DDR_DQ4_502,B25,Undefined,0,10,PS_DDR_DQ4_502,DDR_DQ4_502,Err:502,
Gate-S,DDR_DQ7_502,E27,Undefined,0,11,PS_DDR_DQ7_502,DDR_DQ7_502,Err:502,
Gate-S,DDR_DQ6_502,D26,Undefined,0,12,PS_DDR_DQ6_502,DDR_DQ6_502,Err:502,
Gate-S,DDR_DQ9_502,A27,Undefined,0,13,PS_DDR_DQ9_502,DDR_DQ9_502,Err:502,
Gate-S,DDR_DQ8_502,A29,Undefined,0,14,PS_DDR_DQ8_502,DDR_DQ8_502,Err:502,
Gate-S,DDR_DQ11_502,A28,Undefined,0,15,PS_DDR_DQ11_502,DDR_DQ11_502,Err:502,
Gate-S,DDR_DQ10_502,A30,Undefined,0,16,PS_DDR_DQ10_502,DDR_DQ10_502,Err:502,
Gate-S,DDR_DM1_502,B30,Undefined,0,17,PS_DDR_DM1_502,DDR_DM1_502,Err:502,
Gate-S,DDR_DQS_N1_502,B29,Undefined,0,18,PS_DDR_DQS_N1_502,DDR_DQS_N1_502,Err:502,
Gate-S,DDR_DQS_P1_502,C29,Undefined,0,19,PS_DDR_DQS_P1_502,DDR_DQS_P1_502,Err:502,
Gate-S,DDR_DQ13_502,D30,Undefined,0,20,PS_DDR_DQ13_502,DDR_DQ13_502,Err:502,
Gate-S,DDR_DQ12_502,C28,Undefined,0,21,PS_DDR_DQ12_502,DDR_DQ12_502,Err:502,
Gate-S,DDR_DQ15_502,D29,Undefined,0,22,PS_DDR_DQ15_502,DDR_DQ15_502,Err:502,
Gate-S,DDR_DQ14_502,D28,Undefined,0,23,PS_DDR_DQ14_502,DDR_DQ14_502,Err:502,
Gate-S,DDR_A13_502,H23,Undefined,0,24,PS_DDR_A13_502,DDR_A13_502,Err:502,
Gate-S,DDR_A14_502,J24,Undefined,0,25,PS_DDR_A14_502,DDR_A14_502,Err:502,
Gate-S,DDR_A11_502,H24,Undefined,0,26,PS_DDR_A11_502,DDR_A11_502,Err:502,
Gate-S,DDR_A12_502,K23,Undefined,0,27,PS_DDR_A12_502,DDR_A12_502,Err:502,
Gate-S,DDR_A9_502,J23,Undefined,0,28,PS_DDR_A9_502,DDR_A9_502,Err:502,
Gate-S,DDR_A10_502,G26,Undefined,0,29,PS_DDR_A10_502,DDR_A10_502,Err:502,
Gate-S,DDR_A7_502,K22,Undefined,0,30,PS_DDR_A7_502,DDR_A7_502,Err:502,
Gate-S,DDR_A8_502,F27,Undefined,0,31,PS_DDR_A8_502,DDR_A8_502,Err:502,
Gate-S,DDR_A5_502,G24,Undefined,0,32,PS_DDR_A5_502,DDR_A5_502,Err:502,
Gate-S,DDR_A6_502,H26,Undefined,0,33,PS_DDR_A6_502,DDR_A6_502,Err:502,
Gate-S,DDR_A3_502,G25,Undefined,0,34,PS_DDR_A3_502,DDR_A3_502,Err:502,
Gate-S,DDR_A4_502,J26,Undefined,0,35,PS_DDR_A4_502,DDR_A4_502,Err:502,
Gate-S,DDR_VRP_502,M21,Undefined,0,36,PS_DDR_VRP_502,DDR_VRP_502,Err:502,
Gate-S,DDR_VRN_502,N21,Undefined,0,37,PS_DDR_VRN_502,DDR_VRN_502,Err:502,
Gate-S,DDR_CKP_502,K25,Undefined,0,38,PS_DDR_CKP_502,DDR_CKP_502,Err:502,
Gate-S,DDR_CKN_502,J25,Undefined,0,39,PS_DDR_CKN_502,DDR_CKN_502,Err:502,
Gate-S,DDR_A2_502,L27,Undefined,0,40,PS_DDR_A2_502,DDR_A2_502,Err:502,
Gate-S,DDR_A1_502,K26,Undefined,0,41,PS_DDR_A1_502,DDR_A1_502,Err:502,
Gate-S,DDR_A0_502,L25,Undefined,0,42,PS_DDR_A0_502,DDR_A0_502,Err:502,
Gate-S,DDR_BA2_502,M25,Undefined,0,43,PS_DDR_BA2_502,DDR_BA2_502,Err:502,
Gate-S,DDR_BA1_502,M26,Undefined,0,44,PS_DDR_BA1_502,DDR_BA1_502,Err:502,
Gate-S,DDR_BA0_502,M27,Undefined,0,45,PS_DDR_BA0_502,DDR_BA0_502,Err:502,
Gate-S,DDR_ODT_502,L23,Undefined,0,46,PS_DDR_ODT_502,DDR_ODT_502,Err:502,
Gate-S,DDR_CS_B_502,N22,Undefined,0,47,PS_DDR_CS_B_502,DDR_CS_B_502,Err:502,
Gate-S,DDR_CKE_502,M22,Undefined,0,48,PS_DDR_CKE_502,DDR_CKE_502,Err:502,
Gate-S,DDR_WE_B_502,N23,Undefined,0,49,PS_DDR_WE_B_502,DDR_WE_B_502,Err:502,
Gate-S,DDR_CAS_B_502,M24,Undefined,0,50,PS_DDR_CAS_B_502,DDR_CAS_B_502,Err:502,
Gate-S,DDR_RAS_B_502,N24,Undefined,0,51,PS_DDR_RAS_B_502,DDR_RAS_B_502,Err:502,
Gate-S,DDR_DQ16_502,H27,Undefined,0,52,PS_DDR_DQ16_502,DDR_DQ16_502,Err:502,
Gate-S,DDR_DQ17_502,G27,Undefined,0,53,PS_DDR_DQ17_502,DDR_DQ17_502,Err:502,
Gate-S,DDR_DQ18_502,H28,Undefined,0,54,PS_DDR_DQ18_502,DDR_DQ18_502,Err:502,
Gate-S,DDR_DQ19_502,E28,Undefined,0,55,PS_DDR_DQ19_502,DDR_DQ19_502,Err:502,
Gate-S,DDR_DM2_502,H29,Undefined,0,56,PS_DDR_DM2_502,DDR_DM2_502,Err:502,
Gate-S,DDR_DQS_P2_502,G29,Undefined,0,57,PS_DDR_DQS_P2_502,DDR_DQS_P2_502,Err:502,
Gate-S,DDR_DQS_N2_502,F29,Undefined,0,58,PS_DDR_DQS_N2_502,DDR_DQS_N2_502,Err:502,
Gate-S,DDR_DQ20_502,E30,Undefined,0,59,PS_DDR_DQ20_502,DDR_DQ20_502,Err:502,
Gate-S,DDR_DQ21_502,F28,Undefined,0,60,PS_DDR_DQ21_502,DDR_DQ21_502,Err:502,
Gate-S,DDR_DQ22_502,G30,Undefined,0,61,PS_DDR_DQ22_502,DDR_DQ22_502,Err:502,
Gate-S,DDR_DQ23_502,F30,Undefined,0,62,PS_DDR_DQ23_502,DDR_DQ23_502,Err:502,
Gate-S,DDR_DQ24_502,J29,Undefined,0,63,PS_DDR_DQ24_502,DDR_DQ24_502,Err:502,
Gate-S,DDR_DQ25_502,K27,Undefined,0,64,PS_DDR_DQ25_502,DDR_DQ25_502,Err:502,
Gate-S,DDR_DQ26_502,J30,Undefined,0,65,PS_DDR_DQ26_502,DDR_DQ26_502,Err:502,
Gate-S,DDR_DQ27_502,J28,Undefined,0,66,PS_DDR_DQ27_502,DDR_DQ27_502,Err:502,
Gate-S,DDR_DM3_502,K28,Undefined,0,67,PS_DDR_DM3_502,DDR_DM3_502,Err:502,
Gate-S,DDR_DQS_P3_502,L28,Undefined,0,68,PS_DDR_DQS_P3_502,DDR_DQS_P3_502,Err:502,
Gate-S,DDR_DQS_N3_502,L29,Undefined,0,69,PS_DDR_DQS_N3_502,DDR_DQS_N3_502,Err:502,
Gate-S,DDR_DQ28_502,K30,Undefined,0,70,PS_DDR_DQ28_502,DDR_DQ28_502,Err:502,
Gate-S,DDR_DQ29_502,M29,Undefined,0,71,PS_DDR_DQ29_502,DDR_DQ29_502,Err:502,
Gate-S,DDR_DQ30_502,L30,Undefined,0,72,PS_DDR_DQ30_502,DDR_DQ30_502,Err:502,
Gate-S,DDR_DQ31_502,M30,Undefined,0,73,PS_DDR_DQ31_502,DDR_DQ31_502,Err:502,
Gate-B,MGTAVCC_AA6,AA6,Power,0,1,MGTAVCC,MGTAVCC,Err:502,
Gate-B,MGTAVCC_AB8,AB8,Power,0,2,MGTAVCC,MGTAVCC,Err:502,
Gate-B,MGTAVCC_AC10,AC10,Power,0,3,MGTAVCC,MGTAVCC,Err:502,
Gate-B,MGTAVCC_AC6,AC6,Power,0,4,MGTAVCC,MGTAVCC,Err:502,
Gate-B,MGTAVCC_AD8,AD8,Power,0,5,MGTAVCC,MGTAVCC,Err:502,
Gate-B,MGTAVCC_AE10,AE10,Power,0,6,MGTAVCC,MGTAVCC,Err:502,
Gate-B,MGTAVCC_AE6,AE6,Power,0,7,MGTAVCC,MGTAVCC,Err:502,
Gate-B,MGTAVCC_AF8,AF8,Power,0,8,MGTAVCC,MGTAVCC,Err:502,
Gate-B,MGTAVCC_AG10,AG10,Power,0,9,MGTAVCC,MGTAVCC,Err:502,
Gate-B,MGTAVCC_AH8,AH8,Power,0,10,MGTAVCC,MGTAVCC,Err:502,
Gate-B,MGTAVCC_AJ10,AJ10,Power,0,11,MGTAVCC,MGTAVCC,Err:502,
Gate-B,MGTAVCC_N6,N6,Power,0,12,MGTAVCC,MGTAVCC,Err:502,
Gate-B,MGTAVCC_P8,P8,Power,0,13,MGTAVCC,MGTAVCC,Err:502,
Gate-B,MGTAVCC_R6,R6,Power,0,14,MGTAVCC,MGTAVCC,Err:502,
Gate-B,MGTAVCC_U6,U6,Power,0,15,MGTAVCC,MGTAVCC,Err:502,
Gate-B,MGTAVCC_W6,W6,Power,0,16,MGTAVCC,MGTAVCC,Err:502,
Gate-B,MGTAVCC_Y8,Y8,Power,0,17,MGTAVCC,MGTAVCC,Err:502,
Gate-B,MGTAVTT_AA2,AA2,Power,0,18,MGTAVTT,MGTAVTT,Err:502,
Gate-B,MGTAVTT_AB4,AB4,Power,0,19,MGTAVTT,MGTAVTT,Err:502,
Gate-B,MGTAVTT_AC2,AC2,Power,0,20,MGTAVTT,MGTAVTT,Err:502,
Gate-B,MGTAVTT_AD4,AD4,Power,0,21,MGTAVTT,MGTAVTT,Err:502,
Gate-B,MGTAVTT_AE2,AE2,Power,0,22,MGTAVTT,MGTAVTT,Err:502,
Gate-B,MGTAVTT_AF4,AF4,Power,0,23,MGTAVTT,MGTAVTT,Err:502,
Gate-B,MGTAVTT_AG2,AG2,Power,0,24,MGTAVTT,MGTAVTT,Err:502,
Gate-B,MGTAVTT_AG6,AG6,Power,0,25,MGTAVTT,MGTAVTT,Err:502,
Gate-B,MGTAVTT_AH4,AH4,Power,0,26,MGTAVTT,MGTAVTT,Err:502,
Gate-B,MGTAVTT_AJ2,AJ2,Power,0,27,MGTAVTT,MGTAVTT,Err:502,
Gate-B,MGTAVTT_AJ6,AJ6,Power,0,28,MGTAVTT,MGTAVTT,Err:502,
Gate-B,MGTAVTT_AK4,AK4,Power,0,29,MGTAVTT,MGTAVTT,Err:502,
Gate-B,MGTAVTT_AK8,AK8,Power,0,30,MGTAVTT,MGTAVTT,Err:502,
Gate-B,MGTAVTT_N2,N2,Power,0,31,MGTAVTT,MGTAVTT,Err:502,
Gate-B,MGTAVTT_P4,P4,Power,0,32,MGTAVTT,MGTAVTT,Err:502,
Gate-B,MGTAVTT_R2,R2,Power,0,33,MGTAVTT,MGTAVTT,Err:502,
Gate-B,MGTAVTT_T4,T4,Power,0,34,MGTAVTT,MGTAVTT,Err:502,
Gate-B,MGTAVTT_U2,U2,Power,0,35,MGTAVTT,MGTAVTT,Err:502,
Gate-B,MGTAVTT_V4,V4,Power,0,36,MGTAVTT,MGTAVTT,Err:502,
Gate-B,MGTAVTT_W2,W2,Power,0,37,MGTAVTT,MGTAVTT,Err:502,
Gate-B,MGTAVTT_Y4,Y4,Power,0,38,MGTAVTT,MGTAVTT,Err:502,
Gate-B,MGTVCCAUX_T7,T7,Power,0,39,MGTVCCAUX,MGTVCCAUX,Err:502,
Gate-B,MGTVCCAUX_V7,V7,Power,0,40,MGTVCCAUX,MGTVCCAUX,Err:502,
Gate-A,GND_A1,A1,Ground,0,1,GND,GND,Err:502,
Gate-A,GND_A11,A11,Ground,0,2,GND,GND,Err:502,
Gate-A,GND_A21,A21,Ground,0,3,GND,GND,Err:502,
Gate-A,GND_AA1,AA1,Ground,0,4,GND,GND,Err:502,
Gate-A,GND_AA10,AA10,Ground,0,5,GND,GND,Err:502,
Gate-A,GND_AA11,AA11,Ground,0,6,GND,GND,Err:502,
Gate-A,GND_AA21,AA21,Ground,0,7,GND,GND,Err:502,
Gate-A,GND_AA5,AA5,Ground,0,8,GND,GND,Err:502,
Gate-A,GND_AB11,AB11,Ground,0,9,GND,GND,Err:502,
Gate-A,GND_AB18,AB18,Ground,0,10,GND,GND,Err:502,
Gate-A,GND_AB28,AB28,Ground,0,11,GND,GND,Err:502,
Gate-A,GND_AB3,AB3,Ground,0,12,GND,GND,Err:502,
Gate-A,GND_AB7,AB7,Ground,0,13,GND,GND,Err:502,
Gate-A,GND_AC1,AC1,Ground,0,14,GND,GND,Err:502,
Gate-A,GND_AC11,AC11,Ground,0,15,GND,GND,Err:502,
Gate-A,GND_AC15,AC15,Ground,0,16,GND,GND,Err:502,
Gate-A,GND_AC25,AC25,Ground,0,17,GND,GND,Err:502,
Gate-A,GND_AC5,AC5,Ground,0,18,GND,GND,Err:502,
Gate-A,GND_AC9,AC9,Ground,0,19,GND,GND,Err:502,
Gate-A,GND_AD11,AD11,Ground,0,20,GND,GND,Err:502,
Gate-A,GND_AD12,AD12,Ground,0,21,GND,GND,Err:502,
Gate-A,GND_AD22,AD22,Ground,0,22,GND,GND,Err:502,
Gate-A,GND_AD3,AD3,Ground,0,23,GND,GND,Err:502,
Gate-A,GND_AD7,AD7,Ground,0,24,GND,GND,Err:502,
Gate-A,GND_AE1,AE1,Ground,0,25,GND,GND,Err:502,
Gate-A,GND_AE11,AE11,Ground,0,26,GND,GND,Err:502,
Gate-A,GND_AE19,AE19,Ground,0,27,GND,GND,Err:502,
Gate-A,GND_AE29,AE29,Ground,0,28,GND,GND,Err:502,
Gate-A,GND_AE5,AE5,Ground,0,29,GND,GND,Err:502,
Gate-A,GND_AE9,AE9,Ground,0,30,GND,GND,Err:502,
Gate-A,GND_AF11,AF11,Ground,0,31,GND,GND,Err:502,
Gate-A,GND_AF16,AF16,Ground,0,32,GND,GND,Err:502,
Gate-A,GND_AF26,AF26,Ground,0,33,GND,GND,Err:502,
Gate-A,GND_AF3,AF3,Ground,0,34,GND,GND,Err:502,
Gate-A,GND_AF7,AF7,Ground,0,35,GND,GND,Err:502,
Gate-A,GND_AG1,AG1,Ground,0,36,GND,GND,Err:502,
Gate-A,GND_AG11,AG11,Ground,0,37,GND,GND,Err:502,
Gate-A,GND_AG13,AG13,Ground,0,38,GND,GND,Err:502,
Gate-A,GND_AG23,AG23,Ground,0,39,GND,GND,Err:502,
Gate-A,GND_AG5,AG5,Ground,0,40,GND,GND,Err:502,
Gate-A,GND_AG9,AG9,Ground,0,41,GND,GND,Err:502,
Gate-A,GND_AH11,AH11,Ground,0,42,GND,GND,Err:502,
Gate-A,GND_AH20,AH20,Ground,0,43,GND,GND,Err:502,
Gate-A,GND_AH3,AH3,Ground,0,44,GND,GND,Err:502,
Gate-A,GND_AH30,AH30,Ground,0,45,GND,GND,Err:502,
Gate-A,GND_AH7,AH7,Ground,0,46,GND,GND,Err:502,
Gate-A,GND_AJ1,AJ1,Ground,0,47,GND,GND,Err:502,
Gate-A,GND_AJ11,AJ11,Ground,0,48,GND,GND,Err:502,
Gate-A,GND_AJ17,AJ17,Ground,0,49,GND,GND,Err:502,
Gate-A,GND_AJ27,AJ27,Ground,0,50,GND,GND,Err:502,
Gate-A,GND_AJ5,AJ5,Ground,0,51,GND,GND,Err:502,
Gate-A,GND_AJ9,AJ9,Ground,0,52,GND,GND,Err:502,
Gate-A,GND_AK11,AK11,Ground,0,53,GND,GND,Err:502,
Gate-A,GND_AK14,AK14,Ground,0,54,GND,GND,Err:502,
Gate-A,GND_AK24,AK24,Ground,0,55,GND,GND,Err:502,
Gate-A,GND_AK3,AK3,Ground,0,56,GND,GND,Err:502,
Gate-A,GND_AK7,AK7,Ground,0,57,GND,GND,Err:502,
Gate-A,GND_B18,B18,Ground,0,58,GND,GND,Err:502,
Gate-A,GND_B28,B28,Ground,0,59,GND,GND,Err:502,
Gate-A,GND_B8,B8,Ground,0,60,GND,GND,Err:502,
Gate-A,GND_C15,C15,Ground,0,61,GND,GND,Err:502,
Gate-A,GND_C25,C25,Ground,0,62,GND,GND,Err:502,
Gate-A,GND_C5,C5,Ground,0,63,GND,GND,Err:502,
Gate-A,GND_D12,D12,Ground,0,64,GND,GND,Err:502,
Gate-A,GND_D2,D2,Ground,0,65,GND,GND,Err:502,
Gate-A,GND_D22,D22,Ground,0,66,GND,GND,Err:502,
Gate-A,GND_E19,E19,Ground,0,67,GND,GND,Err:502,
Gate-A,GND_E29,E29,Ground,0,68,GND,GND,Err:502,
Gate-A,GND_E9,E9,Ground,0,69,GND,GND,Err:502,
Gate-A,GND_F16,F16,Ground,0,70,GND,GND,Err:502,
Gate-A,GND_F26,F26,Ground,0,71,GND,GND,Err:502,
Gate-A,GND_F6,F6,Ground,0,72,GND,GND,Err:502,
Gate-A,GND_G13,G13,Ground,0,73,GND,GND,Err:502,
Gate-A,GND_G23,G23,Ground,0,74,GND,GND,Err:502,
Gate-A,GND_G3,G3,Ground,0,75,GND,GND,Err:502,
Gate-A,GND_H10,H10,Ground,0,76,GND,GND,Err:502,
Gate-A,GND_H20,H20,Ground,0,77,GND,GND,Err:502,
Gate-A,GND_H30,H30,Ground,0,78,GND,GND,Err:502,
Gate-A,GND_J17,J17,Ground,0,79,GND,GND,Err:502,
Gate-A,GND_J27,J27,Ground,0,80,GND,GND,Err:502,
Gate-A,GND_J7,J7,Ground,0,81,GND,GND,Err:502,
Gate-A,GND_K14,K14,Ground,0,82,GND,GND,Err:502,
Gate-A,GND_K24,K24,Ground,0,83,GND,GND,Err:502,
Gate-A,GND_K4,K4,Ground,0,84,GND,GND,Err:502,
Gate-A,GND_L11,L11,Ground,0,85,GND,GND,Err:502,
Gate-A,GND_L21,L21,Ground,0,86,GND,GND,Err:502,
Gate-A,GND_M1,M1,Ground,0,87,GND,GND,Err:502,
Gate-A,GND_M14,M14,Ground,0,88,GND,GND,Err:502,
Gate-A,GND_M18,M18,Ground,0,89,GND,GND,Err:502,
Gate-A,GND_M2,M2,Ground,0,90,GND,GND,Err:502,
Gate-A,GND_M28,M28,Ground,0,91,GND,GND,Err:502,
Gate-A,GND_M3,M3,Ground,0,92,GND,GND,Err:502,
Gate-A,GND_M4,M4,Ground,0,93,GND,GND,Err:502,
Gate-A,GND_M5,M5,Ground,0,94,GND,GND,Err:502,
Gate-A,GND_M6,M6,Ground,0,95,GND,GND,Err:502,
Gate-A,GND_M7,M7,Ground,0,96,GND,GND,Err:502,
Gate-A,GND_M8,M8,Ground,0,97,GND,GND,Err:502,
Gate-A,GND_M9,M9,Ground,0,98,GND,GND,Err:502,
Gate-A,GND_N1,N1,Ground,0,99,GND,GND,Err:502,
Gate-A,GND_N11,N11,Ground,0,100,GND,GND,Err:502,
Gate-A,GND_N13,N13,Ground,0,101,GND,GND,Err:502,
Gate-A,GND_N15,N15,Ground,0,102,GND,GND,Err:502,
Gate-A,GND_N17,N17,Ground,0,103,GND,GND,Err:502,
Gate-A,GND_N19,N19,Ground,0,104,GND,GND,Err:502,
Gate-A,GND_N25,N25,Ground,0,105,GND,GND,Err:502,
Gate-A,GND_N5,N5,Ground,0,106,GND,GND,Err:502,
Gate-A,GND_N9,N9,Ground,0,107,GND,GND,Err:502,
Gate-A,GND_P12,P12,Ground,0,108,GND,GND,Err:502,
Gate-A,GND_P16,P16,Ground,0,109,GND,GND,Err:502,
Gate-A,GND_P18,P18,Ground,0,110,GND,GND,Err:502,
Gate-A,GND_P20,P20,Ground,0,111,GND,GND,Err:502,
Gate-A,GND_P22,P22,Ground,0,112,GND,GND,Err:502,
Gate-A,GND_P3,P3,Ground,0,113,GND,GND,Err:502,
Gate-A,GND_P7,P7,Ground,0,114,GND,GND,Err:502,
Gate-A,GND_R1,R1,Ground,0,115,GND,GND,Err:502,
Gate-A,GND_R11,R11,Ground,0,116,GND,GND,Err:502,
Gate-A,GND_R13,R13,Ground,0,117,GND,GND,Err:502,
Gate-A,GND_R17,R17,Ground,0,118,GND,GND,Err:502,
Gate-A,GND_R19,R19,Ground,0,119,GND,GND,Err:502,
Gate-A,GND_R29,R29,Ground,0,120,GND,GND,Err:502,
Gate-A,GND_R5,R5,Ground,0,121,GND,GND,Err:502,
Gate-A,GND_T10,T10,Ground,0,122,GND,GND,Err:502,
Gate-A,GND_T12,T12,Ground,0,123,GND,GND,Err:502,
Gate-A,GND_T16,T16,Ground,0,124,GND,GND,Err:502,
Gate-A,GND_T18,T18,Ground,0,125,GND,GND,Err:502,
Gate-A,GND_T20,T20,Ground,0,126,GND,GND,Err:502,
Gate-A,GND_T26,T26,Ground,0,127,GND,GND,Err:502,
Gate-A,GND_T3,T3,Ground,0,128,GND,GND,Err:502,
Gate-A,GND_T8,T8,Ground,0,129,GND,GND,Err:502,
Gate-A,GND_U1,U1,Ground,0,130,GND,GND,Err:502,
Gate-A,GND_U11,U11,Ground,0,131,GND,GND,Err:502,
Gate-A,GND_U13,U13,Ground,0,132,GND,GND,Err:502,
Gate-A,GND_U17,U17,Ground,0,133,GND,GND,Err:502,
Gate-A,GND_U19,U19,Ground,0,134,GND,GND,Err:502,
Gate-A,GND_U23,U23,Ground,0,135,GND,GND,Err:502,
Gate-A,GND_U5,U5,Ground,0,136,GND,GND,Err:502,
Gate-A,GND_V12,V12,Ground,0,137,GND,GND,Err:502,
Gate-A,GND_V14,V14,Ground,0,138,GND,GND,Err:502,
Gate-A,GND_V16,V16,Ground,0,139,GND,GND,Err:502,
Gate-A,GND_V18,V18,Ground,0,140,GND,GND,Err:502,
Gate-A,GND_V20,V20,Ground,0,141,GND,GND,Err:502,
Gate-A,GND_V3,V3,Ground,0,142,GND,GND,Err:502,
Gate-A,GND_V30,V30,Ground,0,143,GND,GND,Err:502,
Gate-A,GND_V8,V8,Ground,0,144,GND,GND,Err:502,
Gate-A,GND_W1,W1,Ground,0,145,GND,GND,Err:502,
Gate-A,GND_W11,W11,Ground,0,146,GND,GND,Err:502,
Gate-A,GND_W13,W13,Ground,0,147,GND,GND,Err:502,
Gate-A,GND_W15,W15,Ground,0,148,GND,GND,Err:502,
Gate-A,GND_W17,W17,Ground,0,149,GND,GND,Err:502,
Gate-A,GND_W19,W19,Ground,0,150,GND,GND,Err:502,
Gate-A,GND_W27,W27,Ground,0,151,GND,GND,Err:502,
Gate-A,GND_W5,W5,Ground,0,152,GND,GND,Err:502,
Gate-A,GND_Y14,Y14,Ground,0,153,GND,GND,Err:502,
Gate-A,GND_Y16,Y16,Ground,0,154,GND,GND,Err:502,
Gate-A,GND_Y18,Y18,Ground,0,155,GND,GND,Err:502,
Gate-A,GND_Y24,Y24,Ground,0,156,GND,GND,Err:502,
Gate-A,GND_Y3,Y3,Ground,0,157,GND,GND,Err:502,
Gate-A,GND_Y7,Y7,Ground,0,158,GND,GND,Err:502,
Gate-A,VCCINT_M13,M13,Power,0,159,VCCINT,VCCINT,Err:502,
Gate-A,VCCINT_M15,M15,Power,0,160,VCCINT,VCCINT,Err:502,
Gate-A,VCCINT_N12,N12,Power,0,161,VCCINT,VCCINT,Err:502,
Gate-A,VCCINT_N14,N14,Power,0,162,VCCINT,VCCINT,Err:502,
Gate-A,VCCINT_P13,P13,Power,0,163,VCCINT,VCCINT,Err:502,
Gate-A,VCCINT_R12,R12,Power,0,164,VCCINT,VCCINT,Err:502,
Gate-A,VCCINT_R16,R16,Power,0,165,VCCINT,VCCINT,Err:502,
Gate-A,VCCINT_T13,T13,Power,0,166,VCCINT,VCCINT,Err:502,
Gate-A,VCCINT_U12,U12,Power,0,167,VCCINT,VCCINT,Err:502,
Gate-A,VCCINT_U16,U16,Power,0,168,VCCINT,VCCINT,Err:502,
Gate-A,VCCINT_V13,V13,Power,0,169,VCCINT,VCCINT,Err:502,
Gate-A,VCCINT_V15,V15,Power,0,170,VCCINT,VCCINT,Err:502,
Gate-A,VCCINT_W12,W12,Power,0,171,VCCINT,VCCINT,Err:502,
Gate-A,VCCINT_W14,W14,Power,0,172,VCCINT,VCCINT,Err:502,
Gate-A,VCCINT_W16,W16,Power,0,173,VCCINT,VCCINT,Err:502,
Gate-A,VCCINT_Y17,Y17,Power,0,174,VCCINT,VCCINT,Err:502,
Gate-A,VCCAUX_M11,M11,Power,0,175,VCCAUX,VCCAUX,Err:502,
Gate-A,VCCAUX_N10,N10,Power,0,176,VCCAUX,VCCAUX,Err:502,
Gate-A,VCCAUX_R10,R10,Power,0,177,VCCAUX,VCCAUX,Err:502,
Gate-A,VCCAUX_U10,U10,Power,0,178,VCCAUX,VCCAUX,Err:502,
Gate-A,VCCAUX_W10,W10,Power,0,179,VCCAUX,VCCAUX,Err:502,
Gate-A,VCCAUX_Y11,Y11,Power,0,180,VCCAUX,VCCAUX,Err:502,
Gate-A,VCCAUX_IOG0_P11,P11,Power,0,181,VCCAUX_IOG0,VCCAUX_IOG0,,
Gate-A,VCCAUX_IOG0_T11,T11,Power,0,182,VCCAUX_IOG0,VCCAUX_IOG0,,
Gate-A,VCCAUX_IOG0_V11,V11,Power,0,183,VCCAUX_IOG0,VCCAUX_IOG0,,
Gate-A,VCCO_0_Y13,Y13,Power,0,184,VCCO_0,VCCO_0,Err:502,
Gate-A,VCCO_0_Y15,Y15,Power,0,185,VCCO_0,VCCO_0,Err:502,
Gate-A,VCCO_10_AA16,AA16,Power,0,186,VCCO_10,VCCO_10,Err:502,
Gate-A,VCCO_10_AB13,AB13,Power,0,187,VCCO_10,VCCO_10,Err:502,
Gate-A,VCCO_10_AD17,AD17,Power,0,188,VCCO_10,VCCO_10,Err:502,
Gate-A,VCCO_10_AE14,AE14,Power,0,189,VCCO_10,VCCO_10,Err:502,
Gate-A,VCCO_10_AG18,AG18,Power,0,190,VCCO_10,VCCO_10,Err:502,
Gate-A,VCCO_10_AH15,AH15,Power,0,191,VCCO_10,VCCO_10,Err:502,
Gate-A,VCCO_10_AJ12,AJ12,Power,0,192,VCCO_10,VCCO_10,Err:502,
Gate-A,VCCO_11_AB23,AB23,Power,0,193,VCCO_11,VCCO_11,Err:502,
Gate-A,VCCO_11_AE24,AE24,Power,0,194,VCCO_11,VCCO_11,Err:502,
Gate-A,VCCO_11_AF21,AF21,Power,0,195,VCCO_11,VCCO_11,Err:502,
Gate-A,VCCO_11_AH25,AH25,Power,0,196,VCCO_11,VCCO_11,Err:502,
Gate-A,VCCO_11_AJ22,AJ22,Power,0,197,VCCO_11,VCCO_11,Err:502,
Gate-A,VCCO_11_AK19,AK19,Power,0,198,VCCO_11,VCCO_11,Err:502,
Gate-A,VCCO_11_W22,W22,Power,0,199,VCCO_11,VCCO_11,Err:502,
Gate-A,VCCO_12_AA26,AA26,Power,0,200,VCCO_12,VCCO_12,Err:502,
Gate-A,VCCO_12_AC30,AC30,Power,0,201,VCCO_12,VCCO_12,Err:502,
Gate-A,VCCO_12_AD27,AD27,Power,0,202,VCCO_12,VCCO_12,Err:502,
Gate-A,VCCO_12_AG28,AG28,Power,0,203,VCCO_12,VCCO_12,Err:502,
Gate-A,VCCO_12_AK29,AK29,Power,0,204,VCCO_12,VCCO_12,Err:502,
Gate-A,VCCO_12_Y29,Y29,Power,0,205,VCCO_12,VCCO_12,Err:502,
Gate-A,VCCO_13_N30,N30,Power,0,206,VCCO_13,VCCO_13,Err:502,
Gate-A,VCCO_13_P27,P27,Power,0,207,VCCO_13,VCCO_13,Err:502,
Gate-A,VCCO_13_R24,R24,Power,0,208,VCCO_13,VCCO_13,Err:502,
Gate-A,VCCO_13_T21,T21,Power,0,209,VCCO_13,VCCO_13,Err:502,
Gate-A,VCCO_13_U28,U28,Power,0,210,VCCO_13,VCCO_13,Err:502,
Gate-A,VCCO_13_V25,V25,Power,0,211,VCCO_13,VCCO_13,Err:502,
Gate-A,VCCO_33_B3,B3,Power,0,212,VCCO_33,VCCO_33,Err:502,
Gate-A,VCCO_33_E4,E4,Power,0,213,VCCO_33,VCCO_33,Err:502,
Gate-A,VCCO_33_F1,F1,Power,0,214,VCCO_33,VCCO_33,Err:502,
Gate-A,VCCO_33_H5,H5,Power,0,215,VCCO_33,VCCO_33,Err:502,
Gate-A,VCCO_33_J2,J2,Power,0,216,VCCO_33,VCCO_33,Err:502,
Gate-A,VCCO_33_L6,L6,Power,0,217,VCCO_33,VCCO_33,Err:502,
Gate-A,VCCO_34_A6,A6,Power,0,218,VCCO_34,VCCO_34,Err:502,
Gate-A,VCCO_34_C10,C10,Power,0,219,VCCO_34,VCCO_34,Err:502,
Gate-A,VCCO_34_D7,D7,Power,0,220,VCCO_34,VCCO_34,Err:502,
Gate-A,VCCO_34_F11,F11,Power,0,221,VCCO_34,VCCO_34,Err:502,
Gate-A,VCCO_34_G8,G8,Power,0,222,VCCO_34,VCCO_34,Err:502,
Gate-A,VCCO_34_J12,J12,Power,0,223,VCCO_34,VCCO_34,Err:502,
Gate-A,VCCO_34_K9,K9,Power,0,224,VCCO_34,VCCO_34,Err:502,
Gate-A,VCCO_35_A16,A16,Power,0,225,VCCO_35,VCCO_35,Err:502,
Gate-A,VCCO_35_B13,B13,Power,0,226,VCCO_35,VCCO_35,Err:502,
Gate-A,VCCO_35_D17,D17,Power,0,227,VCCO_35,VCCO_35,Err:502,
Gate-A,VCCO_35_E14,E14,Power,0,228,VCCO_35,VCCO_35,Err:502,
Gate-A,VCCO_35_H15,H15,Power,0,229,VCCO_35,VCCO_35,Err:502,
Gate-A,VCCO_35_L16,L16,Power,0,230,VCCO_35,VCCO_35,Err:502,
Gate-A,VCCO_9_AC20,AC20,Power,0,231,VCCO_9,VCCO_9,Err:502,
Gate-A,VCCO_9_Y19,Y19,Power,0,232,VCCO_9,VCCO_9,Err:502,
Gate-A,VCCBRAM_V17,V17,Power,0,233,VCCBRAM,VCCBRAM,Err:502,
Gate-A,VCCBRAM_V19,V19,Power,0,234,VCCBRAM,VCCBRAM,Err:502,
Gate-A,VCCBRAM_W18,W18,Power,0,235,VCCBRAM,VCCBRAM,Err:502,
Gate-A,VCCBRAM_W20,W20,Power,0,236,VCCBRAM,VCCBRAM,Err:502,
Gate-A,VCCO_DDR502_A26,A26,Power,0,237,VCCO_DDR502,VCCO_DDR502,,
Gate-A,VCCO_DDR502_C30,C30,Power,0,238,VCCO_DDR502,VCCO_DDR502,,
Gate-A,VCCO_DDR502_D27,D27,Power,0,239,VCCO_DDR502,VCCO_DDR502,,
Gate-A,VCCO_DDR502_G28,G28,Power,0,240,VCCO_DDR502,VCCO_DDR502,,
Gate-A,VCCO_DDR502_H25,H25,Power,0,241,VCCO_DDR502,VCCO_DDR502,,
Gate-A,VCCO_DDR502_K29,K29,Power,0,242,VCCO_DDR502,VCCO_DDR502,,
Gate-A,VCCO_DDR502_L26,L26,Power,0,243,VCCO_DDR502,VCCO_DDR502,,
Gate-A,VCCO_DDR502_M23,M23,Power,0,244,VCCO_DDR502,VCCO_DDR502,,
Gate-C,VCCPAUX_N20,N20,Power,0,1,VCCPAUX,VCCPAUX,Err:502,
Gate-C,VCCPAUX_P19,P19,Power,0,2,VCCPAUX,VCCPAUX,Err:502,
Gate-C,VCCPAUX_R20,R20,Power,0,3,VCCPAUX,VCCPAUX,Err:502,
Gate-C,VCCPAUX_U20,U20,Power,0,4,VCCPAUX,VCCPAUX,Err:502,
Gate-C,VCCPINT_N16,N16,Power,0,5,VCCPINT,VCCPINT,Err:502,
Gate-C,VCCPINT_P17,P17,Power,0,6,VCCPINT,VCCPINT,Err:502,
Gate-C,VCCPINT_R18,R18,Power,0,7,VCCPINT,VCCPINT,Err:502,
Gate-C,VCCPINT_T17,T17,Power,0,8,VCCPINT,VCCPINT,Err:502,
Gate-C,VCCPINT_T19,T19,Power,0,9,VCCPINT,VCCPINT,Err:502,
Gate-C,VCCPINT_U18,U18,Power,0,10,VCCPINT,VCCPINT,Err:502,
Gate-C,VCCPLL_N18,N18,Power,0,11,VCCPLL,VCCPLL,Err:502,
Gate-C,VCCO_M0_500_B23,B23,Power,0,12,VCCO_M0_500,VCCO_M0_500,,
Gate-C,VCCO_M0_500_E24,E24,Power,0,13,VCCO_M0_500,VCCO_M0_500,,
Gate-C,VCCO_M0_500_F21,F21,Power,0,14,VCCO_M0_500,VCCO_M0_500,,
Gate-C,VCCO_M1_501_C20,C20,Power,0,15,VCCO_M1_501,VCCO_M1_501,,
Gate-C,VCCO_M1_501_G18,G18,Power,0,16,VCCO_M1_501,VCCO_M1_501,,
Gate-C,VCCO_M1_501_J22,J22,Power,0,17,VCCO_M1_501,VCCO_M1_501,,
Gate-C,VCCO_M1_501_K19,K19,Power,0,18,VCCO_M1_501,VCCO_M1_501,,
Gate-C,DDR_VREF0_502,L22,Undefined,0,19,PS_DDR_VREF0_502,DDR_VREF0_502,Err:502,
Gate-C,DDR_VREF1_502,L24,Undefined,0,20,PS_DDR_VREF1_502,DDR_VREF1_502,Err:502,
