/// Auto-generated register definitions for PWM0
/// Device: ATSAME70Q20B
/// Vendor: Microchip Technology
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <stdint.h>

namespace alloy::hal::atmel::same70::atsame70q20b::pwm0 {

// ============================================================================
// PWM0 - Pulse Width Modulation Controller
// Base Address: 0x40020000
// ============================================================================

/// PWM0 Register Structure
struct PWM0_Registers {

    /// PWM Clock Register
    /// Offset: 0x0000
    volatile uint32_t CLK;

    /// PWM Comparison 0 Value Register
    /// Offset: 0x0000
    volatile uint32_t CMPV;

    /// PWM Channel Mode Register
    /// Offset: 0x0000
    volatile uint32_t CMR;

    /// PWM Enable Register
    /// Offset: 0x0004
    /// Access: write-only
    volatile uint32_t ENA;

    /// PWM Comparison 0 Value Update Register
    /// Offset: 0x0004
    /// Access: write-only
    volatile uint32_t CMPVUPD;

    /// PWM Channel Duty Cycle Register
    /// Offset: 0x0004
    volatile uint32_t CDTY;

    /// PWM Disable Register
    /// Offset: 0x0008
    /// Access: write-only
    volatile uint32_t DIS;

    /// PWM Comparison 0 Mode Register
    /// Offset: 0x0008
    volatile uint32_t CMPM;

    /// PWM Channel Duty Cycle Update Register
    /// Offset: 0x0008
    /// Access: write-only
    volatile uint32_t CDTYUPD;

    /// PWM Status Register
    /// Offset: 0x000C
    /// Access: read-only
    volatile uint32_t SR;

    /// PWM Comparison 0 Mode Update Register
    /// Offset: 0x000C
    /// Access: write-only
    volatile uint32_t CMPMUPD;

    /// PWM Channel Period Register
    /// Offset: 0x000C
    volatile uint32_t CPRD;

    /// PWM Interrupt Enable Register 1
    /// Offset: 0x0010
    /// Access: write-only
    volatile uint32_t IER1;

    /// PWM Channel Period Update Register
    /// Offset: 0x0010
    /// Access: write-only
    volatile uint32_t CPRDUPD;

    /// PWM Interrupt Disable Register 1
    /// Offset: 0x0014
    /// Access: write-only
    volatile uint32_t IDR1;

    /// PWM Channel Counter Register
    /// Offset: 0x0014
    /// Access: read-only
    volatile uint32_t CCNT;

    /// PWM Interrupt Mask Register 1
    /// Offset: 0x0018
    /// Access: read-only
    volatile uint32_t IMR1;

    /// PWM Channel Dead Time Register
    /// Offset: 0x0018
    volatile uint32_t DT;

    /// PWM Interrupt Status Register 1
    /// Offset: 0x001C
    /// Access: read-only
    volatile uint32_t ISR1;

    /// PWM Channel Dead Time Update Register
    /// Offset: 0x001C
    /// Access: write-only
    volatile uint32_t DTUPD;

    /// PWM Sync Channels Mode Register
    /// Offset: 0x0020
    volatile uint32_t SCM;

    /// PWM DMA Register
    /// Offset: 0x0024
    /// Access: write-only
    volatile uint32_t DMAR;

    /// PWM Sync Channels Update Control Register
    /// Offset: 0x0028
    volatile uint32_t SCUC;

    /// PWM Sync Channels Update Period Register
    /// Offset: 0x002C
    volatile uint32_t SCUP;

    /// PWM Sync Channels Update Period Update Register
    /// Offset: 0x0030
    /// Access: write-only
    volatile uint32_t SCUPUPD;

    /// PWM Interrupt Enable Register 2
    /// Offset: 0x0034
    /// Access: write-only
    volatile uint32_t IER2;

    /// PWM Interrupt Disable Register 2
    /// Offset: 0x0038
    /// Access: write-only
    volatile uint32_t IDR2;

    /// PWM Interrupt Mask Register 2
    /// Offset: 0x003C
    /// Access: read-only
    volatile uint32_t IMR2;

    /// PWM Interrupt Status Register 2
    /// Offset: 0x0040
    /// Access: read-only
    volatile uint32_t ISR2;

    /// PWM Output Override Value Register
    /// Offset: 0x0044
    volatile uint32_t OOV;

    /// PWM Output Selection Register
    /// Offset: 0x0048
    volatile uint32_t OS;

    /// PWM Output Selection Set Register
    /// Offset: 0x004C
    /// Access: write-only
    volatile uint32_t OSS;

    /// PWM Output Selection Clear Register
    /// Offset: 0x0050
    /// Access: write-only
    volatile uint32_t OSC;

    /// PWM Output Selection Set Update Register
    /// Offset: 0x0054
    /// Access: write-only
    volatile uint32_t OSSUPD;

    /// PWM Output Selection Clear Update Register
    /// Offset: 0x0058
    /// Access: write-only
    volatile uint32_t OSCUPD;

    /// PWM Fault Mode Register
    /// Offset: 0x005C
    volatile uint32_t FMR;

    /// PWM Fault Status Register
    /// Offset: 0x0060
    /// Access: read-only
    volatile uint32_t FSR;

    /// PWM Fault Clear Register
    /// Offset: 0x0064
    /// Access: write-only
    volatile uint32_t FCR;

    /// PWM Fault Protection Value Register 1
    /// Offset: 0x0068
    volatile uint32_t FPV1;

    /// PWM Fault Protection Enable Register
    /// Offset: 0x006C
    volatile uint32_t FPE;
    uint8_t RESERVED_0070[12]; ///< Reserved

    /// PWM Event Line 0 Mode Register 0
    /// Offset: 0x007C
    volatile uint32_t ELMR[2][2];
    uint8_t RESERVED_0084[28]; ///< Reserved

    /// PWM Spread Spectrum Register
    /// Offset: 0x00A0
    volatile uint32_t SSPR;

    /// PWM Spread Spectrum Update Register
    /// Offset: 0x00A4
    /// Access: write-only
    volatile uint32_t SSPUP;
    uint8_t RESERVED_00A8[8]; ///< Reserved

    /// PWM Stepper Motor Mode Register
    /// Offset: 0x00B0
    volatile uint32_t SMMR;
    uint8_t RESERVED_00B4[12]; ///< Reserved

    /// PWM Fault Protection Value 2 Register
    /// Offset: 0x00C0
    volatile uint32_t FPV2;
    uint8_t RESERVED_00C4[32]; ///< Reserved

    /// PWM Write Protection Control Register
    /// Offset: 0x00E4
    /// Access: write-only
    volatile uint32_t WPCR;

    /// PWM Write Protection Status Register
    /// Offset: 0x00E8
    /// Access: read-only
    volatile uint32_t WPSR;
    uint8_t RESERVED_00EC[788]; ///< Reserved

    /// PWM Channel Mode Update Register (ch_num = 0)
    /// Offset: 0x0400
    /// Access: write-only
    volatile uint32_t CMUPD0;
    uint8_t RESERVED_0404[28]; ///< Reserved

    /// PWM Channel Mode Update Register (ch_num = 1)
    /// Offset: 0x0420
    /// Access: write-only
    volatile uint32_t CMUPD1;
    uint8_t RESERVED_0424[8]; ///< Reserved

    /// PWM External Trigger Register (trg_num = 1)
    /// Offset: 0x042C
    volatile uint32_t ETRG1;

    /// PWM Leading-Edge Blanking Register (trg_num = 1)
    /// Offset: 0x0430
    volatile uint32_t LEBR1;
    uint8_t RESERVED_0434[12]; ///< Reserved

    /// PWM Channel Mode Update Register (ch_num = 2)
    /// Offset: 0x0440
    /// Access: write-only
    volatile uint32_t CMUPD2;
    uint8_t RESERVED_0444[8]; ///< Reserved

    /// PWM External Trigger Register (trg_num = 2)
    /// Offset: 0x044C
    volatile uint32_t ETRG2;

    /// PWM Leading-Edge Blanking Register (trg_num = 2)
    /// Offset: 0x0450
    volatile uint32_t LEBR2;
    uint8_t RESERVED_0454[12]; ///< Reserved

    /// PWM Channel Mode Update Register (ch_num = 3)
    /// Offset: 0x0460
    /// Access: write-only
    volatile uint32_t CMUPD3;
};

static_assert(sizeof(PWM0_Registers) >= 1124, "PWM0_Registers size mismatch");

/// PWM0 peripheral instance
inline PWM0_Registers* PWM0() {
    return reinterpret_cast<PWM0_Registers*>(0x40020000);
}

}  // namespace alloy::hal::atmel::same70::atsame70q20b::pwm0
