#
# Synplicity Verification Interface File
# Generated using Synplify-pro
#
# Copyright (C) 1994-2011, Synopsys, Inc. This software the associated documentation are confidential and proprietary to Synopsys, Inc. Your use or disclosure of this software subject to the terms and conditions of a written license agreement between you, or your company, and Synopsys, Inc.

# All rights reserved
#

# Set logfile options
vif_set_result_file  Key4x4.vlf

# Set technology for TCL script
vif_set_technology -architecture FPGA -vendor Xilinx

# RTL and technology files
vif_add_file -original -vhdl -lib work ../Code/clk_gen_50hz.vhd
vif_add_file -original -vhdl -lib work ../Code/row_scan.vhd
vif_add_file -original -vhdl -lib work ../Code/row_delay.vhd
vif_add_file -original -vhdl -lib work ../Code/decoder.vhd
vif_add_file -original -vhdl -lib work ../Code/combine.vhd
vif_add_file -original -vhdl -lib work ../Code/clr_jitter_with_reg.vhd
vif_add_file -original -vhdl -lib work ../Code/Key4x4.vhd
vif_set_top_module -original -top Key4x4
 
vif_add_library -translated $XILINX/verilog/verification/unisims
vif_add_library -translated $XILINX/verilog/verification/simprims
vif_add_file -translated -verilog Key4x4.vm
vif_set_top_module -translated -top Key4x4 
# Read FSM encoding

# Memory map points

# SRL map points

# Compiler constant registers

# Compiler constant latches

# Compiler RTL sequential redundancies

# RTL sequential redundancies

# Technology sequential redundancies
vif_set_equiv -translated i_row_scan/i_clk_gen_50hz/s_cnt_Z[4] i_row_scan/i_clk_gen_50hz/s_cnt_fast_Z[4]
vif_set_equiv -translated i_row_scan/i_clk_gen_50hz/s_cnt_Z[1] i_row_scan/i_clk_gen_50hz/s_cnt_fast_Z[1]
vif_set_equiv -translated i_row_scan/i_clk_gen_50hz/s_cnt_Z[9] i_row_scan/i_clk_gen_50hz/s_cnt_fast_Z[9]
vif_set_equiv -translated i_row_scan/i_clk_gen_50hz/s_cnt_Z[6] i_row_scan/i_clk_gen_50hz/s_cnt_fast_Z[6]
vif_set_equiv -translated i_row_scan/i_clk_gen_50hz/s_cnt_Z[15] i_row_scan/i_clk_gen_50hz/s_cnt_fast_Z[15]
vif_set_equiv -translated i_row_scan/i_clk_gen_50hz/s_cnt_Z[13] i_row_scan/i_clk_gen_50hz/s_cnt_fast_Z[13]
vif_set_equiv -translated i_row_scan/i_clk_gen_50hz/s_cnt_Z[3] i_row_scan/i_clk_gen_50hz/s_cnt_fast_Z[3]
vif_set_equiv -translated i_row_scan/i_clk_gen_50hz/s_cnt_Z[2] i_row_scan/i_clk_gen_50hz/s_cnt_fast_Z[2]
vif_set_equiv -translated i_row_scan/i_clk_gen_50hz/s_cnt_Z[0] i_row_scan/i_clk_gen_50hz/s_cnt_fast_Z[0]
vif_set_equiv -translated i_row_delay/i_clk_gen_50hz/s_cnt_Z[13] i_row_delay/i_clk_gen_50hz/s_cnt_fast_Z[13]
vif_set_equiv -translated i_row_delay/i_clk_gen_50hz/s_cnt_Z[0] i_row_delay/i_clk_gen_50hz/s_cnt_fast_Z[0]
vif_set_equiv -translated i_row_delay/i_clk_gen_50hz/s_cnt_Z[15] i_row_delay/i_clk_gen_50hz/s_cnt_fast_Z[15]
vif_set_equiv -translated i_clr_jitter_with_reg0/i_clk_gen_50hz/s_cnt_Z[0] i_clr_jitter_with_reg0/i_clk_gen_50hz/s_cnt_fast_Z[0]
vif_set_equiv -translated i_clr_jitter_with_reg0/i_clk_gen_50hz/s_cnt_Z[15] i_clr_jitter_with_reg0/i_clk_gen_50hz/s_cnt_fast_Z[15]
vif_set_equiv -translated i_clr_jitter_with_reg1/i_clk_gen_50hz/s_cnt_Z[0] i_clr_jitter_with_reg1/i_clk_gen_50hz/s_cnt_fast_Z[0]
vif_set_equiv -translated i_clr_jitter_with_reg1/i_clk_gen_50hz/s_cnt_Z[15] i_clr_jitter_with_reg1/i_clk_gen_50hz/s_cnt_fast_Z[15]
vif_set_equiv -translated i_clr_jitter_with_reg2/i_clk_gen_50hz/s_cnt_Z[0] i_clr_jitter_with_reg2/i_clk_gen_50hz/s_cnt_fast_Z[0]
vif_set_equiv -translated i_clr_jitter_with_reg2/i_clk_gen_50hz/s_cnt_Z[15] i_clr_jitter_with_reg2/i_clk_gen_50hz/s_cnt_fast_Z[15]
vif_set_equiv -translated i_clr_jitter_with_reg3/i_clk_gen_50hz/s_cnt_Z[0] i_clr_jitter_with_reg3/i_clk_gen_50hz/s_cnt_fast_Z[0]
vif_set_equiv -translated i_clr_jitter_with_reg3/i_clk_gen_50hz/s_cnt_Z[15] i_clr_jitter_with_reg3/i_clk_gen_50hz/s_cnt_fast_Z[15]

# Inversion map points

# Port mappping and directions

# Black box mapping


# Other sequential cells, including multidimensional arrays

# Constant Registers

# Retimed Registers

