{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1684521583399 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1684521583399 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 19 15:39:43 2023 " "Processing started: Fri May 19 15:39:43 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1684521583399 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684521583399 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pbl2final -c pbl2final " "Command: quartus_map --read_settings_files=on --write_settings_files=off pbl2final -c pbl2final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684521583399 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1684521583784 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1684521583784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "principal.v 1 1 " "Found 1 design units, including 1 entities, in source file principal.v" { { "Info" "ISGN_ENTITY_NAME" "1 principal " "Found entity 1: principal" {  } { { "principal.v" "" { Text "C:/Users/luigu/Documents/PBL2FINAL/principal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684521590519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684521590519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reguniversal.v 1 1 " "Found 1 design units, including 1 entities, in source file reguniversal.v" { { "Info" "ISGN_ENTITY_NAME" "1 reguniversal " "Found entity 1: reguniversal" {  } { { "reguniversal.v" "" { Text "C:/Users/luigu/Documents/PBL2FINAL/reguniversal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684521590531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684521590531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4x1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4x1 " "Found entity 1: mux4x1" {  } { { "mux4x1.v" "" { Text "C:/Users/luigu/Documents/PBL2FINAL/mux4x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684521590539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684521590539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8x1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux8x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux8x1 " "Found entity 1: mux8x1" {  } { { "mux8x1.v" "" { Text "C:/Users/luigu/Documents/PBL2FINAL/mux8x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684521590547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684521590547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor.v 1 1 " "Found 1 design units, including 1 entities, in source file divisor.v" { { "Info" "ISGN_ENTITY_NAME" "1 divisor " "Found entity 1: divisor" {  } { { "divisor.v" "" { Text "C:/Users/luigu/Documents/PBL2FINAL/divisor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684521590551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684521590551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft.v 1 1 " "Found 1 design units, including 1 entities, in source file fft.v" { { "Info" "ISGN_ENTITY_NAME" "1 fft " "Found entity 1: fft" {  } { { "fft.v" "" { Text "C:/Users/luigu/Documents/PBL2FINAL/fft.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684521590555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684521590555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ffd.v 1 1 " "Found 1 design units, including 1 entities, in source file ffd.v" { { "Info" "ISGN_ENTITY_NAME" "1 ffd " "Found entity 1: ffd" {  } { { "ffd.v" "" { Text "C:/Users/luigu/Documents/PBL2FINAL/ffd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684521590559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684521590559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador.v 1 1 " "Found 1 design units, including 1 entities, in source file contador.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador " "Found entity 1: contador" {  } { { "contador.v" "" { Text "C:/Users/luigu/Documents/PBL2FINAL/contador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684521590567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684521590567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux.v 1 1 " "Found 1 design units, including 1 entities, in source file demux.v" { { "Info" "ISGN_ENTITY_NAME" "1 demux " "Found entity 1: demux" {  } { { "demux.v" "" { Text "C:/Users/luigu/Documents/PBL2FINAL/demux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684521590575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684521590575 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nb0 mux4x1.v(6) " "Verilog HDL Implicit Net warning at mux4x1.v(6): created implicit net for \"nb0\"" {  } { { "mux4x1.v" "" { Text "C:/Users/luigu/Documents/PBL2FINAL/mux4x1.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684521590575 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nb1 mux4x1.v(7) " "Verilog HDL Implicit Net warning at mux4x1.v(7): created implicit net for \"nb1\"" {  } { { "mux4x1.v" "" { Text "C:/Users/luigu/Documents/PBL2FINAL/mux4x1.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684521590575 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nb0 mux8x1.v(8) " "Verilog HDL Implicit Net warning at mux8x1.v(8): created implicit net for \"nb0\"" {  } { { "mux8x1.v" "" { Text "C:/Users/luigu/Documents/PBL2FINAL/mux8x1.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684521590575 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nb1 mux8x1.v(9) " "Verilog HDL Implicit Net warning at mux8x1.v(9): created implicit net for \"nb1\"" {  } { { "mux8x1.v" "" { Text "C:/Users/luigu/Documents/PBL2FINAL/mux8x1.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684521590575 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nb2 mux8x1.v(10) " "Verilog HDL Implicit Net warning at mux8x1.v(10): created implicit net for \"nb2\"" {  } { { "mux8x1.v" "" { Text "C:/Users/luigu/Documents/PBL2FINAL/mux8x1.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684521590575 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nq1 contador.v(7) " "Verilog HDL Implicit Net warning at contador.v(7): created implicit net for \"nq1\"" {  } { { "contador.v" "" { Text "C:/Users/luigu/Documents/PBL2FINAL/contador.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684521590575 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nb0 demux.v(5) " "Verilog HDL Implicit Net warning at demux.v(5): created implicit net for \"nb0\"" {  } { { "demux.v" "" { Text "C:/Users/luigu/Documents/PBL2FINAL/demux.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684521590575 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nb1 demux.v(6) " "Verilog HDL Implicit Net warning at demux.v(6): created implicit net for \"nb1\"" {  } { { "demux.v" "" { Text "C:/Users/luigu/Documents/PBL2FINAL/demux.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684521590575 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nb2 demux.v(7) " "Verilog HDL Implicit Net warning at demux.v(7): created implicit net for \"nb2\"" {  } { { "demux.v" "" { Text "C:/Users/luigu/Documents/PBL2FINAL/demux.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684521590575 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisor.v(10) " "Verilog HDL Instantiation warning at divisor.v(10): instance has no name" {  } { { "divisor.v" "" { Text "C:/Users/luigu/Documents/PBL2FINAL/divisor.v" 10 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1684521590575 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisor.v(11) " "Verilog HDL Instantiation warning at divisor.v(11): instance has no name" {  } { { "divisor.v" "" { Text "C:/Users/luigu/Documents/PBL2FINAL/divisor.v" 11 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1684521590575 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisor.v(12) " "Verilog HDL Instantiation warning at divisor.v(12): instance has no name" {  } { { "divisor.v" "" { Text "C:/Users/luigu/Documents/PBL2FINAL/divisor.v" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1684521590575 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisor.v(13) " "Verilog HDL Instantiation warning at divisor.v(13): instance has no name" {  } { { "divisor.v" "" { Text "C:/Users/luigu/Documents/PBL2FINAL/divisor.v" 13 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1684521590575 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisor.v(14) " "Verilog HDL Instantiation warning at divisor.v(14): instance has no name" {  } { { "divisor.v" "" { Text "C:/Users/luigu/Documents/PBL2FINAL/divisor.v" 14 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1684521590575 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisor.v(15) " "Verilog HDL Instantiation warning at divisor.v(15): instance has no name" {  } { { "divisor.v" "" { Text "C:/Users/luigu/Documents/PBL2FINAL/divisor.v" 15 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1684521590575 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisor.v(16) " "Verilog HDL Instantiation warning at divisor.v(16): instance has no name" {  } { { "divisor.v" "" { Text "C:/Users/luigu/Documents/PBL2FINAL/divisor.v" 16 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1684521590575 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisor.v(17) " "Verilog HDL Instantiation warning at divisor.v(17): instance has no name" {  } { { "divisor.v" "" { Text "C:/Users/luigu/Documents/PBL2FINAL/divisor.v" 17 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1684521590575 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisor.v(18) " "Verilog HDL Instantiation warning at divisor.v(18): instance has no name" {  } { { "divisor.v" "" { Text "C:/Users/luigu/Documents/PBL2FINAL/divisor.v" 18 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1684521590575 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisor.v(19) " "Verilog HDL Instantiation warning at divisor.v(19): instance has no name" {  } { { "divisor.v" "" { Text "C:/Users/luigu/Documents/PBL2FINAL/divisor.v" 19 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1684521590575 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisor.v(20) " "Verilog HDL Instantiation warning at divisor.v(20): instance has no name" {  } { { "divisor.v" "" { Text "C:/Users/luigu/Documents/PBL2FINAL/divisor.v" 20 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1684521590575 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisor.v(21) " "Verilog HDL Instantiation warning at divisor.v(21): instance has no name" {  } { { "divisor.v" "" { Text "C:/Users/luigu/Documents/PBL2FINAL/divisor.v" 21 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1684521590575 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisor.v(22) " "Verilog HDL Instantiation warning at divisor.v(22): instance has no name" {  } { { "divisor.v" "" { Text "C:/Users/luigu/Documents/PBL2FINAL/divisor.v" 22 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1684521590575 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisor.v(23) " "Verilog HDL Instantiation warning at divisor.v(23): instance has no name" {  } { { "divisor.v" "" { Text "C:/Users/luigu/Documents/PBL2FINAL/divisor.v" 23 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1684521590579 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisor.v(24) " "Verilog HDL Instantiation warning at divisor.v(24): instance has no name" {  } { { "divisor.v" "" { Text "C:/Users/luigu/Documents/PBL2FINAL/divisor.v" 24 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1684521590579 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisor.v(25) " "Verilog HDL Instantiation warning at divisor.v(25): instance has no name" {  } { { "divisor.v" "" { Text "C:/Users/luigu/Documents/PBL2FINAL/divisor.v" 25 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1684521590579 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisor.v(26) " "Verilog HDL Instantiation warning at divisor.v(26): instance has no name" {  } { { "divisor.v" "" { Text "C:/Users/luigu/Documents/PBL2FINAL/divisor.v" 26 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1684521590579 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisor.v(27) " "Verilog HDL Instantiation warning at divisor.v(27): instance has no name" {  } { { "divisor.v" "" { Text "C:/Users/luigu/Documents/PBL2FINAL/divisor.v" 27 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1684521590579 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisor.v(28) " "Verilog HDL Instantiation warning at divisor.v(28): instance has no name" {  } { { "divisor.v" "" { Text "C:/Users/luigu/Documents/PBL2FINAL/divisor.v" 28 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1684521590579 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisor.v(29) " "Verilog HDL Instantiation warning at divisor.v(29): instance has no name" {  } { { "divisor.v" "" { Text "C:/Users/luigu/Documents/PBL2FINAL/divisor.v" 29 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1684521590579 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisor.v(30) " "Verilog HDL Instantiation warning at divisor.v(30): instance has no name" {  } { { "divisor.v" "" { Text "C:/Users/luigu/Documents/PBL2FINAL/divisor.v" 30 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1684521590579 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisor.v(31) " "Verilog HDL Instantiation warning at divisor.v(31): instance has no name" {  } { { "divisor.v" "" { Text "C:/Users/luigu/Documents/PBL2FINAL/divisor.v" 31 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1684521590579 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisor.v(32) " "Verilog HDL Instantiation warning at divisor.v(32): instance has no name" {  } { { "divisor.v" "" { Text "C:/Users/luigu/Documents/PBL2FINAL/divisor.v" 32 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1684521590579 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisor.v(33) " "Verilog HDL Instantiation warning at divisor.v(33): instance has no name" {  } { { "divisor.v" "" { Text "C:/Users/luigu/Documents/PBL2FINAL/divisor.v" 33 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1684521590579 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "principal.v(10) " "Verilog HDL Instantiation warning at principal.v(10): instance has no name" {  } { { "principal.v" "" { Text "C:/Users/luigu/Documents/PBL2FINAL/principal.v" 10 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1684521590579 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "principal.v(12) " "Verilog HDL Instantiation warning at principal.v(12): instance has no name" {  } { { "principal.v" "" { Text "C:/Users/luigu/Documents/PBL2FINAL/principal.v" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1684521590579 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "principal.v(14) " "Verilog HDL Instantiation warning at principal.v(14): instance has no name" {  } { { "principal.v" "" { Text "C:/Users/luigu/Documents/PBL2FINAL/principal.v" 14 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1684521590579 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "principal.v(17) " "Verilog HDL Instantiation warning at principal.v(17): instance has no name" {  } { { "principal.v" "" { Text "C:/Users/luigu/Documents/PBL2FINAL/principal.v" 17 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1684521590579 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "principal.v(19) " "Verilog HDL Instantiation warning at principal.v(19): instance has no name" {  } { { "principal.v" "" { Text "C:/Users/luigu/Documents/PBL2FINAL/principal.v" 19 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1684521590579 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "principal.v(21) " "Verilog HDL Instantiation warning at principal.v(21): instance has no name" {  } { { "principal.v" "" { Text "C:/Users/luigu/Documents/PBL2FINAL/principal.v" 21 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1684521590579 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "principal.v(23) " "Verilog HDL Instantiation warning at principal.v(23): instance has no name" {  } { { "principal.v" "" { Text "C:/Users/luigu/Documents/PBL2FINAL/principal.v" 23 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1684521590579 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "principal.v(25) " "Verilog HDL Instantiation warning at principal.v(25): instance has no name" {  } { { "principal.v" "" { Text "C:/Users/luigu/Documents/PBL2FINAL/principal.v" 25 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1684521590579 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "principal.v(30) " "Verilog HDL Instantiation warning at principal.v(30): instance has no name" {  } { { "principal.v" "" { Text "C:/Users/luigu/Documents/PBL2FINAL/principal.v" 30 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1684521590579 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "principal.v(32) " "Verilog HDL Instantiation warning at principal.v(32): instance has no name" {  } { { "principal.v" "" { Text "C:/Users/luigu/Documents/PBL2FINAL/principal.v" 32 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1684521590579 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "principal.v(34) " "Verilog HDL Instantiation warning at principal.v(34): instance has no name" {  } { { "principal.v" "" { Text "C:/Users/luigu/Documents/PBL2FINAL/principal.v" 34 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1684521590579 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "principal.v(36) " "Verilog HDL Instantiation warning at principal.v(36): instance has no name" {  } { { "principal.v" "" { Text "C:/Users/luigu/Documents/PBL2FINAL/principal.v" 36 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1684521590579 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "principal " "Elaborating entity \"principal\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1684521590628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor divisor:comb_4 " "Elaborating entity \"divisor\" for hierarchy \"divisor:comb_4\"" {  } { { "principal.v" "comb_4" { Text "C:/Users/luigu/Documents/PBL2FINAL/principal.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684521590663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fft divisor:comb_4\|fft:comb_3 " "Elaborating entity \"fft\" for hierarchy \"divisor:comb_4\|fft:comb_3\"" {  } { { "divisor.v" "comb_3" { Text "C:/Users/luigu/Documents/PBL2FINAL/divisor.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684521590676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador contador:comb_5 " "Elaborating entity \"contador\" for hierarchy \"contador:comb_5\"" {  } { { "principal.v" "comb_5" { Text "C:/Users/luigu/Documents/PBL2FINAL/principal.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684521590688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux demux:comb_6 " "Elaborating entity \"demux\" for hierarchy \"demux:comb_6\"" {  } { { "principal.v" "comb_6" { Text "C:/Users/luigu/Documents/PBL2FINAL/principal.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684521590697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8x1 mux8x1:comb_7 " "Elaborating entity \"mux8x1\" for hierarchy \"mux8x1:comb_7\"" {  } { { "principal.v" "comb_7" { Text "C:/Users/luigu/Documents/PBL2FINAL/principal.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684521590709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reguniversal reguniversal:comb_12 " "Elaborating entity \"reguniversal\" for hierarchy \"reguniversal:comb_12\"" {  } { { "principal.v" "comb_12" { Text "C:/Users/luigu/Documents/PBL2FINAL/principal.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684521590721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4x1 reguniversal:comb_12\|mux4x1:MUX0 " "Elaborating entity \"mux4x1\" for hierarchy \"reguniversal:comb_12\|mux4x1:MUX0\"" {  } { { "reguniversal.v" "MUX0" { Text "C:/Users/luigu/Documents/PBL2FINAL/reguniversal.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684521590729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffd reguniversal:comb_12\|ffd:FF0 " "Elaborating entity \"ffd\" for hierarchy \"reguniversal:comb_12\|ffd:FF0\"" {  } { { "reguniversal.v" "FF0" { Text "C:/Users/luigu/Documents/PBL2FINAL/reguniversal.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684521590741 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "f8 comb_4 " "Port \"f8\" does not exist in macrofunction \"comb_4\"" {  } { { "principal.v" "comb_4" { Text "C:/Users/luigu/Documents/PBL2FINAL/principal.v" 10 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684521590777 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "30 " "30 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1684521590789 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  47 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 47 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4694 " "Peak virtual memory: 4694 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1684521590841 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri May 19 15:39:50 2023 " "Processing ended: Fri May 19 15:39:50 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1684521590841 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1684521590841 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1684521590841 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1684521590841 ""}
