20:15:22 INFO  : Registering command handlers for SDK TCF services
20:15:24 INFO  : Launching XSCT server: xsct.bat -interactive D:\FPGA_HW\AES_test\AES_test.sdk\temp_xsdb_launch_script.tcl
20:15:32 INFO  : XSCT server has started successfully.
20:15:32 INFO  : Successfully done setting XSCT server connection channel  
20:15:32 INFO  : Processing command line option -hwspec D:/FPGA_HW/AES_test/AES_test.sdk/design_1_wrapper.hdf.
20:15:33 INFO  : Successfully done setting SDK workspace  
20:21:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:22:03 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:22:04 INFO  : 'jtag frequency' command is executed.
20:22:04 INFO  : Sourcing of 'D:/FPGA_HW/AES_test/AES_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:22:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:22:08 INFO  : FPGA configured successfully with bitstream "D:/FPGA_HW/AES_test/AES_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:22:08 INFO  : Context for 'APU' is selected.
20:22:08 INFO  : Hardware design information is loaded from 'D:/FPGA_HW/AES_test/AES_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:22:08 INFO  : 'configparams force-mem-access 1' command is executed.
20:22:08 INFO  : Context for 'APU' is selected.
20:22:08 INFO  : 'stop' command is executed.
20:22:09 INFO  : 'ps7_init' command is executed.
20:22:09 INFO  : 'ps7_post_config' command is executed.
20:22:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:22:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:22:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:22:10 INFO  : The application 'D:/FPGA_HW/AES_test/AES_test.sdk/AES/Debug/AES.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:22:10 INFO  : 'configparams force-mem-access 0' command is executed.
20:22:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA_HW/AES_test/AES_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA_HW/AES_test/AES_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA_HW/AES_test/AES_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA_HW/AES_test/AES_test.sdk/AES/Debug/AES.elf
configparams force-mem-access 0
----------------End of Script----------------

20:22:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:22:10 INFO  : 'con' command is executed.
20:22:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:22:10 INFO  : Disconnected from the channel tcfchan#1.
20:22:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:22:44 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:22:44 INFO  : 'jtag frequency' command is executed.
20:22:44 INFO  : Sourcing of 'D:/FPGA_HW/AES_test/AES_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:22:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:22:48 INFO  : FPGA configured successfully with bitstream "D:/FPGA_HW/AES_test/AES_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:22:48 INFO  : Context for 'APU' is selected.
20:22:58 INFO  : Hardware design information is loaded from 'D:/FPGA_HW/AES_test/AES_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:22:58 INFO  : 'configparams force-mem-access 1' command is executed.
20:22:58 INFO  : Context for 'APU' is selected.
20:22:58 INFO  : 'stop' command is executed.
20:22:59 INFO  : 'ps7_init' command is executed.
20:22:59 INFO  : 'ps7_post_config' command is executed.
20:22:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:22:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:22:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:23:00 INFO  : The application 'D:/FPGA_HW/AES_test/AES_test.sdk/AES/Debug/AES.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:23:00 INFO  : 'configparams force-mem-access 0' command is executed.
20:23:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA_HW/AES_test/AES_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA_HW/AES_test/AES_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA_HW/AES_test/AES_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA_HW/AES_test/AES_test.sdk/AES/Debug/AES.elf
configparams force-mem-access 0
----------------End of Script----------------

20:23:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:23:00 INFO  : 'con' command is executed.
20:23:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:23:00 INFO  : Disconnected from the channel tcfchan#2.
20:23:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:23:52 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:23:52 INFO  : 'jtag frequency' command is executed.
20:23:52 INFO  : Sourcing of 'D:/FPGA_HW/AES_test/AES_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:23:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:23:55 INFO  : FPGA configured successfully with bitstream "D:/FPGA_HW/AES_test/AES_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:23:55 INFO  : Context for 'APU' is selected.
20:23:59 INFO  : Hardware design information is loaded from 'D:/FPGA_HW/AES_test/AES_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:23:59 INFO  : 'configparams force-mem-access 1' command is executed.
20:23:59 INFO  : Context for 'APU' is selected.
20:23:59 INFO  : 'stop' command is executed.
20:24:00 INFO  : 'ps7_init' command is executed.
20:24:00 INFO  : 'ps7_post_config' command is executed.
20:24:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:24:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:24:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:24:01 INFO  : The application 'D:/FPGA_HW/AES_test/AES_test.sdk/AES/Debug/AES.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:24:01 INFO  : 'configparams force-mem-access 0' command is executed.
20:24:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA_HW/AES_test/AES_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA_HW/AES_test/AES_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA_HW/AES_test/AES_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA_HW/AES_test/AES_test.sdk/AES/Debug/AES.elf
configparams force-mem-access 0
----------------End of Script----------------

20:24:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:24:01 INFO  : 'con' command is executed.
20:24:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:24:01 INFO  : Disconnected from the channel tcfchan#3.
20:31:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:31:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:31:33 INFO  : 'jtag frequency' command is executed.
20:31:33 INFO  : Sourcing of 'D:/FPGA_HW/AES_test/AES_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:31:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:31:37 INFO  : FPGA configured successfully with bitstream "D:/FPGA_HW/AES_test/AES_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:31:37 INFO  : Context for 'APU' is selected.
20:31:41 INFO  : Hardware design information is loaded from 'D:/FPGA_HW/AES_test/AES_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:31:41 INFO  : 'configparams force-mem-access 1' command is executed.
20:31:41 INFO  : Context for 'APU' is selected.
20:31:41 INFO  : 'stop' command is executed.
20:31:42 INFO  : 'ps7_init' command is executed.
20:31:42 INFO  : 'ps7_post_config' command is executed.
20:31:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:31:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:31:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:31:43 INFO  : The application 'D:/FPGA_HW/AES_test/AES_test.sdk/AES/Debug/AES.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:31:43 INFO  : 'configparams force-mem-access 0' command is executed.
20:31:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA_HW/AES_test/AES_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA_HW/AES_test/AES_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA_HW/AES_test/AES_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA_HW/AES_test/AES_test.sdk/AES/Debug/AES.elf
configparams force-mem-access 0
----------------End of Script----------------

20:31:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:31:43 INFO  : 'con' command is executed.
20:31:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:31:43 INFO  : Disconnected from the channel tcfchan#4.
20:34:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:34:58 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:34:58 INFO  : 'jtag frequency' command is executed.
20:34:58 INFO  : Sourcing of 'D:/FPGA_HW/AES_test/AES_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:34:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:35:02 INFO  : FPGA configured successfully with bitstream "D:/FPGA_HW/AES_test/AES_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:35:02 INFO  : Context for 'APU' is selected.
20:35:05 INFO  : Hardware design information is loaded from 'D:/FPGA_HW/AES_test/AES_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:35:05 INFO  : 'configparams force-mem-access 1' command is executed.
20:35:05 INFO  : Context for 'APU' is selected.
20:35:06 INFO  : 'stop' command is executed.
20:35:06 INFO  : 'ps7_init' command is executed.
20:35:06 INFO  : 'ps7_post_config' command is executed.
20:35:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:35:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:35:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:35:08 INFO  : The application 'D:/FPGA_HW/AES_test/AES_test.sdk/AES/Debug/AES.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:35:08 INFO  : 'configparams force-mem-access 0' command is executed.
20:35:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA_HW/AES_test/AES_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA_HW/AES_test/AES_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA_HW/AES_test/AES_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA_HW/AES_test/AES_test.sdk/AES/Debug/AES.elf
configparams force-mem-access 0
----------------End of Script----------------

20:35:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:35:08 INFO  : 'con' command is executed.
20:35:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:35:08 INFO  : Disconnected from the channel tcfchan#5.
20:39:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:39:32 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:39:32 INFO  : 'jtag frequency' command is executed.
20:39:32 INFO  : Sourcing of 'D:/FPGA_HW/AES_test/AES_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:39:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:39:36 INFO  : FPGA configured successfully with bitstream "D:/FPGA_HW/AES_test/AES_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:39:36 INFO  : Context for 'APU' is selected.
20:39:40 INFO  : Hardware design information is loaded from 'D:/FPGA_HW/AES_test/AES_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:39:40 INFO  : 'configparams force-mem-access 1' command is executed.
20:39:40 INFO  : Context for 'APU' is selected.
20:39:40 INFO  : 'stop' command is executed.
20:39:41 INFO  : 'ps7_init' command is executed.
20:39:41 INFO  : 'ps7_post_config' command is executed.
20:39:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:39:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:39:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:39:42 INFO  : The application 'D:/FPGA_HW/AES_test/AES_test.sdk/AES/Debug/AES.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:39:42 INFO  : 'configparams force-mem-access 0' command is executed.
20:39:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA_HW/AES_test/AES_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA_HW/AES_test/AES_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA_HW/AES_test/AES_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA_HW/AES_test/AES_test.sdk/AES/Debug/AES.elf
configparams force-mem-access 0
----------------End of Script----------------

20:39:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:39:42 INFO  : 'con' command is executed.
20:39:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:39:42 INFO  : Disconnected from the channel tcfchan#6.
16:12:02 INFO  : Registering command handlers for SDK TCF services
16:12:03 INFO  : Launching XSCT server: xsct.bat -interactive D:\FPGA_HW\AES_test\AES_test.sdk\temp_xsdb_launch_script.tcl
17:08:13 INFO  : XSCT server has started successfully.
17:08:35 INFO  : Successfully done setting XSCT server connection channel  
17:08:35 INFO  : Successfully done setting SDK workspace  
17:08:35 INFO  : Processing command line option -hwspec D:/FPGA_HW/AES_test/AES_test.sdk/design_1_wrapper.hdf.
17:08:35 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
17:09:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:09:22 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:09:22 INFO  : 'jtag frequency' command is executed.
17:09:22 INFO  : Sourcing of 'D:/FPGA_HW/AES_test/AES_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:09:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:09:25 INFO  : FPGA configured successfully with bitstream "D:/FPGA_HW/AES_test/AES_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:09:26 INFO  : Context for 'APU' is selected.
17:09:26 INFO  : Hardware design information is loaded from 'D:/FPGA_HW/AES_test/AES_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:09:26 INFO  : 'configparams force-mem-access 1' command is executed.
17:09:26 INFO  : Context for 'APU' is selected.
17:09:26 INFO  : 'stop' command is executed.
17:09:27 INFO  : 'ps7_init' command is executed.
17:09:27 INFO  : 'ps7_post_config' command is executed.
17:09:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:09:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:09:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:09:28 INFO  : The application 'D:/FPGA_HW/AES_test/AES_test.sdk/AES/Debug/AES.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:09:29 INFO  : 'configparams force-mem-access 0' command is executed.
17:09:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA_HW/AES_test/AES_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA_HW/AES_test/AES_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA_HW/AES_test/AES_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA_HW/AES_test/AES_test.sdk/AES/Debug/AES.elf
configparams force-mem-access 0
----------------End of Script----------------

17:09:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:09:29 INFO  : 'con' command is executed.
17:09:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:09:29 INFO  : Disconnected from the channel tcfchan#1.
17:44:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:44:02 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:44:02 INFO  : 'jtag frequency' command is executed.
17:44:02 INFO  : Sourcing of 'D:/FPGA_HW/AES_test/AES_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:44:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:44:06 INFO  : FPGA configured successfully with bitstream "D:/FPGA_HW/AES_test/AES_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:44:06 INFO  : Context for 'APU' is selected.
17:44:10 INFO  : Hardware design information is loaded from 'D:/FPGA_HW/AES_test/AES_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:44:10 INFO  : 'configparams force-mem-access 1' command is executed.
17:44:11 INFO  : Context for 'APU' is selected.
17:44:11 INFO  : 'stop' command is executed.
17:44:11 INFO  : 'ps7_init' command is executed.
17:44:11 INFO  : 'ps7_post_config' command is executed.
17:44:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:44:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:44:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:44:12 INFO  : The application 'D:/FPGA_HW/AES_test/AES_test.sdk/AES/Debug/AES.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:44:12 INFO  : 'configparams force-mem-access 0' command is executed.
17:44:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA_HW/AES_test/AES_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA_HW/AES_test/AES_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA_HW/AES_test/AES_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA_HW/AES_test/AES_test.sdk/AES/Debug/AES.elf
configparams force-mem-access 0
----------------End of Script----------------

17:44:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:44:12 INFO  : 'con' command is executed.
17:44:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:44:12 INFO  : Disconnected from the channel tcfchan#2.
19:11:22 INFO  : Registering command handlers for SDK TCF services
19:11:27 INFO  : Launching XSCT server: xsct.bat -interactive D:\FPGA_HW\AES_test\AES_test.sdk\temp_xsdb_launch_script.tcl
19:11:36 INFO  : XSCT server has started successfully.
19:11:58 INFO  : Successfully done setting XSCT server connection channel  
19:11:58 INFO  : Processing command line option -hwspec D:/FPGA_HW/AES_test/AES_test.sdk/design_1_wrapper.hdf.
19:11:58 INFO  : Successfully done setting SDK workspace  
19:11:58 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
19:20:52 INFO  : Registering command handlers for SDK TCF services
19:20:54 INFO  : Launching XSCT server: xsct.bat -interactive D:\FPGA_HW\AES_project\AES_project.sdk\temp_xsdb_launch_script.tcl
19:20:59 INFO  : XSCT server has started successfully.
19:21:01 INFO  : Successfully done setting XSCT server connection channel  
19:21:01 INFO  : Successfully done setting SDK workspace  
19:21:01 INFO  : Processing command line option -hwspec D:/FPGA_HW/AES_project/AES_project.sdk/design_1_wrapper.hdf.
19:24:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:24:19 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:24:19 INFO  : 'jtag frequency' command is executed.
19:24:19 INFO  : Sourcing of 'D:/FPGA_HW/AES_project/AES_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:24:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:24:22 INFO  : FPGA configured successfully with bitstream "D:/FPGA_HW/AES_project/AES_project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:24:23 INFO  : Context for 'APU' is selected.
19:24:23 INFO  : Hardware design information is loaded from 'D:/FPGA_HW/AES_project/AES_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:24:23 INFO  : 'configparams force-mem-access 1' command is executed.
19:24:23 INFO  : Context for 'APU' is selected.
19:24:24 INFO  : 'stop' command is executed.
19:24:24 INFO  : 'ps7_init' command is executed.
19:24:24 INFO  : 'ps7_post_config' command is executed.
19:24:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:24:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:24:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:24:26 INFO  : The application 'D:/FPGA_HW/AES_project/AES_project.sdk/AES/Debug/AES.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:24:26 INFO  : 'configparams force-mem-access 0' command is executed.
19:24:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA_HW/AES_project/AES_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA_HW/AES_project/AES_project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA_HW/AES_project/AES_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA_HW/AES_project/AES_project.sdk/AES/Debug/AES.elf
configparams force-mem-access 0
----------------End of Script----------------

19:24:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:24:26 INFO  : 'con' command is executed.
19:24:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:24:26 INFO  : Disconnected from the channel tcfchan#1.
