Analysis & Synthesis report for udp_test
Mon Oct 14 11:06:54 2024
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |fpga|fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|state_reg
 10. State Machine - |fpga|fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|state_reg
 11. State Machine - |fpga|fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_rx:udp_ip_rx_inst|state_reg
 12. State Machine - |fpga|fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|state_reg
 13. State Machine - |fpga|fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|state_reg
 14. State Machine - |fpga|fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|state_reg
 15. State Machine - |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg
 16. State Machine - |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg
 17. Registers Protected by Synthesis
 18. Logic Cells Representing Combinational Loops
 19. Registers Removed During Synthesis
 20. Removed Registers Triggering Further Register Optimizations
 21. General Register Statistics
 22. Inverted Register Statistics
 23. Registers Packed Into Inferred Megafunctions
 24. Registers Added for RAM Pass-Through Logic
 25. Multiplexer Restructuring Statistics (Restructuring Performed)
 26. Source assignments for fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst
 27. Source assignments for fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated
 28. Source assignments for fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst|altddio_out:altddio_out_inst
 29. Source assignments for fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst|altddio_out:altddio_out_inst|ddio_out_86d:auto_generated
 30. Source assignments for fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:data_oddr_inst|altddio_out:altddio_out_inst
 31. Source assignments for fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:data_oddr_inst|altddio_out:altddio_out_inst|ddio_out_c6d:auto_generated
 32. Source assignments for fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo|altsyncram:mem_rtl_0|altsyncram_82e1:auto_generated
 33. Source assignments for fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_o2e1:auto_generated
 34. Source assignments for fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:ip_addr_mem_rtl_0|altsyncram_7si1:auto_generated
 35. Source assignments for fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:valid_mem_rtl_0|altsyncram_uoi1:auto_generated
 36. Source assignments for fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k2e1:auto_generated
 37. Source assignments for fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated
 38. Source assignments for fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_7tl1:auto_generated
 39. Parameter Settings for User Entity Instance: altpll:altpll_component
 40. Parameter Settings for User Entity Instance: sync_reset:sync_reset_inst
 41. Parameter Settings for User Entity Instance: debounce_switch:debounce_switch_inst
 42. Parameter Settings for User Entity Instance: fpga_core:core_inst
 43. Parameter Settings for User Entity Instance: fpga_core:core_inst|hex_display:hex_display_0
 44. Parameter Settings for User Entity Instance: fpga_core:core_inst|hex_display:hex_display_1
 45. Parameter Settings for User Entity Instance: fpga_core:core_inst|hex_display:hex_display_2
 46. Parameter Settings for User Entity Instance: fpga_core:core_inst|hex_display:hex_display_3
 47. Parameter Settings for User Entity Instance: fpga_core:core_inst|hex_display:hex_display_4
 48. Parameter Settings for User Entity Instance: fpga_core:core_inst|hex_display:hex_display_5
 49. Parameter Settings for User Entity Instance: fpga_core:core_inst|hex_display:hex_display_6
 50. Parameter Settings for User Entity Instance: fpga_core:core_inst|hex_display:hex_display_7
 51. Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst
 52. Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst
 53. Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst
 54. Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst
 55. Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst
 56. Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst
 57. Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst
 58. Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst|altddio_out:altddio_out_inst
 59. Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:data_oddr_inst
 60. Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:data_oddr_inst|altddio_out:altddio_out_inst
 61. Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst
 62. Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst
 63. Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|lfsr:eth_crc_8
 64. Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst
 65. Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|lfsr:eth_crc_8
 66. Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo
 67. Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst
 68. Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo
 69. Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst
 70. Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_axis_rx:eth_axis_rx_inst
 71. Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_axis_tx:eth_axis_tx_inst
 72. Parameter Settings for User Entity Instance: fpga_core:core_inst|udp_complete:udp_complete_inst
 73. Parameter Settings for User Entity Instance: fpga_core:core_inst|udp_complete:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst
 74. Parameter Settings for User Entity Instance: fpga_core:core_inst|udp_complete:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst|arbiter:arb_inst
 75. Parameter Settings for User Entity Instance: fpga_core:core_inst|udp_complete:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst|arbiter:arb_inst|priority_encoder:priority_encoder_inst
 76. Parameter Settings for User Entity Instance: fpga_core:core_inst|udp_complete:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst|arbiter:arb_inst|priority_encoder:priority_encoder_masked
 77. Parameter Settings for User Entity Instance: fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst
 78. Parameter Settings for User Entity Instance: fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst
 79. Parameter Settings for User Entity Instance: fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst|arbiter:arb_inst
 80. Parameter Settings for User Entity Instance: fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst|arbiter:arb_inst|priority_encoder:priority_encoder_inst
 81. Parameter Settings for User Entity Instance: fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst|arbiter:arb_inst|priority_encoder:priority_encoder_masked
 82. Parameter Settings for User Entity Instance: fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst
 83. Parameter Settings for User Entity Instance: fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst
 84. Parameter Settings for User Entity Instance: fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst
 85. Parameter Settings for User Entity Instance: fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst
 86. Parameter Settings for User Entity Instance: fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|lfsr:rd_hash
 87. Parameter Settings for User Entity Instance: fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|lfsr:wr_hash
 88. Parameter Settings for User Entity Instance: fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst
 89. Parameter Settings for User Entity Instance: fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst
 90. Parameter Settings for User Entity Instance: fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo
 91. Parameter Settings for User Entity Instance: fpga_core:core_inst|axis_fifo:udp_payload_fifo
 92. Parameter Settings for Inferred Entity Instance: fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo|altsyncram:mem_rtl_0
 93. Parameter Settings for Inferred Entity Instance: fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0
 94. Parameter Settings for Inferred Entity Instance: fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:ip_addr_mem_rtl_0
 95. Parameter Settings for Inferred Entity Instance: fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:valid_mem_rtl_0
 96. Parameter Settings for Inferred Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0
 97. Parameter Settings for Inferred Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0
 98. Parameter Settings for Inferred Entity Instance: fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0
 99. altpll Parameter Settings by Entity Instance
100. altsyncram Parameter Settings by Entity Instance
101. Port Connectivity Checks: "fpga_core:core_inst|axis_fifo:udp_payload_fifo"
102. Port Connectivity Checks: "fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst"
103. Port Connectivity Checks: "fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo"
104. Port Connectivity Checks: "fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst"
105. Port Connectivity Checks: "fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst"
106. Port Connectivity Checks: "fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|lfsr:wr_hash"
107. Port Connectivity Checks: "fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|lfsr:rd_hash"
108. Port Connectivity Checks: "fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst"
109. Port Connectivity Checks: "fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst"
110. Port Connectivity Checks: "fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst"
111. Port Connectivity Checks: "fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst"
112. Port Connectivity Checks: "fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst"
113. Port Connectivity Checks: "fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst"
114. Port Connectivity Checks: "fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst"
115. Port Connectivity Checks: "fpga_core:core_inst|udp_complete:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst|arbiter:arb_inst|priority_encoder:priority_encoder_masked"
116. Port Connectivity Checks: "fpga_core:core_inst|udp_complete:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst"
117. Port Connectivity Checks: "fpga_core:core_inst|udp_complete:udp_complete_inst"
118. Port Connectivity Checks: "fpga_core:core_inst|eth_axis_tx:eth_axis_tx_inst"
119. Port Connectivity Checks: "fpga_core:core_inst|eth_axis_rx:eth_axis_rx_inst"
120. Port Connectivity Checks: "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo"
121. Port Connectivity Checks: "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo"
122. Port Connectivity Checks: "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|lfsr:eth_crc_8"
123. Port Connectivity Checks: "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|lfsr:eth_crc_8"
124. Port Connectivity Checks: "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst"
125. Port Connectivity Checks: "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst"
126. Port Connectivity Checks: "fpga_core:core_inst|hex_display:hex_display_7"
127. Port Connectivity Checks: "fpga_core:core_inst|hex_display:hex_display_6"
128. Port Connectivity Checks: "fpga_core:core_inst|hex_display:hex_display_5"
129. Port Connectivity Checks: "fpga_core:core_inst|hex_display:hex_display_4"
130. Port Connectivity Checks: "fpga_core:core_inst|hex_display:hex_display_3"
131. Port Connectivity Checks: "fpga_core:core_inst|hex_display:hex_display_2"
132. Port Connectivity Checks: "fpga_core:core_inst|hex_display:hex_display_1"
133. Port Connectivity Checks: "fpga_core:core_inst|hex_display:hex_display_0"
134. Post-Synthesis Netlist Statistics for Top Partition
135. Elapsed Time Per Partition
136. Analysis & Synthesis Messages
137. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Oct 14 11:06:54 2024       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; udp_test                                    ;
; Top-level Entity Name              ; fpga                                        ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 6,295                                       ;
;     Total combinational functions  ; 3,996                                       ;
;     Dedicated logic registers      ; 3,730                                       ;
; Total registers                    ; 3742                                        ;
; Total pins                         ; 170                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 225,792                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; fpga               ; udp_test           ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.2%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                         ;
+------------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path               ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                                              ; Library ;
+------------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+---------+
; rtl/fpga.v                                     ; yes             ; User Verilog HDL File                                 ; /home/markus/uni/esd5_project/fpga/udp_test/rtl/fpga.v                                                                                    ;         ;
; rtl/fpga_core.v                                ; yes             ; User Verilog HDL File                                 ; /home/markus/uni/esd5_project/fpga/udp_test/rtl/fpga_core.v                                                                               ;         ;
; rtl/debounce_switch.v                          ; yes             ; User Verilog HDL File                                 ; /home/markus/uni/esd5_project/fpga/udp_test/rtl/debounce_switch.v                                                                         ;         ;
; rtl/hex_display.v                              ; yes             ; User Verilog HDL File                                 ; /home/markus/uni/esd5_project/fpga/udp_test/rtl/hex_display.v                                                                             ;         ;
; lib/eth/rtl/iddr.v                             ; yes             ; User Verilog HDL File                                 ; /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/iddr.v                                                                            ;         ;
; lib/eth/rtl/oddr.v                             ; yes             ; User Verilog HDL File                                 ; /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/oddr.v                                                                            ;         ;
; lib/eth/rtl/ssio_ddr_in.v                      ; yes             ; User Verilog HDL File                                 ; /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/ssio_ddr_in.v                                                                     ;         ;
; lib/eth/rtl/rgmii_phy_if.v                     ; yes             ; User Verilog HDL File                                 ; /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/rgmii_phy_if.v                                                                    ;         ;
; lib/eth/rtl/eth_mac_1g_rgmii_fifo.v            ; yes             ; User Verilog HDL File                                 ; /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/eth_mac_1g_rgmii_fifo.v                                                           ;         ;
; lib/eth/rtl/eth_mac_1g_rgmii.v                 ; yes             ; User Verilog HDL File                                 ; /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/eth_mac_1g_rgmii.v                                                                ;         ;
; lib/eth/rtl/eth_mac_1g.v                       ; yes             ; User Verilog HDL File                                 ; /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/eth_mac_1g.v                                                                      ;         ;
; lib/eth/rtl/axis_gmii_rx.v                     ; yes             ; User Verilog HDL File                                 ; /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/axis_gmii_rx.v                                                                    ;         ;
; lib/eth/rtl/axis_gmii_tx.v                     ; yes             ; User Verilog HDL File                                 ; /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/axis_gmii_tx.v                                                                    ;         ;
; lib/eth/rtl/lfsr.v                             ; yes             ; User Verilog HDL File                                 ; /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/lfsr.v                                                                            ;         ;
; lib/eth/rtl/eth_axis_rx.v                      ; yes             ; User Verilog HDL File                                 ; /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/eth_axis_rx.v                                                                     ;         ;
; lib/eth/rtl/eth_axis_tx.v                      ; yes             ; User Verilog HDL File                                 ; /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/eth_axis_tx.v                                                                     ;         ;
; lib/eth/rtl/udp_complete.v                     ; yes             ; User Verilog HDL File                                 ; /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/udp_complete.v                                                                    ;         ;
; lib/eth/rtl/udp_checksum_gen.v                 ; yes             ; User Verilog HDL File                                 ; /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/udp_checksum_gen.v                                                                ;         ;
; lib/eth/rtl/udp.v                              ; yes             ; User Verilog HDL File                                 ; /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/udp.v                                                                             ;         ;
; lib/eth/rtl/udp_ip_rx.v                        ; yes             ; User Verilog HDL File                                 ; /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/udp_ip_rx.v                                                                       ;         ;
; lib/eth/rtl/udp_ip_tx.v                        ; yes             ; User Verilog HDL File                                 ; /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/udp_ip_tx.v                                                                       ;         ;
; lib/eth/rtl/ip_complete.v                      ; yes             ; User Verilog HDL File                                 ; /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/ip_complete.v                                                                     ;         ;
; lib/eth/rtl/ip.v                               ; yes             ; User Verilog HDL File                                 ; /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/ip.v                                                                              ;         ;
; lib/eth/rtl/ip_eth_rx.v                        ; yes             ; User Verilog HDL File                                 ; /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/ip_eth_rx.v                                                                       ;         ;
; lib/eth/rtl/ip_eth_tx.v                        ; yes             ; User Verilog HDL File                                 ; /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/ip_eth_tx.v                                                                       ;         ;
; lib/eth/rtl/ip_arb_mux.v                       ; yes             ; User Verilog HDL File                                 ; /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/ip_arb_mux.v                                                                      ;         ;
; lib/eth/rtl/arp.v                              ; yes             ; User Verilog HDL File                                 ; /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/arp.v                                                                             ;         ;
; lib/eth/rtl/arp_cache.v                        ; yes             ; User Verilog HDL File                                 ; /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/arp_cache.v                                                                       ;         ;
; lib/eth/rtl/arp_eth_rx.v                       ; yes             ; User Verilog HDL File                                 ; /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/arp_eth_rx.v                                                                      ;         ;
; lib/eth/rtl/arp_eth_tx.v                       ; yes             ; User Verilog HDL File                                 ; /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/arp_eth_tx.v                                                                      ;         ;
; lib/eth/rtl/eth_arb_mux.v                      ; yes             ; User Verilog HDL File                                 ; /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/eth_arb_mux.v                                                                     ;         ;
; lib/eth/lib/axis/rtl/arbiter.v                 ; yes             ; User Verilog HDL File                                 ; /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/lib/axis/rtl/arbiter.v                                                                ;         ;
; lib/eth/lib/axis/rtl/priority_encoder.v        ; yes             ; User Verilog HDL File                                 ; /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/lib/axis/rtl/priority_encoder.v                                                       ;         ;
; lib/eth/lib/axis/rtl/axis_fifo.v               ; yes             ; User Verilog HDL File                                 ; /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/lib/axis/rtl/axis_fifo.v                                                              ;         ;
; lib/eth/lib/axis/rtl/axis_async_fifo.v         ; yes             ; User Verilog HDL File                                 ; /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/lib/axis/rtl/axis_async_fifo.v                                                        ;         ;
; lib/eth/lib/axis/rtl/axis_async_fifo_adapter.v ; yes             ; User Verilog HDL File                                 ; /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/lib/axis/rtl/axis_async_fifo_adapter.v                                                ;         ;
; lib/eth/lib/axis/rtl/sync_reset.v              ; yes             ; User Verilog HDL File                                 ; /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/lib/axis/rtl/sync_reset.v                                                             ;         ;
; altpll.tdf                                     ; yes             ; Megafunction                                          ; /nix/store/528rxi5whkvdljdhfx29fy2461243mdh-quartus-prime-lite-unwrapped-20.1.1.720/quartus/libraries/megafunctions/altpll.tdf            ;         ;
; aglobal201.inc                                 ; yes             ; Megafunction                                          ; /nix/store/528rxi5whkvdljdhfx29fy2461243mdh-quartus-prime-lite-unwrapped-20.1.1.720/quartus/libraries/megafunctions/aglobal201.inc        ;         ;
; stratix_pll.inc                                ; yes             ; Megafunction                                          ; /nix/store/528rxi5whkvdljdhfx29fy2461243mdh-quartus-prime-lite-unwrapped-20.1.1.720/quartus/libraries/megafunctions/stratix_pll.inc       ;         ;
; stratixii_pll.inc                              ; yes             ; Megafunction                                          ; /nix/store/528rxi5whkvdljdhfx29fy2461243mdh-quartus-prime-lite-unwrapped-20.1.1.720/quartus/libraries/megafunctions/stratixii_pll.inc     ;         ;
; cycloneii_pll.inc                              ; yes             ; Megafunction                                          ; /nix/store/528rxi5whkvdljdhfx29fy2461243mdh-quartus-prime-lite-unwrapped-20.1.1.720/quartus/libraries/megafunctions/cycloneii_pll.inc     ;         ;
; db/altpll_chi2.tdf                             ; yes             ; Auto-Generated Megafunction                           ; /home/markus/uni/esd5_project/fpga/udp_test/db/altpll_chi2.tdf                                                                            ;         ;
; altddio_in.tdf                                 ; yes             ; Megafunction                                          ; /nix/store/528rxi5whkvdljdhfx29fy2461243mdh-quartus-prime-lite-unwrapped-20.1.1.720/quartus/libraries/megafunctions/altddio_in.tdf        ;         ;
; stratix_ddio.inc                               ; yes             ; Megafunction                                          ; /nix/store/528rxi5whkvdljdhfx29fy2461243mdh-quartus-prime-lite-unwrapped-20.1.1.720/quartus/libraries/megafunctions/stratix_ddio.inc      ;         ;
; cyclone_ddio.inc                               ; yes             ; Megafunction                                          ; /nix/store/528rxi5whkvdljdhfx29fy2461243mdh-quartus-prime-lite-unwrapped-20.1.1.720/quartus/libraries/megafunctions/cyclone_ddio.inc      ;         ;
; db/ddio_in_b2d.tdf                             ; yes             ; Auto-Generated Megafunction                           ; /home/markus/uni/esd5_project/fpga/udp_test/db/ddio_in_b2d.tdf                                                                            ;         ;
; altddio_out.tdf                                ; yes             ; Megafunction                                          ; /nix/store/528rxi5whkvdljdhfx29fy2461243mdh-quartus-prime-lite-unwrapped-20.1.1.720/quartus/libraries/megafunctions/altddio_out.tdf       ;         ;
; lpm_mux.inc                                    ; yes             ; Megafunction                                          ; /nix/store/528rxi5whkvdljdhfx29fy2461243mdh-quartus-prime-lite-unwrapped-20.1.1.720/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; stratix_lcell.inc                              ; yes             ; Megafunction                                          ; /nix/store/528rxi5whkvdljdhfx29fy2461243mdh-quartus-prime-lite-unwrapped-20.1.1.720/quartus/libraries/megafunctions/stratix_lcell.inc     ;         ;
; db/ddio_out_86d.tdf                            ; yes             ; Auto-Generated Megafunction                           ; /home/markus/uni/esd5_project/fpga/udp_test/db/ddio_out_86d.tdf                                                                           ;         ;
; db/ddio_out_c6d.tdf                            ; yes             ; Auto-Generated Megafunction                           ; /home/markus/uni/esd5_project/fpga/udp_test/db/ddio_out_c6d.tdf                                                                           ;         ;
; altsyncram.tdf                                 ; yes             ; Megafunction                                          ; /nix/store/528rxi5whkvdljdhfx29fy2461243mdh-quartus-prime-lite-unwrapped-20.1.1.720/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc                          ; yes             ; Megafunction                                          ; /nix/store/528rxi5whkvdljdhfx29fy2461243mdh-quartus-prime-lite-unwrapped-20.1.1.720/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_decode.inc                                 ; yes             ; Megafunction                                          ; /nix/store/528rxi5whkvdljdhfx29fy2461243mdh-quartus-prime-lite-unwrapped-20.1.1.720/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; a_rdenreg.inc                                  ; yes             ; Megafunction                                          ; /nix/store/528rxi5whkvdljdhfx29fy2461243mdh-quartus-prime-lite-unwrapped-20.1.1.720/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                                     ; yes             ; Megafunction                                          ; /nix/store/528rxi5whkvdljdhfx29fy2461243mdh-quartus-prime-lite-unwrapped-20.1.1.720/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                                     ; yes             ; Megafunction                                          ; /nix/store/528rxi5whkvdljdhfx29fy2461243mdh-quartus-prime-lite-unwrapped-20.1.1.720/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                                   ; yes             ; Megafunction                                          ; /nix/store/528rxi5whkvdljdhfx29fy2461243mdh-quartus-prime-lite-unwrapped-20.1.1.720/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_82e1.tdf                         ; yes             ; Auto-Generated Megafunction                           ; /home/markus/uni/esd5_project/fpga/udp_test/db/altsyncram_82e1.tdf                                                                        ;         ;
; db/altsyncram_o2e1.tdf                         ; yes             ; Auto-Generated Megafunction                           ; /home/markus/uni/esd5_project/fpga/udp_test/db/altsyncram_o2e1.tdf                                                                        ;         ;
; db/altsyncram_7si1.tdf                         ; yes             ; Auto-Generated Megafunction                           ; /home/markus/uni/esd5_project/fpga/udp_test/db/altsyncram_7si1.tdf                                                                        ;         ;
; db/udp_test.ram1_arp_cache_66ab044a.hdl.mif    ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /home/markus/uni/esd5_project/fpga/udp_test/db/udp_test.ram1_arp_cache_66ab044a.hdl.mif                                                   ;         ;
; db/altsyncram_uoi1.tdf                         ; yes             ; Auto-Generated Megafunction                           ; /home/markus/uni/esd5_project/fpga/udp_test/db/altsyncram_uoi1.tdf                                                                        ;         ;
; db/udp_test.ram0_arp_cache_66ab044a.hdl.mif    ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /home/markus/uni/esd5_project/fpga/udp_test/db/udp_test.ram0_arp_cache_66ab044a.hdl.mif                                                   ;         ;
; db/altsyncram_k2e1.tdf                         ; yes             ; Auto-Generated Megafunction                           ; /home/markus/uni/esd5_project/fpga/udp_test/db/altsyncram_k2e1.tdf                                                                        ;         ;
; db/altsyncram_49d1.tdf                         ; yes             ; Auto-Generated Megafunction                           ; /home/markus/uni/esd5_project/fpga/udp_test/db/altsyncram_49d1.tdf                                                                        ;         ;
; db/altsyncram_7tl1.tdf                         ; yes             ; Auto-Generated Megafunction                           ; /home/markus/uni/esd5_project/fpga/udp_test/db/altsyncram_7tl1.tdf                                                                        ;         ;
; db/udp_test.ram2_arp_cache_66ab044a.hdl.mif    ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /home/markus/uni/esd5_project/fpga/udp_test/db/udp_test.ram2_arp_cache_66ab044a.hdl.mif                                                   ;         ;
+------------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                             ;
+---------------------------------------------+-----------------------------------------------------------+
; Resource                                    ; Usage                                                     ;
+---------------------------------------------+-----------------------------------------------------------+
; Estimated Total logic elements              ; 6,295                                                     ;
;                                             ;                                                           ;
; Total combinational functions               ; 3996                                                      ;
; Logic element usage by number of LUT inputs ;                                                           ;
;     -- 4 input functions                    ; 2151                                                      ;
;     -- 3 input functions                    ; 727                                                       ;
;     -- <=2 input functions                  ; 1118                                                      ;
;                                             ;                                                           ;
; Logic elements by mode                      ;                                                           ;
;     -- normal mode                          ; 3080                                                      ;
;     -- arithmetic mode                      ; 916                                                       ;
;                                             ;                                                           ;
; Total registers                             ; 3742                                                      ;
;     -- Dedicated logic registers            ; 3730                                                      ;
;     -- I/O registers                        ; 24                                                        ;
;                                             ;                                                           ;
; I/O pins                                    ; 170                                                       ;
; Total memory bits                           ; 225792                                                    ;
;                                             ;                                                           ;
; Embedded Multiplier 9-bit elements          ; 0                                                         ;
;                                             ;                                                           ;
; Total PLLs                                  ; 1                                                         ;
;     -- PLLs                                 ; 1                                                         ;
;                                             ;                                                           ;
; Maximum fan-out node                        ; altpll:altpll_component|altpll_chi2:auto_generated|clk[0] ;
; Maximum fan-out                             ; 3647                                                      ;
; Total fan-out                               ; 27336                                                     ;
; Average fan-out                             ; 3.34                                                      ;
+---------------------------------------------+-----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+--------------+
; Compilation Hierarchy Node                                 ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                       ; Entity Name             ; Library Name ;
+------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+--------------+
; |fpga                                                      ; 3996 (1)            ; 3730 (0)                  ; 225792      ; 0            ; 0       ; 0         ; 170  ; 0            ; |fpga                                                                                                                                                                                                                                     ; fpga                    ; work         ;
;    |altpll:altpll_component|                               ; 1 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|altpll:altpll_component                                                                                                                                                                                                             ; altpll                  ; work         ;
;       |altpll_chi2:auto_generated|                         ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|altpll:altpll_component|altpll_chi2:auto_generated                                                                                                                                                                                  ; altpll_chi2             ; work         ;
;    |debounce_switch:debounce_switch_inst|                  ; 71 (71)             ; 114 (114)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|debounce_switch:debounce_switch_inst                                                                                                                                                                                                ; debounce_switch         ; work         ;
;    |fpga_core:core_inst|                                   ; 3923 (53)           ; 3611 (43)                 ; 225792      ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst                                                                                                                                                                                                                 ; fpga_core               ; work         ;
;       |axis_fifo:udp_payload_fifo|                         ; 45 (45)             ; 40 (40)                   ; 81920       ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|axis_fifo:udp_payload_fifo                                                                                                                                                                                      ; axis_fifo               ; work         ;
;          |altsyncram:mem_rtl_0|                            ; 0 (0)               ; 0 (0)                     ; 81920       ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0                                                                                                                                                                 ; altsyncram              ; work         ;
;             |altsyncram_o2e1:auto_generated|               ; 0 (0)               ; 0 (0)                     ; 81920       ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_o2e1:auto_generated                                                                                                                                  ; altsyncram_o2e1         ; work         ;
;       |eth_axis_rx:eth_axis_rx_inst|                       ; 45 (45)             ; 95 (95)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|eth_axis_rx:eth_axis_rx_inst                                                                                                                                                                                    ; eth_axis_rx             ; work         ;
;       |eth_axis_tx:eth_axis_tx_inst|                       ; 99 (99)             ; 81 (81)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|eth_axis_tx:eth_axis_tx_inst                                                                                                                                                                                    ; eth_axis_tx             ; work         ;
;       |eth_mac_1g_rgmii_fifo:eth_mac_inst|                 ; 834 (0)             ; 537 (0)                   ; 81920       ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst                                                                                                                                                                              ; eth_mac_1g_rgmii_fifo   ; work         ;
;          |axis_async_fifo_adapter:rx_fifo|                 ; 221 (0)             ; 156 (0)                   ; 40960       ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo                                                                                                                                              ; axis_async_fifo_adapter ; work         ;
;             |axis_async_fifo:fifo_inst|                    ; 221 (221)           ; 156 (156)                 ; 40960       ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst                                                                                                                    ; axis_async_fifo         ; work         ;
;                |altsyncram:mem_rtl_0|                      ; 0 (0)               ; 0 (0)                     ; 40960       ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0                                                                                               ; altsyncram              ; work         ;
;                   |altsyncram_49d1:auto_generated|         ; 0 (0)               ; 0 (0)                     ; 40960       ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated                                                                ; altsyncram_49d1         ; work         ;
;          |axis_async_fifo_adapter:tx_fifo|                 ; 217 (0)             ; 146 (0)                   ; 40960       ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo                                                                                                                                              ; axis_async_fifo_adapter ; work         ;
;             |axis_async_fifo:fifo_inst|                    ; 217 (217)           ; 146 (146)                 ; 40960       ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst                                                                                                                    ; axis_async_fifo         ; work         ;
;                |altsyncram:mem_rtl_0|                      ; 0 (0)               ; 0 (0)                     ; 40960       ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0                                                                                               ; altsyncram              ; work         ;
;                   |altsyncram_k2e1:auto_generated|         ; 0 (0)               ; 0 (0)                     ; 40960       ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k2e1:auto_generated                                                                ; altsyncram_k2e1         ; work         ;
;          |eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|          ; 396 (22)            ; 235 (22)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst                                                                                                                                       ; eth_mac_1g_rgmii        ; work         ;
;             |eth_mac_1g:eth_mac_1g_inst|                   ; 345 (0)             ; 176 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst                                                                                                            ; eth_mac_1g              ; work         ;
;                |axis_gmii_rx:axis_gmii_rx_inst|            ; 159 (118)           ; 97 (97)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst                                                                             ; axis_gmii_rx            ; work         ;
;                   |lfsr:eth_crc_8|                         ; 41 (41)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|lfsr:eth_crc_8                                                              ; lfsr                    ; work         ;
;                |axis_gmii_tx:axis_gmii_tx_inst|            ; 186 (156)           ; 79 (79)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst                                                                             ; axis_gmii_tx            ; work         ;
;                   |lfsr:eth_crc_8|                         ; 30 (30)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|lfsr:eth_crc_8                                                              ; lfsr                    ; work         ;
;             |rgmii_phy_if:rgmii_phy_if_inst|               ; 29 (29)             ; 37 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst                                                                                                        ; rgmii_phy_if            ; work         ;
;                |oddr:clk_oddr_inst|                        ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst                                                                                     ; oddr                    ; work         ;
;                   |altddio_out:altddio_out_inst|           ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst|altddio_out:altddio_out_inst                                                        ; altddio_out             ; work         ;
;                      |ddio_out_86d:auto_generated|         ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst|altddio_out:altddio_out_inst|ddio_out_86d:auto_generated                            ; ddio_out_86d            ; work         ;
;                |oddr:data_oddr_inst|                       ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:data_oddr_inst                                                                                    ; oddr                    ; work         ;
;                   |altddio_out:altddio_out_inst|           ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:data_oddr_inst|altddio_out:altddio_out_inst                                                       ; altddio_out             ; work         ;
;                      |ddio_out_c6d:auto_generated|         ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:data_oddr_inst|altddio_out:altddio_out_inst|ddio_out_c6d:auto_generated                           ; ddio_out_c6d            ; work         ;
;                |ssio_ddr_in:rx_ssio_ddr_inst|              ; 0 (0)               ; 20 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst                                                                           ; ssio_ddr_in             ; work         ;
;                   |iddr:data_iddr_inst|                    ; 0 (0)               ; 20 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst                                                       ; iddr                    ; work         ;
;                      |altddio_in:altddio_in_inst|          ; 0 (0)               ; 15 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst                            ; altddio_in              ; work         ;
;                         |ddio_in_b2d:auto_generated|       ; 0 (0)               ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated ; ddio_in_b2d             ; work         ;
;       |hex_display:hex_display_0|                          ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|hex_display:hex_display_0                                                                                                                                                                                       ; hex_display             ; work         ;
;       |hex_display:hex_display_1|                          ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|hex_display:hex_display_1                                                                                                                                                                                       ; hex_display             ; work         ;
;       |hex_display:hex_display_2|                          ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|hex_display:hex_display_2                                                                                                                                                                                       ; hex_display             ; work         ;
;       |hex_display:hex_display_3|                          ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|hex_display:hex_display_3                                                                                                                                                                                       ; hex_display             ; work         ;
;       |hex_display:hex_display_4|                          ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|hex_display:hex_display_4                                                                                                                                                                                       ; hex_display             ; work         ;
;       |hex_display:hex_display_5|                          ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|hex_display:hex_display_5                                                                                                                                                                                       ; hex_display             ; work         ;
;       |hex_display:hex_display_6|                          ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|hex_display:hex_display_6                                                                                                                                                                                       ; hex_display             ; work         ;
;       |hex_display:hex_display_7|                          ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|hex_display:hex_display_7                                                                                                                                                                                       ; hex_display             ; work         ;
;       |udp_complete:udp_complete_inst|                     ; 2791 (7)            ; 2815 (2)                  ; 61952       ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|udp_complete:udp_complete_inst                                                                                                                                                                                  ; udp_complete            ; work         ;
;          |ip_arb_mux:ip_arb_mux_inst|                      ; 23 (21)             ; 84 (83)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|udp_complete:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst                                                                                                                                                       ; ip_arb_mux              ; work         ;
;             |arbiter:arb_inst|                             ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|udp_complete:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst|arbiter:arb_inst                                                                                                                                      ; arbiter                 ; work         ;
;          |ip_complete:ip_complete_inst|                    ; 1488 (15)           ; 1440 (3)                  ; 41472       ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst                                                                                                                                                     ; ip_complete             ; work         ;
;             |arp:arp_inst|                                 ; 711 (363)           ; 977 (317)                 ; 41472       ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst                                                                                                                                        ; arp                     ; work         ;
;                |arp_cache:arp_cache_inst|                  ; 153 (115)           ; 217 (217)                 ; 41472       ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst                                                                                                               ; arp_cache               ; work         ;
;                   |altsyncram:ip_addr_mem_rtl_0|           ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:ip_addr_mem_rtl_0                                                                                  ; altsyncram              ; work         ;
;                      |altsyncram_7si1:auto_generated|      ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:ip_addr_mem_rtl_0|altsyncram_7si1:auto_generated                                                   ; altsyncram_7si1         ; work         ;
;                   |altsyncram:mac_addr_mem_rtl_0|          ; 0 (0)               ; 0 (0)                     ; 24576       ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0                                                                                 ; altsyncram              ; work         ;
;                      |altsyncram_7tl1:auto_generated|      ; 0 (0)               ; 0 (0)                     ; 24576       ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_7tl1:auto_generated                                                  ; altsyncram_7tl1         ; work         ;
;                   |altsyncram:valid_mem_rtl_0|             ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:valid_mem_rtl_0                                                                                    ; altsyncram              ; work         ;
;                      |altsyncram_uoi1:auto_generated|      ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:valid_mem_rtl_0|altsyncram_uoi1:auto_generated                                                     ; altsyncram_uoi1         ; work         ;
;                   |lfsr:rd_hash|                           ; 12 (12)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|lfsr:rd_hash                                                                                                  ; lfsr                    ; work         ;
;                   |lfsr:wr_hash|                           ; 26 (26)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|lfsr:wr_hash                                                                                                  ; lfsr                    ; work         ;
;                |arp_eth_rx:arp_eth_rx_inst|                ; 82 (82)             ; 282 (282)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst                                                                                                             ; arp_eth_rx              ; work         ;
;                |arp_eth_tx:arp_eth_tx_inst|                ; 113 (113)           ; 161 (161)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst                                                                                                             ; arp_eth_tx              ; work         ;
;             |eth_arb_mux:eth_arb_mux_inst|                 ; 87 (78)             ; 81 (77)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst                                                                                                                        ; eth_arb_mux             ; work         ;
;                |arbiter:arb_inst|                          ; 9 (8)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst|arbiter:arb_inst                                                                                                       ; arbiter                 ; work         ;
;                   |priority_encoder:priority_encoder_inst| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst|arbiter:arb_inst|priority_encoder:priority_encoder_inst                                                                ; priority_encoder        ; work         ;
;             |ip:ip_inst|                                   ; 675 (11)            ; 379 (56)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst                                                                                                                                          ; ip                      ; work         ;
;                |ip_eth_rx:ip_eth_rx_inst|                  ; 218 (218)           ; 141 (141)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst                                                                                                                 ; ip_eth_rx               ; work         ;
;                |ip_eth_tx:ip_eth_tx_inst|                  ; 446 (446)           ; 182 (182)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst                                                                                                                 ; ip_eth_tx               ; work         ;
;          |udp:udp_inst|                                    ; 1273 (0)            ; 1289 (0)                  ; 20480       ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst                                                                                                                                                                     ; udp                     ; work         ;
;             |udp_checksum_gen:udp_checksum_gen_inst|       ; 1031 (990)          ; 987 (951)                 ; 20480       ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst                                                                                                                              ; udp_checksum_gen        ; work         ;
;                |axis_fifo:payload_fifo|                    ; 41 (41)             ; 36 (36)                   ; 20480       ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo                                                                                                       ; axis_fifo               ; work         ;
;                   |altsyncram:mem_rtl_0|                   ; 0 (0)               ; 0 (0)                     ; 20480       ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo|altsyncram:mem_rtl_0                                                                                  ; altsyncram              ; work         ;
;                      |altsyncram_82e1:auto_generated|      ; 0 (0)               ; 0 (0)                     ; 20480       ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo|altsyncram:mem_rtl_0|altsyncram_82e1:auto_generated                                                   ; altsyncram_82e1         ; work         ;
;             |udp_ip_rx:udp_ip_rx_inst|                     ; 98 (98)             ; 137 (137)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_rx:udp_ip_rx_inst                                                                                                                                            ; udp_ip_rx               ; work         ;
;             |udp_ip_tx:udp_ip_tx_inst|                     ; 144 (144)           ; 165 (165)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst                                                                                                                                            ; udp_ip_tx               ; work         ;
;    |sync_reset:sync_reset_inst|                            ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|sync_reset:sync_reset_inst                                                                                                                                                                                                          ; sync_reset              ; work         ;
+------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+---------------------------------------------+
; Name                                                                                                                                                                                          ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+---------------------------------------------+
; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_o2e1:auto_generated|ALTSYNCRAM                                                                                 ; AUTO ; Simple Dual Port ; 8192         ; 10           ; 8192         ; 10           ; 81920 ; None                                        ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ALTSYNCRAM               ; AUTO ; Simple Dual Port ; 4096         ; 10           ; 4096         ; 10           ; 40960 ; None                                        ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k2e1:auto_generated|ALTSYNCRAM               ; AUTO ; Simple Dual Port ; 4096         ; 10           ; 4096         ; 10           ; 40960 ; None                                        ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:ip_addr_mem_rtl_0|altsyncram_7si1:auto_generated|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384 ; db/udp_test.ram1_arp_cache_66ab044a.hdl.mif ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_7tl1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 512          ; 48           ; 512          ; 48           ; 24576 ; db/udp_test.ram2_arp_cache_66ab044a.hdl.mif ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:valid_mem_rtl_0|altsyncram_uoi1:auto_generated|ALTSYNCRAM    ; AUTO ; Simple Dual Port ; 512          ; 1            ; 512          ; 1            ; 512   ; db/udp_test.ram0_arp_cache_66ab044a.hdl.mif ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo|altsyncram:mem_rtl_0|altsyncram_82e1:auto_generated|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 2048         ; 10           ; 2048         ; 10           ; 20480 ; None                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+---------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |fpga|fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|state_reg                                                                  ;
+------------------------------------+------------------------------------+-------------------------------+------------------------------+----------------------+---------------------------+
; Name                               ; state_reg.STATE_WRITE_PAYLOAD_LAST ; state_reg.STATE_WRITE_PAYLOAD ; state_reg.STATE_WRITE_HEADER ; state_reg.STATE_IDLE ; state_reg.STATE_WAIT_LAST ;
+------------------------------------+------------------------------------+-------------------------------+------------------------------+----------------------+---------------------------+
; state_reg.STATE_IDLE               ; 0                                  ; 0                             ; 0                            ; 0                    ; 0                         ;
; state_reg.STATE_WRITE_HEADER       ; 0                                  ; 0                             ; 1                            ; 1                    ; 0                         ;
; state_reg.STATE_WRITE_PAYLOAD      ; 0                                  ; 1                             ; 0                            ; 1                    ; 0                         ;
; state_reg.STATE_WRITE_PAYLOAD_LAST ; 1                                  ; 0                             ; 0                            ; 1                    ; 0                         ;
; state_reg.STATE_WAIT_LAST          ; 0                                  ; 0                             ; 0                            ; 1                    ; 1                         ;
+------------------------------------+------------------------------------+-------------------------------+------------------------------+----------------------+---------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |fpga|fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|state_reg                                                                      ;
+------------------------------+----------------------------+-----------------------------+------------------------------+------------------------------+------------------------------+----------------------+
; Name                         ; state_reg.STATE_FINISH_SUM ; state_reg.STATE_SUM_PAYLOAD ; state_reg.STATE_SUM_HEADER_3 ; state_reg.STATE_SUM_HEADER_2 ; state_reg.STATE_SUM_HEADER_1 ; state_reg.STATE_IDLE ;
+------------------------------+----------------------------+-----------------------------+------------------------------+------------------------------+------------------------------+----------------------+
; state_reg.STATE_IDLE         ; 0                          ; 0                           ; 0                            ; 0                            ; 0                            ; 0                    ;
; state_reg.STATE_SUM_HEADER_1 ; 0                          ; 0                           ; 0                            ; 0                            ; 1                            ; 1                    ;
; state_reg.STATE_SUM_HEADER_2 ; 0                          ; 0                           ; 0                            ; 1                            ; 0                            ; 1                    ;
; state_reg.STATE_SUM_HEADER_3 ; 0                          ; 0                           ; 1                            ; 0                            ; 0                            ; 1                    ;
; state_reg.STATE_SUM_PAYLOAD  ; 0                          ; 1                           ; 0                            ; 0                            ; 0                            ; 1                    ;
; state_reg.STATE_FINISH_SUM   ; 1                          ; 0                           ; 0                            ; 0                            ; 0                            ; 1                    ;
+------------------------------+----------------------------+-----------------------------+------------------------------+------------------------------+------------------------------+----------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |fpga|fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_rx:udp_ip_rx_inst|state_reg                                                              ;
+-----------------------------------+-----------------------------------+------------------------------+-----------------------------+----------------------+---------------------------+
; Name                              ; state_reg.STATE_READ_PAYLOAD_LAST ; state_reg.STATE_READ_PAYLOAD ; state_reg.STATE_READ_HEADER ; state_reg.STATE_IDLE ; state_reg.STATE_WAIT_LAST ;
+-----------------------------------+-----------------------------------+------------------------------+-----------------------------+----------------------+---------------------------+
; state_reg.STATE_IDLE              ; 0                                 ; 0                            ; 0                           ; 0                    ; 0                         ;
; state_reg.STATE_READ_HEADER       ; 0                                 ; 0                            ; 1                           ; 1                    ; 0                         ;
; state_reg.STATE_READ_PAYLOAD      ; 0                                 ; 1                            ; 0                           ; 1                    ; 0                         ;
; state_reg.STATE_READ_PAYLOAD_LAST ; 1                                 ; 0                            ; 0                           ; 1                    ; 0                         ;
; state_reg.STATE_WAIT_LAST         ; 0                                 ; 0                            ; 0                           ; 1                    ; 1                         ;
+-----------------------------------+-----------------------------------+------------------------------+-----------------------------+----------------------+---------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------+
; State Machine - |fpga|fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|state_reg ;
+-----------------------------+----------------------+-----------------------------+-----------------------------------------+
; Name                        ; state_reg.STATE_IDLE ; state_reg.STATE_WAIT_PACKET ; state_reg.STATE_ARP_QUERY               ;
+-----------------------------+----------------------+-----------------------------+-----------------------------------------+
; state_reg.STATE_IDLE        ; 0                    ; 0                           ; 0                                       ;
; state_reg.STATE_ARP_QUERY   ; 1                    ; 0                           ; 1                                       ;
; state_reg.STATE_WAIT_PACKET ; 1                    ; 1                           ; 0                                       ;
+-----------------------------+----------------------+-----------------------------+-----------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |fpga|fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|state_reg                                       ;
+------------------------------------+------------------------------------+-------------------------------+------------------------------+----------------------+---------------------------+
; Name                               ; state_reg.STATE_WRITE_PAYLOAD_LAST ; state_reg.STATE_WRITE_PAYLOAD ; state_reg.STATE_WRITE_HEADER ; state_reg.STATE_IDLE ; state_reg.STATE_WAIT_LAST ;
+------------------------------------+------------------------------------+-------------------------------+------------------------------+----------------------+---------------------------+
; state_reg.STATE_IDLE               ; 0                                  ; 0                             ; 0                            ; 0                    ; 0                         ;
; state_reg.STATE_WRITE_HEADER       ; 0                                  ; 0                             ; 1                            ; 1                    ; 0                         ;
; state_reg.STATE_WRITE_PAYLOAD      ; 0                                  ; 1                             ; 0                            ; 1                    ; 0                         ;
; state_reg.STATE_WRITE_PAYLOAD_LAST ; 1                                  ; 0                             ; 0                            ; 1                    ; 0                         ;
; state_reg.STATE_WAIT_LAST          ; 0                                  ; 0                             ; 0                            ; 1                    ; 1                         ;
+------------------------------------+------------------------------------+-------------------------------+------------------------------+----------------------+---------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |fpga|fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|state_reg                                   ;
+-----------------------------------+-----------------------------------+------------------------------+-----------------------------+----------------------+---------------------------+
; Name                              ; state_reg.STATE_READ_PAYLOAD_LAST ; state_reg.STATE_READ_PAYLOAD ; state_reg.STATE_READ_HEADER ; state_reg.STATE_IDLE ; state_reg.STATE_WAIT_LAST ;
+-----------------------------------+-----------------------------------+------------------------------+-----------------------------+----------------------+---------------------------+
; state_reg.STATE_IDLE              ; 0                                 ; 0                            ; 0                           ; 0                    ; 0                         ;
; state_reg.STATE_READ_HEADER       ; 0                                 ; 0                            ; 1                           ; 1                    ; 0                         ;
; state_reg.STATE_READ_PAYLOAD      ; 0                                 ; 1                            ; 0                           ; 1                    ; 0                         ;
; state_reg.STATE_READ_PAYLOAD_LAST ; 1                                 ; 0                            ; 0                           ; 1                    ; 0                         ;
; state_reg.STATE_WAIT_LAST         ; 0                                 ; 0                            ; 0                           ; 1                    ; 1                         ;
+-----------------------------------+-----------------------------------+------------------------------+-----------------------------+----------------------+---------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg       ;
+--------------------------+---------------------+---------------------+---------------------+----------------------+-------------------------+--------------------------+----------------------+
; Name                     ; state_reg.STATE_IFG ; state_reg.STATE_FCS ; state_reg.STATE_PAD ; state_reg.STATE_LAST ; state_reg.STATE_PAYLOAD ; state_reg.STATE_PREAMBLE ; state_reg.STATE_IDLE ;
+--------------------------+---------------------+---------------------+---------------------+----------------------+-------------------------+--------------------------+----------------------+
; state_reg.STATE_IDLE     ; 0                   ; 0                   ; 0                   ; 0                    ; 0                       ; 0                        ; 0                    ;
; state_reg.STATE_PREAMBLE ; 0                   ; 0                   ; 0                   ; 0                    ; 0                       ; 1                        ; 1                    ;
; state_reg.STATE_PAYLOAD  ; 0                   ; 0                   ; 0                   ; 0                    ; 1                       ; 0                        ; 1                    ;
; state_reg.STATE_LAST     ; 0                   ; 0                   ; 0                   ; 1                    ; 0                       ; 0                        ; 1                    ;
; state_reg.STATE_PAD      ; 0                   ; 0                   ; 1                   ; 0                    ; 0                       ; 0                        ; 1                    ;
; state_reg.STATE_FCS      ; 0                   ; 1                   ; 0                   ; 0                    ; 0                       ; 0                        ; 1                    ;
; state_reg.STATE_IFG      ; 1                   ; 0                   ; 0                   ; 0                    ; 0                       ; 0                        ; 1                    ;
+--------------------------+---------------------+---------------------+---------------------+----------------------+-------------------------+--------------------------+----------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg ;
+---------------------------+----------------------+---------------------------+----------------------------------------------------------------------------------------------------------+
; Name                      ; state_reg.STATE_IDLE ; state_reg.STATE_WAIT_LAST ; state_reg.STATE_PAYLOAD                                                                                  ;
+---------------------------+----------------------+---------------------------+----------------------------------------------------------------------------------------------------------+
; state_reg.STATE_IDLE      ; 0                    ; 0                         ; 0                                                                                                        ;
; state_reg.STATE_PAYLOAD   ; 1                    ; 0                         ; 1                                                                                                        ;
; state_reg.STATE_WAIT_LAST ; 1                    ; 1                         ; 0                                                                                                        ;
+---------------------------+----------------------+---------------------------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                        ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_h[0]  ; no                                                               ; yes                                        ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_h[1]  ; no                                                               ; yes                                        ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_h[2]  ; no                                                               ; yes                                        ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_h[3]  ; no                                                               ; yes                                        ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_h[4]  ; no                                                               ; yes                                        ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_latch_l[1] ; no                                                               ; yes                                        ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_latch_l[2] ; no                                                               ; yes                                        ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_latch_l[3] ; no                                                               ; yes                                        ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_latch_l[4] ; no                                                               ; yes                                        ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_latch_l[0] ; no                                                               ; yes                                        ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[1]  ; no                                                               ; yes                                        ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[2]  ; no                                                               ; yes                                        ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[3]  ; no                                                               ; yes                                        ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[4]  ; no                                                               ; yes                                        ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[0]  ; no                                                               ; yes                                        ;
; Total number of protected registers is 15                                                                                                                                                                                                            ;                                                                  ;                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+--------------------------------------------------------------+
; Logic Cells Representing Combinational Loops                 ;
+--------------------------------------------------------+-----+
; Logic Cell Name                                        ;     ;
+--------------------------------------------------------+-----+
; rtl~0                                                  ;     ;
; rtl~10                                                 ;     ;
; rtl~12                                                 ;     ;
; rtl~14                                                 ;     ;
; rtl~1                                                  ;     ;
; rtl~11                                                 ;     ;
; rtl~13                                                 ;     ;
; rtl~15                                                 ;     ;
; rtl~16                                                 ;     ;
; rtl~17                                                 ;     ;
; rtl~18                                                 ;     ;
; rtl~19                                                 ;     ;
; rtl~20                                                 ;     ;
; rtl~21                                                 ;     ;
; rtl~22                                                 ;     ;
; rtl~23                                                 ;     ;
; rtl~2                                                  ;     ;
; rtl~3                                                  ;     ;
; rtl~4                                                  ;     ;
; rtl~5                                                  ;     ;
; rtl~6                                                  ;     ;
; rtl~7                                                  ;     ;
; rtl~8                                                  ;     ;
; rtl~9                                                  ;     ;
; rtl~24                                                 ;     ;
; rtl~116                                                ;     ;
; rtl~103                                                ;     ;
; rtl~90                                                 ;     ;
; rtl~78                                                 ;     ;
; rtl~66                                                 ;     ;
; rtl~54                                                 ;     ;
; rtl~42                                                 ;     ;
; rtl~30                                                 ;     ;
; rtl~25                                                 ;     ;
; rtl~117                                                ;     ;
; rtl~104                                                ;     ;
; rtl~91                                                 ;     ;
; rtl~79                                                 ;     ;
; rtl~67                                                 ;     ;
; rtl~55                                                 ;     ;
; rtl~43                                                 ;     ;
; rtl~31                                                 ;     ;
; rtl~26                                                 ;     ;
; rtl~118                                                ;     ;
; rtl~105                                                ;     ;
; rtl~92                                                 ;     ;
; rtl~80                                                 ;     ;
; rtl~68                                                 ;     ;
; rtl~56                                                 ;     ;
; rtl~44                                                 ;     ;
; rtl~32                                                 ;     ;
; rtl~27                                                 ;     ;
; rtl~119                                                ;     ;
; rtl~106                                                ;     ;
; rtl~93                                                 ;     ;
; rtl~81                                                 ;     ;
; rtl~69                                                 ;     ;
; rtl~57                                                 ;     ;
; rtl~45                                                 ;     ;
; rtl~33                                                 ;     ;
; rtl~28                                                 ;     ;
; rtl~120                                                ;     ;
; rtl~107                                                ;     ;
; rtl~94                                                 ;     ;
; rtl~82                                                 ;     ;
; rtl~70                                                 ;     ;
; rtl~58                                                 ;     ;
; rtl~46                                                 ;     ;
; rtl~34                                                 ;     ;
; rtl~29                                                 ;     ;
; rtl~121                                                ;     ;
; rtl~108                                                ;     ;
; rtl~95                                                 ;     ;
; rtl~83                                                 ;     ;
; rtl~71                                                 ;     ;
; rtl~59                                                 ;     ;
; rtl~47                                                 ;     ;
; rtl~35                                                 ;     ;
; rtl~72                                                 ;     ;
; rtl~60                                                 ;     ;
; rtl~48                                                 ;     ;
; rtl~36                                                 ;     ;
; rtl~73                                                 ;     ;
; rtl~61                                                 ;     ;
; rtl~49                                                 ;     ;
; rtl~37                                                 ;     ;
; rtl~74                                                 ;     ;
; rtl~62                                                 ;     ;
; rtl~50                                                 ;     ;
; rtl~38                                                 ;     ;
; rtl~75                                                 ;     ;
; rtl~63                                                 ;     ;
; rtl~52                                                 ;     ;
; rtl~40                                                 ;     ;
; rtl~76                                                 ;     ;
; rtl~64                                                 ;     ;
; rtl~51                                                 ;     ;
; rtl~39                                                 ;     ;
; rtl~77                                                 ;     ;
; rtl~65                                                 ;     ;
; Number of logic cells representing combinational loops ; 138 ;
+--------------------------------------------------------+-----+
Table restricted to first 100 entries. Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                     ; Reason for Removal                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fpga_core:core_inst|axis_fifo:udp_payload_fifo|mark_frame_reg                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                            ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|m_ip_protocol_reg[1..3,5..7]                                                             ; Stuck at GND due to stuck port data_in                                                                                                                            ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|ip_source_ip_reg[0..6,9..18,20,22,24..29]                                  ; Stuck at GND due to stuck port data_in                                                                                                                            ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|ip_ttl_reg[0..5,7]                                                         ; Stuck at GND due to stuck port data_in                                                                                                                            ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|ip_ecn_reg[0,1]                                                            ; Stuck at GND due to stuck port data_in                                                                                                                            ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|ip_dscp_reg[0..5]                                                          ; Stuck at GND due to stuck port data_in                                                                                                                            ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo|mark_frame_reg                                      ; Stuck at GND due to stuck port data_in                                                                                                                            ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|temp_m_eth_payload_axis_tuser_reg                         ; Stuck at GND due to stuck port data_in                                                                                                                            ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|arp_spa_reg[0..6,9..18,20,22,24..29]                      ; Stuck at GND due to stuck port data_in                                                                                                                            ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|arp_sha_reg[0..40,42..47]                                 ; Stuck at GND due to stuck port data_in                                                                                                                            ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|arp_ptype_reg[0..10,12..15]                               ; Stuck at GND due to stuck port data_in                                                                                                                            ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|arp_htype_reg[1..15]                                      ; Stuck at GND due to stuck port data_in                                                                                                                            ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|m_eth_type_reg[0,3..10,12..15]                            ; Stuck at GND due to stuck port data_in                                                                                                                            ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|m_eth_src_mac_reg[0..40,42..47]                           ; Stuck at GND due to stuck port data_in                                                                                                                            ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_eth_type_reg[0,3..10,12..15]                            ; Stuck at GND due to stuck port data_in                                                                                                                            ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|ip_fragment_offset_reg[0..12]                                 ; Stuck at GND due to stuck port data_in                                                                                                                            ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|ip_flags_reg[0,2]                                             ; Stuck at GND due to stuck port data_in                                                                                                                            ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|ip_identification_reg[0..15]                                  ; Stuck at GND due to stuck port data_in                                                                                                                            ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|m_eth_type_reg[0..10,12..15]                                  ; Stuck at GND due to stuck port data_in                                                                                                                            ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|m_eth_src_mac_reg[0..40,42..47]                               ; Stuck at GND due to stuck port data_in                                                                                                                            ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|mark_frame_reg                                                   ; Stuck at GND due to stuck port data_in                                                                                                                            ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|mark_frame_reg                                                   ; Stuck at GND due to stuck port data_in                                                                                                                            ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|m_ip_source_ip_reg[0..6,9..18,20,22,24..29]                                ; Stuck at GND due to stuck port data_in                                                                                                                            ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|m_ip_ttl_reg[0..5,7]                                                       ; Stuck at GND due to stuck port data_in                                                                                                                            ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|m_ip_ecn_reg[0,1]                                                          ; Stuck at GND due to stuck port data_in                                                                                                                            ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|m_ip_dscp_reg[0..5]                                                        ; Stuck at GND due to stuck port data_in                                                                                                                            ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|m_ip_source_ip_reg[0..6,9..18,20,22,24..29]                                              ; Stuck at GND due to stuck port data_in                                                                                                                            ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|m_ip_ttl_reg[0..5,7]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                            ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|m_ip_ecn_reg[0,1]                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                            ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|m_ip_dscp_reg[0..5]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                            ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst|arbiter:arb_inst|grant_reg[1]                                                                       ; Lost fanout                                                                                                                                                       ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|m_eth_src_mac_reg[41]                                         ; Merged with fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|m_eth_type_reg[11]                ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|m_eth_type_reg[11]                                            ; Merged with fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|ip_flags_reg[1]                   ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_eth_type_reg[1]                                         ; Merged with fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_eth_type_reg[2]             ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_eth_type_reg[2]                                         ; Merged with fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_eth_type_reg[11]            ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|arp_spa_reg[7]                                            ; Merged with fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|arp_spa_reg[8]                ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|arp_spa_reg[8]                                            ; Merged with fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|arp_spa_reg[19]               ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|arp_spa_reg[19]                                           ; Merged with fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|arp_spa_reg[21]               ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|arp_spa_reg[21]                                           ; Merged with fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|arp_spa_reg[23]               ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|arp_spa_reg[23]                                           ; Merged with fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|arp_spa_reg[31]               ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|arp_spa_reg[31]                                           ; Merged with fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|arp_sha_reg[41]               ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|arp_sha_reg[41]                                           ; Merged with fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|arp_ptype_reg[11]             ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|arp_ptype_reg[11]                                         ; Merged with fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|arp_htype_reg[0]              ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|arp_htype_reg[0]                                          ; Merged with fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|m_eth_type_reg[1]             ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|m_eth_type_reg[1]                                         ; Merged with fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|m_eth_type_reg[2]             ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|m_eth_type_reg[2]                                         ; Merged with fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|m_eth_type_reg[11]            ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|m_eth_type_reg[11]                                        ; Merged with fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|m_eth_src_mac_reg[41]         ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|m_eth_src_mac_reg[41]                                     ; Merged with fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|arp_spa_reg[30]               ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|ip_source_ip_reg[7]                                                        ; Merged with fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|ip_source_ip_reg[8]                            ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|ip_source_ip_reg[8]                                                        ; Merged with fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|ip_source_ip_reg[19]                           ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|ip_source_ip_reg[19]                                                       ; Merged with fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|ip_source_ip_reg[21]                           ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|ip_source_ip_reg[21]                                                       ; Merged with fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|ip_source_ip_reg[23]                           ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|ip_source_ip_reg[23]                                                       ; Merged with fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|ip_source_ip_reg[30]                           ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|ip_source_ip_reg[30]                                                       ; Merged with fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|ip_ttl_reg[6]                                  ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|ip_ttl_reg[6]                                                              ; Merged with fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|ip_source_ip_reg[31]                           ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|m_ip_protocol_reg[0]                                                                     ; Merged with fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|m_ip_protocol_reg[4]                                         ;
; fpga_core:core_inst|axis_fifo:udp_payload_fifo|wr_ptr_reg[0]                                                                                                                      ; Merged with fpga_core:core_inst|axis_fifo:udp_payload_fifo|wr_ptr_commit_reg[0]                                                                                   ;
; fpga_core:core_inst|axis_fifo:udp_payload_fifo|wr_ptr_reg[1]                                                                                                                      ; Merged with fpga_core:core_inst|axis_fifo:udp_payload_fifo|wr_ptr_commit_reg[1]                                                                                   ;
; fpga_core:core_inst|axis_fifo:udp_payload_fifo|wr_ptr_reg[3]                                                                                                                      ; Merged with fpga_core:core_inst|axis_fifo:udp_payload_fifo|wr_ptr_commit_reg[3]                                                                                   ;
; fpga_core:core_inst|axis_fifo:udp_payload_fifo|wr_ptr_reg[4]                                                                                                                      ; Merged with fpga_core:core_inst|axis_fifo:udp_payload_fifo|wr_ptr_commit_reg[4]                                                                                   ;
; fpga_core:core_inst|axis_fifo:udp_payload_fifo|wr_ptr_reg[5]                                                                                                                      ; Merged with fpga_core:core_inst|axis_fifo:udp_payload_fifo|wr_ptr_commit_reg[5]                                                                                   ;
; fpga_core:core_inst|axis_fifo:udp_payload_fifo|wr_ptr_reg[6]                                                                                                                      ; Merged with fpga_core:core_inst|axis_fifo:udp_payload_fifo|wr_ptr_commit_reg[6]                                                                                   ;
; fpga_core:core_inst|axis_fifo:udp_payload_fifo|wr_ptr_reg[7]                                                                                                                      ; Merged with fpga_core:core_inst|axis_fifo:udp_payload_fifo|wr_ptr_commit_reg[7]                                                                                   ;
; fpga_core:core_inst|axis_fifo:udp_payload_fifo|wr_ptr_reg[10]                                                                                                                     ; Merged with fpga_core:core_inst|axis_fifo:udp_payload_fifo|wr_ptr_commit_reg[10]                                                                                  ;
; fpga_core:core_inst|axis_fifo:udp_payload_fifo|wr_ptr_reg[11]                                                                                                                     ; Merged with fpga_core:core_inst|axis_fifo:udp_payload_fifo|wr_ptr_commit_reg[11]                                                                                  ;
; fpga_core:core_inst|axis_fifo:udp_payload_fifo|wr_ptr_reg[12]                                                                                                                     ; Merged with fpga_core:core_inst|axis_fifo:udp_payload_fifo|wr_ptr_commit_reg[12]                                                                                  ;
; fpga_core:core_inst|axis_fifo:udp_payload_fifo|wr_ptr_reg[13]                                                                                                                     ; Merged with fpga_core:core_inst|axis_fifo:udp_payload_fifo|wr_ptr_commit_reg[13]                                                                                  ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|m_ip_length_reg[0]                                                                       ; Merged with fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|udp_length_reg[0]                                            ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|m_ip_length_reg[1]                                                                       ; Merged with fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|udp_length_reg[1]                                            ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo|wr_ptr_reg[2]                                       ; Merged with fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo|wr_ptr_commit_reg[2]    ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo|wr_ptr_reg[3]                                       ; Merged with fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo|wr_ptr_commit_reg[3]    ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo|wr_ptr_reg[4]                                       ; Merged with fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo|wr_ptr_commit_reg[4]    ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo|wr_ptr_reg[6]                                       ; Merged with fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo|wr_ptr_commit_reg[6]    ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo|wr_ptr_reg[7]                                       ; Merged with fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo|wr_ptr_commit_reg[7]    ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo|wr_ptr_reg[8]                                       ; Merged with fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo|wr_ptr_commit_reg[8]    ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo|wr_ptr_reg[9]                                       ; Merged with fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo|wr_ptr_commit_reg[9]    ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo|wr_ptr_reg[10]                                      ; Merged with fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo|wr_ptr_commit_reg[10]   ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo|wr_ptr_reg[11]                                      ; Merged with fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo|wr_ptr_commit_reg[11]   ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_oper_reg[4..11,13,15]                                                   ; Merged with fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_oper_reg[2]                                 ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_oper_reg[14]                                                            ; Merged with fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_oper_reg[12]                                ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|arp_oper_reg[4..11,13,15]                                 ; Merged with fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|arp_oper_reg[2]               ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|arp_oper_reg[14]                                          ; Merged with fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|arp_oper_reg[12]              ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[12]                                                   ; Merged with fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[12]                  ;
; fpga_core:core_inst|axis_fifo:udp_payload_fifo|wr_ptr_reg[2]                                                                                                                      ; Merged with fpga_core:core_inst|axis_fifo:udp_payload_fifo|wr_ptr_commit_reg[2]                                                                                   ;
; fpga_core:core_inst|axis_fifo:udp_payload_fifo|wr_ptr_reg[8]                                                                                                                      ; Merged with fpga_core:core_inst|axis_fifo:udp_payload_fifo|wr_ptr_commit_reg[8]                                                                                   ;
; fpga_core:core_inst|axis_fifo:udp_payload_fifo|wr_ptr_reg[9]                                                                                                                      ; Merged with fpga_core:core_inst|axis_fifo:udp_payload_fifo|wr_ptr_commit_reg[9]                                                                                   ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo|wr_ptr_reg[0]                                       ; Merged with fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo|wr_ptr_commit_reg[0]    ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo|wr_ptr_reg[1]                                       ; Merged with fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo|wr_ptr_commit_reg[1]    ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo|wr_ptr_reg[5]                                       ; Merged with fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo|wr_ptr_commit_reg[5]    ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_oper_reg[12]                                                            ; Merged with fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_oper_reg[2]                                 ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|arp_oper_reg[12]                                          ; Merged with fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|arp_oper_reg[2]               ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[12]                                                   ; Merged with fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[12]                  ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|cache_query_request_ip_reg[31]                                                       ; Merged with fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_ip_reg[31]                                   ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_request_ready_reg                                     ; Merged with fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|query_request_ready_reg         ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|cache_query_request_ip_reg[30]                                                       ; Merged with fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_ip_reg[30]                                   ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|cache_query_request_ip_reg[29]                                                       ; Merged with fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_ip_reg[29]                                   ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|cache_query_request_ip_reg[28]                                                       ; Merged with fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_ip_reg[28]                                   ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|cache_query_request_ip_reg[27]                                                       ; Merged with fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_ip_reg[27]                                   ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|cache_query_request_ip_reg[26]                                                       ; Merged with fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_ip_reg[26]                                   ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|cache_query_request_ip_reg[25]                                                       ; Merged with fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_ip_reg[25]                                   ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|cache_query_request_ip_reg[24]                                                       ; Merged with fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_ip_reg[24]                                   ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|cache_query_request_ip_reg[23]                                                       ; Merged with fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_ip_reg[23]                                   ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|cache_query_request_ip_reg[22]                                                       ; Merged with fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_ip_reg[22]                                   ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|cache_query_request_ip_reg[21]                                                       ; Merged with fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_ip_reg[21]                                   ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|cache_query_request_ip_reg[20]                                                       ; Merged with fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_ip_reg[20]                                   ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|cache_query_request_ip_reg[19]                                                       ; Merged with fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_ip_reg[19]                                   ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|cache_query_request_ip_reg[18]                                                       ; Merged with fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_ip_reg[18]                                   ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|cache_query_request_ip_reg[17]                                                       ; Merged with fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_ip_reg[17]                                   ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|cache_query_request_ip_reg[16]                                                       ; Merged with fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_ip_reg[16]                                   ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|cache_query_request_ip_reg[15]                                                       ; Merged with fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_ip_reg[15]                                   ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|cache_query_request_ip_reg[14]                                                       ; Merged with fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_ip_reg[14]                                   ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|cache_query_request_ip_reg[13]                                                       ; Merged with fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_ip_reg[13]                                   ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|cache_query_request_ip_reg[12]                                                       ; Merged with fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_ip_reg[12]                                   ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|cache_query_request_ip_reg[11]                                                       ; Merged with fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_ip_reg[11]                                   ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|cache_query_request_ip_reg[10]                                                       ; Merged with fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_ip_reg[10]                                   ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|cache_query_request_ip_reg[9]                                                        ; Merged with fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_ip_reg[9]                                    ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|cache_query_request_ip_reg[8]                                                        ; Merged with fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_ip_reg[8]                                    ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|cache_query_request_ip_reg[7]                                                        ; Merged with fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_ip_reg[7]                                    ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|cache_query_request_ip_reg[6]                                                        ; Merged with fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_ip_reg[6]                                    ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|cache_query_request_ip_reg[5]                                                        ; Merged with fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_ip_reg[5]                                    ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|cache_query_request_ip_reg[4]                                                        ; Merged with fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_ip_reg[4]                                    ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|cache_query_request_ip_reg[3]                                                        ; Merged with fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_ip_reg[3]                                    ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|cache_query_request_ip_reg[2]                                                        ; Merged with fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_ip_reg[2]                                    ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|cache_query_request_ip_reg[1]                                                        ; Merged with fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_ip_reg[1]                                    ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|cache_query_request_ip_reg[0]                                                        ; Merged with fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_ip_reg[0]                                    ;
; fpga_core:core_inst|eth_axis_tx:eth_axis_tx_inst|eth_src_mac_reg[1..8,10..24,26..40,42..47]                                                                                       ; Merged with fpga_core:core_inst|eth_axis_tx:eth_axis_tx_inst|eth_src_mac_reg[0]                                                                                   ;
; fpga_core:core_inst|eth_axis_tx:eth_axis_tx_inst|eth_type_reg[3..10,12..15]                                                                                                       ; Merged with fpga_core:core_inst|eth_axis_tx:eth_axis_tx_inst|eth_type_reg[0]                                                                                      ;
; fpga_core:core_inst|eth_axis_tx:eth_axis_tx_inst|eth_type_reg[2]                                                                                                                  ; Merged with fpga_core:core_inst|eth_axis_tx:eth_axis_tx_inst|eth_type_reg[1]                                                                                      ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst|m_eth_src_mac_reg[1..8,10..24,26..40,42..47]                         ; Merged with fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst|m_eth_src_mac_reg[0]                     ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst|m_eth_type_reg[3..10,12..15]                                         ; Merged with fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst|m_eth_type_reg[0]                        ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst|m_eth_type_reg[2]                                                    ; Merged with fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst|m_eth_type_reg[1]                        ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|ip_ecn_reg[1]                                                 ; Merged with fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|ip_ecn_reg[0]                     ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|ip_protocol_reg[2,3,5..7]                                     ; Merged with fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|ip_protocol_reg[1]                ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|ip_ttl_reg[0..5,7]                                            ; Merged with fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|ip_protocol_reg[1]                ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|ip_protocol_reg[4]                                            ; Merged with fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|ip_protocol_reg[0]                ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|ip_source_ip_reg[1..6,9..18,20,22,24..29]                     ; Merged with fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|ip_source_ip_reg[0]               ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|ip_dscp_reg[1..5]                                             ; Merged with fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|ip_dscp_reg[0]                    ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst|m_ip_ecn_reg[1]                                                                                     ; Merged with fpga_core:core_inst|udp_complete:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst|m_ip_ecn_reg[0]                                                         ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst|m_ip_protocol_reg[2,3,5..7]                                                                         ; Merged with fpga_core:core_inst|udp_complete:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst|m_ip_protocol_reg[1]                                                    ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst|m_ip_ttl_reg[0..5,7]                                                                                ; Merged with fpga_core:core_inst|udp_complete:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst|m_ip_protocol_reg[1]                                                    ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst|m_ip_protocol_reg[4]                                                                                ; Merged with fpga_core:core_inst|udp_complete:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst|m_ip_protocol_reg[0]                                                    ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst|m_ip_source_ip_reg[1..6,9..18,20,22,24..29]                                                         ; Merged with fpga_core:core_inst|udp_complete:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst|m_ip_source_ip_reg[0]                                                   ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst|m_ip_dscp_reg[1..5]                                                                                 ; Merged with fpga_core:core_inst|udp_complete:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst|m_ip_dscp_reg[0]                                                        ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|m_eth_payload_axis_tuser_reg                              ; Stuck at GND due to stuck port data_in                                                                                                                            ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst|arbiter:arb_inst|grant_encoded_reg[0]                                                               ; Stuck at GND due to stuck port data_in                                                                                                                            ;
; fpga_core:core_inst|eth_axis_tx:eth_axis_tx_inst|shift_eth_payload_axis_extra_cycle_reg                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                            ;
; fpga_core:core_inst|eth_axis_rx:eth_axis_rx_inst|shift_axis_extra_cycle_reg                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                            ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst|m_ip_protocol_reg[1]                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                            ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst|m_ip_ecn_reg[0]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                            ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst|m_ip_dscp_reg[0]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                            ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|ip_protocol_reg[1]                                            ; Stuck at GND due to stuck port data_in                                                                                                                            ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|ip_ecn_reg[0]                                                 ; Stuck at GND due to stuck port data_in                                                                                                                            ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|ip_dscp_reg[0]                                                ; Stuck at GND due to stuck port data_in                                                                                                                            ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst|m_ip_source_ip_reg[0]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                            ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|ip_source_ip_reg[0]                                           ; Stuck at GND due to stuck port data_in                                                                                                                            ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst|m_eth_src_mac_reg[0,9,25]                                            ; Stuck at GND due to stuck port data_in                                                                                                                            ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst|m_eth_type_reg[0]                                                    ; Stuck at GND due to stuck port data_in                                                                                                                            ;
; fpga_core:core_inst|eth_axis_tx:eth_axis_tx_inst|eth_type_reg[0]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                            ;
; fpga_core:core_inst|eth_axis_tx:eth_axis_tx_inst|eth_src_mac_reg[0,9,25]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                            ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_oper_reg[2]                                                             ; Stuck at GND due to stuck port data_in                                                                                                                            ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|arp_oper_reg[2]                                           ; Stuck at GND due to stuck port data_in                                                                                                                            ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst|m_eth_src_mac_reg[41]                                                ; Merged with fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst|m_eth_type_reg[11]                       ;
; fpga_core:core_inst|eth_axis_tx:eth_axis_tx_inst|eth_src_mac_reg[41]                                                                                                              ; Merged with fpga_core:core_inst|eth_axis_tx:eth_axis_tx_inst|eth_type_reg[11]                                                                                     ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|udp_source_port_reg[0,2,3,5,8,9,11..15]                                    ; Stuck at GND due to stuck port data_in                                                                                                                            ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_ip_reg[9..18,20,22,24..29]                                               ; Stuck at GND due to stuck port data_in                                                                                                                            ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|query_ip_reg[9..18,20,22,24..29]                            ; Stuck at GND due to stuck port data_in                                                                                                                            ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|m_udp_source_port_reg[2,3,5,8,9]                                           ; Stuck at GND due to stuck port data_in                                                                                                                            ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|udp_source_port_reg[2,3]                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                            ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|m_udp_source_port_reg[11,12]                                               ; Stuck at GND due to stuck port data_in                                                                                                                            ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|udp_source_port_reg[5]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                            ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|m_udp_source_port_reg[0,13..15]                                            ; Stuck at GND due to stuck port data_in                                                                                                                            ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|udp_source_port_reg[0,8,9,11..15]                                                        ; Stuck at GND due to stuck port data_in                                                                                                                            ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_ip_reg[23]                                                               ; Merged with fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_ip_reg[21]                                   ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_ip_reg[21]                                                               ; Merged with fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_ip_reg[19]                                   ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_ip_reg[19]                                                               ; Merged with fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_ip_reg[30]                                   ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_ip_reg[30]                                                               ; Merged with fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_ip_reg[31]                                   ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_ip_reg[31]                                                               ; Merged with fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_ip_reg[8]                                    ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|udp_source_port_reg[1]                                                     ; Merged with fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|udp_source_port_reg[4]                         ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|udp_source_port_reg[4]                                                     ; Merged with fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|udp_source_port_reg[6]                         ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|udp_source_port_reg[6]                                                     ; Merged with fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|udp_source_port_reg[7]                         ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|udp_source_port_reg[7]                                                     ; Merged with fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|udp_source_port_reg[10]                        ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|udp_source_port_reg[10]                                                    ; Merged with fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|ip_source_ip_reg[31]                           ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|query_ip_reg[8,19,21,23,30]                                 ; Merged with fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|query_ip_reg[31]                ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|state_reg~2                                                                              ; Lost fanout                                                                                                                                                       ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|state_reg~3                                                                              ; Lost fanout                                                                                                                                                       ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|state_reg~2                                                                ; Lost fanout                                                                                                                                                       ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|state_reg~3                                                                ; Lost fanout                                                                                                                                                       ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|state_reg~4                                                                ; Lost fanout                                                                                                                                                       ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_rx:udp_ip_rx_inst|state_reg~2                                                                              ; Lost fanout                                                                                                                                                       ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_rx:udp_ip_rx_inst|state_reg~3                                                                              ; Lost fanout                                                                                                                                                       ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|state_reg~2                                                   ; Lost fanout                                                                                                                                                       ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|state_reg~3                                                   ; Lost fanout                                                                                                                                                       ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|state_reg~2                                                   ; Lost fanout                                                                                                                                                       ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|state_reg~3                                                   ; Lost fanout                                                                                                                                                       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg~2               ; Lost fanout                                                                                                                                                       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg~3               ; Lost fanout                                                                                                                                                       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg~4               ; Lost fanout                                                                                                                                                       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg~4               ; Lost fanout                                                                                                                                                       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_WAIT_LAST ; Lost fanout                                                                                                                                                       ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|state_reg.STATE_WAIT_LAST                                                                ; Stuck at GND due to stuck port data_in                                                                                                                            ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_rx:udp_ip_rx_inst|state_reg.STATE_WAIT_LAST                                                                ; Stuck at GND due to stuck port data_in                                                                                                                            ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|state_reg.STATE_WAIT_LAST                                     ; Stuck at GND due to stuck port data_in                                                                                                                            ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst|arbiter:arb_inst|grant_reg[0]                                                                       ; Merged with fpga_core:core_inst|udp_complete:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst|arbiter:arb_inst|grant_valid_reg                                        ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|read_eth_header_reg                                       ; Merged with fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|s_eth_payload_axis_tready_reg ;
; Total Number of Removed Registers = 841                                                                                                                                           ;                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                             ; Reason for Removal        ; Registers Removed due to This Register                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|ip_source_ip_reg[0]                                ; Stuck at GND              ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|m_ip_source_ip_reg[0],                        ;
;                                                                                                                                                           ; due to stuck port data_in ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|m_ip_source_ip_reg[1],                        ;
;                                                                                                                                                           ;                           ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|m_ip_source_ip_reg[2],                        ;
;                                                                                                                                                           ;                           ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|m_ip_source_ip_reg[3],                        ;
;                                                                                                                                                           ;                           ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|m_ip_source_ip_reg[4],                        ;
;                                                                                                                                                           ;                           ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|m_ip_source_ip_reg[5],                        ;
;                                                                                                                                                           ;                           ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|m_ip_source_ip_reg[6],                        ;
;                                                                                                                                                           ;                           ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|m_ip_source_ip_reg[0],                                      ;
;                                                                                                                                                           ;                           ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|m_ip_source_ip_reg[1],                                      ;
;                                                                                                                                                           ;                           ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|m_ip_source_ip_reg[2],                                      ;
;                                                                                                                                                           ;                           ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|m_ip_source_ip_reg[3],                                      ;
;                                                                                                                                                           ;                           ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|m_ip_source_ip_reg[4],                                      ;
;                                                                                                                                                           ;                           ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|m_ip_source_ip_reg[5],                                      ;
;                                                                                                                                                           ;                           ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|m_ip_source_ip_reg[6],                                      ;
;                                                                                                                                                           ;                           ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst|m_ip_source_ip_reg[0],                                                 ;
;                                                                                                                                                           ;                           ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|ip_source_ip_reg[0]              ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|ip_ttl_reg[0]                                      ; Stuck at GND              ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|m_ip_ttl_reg[0],                              ;
;                                                                                                                                                           ; due to stuck port data_in ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|m_ip_ttl_reg[1],                              ;
;                                                                                                                                                           ;                           ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|m_ip_ttl_reg[2],                              ;
;                                                                                                                                                           ;                           ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|m_ip_ttl_reg[3],                              ;
;                                                                                                                                                           ;                           ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|m_ip_ttl_reg[4],                              ;
;                                                                                                                                                           ;                           ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|m_ip_ttl_reg[5],                              ;
;                                                                                                                                                           ;                           ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|m_ip_ttl_reg[7],                              ;
;                                                                                                                                                           ;                           ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|m_ip_ttl_reg[0],                                            ;
;                                                                                                                                                           ;                           ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|m_ip_ttl_reg[1],                                            ;
;                                                                                                                                                           ;                           ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|m_ip_ttl_reg[2],                                            ;
;                                                                                                                                                           ;                           ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|m_ip_ttl_reg[3],                                            ;
;                                                                                                                                                           ;                           ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|m_ip_ttl_reg[4],                                            ;
;                                                                                                                                                           ;                           ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|m_ip_ttl_reg[5],                                            ;
;                                                                                                                                                           ;                           ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|m_ip_ttl_reg[7]                                             ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|ip_dscp_reg[0]                                     ; Stuck at GND              ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|m_ip_dscp_reg[0],                             ;
;                                                                                                                                                           ; due to stuck port data_in ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|m_ip_dscp_reg[1],                             ;
;                                                                                                                                                           ;                           ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|m_ip_dscp_reg[2],                             ;
;                                                                                                                                                           ;                           ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|m_ip_dscp_reg[3],                             ;
;                                                                                                                                                           ;                           ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|m_ip_dscp_reg[4],                             ;
;                                                                                                                                                           ;                           ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|m_ip_dscp_reg[5],                             ;
;                                                                                                                                                           ;                           ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|m_ip_dscp_reg[0],                                           ;
;                                                                                                                                                           ;                           ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|m_ip_dscp_reg[1],                                           ;
;                                                                                                                                                           ;                           ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|m_ip_dscp_reg[2],                                           ;
;                                                                                                                                                           ;                           ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|m_ip_dscp_reg[3],                                           ;
;                                                                                                                                                           ;                           ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|m_ip_dscp_reg[4],                                           ;
;                                                                                                                                                           ;                           ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|m_ip_dscp_reg[5],                                           ;
;                                                                                                                                                           ;                           ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst|m_ip_dscp_reg[0],                                                      ;
;                                                                                                                                                           ;                           ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|ip_dscp_reg[0]                   ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|udp_source_port_reg[0]                             ; Stuck at GND              ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|m_udp_source_port_reg[2],                     ;
;                                                                                                                                                           ; due to stuck port data_in ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|m_udp_source_port_reg[3],                     ;
;                                                                                                                                                           ;                           ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|m_udp_source_port_reg[5],                     ;
;                                                                                                                                                           ;                           ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|m_udp_source_port_reg[8],                     ;
;                                                                                                                                                           ;                           ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|udp_source_port_reg[2],                                     ;
;                                                                                                                                                           ;                           ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|udp_source_port_reg[3],                                     ;
;                                                                                                                                                           ;                           ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|udp_source_port_reg[5],                                     ;
;                                                                                                                                                           ;                           ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|m_udp_source_port_reg[0],                     ;
;                                                                                                                                                           ;                           ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|udp_source_port_reg[0]                                      ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|ip_ecn_reg[0]                                      ; Stuck at GND              ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|m_ip_ecn_reg[0],                              ;
;                                                                                                                                                           ; due to stuck port data_in ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|m_ip_ecn_reg[1],                              ;
;                                                                                                                                                           ;                           ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|m_ip_ecn_reg[0],                                            ;
;                                                                                                                                                           ;                           ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|m_ip_ecn_reg[1],                                            ;
;                                                                                                                                                           ;                           ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst|m_ip_ecn_reg[0],                                                       ;
;                                                                                                                                                           ;                           ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|ip_ecn_reg[0]                    ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|m_eth_src_mac_reg[25]             ; Stuck at GND              ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst|m_eth_src_mac_reg[25],                  ;
;                                                                                                                                                           ; due to stuck port data_in ; fpga_core:core_inst|eth_axis_tx:eth_axis_tx_inst|eth_src_mac_reg[25]                                                                                 ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_eth_type_reg[15]                ; Stuck at GND              ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_oper_reg[2],                               ;
;                                                                                                                                                           ; due to stuck port data_in ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|arp_oper_reg[2]              ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|m_eth_src_mac_reg[9]              ; Stuck at GND              ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst|m_eth_src_mac_reg[9],                   ;
;                                                                                                                                                           ; due to stuck port data_in ; fpga_core:core_inst|eth_axis_tx:eth_axis_tx_inst|eth_src_mac_reg[9]                                                                                  ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|m_eth_src_mac_reg[0]              ; Stuck at GND              ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst|m_eth_src_mac_reg[0],                   ;
;                                                                                                                                                           ; due to stuck port data_in ; fpga_core:core_inst|eth_axis_tx:eth_axis_tx_inst|eth_src_mac_reg[0]                                                                                  ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|m_eth_type_reg[0]                 ; Stuck at GND              ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst|m_eth_type_reg[0],                      ;
;                                                                                                                                                           ; due to stuck port data_in ; fpga_core:core_inst|eth_axis_tx:eth_axis_tx_inst|eth_type_reg[0]                                                                                     ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|m_ip_protocol_reg[1]                                             ; Stuck at GND              ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst|m_ip_protocol_reg[1],                                                  ;
;                                                                                                                                                           ; due to stuck port data_in ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|ip_protocol_reg[1]               ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|m_ip_source_ip_reg[28]                             ; Stuck at GND              ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|m_ip_source_ip_reg[28]                                      ;
;                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                      ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_ip_reg[15]                                       ; Stuck at GND              ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|query_ip_reg[15]               ;
;                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                      ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|m_ip_source_ip_reg[29]                             ; Stuck at GND              ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|m_ip_source_ip_reg[29]                                      ;
;                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                      ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_ip_reg[22]                                       ; Stuck at GND              ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|query_ip_reg[22]               ;
;                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                      ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_ip_reg[20]                                       ; Stuck at GND              ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|query_ip_reg[20]               ;
;                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                      ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_ip_reg[16]                                       ; Stuck at GND              ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|query_ip_reg[16]               ;
;                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                      ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_ip_reg[24]                                       ; Stuck at GND              ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|query_ip_reg[24]               ;
;                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                      ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_ip_reg[17]                                       ; Stuck at GND              ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|query_ip_reg[17]               ;
;                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                      ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_ip_reg[9]                                        ; Stuck at GND              ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|query_ip_reg[9]                ;
;                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                      ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_ip_reg[25]                                       ; Stuck at GND              ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|query_ip_reg[25]               ;
;                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                      ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_ip_reg[18]                                       ; Stuck at GND              ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|query_ip_reg[18]               ;
;                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                      ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_ip_reg[10]                                       ; Stuck at GND              ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|query_ip_reg[10]               ;
;                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                      ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_ip_reg[11]                                       ; Stuck at GND              ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|query_ip_reg[11]               ;
;                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                      ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_ip_reg[12]                                       ; Stuck at GND              ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|query_ip_reg[12]               ;
;                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                      ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_ip_reg[13]                                       ; Stuck at GND              ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|query_ip_reg[13]               ;
;                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                      ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_ip_reg[14]                                       ; Stuck at GND              ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|query_ip_reg[14]               ;
;                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                      ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|m_ip_source_ip_reg[16]                             ; Stuck at GND              ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|m_ip_source_ip_reg[16]                                      ;
;                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                      ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|temp_m_eth_payload_axis_tuser_reg ; Stuck at GND              ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|m_eth_payload_axis_tuser_reg ;
;                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                      ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|m_ip_source_ip_reg[9]                              ; Stuck at GND              ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|m_ip_source_ip_reg[9]                                       ;
;                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                      ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|m_ip_source_ip_reg[10]                             ; Stuck at GND              ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|m_ip_source_ip_reg[10]                                      ;
;                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                      ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|m_ip_source_ip_reg[11]                             ; Stuck at GND              ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|m_ip_source_ip_reg[11]                                      ;
;                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                      ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|m_ip_source_ip_reg[12]                             ; Stuck at GND              ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|m_ip_source_ip_reg[12]                                      ;
;                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                      ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|m_ip_source_ip_reg[13]                             ; Stuck at GND              ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|m_ip_source_ip_reg[13]                                      ;
;                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                      ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|m_ip_source_ip_reg[14]                             ; Stuck at GND              ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|m_ip_source_ip_reg[14]                                      ;
;                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                      ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|m_ip_source_ip_reg[15]                             ; Stuck at GND              ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|m_ip_source_ip_reg[15]                                      ;
;                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                      ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|m_ip_source_ip_reg[27]                             ; Stuck at GND              ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|m_ip_source_ip_reg[27]                                      ;
;                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                      ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|m_ip_source_ip_reg[17]                             ; Stuck at GND              ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|m_ip_source_ip_reg[17]                                      ;
;                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                      ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|m_ip_source_ip_reg[18]                             ; Stuck at GND              ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|m_ip_source_ip_reg[18]                                      ;
;                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                      ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|m_ip_source_ip_reg[20]                             ; Stuck at GND              ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|m_ip_source_ip_reg[20]                                      ;
;                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                      ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|m_ip_source_ip_reg[22]                             ; Stuck at GND              ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|m_ip_source_ip_reg[22]                                      ;
;                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                      ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|m_ip_source_ip_reg[24]                             ; Stuck at GND              ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|m_ip_source_ip_reg[24]                                      ;
;                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                      ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|m_ip_source_ip_reg[25]                             ; Stuck at GND              ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|m_ip_source_ip_reg[25]                                      ;
;                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                      ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|m_ip_source_ip_reg[26]                             ; Stuck at GND              ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|m_ip_source_ip_reg[26]                                      ;
;                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3730  ;
; Number of registers using Synchronous Clear  ; 227   ;
; Number of registers using Synchronous Load   ; 128   ;
; Number of registers using Asynchronous Clear ; 131   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 3221  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                     ; Fan out ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                                                ; 484     ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rgmii_tx_clk_1                           ; 3       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|speed_reg[1]                                                            ; 15      ;
; sync_reset:sync_reset_inst|sync_reg[2]                                                                                                                                ; 1       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[16] ; 2       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[8]  ; 2       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[0]  ; 7       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[24] ; 2       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rgmii_tx_clk_en                          ; 3       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[12] ; 2       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[20] ; 2       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[4]  ; 5       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[28] ; 2       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[17] ; 2       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[9]  ; 2       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[1]  ; 8       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[25] ; 2       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[13] ; 2       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[21] ; 2       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[5]  ; 8       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[29] ; 2       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[18] ; 2       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[10] ; 2       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[2]  ; 11      ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[26] ; 2       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[14] ; 2       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[22] ; 2       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[6]  ; 5       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[30] ; 2       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[19] ; 2       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[11] ; 2       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[3]  ; 8       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[27] ; 2       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[15] ; 2       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[23] ; 2       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[7]  ; 5       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[31] ; 2       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|tx_rst_reg[0]                            ; 61      ;
; sync_reset:sync_reset_inst|sync_reg[1]                                                                                                                                ; 1       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|tx_rst_reg[1]                            ; 1       ;
; sync_reset:sync_reset_inst|sync_reg[0]                                                                                                                                ; 1       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|s_rst_sync3_reg                                      ; 8       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|m_rst_sync3_reg                                      ; 29      ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|tx_rst_reg[2]                            ; 1       ;
; fpga_core:core_inst|eth_axis_rx:eth_axis_rx_inst|read_eth_header_reg                                                                                                  ; 3       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|s_rst_sync2_reg                                      ; 1       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|m_rst_sync2_reg                                      ; 1       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|tx_rst_reg[3]                            ; 1       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_rst_sync3_reg                                      ; 18      ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|s_rst_sync1_reg                                      ; 1       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|m_rst_sync1_reg                                      ; 1       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_rst_sync3_reg                                      ; 10      ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_rst_sync2_reg                                      ; 1       ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0_bypass[20]                    ; 1       ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0_bypass[22]                    ; 1       ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0_bypass[24]                    ; 1       ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0_bypass[26]                    ; 1       ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0_bypass[30]                    ; 1       ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0_bypass[28]                    ; 1       ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0_bypass[32]                    ; 1       ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0_bypass[34]                    ; 1       ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0_bypass[36]                    ; 1       ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0_bypass[76]                    ; 2       ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0_bypass[78]                    ; 2       ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0_bypass[58]                    ; 1       ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0_bypass[74]                    ; 2       ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0_bypass[72]                    ; 2       ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0_bypass[62]                    ; 1       ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0_bypass[68]                    ; 2       ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0_bypass[70]                    ; 2       ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0_bypass[66]                    ; 1       ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0_bypass[64]                    ; 2       ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0_bypass[60]                    ; 2       ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0_bypass[80]                    ; 1       ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0_bypass[54]                    ; 2       ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0_bypass[56]                    ; 2       ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0_bypass[82]                    ; 1       ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|valid_mem_rtl_0_bypass[20]                      ; 1       ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0_bypass[50]                    ; 2       ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0_bypass[52]                    ; 2       ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0_bypass[46]                    ; 2       ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0_bypass[48]                    ; 2       ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0_bypass[44]                    ; 2       ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0_bypass[42]                    ; 2       ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0_bypass[38]                    ; 2       ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0_bypass[40]                    ; 2       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0]                            ; 47      ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_rst_sync2_reg                                      ; 1       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_rst_sync1_reg                                      ; 1       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[1]                            ; 1       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_rst_sync1_reg                                      ; 1       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[3]  ; 10      ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[2]  ; 13      ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[1]  ; 10      ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[7]  ; 10      ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[23] ; 2       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[6]  ; 3       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[22] ; 2       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[5]  ; 5       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[0]  ; 11      ;
; Total number of inverted registers = 125*                                                                                                                             ;         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------+
; Register Name                                                                                                                                          ; Megafunction                                                                                                                             ; Type ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------+
; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo|m_axis_pipe_reg[0][0..9] ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo|mem_rtl_0  ; RAM  ;
; fpga_core:core_inst|axis_fifo:udp_payload_fifo|m_axis_pipe_reg[0][0..9]                                                                                ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|mem_rtl_0                                                                                 ; RAM  ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|m_axis_pipe_reg[0][0..9]              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|mem_rtl_0               ; RAM  ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|query_response_mac_reg[0..47]    ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|mac_addr_mem_rtl_0 ; RAM  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Register Name                                                                                                                                      ; RAM Name                                                                                                                                ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0_bypass[0]  ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0 ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0_bypass[1]  ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0 ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0_bypass[2]  ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0 ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0_bypass[3]  ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0 ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0_bypass[4]  ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0 ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0_bypass[5]  ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0 ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0_bypass[6]  ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0 ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0_bypass[7]  ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0 ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0_bypass[8]  ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0 ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0_bypass[9]  ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0 ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0_bypass[10] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0 ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0_bypass[11] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0 ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0_bypass[12] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0 ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0_bypass[13] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0 ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0_bypass[14] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0 ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0_bypass[15] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0 ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0_bypass[16] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0 ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0_bypass[17] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0 ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0_bypass[18] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0 ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0_bypass[19] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0 ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0_bypass[20] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0 ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0_bypass[21] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0 ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0_bypass[22] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0 ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0_bypass[23] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0 ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0_bypass[24] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0 ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0_bypass[25] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0 ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0_bypass[26] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0 ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0_bypass[27] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0 ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0_bypass[28] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0 ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0_bypass[29] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0 ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0_bypass[30] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0 ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0_bypass[31] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0 ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0_bypass[32] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0 ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0_bypass[33] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0 ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0_bypass[34] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0 ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0_bypass[35] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0 ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0_bypass[36] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0 ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0_bypass[37] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0 ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0_bypass[38] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0 ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0_bypass[39] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0 ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0_bypass[40] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0 ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0_bypass[41] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0 ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0_bypass[42] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0 ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0_bypass[43] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0 ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0_bypass[44] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0 ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0_bypass[45] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0 ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0_bypass[46] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0 ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0_bypass[47] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0 ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0_bypass[48] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0 ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0_bypass[49] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0 ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0_bypass[50] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0 ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0_bypass[51] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0 ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0_bypass[52] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0 ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0_bypass[53] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0 ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0_bypass[54] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0 ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0_bypass[55] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0 ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0_bypass[56] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0 ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0_bypass[57] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0 ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0_bypass[58] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0 ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0_bypass[59] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0 ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0_bypass[60] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0 ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0_bypass[61] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0 ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0_bypass[62] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0 ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0_bypass[63] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0 ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0_bypass[64] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0 ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0_bypass[65] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0 ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0_bypass[66] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0 ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0_bypass[67] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0 ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0_bypass[68] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0 ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0_bypass[69] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0 ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0_bypass[70] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0 ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0_bypass[71] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0 ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0_bypass[72] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0 ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0_bypass[73] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0 ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0_bypass[74] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0 ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0_bypass[75] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0 ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0_bypass[76] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0 ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0_bypass[77] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0 ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0_bypass[78] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0 ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0_bypass[79] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0 ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0_bypass[80] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0 ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0_bypass[81] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0 ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0_bypass[82] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0 ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|valid_mem_rtl_0_bypass[0]    ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|valid_mem_rtl_0   ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|valid_mem_rtl_0_bypass[1]    ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|valid_mem_rtl_0   ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|valid_mem_rtl_0_bypass[2]    ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|valid_mem_rtl_0   ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|valid_mem_rtl_0_bypass[3]    ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|valid_mem_rtl_0   ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|valid_mem_rtl_0_bypass[4]    ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|valid_mem_rtl_0   ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|valid_mem_rtl_0_bypass[5]    ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|valid_mem_rtl_0   ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|valid_mem_rtl_0_bypass[6]    ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|valid_mem_rtl_0   ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|valid_mem_rtl_0_bypass[7]    ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|valid_mem_rtl_0   ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|valid_mem_rtl_0_bypass[8]    ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|valid_mem_rtl_0   ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|valid_mem_rtl_0_bypass[9]    ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|valid_mem_rtl_0   ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|valid_mem_rtl_0_bypass[10]   ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|valid_mem_rtl_0   ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|valid_mem_rtl_0_bypass[11]   ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|valid_mem_rtl_0   ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|valid_mem_rtl_0_bypass[12]   ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|valid_mem_rtl_0   ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|valid_mem_rtl_0_bypass[13]   ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|valid_mem_rtl_0   ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|valid_mem_rtl_0_bypass[14]   ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|valid_mem_rtl_0   ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|valid_mem_rtl_0_bypass[15]   ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|valid_mem_rtl_0   ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|valid_mem_rtl_0_bypass[16]   ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|valid_mem_rtl_0   ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|valid_mem_rtl_0_bypass[17]   ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|valid_mem_rtl_0   ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|valid_mem_rtl_0_bypass[18]   ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|valid_mem_rtl_0   ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|valid_mem_rtl_0_bypass[19]   ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|valid_mem_rtl_0   ;
; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|valid_mem_rtl_0_bypass[20]   ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|valid_mem_rtl_0   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[6]    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |fpga|fpga_core:core_inst|dest_ip_reg[28]                                                                                                                                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|gmii_txd_reg[6]        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|led_reg[6]                                                                                                                                                 ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |fpga|fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo|rd_ptr_reg[7]                                    ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |fpga|fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo|wr_ptr_commit_reg[1]                             ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |fpga|fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|m_ip_payload_axis_tdata_reg[5]                             ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |fpga|fpga_core:core_inst|udp_complete:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst|m_ip_payload_axis_tdata_reg[0]                                                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |fpga|fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_ip_reg[12]                                                            ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |fpga|fpga_core:core_inst|eth_axis_rx:eth_axis_rx_inst|m_eth_payload_axis_tdata_reg[4]                                                                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d3          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|header_fifo_wr_ptr_reg[3]                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|header_fifo_rd_ptr_reg[3]                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|udp_complete:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst|arbiter:arb_inst|grant_valid_reg                                                                 ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |fpga|fpga_core:core_inst|axis_fifo:udp_payload_fifo|rd_ptr_reg[2]                                                                                                                   ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |fpga|fpga_core:core_inst|axis_fifo:udp_payload_fifo|wr_ptr_commit_reg[13]                                                                                                           ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |fpga|fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|m_ip_payload_axis_tdata_reg[2]                                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst|arbiter:arb_inst|grant_encoded_reg[0]                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst|s_eth_hdr_ready_reg[1]                                            ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |fpga|fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst|m_eth_payload_axis_tdata_reg[4]                                   ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |fpga|fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_rx:udp_ip_rx_inst|m_udp_payload_axis_tuser_reg                                                          ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|m_eth_payload_axis_tdata_reg[3]                        ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |fpga|fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|m_eth_payload_axis_tdata_reg[2]                            ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_sync_reg[1]                                     ;
; 3:1                ; 99 bits   ; 198 LEs       ; 99 LEs               ; 99 LEs                 ; Yes        ; |fpga|fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[9]                                                           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |fpga|fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[24]                                                          ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_sync_reg[7]                                     ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |fpga|fpga_core:core_inst|eth_axis_tx:eth_axis_tx_inst|m_axis_tuser_reg                                                                                                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|udp_complete:udp_complete_inst|s_select_ip_reg                                                                                                             ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_retry_cnt_reg[5]                                                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|eth_axis_rx:eth_axis_rx_inst|ptr_reg[0]                                                                                                                    ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|s_select_none_reg                                                                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|speed_reg[0]                                                                     ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_speed_count_1[3]                                                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|no_match_reg                                                                                                                                               ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|ptr_reg[3]                                             ;
; 4:1                ; 26 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_reg[0]                                            ;
; 4:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[2]                                          ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|wr_ptr_reg[2]                                            ;
; 4:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_reg[3]                                            ;
; 4:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[12]                                         ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |fpga|fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|word_count_reg[14]                                                                    ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |fpga|fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_rx:udp_ip_rx_inst|word_count_reg[14]                                                                    ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |fpga|fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|word_count_reg[6]                                          ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |fpga|fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|word_count_reg[14]                                         ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|eth_axis_tx:eth_axis_tx_inst|ptr_reg[0]                                                                                                                    ;
; 5:1                ; 20 bits   ; 60 LEs        ; 40 LEs               ; 20 LEs                 ; Yes        ; |fpga|fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[23]                                                         ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |fpga|fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[33]                                                         ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_speed_count_2[0]                                                              ;
; 5:1                ; 13 bits   ; 39 LEs        ; 26 LEs               ; 13 LEs                 ; Yes        ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[1]                                     ;
; 5:1                ; 13 bits   ; 39 LEs        ; 26 LEs               ; 13 LEs                 ; Yes        ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[12]                                    ;
; 6:1                ; 48 bits   ; 192 LEs       ; 96 LEs               ; 96 LEs                 ; Yes        ; |fpga|fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_response_mac_reg[32]                                                          ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |fpga|fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|ptr_reg[1]                                             ;
; 7:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[0]                                                 ;
; 6:1                ; 12 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[11]                                           ;
; 6:1                ; 12 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[4]                                            ;
; 6:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|count_reg[0]                                      ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |fpga|fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|frame_ptr_reg[2]                                                        ;
; 64:1               ; 16 bits   ; 672 LEs       ; 64 LEs               ; 608 LEs                ; Yes        ; |fpga|fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[7]                                             ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_min_count_reg[3] ;
; 7:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[9]                                                 ;
; 7:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|s_tdata_reg[6]         ;
; 9:1                ; 15 bits   ; 90 LEs        ; 60 LEs               ; 30 LEs                 ; Yes        ; |fpga|fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[23]                                                        ;
; 9:1                ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[2]                                                         ;
; 9:1                ; 14 bits   ; 84 LEs        ; 56 LEs               ; 28 LEs                 ; Yes        ; |fpga|fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[9]                                                         ;
; 9:1                ; 8 bits    ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[0]       ;
; 261:1              ; 2 bits    ; 348 LEs       ; 12 LEs               ; 336 LEs                ; Yes        ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|gmii_txd_reg[2]        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[23]          ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[27]          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |fpga|fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|state_next                                                                            ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |fpga|fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_rx:udp_ip_rx_inst|m_udp_payload_axis_tvalid_int                                                         ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |fpga|fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_rx:udp_ip_rx_inst|store_udp_source_port_0                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |fpga|fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|state_next                                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |fpga|fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|state_next                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |fpga|fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|store_ip_source_ip_0                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|reset_crc              ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg              ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg                                                    ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |fpga|fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|state_next                                                 ;
; 16:1               ; 5 bits    ; 50 LEs        ; 30 LEs               ; 20 LEs                 ; No         ; |fpga|fpga_core:core_inst|eth_axis_tx:eth_axis_tx_inst|m_axis_tdata_int[6]                                                                                                           ;
; 256:1              ; 3 bits    ; 510 LEs       ; 9 LEs                ; 501 LEs                ; No         ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|Selector2              ;
; 11:1               ; 2 bits    ; 14 LEs        ; 12 LEs               ; 2 LEs                  ; No         ; |fpga|fpga_core:core_inst|eth_axis_tx:eth_axis_tx_inst|m_axis_tdata_int[3]                                                                                                           ;
; 15:1               ; 8 bits    ; 80 LEs        ; 64 LEs               ; 16 LEs                 ; No         ; |fpga|fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|Selector8                                                                             ;
; 68:1               ; 2 bits    ; 90 LEs        ; 16 LEs               ; 74 LEs                 ; No         ; |fpga|fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|Selector26                                                 ;
; 260:1              ; 2 bits    ; 346 LEs       ; 12 LEs               ; 334 LEs                ; No         ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|Selector26             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst ;
+---------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                                                                                                                                                                                         ;
+---------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DDIO_INPUT_REGISTER ; LOW   ; -    ; input_cell_L                                                                                                                                                                               ;
; DDIO_INPUT_REGISTER ; HIGH  ; -    ; input_cell_H                                                                                                                                                                               ;
+---------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                      ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF         ; -    ; -                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                       ;
; DDIO_INPUT_REGISTER         ; HIGH        ; -    ; input_cell_h                                                                                                                                                                                            ;
; DDIO_INPUT_REGISTER         ; LOW         ; -    ; input_cell_l                                                                                                                                                                                            ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst|altddio_out:altddio_out_inst ;
+-------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                   ;
+-------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                    ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                        ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                        ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                                  ;
+-------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst|altddio_out:altddio_out_inst|ddio_out_86d:auto_generated ;
+-----------------------------+---------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                                                                               ;
+-----------------------------+---------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                                                                                ;
+-----------------------------+---------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:data_oddr_inst|altddio_out:altddio_out_inst ;
+-------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                    ;
+-------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                     ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                         ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                         ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                                   ;
+-------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:data_oddr_inst|altddio_out:altddio_out_inst|ddio_out_c6d:auto_generated ;
+-----------------------------+---------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                                                                                ;
+-----------------------------+---------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                                                                                 ;
+-----------------------------+---------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo|altsyncram:mem_rtl_0|altsyncram_82e1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_o2e1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:ip_addr_mem_rtl_0|altsyncram_7si1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:valid_mem_rtl_0|altsyncram_uoi1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k2e1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_7tl1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                          ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                           ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altpll:altpll_component ;
+-------------------------------+-------------------+------------------+
; Parameter Name                ; Value             ; Type             ;
+-------------------------------+-------------------+------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped          ;
; PLL_TYPE                      ; AUTO              ; Untyped          ;
; LPM_HINT                      ; UNUSED            ; Untyped          ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped          ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped          ;
; SCAN_CHAIN                    ; LONG              ; Untyped          ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped          ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer   ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped          ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped          ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped          ;
; LOCK_HIGH                     ; 1                 ; Untyped          ;
; LOCK_LOW                      ; 1                 ; Untyped          ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped          ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped          ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped          ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped          ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped          ;
; SKIP_VCO                      ; OFF               ; Untyped          ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped          ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped          ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped          ;
; BANDWIDTH                     ; 0                 ; Untyped          ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped          ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped          ;
; DOWN_SPREAD                   ; 0                 ; Untyped          ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped          ;
; SELF_RESET_ON_LOSS_LOCK       ; ON                ; Untyped          ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped          ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped          ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped          ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped          ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped          ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped          ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped          ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped          ;
; CLK1_MULTIPLY_BY              ; 5                 ; Signed Integer   ;
; CLK0_MULTIPLY_BY              ; 5                 ; Signed Integer   ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped          ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped          ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped          ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped          ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped          ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped          ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped          ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped          ;
; CLK1_DIVIDE_BY                ; 2                 ; Signed Integer   ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer   ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped          ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped          ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped          ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped          ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped          ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped          ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped          ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped          ;
; CLK1_PHASE_SHIFT              ; 2000              ; Untyped          ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped          ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped          ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped          ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped          ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped          ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped          ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped          ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped          ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped          ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped          ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped          ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped          ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped          ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped          ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped          ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer   ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer   ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped          ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped          ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped          ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped          ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped          ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped          ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped          ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped          ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped          ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped          ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped          ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped          ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped          ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped          ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped          ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped          ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped          ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped          ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped          ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped          ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped          ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped          ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped          ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped          ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped          ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped          ;
; DPA_DIVIDER                   ; 0                 ; Untyped          ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped          ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped          ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped          ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped          ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped          ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped          ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped          ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped          ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped          ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped          ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped          ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped          ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped          ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped          ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped          ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped          ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped          ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped          ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped          ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped          ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped          ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped          ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped          ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped          ;
; VCO_MIN                       ; 0                 ; Untyped          ;
; VCO_MAX                       ; 0                 ; Untyped          ;
; VCO_CENTER                    ; 0                 ; Untyped          ;
; PFD_MIN                       ; 0                 ; Untyped          ;
; PFD_MAX                       ; 0                 ; Untyped          ;
; M_INITIAL                     ; 0                 ; Untyped          ;
; M                             ; 0                 ; Untyped          ;
; N                             ; 1                 ; Untyped          ;
; M2                            ; 1                 ; Untyped          ;
; N2                            ; 1                 ; Untyped          ;
; SS                            ; 1                 ; Untyped          ;
; C0_HIGH                       ; 0                 ; Untyped          ;
; C1_HIGH                       ; 0                 ; Untyped          ;
; C2_HIGH                       ; 0                 ; Untyped          ;
; C3_HIGH                       ; 0                 ; Untyped          ;
; C4_HIGH                       ; 0                 ; Untyped          ;
; C5_HIGH                       ; 0                 ; Untyped          ;
; C6_HIGH                       ; 0                 ; Untyped          ;
; C7_HIGH                       ; 0                 ; Untyped          ;
; C8_HIGH                       ; 0                 ; Untyped          ;
; C9_HIGH                       ; 0                 ; Untyped          ;
; C0_LOW                        ; 0                 ; Untyped          ;
; C1_LOW                        ; 0                 ; Untyped          ;
; C2_LOW                        ; 0                 ; Untyped          ;
; C3_LOW                        ; 0                 ; Untyped          ;
; C4_LOW                        ; 0                 ; Untyped          ;
; C5_LOW                        ; 0                 ; Untyped          ;
; C6_LOW                        ; 0                 ; Untyped          ;
; C7_LOW                        ; 0                 ; Untyped          ;
; C8_LOW                        ; 0                 ; Untyped          ;
; C9_LOW                        ; 0                 ; Untyped          ;
; C0_INITIAL                    ; 0                 ; Untyped          ;
; C1_INITIAL                    ; 0                 ; Untyped          ;
; C2_INITIAL                    ; 0                 ; Untyped          ;
; C3_INITIAL                    ; 0                 ; Untyped          ;
; C4_INITIAL                    ; 0                 ; Untyped          ;
; C5_INITIAL                    ; 0                 ; Untyped          ;
; C6_INITIAL                    ; 0                 ; Untyped          ;
; C7_INITIAL                    ; 0                 ; Untyped          ;
; C8_INITIAL                    ; 0                 ; Untyped          ;
; C9_INITIAL                    ; 0                 ; Untyped          ;
; C0_MODE                       ; BYPASS            ; Untyped          ;
; C1_MODE                       ; BYPASS            ; Untyped          ;
; C2_MODE                       ; BYPASS            ; Untyped          ;
; C3_MODE                       ; BYPASS            ; Untyped          ;
; C4_MODE                       ; BYPASS            ; Untyped          ;
; C5_MODE                       ; BYPASS            ; Untyped          ;
; C6_MODE                       ; BYPASS            ; Untyped          ;
; C7_MODE                       ; BYPASS            ; Untyped          ;
; C8_MODE                       ; BYPASS            ; Untyped          ;
; C9_MODE                       ; BYPASS            ; Untyped          ;
; C0_PH                         ; 0                 ; Untyped          ;
; C1_PH                         ; 0                 ; Untyped          ;
; C2_PH                         ; 0                 ; Untyped          ;
; C3_PH                         ; 0                 ; Untyped          ;
; C4_PH                         ; 0                 ; Untyped          ;
; C5_PH                         ; 0                 ; Untyped          ;
; C6_PH                         ; 0                 ; Untyped          ;
; C7_PH                         ; 0                 ; Untyped          ;
; C8_PH                         ; 0                 ; Untyped          ;
; C9_PH                         ; 0                 ; Untyped          ;
; L0_HIGH                       ; 1                 ; Untyped          ;
; L1_HIGH                       ; 1                 ; Untyped          ;
; G0_HIGH                       ; 1                 ; Untyped          ;
; G1_HIGH                       ; 1                 ; Untyped          ;
; G2_HIGH                       ; 1                 ; Untyped          ;
; G3_HIGH                       ; 1                 ; Untyped          ;
; E0_HIGH                       ; 1                 ; Untyped          ;
; E1_HIGH                       ; 1                 ; Untyped          ;
; E2_HIGH                       ; 1                 ; Untyped          ;
; E3_HIGH                       ; 1                 ; Untyped          ;
; L0_LOW                        ; 1                 ; Untyped          ;
; L1_LOW                        ; 1                 ; Untyped          ;
; G0_LOW                        ; 1                 ; Untyped          ;
; G1_LOW                        ; 1                 ; Untyped          ;
; G2_LOW                        ; 1                 ; Untyped          ;
; G3_LOW                        ; 1                 ; Untyped          ;
; E0_LOW                        ; 1                 ; Untyped          ;
; E1_LOW                        ; 1                 ; Untyped          ;
; E2_LOW                        ; 1                 ; Untyped          ;
; E3_LOW                        ; 1                 ; Untyped          ;
; L0_INITIAL                    ; 1                 ; Untyped          ;
; L1_INITIAL                    ; 1                 ; Untyped          ;
; G0_INITIAL                    ; 1                 ; Untyped          ;
; G1_INITIAL                    ; 1                 ; Untyped          ;
; G2_INITIAL                    ; 1                 ; Untyped          ;
; G3_INITIAL                    ; 1                 ; Untyped          ;
; E0_INITIAL                    ; 1                 ; Untyped          ;
; E1_INITIAL                    ; 1                 ; Untyped          ;
; E2_INITIAL                    ; 1                 ; Untyped          ;
; E3_INITIAL                    ; 1                 ; Untyped          ;
; L0_MODE                       ; BYPASS            ; Untyped          ;
; L1_MODE                       ; BYPASS            ; Untyped          ;
; G0_MODE                       ; BYPASS            ; Untyped          ;
; G1_MODE                       ; BYPASS            ; Untyped          ;
; G2_MODE                       ; BYPASS            ; Untyped          ;
; G3_MODE                       ; BYPASS            ; Untyped          ;
; E0_MODE                       ; BYPASS            ; Untyped          ;
; E1_MODE                       ; BYPASS            ; Untyped          ;
; E2_MODE                       ; BYPASS            ; Untyped          ;
; E3_MODE                       ; BYPASS            ; Untyped          ;
; L0_PH                         ; 0                 ; Untyped          ;
; L1_PH                         ; 0                 ; Untyped          ;
; G0_PH                         ; 0                 ; Untyped          ;
; G1_PH                         ; 0                 ; Untyped          ;
; G2_PH                         ; 0                 ; Untyped          ;
; G3_PH                         ; 0                 ; Untyped          ;
; E0_PH                         ; 0                 ; Untyped          ;
; E1_PH                         ; 0                 ; Untyped          ;
; E2_PH                         ; 0                 ; Untyped          ;
; E3_PH                         ; 0                 ; Untyped          ;
; M_PH                          ; 0                 ; Untyped          ;
; C1_USE_CASC_IN                ; OFF               ; Untyped          ;
; C2_USE_CASC_IN                ; OFF               ; Untyped          ;
; C3_USE_CASC_IN                ; OFF               ; Untyped          ;
; C4_USE_CASC_IN                ; OFF               ; Untyped          ;
; C5_USE_CASC_IN                ; OFF               ; Untyped          ;
; C6_USE_CASC_IN                ; OFF               ; Untyped          ;
; C7_USE_CASC_IN                ; OFF               ; Untyped          ;
; C8_USE_CASC_IN                ; OFF               ; Untyped          ;
; C9_USE_CASC_IN                ; OFF               ; Untyped          ;
; CLK0_COUNTER                  ; G0                ; Untyped          ;
; CLK1_COUNTER                  ; G0                ; Untyped          ;
; CLK2_COUNTER                  ; G0                ; Untyped          ;
; CLK3_COUNTER                  ; G0                ; Untyped          ;
; CLK4_COUNTER                  ; G0                ; Untyped          ;
; CLK5_COUNTER                  ; G0                ; Untyped          ;
; CLK6_COUNTER                  ; E0                ; Untyped          ;
; CLK7_COUNTER                  ; E1                ; Untyped          ;
; CLK8_COUNTER                  ; E2                ; Untyped          ;
; CLK9_COUNTER                  ; E3                ; Untyped          ;
; L0_TIME_DELAY                 ; 0                 ; Untyped          ;
; L1_TIME_DELAY                 ; 0                 ; Untyped          ;
; G0_TIME_DELAY                 ; 0                 ; Untyped          ;
; G1_TIME_DELAY                 ; 0                 ; Untyped          ;
; G2_TIME_DELAY                 ; 0                 ; Untyped          ;
; G3_TIME_DELAY                 ; 0                 ; Untyped          ;
; E0_TIME_DELAY                 ; 0                 ; Untyped          ;
; E1_TIME_DELAY                 ; 0                 ; Untyped          ;
; E2_TIME_DELAY                 ; 0                 ; Untyped          ;
; E3_TIME_DELAY                 ; 0                 ; Untyped          ;
; M_TIME_DELAY                  ; 0                 ; Untyped          ;
; N_TIME_DELAY                  ; 0                 ; Untyped          ;
; EXTCLK3_COUNTER               ; E3                ; Untyped          ;
; EXTCLK2_COUNTER               ; E2                ; Untyped          ;
; EXTCLK1_COUNTER               ; E1                ; Untyped          ;
; EXTCLK0_COUNTER               ; E0                ; Untyped          ;
; ENABLE0_COUNTER               ; L0                ; Untyped          ;
; ENABLE1_COUNTER               ; L0                ; Untyped          ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped          ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped          ;
; LOOP_FILTER_C                 ; 5                 ; Untyped          ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped          ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped          ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped          ;
; VCO_POST_SCALE                ; 0                 ; Untyped          ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped          ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped          ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped          ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E      ; Untyped          ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped          ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped          ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped          ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped          ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped          ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped          ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped          ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped          ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped          ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped          ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped          ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped          ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped          ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped          ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped          ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped          ;
; PORT_CLK0                     ; PORT_USED         ; Untyped          ;
; PORT_CLK1                     ; PORT_USED         ; Untyped          ;
; PORT_CLK2                     ; PORT_UNUSED       ; Untyped          ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped          ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped          ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped          ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped          ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped          ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped          ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped          ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped          ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped          ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped          ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped          ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped          ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped          ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped          ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped          ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped          ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped          ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped          ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped          ;
; PORT_ARESET                   ; PORT_USED         ; Untyped          ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped          ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped          ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped          ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped          ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped          ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped          ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped          ;
; PORT_LOCKED                   ; PORT_USED         ; Untyped          ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped          ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped          ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped          ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped          ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped          ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped          ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped          ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped          ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped          ;
; M_TEST_SOURCE                 ; 5                 ; Untyped          ;
; C0_TEST_SOURCE                ; 5                 ; Untyped          ;
; C1_TEST_SOURCE                ; 5                 ; Untyped          ;
; C2_TEST_SOURCE                ; 5                 ; Untyped          ;
; C3_TEST_SOURCE                ; 5                 ; Untyped          ;
; C4_TEST_SOURCE                ; 5                 ; Untyped          ;
; C5_TEST_SOURCE                ; 5                 ; Untyped          ;
; C6_TEST_SOURCE                ; 5                 ; Untyped          ;
; C7_TEST_SOURCE                ; 5                 ; Untyped          ;
; C8_TEST_SOURCE                ; 5                 ; Untyped          ;
; C9_TEST_SOURCE                ; 5                 ; Untyped          ;
; CBXI_PARAMETER                ; altpll_chi2       ; Untyped          ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped          ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped          ;
; WIDTH_CLOCK                   ; 5                 ; Signed Integer   ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped          ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped          ;
; DEVICE_FAMILY                 ; Cyclone IV E      ; Untyped          ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped          ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped          ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY       ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY     ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE     ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE   ;
+-------------------------------+-------------------+------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sync_reset:sync_reset_inst ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; N              ; 4     ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: debounce_switch:debounce_switch_inst ;
+----------------+--------+---------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                    ;
+----------------+--------+---------------------------------------------------------+
; WIDTH          ; 22     ; Signed Integer                                          ;
; N              ; 4      ; Signed Integer                                          ;
; RATE           ; 125000 ; Signed Integer                                          ;
+----------------+--------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_core:core_inst ;
+----------------+--------+----------------------------------------+
; Parameter Name ; Value  ; Type                                   ;
+----------------+--------+----------------------------------------+
; TARGET         ; ALTERA ; String                                 ;
+----------------+--------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_core:core_inst|hex_display:hex_display_0 ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; INVERT         ; 1     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_core:core_inst|hex_display:hex_display_1 ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; INVERT         ; 1     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_core:core_inst|hex_display:hex_display_2 ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; INVERT         ; 1     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_core:core_inst|hex_display:hex_display_3 ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; INVERT         ; 1     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_core:core_inst|hex_display:hex_display_4 ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; INVERT         ; 1     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_core:core_inst|hex_display:hex_display_5 ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; INVERT         ; 1     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_core:core_inst|hex_display:hex_display_6 ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; INVERT         ; 1     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_core:core_inst|hex_display:hex_display_7 ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; INVERT         ; 1     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst ;
+------------------------+--------+-------------------------------------------------------------------+
; Parameter Name         ; Value  ; Type                                                              ;
+------------------------+--------+-------------------------------------------------------------------+
; TARGET                 ; ALTERA ; String                                                            ;
; IODDR_STYLE            ; IODDR2 ; String                                                            ;
; CLOCK_INPUT_STYLE      ; BUFG   ; String                                                            ;
; USE_CLK90              ; TRUE   ; String                                                            ;
; AXIS_DATA_WIDTH        ; 8      ; Signed Integer                                                    ;
; AXIS_KEEP_ENABLE       ; 0      ; Unsigned Binary                                                   ;
; AXIS_KEEP_WIDTH        ; 1      ; Signed Integer                                                    ;
; ENABLE_PADDING         ; 1      ; Signed Integer                                                    ;
; MIN_FRAME_LENGTH       ; 64     ; Signed Integer                                                    ;
; TX_FIFO_DEPTH          ; 4096   ; Signed Integer                                                    ;
; TX_FIFO_RAM_PIPELINE   ; 1      ; Signed Integer                                                    ;
; TX_FRAME_FIFO          ; 1      ; Signed Integer                                                    ;
; TX_DROP_OVERSIZE_FRAME ; 1      ; Signed Integer                                                    ;
; TX_DROP_BAD_FRAME      ; 1      ; Signed Integer                                                    ;
; TX_DROP_WHEN_FULL      ; 0      ; Signed Integer                                                    ;
; RX_FIFO_DEPTH          ; 4096   ; Signed Integer                                                    ;
; RX_FIFO_RAM_PIPELINE   ; 1      ; Signed Integer                                                    ;
; RX_FRAME_FIFO          ; 1      ; Signed Integer                                                    ;
; RX_DROP_OVERSIZE_FRAME ; 1      ; Signed Integer                                                    ;
; RX_DROP_BAD_FRAME      ; 1      ; Signed Integer                                                    ;
; RX_DROP_WHEN_FULL      ; 1      ; Signed Integer                                                    ;
+------------------------+--------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst ;
+-------------------+--------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                          ;
+-------------------+--------+---------------------------------------------------------------------------------------------------------------+
; TARGET            ; ALTERA ; String                                                                                                        ;
; IODDR_STYLE       ; IODDR2 ; String                                                                                                        ;
; CLOCK_INPUT_STYLE ; BUFG   ; String                                                                                                        ;
; USE_CLK90         ; TRUE   ; String                                                                                                        ;
; ENABLE_PADDING    ; 1      ; Signed Integer                                                                                                ;
; MIN_FRAME_LENGTH  ; 64     ; Signed Integer                                                                                                ;
+-------------------+--------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst ;
+-------------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                                                         ;
+-------------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------+
; TARGET            ; ALTERA ; String                                                                                                                                       ;
; IODDR_STYLE       ; IODDR2 ; String                                                                                                                                       ;
; CLOCK_INPUT_STYLE ; BUFG   ; String                                                                                                                                       ;
; USE_CLK90         ; TRUE   ; String                                                                                                                                       ;
+-------------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst ;
+-------------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                                                                                      ;
+-------------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TARGET            ; ALTERA ; String                                                                                                                                                                    ;
; IODDR_STYLE       ; IODDR2 ; String                                                                                                                                                                    ;
; CLOCK_INPUT_STYLE ; BUFG   ; String                                                                                                                                                                    ;
; WIDTH             ; 5      ; Signed Integer                                                                                                                                                            ;
+-------------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                             ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TARGET         ; ALTERA ; String                                                                                                                                                                                           ;
; IODDR_STYLE    ; IODDR2 ; String                                                                                                                                                                                           ;
; WIDTH          ; 5      ; Signed Integer                                                                                                                                                                                   ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                          ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                  ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                ;
; WIDTH                  ; 5            ; Signed Integer                                                                                                                                                                                                ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                                                                                                                       ;
; INTENDED_DEVICE_FAMILY ; Stratix      ; Untyped                                                                                                                                                                                                       ;
; INVERT_INPUT_CLOCKS    ; OFF          ; Untyped                                                                                                                                                                                                       ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                                                                                                       ;
; CBXI_PARAMETER         ; ddio_in_b2d  ; Untyped                                                                                                                                                                                                       ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                               ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TARGET         ; ALTERA ; String                                                                                                                                                             ;
; IODDR_STYLE    ; IODDR2 ; String                                                                                                                                                             ;
; WIDTH          ; 1      ; Signed Integer                                                                                                                                                     ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst|altddio_out:altddio_out_inst ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                              ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                    ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                    ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                                                                                           ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                                                                                           ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                                                                                           ;
; INTENDED_DEVICE_FAMILY ; Stratix      ; Untyped                                                                                                                                                                           ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                                                                           ;
; CBXI_PARAMETER         ; ddio_out_86d ; Untyped                                                                                                                                                                           ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:data_oddr_inst ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TARGET         ; ALTERA ; String                                                                                                                                                              ;
; IODDR_STYLE    ; IODDR2 ; String                                                                                                                                                              ;
; WIDTH          ; 5      ; Signed Integer                                                                                                                                                      ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:data_oddr_inst|altddio_out:altddio_out_inst ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                               ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                     ;
; WIDTH                  ; 5            ; Signed Integer                                                                                                                                                                     ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                                                                                            ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                                                                                            ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                                                                                            ;
; INTENDED_DEVICE_FAMILY ; Stratix      ; Untyped                                                                                                                                                                            ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                                                                            ;
; CBXI_PARAMETER         ; ddio_out_c6d ; Untyped                                                                                                                                                                            ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst ;
+-------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value ; Type                                                                                                                                ;
+-------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH              ; 8     ; Signed Integer                                                                                                                      ;
; ENABLE_PADDING          ; 1     ; Signed Integer                                                                                                                      ;
; MIN_FRAME_LENGTH        ; 64    ; Signed Integer                                                                                                                      ;
; PTP_TS_ENABLE           ; 0     ; Signed Integer                                                                                                                      ;
; PTP_TS_FMT_TOD          ; 1     ; Signed Integer                                                                                                                      ;
; PTP_TS_WIDTH            ; 96    ; Signed Integer                                                                                                                      ;
; TX_PTP_TS_CTRL_IN_TUSER ; 0     ; Signed Integer                                                                                                                      ;
; TX_PTP_TAG_ENABLE       ; 0     ; Signed Integer                                                                                                                      ;
; TX_PTP_TAG_WIDTH        ; 16    ; Signed Integer                                                                                                                      ;
; TX_USER_WIDTH           ; 1     ; Signed Integer                                                                                                                      ;
; RX_USER_WIDTH           ; 1     ; Signed Integer                                                                                                                      ;
; PFC_ENABLE              ; 0     ; Signed Integer                                                                                                                      ;
; PAUSE_ENABLE            ; 0     ; Signed Integer                                                                                                                      ;
+-------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                                                                                                                                                              ;
; PTP_TS_ENABLE  ; 0     ; Signed Integer                                                                                                                                                              ;
; PTP_TS_WIDTH   ; 96    ; Signed Integer                                                                                                                                                              ;
; USER_WIDTH     ; 1     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|lfsr:eth_crc_8 ;
+-------------------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value                            ; Type                                                                                                                                                         ;
+-------------------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LFSR_WIDTH        ; 32                               ; Signed Integer                                                                                                                                               ;
; LFSR_POLY         ; 00000100110000010001110110110111 ; Unsigned Binary                                                                                                                                              ;
; LFSR_CONFIG       ; GALOIS                           ; String                                                                                                                                                       ;
; LFSR_FEED_FORWARD ; 0                                ; Signed Integer                                                                                                                                               ;
; REVERSE           ; 1                                ; Signed Integer                                                                                                                                               ;
; DATA_WIDTH        ; 8                                ; Signed Integer                                                                                                                                               ;
; STYLE             ; AUTO                             ; String                                                                                                                                                       ;
+-------------------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                  ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH           ; 8     ; Signed Integer                                                                                                                                                        ;
; ENABLE_PADDING       ; 1     ; Signed Integer                                                                                                                                                        ;
; MIN_FRAME_LENGTH     ; 64    ; Signed Integer                                                                                                                                                        ;
; PTP_TS_ENABLE        ; 0     ; Signed Integer                                                                                                                                                        ;
; PTP_TS_WIDTH         ; 96    ; Signed Integer                                                                                                                                                        ;
; PTP_TS_CTRL_IN_TUSER ; 0     ; Signed Integer                                                                                                                                                        ;
; PTP_TAG_ENABLE       ; 0     ; Signed Integer                                                                                                                                                        ;
; PTP_TAG_WIDTH        ; 16    ; Signed Integer                                                                                                                                                        ;
; USER_WIDTH           ; 1     ; Signed Integer                                                                                                                                                        ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|lfsr:eth_crc_8 ;
+-------------------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value                            ; Type                                                                                                                                                         ;
+-------------------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LFSR_WIDTH        ; 32                               ; Signed Integer                                                                                                                                               ;
; LFSR_POLY         ; 00000100110000010001110110110111 ; Unsigned Binary                                                                                                                                              ;
; LFSR_CONFIG       ; GALOIS                           ; String                                                                                                                                                       ;
; LFSR_FEED_FORWARD ; 0                                ; Signed Integer                                                                                                                                               ;
; REVERSE           ; 1                                ; Signed Integer                                                                                                                                               ;
; DATA_WIDTH        ; 8                                ; Signed Integer                                                                                                                                               ;
; STYLE             ; AUTO                             ; String                                                                                                                                                       ;
+-------------------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo ;
+----------------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                 ;
+----------------------+-------+------------------------------------------------------------------------------------------------------+
; DEPTH                ; 4096  ; Signed Integer                                                                                       ;
; S_DATA_WIDTH         ; 8     ; Signed Integer                                                                                       ;
; S_KEEP_ENABLE        ; 0     ; Unsigned Binary                                                                                      ;
; S_KEEP_WIDTH         ; 1     ; Signed Integer                                                                                       ;
; M_DATA_WIDTH         ; 8     ; Signed Integer                                                                                       ;
; M_KEEP_ENABLE        ; 0     ; Signed Integer                                                                                       ;
; M_KEEP_WIDTH         ; 1     ; Signed Integer                                                                                       ;
; ID_ENABLE            ; 0     ; Signed Integer                                                                                       ;
; ID_WIDTH             ; 8     ; Signed Integer                                                                                       ;
; DEST_ENABLE          ; 0     ; Signed Integer                                                                                       ;
; DEST_WIDTH           ; 8     ; Signed Integer                                                                                       ;
; USER_ENABLE          ; 1     ; Signed Integer                                                                                       ;
; USER_WIDTH           ; 1     ; Signed Integer                                                                                       ;
; RAM_PIPELINE         ; 1     ; Signed Integer                                                                                       ;
; OUTPUT_FIFO_ENABLE   ; 0     ; Signed Integer                                                                                       ;
; FRAME_FIFO           ; 1     ; Signed Integer                                                                                       ;
; USER_BAD_FRAME_VALUE ; 1     ; Unsigned Binary                                                                                      ;
; USER_BAD_FRAME_MASK  ; 1     ; Unsigned Binary                                                                                      ;
; DROP_OVERSIZE_FRAME  ; 1     ; Signed Integer                                                                                       ;
; DROP_BAD_FRAME       ; 1     ; Signed Integer                                                                                       ;
; DROP_WHEN_FULL       ; 0     ; Signed Integer                                                                                       ;
; MARK_WHEN_FULL       ; 0     ; Signed Integer                                                                                       ;
; PAUSE_ENABLE         ; 0     ; Signed Integer                                                                                       ;
; FRAME_PAUSE          ; 1     ; Signed Integer                                                                                       ;
+----------------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst ;
+----------------------+----------------------------------+-----------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value                            ; Type                                                                                                ;
+----------------------+----------------------------------+-----------------------------------------------------------------------------------------------------+
; DEPTH                ; 4096                             ; Signed Integer                                                                                      ;
; DATA_WIDTH           ; 8                                ; Signed Integer                                                                                      ;
; KEEP_ENABLE          ; 00000000000000000000000000000000 ; Unsigned Binary                                                                                     ;
; KEEP_WIDTH           ; 1                                ; Signed Integer                                                                                      ;
; LAST_ENABLE          ; 1                                ; Signed Integer                                                                                      ;
; ID_ENABLE            ; 0                                ; Signed Integer                                                                                      ;
; ID_WIDTH             ; 8                                ; Signed Integer                                                                                      ;
; DEST_ENABLE          ; 0                                ; Signed Integer                                                                                      ;
; DEST_WIDTH           ; 8                                ; Signed Integer                                                                                      ;
; USER_ENABLE          ; 1                                ; Signed Integer                                                                                      ;
; USER_WIDTH           ; 1                                ; Signed Integer                                                                                      ;
; RAM_PIPELINE         ; 1                                ; Signed Integer                                                                                      ;
; OUTPUT_FIFO_ENABLE   ; 0                                ; Signed Integer                                                                                      ;
; FRAME_FIFO           ; 1                                ; Signed Integer                                                                                      ;
; USER_BAD_FRAME_VALUE ; 1                                ; Unsigned Binary                                                                                     ;
; USER_BAD_FRAME_MASK  ; 1                                ; Unsigned Binary                                                                                     ;
; DROP_OVERSIZE_FRAME  ; 1                                ; Signed Integer                                                                                      ;
; DROP_BAD_FRAME       ; 1                                ; Signed Integer                                                                                      ;
; DROP_WHEN_FULL       ; 0                                ; Signed Integer                                                                                      ;
; MARK_WHEN_FULL       ; 0                                ; Signed Integer                                                                                      ;
; PAUSE_ENABLE         ; 0                                ; Signed Integer                                                                                      ;
; FRAME_PAUSE          ; 1                                ; Signed Integer                                                                                      ;
+----------------------+----------------------------------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo ;
+----------------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                 ;
+----------------------+-------+------------------------------------------------------------------------------------------------------+
; DEPTH                ; 4096  ; Signed Integer                                                                                       ;
; S_DATA_WIDTH         ; 8     ; Signed Integer                                                                                       ;
; S_KEEP_ENABLE        ; 0     ; Signed Integer                                                                                       ;
; S_KEEP_WIDTH         ; 1     ; Signed Integer                                                                                       ;
; M_DATA_WIDTH         ; 8     ; Signed Integer                                                                                       ;
; M_KEEP_ENABLE        ; 0     ; Unsigned Binary                                                                                      ;
; M_KEEP_WIDTH         ; 1     ; Signed Integer                                                                                       ;
; ID_ENABLE            ; 0     ; Signed Integer                                                                                       ;
; ID_WIDTH             ; 8     ; Signed Integer                                                                                       ;
; DEST_ENABLE          ; 0     ; Signed Integer                                                                                       ;
; DEST_WIDTH           ; 8     ; Signed Integer                                                                                       ;
; USER_ENABLE          ; 1     ; Signed Integer                                                                                       ;
; USER_WIDTH           ; 1     ; Signed Integer                                                                                       ;
; RAM_PIPELINE         ; 1     ; Signed Integer                                                                                       ;
; OUTPUT_FIFO_ENABLE   ; 0     ; Signed Integer                                                                                       ;
; FRAME_FIFO           ; 1     ; Signed Integer                                                                                       ;
; USER_BAD_FRAME_VALUE ; 1     ; Unsigned Binary                                                                                      ;
; USER_BAD_FRAME_MASK  ; 1     ; Unsigned Binary                                                                                      ;
; DROP_OVERSIZE_FRAME  ; 1     ; Signed Integer                                                                                       ;
; DROP_BAD_FRAME       ; 1     ; Signed Integer                                                                                       ;
; DROP_WHEN_FULL       ; 1     ; Signed Integer                                                                                       ;
; MARK_WHEN_FULL       ; 0     ; Signed Integer                                                                                       ;
; PAUSE_ENABLE         ; 0     ; Signed Integer                                                                                       ;
; FRAME_PAUSE          ; 1     ; Signed Integer                                                                                       ;
+----------------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                           ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; DEPTH                ; 4096  ; Signed Integer                                                                                                                 ;
; DATA_WIDTH           ; 8     ; Signed Integer                                                                                                                 ;
; KEEP_ENABLE          ; 0     ; Signed Integer                                                                                                                 ;
; KEEP_WIDTH           ; 1     ; Signed Integer                                                                                                                 ;
; LAST_ENABLE          ; 1     ; Signed Integer                                                                                                                 ;
; ID_ENABLE            ; 0     ; Signed Integer                                                                                                                 ;
; ID_WIDTH             ; 8     ; Signed Integer                                                                                                                 ;
; DEST_ENABLE          ; 0     ; Signed Integer                                                                                                                 ;
; DEST_WIDTH           ; 8     ; Signed Integer                                                                                                                 ;
; USER_ENABLE          ; 1     ; Signed Integer                                                                                                                 ;
; USER_WIDTH           ; 1     ; Signed Integer                                                                                                                 ;
; RAM_PIPELINE         ; 1     ; Signed Integer                                                                                                                 ;
; OUTPUT_FIFO_ENABLE   ; 0     ; Signed Integer                                                                                                                 ;
; FRAME_FIFO           ; 1     ; Signed Integer                                                                                                                 ;
; USER_BAD_FRAME_VALUE ; 1     ; Unsigned Binary                                                                                                                ;
; USER_BAD_FRAME_MASK  ; 1     ; Unsigned Binary                                                                                                                ;
; DROP_OVERSIZE_FRAME  ; 1     ; Signed Integer                                                                                                                 ;
; DROP_BAD_FRAME       ; 1     ; Signed Integer                                                                                                                 ;
; DROP_WHEN_FULL       ; 1     ; Signed Integer                                                                                                                 ;
; MARK_WHEN_FULL       ; 0     ; Signed Integer                                                                                                                 ;
; PAUSE_ENABLE         ; 0     ; Signed Integer                                                                                                                 ;
; FRAME_PAUSE          ; 1     ; Signed Integer                                                                                                                 ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_axis_rx:eth_axis_rx_inst ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                                                       ;
; KEEP_ENABLE    ; 0     ; Unsigned Binary                                                      ;
; KEEP_WIDTH     ; 1     ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_axis_tx:eth_axis_tx_inst ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                                                       ;
; KEEP_ENABLE    ; 0     ; Unsigned Binary                                                      ;
; KEEP_WIDTH     ; 1     ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_core:core_inst|udp_complete:udp_complete_inst ;
+---------------------------------+------------+--------------------------------------------------+
; Parameter Name                  ; Value      ; Type                                             ;
+---------------------------------+------------+--------------------------------------------------+
; ARP_CACHE_ADDR_WIDTH            ; 9          ; Signed Integer                                   ;
; ARP_REQUEST_RETRY_COUNT         ; 4          ; Signed Integer                                   ;
; ARP_REQUEST_RETRY_INTERVAL      ; 250000000  ; Signed Integer                                   ;
; ARP_REQUEST_TIMEOUT             ; -544967296 ; Signed Integer                                   ;
; UDP_CHECKSUM_GEN_ENABLE         ; 1          ; Signed Integer                                   ;
; UDP_CHECKSUM_PAYLOAD_FIFO_DEPTH ; 2048       ; Signed Integer                                   ;
; UDP_CHECKSUM_HEADER_FIFO_DEPTH  ; 8          ; Signed Integer                                   ;
+---------------------------------+------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_core:core_inst|udp_complete:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst ;
+-----------------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                       ;
+-----------------------+-------+--------------------------------------------------------------------------------------------+
; S_COUNT               ; 2     ; Signed Integer                                                                             ;
; DATA_WIDTH            ; 8     ; Signed Integer                                                                             ;
; KEEP_ENABLE           ; 0     ; Signed Integer                                                                             ;
; KEEP_WIDTH            ; 1     ; Signed Integer                                                                             ;
; ID_ENABLE             ; 0     ; Signed Integer                                                                             ;
; ID_WIDTH              ; 8     ; Signed Integer                                                                             ;
; DEST_ENABLE           ; 0     ; Signed Integer                                                                             ;
; DEST_WIDTH            ; 8     ; Signed Integer                                                                             ;
; USER_ENABLE           ; 1     ; Signed Integer                                                                             ;
; USER_WIDTH            ; 1     ; Signed Integer                                                                             ;
; ARB_TYPE_ROUND_ROBIN  ; 0     ; Signed Integer                                                                             ;
; ARB_LSB_HIGH_PRIORITY ; 1     ; Signed Integer                                                                             ;
+-----------------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_core:core_inst|udp_complete:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst|arbiter:arb_inst ;
+-----------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                        ;
+-----------------------+-------+-------------------------------------------------------------------------------------------------------------+
; PORTS                 ; 2     ; Signed Integer                                                                                              ;
; ARB_TYPE_ROUND_ROBIN  ; 0     ; Signed Integer                                                                                              ;
; ARB_BLOCK             ; 1     ; Signed Integer                                                                                              ;
; ARB_BLOCK_ACK         ; 1     ; Signed Integer                                                                                              ;
; ARB_LSB_HIGH_PRIORITY ; 1     ; Signed Integer                                                                                              ;
+-----------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_core:core_inst|udp_complete:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst|arbiter:arb_inst|priority_encoder:priority_encoder_inst ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                   ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH             ; 2     ; Signed Integer                                                                                                                                         ;
; LSB_HIGH_PRIORITY ; 1     ; Signed Integer                                                                                                                                         ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_core:core_inst|udp_complete:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst|arbiter:arb_inst|priority_encoder:priority_encoder_masked ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                     ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH             ; 2     ; Signed Integer                                                                                                                                           ;
; LSB_HIGH_PRIORITY ; 1     ; Signed Integer                                                                                                                                           ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst ;
+----------------------------+------------+------------------------------------------------------------------------------------+
; Parameter Name             ; Value      ; Type                                                                               ;
+----------------------------+------------+------------------------------------------------------------------------------------+
; ARP_CACHE_ADDR_WIDTH       ; 9          ; Signed Integer                                                                     ;
; ARP_REQUEST_RETRY_COUNT    ; 4          ; Signed Integer                                                                     ;
; ARP_REQUEST_RETRY_INTERVAL ; 250000000  ; Signed Integer                                                                     ;
; ARP_REQUEST_TIMEOUT        ; -544967296 ; Signed Integer                                                                     ;
+----------------------------+------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst ;
+-----------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                      ;
+-----------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; S_COUNT               ; 2     ; Signed Integer                                                                                                            ;
; DATA_WIDTH            ; 8     ; Signed Integer                                                                                                            ;
; KEEP_ENABLE           ; 0     ; Signed Integer                                                                                                            ;
; KEEP_WIDTH            ; 1     ; Signed Integer                                                                                                            ;
; ID_ENABLE             ; 0     ; Signed Integer                                                                                                            ;
; ID_WIDTH              ; 8     ; Signed Integer                                                                                                            ;
; DEST_ENABLE           ; 0     ; Signed Integer                                                                                                            ;
; DEST_WIDTH            ; 8     ; Signed Integer                                                                                                            ;
; USER_ENABLE           ; 1     ; Signed Integer                                                                                                            ;
; USER_WIDTH            ; 1     ; Signed Integer                                                                                                            ;
; ARB_TYPE_ROUND_ROBIN  ; 0     ; Signed Integer                                                                                                            ;
; ARB_LSB_HIGH_PRIORITY ; 1     ; Signed Integer                                                                                                            ;
+-----------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst|arbiter:arb_inst ;
+-----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                                       ;
+-----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; PORTS                 ; 2     ; Signed Integer                                                                                                                             ;
; ARB_TYPE_ROUND_ROBIN  ; 0     ; Signed Integer                                                                                                                             ;
; ARB_BLOCK             ; 1     ; Signed Integer                                                                                                                             ;
; ARB_BLOCK_ACK         ; 1     ; Signed Integer                                                                                                                             ;
; ARB_LSB_HIGH_PRIORITY ; 1     ; Signed Integer                                                                                                                             ;
+-----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst|arbiter:arb_inst|priority_encoder:priority_encoder_inst ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                  ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH             ; 2     ; Signed Integer                                                                                                                                                                        ;
; LSB_HIGH_PRIORITY ; 1     ; Signed Integer                                                                                                                                                                        ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst|arbiter:arb_inst|priority_encoder:priority_encoder_masked ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                    ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH             ; 2     ; Signed Integer                                                                                                                                                                          ;
; LSB_HIGH_PRIORITY ; 1     ; Signed Integer                                                                                                                                                                          ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst ;
+------------------------+------------+-----------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                                                                ;
+------------------------+------------+-----------------------------------------------------------------------------------------------------+
; DATA_WIDTH             ; 8          ; Signed Integer                                                                                      ;
; KEEP_ENABLE            ; 0          ; Unsigned Binary                                                                                     ;
; KEEP_WIDTH             ; 1          ; Signed Integer                                                                                      ;
; CACHE_ADDR_WIDTH       ; 9          ; Signed Integer                                                                                      ;
; REQUEST_RETRY_COUNT    ; 4          ; Signed Integer                                                                                      ;
; REQUEST_RETRY_INTERVAL ; 250000000  ; Signed Integer                                                                                      ;
; REQUEST_TIMEOUT        ; -544967296 ; Signed Integer                                                                                      ;
+------------------------+------------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                                                                                                                              ;
; KEEP_ENABLE    ; 0     ; Unsigned Binary                                                                                                                             ;
; KEEP_WIDTH     ; 1     ; Signed Integer                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                                                                                                                              ;
; KEEP_ENABLE    ; 0     ; Unsigned Binary                                                                                                                             ;
; KEEP_WIDTH     ; 1     ; Signed Integer                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                    ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; CACHE_ADDR_WIDTH ; 9     ; Signed Integer                                                                                                                          ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|lfsr:rd_hash ;
+-------------------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value                            ; Type                                                                                                                     ;
+-------------------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------+
; LFSR_WIDTH        ; 32                               ; Signed Integer                                                                                                           ;
; LFSR_POLY         ; 00000100110000010001110110110111 ; Unsigned Binary                                                                                                          ;
; LFSR_CONFIG       ; GALOIS                           ; String                                                                                                                   ;
; LFSR_FEED_FORWARD ; 0                                ; Signed Integer                                                                                                           ;
; REVERSE           ; 1                                ; Signed Integer                                                                                                           ;
; DATA_WIDTH        ; 32                               ; Signed Integer                                                                                                           ;
; STYLE             ; AUTO                             ; String                                                                                                                   ;
+-------------------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|lfsr:wr_hash ;
+-------------------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value                            ; Type                                                                                                                     ;
+-------------------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------+
; LFSR_WIDTH        ; 32                               ; Signed Integer                                                                                                           ;
; LFSR_POLY         ; 00000100110000010001110110110111 ; Unsigned Binary                                                                                                          ;
; LFSR_CONFIG       ; GALOIS                           ; String                                                                                                                   ;
; LFSR_FEED_FORWARD ; 0                                ; Signed Integer                                                                                                           ;
; REVERSE           ; 1                                ; Signed Integer                                                                                                           ;
; DATA_WIDTH        ; 32                               ; Signed Integer                                                                                                           ;
; STYLE             ; AUTO                             ; String                                                                                                                   ;
+-------------------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst ;
+-----------------------------+-------+------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                   ;
+-----------------------------+-------+------------------------------------------------------------------------+
; CHECKSUM_GEN_ENABLE         ; 1     ; Signed Integer                                                         ;
; CHECKSUM_PAYLOAD_FIFO_DEPTH ; 2048  ; Signed Integer                                                         ;
; CHECKSUM_HEADER_FIFO_DEPTH  ; 8     ; Signed Integer                                                         ;
+-----------------------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; PAYLOAD_FIFO_DEPTH ; 2048  ; Signed Integer                                                                                                         ;
; HEADER_FIFO_DEPTH  ; 8     ; Signed Integer                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                        ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; DEPTH                ; 2048  ; Signed Integer                                                                                                                              ;
; DATA_WIDTH           ; 8     ; Signed Integer                                                                                                                              ;
; KEEP_ENABLE          ; 0     ; Signed Integer                                                                                                                              ;
; KEEP_WIDTH           ; 1     ; Signed Integer                                                                                                                              ;
; LAST_ENABLE          ; 1     ; Signed Integer                                                                                                                              ;
; ID_ENABLE            ; 0     ; Signed Integer                                                                                                                              ;
; ID_WIDTH             ; 8     ; Signed Integer                                                                                                                              ;
; DEST_ENABLE          ; 0     ; Signed Integer                                                                                                                              ;
; DEST_WIDTH           ; 8     ; Signed Integer                                                                                                                              ;
; USER_ENABLE          ; 1     ; Signed Integer                                                                                                                              ;
; USER_WIDTH           ; 1     ; Signed Integer                                                                                                                              ;
; RAM_PIPELINE         ; 1     ; Signed Integer                                                                                                                              ;
; OUTPUT_FIFO_ENABLE   ; 0     ; Signed Integer                                                                                                                              ;
; FRAME_FIFO           ; 0     ; Signed Integer                                                                                                                              ;
; USER_BAD_FRAME_VALUE ; 1     ; Unsigned Binary                                                                                                                             ;
; USER_BAD_FRAME_MASK  ; 1     ; Unsigned Binary                                                                                                                             ;
; DROP_OVERSIZE_FRAME  ; 0     ; Signed Integer                                                                                                                              ;
; DROP_BAD_FRAME       ; 0     ; Signed Integer                                                                                                                              ;
; DROP_WHEN_FULL       ; 0     ; Signed Integer                                                                                                                              ;
; MARK_WHEN_FULL       ; 0     ; Signed Integer                                                                                                                              ;
; PAUSE_ENABLE         ; 0     ; Signed Integer                                                                                                                              ;
; FRAME_PAUSE          ; 0     ; Signed Integer                                                                                                                              ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_core:core_inst|axis_fifo:udp_payload_fifo ;
+----------------------+-------+--------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                         ;
+----------------------+-------+--------------------------------------------------------------+
; DEPTH                ; 8192  ; Signed Integer                                               ;
; DATA_WIDTH           ; 8     ; Signed Integer                                               ;
; KEEP_ENABLE          ; 0     ; Signed Integer                                               ;
; KEEP_WIDTH           ; 1     ; Signed Integer                                               ;
; LAST_ENABLE          ; 1     ; Signed Integer                                               ;
; ID_ENABLE            ; 0     ; Signed Integer                                               ;
; ID_WIDTH             ; 8     ; Signed Integer                                               ;
; DEST_ENABLE          ; 0     ; Signed Integer                                               ;
; DEST_WIDTH           ; 8     ; Signed Integer                                               ;
; USER_ENABLE          ; 1     ; Signed Integer                                               ;
; USER_WIDTH           ; 1     ; Signed Integer                                               ;
; RAM_PIPELINE         ; 1     ; Signed Integer                                               ;
; OUTPUT_FIFO_ENABLE   ; 0     ; Signed Integer                                               ;
; FRAME_FIFO           ; 0     ; Signed Integer                                               ;
; USER_BAD_FRAME_VALUE ; 1     ; Unsigned Binary                                              ;
; USER_BAD_FRAME_MASK  ; 1     ; Unsigned Binary                                              ;
; DROP_OVERSIZE_FRAME  ; 0     ; Signed Integer                                               ;
; DROP_BAD_FRAME       ; 0     ; Signed Integer                                               ;
; DROP_WHEN_FULL       ; 0     ; Signed Integer                                               ;
; MARK_WHEN_FULL       ; 0     ; Signed Integer                                               ;
; PAUSE_ENABLE         ; 0     ; Signed Integer                                               ;
; FRAME_PAUSE          ; 0     ; Signed Integer                                               ;
+----------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                    ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                 ;
; WIDTH_A                            ; 10                   ; Untyped                                                                                                                                 ;
; WIDTHAD_A                          ; 11                   ; Untyped                                                                                                                                 ;
; NUMWORDS_A                         ; 2048                 ; Untyped                                                                                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                 ;
; WIDTH_B                            ; 10                   ; Untyped                                                                                                                                 ;
; WIDTHAD_B                          ; 11                   ; Untyped                                                                                                                                 ;
; NUMWORDS_B                         ; 2048                 ; Untyped                                                                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_82e1      ; Untyped                                                                                                                                 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                     ;
+------------------------------------+----------------------+----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                  ;
; WIDTH_A                            ; 10                   ; Untyped                                                  ;
; WIDTHAD_A                          ; 13                   ; Untyped                                                  ;
; NUMWORDS_A                         ; 8192                 ; Untyped                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; WIDTH_B                            ; 10                   ; Untyped                                                  ;
; WIDTHAD_B                          ; 13                   ; Untyped                                                  ;
; NUMWORDS_B                         ; 8192                 ; Untyped                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                  ;
; CBXI_PARAMETER                     ; altsyncram_o2e1      ; Untyped                                                  ;
+------------------------------------+----------------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:ip_addr_mem_rtl_0 ;
+------------------------------------+---------------------------------------------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                       ; Type                                                                                                             ;
+------------------------------------+---------------------------------------------+------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                           ; Untyped                                                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                                          ; AUTO_CARRY                                                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                                         ; IGNORE_CARRY                                                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                                          ; AUTO_CASCADE                                                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                         ; IGNORE_CASCADE                                                                                                   ;
; WIDTH_BYTEENA                      ; 1                                           ; Untyped                                                                                                          ;
; OPERATION_MODE                     ; DUAL_PORT                                   ; Untyped                                                                                                          ;
; WIDTH_A                            ; 32                                          ; Untyped                                                                                                          ;
; WIDTHAD_A                          ; 9                                           ; Untyped                                                                                                          ;
; NUMWORDS_A                         ; 512                                         ; Untyped                                                                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED                                ; Untyped                                                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                                        ; Untyped                                                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                                        ; Untyped                                                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                                        ; Untyped                                                                                                          ;
; INDATA_ACLR_A                      ; NONE                                        ; Untyped                                                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                                        ; Untyped                                                                                                          ;
; WIDTH_B                            ; 32                                          ; Untyped                                                                                                          ;
; WIDTHAD_B                          ; 9                                           ; Untyped                                                                                                          ;
; NUMWORDS_B                         ; 512                                         ; Untyped                                                                                                          ;
; INDATA_REG_B                       ; CLOCK1                                      ; Untyped                                                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                      ; Untyped                                                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1                                      ; Untyped                                                                                                          ;
; ADDRESS_REG_B                      ; CLOCK0                                      ; Untyped                                                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED                                ; Untyped                                                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1                                      ; Untyped                                                                                                          ;
; INDATA_ACLR_B                      ; NONE                                        ; Untyped                                                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                                        ; Untyped                                                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                                        ; Untyped                                                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                                        ; Untyped                                                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                                        ; Untyped                                                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                                        ; Untyped                                                                                                          ;
; WIDTH_BYTEENA_A                    ; 1                                           ; Untyped                                                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                                           ; Untyped                                                                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                                        ; Untyped                                                                                                          ;
; BYTE_SIZE                          ; 8                                           ; Untyped                                                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ; Untyped                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                        ; Untyped                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                        ; Untyped                                                                                                          ;
; INIT_FILE                          ; db/udp_test.ram1_arp_cache_66ab044a.hdl.mif ; Untyped                                                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A                                      ; Untyped                                                                                                          ;
; MAXIMUM_DEPTH                      ; 0                                           ; Untyped                                                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                      ; Untyped                                                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                      ; Untyped                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                      ; Untyped                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                      ; Untyped                                                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                             ; Untyped                                                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                             ; Untyped                                                                                                          ;
; ENABLE_ECC                         ; FALSE                                       ; Untyped                                                                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                       ; Untyped                                                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                                           ; Untyped                                                                                                          ;
; DEVICE_FAMILY                      ; Cyclone IV E                                ; Untyped                                                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_7si1                             ; Untyped                                                                                                          ;
+------------------------------------+---------------------------------------------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:valid_mem_rtl_0 ;
+------------------------------------+---------------------------------------------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                       ; Type                                                                                                           ;
+------------------------------------+---------------------------------------------+----------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                           ; Untyped                                                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                                          ; AUTO_CARRY                                                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                         ; IGNORE_CARRY                                                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                                          ; AUTO_CASCADE                                                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                         ; IGNORE_CASCADE                                                                                                 ;
; WIDTH_BYTEENA                      ; 1                                           ; Untyped                                                                                                        ;
; OPERATION_MODE                     ; DUAL_PORT                                   ; Untyped                                                                                                        ;
; WIDTH_A                            ; 1                                           ; Untyped                                                                                                        ;
; WIDTHAD_A                          ; 9                                           ; Untyped                                                                                                        ;
; NUMWORDS_A                         ; 512                                         ; Untyped                                                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                ; Untyped                                                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                                        ; Untyped                                                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                                        ; Untyped                                                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                                        ; Untyped                                                                                                        ;
; INDATA_ACLR_A                      ; NONE                                        ; Untyped                                                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                                        ; Untyped                                                                                                        ;
; WIDTH_B                            ; 1                                           ; Untyped                                                                                                        ;
; WIDTHAD_B                          ; 9                                           ; Untyped                                                                                                        ;
; NUMWORDS_B                         ; 512                                         ; Untyped                                                                                                        ;
; INDATA_REG_B                       ; CLOCK1                                      ; Untyped                                                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                      ; Untyped                                                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1                                      ; Untyped                                                                                                        ;
; ADDRESS_REG_B                      ; CLOCK0                                      ; Untyped                                                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                ; Untyped                                                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1                                      ; Untyped                                                                                                        ;
; INDATA_ACLR_B                      ; NONE                                        ; Untyped                                                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                                        ; Untyped                                                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                                        ; Untyped                                                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                                        ; Untyped                                                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                                        ; Untyped                                                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                                        ; Untyped                                                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                                           ; Untyped                                                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                                           ; Untyped                                                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                                        ; Untyped                                                                                                        ;
; BYTE_SIZE                          ; 8                                           ; Untyped                                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ; Untyped                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                        ; Untyped                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                        ; Untyped                                                                                                        ;
; INIT_FILE                          ; db/udp_test.ram0_arp_cache_66ab044a.hdl.mif ; Untyped                                                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                      ; Untyped                                                                                                        ;
; MAXIMUM_DEPTH                      ; 0                                           ; Untyped                                                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                      ; Untyped                                                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                      ; Untyped                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                      ; Untyped                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                      ; Untyped                                                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                             ; Untyped                                                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                             ; Untyped                                                                                                        ;
; ENABLE_ECC                         ; FALSE                                       ; Untyped                                                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                       ; Untyped                                                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                                           ; Untyped                                                                                                        ;
; DEVICE_FAMILY                      ; Cyclone IV E                                ; Untyped                                                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_uoi1                             ; Untyped                                                                                                        ;
+------------------------------------+---------------------------------------------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                    ;
; WIDTH_A                            ; 10                   ; Untyped                                                                                                                    ;
; WIDTHAD_A                          ; 12                   ; Untyped                                                                                                                    ;
; NUMWORDS_A                         ; 4096                 ; Untyped                                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; WIDTH_B                            ; 10                   ; Untyped                                                                                                                    ;
; WIDTHAD_B                          ; 12                   ; Untyped                                                                                                                    ;
; NUMWORDS_B                         ; 4096                 ; Untyped                                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_k2e1      ; Untyped                                                                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                    ;
; WIDTH_A                            ; 10                   ; Untyped                                                                                                                    ;
; WIDTHAD_A                          ; 12                   ; Untyped                                                                                                                    ;
; NUMWORDS_A                         ; 4096                 ; Untyped                                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; WIDTH_B                            ; 10                   ; Untyped                                                                                                                    ;
; WIDTHAD_B                          ; 12                   ; Untyped                                                                                                                    ;
; NUMWORDS_B                         ; 4096                 ; Untyped                                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_49d1      ; Untyped                                                                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0 ;
+------------------------------------+---------------------------------------------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                       ; Type                                                                                                              ;
+------------------------------------+---------------------------------------------+-------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                           ; Untyped                                                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                                          ; AUTO_CARRY                                                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                                         ; IGNORE_CARRY                                                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                                          ; AUTO_CASCADE                                                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                         ; IGNORE_CASCADE                                                                                                    ;
; WIDTH_BYTEENA                      ; 1                                           ; Untyped                                                                                                           ;
; OPERATION_MODE                     ; DUAL_PORT                                   ; Untyped                                                                                                           ;
; WIDTH_A                            ; 48                                          ; Untyped                                                                                                           ;
; WIDTHAD_A                          ; 9                                           ; Untyped                                                                                                           ;
; NUMWORDS_A                         ; 512                                         ; Untyped                                                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED                                ; Untyped                                                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                                        ; Untyped                                                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                                        ; Untyped                                                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                                        ; Untyped                                                                                                           ;
; INDATA_ACLR_A                      ; NONE                                        ; Untyped                                                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                                        ; Untyped                                                                                                           ;
; WIDTH_B                            ; 48                                          ; Untyped                                                                                                           ;
; WIDTHAD_B                          ; 9                                           ; Untyped                                                                                                           ;
; NUMWORDS_B                         ; 512                                         ; Untyped                                                                                                           ;
; INDATA_REG_B                       ; CLOCK1                                      ; Untyped                                                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                      ; Untyped                                                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1                                      ; Untyped                                                                                                           ;
; ADDRESS_REG_B                      ; CLOCK0                                      ; Untyped                                                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED                                ; Untyped                                                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1                                      ; Untyped                                                                                                           ;
; INDATA_ACLR_B                      ; NONE                                        ; Untyped                                                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                                        ; Untyped                                                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                                        ; Untyped                                                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                                        ; Untyped                                                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                                        ; Untyped                                                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                                        ; Untyped                                                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                                           ; Untyped                                                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                                           ; Untyped                                                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                                        ; Untyped                                                                                                           ;
; BYTE_SIZE                          ; 8                                           ; Untyped                                                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                    ; Untyped                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                        ; Untyped                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                        ; Untyped                                                                                                           ;
; INIT_FILE                          ; db/udp_test.ram2_arp_cache_66ab044a.hdl.mif ; Untyped                                                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A                                      ; Untyped                                                                                                           ;
; MAXIMUM_DEPTH                      ; 0                                           ; Untyped                                                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                      ; Untyped                                                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                      ; Untyped                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                      ; Untyped                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                      ; Untyped                                                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                             ; Untyped                                                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                             ; Untyped                                                                                                           ;
; ENABLE_ECC                         ; FALSE                                       ; Untyped                                                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                       ; Untyped                                                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                                           ; Untyped                                                                                                           ;
; DEVICE_FAMILY                      ; Cyclone IV E                                ; Untyped                                                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_7tl1                             ; Untyped                                                                                                           ;
+------------------------------------+---------------------------------------------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; altpll Parameter Settings by Entity Instance            ;
+-------------------------------+-------------------------+
; Name                          ; Value                   ;
+-------------------------------+-------------------------+
; Number of entity instances    ; 1                       ;
; Entity Instance               ; altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                  ;
;     -- PLL_TYPE               ; AUTO                    ;
;     -- PRIMARY_CLOCK          ; INCLK0                  ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                   ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                       ;
;     -- VCO_MULTIPLY_BY        ; 0                       ;
;     -- VCO_DIVIDE_BY          ; 0                       ;
+-------------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                               ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 7                                                                                                                                                   ;
; Entity Instance                           ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo|altsyncram:mem_rtl_0  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                           ;
;     -- WIDTH_A                            ; 10                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                        ;
;     -- WIDTH_B                            ; 10                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 2048                                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                           ;
; Entity Instance                           ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0                                                                                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                           ;
;     -- WIDTH_A                            ; 10                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 8192                                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                        ;
;     -- WIDTH_B                            ; 10                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 8192                                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                           ;
; Entity Instance                           ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:ip_addr_mem_rtl_0  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                           ;
;     -- WIDTH_A                            ; 32                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 512                                                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                        ;
;     -- WIDTH_B                            ; 32                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 512                                                                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                           ;
; Entity Instance                           ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:valid_mem_rtl_0    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                           ;
;     -- WIDTH_A                            ; 1                                                                                                                                                   ;
;     -- NUMWORDS_A                         ; 512                                                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                        ;
;     -- WIDTH_B                            ; 1                                                                                                                                                   ;
;     -- NUMWORDS_B                         ; 512                                                                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                           ;
; Entity Instance                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                           ;
;     -- WIDTH_A                            ; 10                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                        ;
;     -- WIDTH_B                            ; 10                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 4096                                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                           ;
; Entity Instance                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                           ;
;     -- WIDTH_A                            ; 10                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                        ;
;     -- WIDTH_B                            ; 10                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 4096                                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                           ;
; Entity Instance                           ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                           ;
;     -- WIDTH_A                            ; 48                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 512                                                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                        ;
;     -- WIDTH_B                            ; 48                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 512                                                                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                            ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fpga_core:core_inst|axis_fifo:udp_payload_fifo"                                                                                                                                                   ;
+---------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                                                                                                                            ;
+---------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; s_axis_tkeep        ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; s_axis_tkeep[0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; s_axis_tid          ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; s_axis_tid[7..0]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; s_axis_tdest        ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; s_axis_tdest[7..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; m_axis_tkeep        ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; m_axis_tid          ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; m_axis_tdest        ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; status_overflow     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; status_bad_frame    ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; status_good_frame   ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; pause_req           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; pause_ack           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; status_depth        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; status_depth_commit ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+---------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst" ;
+---------------------+-------+----------+-----------------------------------------------------------------------------+
; Port                ; Type  ; Severity ; Details                                                                     ;
+---------------------+-------+----------+-----------------------------------------------------------------------------+
; s_ip_protocol[7..5] ; Input ; Info     ; Stuck at GND                                                                ;
; s_ip_protocol[3..1] ; Input ; Info     ; Stuck at GND                                                                ;
; s_ip_protocol[4]    ; Input ; Info     ; Stuck at VCC                                                                ;
; s_ip_protocol[0]    ; Input ; Info     ; Stuck at VCC                                                                ;
+---------------------+-------+----------+-----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo"                                                                    ;
+---------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                                                                                                                            ;
+---------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; s_axis_tkeep        ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; s_axis_tkeep[0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; s_axis_tid          ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; s_axis_tid[7..0]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; s_axis_tdest        ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; s_axis_tdest[7..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; m_axis_tkeep        ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; m_axis_tid          ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; m_axis_tdest        ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; status_overflow     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; status_bad_frame    ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; status_good_frame   ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; pause_req           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; pause_ack           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; status_depth        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; status_depth_commit ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+---------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst" ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                        ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------+
; m_ip_length   ; Output ; Info     ; Explicitly unconnected                                                                         ;
; m_ip_protocol ; Output ; Info     ; Explicitly unconnected                                                                         ;
; busy          ; Output ; Info     ; Explicitly unconnected                                                                         ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst" ;
+--------------------------+--------+----------+----------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                      ;
+--------------------------+--------+----------+----------------------------------------------+
; s_ip_protocol[7..5]      ; Input  ; Info     ; Stuck at GND                                 ;
; s_ip_protocol[3..1]      ; Input  ; Info     ; Stuck at GND                                 ;
; s_ip_protocol[4]         ; Input  ; Info     ; Stuck at VCC                                 ;
; s_ip_protocol[0]         ; Input  ; Info     ; Stuck at VCC                                 ;
; m_ip_eth_dest_mac        ; Output ; Info     ; Explicitly unconnected                       ;
; m_ip_eth_src_mac         ; Output ; Info     ; Explicitly unconnected                       ;
; m_ip_eth_type            ; Output ; Info     ; Explicitly unconnected                       ;
; m_ip_version             ; Output ; Info     ; Explicitly unconnected                       ;
; m_ip_ihl                 ; Output ; Info     ; Explicitly unconnected                       ;
; m_ip_identification      ; Output ; Info     ; Explicitly unconnected                       ;
; m_ip_flags               ; Output ; Info     ; Explicitly unconnected                       ;
; m_ip_fragment_offset     ; Output ; Info     ; Explicitly unconnected                       ;
; m_ip_header_checksum     ; Output ; Info     ; Explicitly unconnected                       ;
; s_udp_eth_dest_mac       ; Input  ; Info     ; Stuck at GND                                 ;
; s_udp_eth_src_mac        ; Input  ; Info     ; Stuck at GND                                 ;
; s_udp_eth_type           ; Input  ; Info     ; Stuck at GND                                 ;
; s_udp_ip_version         ; Input  ; Info     ; Stuck at GND                                 ;
; s_udp_ip_ihl             ; Input  ; Info     ; Stuck at GND                                 ;
; s_udp_ip_identification  ; Input  ; Info     ; Stuck at GND                                 ;
; s_udp_ip_flags           ; Input  ; Info     ; Stuck at GND                                 ;
; s_udp_ip_fragment_offset ; Input  ; Info     ; Stuck at GND                                 ;
; s_udp_ip_header_checksum ; Input  ; Info     ; Stuck at GND                                 ;
+--------------------------+--------+----------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|lfsr:wr_hash" ;
+------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                 ;
+------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; state_in         ; Input  ; Info     ; Stuck at VCC                                                                                                            ;
; data_out         ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; state_out[31..9] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                     ;
+------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|lfsr:rd_hash" ;
+------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                 ;
+------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; state_in         ; Input  ; Info     ; Stuck at VCC                                                                                                            ;
; data_out         ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; state_out[31..9] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                     ;
+------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst" ;
+----------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                ;
+----------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; query_request_ready  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; query_response_ready ; Input  ; Info     ; Stuck at VCC                                                                                           ;
; write_request_ready  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
+----------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst" ;
+---------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                                                   ;
+---------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; s_eth_type[2..1]    ; Input  ; Info     ; Stuck at VCC                                                                                              ;
; s_eth_type[15..12]  ; Input  ; Info     ; Stuck at GND                                                                                              ;
; s_eth_type[10..3]   ; Input  ; Info     ; Stuck at GND                                                                                              ;
; s_eth_type[11]      ; Input  ; Info     ; Stuck at VCC                                                                                              ;
; s_eth_type[0]       ; Input  ; Info     ; Stuck at GND                                                                                              ;
; s_arp_htype[15..1]  ; Input  ; Info     ; Stuck at GND                                                                                              ;
; s_arp_htype[0]      ; Input  ; Info     ; Stuck at VCC                                                                                              ;
; s_arp_ptype[15..12] ; Input  ; Info     ; Stuck at GND                                                                                              ;
; s_arp_ptype[10..0]  ; Input  ; Info     ; Stuck at GND                                                                                              ;
; s_arp_ptype[11]     ; Input  ; Info     ; Stuck at VCC                                                                                              ;
; busy                ; Output ; Info     ; Explicitly unconnected                                                                                    ;
+---------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst" ;
+--------------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port                           ; Type   ; Severity ; Details                                                                                        ;
+--------------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; m_eth_dest_mac                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.            ;
; m_arp_hlen                     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.            ;
; m_arp_plen                     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.            ;
; busy                           ; Output ; Info     ; Explicitly unconnected                                                                         ;
; error_header_early_termination ; Output ; Info     ; Explicitly unconnected                                                                         ;
; error_invalid_header           ; Output ; Info     ; Explicitly unconnected                                                                         ;
+--------------------------------+--------+----------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst"                                                                    ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                                                      ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; s_eth_type[2..1]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; s_eth_type[15..12]       ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; s_eth_type[10..3]        ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; s_eth_type[11]           ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; s_eth_type[0]            ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; s_eth_payload_axis_tkeep ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; m_eth_payload_axis_tkeep ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst" ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                               ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; s_eth_type[15..12]   ; Input ; Info     ; Stuck at GND                                                                                          ;
; s_eth_type[10..0]    ; Input ; Info     ; Stuck at GND                                                                                          ;
; s_eth_type[11]       ; Input ; Info     ; Stuck at VCC                                                                                          ;
; s_ip_identification  ; Input ; Info     ; Stuck at GND                                                                                          ;
; s_ip_flags[2]        ; Input ; Info     ; Stuck at GND                                                                                          ;
; s_ip_flags[1]        ; Input ; Info     ; Stuck at VCC                                                                                          ;
; s_ip_flags[0]        ; Input ; Info     ; Stuck at GND                                                                                          ;
; s_ip_fragment_offset ; Input ; Info     ; Stuck at GND                                                                                          ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst" ;
+--------------------+-------+----------+--------------------------------------------------------------------------------+
; Port               ; Type  ; Severity ; Details                                                                        ;
+--------------------+-------+----------+--------------------------------------------------------------------------------+
; s_eth_type[15..12] ; Input ; Info     ; Stuck at GND                                                                   ;
; s_eth_type[10..0]  ; Input ; Info     ; Stuck at GND                                                                   ;
; s_eth_type[11]     ; Input ; Info     ; Stuck at VCC                                                                   ;
+--------------------+-------+----------+--------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst"                                                                                                  ;
+---------------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                            ; Type   ; Severity ; Details                                                                                                                                                                             ;
+---------------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; s_eth_payload_axis_tkeep        ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (2 bits) it drives.  The 30 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; s_eth_payload_axis_tkeep[1..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; s_eth_payload_axis_tid          ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; s_eth_payload_axis_tid[15..0]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; s_eth_payload_axis_tdest        ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; s_eth_payload_axis_tdest[15..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; m_eth_payload_axis_tkeep        ; Output ; Info     ; Explicitly unconnected                                                                                                                                                              ;
; m_eth_payload_axis_tid          ; Output ; Info     ; Explicitly unconnected                                                                                                                                                              ;
; m_eth_payload_axis_tdest        ; Output ; Info     ; Explicitly unconnected                                                                                                                                                              ;
+---------------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fpga_core:core_inst|udp_complete:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst|arbiter:arb_inst|priority_encoder:priority_encoder_masked" ;
+------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                      ;
+------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; output_valid     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                          ;
; output_encoded   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                          ;
; output_unencoded ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                          ;
+------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fpga_core:core_inst|udp_complete:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst"                                                                                                                                ;
+--------------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                           ; Type   ; Severity ; Details                                                                                                                                                                             ;
+--------------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; s_eth_dest_mac                 ; Input  ; Warning  ; Input port expression (32 bits) is smaller than the input port (96 bits) it drives.  Extra input bit(s) "s_eth_dest_mac[95..32]" will be connected to GND.                          ;
; s_eth_dest_mac                 ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; s_eth_src_mac                  ; Input  ; Warning  ; Input port expression (32 bits) is smaller than the input port (96 bits) it drives.  Extra input bit(s) "s_eth_src_mac[95..32]" will be connected to GND.                           ;
; s_eth_src_mac                  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; s_eth_type                     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; s_ip_version                   ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; s_ip_version[7..0]             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; s_ip_ihl                       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; s_ip_ihl[7..0]                 ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; s_ip_identification            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; s_ip_flags                     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (6 bits) it drives.  The 26 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; s_ip_flags[5..0]               ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; s_ip_fragment_offset           ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (26 bits) it drives.  The 6 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; s_ip_fragment_offset[25..0]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; s_ip_header_checksum           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; s_ip_payload_axis_tkeep        ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (2 bits) it drives.  The 30 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; s_ip_payload_axis_tkeep[1..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; s_ip_payload_axis_tid          ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; s_ip_payload_axis_tid[15..0]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; s_ip_payload_axis_tdest        ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; s_ip_payload_axis_tdest[15..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; m_eth_dest_mac                 ; Output ; Info     ; Explicitly unconnected                                                                                                                                                              ;
; m_eth_src_mac                  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                              ;
; m_eth_type                     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                              ;
; m_ip_version                   ; Output ; Info     ; Explicitly unconnected                                                                                                                                                              ;
; m_ip_ihl                       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                              ;
; m_ip_identification            ; Output ; Info     ; Explicitly unconnected                                                                                                                                                              ;
; m_ip_flags                     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                              ;
; m_ip_fragment_offset           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                              ;
; m_ip_header_checksum           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                              ;
; m_ip_payload_axis_tkeep        ; Output ; Info     ; Explicitly unconnected                                                                                                                                                              ;
; m_ip_payload_axis_tid          ; Output ; Info     ; Explicitly unconnected                                                                                                                                                              ;
; m_ip_payload_axis_tdest        ; Output ; Info     ; Explicitly unconnected                                                                                                                                                              ;
+--------------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fpga_core:core_inst|udp_complete:udp_complete_inst"                                                                                                                                                                  ;
+----------------------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                                   ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; s_ip_hdr_valid                         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; s_ip_hdr_ready                         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; s_ip_dscp                              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; s_ip_ecn                               ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; s_ip_length                            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; s_ip_ttl                               ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; s_ip_protocol                          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; s_ip_source_ip                         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; s_ip_dest_ip                           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; s_ip_payload_axis_tdata                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; s_ip_payload_axis_tvalid               ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; s_ip_payload_axis_tready               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; s_ip_payload_axis_tlast                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; s_ip_payload_axis_tuser                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; m_ip_hdr_valid                         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; m_ip_hdr_ready                         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; m_ip_eth_dest_mac                      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; m_ip_eth_src_mac                       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; m_ip_eth_type                          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; m_ip_version                           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; m_ip_ihl                               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; m_ip_dscp                              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; m_ip_ecn                               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; m_ip_length                            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; m_ip_identification                    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; m_ip_flags                             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; m_ip_fragment_offset                   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; m_ip_ttl                               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; m_ip_protocol                          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; m_ip_header_checksum                   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; m_ip_source_ip                         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; m_ip_dest_ip                           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; m_ip_payload_axis_tdata                ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; m_ip_payload_axis_tvalid               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; m_ip_payload_axis_tready               ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; m_ip_payload_axis_tlast                ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; m_ip_payload_axis_tuser                ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; s_udp_hdr_ready                        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; s_udp_ip_dscp                          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; s_udp_ip_ecn                           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; s_udp_ip_ttl[5..0]                     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; s_udp_ip_ttl[7]                        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; s_udp_ip_ttl[6]                        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; s_udp_checksum                         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; m_udp_eth_dest_mac                     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; m_udp_eth_src_mac                      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; m_udp_eth_type                         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; m_udp_ip_version                       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; m_udp_ip_ihl                           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; m_udp_ip_dscp                          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; m_udp_ip_ecn                           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; m_udp_ip_length                        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; m_udp_ip_identification                ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; m_udp_ip_flags                         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; m_udp_ip_fragment_offset               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; m_udp_ip_ttl                           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; m_udp_ip_protocol                      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; m_udp_ip_header_checksum               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; m_udp_ip_dest_ip                       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; m_udp_checksum                         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; ip_rx_busy                             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; ip_tx_busy                             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; udp_rx_busy                            ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; udp_tx_busy                            ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; ip_rx_error_header_early_termination   ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; ip_rx_error_payload_early_termination  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; ip_rx_error_invalid_header             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; ip_rx_error_invalid_checksum           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; ip_tx_error_payload_early_termination  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; ip_tx_error_arp_failed                 ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; udp_rx_error_header_early_termination  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; udp_rx_error_payload_early_termination ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; udp_tx_error_payload_early_termination ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; local_mac[47..42]                      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; local_mac[40..0]                       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; local_mac[41]                          ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; gateway_ip[31..30]                     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; gateway_ip[29..24]                     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; gateway_ip[18..9]                      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; gateway_ip[7..1]                       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; gateway_ip[23]                         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; gateway_ip[22]                         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; gateway_ip[21]                         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; gateway_ip[20]                         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; gateway_ip[19]                         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; gateway_ip[8]                          ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; gateway_ip[0]                          ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; subnet_mask[31..8]                     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; subnet_mask[7..0]                      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; clear_arp_cache                        ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; clear_arp_cache[-1]                    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
+----------------------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fpga_core:core_inst|eth_axis_tx:eth_axis_tx_inst"                                                                                                                ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                                                      ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; busy                     ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; s_eth_payload_axis_tkeep ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; m_axis_tkeep             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fpga_core:core_inst|eth_axis_rx:eth_axis_rx_inst"                                                                                                                      ;
+--------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                           ; Type   ; Severity ; Details                                                                                                                                      ;
+--------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; busy                           ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; error_header_early_termination ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; s_axis_tkeep                   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; m_eth_payload_axis_tkeep       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+--------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo"                                                                                                             ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; s_axis_tkeep          ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; s_axis_tkeep[0]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; s_axis_tready         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; s_axis_tid            ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; s_axis_tid[7..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; s_axis_tdest          ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; s_axis_tdest[7..0]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; m_axis_tid            ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; m_axis_tdest          ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; s_status_overflow     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; s_status_bad_frame    ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; s_status_good_frame   ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; s_pause_req           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; s_pause_ack           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; m_pause_req           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; m_pause_ack           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; s_status_depth        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; s_status_depth_commit ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; m_status_depth        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; m_status_depth_commit ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo"                                                                                                             ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; s_axis_tid            ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; s_axis_tid[7..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; s_axis_tdest          ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; s_axis_tdest[7..0]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; m_axis_tkeep          ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; m_axis_tid            ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; m_axis_tdest          ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; m_status_overflow     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; m_status_bad_frame    ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; m_status_good_frame   ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; s_pause_req           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; s_pause_ack           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; m_pause_req           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; m_pause_ack           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; s_status_depth        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; s_status_depth_commit ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; m_status_depth        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; m_status_depth_commit ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|lfsr:eth_crc_8" ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                             ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_out ; Output ; Info     ; Explicitly unconnected                                                                                                                                              ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|lfsr:eth_crc_8" ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                             ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_out ; Output ; Info     ; Explicitly unconnected                                                                                                                                              ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst"                                              ;
+--------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                           ; Type   ; Severity ; Details                                                                                                                                      ;
+--------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; rx_clk_enable                  ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; tx_ptp_ts                      ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rx_ptp_ts                      ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tx_axis_ptp_ts                 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; tx_axis_ptp_ts_tag             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; tx_axis_ptp_ts_valid           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; tx_lfc_req                     ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tx_lfc_resend                  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rx_lfc_en                      ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rx_lfc_req                     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; rx_lfc_ack                     ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tx_pfc_req                     ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tx_pfc_resend                  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rx_pfc_en                      ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rx_pfc_req                     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; rx_pfc_ack                     ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tx_lfc_pause_en                ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tx_pause_req                   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tx_pause_ack                   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; tx_start_packet                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; rx_start_packet                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; stat_tx_mcf                    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; stat_rx_mcf                    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; stat_tx_lfc_pkt                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; stat_tx_lfc_xon                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; stat_tx_lfc_xoff               ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; stat_tx_lfc_paused             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; stat_tx_pfc_pkt                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; stat_tx_pfc_xon                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; stat_tx_pfc_xoff               ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; stat_tx_pfc_paused             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; stat_rx_lfc_pkt                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; stat_rx_lfc_xon                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; stat_rx_lfc_xoff               ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; stat_rx_lfc_paused             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; stat_rx_pfc_pkt                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; stat_rx_pfc_xon                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; stat_rx_pfc_xoff               ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; stat_rx_pfc_paused             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; cfg_mcf_rx_eth_dst_mcast       ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cfg_mcf_rx_check_eth_dst_mcast ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cfg_mcf_rx_eth_dst_ucast       ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cfg_mcf_rx_check_eth_dst_ucast ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cfg_mcf_rx_eth_src             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cfg_mcf_rx_check_eth_src       ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cfg_mcf_rx_eth_type            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cfg_mcf_rx_opcode_lfc          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cfg_mcf_rx_check_opcode_lfc    ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cfg_mcf_rx_opcode_pfc          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cfg_mcf_rx_check_opcode_pfc    ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cfg_mcf_rx_forward             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cfg_mcf_rx_enable              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cfg_tx_lfc_eth_dst             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cfg_tx_lfc_eth_src             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cfg_tx_lfc_eth_type            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cfg_tx_lfc_opcode              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cfg_tx_lfc_en                  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cfg_tx_lfc_quanta              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cfg_tx_lfc_refresh             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cfg_tx_pfc_eth_dst             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cfg_tx_pfc_eth_src             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cfg_tx_pfc_eth_type            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cfg_tx_pfc_opcode              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cfg_tx_pfc_en                  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cfg_tx_pfc_quanta              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cfg_tx_pfc_refresh             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cfg_rx_lfc_opcode              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cfg_rx_lfc_en                  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cfg_rx_pfc_opcode              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cfg_rx_pfc_en                  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+--------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst"                                                                                                    ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                      ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; tx_fifo_overflow   ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; tx_fifo_bad_frame  ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; tx_fifo_good_frame ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; rx_error_bad_frame ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; rx_error_bad_fcs   ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; rx_fifo_overflow   ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; rx_fifo_bad_frame  ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; rx_fifo_good_frame ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; speed              ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; cfg_ifg[3..2]      ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; cfg_ifg[7..4]      ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; cfg_ifg[1..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; cfg_tx_enable      ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; cfg_rx_enable      ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; tx_axis_tkeep      ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rx_axis_tkeep      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; tx_error_underflow ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "fpga_core:core_inst|hex_display:hex_display_7" ;
+--------+-------+----------+-----------------------------------------------+
; Port   ; Type  ; Severity ; Details                                       ;
+--------+-------+----------+-----------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                  ;
+--------+-------+----------+-----------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "fpga_core:core_inst|hex_display:hex_display_6" ;
+--------+-------+----------+-----------------------------------------------+
; Port   ; Type  ; Severity ; Details                                       ;
+--------+-------+----------+-----------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                  ;
+--------+-------+----------+-----------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "fpga_core:core_inst|hex_display:hex_display_5" ;
+--------+-------+----------+-----------------------------------------------+
; Port   ; Type  ; Severity ; Details                                       ;
+--------+-------+----------+-----------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                  ;
+--------+-------+----------+-----------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "fpga_core:core_inst|hex_display:hex_display_4" ;
+--------+-------+----------+-----------------------------------------------+
; Port   ; Type  ; Severity ; Details                                       ;
+--------+-------+----------+-----------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                  ;
+--------+-------+----------+-----------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "fpga_core:core_inst|hex_display:hex_display_3" ;
+--------+-------+----------+-----------------------------------------------+
; Port   ; Type  ; Severity ; Details                                       ;
+--------+-------+----------+-----------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                  ;
+--------+-------+----------+-----------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "fpga_core:core_inst|hex_display:hex_display_2" ;
+--------+-------+----------+-----------------------------------------------+
; Port   ; Type  ; Severity ; Details                                       ;
+--------+-------+----------+-----------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                  ;
+--------+-------+----------+-----------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "fpga_core:core_inst|hex_display:hex_display_1" ;
+--------+-------+----------+-----------------------------------------------+
; Port   ; Type  ; Severity ; Details                                       ;
+--------+-------+----------+-----------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                  ;
+--------+-------+----------+-----------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "fpga_core:core_inst|hex_display:hex_display_0" ;
+--------+-------+----------+-----------------------------------------------+
; Port   ; Type  ; Severity ; Details                                       ;
+--------+-------+----------+-----------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                  ;
+--------+-------+----------+-----------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 170                         ;
; cycloneiii_ddio_out   ; 6                           ;
; cycloneiii_ff         ; 3730                        ;
;     CLR               ; 35                          ;
;     CLR SCLR          ; 24                          ;
;     ENA               ; 2942                        ;
;     ENA CLR           ; 72                          ;
;     ENA SCLR          ; 88                          ;
;     ENA SLD           ; 119                         ;
;     SCLR              ; 113                         ;
;     SCLR SLD          ; 2                           ;
;     SLD               ; 7                           ;
;     plain             ; 328                         ;
; cycloneiii_lcell_comb ; 4004                        ;
;     arith             ; 916                         ;
;         2 data inputs ; 745                         ;
;         3 data inputs ; 171                         ;
;     normal            ; 3088                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 65                          ;
;         2 data inputs ; 314                         ;
;         3 data inputs ; 556                         ;
;         4 data inputs ; 2151                        ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 121                         ;
;                       ;                             ;
; Max LUT depth         ; 9.30                        ;
; Average LUT depth     ; 3.67                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:09     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Mon Oct 14 11:06:35 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off udp_test -c udp_test
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file rtl/fpga.v
    Info (12023): Found entity 1: fpga File: /home/markus/uni/esd5_project/fpga/udp_test/rtl/fpga.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file rtl/fpga_core.v
    Info (12023): Found entity 1: fpga_core File: /home/markus/uni/esd5_project/fpga/udp_test/rtl/fpga_core.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file rtl/debounce_switch.v
    Info (12023): Found entity 1: debounce_switch File: /home/markus/uni/esd5_project/fpga/udp_test/rtl/debounce_switch.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sync_signal.v
    Info (12023): Found entity 1: sync_signal File: /home/markus/uni/esd5_project/fpga/udp_test/rtl/sync_signal.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file rtl/hex_display.v
    Info (12023): Found entity 1: hex_display File: /home/markus/uni/esd5_project/fpga/udp_test/rtl/hex_display.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/eth/rtl/iddr.v
    Info (12023): Found entity 1: iddr File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/iddr.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/eth/rtl/oddr.v
    Info (12023): Found entity 1: oddr File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/oddr.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/eth/rtl/ssio_ddr_in.v
    Info (12023): Found entity 1: ssio_ddr_in File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/ssio_ddr_in.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/eth/rtl/ssio_ddr_out.v
    Info (12023): Found entity 1: ssio_ddr_out File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/ssio_ddr_out.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/eth/rtl/rgmii_phy_if.v
    Info (12023): Found entity 1: rgmii_phy_if File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/rgmii_phy_if.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/eth/rtl/eth_mac_1g_rgmii_fifo.v
    Info (12023): Found entity 1: eth_mac_1g_rgmii_fifo File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/eth_mac_1g_rgmii_fifo.v Line: 34
Warning (10335): Unrecognized synthesis attribute "srl_style" at lib/eth/rtl/eth_mac_1g_rgmii.v(114) File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/eth_mac_1g_rgmii.v Line: 114
Warning (10335): Unrecognized synthesis attribute "srl_style" at lib/eth/rtl/eth_mac_1g_rgmii.v(121) File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/eth_mac_1g_rgmii.v Line: 121
Warning (10335): Unrecognized synthesis attribute "srl_style" at lib/eth/rtl/eth_mac_1g_rgmii.v(135) File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/eth_mac_1g_rgmii.v Line: 135
Info (12021): Found 1 design units, including 1 entities, in source file lib/eth/rtl/eth_mac_1g_rgmii.v
    Info (12023): Found entity 1: eth_mac_1g_rgmii File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/eth_mac_1g_rgmii.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/eth/rtl/eth_mac_1g.v
    Info (12023): Found entity 1: eth_mac_1g File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/eth_mac_1g.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/eth/rtl/axis_gmii_rx.v
    Info (12023): Found entity 1: axis_gmii_rx File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/axis_gmii_rx.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/eth/rtl/axis_gmii_tx.v
    Info (12023): Found entity 1: axis_gmii_tx File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/axis_gmii_tx.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/eth/rtl/lfsr.v
    Info (12023): Found entity 1: lfsr File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/lfsr.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/eth/rtl/eth_axis_rx.v
    Info (12023): Found entity 1: eth_axis_rx File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/eth_axis_rx.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/eth/rtl/eth_axis_tx.v
    Info (12023): Found entity 1: eth_axis_tx File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/eth_axis_tx.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/eth/rtl/udp_complete.v
    Info (12023): Found entity 1: udp_complete File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/udp_complete.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/eth/rtl/udp_checksum_gen.v
    Info (12023): Found entity 1: udp_checksum_gen File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/udp_checksum_gen.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/eth/rtl/udp.v
    Info (12023): Found entity 1: udp File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/udp.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/eth/rtl/udp_ip_rx.v
    Info (12023): Found entity 1: udp_ip_rx File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/udp_ip_rx.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/eth/rtl/udp_ip_tx.v
    Info (12023): Found entity 1: udp_ip_tx File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/udp_ip_tx.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/eth/rtl/ip_complete.v
    Info (12023): Found entity 1: ip_complete File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/ip_complete.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/eth/rtl/ip.v
    Info (12023): Found entity 1: ip File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/ip.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/eth/rtl/ip_eth_rx.v
    Info (12023): Found entity 1: ip_eth_rx File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/ip_eth_rx.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/eth/rtl/ip_eth_tx.v
    Info (12023): Found entity 1: ip_eth_tx File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/ip_eth_tx.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/eth/rtl/ip_arb_mux.v
    Info (12023): Found entity 1: ip_arb_mux File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/ip_arb_mux.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/eth/rtl/ip_mux.v
    Info (12023): Found entity 1: ip_mux File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/ip_mux.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/eth/rtl/arp.v
    Info (12023): Found entity 1: arp File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/arp.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/eth/rtl/arp_cache.v
    Info (12023): Found entity 1: arp_cache File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/arp_cache.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/eth/rtl/arp_eth_rx.v
    Info (12023): Found entity 1: arp_eth_rx File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/arp_eth_rx.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/eth/rtl/arp_eth_tx.v
    Info (12023): Found entity 1: arp_eth_tx File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/arp_eth_tx.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/eth/rtl/eth_arb_mux.v
    Info (12023): Found entity 1: eth_arb_mux File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/eth_arb_mux.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/eth/rtl/eth_mux.v
    Info (12023): Found entity 1: eth_mux File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/eth_mux.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/eth/lib/axis/rtl/arbiter.v
    Info (12023): Found entity 1: arbiter File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/lib/axis/rtl/arbiter.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/eth/lib/axis/rtl/priority_encoder.v
    Info (12023): Found entity 1: priority_encoder File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/lib/axis/rtl/priority_encoder.v Line: 34
Warning (10335): Unrecognized synthesis attribute "shreg_extract" at lib/eth/lib/axis/rtl/axis_fifo.v(194) File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/lib/axis/rtl/axis_fifo.v Line: 194
Warning (10335): Unrecognized synthesis attribute "ram_style" at lib/eth/lib/axis/rtl/axis_fifo.v(440) File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/lib/axis/rtl/axis_fifo.v Line: 440
Warning (10335): Unrecognized synthesis attribute "ram_style" at lib/eth/lib/axis/rtl/axis_fifo.v(442) File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/lib/axis/rtl/axis_fifo.v Line: 442
Warning (10335): Unrecognized synthesis attribute "ram_style" at lib/eth/lib/axis/rtl/axis_fifo.v(444) File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/lib/axis/rtl/axis_fifo.v Line: 444
Warning (10335): Unrecognized synthesis attribute "ram_style" at lib/eth/lib/axis/rtl/axis_fifo.v(446) File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/lib/axis/rtl/axis_fifo.v Line: 446
Warning (10335): Unrecognized synthesis attribute "ram_style" at lib/eth/lib/axis/rtl/axis_fifo.v(448) File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/lib/axis/rtl/axis_fifo.v Line: 448
Warning (10335): Unrecognized synthesis attribute "ram_style" at lib/eth/lib/axis/rtl/axis_fifo.v(450) File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/lib/axis/rtl/axis_fifo.v Line: 450
Info (12021): Found 1 design units, including 1 entities, in source file lib/eth/lib/axis/rtl/axis_fifo.v
    Info (12023): Found entity 1: axis_fifo File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/lib/axis/rtl/axis_fifo.v Line: 34
Warning (10335): Unrecognized synthesis attribute "SHREG_EXTRACT" at lib/eth/lib/axis/rtl/axis_async_fifo.v(217) File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/lib/axis/rtl/axis_async_fifo.v Line: 217
Warning (10335): Unrecognized synthesis attribute "SHREG_EXTRACT" at lib/eth/lib/axis/rtl/axis_async_fifo.v(219) File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/lib/axis/rtl/axis_async_fifo.v Line: 219
Warning (10335): Unrecognized synthesis attribute "SHREG_EXTRACT" at lib/eth/lib/axis/rtl/axis_async_fifo.v(221) File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/lib/axis/rtl/axis_async_fifo.v Line: 221
Warning (10335): Unrecognized synthesis attribute "SHREG_EXTRACT" at lib/eth/lib/axis/rtl/axis_async_fifo.v(223) File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/lib/axis/rtl/axis_async_fifo.v Line: 223
Warning (10335): Unrecognized synthesis attribute "SHREG_EXTRACT" at lib/eth/lib/axis/rtl/axis_async_fifo.v(225) File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/lib/axis/rtl/axis_async_fifo.v Line: 225
Warning (10335): Unrecognized synthesis attribute "SHREG_EXTRACT" at lib/eth/lib/axis/rtl/axis_async_fifo.v(230) File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/lib/axis/rtl/axis_async_fifo.v Line: 230
Warning (10335): Unrecognized synthesis attribute "SHREG_EXTRACT" at lib/eth/lib/axis/rtl/axis_async_fifo.v(232) File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/lib/axis/rtl/axis_async_fifo.v Line: 232
Warning (10335): Unrecognized synthesis attribute "SHREG_EXTRACT" at lib/eth/lib/axis/rtl/axis_async_fifo.v(234) File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/lib/axis/rtl/axis_async_fifo.v Line: 234
Warning (10335): Unrecognized synthesis attribute "SHREG_EXTRACT" at lib/eth/lib/axis/rtl/axis_async_fifo.v(236) File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/lib/axis/rtl/axis_async_fifo.v Line: 236
Warning (10335): Unrecognized synthesis attribute "SHREG_EXTRACT" at lib/eth/lib/axis/rtl/axis_async_fifo.v(238) File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/lib/axis/rtl/axis_async_fifo.v Line: 238
Warning (10335): Unrecognized synthesis attribute "SHREG_EXTRACT" at lib/eth/lib/axis/rtl/axis_async_fifo.v(241) File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/lib/axis/rtl/axis_async_fifo.v Line: 241
Warning (10335): Unrecognized synthesis attribute "SHREG_EXTRACT" at lib/eth/lib/axis/rtl/axis_async_fifo.v(243) File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/lib/axis/rtl/axis_async_fifo.v Line: 243
Warning (10335): Unrecognized synthesis attribute "SHREG_EXTRACT" at lib/eth/lib/axis/rtl/axis_async_fifo.v(245) File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/lib/axis/rtl/axis_async_fifo.v Line: 245
Warning (10335): Unrecognized synthesis attribute "SHREG_EXTRACT" at lib/eth/lib/axis/rtl/axis_async_fifo.v(247) File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/lib/axis/rtl/axis_async_fifo.v Line: 247
Warning (10335): Unrecognized synthesis attribute "SHREG_EXTRACT" at lib/eth/lib/axis/rtl/axis_async_fifo.v(249) File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/lib/axis/rtl/axis_async_fifo.v Line: 249
Warning (10335): Unrecognized synthesis attribute "SHREG_EXTRACT" at lib/eth/lib/axis/rtl/axis_async_fifo.v(251) File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/lib/axis/rtl/axis_async_fifo.v Line: 251
Warning (10335): Unrecognized synthesis attribute "shreg_extract" at lib/eth/lib/axis/rtl/axis_async_fifo.v(258) File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/lib/axis/rtl/axis_async_fifo.v Line: 258
Warning (10335): Unrecognized synthesis attribute "ram_style" at lib/eth/lib/axis/rtl/axis_async_fifo.v(764) File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/lib/axis/rtl/axis_async_fifo.v Line: 764
Warning (10335): Unrecognized synthesis attribute "ram_style" at lib/eth/lib/axis/rtl/axis_async_fifo.v(766) File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/lib/axis/rtl/axis_async_fifo.v Line: 766
Warning (10335): Unrecognized synthesis attribute "ram_style" at lib/eth/lib/axis/rtl/axis_async_fifo.v(768) File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/lib/axis/rtl/axis_async_fifo.v Line: 768
Warning (10335): Unrecognized synthesis attribute "ram_style" at lib/eth/lib/axis/rtl/axis_async_fifo.v(770) File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/lib/axis/rtl/axis_async_fifo.v Line: 770
Warning (10335): Unrecognized synthesis attribute "ram_style" at lib/eth/lib/axis/rtl/axis_async_fifo.v(772) File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/lib/axis/rtl/axis_async_fifo.v Line: 772
Warning (10335): Unrecognized synthesis attribute "ram_style" at lib/eth/lib/axis/rtl/axis_async_fifo.v(774) File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/lib/axis/rtl/axis_async_fifo.v Line: 774
Info (12021): Found 1 design units, including 1 entities, in source file lib/eth/lib/axis/rtl/axis_async_fifo.v
    Info (12023): Found entity 1: axis_async_fifo File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/lib/axis/rtl/axis_async_fifo.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/eth/lib/axis/rtl/axis_async_fifo_adapter.v
    Info (12023): Found entity 1: axis_async_fifo_adapter File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/lib/axis/rtl/axis_async_fifo_adapter.v Line: 34
Warning (10335): Unrecognized synthesis attribute "srl_style" at lib/eth/lib/axis/rtl/sync_reset.v(46) File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/lib/axis/rtl/sync_reset.v Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file lib/eth/lib/axis/rtl/sync_reset.v
    Info (12023): Found entity 1: sync_reset File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/lib/axis/rtl/sync_reset.v Line: 35
Warning (10222): Verilog HDL Parameter Declaration warning at eth_mac_1g.v(191): Parameter Declaration in module "eth_mac_1g" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/eth_mac_1g.v Line: 191
Warning (10222): Verilog HDL Parameter Declaration warning at eth_mac_1g.v(192): Parameter Declaration in module "eth_mac_1g" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/eth_mac_1g.v Line: 192
Warning (10222): Verilog HDL Parameter Declaration warning at lfsr.v(355): Parameter Declaration in module "lfsr" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/lfsr.v Line: 355
Warning (10222): Verilog HDL Parameter Declaration warning at axis_gmii_tx.v(93): Parameter Declaration in module "axis_gmii_tx" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/axis_gmii_tx.v Line: 93
Warning (10222): Verilog HDL Parameter Declaration warning at axis_async_fifo.v(145): Parameter Declaration in module "axis_async_fifo" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/lib/axis/rtl/axis_async_fifo.v Line: 145
Warning (10222): Verilog HDL Parameter Declaration warning at axis_async_fifo.v(147): Parameter Declaration in module "axis_async_fifo" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/lib/axis/rtl/axis_async_fifo.v Line: 147
Warning (10222): Verilog HDL Parameter Declaration warning at eth_axis_rx.v(80): Parameter Declaration in module "eth_axis_rx" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/eth_axis_rx.v Line: 80
Warning (10222): Verilog HDL Parameter Declaration warning at eth_axis_rx.v(82): Parameter Declaration in module "eth_axis_rx" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/eth_axis_rx.v Line: 82
Warning (10222): Verilog HDL Parameter Declaration warning at eth_axis_rx.v(84): Parameter Declaration in module "eth_axis_rx" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/eth_axis_rx.v Line: 84
Warning (10222): Verilog HDL Parameter Declaration warning at eth_axis_rx.v(86): Parameter Declaration in module "eth_axis_rx" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/eth_axis_rx.v Line: 86
Warning (10222): Verilog HDL Parameter Declaration warning at eth_axis_rx.v(88): Parameter Declaration in module "eth_axis_rx" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/eth_axis_rx.v Line: 88
Warning (10222): Verilog HDL Parameter Declaration warning at eth_axis_tx.v(79): Parameter Declaration in module "eth_axis_tx" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/eth_axis_tx.v Line: 79
Warning (10222): Verilog HDL Parameter Declaration warning at eth_axis_tx.v(81): Parameter Declaration in module "eth_axis_tx" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/eth_axis_tx.v Line: 81
Warning (10222): Verilog HDL Parameter Declaration warning at eth_axis_tx.v(83): Parameter Declaration in module "eth_axis_tx" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/eth_axis_tx.v Line: 83
Warning (10222): Verilog HDL Parameter Declaration warning at eth_axis_tx.v(85): Parameter Declaration in module "eth_axis_tx" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/eth_axis_tx.v Line: 85
Warning (10222): Verilog HDL Parameter Declaration warning at eth_axis_tx.v(87): Parameter Declaration in module "eth_axis_tx" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/eth_axis_tx.v Line: 87
Warning (10222): Verilog HDL Parameter Declaration warning at ip_arb_mux.v(116): Parameter Declaration in module "ip_arb_mux" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/ip_arb_mux.v Line: 116
Warning (10222): Verilog HDL Parameter Declaration warning at priority_encoder.v(47): Parameter Declaration in module "priority_encoder" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/lib/axis/rtl/priority_encoder.v Line: 47
Warning (10222): Verilog HDL Parameter Declaration warning at priority_encoder.v(48): Parameter Declaration in module "priority_encoder" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/lib/axis/rtl/priority_encoder.v Line: 48
Warning (10222): Verilog HDL Parameter Declaration warning at eth_arb_mux.v(90): Parameter Declaration in module "eth_arb_mux" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/eth_arb_mux.v Line: 90
Warning (10222): Verilog HDL Parameter Declaration warning at arp_eth_rx.v(89): Parameter Declaration in module "arp_eth_rx" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/arp_eth_rx.v Line: 89
Warning (10222): Verilog HDL Parameter Declaration warning at arp_eth_rx.v(91): Parameter Declaration in module "arp_eth_rx" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/arp_eth_rx.v Line: 91
Warning (10222): Verilog HDL Parameter Declaration warning at arp_eth_rx.v(93): Parameter Declaration in module "arp_eth_rx" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/arp_eth_rx.v Line: 93
Warning (10222): Verilog HDL Parameter Declaration warning at arp_eth_rx.v(95): Parameter Declaration in module "arp_eth_rx" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/arp_eth_rx.v Line: 95
Warning (10222): Verilog HDL Parameter Declaration warning at arp_eth_rx.v(97): Parameter Declaration in module "arp_eth_rx" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/arp_eth_rx.v Line: 97
Warning (10222): Verilog HDL Parameter Declaration warning at arp_eth_tx.v(85): Parameter Declaration in module "arp_eth_tx" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/arp_eth_tx.v Line: 85
Warning (10222): Verilog HDL Parameter Declaration warning at arp_eth_tx.v(87): Parameter Declaration in module "arp_eth_tx" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/arp_eth_tx.v Line: 87
Warning (10222): Verilog HDL Parameter Declaration warning at arp_eth_tx.v(89): Parameter Declaration in module "arp_eth_tx" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/arp_eth_tx.v Line: 89
Warning (10222): Verilog HDL Parameter Declaration warning at arp_eth_tx.v(91): Parameter Declaration in module "arp_eth_tx" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/arp_eth_tx.v Line: 91
Warning (10222): Verilog HDL Parameter Declaration warning at arp_eth_tx.v(93): Parameter Declaration in module "arp_eth_tx" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/arp_eth_tx.v Line: 93
Warning (10222): Verilog HDL Parameter Declaration warning at udp_checksum_gen.v(143): Parameter Declaration in module "udp_checksum_gen" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/udp_checksum_gen.v Line: 143
Warning (10222): Verilog HDL Parameter Declaration warning at axis_fifo.v(137): Parameter Declaration in module "axis_fifo" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/lib/axis/rtl/axis_fifo.v Line: 137
Warning (10222): Verilog HDL Parameter Declaration warning at axis_fifo.v(139): Parameter Declaration in module "axis_fifo" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/lib/axis/rtl/axis_fifo.v Line: 139
Warning (10222): Verilog HDL Parameter Declaration warning at ip_mux.v(118): Parameter Declaration in module "ip_mux" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/ip_mux.v Line: 118
Warning (10222): Verilog HDL Parameter Declaration warning at eth_mux.v(92): Parameter Declaration in module "eth_mux" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/eth_mux.v Line: 92
Info (12127): Elaborating entity "fpga" for the top level hierarchy
Info (12128): Elaborating entity "altpll" for hierarchy "altpll:altpll_component" File: /home/markus/uni/esd5_project/fpga/udp_test/rtl/fpga.v Line: 187
Info (12130): Elaborated megafunction instantiation "altpll:altpll_component" File: /home/markus/uni/esd5_project/fpga/udp_test/rtl/fpga.v Line: 187
Info (12133): Instantiated megafunction "altpll:altpll_component" with the following parameter: File: /home/markus/uni/esd5_project/fpga/udp_test/rtl/fpga.v Line: 187
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "5"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "2"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "5"
    Info (12134): Parameter "clk1_phase_shift" = "2000"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "ON"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_chi2.tdf
    Info (12023): Found entity 1: altpll_chi2 File: /home/markus/uni/esd5_project/fpga/udp_test/db/altpll_chi2.tdf Line: 28
Info (12128): Elaborating entity "altpll_chi2" for hierarchy "altpll:altpll_component|altpll_chi2:auto_generated" File: /nix/store/528rxi5whkvdljdhfx29fy2461243mdh-quartus-prime-lite-unwrapped-20.1.1.720/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "sync_reset" for hierarchy "sync_reset:sync_reset_inst" File: /home/markus/uni/esd5_project/fpga/udp_test/rtl/fpga.v Line: 196
Info (12128): Elaborating entity "debounce_switch" for hierarchy "debounce_switch:debounce_switch_inst" File: /home/markus/uni/esd5_project/fpga/udp_test/rtl/fpga.v Line: 214
Info (12128): Elaborating entity "fpga_core" for hierarchy "fpga_core:core_inst" File: /home/markus/uni/esd5_project/fpga/udp_test/rtl/fpga.v Line: 265
Warning (10034): Output port "phy1_txd" at fpga_core.v(80) has no driver File: /home/markus/uni/esd5_project/fpga/udp_test/rtl/fpga_core.v Line: 80
Warning (10034): Output port "phy1_tx_clk" at fpga_core.v(79) has no driver File: /home/markus/uni/esd5_project/fpga/udp_test/rtl/fpga_core.v Line: 79
Warning (10034): Output port "phy1_tx_ctl" at fpga_core.v(81) has no driver File: /home/markus/uni/esd5_project/fpga/udp_test/rtl/fpga_core.v Line: 81
Info (12128): Elaborating entity "hex_display" for hierarchy "fpga_core:core_inst|hex_display:hex_display_0" File: /home/markus/uni/esd5_project/fpga/udp_test/rtl/fpga_core.v Line: 332
Info (12128): Elaborating entity "eth_mac_1g_rgmii_fifo" for hierarchy "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst" File: /home/markus/uni/esd5_project/fpga/udp_test/rtl/fpga_core.v Line: 454
Info (12128): Elaborating entity "eth_mac_1g_rgmii" for hierarchy "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst" File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/eth_mac_1g_rgmii_fifo.v Line: 252
Warning (10230): Verilog HDL assignment warning at eth_mac_1g_rgmii.v(152): truncated value with size 32 to match size of target (7) File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/eth_mac_1g_rgmii.v Line: 152
Warning (10230): Verilog HDL assignment warning at eth_mac_1g_rgmii.v(155): truncated value with size 32 to match size of target (2) File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/eth_mac_1g_rgmii.v Line: 155
Info (12128): Elaborating entity "rgmii_phy_if" for hierarchy "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst" File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/eth_mac_1g_rgmii.v Line: 216
Warning (10230): Verilog HDL assignment warning at rgmii_phy_if.v(121): truncated value with size 32 to match size of target (6) File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/rgmii_phy_if.v Line: 121
Warning (10230): Verilog HDL assignment warning at rgmii_phy_if.v(133): truncated value with size 32 to match size of target (6) File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/rgmii_phy_if.v Line: 133
Info (12128): Elaborating entity "ssio_ddr_in" for hierarchy "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst" File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/rgmii_phy_if.v Line: 103
Info (12128): Elaborating entity "iddr" for hierarchy "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst" File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/ssio_ddr_in.v Line: 147
Info (12128): Elaborating entity "altddio_in" for hierarchy "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst" File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/iddr.v Line: 129
Info (12130): Elaborated megafunction instantiation "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst" File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/iddr.v Line: 129
Info (12133): Instantiated megafunction "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst" with the following parameter: File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/iddr.v Line: 129
    Info (12134): Parameter "WIDTH" = "5"
    Info (12134): Parameter "POWER_UP_HIGH" = "OFF"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_in_b2d.tdf
    Info (12023): Found entity 1: ddio_in_b2d File: /home/markus/uni/esd5_project/fpga/udp_test/db/ddio_in_b2d.tdf Line: 25
Info (12128): Elaborating entity "ddio_in_b2d" for hierarchy "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated" File: /nix/store/528rxi5whkvdljdhfx29fy2461243mdh-quartus-prime-lite-unwrapped-20.1.1.720/quartus/libraries/megafunctions/altddio_in.tdf Line: 85
Info (12128): Elaborating entity "oddr" for hierarchy "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst" File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/rgmii_phy_if.v Line: 214
Info (12128): Elaborating entity "altddio_out" for hierarchy "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst|altddio_out:altddio_out_inst" File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/oddr.v Line: 119
Info (12130): Elaborated megafunction instantiation "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst|altddio_out:altddio_out_inst" File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/oddr.v Line: 119
Info (12133): Instantiated megafunction "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst|altddio_out:altddio_out_inst" with the following parameter: File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/oddr.v Line: 119
    Info (12134): Parameter "WIDTH" = "1"
    Info (12134): Parameter "POWER_UP_HIGH" = "OFF"
    Info (12134): Parameter "OE_REG" = "UNUSED"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_86d.tdf
    Info (12023): Found entity 1: ddio_out_86d File: /home/markus/uni/esd5_project/fpga/udp_test/db/ddio_out_86d.tdf Line: 28
Info (12128): Elaborating entity "ddio_out_86d" for hierarchy "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst|altddio_out:altddio_out_inst|ddio_out_86d:auto_generated" File: /nix/store/528rxi5whkvdljdhfx29fy2461243mdh-quartus-prime-lite-unwrapped-20.1.1.720/quartus/libraries/megafunctions/altddio_out.tdf Line: 101
Info (12128): Elaborating entity "oddr" for hierarchy "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:data_oddr_inst" File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/rgmii_phy_if.v Line: 226
Info (12128): Elaborating entity "altddio_out" for hierarchy "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:data_oddr_inst|altddio_out:altddio_out_inst" File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/oddr.v Line: 119
Info (12130): Elaborated megafunction instantiation "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:data_oddr_inst|altddio_out:altddio_out_inst" File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/oddr.v Line: 119
Info (12133): Instantiated megafunction "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:data_oddr_inst|altddio_out:altddio_out_inst" with the following parameter: File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/oddr.v Line: 119
    Info (12134): Parameter "WIDTH" = "5"
    Info (12134): Parameter "POWER_UP_HIGH" = "OFF"
    Info (12134): Parameter "OE_REG" = "UNUSED"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_c6d.tdf
    Info (12023): Found entity 1: ddio_out_c6d File: /home/markus/uni/esd5_project/fpga/udp_test/db/ddio_out_c6d.tdf Line: 28
Info (12128): Elaborating entity "ddio_out_c6d" for hierarchy "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:data_oddr_inst|altddio_out:altddio_out_inst|ddio_out_c6d:auto_generated" File: /nix/store/528rxi5whkvdljdhfx29fy2461243mdh-quartus-prime-lite-unwrapped-20.1.1.720/quartus/libraries/megafunctions/altddio_out.tdf Line: 101
Info (12128): Elaborating entity "eth_mac_1g" for hierarchy "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst" File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/eth_mac_1g_rgmii.v Line: 252
Info (12128): Elaborating entity "axis_gmii_rx" for hierarchy "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst" File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/eth_mac_1g.v Line: 228
Warning (10230): Verilog HDL assignment warning at axis_gmii_rx.v(146): truncated value with size 97 to match size of target (1) File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/axis_gmii_rx.v Line: 146
Info (12128): Elaborating entity "lfsr" for hierarchy "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|lfsr:eth_crc_8" File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/axis_gmii_rx.v Line: 166
Info (12128): Elaborating entity "axis_gmii_tx" for hierarchy "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst" File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/eth_mac_1g.v Line: 262
Warning (10230): Verilog HDL assignment warning at axis_gmii_tx.v(156): truncated value with size 32 to match size of target (16) File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/axis_gmii_tx.v Line: 156
Warning (10230): Verilog HDL assignment warning at axis_gmii_tx.v(250): truncated value with size 32 to match size of target (6) File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/axis_gmii_tx.v Line: 250
Warning (10230): Verilog HDL assignment warning at axis_gmii_tx.v(266): truncated value with size 32 to match size of target (8) File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/axis_gmii_tx.v Line: 266
Warning (10230): Verilog HDL assignment warning at axis_gmii_tx.v(302): truncated value with size 32 to match size of target (6) File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/axis_gmii_tx.v Line: 302
Warning (10230): Verilog HDL assignment warning at axis_gmii_tx.v(332): truncated value with size 32 to match size of target (6) File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/axis_gmii_tx.v Line: 332
Warning (10230): Verilog HDL assignment warning at axis_gmii_tx.v(353): truncated value with size 32 to match size of target (6) File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/axis_gmii_tx.v Line: 353
Warning (10230): Verilog HDL assignment warning at axis_gmii_tx.v(365): truncated value with size 32 to match size of target (8) File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/axis_gmii_tx.v Line: 365
Warning (10270): Verilog HDL Case Statement warning at axis_gmii_tx.v(367): incomplete case statement has no default case item File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/axis_gmii_tx.v Line: 367
Warning (10230): Verilog HDL assignment warning at axis_gmii_tx.v(388): truncated value with size 32 to match size of target (8) File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/axis_gmii_tx.v Line: 388
Info (12128): Elaborating entity "axis_async_fifo_adapter" for hierarchy "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo" File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/eth_mac_1g_rgmii_fifo.v Line: 303
Info (12128): Elaborating entity "axis_async_fifo" for hierarchy "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst" File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/lib/axis/rtl/axis_async_fifo_adapter.v Line: 318
Warning (10036): Verilog HDL or VHDL warning at axis_async_fifo.v(256): object "mem_read_data_valid_reg" assigned a value but never read File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/lib/axis/rtl/axis_async_fifo.v Line: 256
Warning (10230): Verilog HDL assignment warning at axis_async_fifo.v(431): truncated value with size 32 to match size of target (13) File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/lib/axis/rtl/axis_async_fifo.v Line: 431
Warning (10230): Verilog HDL assignment warning at axis_async_fifo.v(445): truncated value with size 32 to match size of target (13) File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/lib/axis/rtl/axis_async_fifo.v Line: 445
Warning (10230): Verilog HDL assignment warning at axis_async_fifo.v(670): truncated value with size 32 to match size of target (13) File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/lib/axis/rtl/axis_async_fifo.v Line: 670
Info (12128): Elaborating entity "axis_async_fifo_adapter" for hierarchy "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo" File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/eth_mac_1g_rgmii_fifo.v Line: 354
Info (12128): Elaborating entity "axis_async_fifo" for hierarchy "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst" File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/lib/axis/rtl/axis_async_fifo_adapter.v Line: 318
Warning (10036): Verilog HDL or VHDL warning at axis_async_fifo.v(256): object "mem_read_data_valid_reg" assigned a value but never read File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/lib/axis/rtl/axis_async_fifo.v Line: 256
Warning (10230): Verilog HDL assignment warning at axis_async_fifo.v(431): truncated value with size 32 to match size of target (13) File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/lib/axis/rtl/axis_async_fifo.v Line: 431
Warning (10230): Verilog HDL assignment warning at axis_async_fifo.v(445): truncated value with size 32 to match size of target (13) File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/lib/axis/rtl/axis_async_fifo.v Line: 445
Warning (10230): Verilog HDL assignment warning at axis_async_fifo.v(670): truncated value with size 32 to match size of target (13) File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/lib/axis/rtl/axis_async_fifo.v Line: 670
Info (12128): Elaborating entity "eth_axis_rx" for hierarchy "fpga_core:core_inst|eth_axis_rx:eth_axis_rx_inst" File: /home/markus/uni/esd5_project/fpga/udp_test/rtl/fpga_core.v Line: 480
Warning (10036): Verilog HDL or VHDL warning at eth_axis_rx.v(137): object "shift_axis_tvalid" assigned a value but never read File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/eth_axis_rx.v Line: 137
Warning (10230): Verilog HDL assignment warning at eth_axis_rx.v(130): truncated value with size 64 to match size of target (8) File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/eth_axis_rx.v Line: 130
Warning (10230): Verilog HDL assignment warning at eth_axis_rx.v(131): truncated value with size 8 to match size of target (1) File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/eth_axis_rx.v Line: 131
Warning (10230): Verilog HDL assignment warning at eth_axis_rx.v(217): truncated value with size 32 to match size of target (4) File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/eth_axis_rx.v Line: 217
Info (12128): Elaborating entity "eth_axis_tx" for hierarchy "fpga_core:core_inst|eth_axis_tx:eth_axis_tx_inst" File: /home/markus/uni/esd5_project/fpga/udp_test/rtl/fpga_core.v Line: 505
Warning (10036): Verilog HDL or VHDL warning at eth_axis_tx.v(138): object "shift_eth_payload_axis_tvalid" assigned a value but never read File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/eth_axis_tx.v Line: 138
Warning (10230): Verilog HDL assignment warning at eth_axis_tx.v(235): truncated value with size 32 to match size of target (4) File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/eth_axis_tx.v Line: 235
Info (12128): Elaborating entity "udp_complete" for hierarchy "fpga_core:core_inst|udp_complete:udp_complete_inst" File: /home/markus/uni/esd5_project/fpga/udp_test/rtl/fpga_core.v Line: 637
Warning (10259): Verilog HDL error at udp_complete.v(38): constant value overflow File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/udp_complete.v Line: 38
Info (12128): Elaborating entity "ip_arb_mux" for hierarchy "fpga_core:core_inst|udp_complete:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst" File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/udp_complete.v Line: 426
Warning (10036): Verilog HDL or VHDL warning at ip_arb_mux.v(183): object "current_s_tready" assigned a value but never read File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/ip_arb_mux.v Line: 183
Info (12128): Elaborating entity "arbiter" for hierarchy "fpga_core:core_inst|udp_complete:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst|arbiter:arb_inst" File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/ip_arb_mux.v Line: 205
Info (12128): Elaborating entity "priority_encoder" for hierarchy "fpga_core:core_inst|udp_complete:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst|arbiter:arb_inst|priority_encoder:priority_encoder_inst" File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/lib/axis/rtl/arbiter.v Line: 79
Warning (10230): Verilog HDL assignment warning at priority_encoder.v(88): truncated value with size 32 to match size of target (2) File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/lib/axis/rtl/priority_encoder.v Line: 88
Info (12128): Elaborating entity "ip_complete" for hierarchy "fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst" File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/udp_complete.v Line: 516
Info (12128): Elaborating entity "eth_arb_mux" for hierarchy "fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst" File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/ip_complete.v Line: 300
Warning (10036): Verilog HDL or VHDL warning at eth_arb_mux.v(131): object "current_s_tready" assigned a value but never read File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/eth_arb_mux.v Line: 131
Info (12128): Elaborating entity "ip" for hierarchy "fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst" File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/ip_complete.v Line: 390
Info (12128): Elaborating entity "ip_eth_rx" for hierarchy "fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst" File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/ip.v Line: 202
Warning (10230): Verilog HDL assignment warning at ip_eth_rx.v(282): truncated value with size 16 to match size of target (6) File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/ip_eth_rx.v Line: 282
Warning (10230): Verilog HDL assignment warning at ip_eth_rx.v(298): truncated value with size 32 to match size of target (16) File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/ip_eth_rx.v Line: 298
Warning (10270): Verilog HDL Case Statement warning at ip_eth_rx.v(311): incomplete case statement has no default case item File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/ip_eth_rx.v Line: 311
Info (12128): Elaborating entity "ip_eth_tx" for hierarchy "fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst" File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/ip.v Line: 243
Warning (10230): Verilog HDL assignment warning at ip_eth_tx.v(231): truncated value with size 32 to match size of target (16) File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/ip_eth_tx.v Line: 231
Warning (10270): Verilog HDL Case Statement warning at ip_eth_tx.v(237): incomplete case statement has no default case item File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/ip_eth_tx.v Line: 237
Info (12128): Elaborating entity "arp" for hierarchy "fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst" File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/ip_complete.v Line: 440
Warning (10230): Verilog HDL assignment warning at arp.v(350): truncated value with size 32 to match size of target (6) File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/arp.v Line: 350
Warning (10230): Verilog HDL assignment warning at arp.v(377): truncated value with size 32 to match size of target (6) File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/arp.v Line: 377
Info (12128): Elaborating entity "arp_eth_rx" for hierarchy "fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst" File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/arp.v Line: 170
Warning (10230): Verilog HDL assignment warning at arp_eth_rx.v(217): truncated value with size 32 to match size of target (5) File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/arp_eth_rx.v Line: 217
Info (12128): Elaborating entity "arp_eth_tx" for hierarchy "fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst" File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/arp.v Line: 214
Warning (10230): Verilog HDL assignment warning at arp_eth_tx.v(192): truncated value with size 32 to match size of target (5) File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/arp_eth_tx.v Line: 192
Info (12128): Elaborating entity "arp_cache" for hierarchy "fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst" File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/arp.v Line: 250
Warning (10230): Verilog HDL assignment warning at arp_cache.v(198): truncated value with size 32 to match size of target (9) File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/arp_cache.v Line: 198
Info (12128): Elaborating entity "lfsr" for hierarchy "fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|lfsr:rd_hash" File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/arp_cache.v Line: 118
Info (12128): Elaborating entity "udp" for hierarchy "fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst" File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/udp_complete.v Line: 637
Info (12128): Elaborating entity "udp_ip_rx" for hierarchy "fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_rx:udp_ip_rx_inst" File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/udp.v Line: 254
Info (12128): Elaborating entity "udp_checksum_gen" for hierarchy "fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst" File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/udp.v Line: 321
Warning (10036): Verilog HDL or VHDL warning at udp_checksum_gen.v(184): object "s_udp_payload_axis_tready_reg" assigned a value but never read File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/udp_checksum_gen.v Line: 184
Warning (10230): Verilog HDL assignment warning at udp_checksum_gen.v(345): truncated value with size 32 to match size of target (4) File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/udp_checksum_gen.v Line: 345
Warning (10230): Verilog HDL assignment warning at udp_checksum_gen.v(393): truncated value with size 32 to match size of target (4) File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/udp_checksum_gen.v Line: 393
Warning (10230): Verilog HDL assignment warning at udp_checksum_gen.v(496): truncated value with size 32 to match size of target (16) File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/udp_checksum_gen.v Line: 496
Warning (10240): Verilog HDL Always Construct warning at udp_checksum_gen.v(437): inferring latch(es) for variable "checksum_part", which holds its previous value in one or more paths through the always construct File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/udp_checksum_gen.v Line: 437
Info (12128): Elaborating entity "axis_fifo" for hierarchy "fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo" File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/udp_checksum_gen.v Line: 239
Warning (10036): Verilog HDL or VHDL warning at axis_fifo.v(192): object "mem_read_data_valid_reg" assigned a value but never read File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/lib/axis/rtl/axis_fifo.v Line: 192
Warning (10230): Verilog HDL assignment warning at axis_fifo.v(338): truncated value with size 32 to match size of target (12) File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/lib/axis/rtl/axis_fifo.v Line: 338
Warning (10230): Verilog HDL assignment warning at axis_fifo.v(339): truncated value with size 32 to match size of target (12) File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/lib/axis/rtl/axis_fifo.v Line: 339
Warning (10230): Verilog HDL assignment warning at axis_fifo.v(396): truncated value with size 32 to match size of target (12) File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/lib/axis/rtl/axis_fifo.v Line: 396
Info (12128): Elaborating entity "udp_ip_tx" for hierarchy "fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst" File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/udp.v Line: 413
Warning (10230): Verilog HDL assignment warning at udp_ip_tx.v(394): truncated value with size 32 to match size of target (16) File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/udp_ip_tx.v Line: 394
Info (12128): Elaborating entity "axis_fifo" for hierarchy "fpga_core:core_inst|axis_fifo:udp_payload_fifo" File: /home/markus/uni/esd5_project/fpga/udp_test/rtl/fpga_core.v Line: 677
Warning (10036): Verilog HDL or VHDL warning at axis_fifo.v(192): object "mem_read_data_valid_reg" assigned a value but never read File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/lib/axis/rtl/axis_fifo.v Line: 192
Warning (10230): Verilog HDL assignment warning at axis_fifo.v(338): truncated value with size 32 to match size of target (14) File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/lib/axis/rtl/axis_fifo.v Line: 338
Warning (10230): Verilog HDL assignment warning at axis_fifo.v(339): truncated value with size 32 to match size of target (14) File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/lib/axis/rtl/axis_fifo.v Line: 339
Warning (10230): Verilog HDL assignment warning at axis_fifo.v(396): truncated value with size 32 to match size of target (14) File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/lib/axis/rtl/axis_fifo.v Line: 396
Warning (12030): Port "clk" on the entity instantiation of "altpll_component" is connected to a signal of width 2. The formal width of the signal in the module is 5.  The extra bits will be left dangling without any fan-out logic. File: /home/markus/uni/esd5_project/fpga/udp_test/rtl/fpga.v Line: 187
Warning (276020): Inferred RAM node "fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|valid_mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|mem_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (276014): Found 7 instances of uninferred RAM logic
    Info (276004): RAM logic "fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|udp_length_mem" is uninferred due to inappropriate RAM size File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/udp_checksum_gen.v Line: 275
    Info (276004): RAM logic "fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|ip_dest_ip_mem" is uninferred due to inappropriate RAM size File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/udp_checksum_gen.v Line: 272
    Info (276004): RAM logic "fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|udp_source_port_mem" is uninferred due to inappropriate RAM size File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/udp_checksum_gen.v Line: 273
    Info (276004): RAM logic "fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|ip_source_ip_mem" is uninferred due to inappropriate RAM size File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/udp_checksum_gen.v Line: 271
    Info (276004): RAM logic "fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|udp_dest_port_mem" is uninferred due to inappropriate RAM size File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/udp_checksum_gen.v Line: 274
    Info (276004): RAM logic "fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|udp_checksum_mem" is uninferred due to inappropriate RAM size File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/udp_checksum_gen.v Line: 276
    Info (276004): RAM logic "fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|ip_ttl_mem" is uninferred due to inappropriate RAM size File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/rtl/udp_checksum_gen.v Line: 269
Info (19000): Inferred 7 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 10
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter WIDTH_B set to 10
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "fpga_core:core_inst|axis_fifo:udp_payload_fifo|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 10
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 8192
        Info (286033): Parameter WIDTH_B set to 10
        Info (286033): Parameter WIDTHAD_B set to 13
        Info (286033): Parameter NUMWORDS_B set to 8192
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|ip_addr_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 9
        Info (286033): Parameter NUMWORDS_B set to 512
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/udp_test.ram1_arp_cache_66ab044a.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|valid_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 1
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter WIDTH_B set to 1
        Info (286033): Parameter WIDTHAD_B set to 9
        Info (286033): Parameter NUMWORDS_B set to 512
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/udp_test.ram0_arp_cache_66ab044a.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 10
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 10
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 10
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 10
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|mac_addr_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 48
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter WIDTH_B set to 48
        Info (286033): Parameter WIDTHAD_B set to 9
        Info (286033): Parameter NUMWORDS_B set to 512
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/udp_test.ram2_arp_cache_66ab044a.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "10"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "2048"
    Info (12134): Parameter "WIDTH_B" = "10"
    Info (12134): Parameter "WIDTHAD_B" = "11"
    Info (12134): Parameter "NUMWORDS_B" = "2048"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_82e1.tdf
    Info (12023): Found entity 1: altsyncram_82e1 File: /home/markus/uni/esd5_project/fpga/udp_test/db/altsyncram_82e1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "10"
    Info (12134): Parameter "WIDTHAD_A" = "13"
    Info (12134): Parameter "NUMWORDS_A" = "8192"
    Info (12134): Parameter "WIDTH_B" = "10"
    Info (12134): Parameter "WIDTHAD_B" = "13"
    Info (12134): Parameter "NUMWORDS_B" = "8192"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_o2e1.tdf
    Info (12023): Found entity 1: altsyncram_o2e1 File: /home/markus/uni/esd5_project/fpga/udp_test/db/altsyncram_o2e1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:ip_addr_mem_rtl_0"
Info (12133): Instantiated megafunction "fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:ip_addr_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "9"
    Info (12134): Parameter "NUMWORDS_B" = "512"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/udp_test.ram1_arp_cache_66ab044a.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7si1.tdf
    Info (12023): Found entity 1: altsyncram_7si1 File: /home/markus/uni/esd5_project/fpga/udp_test/db/altsyncram_7si1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:valid_mem_rtl_0"
Info (12133): Instantiated megafunction "fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:valid_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "1"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "WIDTH_B" = "1"
    Info (12134): Parameter "WIDTHAD_B" = "9"
    Info (12134): Parameter "NUMWORDS_B" = "512"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/udp_test.ram0_arp_cache_66ab044a.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_uoi1.tdf
    Info (12023): Found entity 1: altsyncram_uoi1 File: /home/markus/uni/esd5_project/fpga/udp_test/db/altsyncram_uoi1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "10"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "WIDTH_B" = "10"
    Info (12134): Parameter "WIDTHAD_B" = "12"
    Info (12134): Parameter "NUMWORDS_B" = "4096"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_k2e1.tdf
    Info (12023): Found entity 1: altsyncram_k2e1 File: /home/markus/uni/esd5_project/fpga/udp_test/db/altsyncram_k2e1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "10"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "WIDTH_B" = "10"
    Info (12134): Parameter "WIDTHAD_B" = "12"
    Info (12134): Parameter "NUMWORDS_B" = "4096"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_49d1.tdf
    Info (12023): Found entity 1: altsyncram_49d1 File: /home/markus/uni/esd5_project/fpga/udp_test/db/altsyncram_49d1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0"
Info (12133): Instantiated megafunction "fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "48"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "WIDTH_B" = "48"
    Info (12134): Parameter "WIDTHAD_B" = "9"
    Info (12134): Parameter "NUMWORDS_B" = "512"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/udp_test.ram2_arp_cache_66ab044a.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7tl1.tdf
    Info (12023): Found entity 1: altsyncram_7tl1 File: /home/markus/uni/esd5_project/fpga/udp_test/db/altsyncram_7tl1.tdf Line: 28
Warning (12241): 12 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: /home/markus/uni/esd5_project/fpga/udp_test/lib/eth/lib/axis/rtl/sync_reset.v Line: 55
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDG[8]" is stuck at GND File: /home/markus/uni/esd5_project/fpga/udp_test/rtl/fpga.v Line: 45
    Warning (13410): Pin "GPIO[0]" is stuck at GND File: /home/markus/uni/esd5_project/fpga/udp_test/rtl/fpga.v Line: 55
    Warning (13410): Pin "GPIO[1]" is stuck at GND File: /home/markus/uni/esd5_project/fpga/udp_test/rtl/fpga.v Line: 55
    Warning (13410): Pin "GPIO[2]" is stuck at GND File: /home/markus/uni/esd5_project/fpga/udp_test/rtl/fpga.v Line: 55
    Warning (13410): Pin "GPIO[3]" is stuck at GND File: /home/markus/uni/esd5_project/fpga/udp_test/rtl/fpga.v Line: 55
    Warning (13410): Pin "GPIO[4]" is stuck at GND File: /home/markus/uni/esd5_project/fpga/udp_test/rtl/fpga.v Line: 55
    Warning (13410): Pin "GPIO[5]" is stuck at GND File: /home/markus/uni/esd5_project/fpga/udp_test/rtl/fpga.v Line: 55
    Warning (13410): Pin "GPIO[6]" is stuck at GND File: /home/markus/uni/esd5_project/fpga/udp_test/rtl/fpga.v Line: 55
    Warning (13410): Pin "GPIO[7]" is stuck at GND File: /home/markus/uni/esd5_project/fpga/udp_test/rtl/fpga.v Line: 55
    Warning (13410): Pin "GPIO[8]" is stuck at GND File: /home/markus/uni/esd5_project/fpga/udp_test/rtl/fpga.v Line: 55
    Warning (13410): Pin "GPIO[9]" is stuck at GND File: /home/markus/uni/esd5_project/fpga/udp_test/rtl/fpga.v Line: 55
    Warning (13410): Pin "GPIO[10]" is stuck at GND File: /home/markus/uni/esd5_project/fpga/udp_test/rtl/fpga.v Line: 55
    Warning (13410): Pin "GPIO[11]" is stuck at GND File: /home/markus/uni/esd5_project/fpga/udp_test/rtl/fpga.v Line: 55
    Warning (13410): Pin "GPIO[12]" is stuck at GND File: /home/markus/uni/esd5_project/fpga/udp_test/rtl/fpga.v Line: 55
    Warning (13410): Pin "GPIO[13]" is stuck at GND File: /home/markus/uni/esd5_project/fpga/udp_test/rtl/fpga.v Line: 55
    Warning (13410): Pin "GPIO[14]" is stuck at GND File: /home/markus/uni/esd5_project/fpga/udp_test/rtl/fpga.v Line: 55
    Warning (13410): Pin "GPIO[15]" is stuck at GND File: /home/markus/uni/esd5_project/fpga/udp_test/rtl/fpga.v Line: 55
    Warning (13410): Pin "GPIO[16]" is stuck at GND File: /home/markus/uni/esd5_project/fpga/udp_test/rtl/fpga.v Line: 55
    Warning (13410): Pin "GPIO[17]" is stuck at GND File: /home/markus/uni/esd5_project/fpga/udp_test/rtl/fpga.v Line: 55
    Warning (13410): Pin "GPIO[18]" is stuck at GND File: /home/markus/uni/esd5_project/fpga/udp_test/rtl/fpga.v Line: 55
    Warning (13410): Pin "GPIO[19]" is stuck at GND File: /home/markus/uni/esd5_project/fpga/udp_test/rtl/fpga.v Line: 55
    Warning (13410): Pin "GPIO[20]" is stuck at GND File: /home/markus/uni/esd5_project/fpga/udp_test/rtl/fpga.v Line: 55
    Warning (13410): Pin "GPIO[21]" is stuck at GND File: /home/markus/uni/esd5_project/fpga/udp_test/rtl/fpga.v Line: 55
    Warning (13410): Pin "GPIO[22]" is stuck at GND File: /home/markus/uni/esd5_project/fpga/udp_test/rtl/fpga.v Line: 55
    Warning (13410): Pin "GPIO[23]" is stuck at GND File: /home/markus/uni/esd5_project/fpga/udp_test/rtl/fpga.v Line: 55
    Warning (13410): Pin "GPIO[24]" is stuck at GND File: /home/markus/uni/esd5_project/fpga/udp_test/rtl/fpga.v Line: 55
    Warning (13410): Pin "GPIO[25]" is stuck at GND File: /home/markus/uni/esd5_project/fpga/udp_test/rtl/fpga.v Line: 55
    Warning (13410): Pin "GPIO[26]" is stuck at GND File: /home/markus/uni/esd5_project/fpga/udp_test/rtl/fpga.v Line: 55
    Warning (13410): Pin "GPIO[27]" is stuck at GND File: /home/markus/uni/esd5_project/fpga/udp_test/rtl/fpga.v Line: 55
    Warning (13410): Pin "GPIO[28]" is stuck at GND File: /home/markus/uni/esd5_project/fpga/udp_test/rtl/fpga.v Line: 55
    Warning (13410): Pin "GPIO[29]" is stuck at GND File: /home/markus/uni/esd5_project/fpga/udp_test/rtl/fpga.v Line: 55
    Warning (13410): Pin "GPIO[30]" is stuck at GND File: /home/markus/uni/esd5_project/fpga/udp_test/rtl/fpga.v Line: 55
    Warning (13410): Pin "GPIO[31]" is stuck at GND File: /home/markus/uni/esd5_project/fpga/udp_test/rtl/fpga.v Line: 55
    Warning (13410): Pin "GPIO[32]" is stuck at GND File: /home/markus/uni/esd5_project/fpga/udp_test/rtl/fpga.v Line: 55
    Warning (13410): Pin "GPIO[33]" is stuck at GND File: /home/markus/uni/esd5_project/fpga/udp_test/rtl/fpga.v Line: 55
    Warning (13410): Pin "GPIO[34]" is stuck at GND File: /home/markus/uni/esd5_project/fpga/udp_test/rtl/fpga.v Line: 55
    Warning (13410): Pin "GPIO[35]" is stuck at GND File: /home/markus/uni/esd5_project/fpga/udp_test/rtl/fpga.v Line: 55
    Warning (13410): Pin "ENET1_GTX_CLK" is stuck at GND File: /home/markus/uni/esd5_project/fpga/udp_test/rtl/fpga.v Line: 69
    Warning (13410): Pin "ENET1_TX_DATA[0]" is stuck at GND File: /home/markus/uni/esd5_project/fpga/udp_test/rtl/fpga.v Line: 70
    Warning (13410): Pin "ENET1_TX_DATA[1]" is stuck at GND File: /home/markus/uni/esd5_project/fpga/udp_test/rtl/fpga.v Line: 70
    Warning (13410): Pin "ENET1_TX_DATA[2]" is stuck at GND File: /home/markus/uni/esd5_project/fpga/udp_test/rtl/fpga.v Line: 70
    Warning (13410): Pin "ENET1_TX_DATA[3]" is stuck at GND File: /home/markus/uni/esd5_project/fpga/udp_test/rtl/fpga.v Line: 70
    Warning (13410): Pin "ENET1_TX_EN" is stuck at GND File: /home/markus/uni/esd5_project/fpga/udp_test/rtl/fpga.v Line: 71
Info (286030): Timing-Driven Synthesis is running
Info (17049): 17 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file /home/markus/uni/esd5_project/fpga/udp_test/output_files/udp_test.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 11 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[0]" File: /home/markus/uni/esd5_project/fpga/udp_test/rtl/fpga.v Line: 43
    Warning (15610): No output dependent on input pin "KEY[1]" File: /home/markus/uni/esd5_project/fpga/udp_test/rtl/fpga.v Line: 43
    Warning (15610): No output dependent on input pin "KEY[2]" File: /home/markus/uni/esd5_project/fpga/udp_test/rtl/fpga.v Line: 43
    Warning (15610): No output dependent on input pin "ENET0_INT_N" File: /home/markus/uni/esd5_project/fpga/udp_test/rtl/fpga.v Line: 67
    Warning (15610): No output dependent on input pin "ENET1_RX_CLK" File: /home/markus/uni/esd5_project/fpga/udp_test/rtl/fpga.v Line: 72
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[0]" File: /home/markus/uni/esd5_project/fpga/udp_test/rtl/fpga.v Line: 73
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[1]" File: /home/markus/uni/esd5_project/fpga/udp_test/rtl/fpga.v Line: 73
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[2]" File: /home/markus/uni/esd5_project/fpga/udp_test/rtl/fpga.v Line: 73
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[3]" File: /home/markus/uni/esd5_project/fpga/udp_test/rtl/fpga.v Line: 73
    Warning (15610): No output dependent on input pin "ENET1_RX_DV" File: /home/markus/uni/esd5_project/fpga/udp_test/rtl/fpga.v Line: 74
    Warning (15610): No output dependent on input pin "ENET1_INT_N" File: /home/markus/uni/esd5_project/fpga/udp_test/rtl/fpga.v Line: 77
Info (21057): Implemented 6707 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 37 input pins
    Info (21059): Implemented 133 output pins
    Info (21061): Implemented 6409 logic cells
    Info (21064): Implemented 121 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 190 warnings
    Info: Peak virtual memory: 695 megabytes
    Info: Processing ended: Mon Oct 14 11:06:54 2024
    Info: Elapsed time: 00:00:19
    Info: Total CPU time (on all processors): 00:00:31


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/markus/uni/esd5_project/fpga/udp_test/output_files/udp_test.map.smsg.


