
---------- Begin Simulation Statistics ----------
final_tick                               259407474500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 405677                       # Simulator instruction rate (inst/s)
host_mem_usage                                 832844                       # Number of bytes of host memory used
host_op_rate                                   472935                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   246.50                       # Real time elapsed on the host
host_tick_rate                             1052354965                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     116579386                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.259407                       # Number of seconds simulated
sim_ticks                                259407474500                       # Number of ticks simulated
system.cpu.Branches                            617665                       # Number of branches fetched
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     116579386                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                    26379848                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            16                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                    13521298                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                         47937                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                   150327625                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            44                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                        518814949                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                  518814949                       # Number of busy cycles
system.cpu.num_cc_register_reads              3088203                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            50308801                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts       616804                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                    853                       # Number of float alu accesses
system.cpu.num_fp_insts                           853                       # number of float instructions
system.cpu.num_fp_register_reads                 1341                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                 586                       # number of times the floating registers were written
system.cpu.num_func_calls                         650                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses             116602674                       # Number of integer alu accesses
system.cpu.num_int_insts                    116602674                       # number of integer instructions
system.cpu.num_int_register_reads           235090702                       # number of times the integer registers were read
system.cpu.num_int_register_writes          102463889                       # number of times the integer registers were written
system.cpu.num_load_insts                    26379843                       # Number of load instructions
system.cpu.num_mem_refs                      39901141                       # number of memory refs
system.cpu.num_store_insts                   13521298                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                   159      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                  76701431     65.78%     65.78% # Class of executed instruction
system.cpu.op_class::IntMult                       26      0.00%     65.78% # Class of executed instruction
system.cpu.op_class::IntDiv                        70      0.00%     65.78% # Class of executed instruction
system.cpu.op_class::FloatAdd                      21      0.00%     65.78% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     65.78% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     65.78% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     65.78% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     65.78% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     65.78% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     65.78% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     65.78% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     65.78% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     65.78% # Class of executed instruction
system.cpu.op_class::SimdAlu                      150      0.00%     65.78% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     65.78% # Class of executed instruction
system.cpu.op_class::SimdCvt                      146      0.00%     65.78% # Class of executed instruction
system.cpu.op_class::SimdMisc                     208      0.00%     65.78% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     65.78% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     65.78% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     65.78% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     65.78% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     65.78% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     65.78% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     65.78% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     65.78% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     65.78% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     65.78% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     65.78% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     65.78% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     65.78% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     65.78% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     65.78% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     65.78% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     65.78% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     65.78% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     65.78% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     65.78% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     65.78% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     65.78% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     65.78% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     65.78% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     65.78% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     65.78% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     65.78% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     65.78% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     65.78% # Class of executed instruction
system.cpu.op_class::MemRead                 26379750     22.62%     88.40% # Class of executed instruction
system.cpu.op_class::MemWrite                13521127     11.60%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  93      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                171      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  116603352                       # Class of executed instruction
system.cpu.workload.numSyscalls                    20                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       734133                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1501309                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       764866                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          275                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1532054                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            275                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                374                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       734056                       # Transaction distribution
system.membus.trans_dist::CleanEvict               77                       # Transaction distribution
system.membus.trans_dist::ReadExReq            766802                       # Transaction distribution
system.membus.trans_dist::ReadExResp           766802                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           374                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2268485                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2268485                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2268485                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    192157696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    192157696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               192157696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            767176                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  767176    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              767176                       # Request fanout histogram
system.membus.reqLayer2.occupancy          7373759000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy         7154092500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.8                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 259407474500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               386                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1498833                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           46                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             395                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           766802                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          766802                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           320                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq           66                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          686                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2298556                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2299242                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        46848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    196050560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              196097408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          734408                       # Total snoops (count)
system.tol2bus.snoopTraffic                  93959168                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1501596                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000184                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.013556                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1501320     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    276      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1501596                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2295673000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1917170000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            800000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 259407474500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                   12                       # number of demand (read+write) hits
system.l2.demand_hits::total                       12                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  12                       # number of overall hits
system.l2.overall_hits::total                      12                       # number of overall hits
system.l2.demand_misses::.cpu.inst                308                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             766868                       # number of demand (read+write) misses
system.l2.demand_misses::total                 767176                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               308                       # number of overall misses
system.l2.overall_misses::.cpu.data            766868                       # number of overall misses
system.l2.overall_misses::total                767176                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     25092000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  68026324000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      68051416000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     25092000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  68026324000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     68051416000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              320                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           766868                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               767188                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             320                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          766868                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              767188                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.962500                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999984                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.962500                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999984                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 81467.532468                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 88706.692677                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 88703.786354                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 81467.532468                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 88706.692677                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 88703.786354                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              734056                       # number of writebacks
system.l2.writebacks::total                    734056                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           308                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        766868                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            767176                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          308                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       766868                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           767176                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     22012000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  60357644000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  60379656000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     22012000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  60357644000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  60379656000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.962500                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999984                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.962500                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999984                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 71467.532468                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 78706.692677                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 78703.786354                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 71467.532468                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 78706.692677                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 78703.786354                       # average overall mshr miss latency
system.l2.replacements                         734408                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       764777                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           764777                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       764777                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       764777                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           45                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               45                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           45                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           45                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data          766802                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              766802                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  68020651000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   68020651000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        766802                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            766802                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 88706.929559                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 88706.929559                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       766802                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         766802                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  60352631000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  60352631000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 78706.929559                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 78706.929559                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             12                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 12                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          308                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              308                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     25092000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     25092000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          320                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            320                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.962500                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.962500                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 81467.532468                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81467.532468                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          308                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          308                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     22012000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     22012000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.962500                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.962500                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 71467.532468                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71467.532468                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_misses::.cpu.data           66                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              66                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      5673000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      5673000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data           66                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total            66                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 85954.545455                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85954.545455                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data           66                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           66                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      5013000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      5013000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 75954.545455                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75954.545455                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 259407474500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32089.253802                       # Cycle average of tags in use
system.l2.tags.total_refs                     1532053                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    767176                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.997003                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     82000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst        10.932028                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     32078.321774                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.000334                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.978953                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.979286                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          266                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2659                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        26585                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3229                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2299229                       # Number of tag accesses
system.l2.tags.data_accesses                  2299229                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 259407474500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          39424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       98159104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           98198528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        39424                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         39424                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     93959168                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        93959168                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             308                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          766868                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              767176                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       734056                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             734056                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            151977                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         378397362                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             378549339                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       151977                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           151977                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      362206865                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            362206865                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      362206865                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           151977                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        378397362                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            740756204                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1468112.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       616.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   1533736.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000077928500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        81560                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        81560                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3102216                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1386521                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      767176                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     734056                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1534352                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1468112                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             95976                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             95900                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             95950                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             95900                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             95900                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             95874                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             95912                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             95934                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             95928                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             95964                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            95848                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            95796                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            95900                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            95854                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            95820                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            95896                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             91776                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             91776                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             91776                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             91776                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             91776                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             91776                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             91776                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             91822                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             91816                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             91793                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            91684                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            91654                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            91676                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            91714                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            91714                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            91776                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.05                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  25514055000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 7671760000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             54283155000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     16628.55                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35378.55                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1363393                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1304514                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 88.86                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.86                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1534352                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1468112                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  767176                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  767176                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  81561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  81561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  81561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  81561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  81561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  81561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  81561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  81561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  81561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  81561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  81561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  81561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  81561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  81561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  81561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  81561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  81560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  81560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       334525                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    574.412842                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   390.764310                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   409.696980                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3112      0.93%      0.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       128464     38.40%     39.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        13780      4.12%     43.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        12317      3.68%     47.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        12002      3.59%     50.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        11673      3.49%     54.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        11325      3.39%     57.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        12373      3.70%     61.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       129479     38.71%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       334525                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        81560                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.812359                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.004515                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    229.760074                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095        81559    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::65536-69631            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         81560                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        81560                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.000012                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.000012                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.003502                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            81559    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         81560                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               98198528                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                93957184                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                98198528                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             93959168                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       378.55                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       362.20                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    378.55                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    362.21                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.79                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.96                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.83                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  259407371500                       # Total gap between requests
system.mem_ctrls.avgGap                     172796.32                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        39424                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     98159104                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     93957184                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 151977.116603862552                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 378397361.869385898113                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 362199216.430056989193                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          616                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      1533736                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1468112                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     17323000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  54265832000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 5840105440000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28121.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35381.47                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3977969.96                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    88.86                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1193886540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            634561950                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          5476422840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3830576940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     20477346240.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      59148952440                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      49802826240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       140564573190                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        541.867860                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 127599158250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   8662160000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 123146156250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1194629100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            634960425                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          5478850440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3832805880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     20477346240.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      59174661720                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      49781176320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       140574430125                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        541.905858                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 127540746750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   8662160000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 123204567750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 259407474500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst    150327305                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        150327305                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    150327305                       # number of overall hits
system.cpu.icache.overall_hits::total       150327305                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          320                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            320                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          320                       # number of overall misses
system.cpu.icache.overall_misses::total           320                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     26022000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     26022000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     26022000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     26022000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    150327625                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    150327625                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    150327625                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    150327625                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000002                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000002                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 81318.750000                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 81318.750000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 81318.750000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 81318.750000                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           46                       # number of writebacks
system.cpu.icache.writebacks::total                46                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          320                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          320                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          320                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          320                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     25702000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     25702000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     25702000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     25702000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 80318.750000                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 80318.750000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 80318.750000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 80318.750000                       # average overall mshr miss latency
system.cpu.icache.replacements                     46                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    150327305                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       150327305                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          320                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           320                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     26022000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     26022000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    150327625                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    150327625                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 81318.750000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 81318.750000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          320                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          320                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     25702000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     25702000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 80318.750000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 80318.750000                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 259407474500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           273.971328                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           150327625                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               320                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          469773.828125                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   273.971328                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.267550                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.267550                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          274                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          274                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.267578                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         150327945                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        150327945                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 259407474500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 259407474500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 259407474500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 259407474500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 259407474500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 259407474500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 259407474500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     39110312                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         39110312                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     39110312                       # number of overall hits
system.cpu.dcache.overall_hits::total        39110312                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       766868                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         766868                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       766868                       # number of overall misses
system.cpu.dcache.overall_misses::total        766868                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  69943494000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  69943494000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  69943494000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  69943494000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     39877180                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     39877180                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     39877180                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     39877180                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.019231                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.019231                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.019231                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.019231                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 91206.692677                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 91206.692677                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 91206.692677                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 91206.692677                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       764777                       # number of writebacks
system.cpu.dcache.writebacks::total            764777                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data       766868                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       766868                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       766868                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       766868                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  69176626000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  69176626000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  69176626000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  69176626000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.019231                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.019231                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.019231                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.019231                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 90206.692677                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 90206.692677                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 90206.692677                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 90206.692677                       # average overall mshr miss latency
system.cpu.dcache.replacements                 764820                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     26379782                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        26379782                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           66                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            66                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      5838000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      5838000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     26379848                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     26379848                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000003                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 88454.545455                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 88454.545455                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           66                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           66                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      5772000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      5772000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 87454.545455                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 87454.545455                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     12730530                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       12730530                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       766802                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       766802                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  69937656000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  69937656000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     13497332                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13497332                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.056811                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.056811                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 91206.929559                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 91206.929559                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       766802                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       766802                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  69170854000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  69170854000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.056811                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.056811                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 90206.929559                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 90206.929559                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 259407474500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2045.073701                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            39877180                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            766868                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             52.000057                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            263500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2045.073701                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998571                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998571                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          267                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1751                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          80521228                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         80521228                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 259407474500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 259407474500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
