 
****************************************
Report : qor
Design : s386
Version: M-2016.12-SP1
Date   : Tue May 16 20:31:03 2023
****************************************


  Timing Path Group 'ideal_clock1'
  -----------------------------------
  Levels of Logic:               5.00
  Critical Path Length:          1.75
  Critical Path Slack:           0.00
  Critical Path Clk Period:      2.00
  Total Negative Slack:         -0.00
  No. of Violating Paths:        1.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          6
  Hierarchical Port Count:         18
  Leaf Cell Count:                 88
  Buf/Inv Cell Count:              25
  Buf Cell Count:                   4
  Inv Cell Count:                  21
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:        82
  Sequential Cell Count:            6
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      165.193601
  Noncombinational Area:    39.646465
  Buf/Inv Area:             40.663041
  Total Buffer Area:            12.71
  Total Inverter Area:          27.96
  Macro/Black Box Area:      0.000000
  Net Area:                 19.712965
  -----------------------------------
  Cell Area:               204.840066
  Design Area:             224.553032


  Design Rules
  -----------------------------------
  Total Number of Nets:            96
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: xunil-03.coe.drexel.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.35
  Mapping Optimization:                0.47
  -----------------------------------------
  Overall Compile Time:                2.19
  Overall Compile Wall Clock Time:     2.22

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 1


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
