module i_reg_int_sim(
input	[5:0]	CPU_rd_addr				,
input			tx_pause_en				,
input			broadcast_filter_en	    ,
input			Reset					,
input        	Nvalid             		,// Invalid Status (qualifier for the valid scan result)
input	[7:0]	MAC_tx_add_prom_data	,
input	[5:0]	RX_IFG_SET	  			,
input        	Busy               		,// Busy Signal
input			FullDuplex         		,
input	[31:0]	CPU_rd_dout				,
input	[4:0]	Tx_Lwmark				,	
input        	LinkFail           		,// Link Integrity Signal
input			CRC_chk_en				,				
input			MAC_tx_add_en			,				
input	[5:0]	IFGset					,
input			RX_APPEND_CRC			,
input        	UpdateMIIRX_DATAReg,		// Updates MII RX_DATA inputister with read data
input	[15:0]	RX_MAX_LENGTH 			,//	1518
input			xon_cpu	            	,
input	[2:0]	Speed					,
input	[2:0]	MAC_rx_add_prom_add		,   
input			Clk_input					,
input	[3:0]	MaxRetry	        	,
input			pause_frame_send_en		,				
input			CPU_rd_apply			,
input			CPU_rd_grant			,
input			Line_loop_en			,
input	[2:0]	MAC_tx_add_prom_add		,
input	[6:0]	RX_MIN_LENGTH			,//	64
input			MAC_rx_add_chk_en		,	
input			xoff_cpu	        	,
input	[15:0]	broadcast_MAX	        ,				        
input 	[15:0] 	Prsd               		,// Read Status Data (data read from the PHY)
input	[4:0]	Tx_Hwmark				,
input	[7:0]	MAC_rx_add_prom_data	,	
input			MAC_tx_add_prom_wr		,
input			MAC_rx_add_prom_wr		,   
input	[15:0]	pause_quanta_set		,
input Clk_reg
);

assert property(@(posedge Clk_reg) (pause_quanta_set == 0) |-> (pause_quanta_set == 0));
assert property(@(posedge Clk_reg) (tx_pause_en == 0) |-> (tx_pause_en == 0));
assert property(@(posedge Clk_reg) (MAC_tx_add_prom_data == 0) |-> (MAC_tx_add_prom_data == 0));
assert property(@(posedge Clk_reg)  endmodule        """    )    expected = """        (state == 1 & req2 == 1) |-> (gnt1 == 0));
assert property(@(posedge Clk_reg) (FullDuplex == 1) |-> (FullDuplex == 1));
assert property(@(posedge Clk_reg) (req2 == 1 & req1 == 0) |-> (gnt2 == 1));
assert property(@(posedge Clk_reg) (req1 == 1 & state == 0) |-> (gnt2 == 0));
assert property(@(posedge Clk_reg) (MAC_tx_add_prom_wr == 0) |-> (MAC_tx_add_prom_wr == 0));
assert property(@(posedge Clk_reg) (xoff_cpu == 0) |-> (xoff_cpu == 0));
assert property(@(posedge Clk_reg)  (gnt2) |-> (req2));
assert property(@(posedge Clk_reg) (req2 == 1 & state == 1) |-> (gnt2 == 1));
assert property(@(posedge Clk_reg) (xon_cpu == 0) |-> (xon_cpu == 0));
assert property(@(posedge Clk_reg) (RX_MAX_LENGTH == 1518) |-> (RX_MAX_LENGTH == 1518));
assert property(@(posedge Clk_reg) (MAC_tx_add_prom_add == 0) |-> (MAC_tx_add_prom_add == 0));
assert property(@(posedge Clk_reg) (IFGset == 10) |-> (IFGset == 10));
assert property(@(posedge Clk_reg) (Nvalid) |-> (Nvalid));
assert property(@(posedge Clk_reg) (CPU_rd_apply == 0) |-> (CPU_rd_apply == 0));
assert property(@(posedge Clk_reg)          (Tx_Hwmark == 5'h1e) |-> (Tx_Hwmark == 5'h1e));
assert property(@(posedge Clk_reg) (MAC_rx_add_prom_data == 0) |-> (MAC_rx_add_prom_data == 0));
assert property(@(posedge Clk_reg)  (gnt1) |-> (req1));
assert property(@(posedge Clk_reg) (UpdateMIIRX_DATAReg) |-> (UpdateMIIRX_DATAReg));
assert property(@(posedge Clk_reg) (Busy) |-> (Busy));
assert property(@(posedge Clk_reg) (broadcast_MAX == 10) |-> (broadcast_MAX == 10));
assert property(@(posedge Clk_reg) (CPU_rd_grant) |-> (CPU_rd_grant));
assert property(@(posedge Clk_reg) (MAC_rx_add_chk_en == 0) |-> (MAC_rx_add_chk_en == 0));
assert property(@(posedge Clk_reg) (CPU_rd_addr == 0) |-> (CPU_rd_addr == 0));
assert property(@(posedge Clk_reg) (RX_APPEND_CRC == 0) |-> (RX_APPEND_CRC == 0));
assert property(@(posedge Clk_reg) (req1 == 1 & state == 0) |-> (gnt1 == 1));
assert property(@(posedge Clk_reg) (MAC_rx_add_prom_add == 0) |-> (MAC_rx_add_prom_add == 0));
assert property(@(posedge Clk_reg) (MAC_rx_add_prom_wr == 0) |-> (MAC_rx_add_prom_wr == 0));
assert property(@(posedge Clk_reg) (RX_MIN_LENGTH == 64) |-> (RX_MIN_LENGTH == 64));
assert property(@(posedge Clk_reg) (CRC_chk_en == 1) |-> (CRC_chk_en == 1));
assert property(@(posedge Clk_reg) (Line_loop_en == 0) |-> (Line_loop_en == 0));
assert property(@(posedge Clk_reg) (req2 == 0) |-> (gnt2 == 0));
assert property(@(posedge Clk_reg) (Prsd) |-> (Prsd));
assert property(@(posedge Clk_reg) (LinkFail) |-> (LinkFail));
assert property(@(posedge Clk_reg) (Speed == 3'b001) |-> (Speed == 3'b001));
assert property(@(posedge Clk_reg) (pause_frame_send_en == 0) |-> (pause_frame_send_en == 0));
assert property(@(posedge Clk_reg) (req1 == 0) |-> (gnt1 == 0));
assert property(@(posedge Clk_reg) (req1 == 1 & req2 == 0) |-> (gnt1 == 1));
assert property(@(posedge Clk_reg) (CPU_rd_dout) |-> (CPU_rd_dout));
assert property(@(posedge Clk_reg) (MaxRetry == 2) |-> (MaxRetry == 2));
assert property(@(posedge Clk_reg) (Tx_Lwmark == 5'h19) |-> (Tx_Lwmark == 5'h19));
assert property(@(posedge Clk_reg)  end endmodule"            Assertions 1: (state == 1 & req2 == 1) |-> (gnt1 == 0));
assert property(@(posedge Clk_reg) (broadcast_filter_en == 0) |-> (broadcast_filter_en == 0));
assert property(@(posedge Clk_reg) (MAC_tx_add_en == 0) |-> (MAC_tx_add_en == 0));
assert property(@(posedge Clk_reg) (RX_IFG_SET == 10) |-> (RX_IFG_SET == 10));

endmodule