=====
SETUP
0.100
17.609
17.709
u_v9958/u_timing_control/u_ssg/ff_v_count_2_s0
6.103
6.335
u_v9958/u_timing_control/u_ssg/n324_s1
7.347
7.896
u_v9958/u_timing_control/u_ssg/n323_s1
7.896
7.932
u_v9958/u_timing_control/u_ssg/n322_s
7.932
7.967
u_v9958/u_timing_control/u_ssg/n321_s
7.967
8.437
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_4_s
8.850
9.221
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_5_s
9.221
9.691
u_v9958/u_timing_control/u_screen_mode/n318_s
10.275
10.646
u_v9958/u_timing_control/u_screen_mode/n317_s
10.646
10.681
u_v9958/u_timing_control/u_screen_mode/n316_s
10.681
11.151
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_7_s
11.564
11.935
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_8_s
11.935
12.405
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t2_9_s
12.973
13.344
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t2_10_s
13.344
13.379
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t2_11_s
13.379
13.849
u_v9958/u_timing_control/u_screen_mode/n773_s13
14.505
14.876
u_v9958/u_timing_control/u_screen_mode/n773_s8
15.394
15.765
u_v9958/u_timing_control/u_screen_mode/n773_s4
15.935
16.452
u_v9958/u_timing_control/u_screen_mode/n773_s1
17.060
17.609
u_v9958/u_timing_control/u_screen_mode/ff_vram_address_11_s0
17.609
=====
SETUP
0.421
17.288
17.709
u_v9958/u_timing_control/u_ssg/ff_v_count_2_s0
6.103
6.335
u_v9958/u_timing_control/u_ssg/n324_s1
7.347
7.896
u_v9958/u_timing_control/u_ssg/n323_s1
7.896
7.932
u_v9958/u_timing_control/u_ssg/n322_s
7.932
7.967
u_v9958/u_timing_control/u_ssg/n321_s
7.967
8.437
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_4_s
8.850
9.221
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_5_s
9.221
9.691
u_v9958/u_timing_control/u_screen_mode/n318_s
10.275
10.646
u_v9958/u_timing_control/u_screen_mode/n317_s
10.646
10.681
u_v9958/u_timing_control/u_screen_mode/n316_s
10.681
11.151
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_7_s
11.564
11.935
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_8_s
11.935
12.405
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t2_9_s
12.973
13.344
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t2_10_s
13.344
13.379
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t2_11_s
13.379
13.414
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t2_12_s
13.414
13.449
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t2_13_s
13.449
13.484
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t2_14_s
13.484
13.954
u_v9958/u_timing_control/u_screen_mode/n770_s8
14.368
14.830
u_v9958/u_timing_control/u_screen_mode/n770_s6
14.831
15.202
u_v9958/u_timing_control/u_screen_mode/n770_s3
15.858
16.413
u_v9958/u_timing_control/u_screen_mode/n770_s1
16.826
17.288
u_v9958/u_timing_control/u_screen_mode/ff_vram_address_14_s0
17.288
=====
SETUP
0.463
17.245
17.709
u_v9958/u_timing_control/u_ssg/ff_v_count_2_s0
6.103
6.335
u_v9958/u_timing_control/u_ssg/n324_s1
7.347
7.896
u_v9958/u_timing_control/u_ssg/n323_s1
7.896
7.932
u_v9958/u_timing_control/u_ssg/n322_s
7.932
7.967
u_v9958/u_timing_control/u_ssg/n321_s
7.967
8.437
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_4_s
8.850
9.221
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_5_s
9.221
9.691
u_v9958/u_timing_control/u_screen_mode/n318_s
10.275
10.646
u_v9958/u_timing_control/u_screen_mode/n317_s
10.646
10.681
u_v9958/u_timing_control/u_screen_mode/n316_s
10.681
11.151
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_7_s
11.564
11.935
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_8_s
11.935
12.405
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_8_s
13.094
13.465
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_9_s
13.465
13.935
u_v9958/u_timing_control/u_screen_mode/n775_s9
14.105
14.476
u_v9958/u_timing_control/u_screen_mode/n775_s7
15.282
15.852
u_v9958/u_timing_control/u_screen_mode/n775_s2
15.853
16.370
u_v9958/u_timing_control/u_screen_mode/n775_s1
16.783
17.245
u_v9958/u_timing_control/u_screen_mode/ff_vram_address_9_s0
17.245
=====
SETUP
0.633
17.076
17.709
u_v9958/u_timing_control/u_ssg/ff_v_count_2_s0
6.103
6.335
u_v9958/u_timing_control/u_ssg/n324_s1
7.347
7.896
u_v9958/u_timing_control/u_ssg/n323_s1
7.896
7.932
u_v9958/u_timing_control/u_ssg/n322_s
7.932
7.967
u_v9958/u_timing_control/u_ssg/n321_s
7.967
8.437
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_4_s
8.850
9.221
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_5_s
9.221
9.691
u_v9958/u_timing_control/u_screen_mode/n318_s
10.275
10.646
u_v9958/u_timing_control/u_screen_mode/n317_s
10.646
10.681
u_v9958/u_timing_control/u_screen_mode/n316_s
10.681
11.151
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_7_s
11.564
11.935
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_8_s
11.935
12.405
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t2_9_s
12.973
13.344
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t2_10_s
13.344
13.379
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t2_11_s
13.379
13.414
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t2_12_s
13.414
13.449
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t2_13_s
13.449
13.919
u_v9958/u_timing_control/u_screen_mode/n771_s9
14.332
14.785
u_v9958/u_timing_control/u_screen_mode/n771_s6
15.182
15.737
u_v9958/u_timing_control/u_screen_mode/n771_s3
16.151
16.613
u_v9958/u_timing_control/u_screen_mode/n771_s1
16.614
17.076
u_v9958/u_timing_control/u_screen_mode/ff_vram_address_13_s0
17.076
=====
SETUP
0.649
17.060
17.709
u_v9958/u_timing_control/u_ssg/ff_v_count_2_s0
6.103
6.335
u_v9958/u_timing_control/u_ssg/n324_s1
7.347
7.896
u_v9958/u_timing_control/u_ssg/n323_s1
7.896
7.932
u_v9958/u_timing_control/u_ssg/n322_s
7.932
7.967
u_v9958/u_timing_control/u_ssg/n321_s
7.967
8.437
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_4_s
8.850
9.221
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_5_s
9.221
9.691
u_v9958/u_timing_control/u_screen_mode/n318_s
10.275
10.646
u_v9958/u_timing_control/u_screen_mode/n317_s
10.646
10.681
u_v9958/u_timing_control/u_screen_mode/n316_s
10.681
11.151
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_7_s
11.564
11.935
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_8_s
11.935
12.405
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t2_9_s
12.973
13.344
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t2_10_s
13.344
13.379
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t2_11_s
13.379
13.414
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t2_12_s
13.414
13.449
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t2_13_s
13.449
13.484
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t2_14_s
13.484
13.520
u_v9958/u_timing_control/u_screen_mode/n769_s9
14.403
14.865
u_v9958/u_timing_control/u_screen_mode/n769_s7
15.037
15.586
u_v9958/u_timing_control/u_screen_mode/n769_s3
15.759
16.276
u_v9958/u_timing_control/u_screen_mode/n769_s1
16.689
17.060
u_v9958/u_timing_control/u_screen_mode/ff_vram_address_15_s0
17.060
=====
SETUP
0.651
17.058
17.709
u_v9958/u_timing_control/u_ssg/ff_v_count_2_s0
6.103
6.335
u_v9958/u_timing_control/u_ssg/n324_s1
7.347
7.896
u_v9958/u_timing_control/u_ssg/n323_s1
7.896
7.932
u_v9958/u_timing_control/u_ssg/n322_s
7.932
7.967
u_v9958/u_timing_control/u_ssg/n321_s
7.967
8.437
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_4_s
8.850
9.221
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_5_s
9.221
9.691
u_v9958/u_timing_control/u_screen_mode/n318_s
10.275
10.646
u_v9958/u_timing_control/u_screen_mode/n317_s
10.646
10.681
u_v9958/u_timing_control/u_screen_mode/n316_s
10.681
11.151
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_7_s
11.564
11.935
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_8_s
11.935
12.405
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t2_9_s
12.973
13.344
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t2_10_s
13.344
13.379
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t2_11_s
13.379
13.414
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t2_12_s
13.414
13.884
u_v9958/u_timing_control/u_screen_mode/n772_s11
14.297
14.668
u_v9958/u_timing_control/u_screen_mode/n772_s8
15.324
15.873
u_v9958/u_timing_control/u_screen_mode/n772_s4
15.874
16.336
u_v9958/u_timing_control/u_screen_mode/n772_s1
16.509
17.058
u_v9958/u_timing_control/u_screen_mode/ff_vram_address_12_s0
17.058
=====
SETUP
1.041
16.667
17.709
u_v9958/u_timing_control/u_ssg/ff_v_count_2_s0
6.103
6.335
u_v9958/u_timing_control/u_ssg/n324_s1
7.347
7.896
u_v9958/u_timing_control/u_ssg/n323_s1
7.896
7.932
u_v9958/u_timing_control/u_ssg/n322_s
7.932
7.967
u_v9958/u_timing_control/u_ssg/n321_s
7.967
8.437
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_4_s
8.850
9.221
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_5_s
9.221
9.691
u_v9958/u_timing_control/u_screen_mode/n318_s
10.275
10.646
u_v9958/u_timing_control/u_screen_mode/n317_s
10.646
10.681
u_v9958/u_timing_control/u_screen_mode/n316_s
10.681
11.151
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_7_s
11.564
11.935
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_8_s
11.935
12.405
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_8_s
13.094
13.465
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_9_s
13.465
13.500
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_10_s
13.500
13.970
u_v9958/u_timing_control/u_screen_mode/n774_s9
14.140
14.695
u_v9958/u_timing_control/u_screen_mode/n774_s6
15.109
15.658
u_v9958/u_timing_control/u_screen_mode/n774_s3
15.830
16.201
u_v9958/u_timing_control/u_screen_mode/n774_s1
16.205
16.667
u_v9958/u_timing_control/u_screen_mode/ff_vram_address_10_s0
16.667
=====
SETUP
1.148
10.703
11.851
u_sdram/ff_main_state_2_s0
6.103
6.335
u_sdram/n747_s4
6.783
7.245
u_sdram/n747_s3
7.246
7.699
u_sdram/n747_s2
8.212
8.782
u_sdram/ff_sdr_read_data_16_s0
10.703
=====
SETUP
1.148
10.703
11.851
u_sdram/ff_main_state_2_s0
6.103
6.335
u_sdram/n747_s4
6.783
7.245
u_sdram/n747_s3
7.246
7.699
u_sdram/n747_s2
8.212
8.782
u_sdram/ff_sdr_read_data_17_s0
10.703
=====
SETUP
1.148
10.703
11.851
u_sdram/ff_main_state_2_s0
6.103
6.335
u_sdram/n747_s4
6.783
7.245
u_sdram/n747_s3
7.246
7.699
u_sdram/n747_s2
8.212
8.782
u_sdram/ff_sdr_read_data_18_s0
10.703
=====
SETUP
1.148
10.703
11.851
u_sdram/ff_main_state_2_s0
6.103
6.335
u_sdram/n747_s4
6.783
7.245
u_sdram/n747_s3
7.246
7.699
u_sdram/n747_s2
8.212
8.782
u_sdram/ff_sdr_read_data_19_s0
10.703
=====
SETUP
1.186
10.665
11.851
u_sdram/ff_main_state_2_s0
6.103
6.335
u_sdram/n747_s4
6.783
7.245
u_sdram/n747_s3
7.246
7.699
u_sdram/n747_s2
8.212
8.782
u_sdram/ff_sdr_read_data_20_s0
10.665
=====
SETUP
1.186
10.665
11.851
u_sdram/ff_main_state_2_s0
6.103
6.335
u_sdram/n747_s4
6.783
7.245
u_sdram/n747_s3
7.246
7.699
u_sdram/n747_s2
8.212
8.782
u_sdram/ff_sdr_read_data_21_s0
10.665
=====
SETUP
1.302
16.407
17.709
u_v9958/u_timing_control/u_ssg/ff_v_count_2_s0
6.103
6.335
u_v9958/u_timing_control/u_ssg/n324_s1
7.347
7.896
u_v9958/u_timing_control/u_ssg/n323_s1
7.896
7.932
u_v9958/u_timing_control/u_ssg/n322_s
7.932
7.967
u_v9958/u_timing_control/u_ssg/n321_s
7.967
8.437
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_4_s
8.850
9.221
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_5_s
9.221
9.691
u_v9958/u_timing_control/u_screen_mode/n318_s
10.275
10.646
u_v9958/u_timing_control/u_screen_mode/n317_s
10.646
11.116
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_6_s
11.513
11.884
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_7_s
11.884
12.354
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t2_8_s
12.771
13.142
u_v9958/u_timing_control/u_screen_mode/n776_s9
13.798
14.169
u_v9958/u_timing_control/u_screen_mode/n776_s7
14.853
15.315
u_v9958/u_timing_control/u_screen_mode/n776_s2
15.317
15.688
u_v9958/u_timing_control/u_screen_mode/n776_s1
15.858
16.407
u_v9958/u_timing_control/u_screen_mode/ff_vram_address_8_s0
16.407
=====
SETUP
1.361
10.490
11.851
u_sdram/ff_main_state_2_s0
6.103
6.335
u_sdram/n747_s4
6.783
7.245
u_sdram/n747_s3
7.246
7.699
u_sdram/n747_s2
8.212
8.782
u_sdram/ff_sdr_read_data_0_s0
10.490
=====
SETUP
1.361
10.490
11.851
u_sdram/ff_main_state_2_s0
6.103
6.335
u_sdram/n747_s4
6.783
7.245
u_sdram/n747_s3
7.246
7.699
u_sdram/n747_s2
8.212
8.782
u_sdram/ff_sdr_read_data_1_s0
10.490
=====
SETUP
1.366
16.308
17.674
u_sdram/ff_sdr_read_data_16_s0
11.921
12.153
u_v9958/u_vram_interface/w_rdata8_0_s7
14.466
14.919
u_v9958/u_vram_interface/w_rdata8_0_s5
14.919
15.022
u_v9958/u_vram_interface/ff_sprite_vram_rdata8_0_s0
16.308
=====
SETUP
1.399
10.452
11.851
u_sdram/ff_main_state_2_s0
6.103
6.335
u_sdram/n747_s4
6.783
7.245
u_sdram/n747_s3
7.246
7.699
u_sdram/n747_s2
8.212
8.782
u_sdram/ff_sdr_read_data_22_s0
10.452
=====
SETUP
1.405
10.446
11.851
u_sdram/ff_main_state_2_s0
6.103
6.335
u_sdram/n747_s4
6.783
7.245
u_sdram/n747_s3
7.246
7.699
u_sdram/n747_s2
8.212
8.782
u_sdram/ff_sdr_read_data_2_s0
10.446
=====
SETUP
1.405
10.446
11.851
u_sdram/ff_main_state_2_s0
6.103
6.335
u_sdram/n747_s4
6.783
7.245
u_sdram/n747_s3
7.246
7.699
u_sdram/n747_s2
8.212
8.782
u_sdram/ff_sdr_read_data_3_s0
10.446
=====
SETUP
1.405
10.446
11.851
u_sdram/ff_main_state_2_s0
6.103
6.335
u_sdram/n747_s4
6.783
7.245
u_sdram/n747_s3
7.246
7.699
u_sdram/n747_s2
8.212
8.782
u_sdram/ff_sdr_read_data_4_s0
10.446
=====
SETUP
1.405
10.446
11.851
u_sdram/ff_main_state_2_s0
6.103
6.335
u_sdram/n747_s4
6.783
7.245
u_sdram/n747_s3
7.246
7.699
u_sdram/n747_s2
8.212
8.782
u_sdram/ff_sdr_read_data_5_s0
10.446
=====
SETUP
1.405
10.446
11.851
u_sdram/ff_main_state_2_s0
6.103
6.335
u_sdram/n747_s4
6.783
7.245
u_sdram/n747_s3
7.246
7.699
u_sdram/n747_s2
8.212
8.782
u_sdram/ff_sdr_read_data_23_s0
10.446
=====
SETUP
1.408
10.443
11.851
u_sdram/ff_main_state_2_s0
6.103
6.335
u_sdram/n747_s4
6.783
7.245
u_sdram/n747_s3
7.246
7.699
u_sdram/n747_s2
8.212
8.782
u_sdram/ff_sdr_read_data_30_s0
10.443
=====
SETUP
1.408
10.443
11.851
u_sdram/ff_main_state_2_s0
6.103
6.335
u_sdram/n747_s4
6.783
7.245
u_sdram/n747_s3
7.246
7.699
u_sdram/n747_s2
8.212
8.782
u_sdram/ff_sdr_read_data_31_s0
10.443
=====
HOLD
0.227
5.819
5.592
u_v9958/u_video_out/u_double_buffer/ff_d_0_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
5.819
=====
HOLD
0.227
5.819
5.592
u_v9958/u_color_palette/ff_vdp_b_1_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.819
=====
HOLD
0.318
5.672
5.354
u_v9958/u_video_out/ff_active_s0
5.343
5.545
u_v9958/u_video_out/ff_hold0_s0
5.672
=====
HOLD
0.318
5.672
5.354
u_v9958/u_video_out/ff_active_s0
5.343
5.545
u_v9958/u_video_out/ff_numerator_5_s0
5.672
=====
HOLD
0.318
5.672
5.354
u_v9958/u_video_out/ff_active_s0
5.343
5.545
u_v9958/u_video_out/ff_numerator_6_s0
5.672
=====
HOLD
0.321
5.675
5.354
u_v9958/u_video_out/ff_active_s0
5.343
5.545
u_v9958/u_video_out/ff_numerator_4_s0
5.675
=====
HOLD
0.321
5.675
5.354
u_v9958/u_video_out/ff_active_s0
5.343
5.545
u_v9958/u_video_out/ff_numerator_7_s0
5.675
=====
HOLD
0.335
5.688
5.353
u_v9958/u_timing_control/u_sprite/u_info_collect/ff_current_plane_0_s1
5.343
5.545
u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_6_s
5.688
=====
HOLD
0.335
5.688
5.353
u_v9958/u_timing_control/u_sprite/u_info_collect/ff_current_plane_0_s1
5.343
5.545
u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_4_s
5.688
=====
HOLD
0.337
5.929
5.592
u_v9958/u_video_out/u_double_buffer/ff_d_23_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_1_s
5.929
=====
HOLD
0.338
5.930
5.592
u_v9958/u_video_out/u_double_buffer/ff_d_12_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
5.930
=====
HOLD
0.338
5.930
5.592
u_v9958/u_video_out/u_double_buffer/ff_d_10_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
5.930
=====
HOLD
0.338
5.930
5.592
u_v9958/u_video_out/u_double_buffer/ff_d_1_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
5.930
=====
HOLD
0.345
5.698
5.353
u_v9958/u_timing_control/u_sprite/u_info_collect/ff_current_plane_2_s1
5.343
5.545
u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_6_s
5.698
=====
HOLD
0.347
5.940
5.592
u_v9958/u_video_out/u_double_buffer/ff_d_9_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
5.940
=====
HOLD
0.347
5.940
5.592
u_v9958/u_color_palette/ff_vdp_g_0_s0
5.343
5.545
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s
5.940
=====
HOLD
0.347
5.940
5.592
u_v9958/u_color_palette/ff_vdp_g_0_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.940
=====
HOLD
0.350
5.942
5.592
u_v9958/u_video_out/u_double_buffer/ff_d_16_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_1_s
5.942
=====
HOLD
0.353
5.945
5.592
u_v9958/u_video_out/u_double_buffer/ff_d_15_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
5.945
=====
HOLD
0.353
5.945
5.592
u_v9958/u_video_out/u_double_buffer/ff_d_11_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
5.945
=====
HOLD
0.354
5.947
5.592
u_v9958/u_video_out/u_double_buffer/ff_d_14_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
5.947
=====
HOLD
0.356
5.948
5.592
u_v9958/u_color_palette/ff_vdp_g_6_s0
5.343
5.545
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s
5.948
=====
HOLD
0.356
5.948
5.592
u_v9958/u_color_palette/ff_vdp_g_6_s0
5.343
5.545
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s
5.948
=====
HOLD
0.356
5.948
5.592
u_v9958/u_color_palette/ff_vdp_g_5_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.948
=====
HOLD
0.356
5.948
5.592
u_v9958/u_color_palette/ff_vdp_g_5_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.948
