INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/WS/GraviTris_FPGA/GraviTris_FPGA.srcs/sources_1/new/Divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Divider'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/WS/GraviTris_FPGA/GraviTris_FPGA.srcs/sources_1/new/IO_Mapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'IO_Mapper'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/WS/GraviTris_FPGA/GraviTris_FPGA.srcs/sources_1/new/TTF_Driver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TTF_Driver'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/WS/GraviTris_FPGA/GraviTris_FPGA.ip_user_files/bd/design_1/ip/design_1_microblaze_0_1/sim/design_1_microblaze_0_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_microblaze_0_1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/WS/GraviTris_FPGA/GraviTris_FPGA.ip_user_files/bd/design_1/ip/design_1_dlmb_v10_1/sim/design_1_dlmb_v10_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_dlmb_v10_1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/WS/GraviTris_FPGA/GraviTris_FPGA.ip_user_files/bd/design_1/ip/design_1_ilmb_v10_1/sim/design_1_ilmb_v10_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_ilmb_v10_1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/WS/GraviTris_FPGA/GraviTris_FPGA.ip_user_files/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_1/sim/design_1_dlmb_bram_if_cntlr_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_dlmb_bram_if_cntlr_1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/WS/GraviTris_FPGA/GraviTris_FPGA.ip_user_files/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_1/sim/design_1_ilmb_bram_if_cntlr_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_ilmb_bram_if_cntlr_1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/WS/GraviTris_FPGA/GraviTris_FPGA.ip_user_files/bd/design_1/ip/design_1_microblaze_0_axi_intc_0/sim/design_1_microblaze_0_axi_intc_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_microblaze_0_axi_intc_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/WS/GraviTris_FPGA/GraviTris_FPGA.ip_user_files/bd/design_1/ip/design_1_mdm_1_1/sim/design_1_mdm_1_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_mdm_1_1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/WS/GraviTris_FPGA/GraviTris_FPGA.ip_user_files/bd/design_1/ip/design_1_rst_clk_wiz_0_100M_0/sim/design_1_rst_clk_wiz_0_100M_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_rst_clk_wiz_0_100M_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/WS/GraviTris_FPGA/GraviTris_FPGA.ip_user_files/bd/design_1/ip/design_1_Divider_0_0/sim/design_1_Divider_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_Divider_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/WS/GraviTris_FPGA/GraviTris_FPGA.ip_user_files/bd/design_1/ip/design_1_axi_uartlite_0_0/sim/design_1_axi_uartlite_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_axi_uartlite_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/WS/GraviTris_FPGA/GraviTris_FPGA.ip_user_files/bd/design_1/ip/design_1_IO_Mapper_0_0/sim/design_1_IO_Mapper_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_IO_Mapper_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/WS/GraviTris_FPGA/GraviTris_FPGA.ip_user_files/bd/design_1/ip/design_1_TTF_Driver_0_0/sim/design_1_TTF_Driver_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_TTF_Driver_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/WS/GraviTris_FPGA/GraviTris_FPGA.ip_user_files/bd/design_1/ip/design_1_axi_gpio_0_0/sim/design_1_axi_gpio_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_axi_gpio_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/WS/GraviTris_FPGA/GraviTris_FPGA.ip_user_files/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/sim/design_1_axi_bram_ctrl_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_axi_bram_ctrl_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/WS/GraviTris_FPGA/GraviTris_FPGA.ip_user_files/bd/design_1/sim/design_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'm00_couplers_imp_8RVYHO'
INFO: [VRFC 10-3107] analyzing entity 'm01_couplers_imp_1UTB3Y5'
INFO: [VRFC 10-3107] analyzing entity 'm02_couplers_imp_7ANRHB'
INFO: [VRFC 10-3107] analyzing entity 'm03_couplers_imp_1W07O72'
INFO: [VRFC 10-3107] analyzing entity 'microblaze_0_local_memory_imp_1K0VQXK'
INFO: [VRFC 10-3107] analyzing entity 's00_couplers_imp_1RZP34U'
INFO: [VRFC 10-3107] analyzing entity 'design_1_microblaze_0_axi_periph_0'
INFO: [VRFC 10-3107] analyzing entity 'design_1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/WS/GraviTris_FPGA/GraviTris_FPGA.srcs/sim_1/new/GraviTris_FPGA_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'GraviTris_FPGA_tb'
