# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../fsm_test.srcs/sources_1/new/sol_counter.vhd" \
"../../../../fsm_test.srcs/sim_1/new/sol_counter_tb.vhd" \

# Do not sort compile order
nosort
