OpenROAD autotuner-v1-2861-g832b18e7 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ORD-0030] Using 16 thread(s).
detailed_route arguments: -bottom_routing_layer M2 -top_routing_layer M7 -save_guide_updates -verbose 1 -drc_report_iter_step 5
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0140] SpacingRange unsupported.
[WARNING DRT-0145] New SPACINGTABLE PARALLELRUNLENGTH overrides old SPACING rule.
[WARNING DRT-0145] New SPACINGTABLE PARALLELRUNLENGTH overrides old SPACING rule.
[WARNING DRT-0145] New SPACINGTABLE PARALLELRUNLENGTH overrides old SPACING rule.
[WARNING DRT-0145] New SPACINGTABLE PARALLELRUNLENGTH overrides old SPACING rule.

Units:                1000
Number of layers:     21
Number of macros:     212
Number of vias:       9
Number of viarulegen: 11

[INFO DRT-0150] Reading design.

Design:                   ibex_core
Die area:                 ( 0 0 ) ( 78526 78526 )
Number of track patterns: 32
Number of DEF vias:       0
Number of components:     53718
Number of terminals:      264
Number of snets:          2
Number of nets:           19513

[WARNING DRT-0422] No routing tracks pass through the center of Term boot_addr_i[0]
[WARNING DRT-0422] No routing tracks pass through the center of Term boot_addr_i[10]
[WARNING DRT-0422] No routing tracks pass through the center of Term boot_addr_i[11]
[WARNING DRT-0422] No routing tracks pass through the center of Term boot_addr_i[12]
[WARNING DRT-0422] No routing tracks pass through the center of Term boot_addr_i[14]
[WARNING DRT-0422] No routing tracks pass through the center of Term boot_addr_i[15]
[WARNING DRT-0422] No routing tracks pass through the center of Term boot_addr_i[16]
[WARNING DRT-0422] No routing tracks pass through the center of Term boot_addr_i[18]
[WARNING DRT-0422] No routing tracks pass through the center of Term boot_addr_i[19]
[WARNING DRT-0422] No routing tracks pass through the center of Term boot_addr_i[1]
[WARNING DRT-0422] No routing tracks pass through the center of Term boot_addr_i[20]
[WARNING DRT-0422] No routing tracks pass through the center of Term boot_addr_i[21]
[WARNING DRT-0422] No routing tracks pass through the center of Term boot_addr_i[22]
[WARNING DRT-0422] No routing tracks pass through the center of Term boot_addr_i[25]
[WARNING DRT-0422] No routing tracks pass through the center of Term boot_addr_i[26]
[WARNING DRT-0422] No routing tracks pass through the center of Term boot_addr_i[28]
[WARNING DRT-0422] No routing tracks pass through the center of Term boot_addr_i[2]
[WARNING DRT-0422] No routing tracks pass through the center of Term boot_addr_i[30]
[WARNING DRT-0422] No routing tracks pass through the center of Term boot_addr_i[31]
[WARNING DRT-0422] No routing tracks pass through the center of Term boot_addr_i[3]
[WARNING DRT-0422] No routing tracks pass through the center of Term boot_addr_i[4]
[WARNING DRT-0422] No routing tracks pass through the center of Term boot_addr_i[5]
[WARNING DRT-0422] No routing tracks pass through the center of Term boot_addr_i[6]
[WARNING DRT-0422] No routing tracks pass through the center of Term boot_addr_i[7]
[WARNING DRT-0422] No routing tracks pass through the center of Term boot_addr_i[8]
[WARNING DRT-0422] No routing tracks pass through the center of Term boot_addr_i[9]
[WARNING DRT-0422] No routing tracks pass through the center of Term core_sleep_o
[WARNING DRT-0422] No routing tracks pass through the center of Term data_addr_o[13]
[WARNING DRT-0422] No routing tracks pass through the center of Term data_addr_o[14]
[WARNING DRT-0422] No routing tracks pass through the center of Term data_addr_o[15]
[WARNING DRT-0422] No routing tracks pass through the center of Term data_addr_o[17]
[WARNING DRT-0422] No routing tracks pass through the center of Term data_addr_o[18]
[WARNING DRT-0422] No routing tracks pass through the center of Term data_addr_o[28]
[WARNING DRT-0422] No routing tracks pass through the center of Term data_addr_o[29]
[WARNING DRT-0422] No routing tracks pass through the center of Term data_addr_o[2]
[WARNING DRT-0422] No routing tracks pass through the center of Term data_addr_o[30]
[WARNING DRT-0422] No routing tracks pass through the center of Term data_addr_o[3]
[WARNING DRT-0422] No routing tracks pass through the center of Term data_addr_o[4]
[WARNING DRT-0422] No routing tracks pass through the center of Term data_addr_o[5]
[WARNING DRT-0422] No routing tracks pass through the center of Term data_addr_o[6]
[WARNING DRT-0422] No routing tracks pass through the center of Term data_addr_o[8]
[WARNING DRT-0422] No routing tracks pass through the center of Term data_be_o[0]
[WARNING DRT-0422] No routing tracks pass through the center of Term data_be_o[1]
[WARNING DRT-0422] No routing tracks pass through the center of Term data_be_o[2]
[WARNING DRT-0422] No routing tracks pass through the center of Term data_be_o[3]
[WARNING DRT-0422] No routing tracks pass through the center of Term data_err_i
[WARNING DRT-0422] No routing tracks pass through the center of Term data_gnt_i
[WARNING DRT-0422] No routing tracks pass through the center of Term data_rdata_i[0]
[WARNING DRT-0422] No routing tracks pass through the center of Term data_rdata_i[10]
[WARNING DRT-0422] No routing tracks pass through the center of Term data_rdata_i[16]
[WARNING DRT-0422] No routing tracks pass through the center of Term data_rdata_i[18]
[WARNING DRT-0422] No routing tracks pass through the center of Term data_rdata_i[24]
[WARNING DRT-0422] No routing tracks pass through the center of Term data_rdata_i[26]
[WARNING DRT-0422] No routing tracks pass through the center of Term data_rdata_i[2]
[WARNING DRT-0422] No routing tracks pass through the center of Term data_rdata_i[8]
[WARNING DRT-0422] No routing tracks pass through the center of Term data_req_o
[WARNING DRT-0422] No routing tracks pass through the center of Term data_rvalid_i
[WARNING DRT-0422] No routing tracks pass through the center of Term data_wdata_o[0]
[WARNING DRT-0422] No routing tracks pass through the center of Term data_wdata_o[10]
[WARNING DRT-0422] No routing tracks pass through the center of Term data_wdata_o[11]
[WARNING DRT-0422] No routing tracks pass through the center of Term data_wdata_o[12]
[WARNING DRT-0422] No routing tracks pass through the center of Term data_wdata_o[13]
[WARNING DRT-0422] No routing tracks pass through the center of Term data_wdata_o[14]
[WARNING DRT-0422] No routing tracks pass through the center of Term data_wdata_o[15]
[WARNING DRT-0422] No routing tracks pass through the center of Term data_wdata_o[16]
[WARNING DRT-0422] No routing tracks pass through the center of Term data_wdata_o[17]
[WARNING DRT-0422] No routing tracks pass through the center of Term data_wdata_o[18]
[WARNING DRT-0422] No routing tracks pass through the center of Term data_wdata_o[19]
[WARNING DRT-0422] No routing tracks pass through the center of Term data_wdata_o[1]
[WARNING DRT-0422] No routing tracks pass through the center of Term data_wdata_o[20]
[WARNING DRT-0422] No routing tracks pass through the center of Term data_wdata_o[21]
[WARNING DRT-0422] No routing tracks pass through the center of Term data_wdata_o[22]
[WARNING DRT-0422] No routing tracks pass through the center of Term data_wdata_o[23]
[WARNING DRT-0422] No routing tracks pass through the center of Term data_wdata_o[24]
[WARNING DRT-0422] No routing tracks pass through the center of Term data_wdata_o[25]
[WARNING DRT-0422] No routing tracks pass through the center of Term data_wdata_o[26]
[WARNING DRT-0422] No routing tracks pass through the center of Term data_wdata_o[27]
[WARNING DRT-0422] No routing tracks pass through the center of Term data_wdata_o[28]
[WARNING DRT-0422] No routing tracks pass through the center of Term data_wdata_o[29]
[WARNING DRT-0422] No routing tracks pass through the center of Term data_wdata_o[2]
[WARNING DRT-0422] No routing tracks pass through the center of Term data_wdata_o[30]
[WARNING DRT-0422] No routing tracks pass through the center of Term data_wdata_o[31]
[WARNING DRT-0422] No routing tracks pass through the center of Term data_wdata_o[3]
[WARNING DRT-0422] No routing tracks pass through the center of Term data_wdata_o[4]
[WARNING DRT-0422] No routing tracks pass through the center of Term data_wdata_o[5]
[WARNING DRT-0422] No routing tracks pass through the center of Term data_wdata_o[6]
[WARNING DRT-0422] No routing tracks pass through the center of Term data_wdata_o[7]
[WARNING DRT-0422] No routing tracks pass through the center of Term data_wdata_o[8]
[WARNING DRT-0422] No routing tracks pass through the center of Term data_wdata_o[9]
[WARNING DRT-0422] No routing tracks pass through the center of Term debug_req_i
[WARNING DRT-0422] No routing tracks pass through the center of Term fetch_enable_i
[WARNING DRT-0422] No routing tracks pass through the center of Term hart_id_i[10]
[WARNING DRT-0422] No routing tracks pass through the center of Term hart_id_i[14]
[WARNING DRT-0422] No routing tracks pass through the center of Term hart_id_i[22]
[WARNING DRT-0422] No routing tracks pass through the center of Term hart_id_i[28]
[WARNING DRT-0422] No routing tracks pass through the center of Term hart_id_i[6]
[WARNING DRT-0422] No routing tracks pass through the center of Term hart_id_i[9]
[WARNING DRT-0422] No routing tracks pass through the center of Term instr_addr_o[10]
[WARNING DRT-0422] No routing tracks pass through the center of Term instr_addr_o[11]
[WARNING DRT-0422] No routing tracks pass through the center of Term instr_addr_o[12]
[WARNING DRT-0422] No routing tracks pass through the center of Term instr_addr_o[13]
[WARNING DRT-0422] No routing tracks pass through the center of Term instr_addr_o[14]
[WARNING DRT-0422] No routing tracks pass through the center of Term instr_addr_o[15]
[WARNING DRT-0422] No routing tracks pass through the center of Term instr_addr_o[16]
[WARNING DRT-0422] No routing tracks pass through the center of Term instr_addr_o[17]
[WARNING DRT-0422] No routing tracks pass through the center of Term instr_addr_o[18]
[WARNING DRT-0422] No routing tracks pass through the center of Term instr_addr_o[19]
[WARNING DRT-0422] No routing tracks pass through the center of Term instr_addr_o[20]
[WARNING DRT-0422] No routing tracks pass through the center of Term instr_addr_o[21]
[WARNING DRT-0422] No routing tracks pass through the center of Term instr_addr_o[22]
[WARNING DRT-0422] No routing tracks pass through the center of Term instr_addr_o[23]
[WARNING DRT-0422] No routing tracks pass through the center of Term instr_addr_o[24]
[WARNING DRT-0422] No routing tracks pass through the center of Term instr_addr_o[25]
[WARNING DRT-0422] No routing tracks pass through the center of Term instr_addr_o[26]
[WARNING DRT-0422] No routing tracks pass through the center of Term instr_addr_o[27]
[WARNING DRT-0422] No routing tracks pass through the center of Term instr_addr_o[28]
[WARNING DRT-0422] No routing tracks pass through the center of Term instr_addr_o[29]
[WARNING DRT-0422] No routing tracks pass through the center of Term instr_addr_o[2]
[WARNING DRT-0422] No routing tracks pass through the center of Term instr_addr_o[30]
[WARNING DRT-0422] No routing tracks pass through the center of Term instr_addr_o[31]
[WARNING DRT-0422] No routing tracks pass through the center of Term instr_addr_o[3]
[WARNING DRT-0422] No routing tracks pass through the center of Term instr_addr_o[4]
[WARNING DRT-0422] No routing tracks pass through the center of Term instr_addr_o[5]
[WARNING DRT-0422] No routing tracks pass through the center of Term instr_addr_o[6]
[WARNING DRT-0422] No routing tracks pass through the center of Term instr_addr_o[7]
[WARNING DRT-0422] No routing tracks pass through the center of Term instr_addr_o[8]
[WARNING DRT-0422] No routing tracks pass through the center of Term instr_addr_o[9]
[WARNING DRT-0422] No routing tracks pass through the center of Term instr_err_i
[WARNING DRT-0422] No routing tracks pass through the center of Term instr_gnt_i
[WARNING DRT-0422] No routing tracks pass through the center of Term instr_rdata_i[0]
[WARNING DRT-0422] No routing tracks pass through the center of Term instr_rdata_i[10]
[WARNING DRT-0422] No routing tracks pass through the center of Term instr_rdata_i[11]
[WARNING DRT-0422] No routing tracks pass through the center of Term instr_rdata_i[12]
[WARNING DRT-0422] No routing tracks pass through the center of Term instr_rdata_i[13]
[WARNING DRT-0422] No routing tracks pass through the center of Term instr_rdata_i[14]
[WARNING DRT-0422] No routing tracks pass through the center of Term instr_rdata_i[15]
[WARNING DRT-0422] No routing tracks pass through the center of Term instr_rdata_i[16]
[WARNING DRT-0422] No routing tracks pass through the center of Term instr_rdata_i[17]
[WARNING DRT-0422] No routing tracks pass through the center of Term instr_rdata_i[18]
[WARNING DRT-0422] No routing tracks pass through the center of Term instr_rdata_i[19]
[WARNING DRT-0422] No routing tracks pass through the center of Term instr_rdata_i[1]
[WARNING DRT-0422] No routing tracks pass through the center of Term instr_rdata_i[20]
[WARNING DRT-0422] No routing tracks pass through the center of Term instr_rdata_i[21]
[WARNING DRT-0422] No routing tracks pass through the center of Term instr_rdata_i[22]
[WARNING DRT-0422] No routing tracks pass through the center of Term instr_rdata_i[23]
[WARNING DRT-0422] No routing tracks pass through the center of Term instr_rdata_i[24]
[WARNING DRT-0422] No routing tracks pass through the center of Term instr_rdata_i[25]
[WARNING DRT-0422] No routing tracks pass through the center of Term instr_rdata_i[26]
[WARNING DRT-0422] No routing tracks pass through the center of Term instr_rdata_i[27]
[WARNING DRT-0422] No routing tracks pass through the center of Term instr_rdata_i[28]
[WARNING DRT-0422] No routing tracks pass through the center of Term instr_rdata_i[29]
[WARNING DRT-0422] No routing tracks pass through the center of Term instr_rdata_i[2]
[WARNING DRT-0422] No routing tracks pass through the center of Term instr_rdata_i[30]
[WARNING DRT-0422] No routing tracks pass through the center of Term instr_rdata_i[31]
[WARNING DRT-0422] No routing tracks pass through the center of Term instr_rdata_i[3]
[WARNING DRT-0422] No routing tracks pass through the center of Term instr_rdata_i[4]
[WARNING DRT-0422] No routing tracks pass through the center of Term instr_rdata_i[5]
[WARNING DRT-0422] No routing tracks pass through the center of Term instr_rdata_i[6]
[WARNING DRT-0422] No routing tracks pass through the center of Term instr_rdata_i[7]
[WARNING DRT-0422] No routing tracks pass through the center of Term instr_rdata_i[8]
[WARNING DRT-0422] No routing tracks pass through the center of Term instr_rdata_i[9]
[WARNING DRT-0422] No routing tracks pass through the center of Term instr_req_o
[WARNING DRT-0422] No routing tracks pass through the center of Term instr_rvalid_i
[WARNING DRT-0422] No routing tracks pass through the center of Term test_en_i
[WARNING DRT-0240] CUT layer V3 does not have square single-cut via, cut layer width may be set incorrectly.
[WARNING DRT-0240] CUT layer V5 does not have square single-cut via, cut layer width may be set incorrectly.
[INFO DRT-0167] List of default vias:
  Layer V2
    default via: VIA23
  Layer V3
    default via: VIA34
  Layer V4
    default via: VIA45
  Layer V5
    default via: VIA56
  Layer V6
    default via: VIA67
  Layer V7
    default via: VIA78
  Layer V8
    default via: VIA89
  Layer V9
    default via: VIA9Pad
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
  Complete 10000 instances.
  Complete 20000 instances.
  Complete 30000 instances.
  Complete 40000 instances.
  Complete 50000 instances.
[INFO DRT-0164] Number of unique instances = 356.
[INFO DRT-0168] Init region query.
[INFO DRT-0018]   Complete 10000 insts.
[INFO DRT-0018]   Complete 20000 insts.
[INFO DRT-0018]   Complete 30000 insts.
[INFO DRT-0018]   Complete 40000 insts.
[INFO DRT-0018]   Complete 50000 insts.
[INFO DRT-0024]   Complete Active.
[INFO DRT-0024]   Complete V0.
[INFO DRT-0024]   Complete M1.
[INFO DRT-0024]   Complete V1.
[INFO DRT-0024]   Complete M2.
[INFO DRT-0024]   Complete V2.
[INFO DRT-0024]   Complete M3.
[INFO DRT-0024]   Complete V3.
[INFO DRT-0024]   Complete M4.
[INFO DRT-0024]   Complete V4.
[INFO DRT-0024]   Complete M5.
[INFO DRT-0024]   Complete V5.
[INFO DRT-0024]   Complete M6.
[INFO DRT-0024]   Complete V6.
[INFO DRT-0024]   Complete M7.
[INFO DRT-0024]   Complete V7.
[INFO DRT-0024]   Complete M8.
[INFO DRT-0024]   Complete V8.
[INFO DRT-0024]   Complete M9.
[INFO DRT-0024]   Complete V9.
[INFO DRT-0024]   Complete Pad.
[INFO DRT-0033] Active shape region query size = 0.
[INFO DRT-0033] V0 shape region query size = 0.
[INFO DRT-0033] M1 shape region query size = 455455.
[INFO DRT-0033] V1 shape region query size = 612286.
[INFO DRT-0033] M2 shape region query size = 27818.
[INFO DRT-0033] V2 shape region query size = 11592.
[INFO DRT-0033] M3 shape region query size = 23184.
[INFO DRT-0033] V3 shape region query size = 7728.
[INFO DRT-0033] M4 shape region query size = 19420.
[INFO DRT-0033] V4 shape region query size = 7728.
[INFO DRT-0033] M5 shape region query size = 8312.
[INFO DRT-0033] V5 shape region query size = 784.
[INFO DRT-0033] M6 shape region query size = 420.
[INFO DRT-0033] V6 shape region query size = 0.
[INFO DRT-0033] M7 shape region query size = 0.
[INFO DRT-0033] V7 shape region query size = 0.
[INFO DRT-0033] M8 shape region query size = 0.
[INFO DRT-0033] V8 shape region query size = 0.
[INFO DRT-0033] M9 shape region query size = 0.
[INFO DRT-0033] V9 shape region query size = 0.
[INFO DRT-0033] Pad shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0076]   Complete 300 pins.
[INFO DRT-0076]   Complete 400 pins.
[INFO DRT-0076]   Complete 500 pins.
[INFO DRT-0076]   Complete 600 pins.
[INFO DRT-0076]   Complete 700 pins.
[INFO DRT-0076]   Complete 800 pins.
[INFO DRT-0076]   Complete 900 pins.
[INFO DRT-0077]   Complete 1000 pins.
[INFO DRT-0078]   Complete 1255 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 324 unique inst patterns.
[INFO DRT-0082]   Complete 1000 groups.
[INFO DRT-0082]   Complete 2000 groups.
[INFO DRT-0082]   Complete 3000 groups.
[INFO DRT-0082]   Complete 4000 groups.
[INFO DRT-0082]   Complete 5000 groups.
[INFO DRT-0082]   Complete 6000 groups.
[INFO DRT-0082]   Complete 7000 groups.
[INFO DRT-0082]   Complete 8000 groups.
[INFO DRT-0082]   Complete 9000 groups.
[INFO DRT-0083]   Complete 10000 groups.
[INFO DRT-0084]   Complete 18683 groups.
#scanned instances     = 53718
#unique  instances     = 342
#stdCellGenAp          = 11238
#stdCellValidPlanarAp  = 138
#stdCellValidViaAp     = 9192
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 64099
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:35, elapsed time = 00:00:02, memory = 349.53 (MB), peak = 353.35 (MB)
[INFO DRT-0156] guideIn read 100000 guides.

Number of guides:     189616

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 145 STEP 540 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 145 STEP 540 ;
[INFO DRT-0026]   Complete 10000 origin guides.
[INFO DRT-0026]   Complete 20000 origin guides.
[INFO DRT-0026]   Complete 30000 origin guides.
[INFO DRT-0026]   Complete 40000 origin guides.
[INFO DRT-0026]   Complete 50000 origin guides.
[INFO DRT-0026]   Complete 60000 origin guides.
[INFO DRT-0026]   Complete 70000 origin guides.
[INFO DRT-0026]   Complete 80000 origin guides.
[INFO DRT-0026]   Complete 90000 origin guides.
[INFO DRT-0027]   Complete 100000 origin guides.
[INFO DRT-0028]   Complete Active.
[INFO DRT-0028]   Complete V0.
[INFO DRT-0028]   Complete M1.
[INFO DRT-0028]   Complete V1.
[INFO DRT-0028]   Complete M2.
[INFO DRT-0028]   Complete V2.
[INFO DRT-0028]   Complete M3.
[INFO DRT-0028]   Complete V3.
[INFO DRT-0028]   Complete M4.
[INFO DRT-0028]   Complete V4.
[INFO DRT-0028]   Complete M5.
[INFO DRT-0028]   Complete V5.
[INFO DRT-0028]   Complete M6.
[INFO DRT-0028]   Complete V6.
[INFO DRT-0028]   Complete M7.
[INFO DRT-0028]   Complete V7.
[INFO DRT-0028]   Complete M8.
[INFO DRT-0028]   Complete V8.
[INFO DRT-0028]   Complete M9.
[INFO DRT-0028]   Complete V9.
[INFO DRT-0028]   Complete Pad.
  complete 10000 nets.
[INFO DRT-0178] Init guide query.
[INFO DRT-0029]   Complete 10000 nets (guide).
[INFO DRT-0035]   Complete Active (guide).
[INFO DRT-0035]   Complete V0 (guide).
[INFO DRT-0035]   Complete M1 (guide).
[INFO DRT-0035]   Complete V1 (guide).
[INFO DRT-0035]   Complete M2 (guide).
[INFO DRT-0035]   Complete V2 (guide).
[INFO DRT-0035]   Complete M3 (guide).
[INFO DRT-0035]   Complete V3 (guide).
[INFO DRT-0035]   Complete M4 (guide).
[INFO DRT-0035]   Complete V4 (guide).
[INFO DRT-0035]   Complete M5 (guide).
[INFO DRT-0035]   Complete V5 (guide).
[INFO DRT-0035]   Complete M6 (guide).
[INFO DRT-0035]   Complete V6 (guide).
[INFO DRT-0035]   Complete M7 (guide).
[INFO DRT-0035]   Complete V7 (guide).
[INFO DRT-0035]   Complete M8 (guide).
[INFO DRT-0035]   Complete V8 (guide).
[INFO DRT-0035]   Complete M9 (guide).
[INFO DRT-0035]   Complete V9 (guide).
[INFO DRT-0035]   Complete Pad (guide).
[INFO DRT-0036] Active guide region query size = 0.
[INFO DRT-0036] V0 guide region query size = 0.
[INFO DRT-0036] M1 guide region query size = 56385.
[INFO DRT-0036] V1 guide region query size = 0.
[INFO DRT-0036] M2 guide region query size = 53540.
[INFO DRT-0036] V2 guide region query size = 0.
[INFO DRT-0036] M3 guide region query size = 33574.
[INFO DRT-0036] V3 guide region query size = 0.
[INFO DRT-0036] M4 guide region query size = 6204.
[INFO DRT-0036] V4 guide region query size = 0.
[INFO DRT-0036] M5 guide region query size = 1687.
[INFO DRT-0036] V5 guide region query size = 0.
[INFO DRT-0036] M6 guide region query size = 256.
[INFO DRT-0036] V6 guide region query size = 0.
[INFO DRT-0036] M7 guide region query size = 49.
[INFO DRT-0036] V7 guide region query size = 0.
[INFO DRT-0036] M8 guide region query size = 0.
[INFO DRT-0036] V8 guide region query size = 0.
[INFO DRT-0036] M9 guide region query size = 0.
[INFO DRT-0036] V9 guide region query size = 0.
[INFO DRT-0036] Pad guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 91695 vertical wires in 3 frboxes and 60000 horizontal wires in 3 frboxes.
[INFO DRT-0186] Done with 9251 vertical wires in 3 frboxes and 11631 horizontal wires in 3 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:07, elapsed time = 00:00:03, memory = 961.84 (MB), peak = 961.84 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 961.84 (MB), peak = 961.84 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:03, memory = 1966.71 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:07, memory = 2598.14 (MB).
    Completing 30% with 761 violations.
    elapsed time = 00:00:10, memory = 3060.12 (MB).
    Completing 40% with 761 violations.
    elapsed time = 00:00:16, memory = 3075.70 (MB).
    Completing 50% with 761 violations.
    elapsed time = 00:00:19, memory = 3099.51 (MB).
    Completing 60% with 1620 violations.
    elapsed time = 00:00:25, memory = 3418.92 (MB).
    Completing 70% with 1620 violations.
    elapsed time = 00:00:31, memory = 3609.71 (MB).
    Completing 80% with 2406 violations.
    elapsed time = 00:00:37, memory = 3687.87 (MB).
    Completing 90% with 2406 violations.
    elapsed time = 00:00:44, memory = 3711.80 (MB).
    Completing 100% with 3126 violations.
    elapsed time = 00:00:52, memory = 3132.91 (MB).
[INFO DRT-0199]   Number of violations = 12295.
Viol/Layer          M1     V1     M2     V2     M3     V3     M4     V4     M5     V5     M6
Corner Spacing       7      0      1      0      1      0      1      0      0      0      0
Cut Spacing          0      0      0     18      0      0      0      0      0      0      0
CutSpcTbl            0      0      0      0      0     56      0     13      0      3      0
EOL                  0      0    214      0      8      0      6      0      1      0      0
Metal Spacing      356      0     73      0    199      0     19      0      7      0      0
NS Metal            30      0      0      0      0      0      1      0      0      0      0
Recheck              2      0   5239      0   3245      0    611      0     67      0      5
Rect Only            0      0      0      0      4      0     27      0      0      0      0
Short               19      1    229      7     26      2      7     10      9      1      9
eolKeepOut           0      0   1672      0     57      0     29      0      3      0      0
[INFO DRT-0267] cpu time = 00:12:07, elapsed time = 00:00:52, memory = 3483.85 (MB), peak = 3826.20 (MB)
Total wire length = 89914 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 22808 um.
Total wire length on LAYER M3 = 37380 um.
Total wire length on LAYER M4 = 18694 um.
Total wire length on LAYER M5 = 9122 um.
Total wire length on LAYER M6 = 1391 um.
Total wire length on LAYER M7 = 517 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 188595.
Up-via summary (total 188595):.

-----------------
 Active         0
     M1     60851
     M2    106673
     M3     17096
     M4      3415
     M5       441
     M6       119
     M7         0
     M8         0
     M9         0
-----------------
           188595


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 12295 violations.
    elapsed time = 00:00:04, memory = 4206.29 (MB).
    Completing 20% with 12295 violations.
    elapsed time = 00:00:10, memory = 4324.25 (MB).
    Completing 30% with 8038 violations.
    elapsed time = 00:00:13, memory = 4219.22 (MB).
    Completing 40% with 8038 violations.
    elapsed time = 00:00:20, memory = 4372.88 (MB).
    Completing 50% with 8038 violations.
    elapsed time = 00:00:25, memory = 4010.42 (MB).
    Completing 60% with 5338 violations.
    elapsed time = 00:00:30, memory = 4217.29 (MB).
    Completing 70% with 5338 violations.
    elapsed time = 00:00:36, memory = 4424.34 (MB).
    Completing 80% with 2504 violations.
    elapsed time = 00:00:41, memory = 4328.48 (MB).
    Completing 90% with 2504 violations.
    elapsed time = 00:00:47, memory = 4433.66 (MB).
    Completing 100% with 550 violations.
    elapsed time = 00:00:54, memory = 3758.43 (MB).
[INFO DRT-0199]   Number of violations = 1090.
Viol/Layer          M1     M2     M3     V3     M4     V4     M5     M6     M7
CutSpcTbl            0      0      0      6      0      3      0      0      0
EOL                  0     45      3      0      2      0      1      0      0
Metal Spacing       47     16     76      0      0      0      0      0      0
Recheck              0    228     17      0    239      0     51      3      2
Short                1     25      4      0      0      0      0      0      0
eolKeepOut           0    303      9      0      6      0      3      0      0
[INFO DRT-0267] cpu time = 00:13:03, elapsed time = 00:00:54, memory = 3764.36 (MB), peak = 4515.12 (MB)
Total wire length = 89374 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 22479 um.
Total wire length on LAYER M3 = 37098 um.
Total wire length on LAYER M4 = 18750 um.
Total wire length on LAYER M5 = 9141 um.
Total wire length on LAYER M6 = 1390 um.
Total wire length on LAYER M7 = 513 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 185255.
Up-via summary (total 185255):.

-----------------
 Active         0
     M1     60847
     M2    103719
     M3     16575
     M4      3570
     M5       439
     M6       105
     M7         0
     M8         0
     M9         0
-----------------
           185255


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 1090 violations.
    elapsed time = 00:00:03, memory = 4409.55 (MB).
    Completing 20% with 1090 violations.
    elapsed time = 00:00:10, memory = 4391.57 (MB).
    Completing 30% with 773 violations.
    elapsed time = 00:00:14, memory = 4451.63 (MB).
    Completing 40% with 773 violations.
    elapsed time = 00:00:20, memory = 4503.20 (MB).
    Completing 50% with 773 violations.
    elapsed time = 00:00:25, memory = 3764.36 (MB).
    Completing 60% with 588 violations.
    elapsed time = 00:00:30, memory = 4448.80 (MB).
    Completing 70% with 588 violations.
    elapsed time = 00:00:35, memory = 4458.59 (MB).
    Completing 80% with 491 violations.
    elapsed time = 00:00:37, memory = 3840.14 (MB).
    Completing 90% with 491 violations.
    elapsed time = 00:00:42, memory = 4536.71 (MB).
    Completing 100% with 381 violations.
    elapsed time = 00:00:46, memory = 3764.36 (MB).
[INFO DRT-0199]   Number of violations = 911.
Viol/Layer          M1     M2     M3     V3     M4     V4     M5     M6     M7
CutSpcTbl            0      0      0      5      0      1      0      0      0
EOL                  0     28      0      0      0      0      0      0      0
Metal Spacing       37      6     60      0      0      0      0      0      0
Recheck              0    217     23      0    225      0     84      3      5
Short                3     22      2      0      0      0      0      0      0
eolKeepOut           0    190      0      0      0      0      0      0      0
[INFO DRT-0267] cpu time = 00:11:14, elapsed time = 00:00:47, memory = 3773.38 (MB), peak = 4560.68 (MB)
Total wire length = 89178 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 22523 um.
Total wire length on LAYER M3 = 36971 um.
Total wire length on LAYER M4 = 18643 um.
Total wire length on LAYER M5 = 9136 um.
Total wire length on LAYER M6 = 1389 um.
Total wire length on LAYER M7 = 513 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 184178.
Up-via summary (total 184178):.

-----------------
 Active         0
     M1     60846
     M2    103031
     M3     16187
     M4      3583
     M5       423
     M6       108
     M7         0
     M8         0
     M9         0
-----------------
           184178


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 911 violations.
    elapsed time = 00:00:01, memory = 4351.09 (MB).
    Completing 20% with 911 violations.
    elapsed time = 00:00:05, memory = 4445.18 (MB).
    Completing 30% with 690 violations.
    elapsed time = 00:00:06, memory = 3785.75 (MB).
    Completing 40% with 690 violations.
    elapsed time = 00:00:09, memory = 4482.30 (MB).
    Completing 50% with 690 violations.
    elapsed time = 00:00:11, memory = 4135.57 (MB).
    Completing 60% with 550 violations.
    elapsed time = 00:00:14, memory = 4392.33 (MB).
    Completing 70% with 550 violations.
    elapsed time = 00:00:17, memory = 4504.50 (MB).
    Completing 80% with 202 violations.
    elapsed time = 00:00:19, memory = 3917.74 (MB).
    Completing 90% with 202 violations.
    elapsed time = 00:00:21, memory = 4509.39 (MB).
    Completing 100% with 17 violations.
    elapsed time = 00:00:24, memory = 3785.77 (MB).
[INFO DRT-0199]   Number of violations = 18.
Viol/Layer          M2     M3     M4
EOL                  2      0      0
Metal Spacing        1      2      0
Recheck              0      1      0
Short                2      0      1
eolKeepOut           9      0      0
[INFO DRT-0267] cpu time = 00:05:31, elapsed time = 00:00:25, memory = 3785.77 (MB), peak = 4577.18 (MB)
Total wire length = 89166 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 22308 um.
Total wire length on LAYER M3 = 36950 um.
Total wire length on LAYER M4 = 18866 um.
Total wire length on LAYER M5 = 9143 um.
Total wire length on LAYER M6 = 1384 um.
Total wire length on LAYER M7 = 512 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 184121.
Up-via summary (total 184121):.

-----------------
 Active         0
     M1     60845
     M2    102642
     M3     16518
     M4      3592
     M5       420
     M6       104
     M7         0
     M8         0
     M9         0
-----------------
           184121


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 18 violations.
    elapsed time = 00:00:00, memory = 3785.77 (MB).
    Completing 20% with 18 violations.
    elapsed time = 00:00:00, memory = 3785.77 (MB).
    Completing 30% with 13 violations.
    elapsed time = 00:00:00, memory = 3785.77 (MB).
    Completing 40% with 13 violations.
    elapsed time = 00:00:00, memory = 3785.77 (MB).
    Completing 50% with 13 violations.
    elapsed time = 00:00:00, memory = 3785.77 (MB).
    Completing 60% with 8 violations.
    elapsed time = 00:00:01, memory = 3785.77 (MB).
    Completing 70% with 8 violations.
    elapsed time = 00:00:01, memory = 3785.77 (MB).
    Completing 80% with 6 violations.
    elapsed time = 00:00:01, memory = 3785.77 (MB).
    Completing 90% with 6 violations.
    elapsed time = 00:00:01, memory = 3785.77 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:02, memory = 3785.77 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:07, elapsed time = 00:00:02, memory = 3785.77 (MB), peak = 4577.18 (MB)
Total wire length = 89164 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 22304 um.
Total wire length on LAYER M3 = 36951 um.
Total wire length on LAYER M4 = 18868 um.
Total wire length on LAYER M5 = 9142 um.
Total wire length on LAYER M6 = 1384 um.
Total wire length on LAYER M7 = 512 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 184098.
Up-via summary (total 184098):.

-----------------
 Active         0
     M1     60845
     M2    102623
     M3     16518
     M4      3588
     M5       420
     M6       104
     M7         0
     M8         0
     M9         0
-----------------
           184098


[INFO DRT-0198] Complete detail routing.
Total wire length = 89164 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 22304 um.
Total wire length on LAYER M3 = 36951 um.
Total wire length on LAYER M4 = 18868 um.
Total wire length on LAYER M5 = 9142 um.
Total wire length on LAYER M6 = 1384 um.
Total wire length on LAYER M7 = 512 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 184098.
Up-via summary (total 184098):.

-----------------
 Active         0
     M1     60845
     M2    102623
     M3     16518
     M4      3588
     M5       420
     M6       104
     M7         0
     M8         0
     M9         0
-----------------
           184098


[INFO DRT-0267] cpu time = 00:42:04, elapsed time = 00:03:02, memory = 3785.77 (MB), peak = 4577.18 (MB)

[INFO DRT-0180] Post processing.
Elapsed time: 3:11.10[h:]min:sec. CPU time: user 2550.29 sys 19.30 (1344%). Peak memory: 4687028KB.
