package ppl.delite.framework.codegen.delite.overrides

import scala.virtualization.lms.common._
import ppl.delite.framework.ops.DeliteOpsExp
import java.io.PrintWriter
import scala.virtualization.lms.internal.{GenericNestedCodegen,GenerationFailedException}
import scala.reflect.SourceContext

trait DeliteIfThenElseExp extends IfThenElseExp with BooleanOpsExp with EqualExpBridge with DeliteOpsExp {

  this: DeliteOpsExp =>

  // there is a lot of code duplication between DeliteIfThenElse and IfThenElse in lms -- do we really need a separate DeliteIfThenElse?

  case class DeliteIfThenElse[T:Manifest](cond: Exp[Boolean], thenp: Exp[T], elsep: Exp[T], flat: Boolean) extends DeliteOpCondition[T]

  override def __ifThenElse[T:Manifest](cond: Rep[Boolean], thenp: => Rep[T], elsep: => Rep[T])(implicit ctx: SourceContext) = ifThenElse(cond, thenp, elsep, false)

  // a 'flat' if is treated like any other statement in code motion, i.e. code will not be pushed explicitly into the branches
  def flatIf[T:Manifest](cond: Rep[Boolean])(thenp: => Rep[T])(elsep: => Rep[T]) = ifThenElse(cond, thenp, elsep, true)

  def ifThenElse[T:Manifest](cond: Rep[Boolean], thenp: => Rep[T], elsep: => Rep[T], flat: Boolean): Rep[T] = cond match {
      // TODO: need to handle vars differently, this could be unsound  <--- don't understand ...
    case Const(true) => thenp
    case Const(false) => elsep
    case Def(BooleanNegate(a)) => ifThenElse(a, elsep, thenp, flat)
    case Def(NotEqual(a,b)) => ifThenElse(equals(a,b), elsep, thenp, flat)
    case _ =>
      val a = reifyEffectsHere(thenp)
      val b = reifyEffectsHere(elsep)
      val ae = summarizeEffects(a)
      val be = summarizeEffects(b)
      reflectEffect(DeliteIfThenElse(cond,a,b,flat), ae orElse be)
  }  
  

  override def mirror[A:Manifest](e: Def[A], f: Transformer)(implicit ctx: SourceContext): Exp[A] = (e match {
    case DeliteIfThenElse(c,a,b,h) => reflectPure(DeliteIfThenElse(f(c),f(a),f(b),h))(mtype(manifest[A]), ctx)
    case Reflect(DeliteIfThenElse(c,a,b,h), u, es) => reflectMirrored(Reflect(DeliteIfThenElse(f(c),f(a),f(b),h), mapOver(f,u), f(es)))(mtype(manifest[A]))
    case _ => super.mirror(e, f)
  }).asInstanceOf[Exp[A]] // why??


  override def syms(e: Any): List[Sym[Any]] = e match {
    case DeliteIfThenElse(c, t, e, h) => syms(c):::syms(t):::syms(e)
    case _ => super.syms(e)
  }

  override def boundSyms(e: Any): List[Sym[Any]] = e match {
    case DeliteIfThenElse(c, t, e, h) => effectSyms(t):::effectSyms(e)
    case _ => super.boundSyms(e)
  }

  override def symsFreq(e: Any): List[(Sym[Any], Double)] = e match {
    case DeliteIfThenElse(c, t, e, true) => freqNormal(c):::freqNormal(t):::freqNormal(e)
    case DeliteIfThenElse(c, t, e, _) => freqNormal(c):::freqCold(t):::freqCold(e)
    case _ => super.symsFreq(e)
  }

  override def aliasSyms(e: Any): List[Sym[Any]] = e match {
    case DeliteIfThenElse(c,a,b,h) => syms(a):::syms(b)
    case _ => super.aliasSyms(e)
  }

  override def containSyms(e: Any): List[Sym[Any]] = e match {
    case DeliteIfThenElse(c,a,b,h) => Nil
    case _ => super.containSyms(e)
  }

  override def extractSyms(e: Any): List[Sym[Any]] = e match {
    case DeliteIfThenElse(c,a,b,h) => Nil
    case _ => super.extractSyms(e)
  }

  override def copySyms(e: Any): List[Sym[Any]] = e match {
    case DeliteIfThenElse(c,a,b,h) => Nil // could return a,b but implied by aliasSyms
    case _ => super.copySyms(e)
  }

}

trait DeliteBaseGenIfThenElse extends GenericNestedCodegen {
  val IR: DeliteIfThenElseExp
  import IR._

}

trait DeliteScalaGenIfThenElse extends ScalaGenEffect with DeliteBaseGenIfThenElse {
  import IR._

  override def emitNode(sym: Sym[Any], rhs: Def[Any])(implicit stream: PrintWriter) = rhs match {
    /**
     * IfThenElse generates methods for each branch due to empirically discovered performance issues in the JVM
     * when generating long blocks of straight-line code in each branch.
     */
    case DeliteIfThenElse(c,a,b,h) =>
      //val save = deliteKernel
      //deliteKernel = false
      stream.println("val " + quote(sym) + " = {")
      (a,b) match {
        case (Const(()), Const(())) => stream.println("()")
        case (_, Const(())) => generateThenOnly(sym, c, a, !deliteKernel && !simpleCodegen)
        case (Const(()), _) => generateElseOnly(sym, c, b, !deliteKernel && !simpleCodegen)
        case _ => generateThenElse(sym, c, a, b, !deliteKernel && !simpleCodegen)
      }
      stream.println("}")
      //deliteKernel = save

    case _ => super.emitNode(sym, rhs)
  }

  def generateThenOnly(sym: Sym[Any], c: Exp[Any], thenb: Exp[Any], wrap: Boolean)(implicit stream: PrintWriter) = wrap match {
    case true =>  wrapMethod(sym, thenb, "thenb")
                  stream.println("if (" + quote(c) + ") {")
                  stream.println(quote(sym) + "thenb()")
                  stream.println("}")

    case false => stream.println("if (" + quote(c) + ") {")
                  emitBlock(thenb)
                  stream.println("}")
  }

  def generateElseOnly(sym: Sym[Any], c: Exp[Any], elseb: Exp[Any], wrap: Boolean)(implicit stream: PrintWriter) = wrap match {
    case true =>  wrapMethod(sym, elseb, "elseb")
                  stream.println("if (" + quote(c) + ") {}")
                  stream.println("else {")
                  stream.println(quote(sym) + "elseb()")
                  stream.println("}")

    case false => stream.println("if (" + quote(c) + ") {}")
                  stream.println("else {")
                  emitBlock(elseb)
                  stream.println("}")
  }

  def generateThenElse(sym: Sym[Any], c: Exp[Any], thenb: Exp[Any], elseb: Exp[Any], wrap: Boolean)(implicit stream: PrintWriter) = wrap match {
    case true =>  wrapMethod(sym, thenb, "thenb")
                  wrapMethod(sym, elseb, "elseb")
                  stream.println("if (" + quote(c) + ") {")
                  stream.println(quote(sym) + "thenb()")
                  stream.println("} else { ")
                  stream.println(quote(sym) + "elseb()")
                  stream.println("}")

    case false => stream.println("if (" + quote(c) + ") {")
                  emitBlock(thenb)
                  stream.println(quote(getBlockResult(thenb)))
                  stream.println("} else {")
                  emitBlock(elseb)
                  stream.println(quote(getBlockResult(elseb)))
                  stream.println("}")
  }

  def wrapMethod(sym: Sym[Any], block: Exp[Any], postfix: String)(implicit stream: PrintWriter) = {
    stream.println("def " + quote(sym) + postfix + "(): " + remap(getBlockResult(block).Type) + " = {")
    emitBlock(block)
    stream.println(quote(getBlockResult(block)))
    stream.println("}")
  }

}


trait DeliteCudaGenIfThenElse extends CudaGenEffect with DeliteBaseGenIfThenElse {
  import IR._

  override def emitNode(sym: Sym[Any], rhs: Def[Any])(implicit stream: PrintWriter) = {
    rhs match {
      case DeliteIfThenElse(c,a,b,h) =>
        // TODO: Not GPUable if the result is not primitive types (or void type).
        // Changing the reference of the output is not safe in general.
        // Consider passing the object references to the GPU kernels rather than copying by value.

        val objRetType = (!isVoidType(sym.Type)) && (!isPrimitiveType(sym.Type))
        objRetType match {
          case true => throw new GenerationFailedException("CudaGen: If-Else cannot return object type.")
          case _ =>
        }

        isVoidType(sym.Type) match {
          case true =>
            stream.println(addTab() + "if (" + quote(c) + ") {")
            tabWidth += 1
            emitBlock(a)
            tabWidth -= 1
            stream.println(addTab() + "} else {")
            tabWidth += 1
            emitBlock(b)
            tabWidth -= 1
            stream.println(addTab()+"}")
          case false =>
            stream.println(addTab() + "%s %s;".format(remap(sym.Type),quote(sym)))
            stream.println(addTab() + "if (" + quote(c) + ") {")
            tabWidth += 1
            emitBlock(a)
            stream.println(addTab() + "%s = %s;".format(quote(sym),quote(getBlockResult(a))))
            tabWidth -= 1
            stream.println(addTab() + "} else {")
            tabWidth += 1
            emitBlock(b)
            stream.println(addTab() + "%s = %s;".format(quote(sym),quote(getBlockResult(b))))
            tabWidth -= 1
            stream.println(addTab()+"}")
          }
        case _ => super.emitNode(sym, rhs)
      }
  }
}

trait DeliteOpenCLGenIfThenElse extends OpenCLGenEffect with DeliteBaseGenIfThenElse {
  import IR._

  override def emitNode(sym: Sym[Any], rhs: Def[Any])(implicit stream: PrintWriter) = {
      rhs match {
        case DeliteIfThenElse(c,a,b,h) =>
          //TODO: using if-else does not work
          remap(sym.Type) match {
            case "void" =>
              stream.println("if (" + quote(c) + ") {")
              emitBlock(a)
              stream.println("} else {")
              emitBlock(b)
              stream.println("}")
            case _ =>
              stream.println("%s %s;".format(remap(sym.Type),quote(sym)))
              stream.println("if (" + quote(c) + ") {")
              emitBlock(a)
              stream.println("%s = %s;".format(quote(sym),quote(getBlockResult(a))))
              stream.println("} else {")
              emitBlock(b)
              stream.println("%s = %s;".format(quote(sym),quote(getBlockResult(b))))
              stream.println("}")
          }
        case _ => super.emitNode(sym, rhs)
      }
    }
}

trait DeliteCGenIfThenElse extends CGenEffect with DeliteBaseGenIfThenElse {
  import IR._

  override def emitNode(sym: Sym[Any], rhs: Def[Any])(implicit stream: PrintWriter) = {
      rhs match {
        case DeliteIfThenElse(c,a,b,h) =>
          //TODO: using if-else does not work
          remap(sym.Type) match {
            case "void" =>
              stream.println("if (" + quote(c) + ") {")
              emitBlock(a)
              stream.println("} else {")
              emitBlock(b)
              stream.println("}")
            case _ =>
              stream.println("%s %s;".format(remap(sym.Type),quote(sym)))
              stream.println("if (" + quote(c) + ") {")
              emitBlock(a)
              stream.println("%s = %s;".format(quote(sym),quote(getBlockResult(a))))
              stream.println("} else {")
              emitBlock(b)
              stream.println("%s = %s;".format(quote(sym),quote(getBlockResult(b))))
              stream.println("}")
          }
          /*
          val booll = remap(sym.Type).equals("void")
          if(booll) {
            stream.println("%s %s;".format(remap(sym.Type),quote(sym)))
            stream.println("if (" + quote(c) + ") {")
            emitBlock(a)
            stream.println("%s = %s;".format(quote(sym),quote(getBlockResult(a))))
            stream.println("} else {")
            emitBlock(b)
            stream.println("%s = %s;".format(quote(sym),quote(getBlockResult(b))))
            stream.println("}")
          }
          else {
            stream.println("if (" + quote(c) + ") {")
            emitBlock(a)
            stream.println("} else {")
            emitBlock(b)
            stream.println("}")
          }
          */
        case _ => super.emitNode(sym, rhs)
      }
    }
}
