DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "IEEE"
unitName "STD_LOGIC_1164"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
(DmPackageRef
library "UNISIM"
unitName "Vcomponents"
)
(DmPackageRef
library "ieee"
unitName "std_logic_unsigned"
)
]
instances [
(Instance
name "Umd_tribuf"
duLibraryName "moduleware"
duName "tribuf"
elements [
]
mwi 1
uid 6348,0
)
(Instance
name "Ubuff0"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 6522,0
)
(Instance
name "Ugnd"
duLibraryName "moduleware"
duName "gnd"
elements [
]
mwi 1
uid 6819,0
)
(Instance
name "Uvdd"
duLibraryName "moduleware"
duName "vdd"
elements [
]
mwi 1
uid 6840,0
)
(Instance
name "Ubuff2"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 6891,0
)
(Instance
name "Uled_pulse0"
duLibraryName "utils"
duName "led_pulse"
elements [
]
mwi 0
uid 7582,0
)
(Instance
name "Uled_pulse1"
duLibraryName "utils"
duName "led_pulse"
elements [
]
mwi 0
uid 7789,0
)
(Instance
name "Uled_pulse4"
duLibraryName "utils"
duName "led_pulse"
elements [
]
mwi 0
uid 7936,0
)
(Instance
name "Uled_pulse5"
duLibraryName "utils"
duName "led_pulse"
elements [
]
mwi 0
uid 7985,0
)
(Instance
name "Uled_pulse6"
duLibraryName "utils"
duName "led_pulse"
elements [
]
mwi 0
uid 8034,0
)
(Instance
name "U_1"
duLibraryName "moduleware"
duName "inv"
elements [
]
mwi 1
uid 9167,0
)
(Instance
name "Ugmii_locallink"
duLibraryName "ethernet_v4"
duName "eth_gmii_locallink"
elements [
]
mwi 0
uid 10068,0
)
(Instance
name "Uasm8"
duLibraryName "ethernet_v4"
duName "address_swap_module_8"
elements [
]
mwi 0
uid 10121,0
)
(Instance
name "U_2"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 12072,0
)
(Instance
name "Uled_pulse2"
duLibraryName "utils"
duName "led_pulse"
elements [
]
mwi 0
uid 12286,0
)
(Instance
name "Uled_pulse3"
duLibraryName "utils"
duName "led_pulse"
elements [
]
mwi 0
uid 12323,0
)
]
embeddedInstances [
(EmbeddedInstance
name "eb1"
number "1"
)
(EmbeddedInstance
name "gen_tx_reset_emac0"
number "2"
)
]
libraryRefs [
"IEEE"
"UNISIM"
]
)
version "29.1"
appVersion "2008.1b (Build 7)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "/home/warren/slhc/hdldesigner/../hsio/hdldesigner/eth_gmii/hdl"
)
(vvPair
variable "HDSDir"
value "/home/warren/slhc/hdldesigner/../hsio/hdldesigner/eth_gmii/hds"
)
(vvPair
variable "SideDataDesignDir"
value "/home/warren/slhc/hdldesigner/../hsio/hdldesigner/eth_gmii/hds/marvell_loopback/struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "/home/warren/slhc/hdldesigner/../hsio/hdldesigner/eth_gmii/hds/marvell_loopback/struct.bd.user"
)
(vvPair
variable "SourceDir"
value "/home/warren/slhc/hdldesigner/../hsio/hdldesigner/eth_gmii/hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_config"
)
(vvPair
variable "d"
value "/home/warren/slhc/hdldesigner/../hsio/hdldesigner/eth_gmii/hds/marvell_loopback"
)
(vvPair
variable "d_logical"
value "/home/warren/slhc/hdldesigner/../hsio/hdldesigner/eth_gmii/hds/marvell_loopback"
)
(vvPair
variable "date"
value "08/12/09"
)
(vvPair
variable "day"
value "Wed"
)
(vvPair
variable "day_long"
value "Wednesday"
)
(vvPair
variable "dd"
value "12"
)
(vvPair
variable "entity_name"
value "marvell_loopback"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "group"
value "man"
)
(vvPair
variable "host"
value "pc140.hep.ucl.ac.uk"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "ethernet_v4"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/../hsio/hdldesigner/eth_gmii/sim"
)
(vvPair
variable "library_downstream_PrecisionSynthesisDataPrep"
value "$HDS_PROJECT_DIR/../hsio/hdldesigner/eth_gmii/ps"
)
(vvPair
variable "mm"
value "08"
)
(vvPair
variable "module_name"
value "marvell_loopback"
)
(vvPair
variable "month"
value "Aug"
)
(vvPair
variable "month_long"
value "August"
)
(vvPair
variable "p"
value "/home/warren/slhc/hdldesigner/../hsio/hdldesigner/eth_gmii/hds/marvell_loopback/struct.bd"
)
(vvPair
variable "p_logical"
value "/home/warren/slhc/hdldesigner/../hsio/hdldesigner/eth_gmii/hds/marvell_loopback/struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "ATLAS_Tracker_Upgrade"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "$HDS_HOME/../Modeltech/linux_x86_64"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "$HDS_HOME/../Precision/Mgc_home/bin"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "15:52:17"
)
(vvPair
variable "unit"
value "marvell_loopback"
)
(vvPair
variable "user"
value "warren"
)
(vvPair
variable "version"
value "2008.1b (Build 7)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2009"
)
(vvPair
variable "yy"
value "09"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 1925,0
optionalChildren [
*1 (Net
uid 11,0
decl (Decl
n "tx_clk"
t "std_logic"
prec "-- client interface clocking signals - EMAC0"
preAdd 0
o 42
suid 2,0
)
declText (MLText
uid 12,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "70000,124200,90000,126600"
st "-- client interface clocking signals - EMAC0
signal tx_clk                    : std_logic
"
)
)
*2 (Net
uid 13,0
decl (Decl
n "rx_clk"
t "std_logic"
o 43
suid 3,0
)
declText (MLText
uid 14,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "70000,126600,86900,127800"
st "signal rx_clk                    : std_logic
"
)
)
*3 (Net
uid 15,0
decl (Decl
n "tx_ll_data_0_i"
t "std_logic_vector"
b "(7 downto 0)"
prec "-- address swap transmitter connections - EMAC0"
preAdd 0
o 44
suid 4,0
)
declText (MLText
uid 16,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "70000,127800,97600,130200"
st "-- address swap transmitter connections - EMAC0
signal tx_ll_data_0_i            : std_logic_vector(7 downto 0)
"
)
)
*4 (Net
uid 17,0
decl (Decl
n "tx_ll_sof_n_0_i"
t "std_logic"
o 45
suid 5,0
)
declText (MLText
uid 18,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "70000,130200,88200,131400"
st "signal tx_ll_sof_n_0_i           : std_logic
"
)
)
*5 (Net
uid 19,0
decl (Decl
n "tx_ll_eof_n_0_i"
t "std_logic"
o 46
suid 6,0
)
declText (MLText
uid 20,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "70000,131400,88300,132600"
st "signal tx_ll_eof_n_0_i           : std_logic
"
)
)
*6 (Net
uid 21,0
decl (Decl
n "tx_ll_src_rdy_n_0_i"
t "std_logic"
o 47
suid 7,0
)
declText (MLText
uid 22,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "70000,132600,89100,133800"
st "signal tx_ll_src_rdy_n_0_i       : std_logic
"
)
)
*7 (Net
uid 25,0
decl (Decl
n "rx_ll_data_0_i"
t "std_logic_vector"
b "(7 downto 0)"
prec "-- address swap receiver connections - EMAC0"
preAdd 0
o 48
suid 9,0
)
declText (MLText
uid 26,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "70000,135000,97700,137400"
st "-- address swap receiver connections - EMAC0
signal rx_ll_data_0_i            : std_logic_vector(7 downto 0)
"
)
)
*8 (Net
uid 27,0
decl (Decl
n "rx_ll_sof_n_0_i"
t "std_logic"
o 49
suid 10,0
)
declText (MLText
uid 28,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "70000,137400,88300,138600"
st "signal rx_ll_sof_n_0_i           : std_logic
"
)
)
*9 (Net
uid 29,0
decl (Decl
n "rx_ll_eof_n_0_i"
t "std_logic"
o 50
suid 11,0
)
declText (MLText
uid 30,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "70000,138600,88400,139800"
st "signal rx_ll_eof_n_0_i           : std_logic
"
)
)
*10 (Net
uid 31,0
decl (Decl
n "rx_ll_src_rdy_n_0_i"
t "std_logic"
o 51
suid 12,0
)
declText (MLText
uid 32,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "70000,139800,89200,141000"
st "signal rx_ll_src_rdy_n_0_i       : std_logic
"
)
)
*11 (Net
uid 47,0
decl (Decl
n "CLIENTEMAC0TXIFGDELAY"
t "std_logic_vector"
b "(7 downto 0)"
o 52
suid 20,0
)
declText (MLText
uid 48,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "70000,156600,102300,157800"
st "signal CLIENTEMAC0TXIFGDELAY     : std_logic_vector(7 downto 0)
"
)
)
*12 (Net
uid 49,0
decl (Decl
n "CLIENTEMAC0PAUSEREQ"
t "std_logic"
o 53
suid 21,0
)
declText (MLText
uid 50,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "70000,157800,92700,159000"
st "signal CLIENTEMAC0PAUSEREQ       : std_logic
"
)
)
*13 (Net
uid 51,0
decl (Decl
n "CLIENTEMAC0PAUSEVAL"
t "std_logic_vector"
b "(15 downto 0)"
o 54
suid 22,0
)
declText (MLText
uid 52,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "70000,159000,102600,160200"
st "signal CLIENTEMAC0PAUSEVAL       : std_logic_vector(15 downto 0)
"
)
)
*14 (Net
uid 59,0
decl (Decl
n "EMAC0CLIENTRXDVLD"
t "std_logic"
o 55
suid 26,0
)
declText (MLText
uid 60,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "70000,160200,91800,161400"
st "signal EMAC0CLIENTRXDVLD         : std_logic
"
)
)
*15 (Net
uid 61,0
decl (Decl
n "EMAC0CLIENTRXFRAMEDROP"
t "std_logic"
o 56
suid 27,0
)
declText (MLText
uid 62,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "70000,161400,94000,162600"
st "signal EMAC0CLIENTRXFRAMEDROP    : std_logic
"
)
)
*16 (Net
uid 63,0
decl (Decl
n "EMAC0CLIENTRXSTATS"
t "std_logic_vector"
b "(6 downto 0)"
o 57
suid 28,0
)
declText (MLText
uid 64,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "70000,162600,101500,163800"
st "signal EMAC0CLIENTRXSTATS        : std_logic_vector(6 downto 0)
"
)
)
*17 (Net
uid 65,0
decl (Decl
n "EMAC0CLIENTRXSTATSVLD"
t "std_logic"
o 58
suid 29,0
)
declText (MLText
uid 66,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "70000,163800,93000,165000"
st "signal EMAC0CLIENTRXSTATSVLD     : std_logic
"
)
)
*18 (Net
uid 67,0
decl (Decl
n "EMAC0CLIENTRXSTATSBYTEVLD"
t "std_logic"
o 59
suid 30,0
)
declText (MLText
uid 68,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "70000,165000,94300,166200"
st "signal EMAC0CLIENTRXSTATSBYTEVLD : std_logic
"
)
)
*19 (Net
uid 69,0
decl (Decl
n "EMAC0CLIENTTXSTATS"
t "std_logic"
o 60
suid 31,0
)
declText (MLText
uid 70,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "70000,166200,91900,167400"
st "signal EMAC0CLIENTTXSTATS        : std_logic
"
)
)
*20 (Net
uid 71,0
decl (Decl
n "EMAC0CLIENTTXSTATSVLD"
t "std_logic"
o 61
suid 32,0
)
declText (MLText
uid 72,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "70000,167400,92900,168600"
st "signal EMAC0CLIENTTXSTATSVLD     : std_logic
"
)
)
*21 (Net
uid 73,0
decl (Decl
n "EMAC0CLIENTTXSTATSBYTEVLD"
t "std_logic"
o 62
suid 33,0
)
declText (MLText
uid 74,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "70000,168600,94200,169800"
st "signal EMAC0CLIENTTXSTATSBYTEVLD : std_logic
"
)
)
*22 (PortIoOut
uid 105,0
shape (CompositeShape
uid 106,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 107,0
sl 0
ro 270
xt "148500,13625,150000,14375"
)
(Line
uid 108,0
sl 0
ro 270
xt "148000,14000,148500,14000"
pts [
"148000,14000"
"148500,14000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 109,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 110,0
va (VaSet
isHidden 1
)
xt "151000,13500,155800,14500"
st "gmii_txd_o"
blo "151000,14300"
tm "WireNameMgr"
)
)
)
*23 (PortIoOut
uid 119,0
shape (CompositeShape
uid 120,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 121,0
sl 0
ro 270
xt "148500,14625,150000,15375"
)
(Line
uid 122,0
sl 0
ro 270
xt "148000,15000,148500,15000"
pts [
"148000,15000"
"148500,15000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 123,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 124,0
va (VaSet
isHidden 1
)
xt "151000,14500,156700,15500"
st "gmii_tx_en_o"
blo "151000,15300"
tm "WireNameMgr"
)
)
)
*24 (PortIoOut
uid 133,0
shape (CompositeShape
uid 134,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 135,0
sl 0
ro 270
xt "148500,15625,150000,16375"
)
(Line
uid 136,0
sl 0
ro 270
xt "148000,16000,148500,16000"
pts [
"148000,16000"
"148500,16000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 137,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 138,0
va (VaSet
isHidden 1
)
xt "151000,15500,156500,16500"
st "gmii_tx_er_o"
blo "151000,16300"
tm "WireNameMgr"
)
)
)
*25 (PortIoIn
uid 161,0
shape (CompositeShape
uid 162,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 163,0
sl 0
ro 270
xt "92000,13625,93500,14375"
)
(Line
uid 164,0
sl 0
ro 270
xt "93500,14000,94000,14000"
pts [
"93500,14000"
"94000,14000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 165,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 166,0
va (VaSet
isHidden 1
)
xt "86500,13500,91000,14500"
st "gmii_rxd_i"
ju 2
blo "91000,14300"
tm "WireNameMgr"
)
)
)
*26 (PortIoIn
uid 175,0
shape (CompositeShape
uid 176,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 177,0
sl 0
ro 270
xt "92000,14625,93500,15375"
)
(Line
uid 178,0
sl 0
ro 270
xt "93500,15000,94000,15000"
pts [
"93500,15000"
"94000,15000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 179,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 180,0
va (VaSet
isHidden 1
)
xt "85500,14500,91000,15500"
st "gmii_rx_dv_i"
ju 2
blo "91000,15300"
tm "WireNameMgr"
)
)
)
*27 (PortIoIn
uid 189,0
shape (CompositeShape
uid 190,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 191,0
sl 0
ro 270
xt "92000,15625,93500,16375"
)
(Line
uid 192,0
sl 0
ro 270
xt "93500,16000,94000,16000"
pts [
"93500,16000"
"94000,16000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 193,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 194,0
va (VaSet
isHidden 1
)
xt "85800,15500,91000,16500"
st "gmii_rx_er_i"
ju 2
blo "91000,16300"
tm "WireNameMgr"
)
)
)
*28 (PortIoIn
uid 203,0
shape (CompositeShape
uid 204,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 205,0
sl 0
ro 270
xt "92000,16625,93500,17375"
)
(Line
uid 206,0
sl 0
ro 270
xt "93500,17000,94000,17000"
pts [
"93500,17000"
"94000,17000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 207,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 208,0
va (VaSet
isHidden 1
)
xt "85500,16500,91000,17500"
st "gmii_rx_clk_i"
ju 2
blo "91000,17300"
tm "WireNameMgr"
)
)
)
*29 (PortIoIn
uid 231,0
shape (CompositeShape
uid 232,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 233,0
sl 0
ro 270
xt "92000,17625,93500,18375"
)
(Line
uid 234,0
sl 0
ro 270
xt "93500,18000,94000,18000"
pts [
"93500,18000"
"94000,18000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 235,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 236,0
va (VaSet
isHidden 1
)
xt "86700,17500,91000,18500"
st "gmii_col_i"
ju 2
blo "91000,18300"
tm "WireNameMgr"
)
)
)
*30 (PortIoIn
uid 245,0
shape (CompositeShape
uid 246,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 247,0
sl 0
ro 270
xt "92000,18625,93500,19375"
)
(Line
uid 248,0
sl 0
ro 270
xt "93500,19000,94000,19000"
pts [
"93500,19000"
"94000,19000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 249,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 250,0
va (VaSet
isHidden 1
)
xt "86700,18500,91000,19500"
st "gmii_crs_i"
ju 2
blo "91000,19300"
tm "WireNameMgr"
)
)
)
*31 (PortIoOut
uid 259,0
shape (CompositeShape
uid 260,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 261,0
sl 0
ro 270
xt "148500,22625,150000,23375"
)
(Line
uid 262,0
sl 0
ro 270
xt "148000,23000,148500,23000"
pts [
"148000,23000"
"148500,23000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 263,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 264,0
va (VaSet
isHidden 1
)
xt "151000,22500,156300,23500"
st "marv_mdc_o"
blo "151000,23300"
tm "WireNameMgr"
)
)
)
*32 (HdlText
uid 1743,0
optionalChildren [
*33 (EmbeddedText
uid 1748,0
commentText (CommentText
uid 1749,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 1750,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "46000,39000,73000,48000"
)
oxt "62000,2000,80000,7000"
text (MLText
uid 1751,0
va (VaSet
font "clean,8,0"
)
xt "46200,39200,63200,44800"
st "
CLIENTEMAC0TXIFGDELAY <= X\"3F\";

CLIENTEMAC0PAUSEREQ   <= '0';

CLIENTEMAC0PAUSEVAL   <= X\"0000\";



"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 9000
visibleWidth 27000
)
)
)
]
shape (Rectangle
uid 1744,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "62000,30000,72000,39000"
)
oxt "54000,-8000,57000,-5000"
ttg (MlTextGroup
uid 1745,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*34 (Text
uid 1746,0
va (VaSet
font "charter,8,0"
)
xt "69800,32500,71200,33500"
st "eb1"
blo "69800,33300"
tm "HdlTextNameMgr"
)
*35 (Text
uid 1747,0
va (VaSet
font "charter,8,0"
)
xt "69800,33500,70300,34500"
st "1"
blo "69800,34300"
tm "HdlTextNumberMgr"
)
]
)
)
*36 (HdlText
uid 1752,0
optionalChildren [
*37 (EmbeddedText
uid 1757,0
commentText (CommentText
uid 1758,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 1759,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "121000,-37000,152000,-25000"
)
oxt "73000,2000,91000,7000"
text (MLText
uid 1760,0
va (VaSet
font "clean,8,0"
)
xt "121200,-36800,151700,-26400"
st "
-- Create synchronous reset in the transmitter clock domain.
gen_tx_reset : process (tx_clk, rst)
    begin
      if (rst = '1') then
        tx_pre_rst <= (others => '1');
        tx_reset     <= '1';

      elsif rising_edge(tx_clk) then
        tx_pre_rst <= tx_pre_rst(4 downto 0) & '0';
        tx_reset   <= tx_pre_rst(5);

      end if;
    end process gen_tx_reset;

"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 12000
visibleWidth 31000
)
)
)
]
shape (Rectangle
uid 1753,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "120000,-40000,153000,-24000"
)
oxt "65000,-8000,68000,-5000"
ttg (MlTextGroup
uid 1754,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*38 (Text
uid 1755,0
va (VaSet
font "charter,8,0"
)
xt "120650,-39500,128350,-38500"
st "gen_tx_reset_emac0"
blo "120650,-38700"
tm "HdlTextNameMgr"
)
*39 (Text
uid 1756,0
va (VaSet
font "charter,8,0"
)
xt "120650,-38500,121150,-37500"
st "2"
blo "120650,-37700"
tm "HdlTextNumberMgr"
)
]
)
)
*40 (CommentText
uid 1761,0
shape (Rectangle
uid 1762,0
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "35000,-17000,79000,-11000"
)
oxt "49000,-18000,82000,-12000"
text (MLText
uid 1763,0
va (VaSet
fg "0,0,32768"
font "charter,10,0"
)
xt "35200,-16800,77300,-12000"
st "
Created using Mentor Graphics HDL2Graphics(TM) Technology
on - 11:21:41 05/14/09
from - /home/warren/slhc/hdldesigner/../hsio/hdldesigner/eth_gmii/hdl/../../../code/coregen/eth_gmii/example_design/eth_gmii_example_design.vhd

"
tm "CommentText"
wrapOption 3
visibleHeight 6000
visibleWidth 44000
)
)
*41 (Grouping
uid 1764,0
optionalChildren [
*42 (CommentText
uid 1766,0
shape (Rectangle
uid 1767,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "109000,119000,126000,120000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 1768,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "109200,119000,119600,120000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*43 (CommentText
uid 1769,0
shape (Rectangle
uid 1770,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "126000,115000,130000,116000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 1771,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "126200,115000,129100,116000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*44 (CommentText
uid 1772,0
shape (Rectangle
uid 1773,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "109000,117000,126000,118000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 1774,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "109200,117000,119100,118000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*45 (CommentText
uid 1775,0
shape (Rectangle
uid 1776,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "105000,117000,109000,118000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 1777,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "105200,117000,106900,118000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*46 (CommentText
uid 1778,0
shape (Rectangle
uid 1779,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "126000,116000,146000,120000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 1780,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "126200,116200,135300,117200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*47 (CommentText
uid 1781,0
shape (Rectangle
uid 1782,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "130000,115000,146000,116000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 1783,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "130200,115000,140200,116000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*48 (CommentText
uid 1784,0
shape (Rectangle
uid 1785,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "105000,115000,126000,117000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 1786,0
va (VaSet
fg "32768,0,0"
)
xt "112050,115500,118950,116500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*49 (CommentText
uid 1787,0
shape (Rectangle
uid 1788,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "105000,118000,109000,119000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 1789,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "105200,118000,107200,119000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*50 (CommentText
uid 1790,0
shape (Rectangle
uid 1791,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "105000,119000,109000,120000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 1792,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "105200,119000,107900,120000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*51 (CommentText
uid 1793,0
shape (Rectangle
uid 1794,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "109000,118000,126000,119000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 1795,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "109200,118000,121900,119000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 1765,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "105000,115000,146000,120000"
)
oxt "14000,66000,55000,71000"
)
*52 (MWC
uid 6348,0
optionalChildren [
*53 (CptPort
uid 6331,0
optionalChildren [
*54 (Line
uid 6335,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "135000,29000,136000,29000"
pts [
"135000,29000"
"136000,29000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 6332,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "134250,28625,135000,29375"
)
tg (CPTG
uid 6333,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6334,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "132000,28500,133500,29400"
st "din"
blo "132000,29200"
)
s (Text
uid 6357,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "132000,29400,132000,29400"
blo "132000,29400"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
eolc "-- ETH_MDIO"
preAdd 0
posAdd 0
o 39
suid 1,0
)
)
)
*55 (CptPort
uid 6336,0
optionalChildren [
*56 (Line
uid 6340,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "139000,29000,140000,29000"
pts [
"140000,29000"
"139000,29000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 6337,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "140000,28625,140750,29375"
)
tg (CPTG
uid 6338,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6339,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "141000,28500,143000,29400"
st "dout"
ju 2
blo "143000,29200"
)
s (Text
uid 6358,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "143000,29400,143000,29400"
ju 2
blo "143000,29400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
eolc "-- ETH_MDIO"
preAdd 0
posAdd 0
o 16
suid 2,0
)
)
)
*57 (CptPort
uid 6341,0
optionalChildren [
*58 (Line
uid 6345,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "137000,30333,137000,32000"
pts [
"137000,32000"
"137000,30333"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 6342,0
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "136625,32000,137375,32750"
)
tg (CPTG
uid 6343,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6344,0
sl 0
ro 90
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "137168,32718,138068,34218"
st "ena"
ju 2
blo "137368,34218"
)
s (Text
uid 6359,0
sl 0
ro 90
va (VaSet
font "courier,8,0"
)
xt "137168,34218,137168,34218"
ju 2
blo "137168,34218"
)
)
thePort (LogicalPort
decl (Decl
n "ena"
t "std_logic"
eolc "-- ETH_MDIO"
preAdd 0
posAdd 0
o 40
suid 3,0
)
)
)
*59 (CommentGraphic
uid 6346,0
shape (CustomPolygon
pts [
"136000,27000"
"139000,29000"
"136000,31000"
"136000,27000"
]
uid 6347,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "136000,27000,139000,31000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 6349,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "135000,27000,140000,32000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,11000"
ttg (MlTextGroup
uid 6350,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*60 (Text
uid 6351,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "138350,29200,143650,30200"
st "moduleware"
blo "138350,30000"
)
*61 (Text
uid 6352,0
va (VaSet
font "helvetica,8,1"
)
xt "138350,30200,140450,31200"
st "tribuf"
blo "138350,31000"
)
*62 (Text
uid 6353,0
va (VaSet
font "helvetica,8,1"
)
xt "138350,31200,143250,32200"
st "Umd_tribuf"
blo "138350,32000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 6354,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 6355,0
text (MLText
uid 6356,0
va (VaSet
font "clean,8,0"
)
xt "132000,8300,132000,8300"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*63 (PortIoInOut
uid 6362,0
shape (CompositeShape
uid 6363,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 6364,0
sl 0
xt "148500,25625,150000,26375"
)
(Line
uid 6365,0
sl 0
xt "148000,26000,148500,26000"
pts [
"148000,26000"
"148500,26000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 6366,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6367,0
va (VaSet
isHidden 1
)
xt "151000,25500,156100,26500"
st "marv_md_io"
blo "151000,26300"
tm "WireNameMgr"
)
)
)
*64 (PortIoOut
uid 6405,0
shape (CompositeShape
uid 6406,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 6407,0
sl 0
ro 270
xt "146500,1625,148000,2375"
)
(Line
uid 6408,0
sl 0
ro 270
xt "146000,2000,146500,2000"
pts [
"146000,2000"
"146500,2000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 6409,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6410,0
va (VaSet
isHidden 1
)
xt "148750,1500,155050,2500"
st "gmii_gtx_clk_o"
blo "148750,2300"
tm "WireNameMgr"
)
)
)
*65 (PortIoOut
uid 6449,0
shape (CompositeShape
uid 6450,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 6451,0
sl 0
ro 270
xt "146500,-2375,148000,-1625"
)
(Line
uid 6452,0
sl 0
ro 270
xt "146000,-2000,146500,-2000"
pts [
"146000,-2000"
"146500,-2000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 6453,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6454,0
va (VaSet
isHidden 1
)
xt "149000,-2500,154700,-1500"
st "marv_coma_o"
blo "149000,-1700"
tm "WireNameMgr"
)
)
)
*66 (PortIoOut
uid 6455,0
shape (CompositeShape
uid 6456,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 6457,0
sl 0
ro 270
xt "146500,-375,148000,375"
)
(Line
uid 6458,0
sl 0
ro 270
xt "146000,0,146500,0"
pts [
"146000,0"
"146500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 6459,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6460,0
va (VaSet
isHidden 1
)
xt "149000,-500,155100,500"
st "marv_reset_no"
blo "149000,300"
tm "WireNameMgr"
)
)
)
*67 (PortIoIn
uid 6469,0
shape (CompositeShape
uid 6470,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 6471,0
sl 0
ro 270
xt "60000,13625,61500,14375"
)
(Line
uid 6472,0
sl 0
ro 270
xt "61500,14000,62000,14000"
pts [
"61500,14000"
"62000,14000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 6473,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6474,0
va (VaSet
isHidden 1
)
xt "54000,13500,59000,14500"
st "marv_int_ni"
ju 2
blo "59000,14300"
tm "WireNameMgr"
)
)
)
*68 (Net
uid 6503,0
decl (Decl
n "clk125"
t "std_logic"
eolc "-- ETH_GTX_CLK"
preAdd 0
posAdd 0
o 3
suid 84,0
)
declText (MLText
uid 6504,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "0,0,22400,1200"
st "clk125                    : std_logic -- ETH_GTX_CLK
"
)
)
*69 (MWC
uid 6522,0
optionalChildren [
*70 (CptPort
uid 6505,0
optionalChildren [
*71 (Line
uid 6509,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "130000,2000,131000,2000"
pts [
"130000,2000"
"131000,2000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 6506,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "129250,1625,130000,2375"
)
tg (CPTG
uid 6507,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6508,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "127000,1500,128500,2400"
st "din"
blo "127000,2200"
)
s (Text
uid 6531,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "127000,2400,127000,2400"
blo "127000,2400"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
eolc "-- ETH_GTX_CLK"
preAdd 0
posAdd 0
o 3
suid 1,0
)
)
)
*72 (CptPort
uid 6510,0
optionalChildren [
*73 (Line
uid 6514,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "134000,2000,135000,2000"
pts [
"135000,2000"
"134000,2000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 6511,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "135000,1625,135750,2375"
)
tg (CPTG
uid 6512,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6513,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "136000,1500,138000,2400"
st "dout"
ju 2
blo "138000,2200"
)
s (Text
uid 6532,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "138000,2400,138000,2400"
ju 2
blo "138000,2400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
eolc "-- ETH_GTX_CLK"
preAdd 0
posAdd 0
o 5
suid 2,0
)
)
)
*74 (Grouping
uid 6515,0
optionalChildren [
*75 (CommentGraphic
uid 6517,0
shape (CustomPolygon
pts [
"131000,0"
"134000,2000"
"131000,4000"
"131000,0"
]
uid 6518,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "131000,0,134000,4000"
)
oxt "7000,6000,10000,10000"
)
*76 (CommentText
uid 6519,0
shape (Rectangle
uid 6520,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "131000,1000,133250,3000"
)
oxt "7000,7000,9250,9000"
text (MLText
uid 6521,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "131125,1550,133125,2450"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 6516,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "131000,0,134000,4000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 6523,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "130000,0,135000,4000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 6524,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*77 (Text
uid 6525,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "132350,2200,137650,3200"
st "moduleware"
blo "132350,3000"
)
*78 (Text
uid 6526,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "132350,3100,133950,4100"
st "buff"
blo "132350,3900"
)
*79 (Text
uid 6527,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "132350,3200,135050,4200"
st "Ubuff0"
blo "132350,4000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 6528,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 6529,0
text (MLText
uid 6530,0
va (VaSet
font "clean,8,0"
)
xt "127000,-18700,127000,-18700"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*80 (Net
uid 6541,0
decl (Decl
n "clk200"
t "std_logic"
o 19
suid 86,0
)
declText (MLText
uid 6542,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "0,0,14400,1200"
st "clk200                    : std_logic
"
)
)
*81 (Net
uid 6590,0
decl (Decl
n "rst"
t "std_logic"
prec "-----------------------------------------------------------------------
-- Signal Declarations
-----------------------------------------------------------------------

    -- Global asynchronous reset"
preAdd 0
o 17
suid 90,0
)
declText (MLText
uid 6591,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "0,0,21900,7200"
st "-----------------------------------------------------------------------
-- Signal Declarations
-----------------------------------------------------------------------

    -- Global asynchronous reset
rst                       : std_logic
"
)
)
*82 (Net
uid 6766,0
decl (Decl
n "tx_pre_rst"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 63
suid 93,0
)
declText (MLText
uid 6767,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "0,0,27900,1200"
st "signal tx_pre_rst                : std_logic_vector(5 DOWNTO 0)
"
)
)
*83 (Net
uid 6806,0
decl (Decl
n "tx_reset"
t "std_logic"
prec "-----------------------------------------------------------------------
-- Signal Declarations
-----------------------------------------------------------------------

    -- Global asynchronous reset"
preAdd 0
o 41
suid 95,0
)
declText (MLText
uid 6807,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "0,0,21900,7200"
st "-----------------------------------------------------------------------
-- Signal Declarations
-----------------------------------------------------------------------

    -- Global asynchronous reset
signal tx_reset                  : std_logic
"
)
)
*84 (MWC
uid 6819,0
optionalChildren [
*85 (CptPort
uid 6810,0
optionalChildren [
*86 (Line
uid 6814,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "94000,-15000,96000,-15000"
pts [
"96000,-15000"
"94000,-15000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 6811,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "96000,-15375,96750,-14625"
)
tg (CPTG
uid 6812,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6813,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "96964,-15405,98964,-14505"
st "dout"
ju 2
blo "98964,-14705"
)
s (Text
uid 6828,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "98964,-14505,98964,-14505"
ju 2
blo "98964,-14505"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 64
suid 1,0
)
)
)
*87 (CommentGraphic
uid 6815,0
shape (PolyLine2D
pts [
"94000,-15000"
"94000,-14000"
]
uid 6816,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "94000,-15000,94000,-14000"
)
oxt "7000,7000,7000,8000"
)
*88 (CommentGraphic
uid 6817,0
shape (CustomPolygon
pts [
"93000,-14000"
"95000,-14000"
"94000,-13000"
"93000,-14000"
]
uid 6818,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "32768,32768,32768"
bg "0,0,0"
lineWidth -1
)
xt "93000,-14000,95000,-13000"
)
oxt "6000,8000,8000,9000"
)
]
shape (Rectangle
uid 6820,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "93000,-16000,96000,-13000"
fos 1
)
showPorts 0
oxt "6000,6000,9000,9000"
ttg (MlTextGroup
uid 6821,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*89 (Text
uid 6822,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "95450,-15205,100750,-14205"
st "moduleware"
blo "95450,-14405"
)
*90 (Text
uid 6823,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "95450,-14305,96950,-13305"
st "gnd"
blo "95450,-13505"
)
*91 (Text
uid 6824,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "95450,-14205,97550,-13205"
st "Ugnd"
blo "95450,-13405"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 6825,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 6826,0
text (MLText
uid 6827,0
va (VaSet
font "clean,8,0"
)
xt "88000,-35700,88000,-35700"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*92 (MWC
uid 6840,0
optionalChildren [
*93 (CptPort
uid 6829,0
optionalChildren [
*94 (Line
uid 6833,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "99000,-13000,99000,-13000"
pts [
"99000,-13000"
"99000,-13000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 6830,0
ro 180
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "98625,-13000,99375,-12250"
)
tg (CPTG
uid 6831,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6832,0
sl 0
ro 270
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "98578,-12090,99478,-10090"
st "dout"
blo "99278,-10090"
)
s (Text
uid 6849,0
sl 0
ro 270
va (VaSet
font "courier,8,0"
)
xt "99478,-10090,99478,-10090"
blo "99478,-10090"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 65
suid 1,0
)
)
)
*95 (Grouping
uid 6834,0
optionalChildren [
*96 (CommentGraphic
uid 6836,0
shape (PolyLine2D
pts [
"99000,-13000"
"99000,-15000"
]
uid 6837,0
layer 0
sl 0
ro 90
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
lineColor "26368,26368,26368"
lineWidth 2
)
xt "99000,-15000,99000,-13000"
)
oxt "7000,6000,7000,8000"
)
*97 (CommentGraphic
uid 6838,0
shape (PolyLine2D
pts [
"98000,-15000"
"100000,-15000"
]
uid 6839,0
layer 0
sl 0
ro 90
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
lineColor "26368,26368,26368"
lineWidth 2
)
xt "98000,-15000,100000,-15000"
)
oxt "6000,6000,8000,6000"
)
]
shape (GroupingShape
uid 6835,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "98000,-15000,100000,-13000"
)
oxt "6000,6000,8000,8000"
)
]
shape (Rectangle
uid 6841,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "98000,-15000,100000,-13000"
fos 1
)
showPorts 0
oxt "6000,6000,8000,8000"
ttg (MlTextGroup
uid 6842,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*98 (Text
uid 6843,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "99350,-15800,104650,-14800"
st "moduleware"
blo "99350,-15000"
)
*99 (Text
uid 6844,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "99350,-14900,100850,-13900"
st "vdd"
blo "99350,-14100"
)
*100 (Text
uid 6845,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "99350,-14800,101450,-13800"
st "Uvdd"
blo "99350,-14000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 6846,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 6847,0
text (MLText
uid 6848,0
va (VaSet
font "clean,8,0"
)
xt "90000,-34700,90000,-34700"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*101 (Net
uid 6858,0
decl (Decl
n "lo"
t "std_logic"
o 64
suid 97,0
)
declText (MLText
uid 6859,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "0,0,16300,1200"
st "signal lo                        : std_logic
"
)
)
*102 (Net
uid 6868,0
decl (Decl
n "hi"
t "std_logic"
o 65
suid 98,0
)
declText (MLText
uid 6869,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "0,0,16400,1200"
st "signal hi                        : std_logic
"
)
)
*103 (MWC
uid 6891,0
optionalChildren [
*104 (CptPort
uid 6874,0
optionalChildren [
*105 (Line
uid 6878,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "130000,-2000,131000,-2000"
pts [
"130000,-2000"
"131000,-2000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 6875,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "129250,-2375,130000,-1625"
)
tg (CPTG
uid 6876,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6877,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "127000,-2500,128500,-1600"
st "din"
blo "127000,-1800"
)
s (Text
uid 6900,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "127000,-1600,127000,-1600"
blo "127000,-1600"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
o 64
suid 1,0
)
)
)
*106 (CptPort
uid 6879,0
optionalChildren [
*107 (Line
uid 6883,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "134000,-2000,135000,-2000"
pts [
"135000,-2000"
"134000,-2000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 6880,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "135000,-2375,135750,-1625"
)
tg (CPTG
uid 6881,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6882,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "136000,-2500,138000,-1600"
st "dout"
ju 2
blo "138000,-1800"
)
s (Text
uid 6901,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "138000,-1600,138000,-1600"
ju 2
blo "138000,-1600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
eolc "-- ETH_GTX_CLK"
preAdd 0
posAdd 0
o 2
suid 2,0
)
)
)
*108 (Grouping
uid 6884,0
optionalChildren [
*109 (CommentGraphic
uid 6886,0
shape (CustomPolygon
pts [
"131000,-4000"
"134000,-2000"
"131000,0"
"131000,-4000"
]
uid 6887,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "131000,-4000,134000,0"
)
oxt "7000,6000,10000,10000"
)
*110 (CommentText
uid 6888,0
shape (Rectangle
uid 6889,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "131000,-3000,133250,-1000"
)
oxt "7000,7000,9250,9000"
text (MLText
uid 6890,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "131125,-2450,133125,-1550"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 6885,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "131000,-4000,134000,0"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 6892,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "130000,-4000,135000,0"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 6893,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*111 (Text
uid 6894,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "132350,-1800,137650,-800"
st "moduleware"
blo "132350,-1000"
)
*112 (Text
uid 6895,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "132350,-900,133950,100"
st "buff"
blo "132350,-100"
)
*113 (Text
uid 6896,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "132350,-800,135050,200"
st "Ubuff2"
blo "132350,0"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 6897,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 6898,0
text (MLText
uid 6899,0
va (VaSet
font "clean,8,0"
)
xt "127000,-22700,127000,-22700"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*114 (PortIoIn
uid 7077,0
shape (CompositeShape
uid 7078,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 7079,0
sl 0
ro 270
xt "92000,21625,93500,22375"
)
(Line
uid 7080,0
sl 0
ro 270
xt "93500,22000,94000,22000"
pts [
"93500,22000"
"94000,22000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 7081,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7082,0
va (VaSet
isHidden 1
)
xt "88750,21500,91250,22500"
st "clk125"
ju 2
blo "91250,22300"
tm "WireNameMgr"
)
)
)
*115 (PortIoIn
uid 7089,0
shape (CompositeShape
uid 7090,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 7091,0
sl 0
ro 270
xt "92000,9625,93500,10375"
)
(Line
uid 7092,0
sl 0
ro 270
xt "93500,10000,94000,10000"
pts [
"93500,10000"
"94000,10000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 7093,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7094,0
va (VaSet
isHidden 1
)
xt "88500,9500,91000,10500"
st "clk200"
ju 2
blo "91000,10300"
tm "WireNameMgr"
)
)
)
*116 (Net
uid 7141,0
decl (Decl
n "gmii_rxd_i"
t "std_logic_vector"
b "(7 downto 0)"
eolc "-- ETH_RXD"
preAdd 0
posAdd 0
o 9
suid 117,0
)
declText (MLText
uid 7142,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "0,0,30200,1200"
st "gmii_rxd_i                : std_logic_vector(7 downto 0) -- ETH_RXD
"
)
)
*117 (Net
uid 7143,0
decl (Decl
n "gmii_rx_dv_i"
t "std_logic"
eolc "-- ETH_DV"
preAdd 0
posAdd 0
o 10
suid 118,0
)
declText (MLText
uid 7144,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "0,0,20500,1200"
st "gmii_rx_dv_i              : std_logic -- ETH_DV
"
)
)
*118 (Net
uid 7145,0
decl (Decl
n "gmii_rx_er_i"
t "std_logic"
eolc "-- ETH_ER"
preAdd 0
posAdd 0
o 11
suid 119,0
)
declText (MLText
uid 7146,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "0,0,20100,1200"
st "gmii_rx_er_i              : std_logic -- ETH_ER
"
)
)
*119 (Net
uid 7191,0
decl (Decl
n "gmii_gtx_clk_o"
t "std_logic"
eolc "-- ETH_GTX_CLK"
preAdd 0
posAdd 0
o 5
suid 127,0
)
declText (MLText
uid 7192,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "0,0,23600,1200"
st "gmii_gtx_clk_o            : std_logic -- ETH_GTX_CLK
"
)
)
*120 (Net
uid 7207,0
decl (Decl
n "gmii_txd_o"
t "std_logic_vector"
b "(7 downto 0)"
prec "-- GMII Interface - EMAC0"
eolc "-- ETH_TXD"
preAdd 0
posAdd 0
o 6
suid 135,0
)
declText (MLText
uid 7208,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "0,0,30300,2400"
st "-- GMII Interface - EMAC0
gmii_txd_o                : std_logic_vector(7 downto 0) -- ETH_TXD
"
)
)
*121 (Net
uid 7209,0
decl (Decl
n "gmii_tx_en_o"
t "std_logic"
eolc "-- ETH_EN"
preAdd 0
posAdd 0
o 7
suid 136,0
)
declText (MLText
uid 7210,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "0,0,20500,1200"
st "gmii_tx_en_o              : std_logic -- ETH_EN
"
)
)
*122 (Net
uid 7211,0
decl (Decl
n "gmii_tx_er_o"
t "std_logic"
eolc "-- ETH_ER"
preAdd 0
posAdd 0
o 8
suid 137,0
)
declText (MLText
uid 7212,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "0,0,20300,1200"
st "gmii_tx_er_o              : std_logic -- ETH_ER
"
)
)
*123 (Net
uid 7213,0
decl (Decl
n "gmii_tx_clk_o"
t "std_logic"
prec "-- client interface clocking signals - EMAC0"
preAdd 0
o 38
suid 138,0
)
declText (MLText
uid 7214,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "0,0,20000,2400"
st "-- client interface clocking signals - EMAC0
signal gmii_tx_clk_o             : std_logic
"
)
)
*124 (PortIoIn
uid 7235,0
shape (CompositeShape
uid 7236,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 7237,0
sl 0
ro 270
xt "92000,8625,93500,9375"
)
(Line
uid 7238,0
sl 0
ro 270
xt "93500,9000,94000,9000"
pts [
"93500,9000"
"94000,9000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 7239,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7240,0
va (VaSet
isHidden 1
)
xt "90000,8500,91000,9500"
st "rst"
ju 2
blo "91000,9300"
tm "WireNameMgr"
)
)
)
*125 (Net
uid 7447,0
decl (Decl
n "gmii_rx_clk_i"
t "std_logic"
o 18
suid 139,0
)
declText (MLText
uid 7448,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "0,0,15200,1200"
st "gmii_rx_clk_i             : std_logic
"
)
)
*126 (Net
uid 7453,0
decl (Decl
n "gmii_col_i"
t "std_logic"
eolc "-- ETH_COL"
preAdd 0
posAdd 0
o 12
suid 141,0
)
declText (MLText
uid 7454,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "0,0,20500,1200"
st "gmii_col_i                : std_logic -- ETH_COL
"
)
)
*127 (Net
uid 7455,0
decl (Decl
n "gmii_crs_i"
t "std_logic"
eolc "-- ETH_CRS"
preAdd 0
posAdd 0
o 14
suid 142,0
)
declText (MLText
uid 7456,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "0,0,20400,1200"
st "gmii_crs_i                : std_logic -- ETH_CRS
"
)
)
*128 (SaComponent
uid 7582,0
optionalChildren [
*129 (CptPort
uid 7566,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7567,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "221250,48625,222000,49375"
)
tg (CPTG
uid 7568,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7569,0
va (VaSet
font "clean,12,0"
)
xt "223000,48400,224800,49600"
st "clk"
blo "223000,49300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
preAdd 0
posAdd 0
o 1
suid 1,0
)
)
)
*130 (CptPort
uid 7570,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7571,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "221250,47625,222000,48375"
)
tg (CPTG
uid 7572,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7573,0
va (VaSet
font "clean,12,0"
)
xt "223000,47400,223600,48600"
st "i"
blo "223000,48300"
)
)
thePort (LogicalPort
decl (Decl
n "i"
t "std_logic"
preAdd 0
posAdd 0
o 2
suid 2,0
)
)
)
*131 (CptPort
uid 7574,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7575,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "221250,49625,222000,50375"
)
tg (CPTG
uid 7576,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7577,0
va (VaSet
font "clean,12,0"
)
xt "223000,49400,224800,50600"
st "rst"
blo "223000,50300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
preAdd 0
posAdd 0
o 3
suid 3,0
)
)
)
*132 (CptPort
uid 7578,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7579,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "230000,47625,230750,48375"
)
tg (CPTG
uid 7580,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7581,0
va (VaSet
font "clean,12,0"
)
xt "228400,47400,229000,48600"
st "o"
ju 2
blo "229000,48300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "o"
t "std_logic"
preAdd 0
posAdd 0
o 4
suid 4,0
)
)
)
]
shape (Rectangle
uid 7583,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "222000,47000,230000,51000"
)
oxt "19000,8000,27000,12000"
ttg (MlTextGroup
uid 7584,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*133 (Text
uid 7585,0
va (VaSet
font "helvetica,8,1"
)
xt "223450,51300,224350,52300"
st "utils"
blo "223450,52100"
tm "BdLibraryNameMgr"
)
*134 (Text
uid 7586,0
va (VaSet
font "helvetica,8,1"
)
xt "223450,52300,227350,53300"
st "led_pulse"
blo "223450,53100"
tm "CptNameMgr"
)
*135 (Text
uid 7587,0
va (VaSet
font "helvetica,8,1"
)
xt "223450,53300,228950,54300"
st "Uled_pulse0"
blo "223450,54100"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 7588,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 7589,0
text (MLText
uid 7590,0
va (VaSet
font "clean,8,0"
)
xt "221500,40000,221500,40000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*136 (Net
uid 7647,0
decl (Decl
n "tx_ack"
t "std_logic"
o 66
suid 145,0
)
declText (MLText
uid 7648,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "0,0,17000,1200"
st "signal tx_ack                    : std_logic
"
)
)
*137 (Net
uid 7655,0
decl (Decl
n "tx_collision"
t "std_logic"
o 67
suid 146,0
)
declText (MLText
uid 7656,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "0,0,17600,1200"
st "signal tx_collision              : std_logic
"
)
)
*138 (Net
uid 7663,0
decl (Decl
n "tx_retransmit"
t "std_logic"
o 68
suid 147,0
)
declText (MLText
uid 7664,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "0,0,18000,1200"
st "signal tx_retransmit             : std_logic
"
)
)
*139 (PortIoOut
uid 7747,0
shape (CompositeShape
uid 7748,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 7749,0
sl 0
ro 270
xt "234500,47625,236000,48375"
)
(Line
uid 7750,0
sl 0
ro 270
xt "234000,48000,234500,48000"
pts [
"234000,48000"
"234500,48000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 7751,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7752,0
va (VaSet
isHidden 1
)
xt "237000,47500,245300,48500"
st "led_rx_data_valid_o"
blo "237000,48300"
tm "WireNameMgr"
)
)
)
*140 (SaComponent
uid 7789,0
optionalChildren [
*141 (CptPort
uid 7798,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7799,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "221250,55625,222000,56375"
)
tg (CPTG
uid 7800,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7801,0
va (VaSet
font "clean,12,0"
)
xt "223000,55400,224800,56600"
st "clk"
blo "223000,56300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
preAdd 0
posAdd 0
o 1
)
)
)
*142 (CptPort
uid 7802,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7803,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "221250,54625,222000,55375"
)
tg (CPTG
uid 7804,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7805,0
va (VaSet
font "clean,12,0"
)
xt "223000,54400,223600,55600"
st "i"
blo "223000,55300"
)
)
thePort (LogicalPort
decl (Decl
n "i"
t "std_logic"
preAdd 0
posAdd 0
o 2
)
)
)
*143 (CptPort
uid 7806,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7807,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "221250,56625,222000,57375"
)
tg (CPTG
uid 7808,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7809,0
va (VaSet
font "clean,12,0"
)
xt "223000,56400,224800,57600"
st "rst"
blo "223000,57300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
preAdd 0
posAdd 0
o 3
)
)
)
*144 (CptPort
uid 7810,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7811,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "230000,54625,230750,55375"
)
tg (CPTG
uid 7812,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7813,0
va (VaSet
font "clean,12,0"
)
xt "228400,54400,229000,55600"
st "o"
ju 2
blo "229000,55300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "o"
t "std_logic"
preAdd 0
posAdd 0
o 4
)
)
)
]
shape (Rectangle
uid 7790,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "222000,54000,230000,58000"
)
oxt "19000,8000,27000,12000"
ttg (MlTextGroup
uid 7791,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*145 (Text
uid 7792,0
va (VaSet
font "helvetica,8,1"
)
xt "223450,58300,224350,59300"
st "utils"
blo "223450,59100"
tm "BdLibraryNameMgr"
)
*146 (Text
uid 7793,0
va (VaSet
font "helvetica,8,1"
)
xt "223450,59300,227350,60300"
st "led_pulse"
blo "223450,60100"
tm "CptNameMgr"
)
*147 (Text
uid 7794,0
va (VaSet
font "helvetica,8,1"
)
xt "223450,60300,228950,61300"
st "Uled_pulse1"
blo "223450,61100"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 7795,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 7796,0
text (MLText
uid 7797,0
va (VaSet
font "clean,8,0"
)
xt "221500,47000,221500,47000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*148 (PortIoOut
uid 7814,0
shape (CompositeShape
uid 7815,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 7816,0
sl 0
ro 270
xt "234500,54625,236000,55375"
)
(Line
uid 7817,0
sl 0
ro 270
xt "234000,55000,234500,55000"
pts [
"234000,55000"
"234500,55000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 7818,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7819,0
va (VaSet
isHidden 1
)
xt "237000,54500,245200,55500"
st "led_rx_framedrop_o"
blo "237000,55300"
tm "WireNameMgr"
)
)
)
*149 (SaComponent
uid 7936,0
optionalChildren [
*150 (CptPort
uid 7945,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7946,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "221250,76625,222000,77375"
)
tg (CPTG
uid 7947,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7948,0
va (VaSet
font "clean,12,0"
)
xt "223000,76400,224800,77600"
st "clk"
blo "223000,77300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
preAdd 0
posAdd 0
o 1
)
)
)
*151 (CptPort
uid 7949,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7950,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "221250,75625,222000,76375"
)
tg (CPTG
uid 7951,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7952,0
va (VaSet
font "clean,12,0"
)
xt "223000,75400,223600,76600"
st "i"
blo "223000,76300"
)
)
thePort (LogicalPort
decl (Decl
n "i"
t "std_logic"
preAdd 0
posAdd 0
o 2
)
)
)
*152 (CptPort
uid 7953,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7954,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "221250,77625,222000,78375"
)
tg (CPTG
uid 7955,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7956,0
va (VaSet
font "clean,12,0"
)
xt "223000,77400,224800,78600"
st "rst"
blo "223000,78300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
preAdd 0
posAdd 0
o 3
)
)
)
*153 (CptPort
uid 7957,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7958,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "230000,75625,230750,76375"
)
tg (CPTG
uid 7959,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7960,0
va (VaSet
font "clean,12,0"
)
xt "228400,75400,229000,76600"
st "o"
ju 2
blo "229000,76300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "o"
t "std_logic"
preAdd 0
posAdd 0
o 4
)
)
)
]
shape (Rectangle
uid 7937,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "222000,75000,230000,79000"
)
oxt "19000,8000,27000,12000"
ttg (MlTextGroup
uid 7938,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*154 (Text
uid 7939,0
va (VaSet
font "helvetica,8,1"
)
xt "223450,79300,224350,80300"
st "utils"
blo "223450,80100"
tm "BdLibraryNameMgr"
)
*155 (Text
uid 7940,0
va (VaSet
font "helvetica,8,1"
)
xt "223450,80300,227350,81300"
st "led_pulse"
blo "223450,81100"
tm "CptNameMgr"
)
*156 (Text
uid 7941,0
va (VaSet
font "helvetica,8,1"
)
xt "223450,81300,228950,82300"
st "Uled_pulse4"
blo "223450,82100"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 7942,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 7943,0
text (MLText
uid 7944,0
va (VaSet
font "clean,8,0"
)
xt "221500,68000,221500,68000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*157 (PortIoOut
uid 7961,0
shape (CompositeShape
uid 7962,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 7963,0
sl 0
ro 270
xt "234500,75625,236000,76375"
)
(Line
uid 7964,0
sl 0
ro 270
xt "234000,76000,234500,76000"
pts [
"234000,76000"
"234500,76000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 7965,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7966,0
va (VaSet
isHidden 1
)
xt "237000,75500,242600,76500"
st "led_tx_ack_o"
blo "237000,76300"
tm "WireNameMgr"
)
)
)
*158 (SaComponent
uid 7985,0
optionalChildren [
*159 (CptPort
uid 7994,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7995,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "221250,83625,222000,84375"
)
tg (CPTG
uid 7996,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7997,0
va (VaSet
font "clean,12,0"
)
xt "223000,83400,224800,84600"
st "clk"
blo "223000,84300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
preAdd 0
posAdd 0
o 1
)
)
)
*160 (CptPort
uid 7998,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7999,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "221250,82625,222000,83375"
)
tg (CPTG
uid 8000,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8001,0
va (VaSet
font "clean,12,0"
)
xt "223000,82400,223600,83600"
st "i"
blo "223000,83300"
)
)
thePort (LogicalPort
decl (Decl
n "i"
t "std_logic"
preAdd 0
posAdd 0
o 2
)
)
)
*161 (CptPort
uid 8002,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8003,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "221250,84625,222000,85375"
)
tg (CPTG
uid 8004,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8005,0
va (VaSet
font "clean,12,0"
)
xt "223000,84400,224800,85600"
st "rst"
blo "223000,85300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
preAdd 0
posAdd 0
o 3
)
)
)
*162 (CptPort
uid 8006,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8007,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "230000,82625,230750,83375"
)
tg (CPTG
uid 8008,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8009,0
va (VaSet
font "clean,12,0"
)
xt "228400,82400,229000,83600"
st "o"
ju 2
blo "229000,83300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "o"
t "std_logic"
preAdd 0
posAdd 0
o 4
)
)
)
]
shape (Rectangle
uid 7986,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "222000,82000,230000,86000"
)
oxt "19000,8000,27000,12000"
ttg (MlTextGroup
uid 7987,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*163 (Text
uid 7988,0
va (VaSet
font "helvetica,8,1"
)
xt "223450,86300,224350,87300"
st "utils"
blo "223450,87100"
tm "BdLibraryNameMgr"
)
*164 (Text
uid 7989,0
va (VaSet
font "helvetica,8,1"
)
xt "223450,87300,227350,88300"
st "led_pulse"
blo "223450,88100"
tm "CptNameMgr"
)
*165 (Text
uid 7990,0
va (VaSet
font "helvetica,8,1"
)
xt "223450,88300,228950,89300"
st "Uled_pulse5"
blo "223450,89100"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 7991,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 7992,0
text (MLText
uid 7993,0
va (VaSet
font "clean,8,0"
)
xt "221500,75000,221500,75000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*166 (PortIoOut
uid 8010,0
shape (CompositeShape
uid 8011,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 8012,0
sl 0
ro 270
xt "234500,82625,236000,83375"
)
(Line
uid 8013,0
sl 0
ro 270
xt "234000,83000,234500,83000"
pts [
"234000,83000"
"234500,83000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 8014,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8015,0
va (VaSet
isHidden 1
)
xt "237000,82500,244500,83500"
st "led_tx_collision_o"
blo "237000,83300"
tm "WireNameMgr"
)
)
)
*167 (SaComponent
uid 8034,0
optionalChildren [
*168 (CptPort
uid 8043,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8044,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "221250,90625,222000,91375"
)
tg (CPTG
uid 8045,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8046,0
va (VaSet
font "clean,12,0"
)
xt "223000,90400,224800,91600"
st "clk"
blo "223000,91300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
preAdd 0
posAdd 0
o 1
)
)
)
*169 (CptPort
uid 8047,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8048,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "221250,89625,222000,90375"
)
tg (CPTG
uid 8049,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8050,0
va (VaSet
font "clean,12,0"
)
xt "223000,89400,223600,90600"
st "i"
blo "223000,90300"
)
)
thePort (LogicalPort
decl (Decl
n "i"
t "std_logic"
preAdd 0
posAdd 0
o 2
)
)
)
*170 (CptPort
uid 8051,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8052,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "221250,91625,222000,92375"
)
tg (CPTG
uid 8053,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8054,0
va (VaSet
font "clean,12,0"
)
xt "223000,91400,224800,92600"
st "rst"
blo "223000,92300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
preAdd 0
posAdd 0
o 3
)
)
)
*171 (CptPort
uid 8055,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8056,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "230000,89625,230750,90375"
)
tg (CPTG
uid 8057,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8058,0
va (VaSet
font "clean,12,0"
)
xt "228400,89400,229000,90600"
st "o"
ju 2
blo "229000,90300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "o"
t "std_logic"
preAdd 0
posAdd 0
o 4
)
)
)
]
shape (Rectangle
uid 8035,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "222000,89000,230000,93000"
)
oxt "19000,8000,27000,12000"
ttg (MlTextGroup
uid 8036,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*172 (Text
uid 8037,0
va (VaSet
font "helvetica,8,1"
)
xt "223450,93300,224350,94300"
st "utils"
blo "223450,94100"
tm "BdLibraryNameMgr"
)
*173 (Text
uid 8038,0
va (VaSet
font "helvetica,8,1"
)
xt "223450,94300,227350,95300"
st "led_pulse"
blo "223450,95100"
tm "CptNameMgr"
)
*174 (Text
uid 8039,0
va (VaSet
font "helvetica,8,1"
)
xt "223450,95300,228950,96300"
st "Uled_pulse6"
blo "223450,96100"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 8040,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 8041,0
text (MLText
uid 8042,0
va (VaSet
font "clean,8,0"
)
xt "221500,82000,221500,82000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*175 (PortIoOut
uid 8059,0
shape (CompositeShape
uid 8060,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 8061,0
sl 0
ro 270
xt "234500,89625,236000,90375"
)
(Line
uid 8062,0
sl 0
ro 270
xt "234000,90000,234500,90000"
pts [
"234000,90000"
"234500,90000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 8063,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8064,0
va (VaSet
isHidden 1
)
xt "237000,89500,245100,90500"
st "led_tx_retransmit_o"
blo "237000,90300"
tm "WireNameMgr"
)
)
)
*176 (Net
uid 8166,0
decl (Decl
n "led_tx_retransmit_o"
t "std_logic"
preAdd 0
posAdd 0
o 24
suid 169,0
)
declText (MLText
uid 8167,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "0,0,16400,1200"
st "led_tx_retransmit_o       : std_logic
"
)
)
*177 (Net
uid 8168,0
decl (Decl
n "led_tx_collision_o"
t "std_logic"
preAdd 0
posAdd 0
o 23
suid 170,0
)
declText (MLText
uid 8169,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "0,0,16000,1200"
st "led_tx_collision_o        : std_logic
"
)
)
*178 (Net
uid 8170,0
decl (Decl
n "led_tx_ack_o"
t "std_logic"
preAdd 0
posAdd 0
o 22
suid 171,0
)
declText (MLText
uid 8171,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "0,0,15400,1200"
st "led_tx_ack_o              : std_logic
"
)
)
*179 (Net
uid 8176,0
decl (Decl
n "led_rx_framedrop_o"
t "std_logic"
preAdd 0
posAdd 0
o 21
suid 174,0
)
declText (MLText
uid 8177,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "0,0,17100,1200"
st "led_rx_framedrop_o        : std_logic
"
)
)
*180 (Net
uid 8178,0
decl (Decl
n "led_rx_data_valid_o"
t "std_logic"
preAdd 0
posAdd 0
o 20
suid 175,0
)
declText (MLText
uid 8179,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "0,0,16700,1200"
st "led_rx_data_valid_o       : std_logic
"
)
)
*181 (Net
uid 8961,0
decl (Decl
n "clk50"
t "std_logic"
eolc "-- ETH_GTX_CLK"
preAdd 0
posAdd 0
o 4
suid 176,0
)
declText (MLText
uid 8962,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "0,0,22100,1200"
st "clk50                     : std_logic -- ETH_GTX_CLK
"
)
)
*182 (PortIoIn
uid 8993,0
shape (CompositeShape
uid 8994,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 8995,0
sl 0
ro 270
xt "194000,48625,195500,49375"
)
(Line
uid 8996,0
sl 0
ro 270
xt "195500,49000,196000,49000"
pts [
"195500,49000"
"196000,49000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 8997,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8998,0
va (VaSet
isHidden 1
)
xt "191000,48500,193000,49500"
st "clk50"
ju 2
blo "193000,49300"
tm "WireNameMgr"
)
)
)
*183 (MWC
uid 9167,0
optionalChildren [
*184 (CptPort
uid 9154,0
optionalChildren [
*185 (Line
uid 9158,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "130000,0,131000,0"
pts [
"130000,0"
"131000,0"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 9155,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "129250,-375,130000,375"
)
tg (CPTG
uid 9156,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9157,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "127000,-500,128500,400"
st "din"
blo "127000,200"
)
s (Text
uid 9176,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "127000,400,127000,400"
blo "127000,400"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
prec "-----------------------------------------------------------------------
-- Signal Declarations
-----------------------------------------------------------------------

    -- Global asynchronous reset"
preAdd 0
o 17
suid 1,0
)
)
)
*186 (CptPort
uid 9159,0
optionalChildren [
*187 (Line
uid 9163,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "134750,0,135000,0"
pts [
"135000,0"
"134750,0"
]
)
*188 (Circle
uid 9164,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
)
xt "134000,-375,134750,375"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 9160,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "135000,-375,135750,375"
)
tg (CPTG
uid 9161,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 9162,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "136750,-500,138750,400"
st "dout"
ju 2
blo "138750,200"
)
s (Text
uid 9177,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "138750,400,138750,400"
ju 2
blo "138750,400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
eolc "-- ETH_GTX_CLK"
preAdd 0
posAdd 0
o 1
suid 2,0
)
)
)
*189 (CommentGraphic
uid 9165,0
shape (CustomPolygon
pts [
"131000,-2000"
"134000,0"
"131000,2000"
"131000,-2000"
]
uid 9166,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "131000,-2000,134000,2000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 9168,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "130000,-2000,135000,2000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 9169,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*190 (Text
uid 9170,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "132350,200,137650,1200"
st "moduleware"
blo "132350,1000"
)
*191 (Text
uid 9171,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "132350,1100,133550,2100"
st "inv"
blo "132350,1900"
)
*192 (Text
uid 9172,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "132350,1200,133950,2200"
st "U_1"
blo "132350,2000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 9173,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 9174,0
text (MLText
uid 9175,0
va (VaSet
font "clean,8,0"
)
xt "127000,-20700,127000,-20700"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*193 (Net
uid 9178,0
decl (Decl
n "RX_LL_FIFO_STATUS_0"
t "std_logic_vector"
b "(3 downto 0)"
o 69
suid 177,0
)
declText (MLText
uid 9179,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "0,0,31000,1200"
st "signal RX_LL_FIFO_STATUS_0       : std_logic_vector(3 downto 0)
"
)
)
*194 (SaComponent
uid 10068,0
optionalChildren [
*195 (CptPort
uid 9824,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9825,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,55625,131750,56375"
)
tg (CPTG
uid 9826,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 9827,0
sl 0
va (VaSet
font "clean,12,0"
)
xt "121600,55400,130000,56600"
st "RX_LL_CLOCK_0"
ju 2
blo "130000,56300"
)
)
thePort (LogicalPort
decl (Decl
n "RX_LL_CLOCK_0"
t "std_logic"
prec "-- Local link Receiver Interface - EMAC0"
preAdd 0
o 1
suid 1,0
)
)
)
*196 (CptPort
uid 9828,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9829,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,54625,131750,55375"
)
tg (CPTG
uid 9830,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 9831,0
sl 0
va (VaSet
font "clean,12,0"
)
xt "121600,54400,130000,55600"
st "RX_LL_RESET_0"
ju 2
blo "130000,55300"
)
)
thePort (LogicalPort
decl (Decl
n "RX_LL_RESET_0"
t "std_logic"
o 2
suid 2,0
)
)
)
*197 (CptPort
uid 9832,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9833,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,57625,131750,58375"
)
tg (CPTG
uid 9834,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 9835,0
sl 0
va (VaSet
font "clean,12,0"
)
xt "117400,57400,130000,58600"
st "RX_LL_DATA_0 : (7:0)"
ju 2
blo "130000,58300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RX_LL_DATA_0"
t "std_logic_vector"
b "(7 downto 0)"
o 3
suid 3,0
)
)
)
*198 (CptPort
uid 9836,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9837,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,58625,131750,59375"
)
tg (CPTG
uid 9838,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 9839,0
sl 0
va (VaSet
font "clean,12,0"
)
xt "121600,58400,130000,59600"
st "RX_LL_SOF_N_0"
ju 2
blo "130000,59300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RX_LL_SOF_N_0"
t "std_logic"
o 4
suid 4,0
)
)
)
*199 (CptPort
uid 9840,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9841,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,59625,131750,60375"
)
tg (CPTG
uid 9842,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 9843,0
sl 0
va (VaSet
font "clean,12,0"
)
xt "121600,59400,130000,60600"
st "RX_LL_EOF_N_0"
ju 2
blo "130000,60300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RX_LL_EOF_N_0"
t "std_logic"
o 5
suid 5,0
)
)
)
*200 (CptPort
uid 9844,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9845,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,60625,131750,61375"
)
tg (CPTG
uid 9846,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 9847,0
sl 0
va (VaSet
font "clean,12,0"
)
xt "119200,60400,130000,61600"
st "RX_LL_SRC_RDY_N_0"
ju 2
blo "130000,61300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RX_LL_SRC_RDY_N_0"
t "std_logic"
o 6
suid 6,0
)
)
)
*201 (CptPort
uid 9848,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9849,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,61625,131750,62375"
)
tg (CPTG
uid 9850,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 9851,0
sl 0
va (VaSet
font "clean,12,0"
)
xt "119200,61400,130000,62600"
st "RX_LL_DST_RDY_N_0"
ju 2
blo "130000,62300"
)
)
thePort (LogicalPort
decl (Decl
n "RX_LL_DST_RDY_N_0"
t "std_logic"
o 7
suid 7,0
)
)
)
*202 (CptPort
uid 9852,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9853,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,39625,131750,40375"
)
tg (CPTG
uid 9854,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 9855,0
sl 0
va (VaSet
font "clean,12,0"
)
xt "113200,39400,130000,40600"
st "RX_LL_FIFO_STATUS_0 : (3:0)"
ju 2
blo "130000,40300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RX_LL_FIFO_STATUS_0"
t "std_logic_vector"
b "(3 downto 0)"
posAdd 0
o 8
suid 8,0
)
)
)
*203 (CptPort
uid 9856,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9857,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,64625,131750,65375"
)
tg (CPTG
uid 9858,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 9859,0
sl 0
va (VaSet
font "clean,12,0"
)
xt "121600,64400,130000,65600"
st "TX_LL_CLOCK_0"
ju 2
blo "130000,65300"
)
)
thePort (LogicalPort
decl (Decl
n "TX_LL_CLOCK_0"
t "std_logic"
prec "-- Local link Transmitter Interface - EMAC0"
preAdd 0
o 9
suid 9,0
)
)
)
*204 (CptPort
uid 9860,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9861,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,65625,131750,66375"
)
tg (CPTG
uid 9862,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 9863,0
sl 0
va (VaSet
font "clean,12,0"
)
xt "121600,65400,130000,66600"
st "TX_LL_RESET_0"
ju 2
blo "130000,66300"
)
)
thePort (LogicalPort
decl (Decl
n "TX_LL_RESET_0"
t "std_logic"
o 10
suid 10,0
)
)
)
*205 (CptPort
uid 9864,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9865,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,70625,131750,71375"
)
tg (CPTG
uid 9866,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 9867,0
sl 0
va (VaSet
font "clean,12,0"
)
xt "117400,70400,130000,71600"
st "TX_LL_DATA_0 : (7:0)"
ju 2
blo "130000,71300"
)
)
thePort (LogicalPort
decl (Decl
n "TX_LL_DATA_0"
t "std_logic_vector"
b "(7 downto 0)"
o 11
suid 11,0
)
)
)
*206 (CptPort
uid 9868,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9869,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,68625,131750,69375"
)
tg (CPTG
uid 9870,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 9871,0
sl 0
va (VaSet
font "clean,12,0"
)
xt "121600,68400,130000,69600"
st "TX_LL_SOF_N_0"
ju 2
blo "130000,69300"
)
)
thePort (LogicalPort
decl (Decl
n "TX_LL_SOF_N_0"
t "std_logic"
o 12
suid 12,0
)
)
)
*207 (CptPort
uid 9872,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9873,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,69625,131750,70375"
)
tg (CPTG
uid 9874,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 9875,0
sl 0
va (VaSet
font "clean,12,0"
)
xt "121600,69400,130000,70600"
st "TX_LL_EOF_N_0"
ju 2
blo "130000,70300"
)
)
thePort (LogicalPort
decl (Decl
n "TX_LL_EOF_N_0"
t "std_logic"
o 13
suid 13,0
)
)
)
*208 (CptPort
uid 9876,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9877,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,67625,131750,68375"
)
tg (CPTG
uid 9878,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 9879,0
sl 0
va (VaSet
font "clean,12,0"
)
xt "119200,67400,130000,68600"
st "TX_LL_SRC_RDY_N_0"
ju 2
blo "130000,68300"
)
)
thePort (LogicalPort
decl (Decl
n "TX_LL_SRC_RDY_N_0"
t "std_logic"
o 14
suid 14,0
)
)
)
*209 (CptPort
uid 9880,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9881,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,66625,131750,67375"
)
tg (CPTG
uid 9882,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 9883,0
sl 0
va (VaSet
font "clean,12,0"
)
xt "119200,66400,130000,67600"
st "TX_LL_DST_RDY_N_0"
ju 2
blo "130000,67300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "TX_LL_DST_RDY_N_0"
t "std_logic"
posAdd 0
o 15
suid 15,0
)
)
)
*210 (CptPort
uid 9884,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9885,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,42625,131750,43375"
)
tg (CPTG
uid 9886,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 9887,0
sl 0
va (VaSet
font "clean,12,0"
)
xt "119200,42400,130000,43600"
st "EMAC0CLIENTRXDVLD"
ju 2
blo "130000,43300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTRXDVLD"
t "std_logic"
prec "-- Client Receiver Interface - EMAC0"
preAdd 0
o 16
suid 16,0
)
)
)
*211 (CptPort
uid 9888,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9889,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,43625,131750,44375"
)
tg (CPTG
uid 9890,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 9891,0
sl 0
va (VaSet
font "clean,12,0"
)
xt "116200,43400,130000,44600"
st "EMAC0CLIENTRXFRAMEDROP"
ju 2
blo "130000,44300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTRXFRAMEDROP"
t "std_logic"
o 17
suid 17,0
)
)
)
*212 (CptPort
uid 9892,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9893,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,44625,131750,45375"
)
tg (CPTG
uid 9894,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 9895,0
sl 0
va (VaSet
font "clean,12,0"
)
xt "113800,44400,130000,45600"
st "EMAC0CLIENTRXSTATS : (6:0)"
ju 2
blo "130000,45300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTRXSTATS"
t "std_logic_vector"
b "(6 downto 0)"
o 18
suid 18,0
)
)
)
*213 (CptPort
uid 9896,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9897,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,45625,131750,46375"
)
tg (CPTG
uid 9898,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 9899,0
sl 0
va (VaSet
font "clean,12,0"
)
xt "116800,45400,130000,46600"
st "EMAC0CLIENTRXSTATSVLD"
ju 2
blo "130000,46300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTRXSTATSVLD"
t "std_logic"
o 19
suid 19,0
)
)
)
*214 (CptPort
uid 9900,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9901,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,46625,131750,47375"
)
tg (CPTG
uid 9902,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 9903,0
sl 0
va (VaSet
font "clean,12,0"
)
xt "114400,46400,130000,47600"
st "EMAC0CLIENTRXSTATSBYTEVLD"
ju 2
blo "130000,47300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTRXSTATSBYTEVLD"
t "std_logic"
posAdd 0
o 20
suid 20,0
)
)
)
*215 (CptPort
uid 9904,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9905,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "105250,32625,106000,33375"
)
tg (CPTG
uid 9906,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9907,0
sl 0
va (VaSet
font "clean,12,0"
)
xt "107000,32400,125000,33600"
st "CLIENTEMAC0TXIFGDELAY : (7:0)"
blo "107000,33300"
)
)
thePort (LogicalPort
decl (Decl
n "CLIENTEMAC0TXIFGDELAY"
t "std_logic_vector"
b "(7 downto 0)"
prec "-- Client Transmitter Interface - EMAC0"
preAdd 0
o 21
suid 21,0
)
)
)
*216 (CptPort
uid 9908,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9909,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,47625,131750,48375"
)
tg (CPTG
uid 9910,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 9911,0
sl 0
va (VaSet
font "clean,12,0"
)
xt "118600,47400,130000,48600"
st "EMAC0CLIENTTXSTATS"
ju 2
blo "130000,48300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTTXSTATS"
t "std_logic"
o 22
suid 22,0
)
)
)
*217 (CptPort
uid 9912,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9913,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,48625,131750,49375"
)
tg (CPTG
uid 9914,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 9915,0
sl 0
va (VaSet
font "clean,12,0"
)
xt "116800,48400,130000,49600"
st "EMAC0CLIENTTXSTATSVLD"
ju 2
blo "130000,49300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTTXSTATSVLD"
t "std_logic"
o 23
suid 23,0
)
)
)
*218 (CptPort
uid 9916,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9917,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,49625,131750,50375"
)
tg (CPTG
uid 9918,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 9919,0
sl 0
va (VaSet
font "clean,12,0"
)
xt "114400,49400,130000,50600"
st "EMAC0CLIENTTXSTATSBYTEVLD"
ju 2
blo "130000,50300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTTXSTATSBYTEVLD"
t "std_logic"
posAdd 0
o 24
suid 24,0
)
)
)
*219 (CptPort
uid 9920,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9921,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "105250,33625,106000,34375"
)
tg (CPTG
uid 9922,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9923,0
sl 0
va (VaSet
font "clean,12,0"
)
xt "107000,33400,119000,34600"
st "CLIENTEMAC0PAUSEREQ"
blo "107000,34300"
)
)
thePort (LogicalPort
decl (Decl
n "CLIENTEMAC0PAUSEREQ"
t "std_logic"
prec "-- MAC Control Interface - EMAC0"
preAdd 0
o 25
suid 25,0
)
)
)
*220 (CptPort
uid 9924,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9925,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "105250,34625,106000,35375"
)
tg (CPTG
uid 9926,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9927,0
sl 0
va (VaSet
font "clean,12,0"
)
xt "107000,34400,124400,35600"
st "CLIENTEMAC0PAUSEVAL : (15:0)"
blo "107000,35300"
)
)
thePort (LogicalPort
decl (Decl
n "CLIENTEMAC0PAUSEVAL"
t "std_logic_vector"
b "(15 downto 0)"
posAdd 0
o 26
suid 26,0
)
)
)
*221 (CptPort
uid 9928,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9929,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "105250,10625,106000,11375"
)
tg (CPTG
uid 9930,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9931,0
sl 0
va (VaSet
font "clean,12,0"
)
xt "107000,10400,112400,11600"
st "GTX_CLK_0"
blo "107000,11300"
)
)
thePort (LogicalPort
decl (Decl
n "GTX_CLK_0"
t "std_logic"
prec "-- Clock Signals - EMAC0"
preAdd 0
o 27
suid 27,0
)
)
)
*222 (CptPort
uid 9932,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9933,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,53625,131750,54375"
)
tg (CPTG
uid 9934,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 9935,0
sl 0
va (VaSet
font "clean,12,0"
)
xt "120400,53400,130000,54600"
st "RX_CLIENT_CLK_0"
ju 2
blo "130000,54300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RX_CLIENT_CLK_0"
t "std_logic"
o 28
suid 28,0
)
)
)
*223 (CptPort
uid 9936,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9937,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,63625,131750,64375"
)
tg (CPTG
uid 9938,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 9939,0
sl 0
va (VaSet
font "clean,12,0"
)
xt "120400,63400,130000,64600"
st "TX_CLIENT_CLK_0"
ju 2
blo "130000,64300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "TX_CLIENT_CLK_0"
t "std_logic"
posAdd 0
o 29
suid 29,0
)
)
)
*224 (CptPort
uid 9940,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9941,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,13625,131750,14375"
)
tg (CPTG
uid 9942,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 9943,0
sl 0
va (VaSet
font "clean,12,0"
)
xt "118600,13400,130000,14600"
st "GMII_TXD_0 : (7:0)"
ju 2
blo "130000,14300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "GMII_TXD_0"
t "std_logic_vector"
b "(7 downto 0)"
prec "-- GMII Interface - EMAC0"
preAdd 0
o 30
suid 30,0
)
)
)
*225 (CptPort
uid 9944,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9945,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,14625,131750,15375"
)
tg (CPTG
uid 9946,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 9947,0
sl 0
va (VaSet
font "clean,12,0"
)
xt "122200,14400,130000,15600"
st "GMII_TX_EN_0"
ju 2
blo "130000,15300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "GMII_TX_EN_0"
t "std_logic"
o 31
suid 31,0
)
)
)
*226 (CptPort
uid 9948,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9949,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,15625,131750,16375"
)
tg (CPTG
uid 9950,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 9951,0
sl 0
va (VaSet
font "clean,12,0"
)
xt "122200,15400,130000,16600"
st "GMII_TX_ER_0"
ju 2
blo "130000,16300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "GMII_TX_ER_0"
t "std_logic"
o 32
suid 32,0
)
)
)
*227 (CptPort
uid 9952,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9953,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,16625,131750,17375"
)
tg (CPTG
uid 9954,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 9955,0
sl 0
va (VaSet
font "clean,12,0"
)
xt "121600,16400,130000,17600"
st "GMII_TX_CLK_0"
ju 2
blo "130000,17300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "GMII_TX_CLK_0"
t "std_logic"
o 33
suid 33,0
)
)
)
*228 (CptPort
uid 9956,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9957,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "105250,13625,106000,14375"
)
tg (CPTG
uid 9958,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9959,0
sl 0
va (VaSet
font "clean,12,0"
)
xt "107000,13400,118400,14600"
st "GMII_RXD_0 : (7:0)"
blo "107000,14300"
)
)
thePort (LogicalPort
decl (Decl
n "GMII_RXD_0"
t "std_logic_vector"
b "(7 downto 0)"
o 34
suid 34,0
)
)
)
*229 (CptPort
uid 9960,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9961,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "105250,14625,106000,15375"
)
tg (CPTG
uid 9962,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9963,0
sl 0
va (VaSet
font "clean,12,0"
)
xt "107000,14400,114800,15600"
st "GMII_RX_DV_0"
blo "107000,15300"
)
)
thePort (LogicalPort
decl (Decl
n "GMII_RX_DV_0"
t "std_logic"
o 35
suid 35,0
)
)
)
*230 (CptPort
uid 9964,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9965,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "105250,15625,106000,16375"
)
tg (CPTG
uid 9966,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9967,0
sl 0
va (VaSet
font "clean,12,0"
)
xt "107000,15400,114800,16600"
st "GMII_RX_ER_0"
blo "107000,16300"
)
)
thePort (LogicalPort
decl (Decl
n "GMII_RX_ER_0"
t "std_logic"
o 36
suid 36,0
)
)
)
*231 (CptPort
uid 9968,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9969,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "105250,16625,106000,17375"
)
tg (CPTG
uid 9970,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9971,0
sl 0
va (VaSet
font "clean,12,0"
)
xt "107000,16400,115400,17600"
st "GMII_RX_CLK_0"
blo "107000,17300"
)
)
thePort (LogicalPort
decl (Decl
n "GMII_RX_CLK_0"
t "std_logic"
o 37
suid 37,0
)
)
)
*232 (CptPort
uid 10032,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10033,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "105250,21625,106000,22375"
)
tg (CPTG
uid 10034,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10035,0
sl 0
va (VaSet
font "clean,12,0"
)
xt "107000,21400,111200,22600"
st "HOSTCLK"
blo "107000,22300"
)
)
thePort (LogicalPort
decl (Decl
n "HOSTCLK"
t "std_logic"
posAdd 0
o 53
suid 53,0
)
)
)
*233 (CptPort
uid 10036,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10037,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "105250,9625,106000,10375"
)
tg (CPTG
uid 10038,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10039,0
sl 0
va (VaSet
font "clean,12,0"
)
xt "107000,9400,110600,10600"
st "REFCLK"
blo "107000,10300"
)
)
thePort (LogicalPort
decl (Decl
n "REFCLK"
t "std_logic"
prec "-- Reference clock for RGMII IODELAYs"
preAdd 0
posAdd 0
o 54
suid 54,0
)
)
)
*234 (CptPort
uid 10040,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10041,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "105250,8625,106000,9375"
)
tg (CPTG
uid 10042,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10043,0
sl 0
va (VaSet
font "clean,12,0"
)
xt "107000,8400,110000,9600"
st "RESET"
blo "107000,9300"
)
)
thePort (LogicalPort
decl (Decl
n "RESET"
t "std_logic"
prec "-- *** mod end

-- Asynchronous Reset"
preAdd 0
o 61
suid 55,0
)
)
)
*235 (CptPort
uid 11368,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11369,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "105250,17625,106000,18375"
)
tg (CPTG
uid 11370,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11371,0
sl 0
va (VaSet
font "clean,12,0"
)
xt "107000,17400,113600,18600"
st "GMII_COL_0"
blo "107000,18300"
)
)
thePort (LogicalPort
decl (Decl
n "GMII_COL_0"
t "std_logic"
o 39
suid 62,0
)
)
)
*236 (CptPort
uid 11372,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11373,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "105250,18625,106000,19375"
)
tg (CPTG
uid 11374,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11375,0
sl 0
va (VaSet
font "clean,12,0"
)
xt "107000,18400,113600,19600"
st "GMII_CRS_0"
blo "107000,19300"
)
)
thePort (LogicalPort
decl (Decl
n "GMII_CRS_0"
t "std_logic"
posAdd 0
o 40
suid 63,0
)
)
)
*237 (CptPort
uid 11376,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11377,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "105250,25625,106000,26375"
)
tg (CPTG
uid 11378,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11379,0
sl 0
va (VaSet
font "clean,12,0"
)
xt "107000,25400,117200,26600"
st "HOSTADDR : (9:0)"
blo "107000,26300"
)
)
thePort (LogicalPort
decl (Decl
n "HOSTADDR"
t "std_logic_vector"
b "(9 downto 0)"
o 48
suid 64,0
)
)
)
*238 (CptPort
uid 11380,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11381,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "105250,27625,106000,28375"
)
tg (CPTG
uid 11382,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11383,0
sl 0
va (VaSet
font "clean,12,0"
)
xt "107000,27400,114800,28600"
st "HOSTEMAC1SEL"
blo "107000,28300"
)
)
thePort (LogicalPort
decl (Decl
n "HOSTEMAC1SEL"
t "std_logic"
o 52
suid 65,0
)
)
)
*239 (CptPort
uid 11384,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11385,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "105250,28625,106000,29375"
)
tg (CPTG
uid 11386,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11387,0
sl 0
va (VaSet
font "clean,12,0"
)
xt "107000,28400,114200,29600"
st "HOSTMIIMRDY"
blo "107000,29300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "HOSTMIIMRDY"
t "std_logic"
o 50
suid 66,0
)
)
)
*240 (CptPort
uid 11388,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11389,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "105250,24625,106000,25375"
)
tg (CPTG
uid 11390,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11391,0
sl 0
va (VaSet
font "clean,12,0"
)
xt "107000,24400,114200,25600"
st "HOSTMIIMSEL"
blo "107000,25300"
)
)
thePort (LogicalPort
decl (Decl
n "HOSTMIIMSEL"
t "std_logic"
o 47
suid 67,0
)
)
)
*241 (CptPort
uid 11392,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11393,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "105250,22625,106000,23375"
)
tg (CPTG
uid 11394,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11395,0
sl 0
va (VaSet
font "clean,12,0"
)
xt "107000,22400,118400,23600"
st "HOSTOPCODE : (1:0)"
blo "107000,23300"
)
)
thePort (LogicalPort
decl (Decl
n "HOSTOPCODE"
t "std_logic_vector"
b "(1 downto 0)"
prec "-- Generic Host Interface"
preAdd 0
o 45
suid 68,0
)
)
)
*242 (CptPort
uid 11396,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11397,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "105250,29625,106000,30375"
)
tg (CPTG
uid 11398,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11399,0
sl 0
va (VaSet
font "clean,12,0"
)
xt "107000,29400,119000,30600"
st "HOSTRDDATA : (31:0)"
blo "107000,30300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "HOSTRDDATA"
t "std_logic_vector"
b "(31 downto 0)"
o 51
suid 69,0
)
)
)
*243 (CptPort
uid 11400,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11401,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "105250,23625,106000,24375"
)
tg (CPTG
uid 11402,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11403,0
sl 0
va (VaSet
font "clean,12,0"
)
xt "107000,23400,111200,24600"
st "HOSTREQ"
blo "107000,24300"
)
)
thePort (LogicalPort
decl (Decl
n "HOSTREQ"
t "std_logic"
o 46
suid 70,0
)
)
)
*244 (CptPort
uid 11404,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11405,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "105250,26625,106000,27375"
)
tg (CPTG
uid 11406,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11407,0
sl 0
va (VaSet
font "clean,12,0"
)
xt "107000,26400,119000,27600"
st "HOSTWRDATA : (31:0)"
blo "107000,27300"
)
)
thePort (LogicalPort
decl (Decl
n "HOSTWRDATA"
t "std_logic_vector"
b "(31 downto 0)"
o 49
suid 71,0
)
)
)
*245 (CptPort
uid 11408,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11409,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,22625,131750,23375"
)
tg (CPTG
uid 11410,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11411,0
sl 0
va (VaSet
font "clean,12,0"
)
xt "127000,22400,130000,23600"
st "MDC_0"
ju 2
blo "130000,23300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "MDC_0"
t "std_logic"
prec "-- MDIO Interface - EMAC0"
preAdd 0
o 41
suid 72,0
)
)
)
*246 (CptPort
uid 11412,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11413,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,25625,131750,26375"
)
tg (CPTG
uid 11414,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11415,0
sl 0
va (VaSet
font "clean,12,0"
)
xt "125200,25400,130000,26600"
st "MDIO_0_I"
ju 2
blo "130000,26300"
)
)
thePort (LogicalPort
decl (Decl
n "MDIO_0_I"
t "std_logic"
o 42
suid 73,0
)
)
)
*247 (CptPort
uid 11416,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11417,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,28625,131750,29375"
)
tg (CPTG
uid 11418,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11419,0
sl 0
va (VaSet
font "clean,12,0"
)
xt "125200,28400,130000,29600"
st "MDIO_0_O"
ju 2
blo "130000,29300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "MDIO_0_O"
t "std_logic"
o 43
suid 74,0
)
)
)
*248 (CptPort
uid 11420,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11421,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,31625,131750,32375"
)
tg (CPTG
uid 11422,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11423,0
sl 0
va (VaSet
font "clean,12,0"
)
xt "125200,31400,130000,32600"
st "MDIO_0_T"
ju 2
blo "130000,32300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "MDIO_0_T"
t "std_logic"
posAdd 0
o 44
suid 75,0
)
)
)
*249 (CptPort
uid 11424,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11425,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "105250,19625,106000,20375"
)
tg (CPTG
uid 11426,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11427,0
sl 0
va (VaSet
font "clean,12,0"
)
xt "107000,19400,114800,20600"
st "MII_TX_CLK_0"
blo "107000,20300"
)
)
thePort (LogicalPort
decl (Decl
n "MII_TX_CLK_0"
t "std_logic"
o 38
suid 76,0
)
)
)
*250 (CptPort
uid 11959,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11960,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,74625,131750,75375"
)
tg (CPTG
uid 11961,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11962,0
sl 0
va (VaSet
font "clean,12,0"
)
xt "122800,74400,130000,75600"
st "rx_overflow"
ju 2
blo "130000,75300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_overflow"
t "std_logic"
o 57
suid 77,0
)
)
)
*251 (CptPort
uid 11963,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11964,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,78625,131750,79375"
)
tg (CPTG
uid 11965,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11966,0
sl 0
va (VaSet
font "clean,12,0"
)
xt "126400,78400,130000,79600"
st "tx_ack"
ju 2
blo "130000,79300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tx_ack"
t "std_logic"
o 58
suid 78,0
)
)
)
*252 (CptPort
uid 11967,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11968,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,79625,131750,80375"
)
tg (CPTG
uid 11969,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11970,0
sl 0
va (VaSet
font "clean,12,0"
)
xt "122200,79400,130000,80600"
st "tx_collision"
ju 2
blo "130000,80300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tx_collision"
t "std_logic"
o 59
suid 79,0
)
)
)
*253 (CptPort
uid 11971,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11972,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,82625,131750,83375"
)
tg (CPTG
uid 11973,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11974,0
sl 0
va (VaSet
font "clean,12,0"
)
xt "117400,82400,130000,83600"
st "tx_fifo_stat : (3:0)"
ju 2
blo "130000,83300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tx_fifo_stat"
t "std_logic_vector"
b "(3 DOWNTO 0)"
prec "-- *** mod start"
preAdd 0
o 55
suid 80,0
)
)
)
*254 (CptPort
uid 11975,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11976,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,83625,131750,84375"
)
tg (CPTG
uid 11977,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11978,0
sl 0
va (VaSet
font "clean,12,0"
)
xt "122800,83400,130000,84600"
st "tx_overflow"
ju 2
blo "130000,84300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tx_overflow"
t "std_logic"
o 56
suid 81,0
)
)
)
*255 (CptPort
uid 11979,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11980,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,80625,131750,81375"
)
tg (CPTG
uid 11981,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11982,0
sl 0
va (VaSet
font "clean,12,0"
)
xt "121600,80400,130000,81600"
st "tx_retransmit"
ju 2
blo "130000,81300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tx_retransmit"
t "std_logic"
posAdd 0
o 60
suid 82,0
)
)
)
]
shape (Rectangle
uid 10069,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "106000,5000,131000,87000"
)
oxt "15000,-49000,40000,26000"
ttg (MlTextGroup
uid 10070,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*256 (Text
uid 10071,0
va (VaSet
font "helvetica,8,1"
)
xt "106700,47000,110100,48000"
st "ethernet_v4"
blo "106700,47800"
tm "BdLibraryNameMgr"
)
*257 (Text
uid 10072,0
va (VaSet
font "helvetica,8,1"
)
xt "106700,48000,114300,49000"
st "eth_gmii_locallink"
blo "106700,48800"
tm "CptNameMgr"
)
*258 (Text
uid 10073,0
va (VaSet
font "helvetica,8,1"
)
xt "106700,49000,113100,50000"
st "Ugmii_locallink"
blo "106700,49800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 10074,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 10075,0
text (MLText
uid 10076,0
va (VaSet
font "clean,8,0"
)
xt "0,13000,0,13000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
selT 0
)
archFileType "UNKNOWN"
)
*259 (SaComponent
uid 10121,0
optionalChildren [
*260 (CptPort
uid 10077,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10078,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "153250,55625,154000,56375"
)
tg (CPTG
uid 10079,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10080,0
sl 0
va (VaSet
font "clean,12,0"
)
xt "155000,55400,162200,56600"
st "rx_ll_clock"
blo "155000,56300"
)
)
thePort (LogicalPort
decl (Decl
n "rx_ll_clock"
t "std_logic"
o 1
)
)
)
*261 (CptPort
uid 10081,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10082,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "153250,54625,154000,55375"
)
tg (CPTG
uid 10083,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10084,0
sl 0
va (VaSet
font "clean,12,0"
)
xt "155000,54400,162200,55600"
st "rx_ll_reset"
blo "155000,55300"
)
)
thePort (LogicalPort
decl (Decl
n "rx_ll_reset"
t "std_logic"
o 2
)
)
)
*262 (CptPort
uid 10085,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10086,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "153250,57625,154000,58375"
)
tg (CPTG
uid 10087,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10088,0
sl 0
va (VaSet
font "clean,12,0"
)
xt "155000,57400,168200,58600"
st "rx_ll_data_in : (7:0)"
blo "155000,58300"
)
)
thePort (LogicalPort
decl (Decl
n "rx_ll_data_in"
t "std_logic_vector"
b "(7 downto 0)"
o 3
)
)
)
*263 (CptPort
uid 10089,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10090,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "153250,58625,154000,59375"
)
tg (CPTG
uid 10091,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10092,0
sl 0
va (VaSet
font "clean,12,0"
)
xt "155000,58400,164000,59600"
st "rx_ll_sof_in_n"
blo "155000,59300"
)
)
thePort (LogicalPort
decl (Decl
n "rx_ll_sof_in_n"
t "std_logic"
o 4
)
)
)
*264 (CptPort
uid 10093,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10094,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "153250,59625,154000,60375"
)
tg (CPTG
uid 10095,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10096,0
sl 0
va (VaSet
font "clean,12,0"
)
xt "155000,59400,164000,60600"
st "rx_ll_eof_in_n"
blo "155000,60300"
)
)
thePort (LogicalPort
decl (Decl
n "rx_ll_eof_in_n"
t "std_logic"
o 5
)
)
)
*265 (CptPort
uid 10097,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10098,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "153250,60625,154000,61375"
)
tg (CPTG
uid 10099,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10100,0
sl 0
va (VaSet
font "clean,12,0"
)
xt "155000,60400,166400,61600"
st "rx_ll_src_rdy_in_n"
blo "155000,61300"
)
)
thePort (LogicalPort
decl (Decl
n "rx_ll_src_rdy_in_n"
t "std_logic"
o 6
)
)
)
*266 (CptPort
uid 10101,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10102,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "153250,70625,154000,71375"
)
tg (CPTG
uid 10103,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10104,0
sl 0
va (VaSet
font "clean,12,0"
)
xt "155000,70400,168800,71600"
st "rx_ll_data_out : (7:0)"
blo "155000,71300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_ll_data_out"
t "std_logic_vector"
b "(7 downto 0)"
o 7
)
)
)
*267 (CptPort
uid 10105,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10106,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "153250,68625,154000,69375"
)
tg (CPTG
uid 10107,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10108,0
sl 0
va (VaSet
font "clean,12,0"
)
xt "155000,68400,164600,69600"
st "rx_ll_sof_out_n"
blo "155000,69300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_ll_sof_out_n"
t "std_logic"
o 8
)
)
)
*268 (CptPort
uid 10109,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10110,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "153250,69625,154000,70375"
)
tg (CPTG
uid 10111,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10112,0
sl 0
va (VaSet
font "clean,12,0"
)
xt "155000,69400,164600,70600"
st "rx_ll_eof_out_n"
blo "155000,70300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_ll_eof_out_n"
t "std_logic"
o 9
)
)
)
*269 (CptPort
uid 10113,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10114,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "153250,67625,154000,68375"
)
tg (CPTG
uid 10115,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10116,0
sl 0
va (VaSet
font "clean,12,0"
)
xt "155000,67400,167000,68600"
st "rx_ll_src_rdy_out_n"
blo "155000,68300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_ll_src_rdy_out_n"
t "std_logic"
o 10
)
)
)
*270 (CptPort
uid 10117,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10118,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "153250,61625,154000,62375"
)
tg (CPTG
uid 10119,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10120,0
sl 0
va (VaSet
font "clean,12,0"
)
xt "155000,61400,166400,62600"
st "rx_ll_dst_rdy_in_n"
blo "155000,62300"
)
)
thePort (LogicalPort
decl (Decl
n "rx_ll_dst_rdy_in_n"
t "std_logic"
o 11
)
)
)
]
shape (Rectangle
uid 10122,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "154000,54000,173000,73000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 10123,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*271 (Text
uid 10124,0
va (VaSet
font "helvetica,8,1"
)
xt "158100,64000,161500,65000"
st "ethernet_v4"
blo "158100,64800"
tm "BdLibraryNameMgr"
)
*272 (Text
uid 10125,0
va (VaSet
font "helvetica,8,1"
)
xt "158100,65000,168900,66000"
st "address_swap_module_8"
blo "158100,65800"
tm "CptNameMgr"
)
*273 (Text
uid 10126,0
va (VaSet
font "helvetica,8,1"
)
xt "158100,66000,160900,67000"
st "Uasm8"
blo "158100,66800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 10127,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 10128,0
text (MLText
uid 10129,0
va (VaSet
font "clean,8,0"
)
xt "163500,56000,163500,56000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
selT 0
)
archFileType "UNKNOWN"
)
*274 (PortIoIn
uid 11436,0
shape (CompositeShape
uid 11437,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 11438,0
sl 0
ro 270
xt "92000,19625,93500,20375"
)
(Line
uid 11439,0
sl 0
ro 270
xt "93500,20000,94000,20000"
pts [
"93500,20000"
"94000,20000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 11440,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11441,0
va (VaSet
isHidden 1
)
xt "86000,19500,91000,20500"
st "mii_tx_clk_i"
ju 2
blo "91000,20300"
tm "WireNameMgr"
)
)
)
*275 (Net
uid 11442,0
decl (Decl
n "mii_tx_clk_i"
t "std_logic"
o 25
suid 182,0
)
declText (MLText
uid 11443,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "0,0,14900,1200"
st "mii_tx_clk_i              : std_logic
"
)
)
*276 (Net
uid 11983,0
decl (Decl
n "rx_overflow"
t "std_logic"
o 70
suid 183,0
)
declText (MLText
uid 11984,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "0,0,18100,1200"
st "signal rx_overflow               : std_logic
"
)
)
*277 (Net
uid 11999,0
decl (Decl
n "tx_overflow"
t "std_logic"
o 71
suid 185,0
)
declText (MLText
uid 12000,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "0,0,18000,1200"
st "signal tx_overflow               : std_logic
"
)
)
*278 (MWC
uid 12072,0
optionalChildren [
*279 (CptPort
uid 12055,0
optionalChildren [
*280 (Line
uid 12059,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "216000,40000,217000,40000"
pts [
"216000,40000"
"217000,40000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 12056,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "215250,39625,216000,40375"
)
tg (CPTG
uid 12057,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12058,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "213000,39500,214500,40400"
st "din"
blo "213000,40200"
)
s (Text
uid 12081,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "213000,40400,213000,40400"
blo "213000,40400"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic_vector"
b "(3 downto 0)"
o 69
suid 1,0
)
)
)
*281 (CptPort
uid 12060,0
optionalChildren [
*282 (Line
uid 12064,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "220000,40000,221000,40000"
pts [
"221000,40000"
"220000,40000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 12061,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "221000,39625,221750,40375"
)
tg (CPTG
uid 12062,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12063,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "222000,39500,224000,40400"
st "dout"
ju 2
blo "224000,40200"
)
s (Text
uid 12082,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "224000,40400,224000,40400"
ju 2
blo "224000,40400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic_vector"
b "(3 downto 0)"
prec "-- *** mod start"
preAdd 0
o 27
suid 2,0
)
)
)
*283 (Grouping
uid 12065,0
optionalChildren [
*284 (CommentGraphic
uid 12067,0
shape (CustomPolygon
pts [
"217000,38000"
"220000,40000"
"217000,42000"
"217000,38000"
]
uid 12068,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "217000,38000,220000,42000"
)
oxt "7000,6000,10000,10000"
)
*285 (CommentText
uid 12069,0
shape (Rectangle
uid 12070,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "217000,39000,219250,41000"
)
oxt "7000,7000,9250,9000"
text (MLText
uid 12071,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "217125,39550,219125,40450"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 12066,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "217000,38000,220000,42000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 12073,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "216000,38000,221000,42000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 12074,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*286 (Text
uid 12075,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "218350,40200,223650,41200"
st "moduleware"
blo "218350,41000"
)
*287 (Text
uid 12076,0
va (VaSet
font "helvetica,8,1"
)
xt "218350,41200,219950,42200"
st "buff"
blo "218350,42000"
)
*288 (Text
uid 12077,0
va (VaSet
font "helvetica,8,1"
)
xt "218350,42200,219950,43200"
st "U_2"
blo "218350,43000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 12078,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 12079,0
text (MLText
uid 12080,0
va (VaSet
font "clean,8,0"
)
xt "213000,19300,213000,19300"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*289 (PortIoOut
uid 12091,0
shape (CompositeShape
uid 12092,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 12093,0
sl 0
ro 270
xt "234500,39625,236000,40375"
)
(Line
uid 12094,0
sl 0
ro 270
xt "234000,40000,234500,40000"
pts [
"234000,40000"
"234500,40000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 12095,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12096,0
va (VaSet
isHidden 1
)
xt "237000,39500,243000,40500"
st "rx_fifo_stat_o"
blo "237000,40300"
tm "WireNameMgr"
)
)
)
*290 (Net
uid 12097,0
decl (Decl
n "rx_fifo_stat_o"
t "std_logic_vector"
b "(3 DOWNTO 0)"
prec "-- *** mod start"
preAdd 0
o 27
suid 186,0
)
declText (MLText
uid 12098,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "0,0,25400,2400"
st "-- *** mod start
rx_fifo_stat_o            : std_logic_vector(3 DOWNTO 0)
"
)
)
*291 (PortIoOut
uid 12099,0
shape (CompositeShape
uid 12100,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 12101,0
sl 0
ro 270
xt "234500,43625,236000,44375"
)
(Line
uid 12102,0
sl 0
ro 270
xt "234000,44000,234500,44000"
pts [
"234000,44000"
"234500,44000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 12103,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12104,0
va (VaSet
isHidden 1
)
xt "237000,43500,243000,44500"
st "tx_fifo_stat_o"
blo "237000,44300"
tm "WireNameMgr"
)
)
)
*292 (Net
uid 12105,0
decl (Decl
n "tx_fifo_stat_o"
t "std_logic_vector"
b "(3 DOWNTO 0)"
prec "-- *** mod start"
preAdd 0
o 26
suid 187,0
)
declText (MLText
uid 12106,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "0,0,25300,2400"
st "-- *** mod start
tx_fifo_stat_o            : std_logic_vector(3 DOWNTO 0)
"
)
)
*293 (SaComponent
uid 12286,0
optionalChildren [
*294 (CptPort
uid 12295,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12296,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "221250,62625,222000,63375"
)
tg (CPTG
uid 12297,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12298,0
va (VaSet
font "clean,12,0"
)
xt "223000,62400,224800,63600"
st "clk"
blo "223000,63300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
preAdd 0
posAdd 0
o 1
)
)
)
*295 (CptPort
uid 12299,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12300,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "221250,61625,222000,62375"
)
tg (CPTG
uid 12301,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12302,0
va (VaSet
font "clean,12,0"
)
xt "223000,61400,223600,62600"
st "i"
blo "223000,62300"
)
)
thePort (LogicalPort
decl (Decl
n "i"
t "std_logic"
preAdd 0
posAdd 0
o 2
)
)
)
*296 (CptPort
uid 12303,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12304,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "221250,63625,222000,64375"
)
tg (CPTG
uid 12305,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12306,0
va (VaSet
font "clean,12,0"
)
xt "223000,63400,224800,64600"
st "rst"
blo "223000,64300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
preAdd 0
posAdd 0
o 3
)
)
)
*297 (CptPort
uid 12307,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12308,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "230000,61625,230750,62375"
)
tg (CPTG
uid 12309,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12310,0
va (VaSet
font "clean,12,0"
)
xt "228400,61400,229000,62600"
st "o"
ju 2
blo "229000,62300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "o"
t "std_logic"
preAdd 0
posAdd 0
o 4
)
)
)
]
shape (Rectangle
uid 12287,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "222000,61000,230000,65000"
)
oxt "19000,8000,27000,12000"
ttg (MlTextGroup
uid 12288,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*298 (Text
uid 12289,0
va (VaSet
font "helvetica,8,1"
)
xt "223450,65300,224350,66300"
st "utils"
blo "223450,66100"
tm "BdLibraryNameMgr"
)
*299 (Text
uid 12290,0
va (VaSet
font "helvetica,8,1"
)
xt "223450,66300,227350,67300"
st "led_pulse"
blo "223450,67100"
tm "CptNameMgr"
)
*300 (Text
uid 12291,0
va (VaSet
font "helvetica,8,1"
)
xt "223450,67300,228950,68300"
st "Uled_pulse2"
blo "223450,68100"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 12292,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 12293,0
text (MLText
uid 12294,0
va (VaSet
font "clean,8,0"
)
xt "221500,54000,221500,54000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*301 (PortIoOut
uid 12311,0
shape (CompositeShape
uid 12312,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 12313,0
sl 0
ro 270
xt "234500,61625,236000,62375"
)
(Line
uid 12314,0
sl 0
ro 270
xt "234000,62000,234500,62000"
pts [
"234000,62000"
"234500,62000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 12315,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12316,0
va (VaSet
isHidden 1
)
xt "237000,61500,244700,62500"
st "led_rx_overflow_o"
blo "237000,62300"
tm "WireNameMgr"
)
)
)
*302 (SaComponent
uid 12323,0
optionalChildren [
*303 (CptPort
uid 12332,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12333,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "221250,69625,222000,70375"
)
tg (CPTG
uid 12334,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12335,0
va (VaSet
font "clean,12,0"
)
xt "223000,69400,224800,70600"
st "clk"
blo "223000,70300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
preAdd 0
posAdd 0
o 1
)
)
)
*304 (CptPort
uid 12336,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12337,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "221250,68625,222000,69375"
)
tg (CPTG
uid 12338,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12339,0
va (VaSet
font "clean,12,0"
)
xt "223000,68400,223600,69600"
st "i"
blo "223000,69300"
)
)
thePort (LogicalPort
decl (Decl
n "i"
t "std_logic"
preAdd 0
posAdd 0
o 2
)
)
)
*305 (CptPort
uid 12340,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12341,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "221250,70625,222000,71375"
)
tg (CPTG
uid 12342,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12343,0
va (VaSet
font "clean,12,0"
)
xt "223000,70400,224800,71600"
st "rst"
blo "223000,71300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
preAdd 0
posAdd 0
o 3
)
)
)
*306 (CptPort
uid 12344,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12345,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "230000,68625,230750,69375"
)
tg (CPTG
uid 12346,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12347,0
va (VaSet
font "clean,12,0"
)
xt "228400,68400,229000,69600"
st "o"
ju 2
blo "229000,69300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "o"
t "std_logic"
preAdd 0
posAdd 0
o 4
)
)
)
]
shape (Rectangle
uid 12324,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "222000,68000,230000,72000"
)
oxt "19000,8000,27000,12000"
ttg (MlTextGroup
uid 12325,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*307 (Text
uid 12326,0
va (VaSet
font "helvetica,8,1"
)
xt "223450,72300,224350,73300"
st "utils"
blo "223450,73100"
tm "BdLibraryNameMgr"
)
*308 (Text
uid 12327,0
va (VaSet
font "helvetica,8,1"
)
xt "223450,73300,227350,74300"
st "led_pulse"
blo "223450,74100"
tm "CptNameMgr"
)
*309 (Text
uid 12328,0
va (VaSet
font "helvetica,8,1"
)
xt "223450,74300,228950,75300"
st "Uled_pulse3"
blo "223450,75100"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 12329,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 12330,0
text (MLText
uid 12331,0
va (VaSet
font "clean,8,0"
)
xt "221500,61000,221500,61000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*310 (PortIoOut
uid 12348,0
shape (CompositeShape
uid 12349,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 12350,0
sl 0
ro 270
xt "234500,68625,236000,69375"
)
(Line
uid 12351,0
sl 0
ro 270
xt "234000,69000,234500,69000"
pts [
"234000,69000"
"234500,69000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 12352,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12353,0
va (VaSet
isHidden 1
)
xt "237000,68500,244700,69500"
st "led_tx_overflow_o"
blo "237000,69300"
tm "WireNameMgr"
)
)
)
*311 (Net
uid 12360,0
decl (Decl
n "led_rx_overflow_o"
t "std_logic"
preAdd 0
posAdd 0
o 28
suid 190,0
)
declText (MLText
uid 12361,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "0,0,16500,1200"
st "led_rx_overflow_o         : std_logic
"
)
)
*312 (Net
uid 12362,0
decl (Decl
n "led_tx_overflow_o"
t "std_logic"
preAdd 0
posAdd 0
o 29
suid 191,0
)
declText (MLText
uid 12363,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "0,0,16400,1200"
st "led_tx_overflow_o         : std_logic
"
)
)
*313 (Net
uid 12629,0
decl (Decl
n "rx_ll_dst_rdy_n_0_i"
t "std_logic"
o 72
suid 194,0
)
declText (MLText
uid 12630,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "0,0,19300,1200"
st "signal rx_ll_dst_rdy_n_0_i       : std_logic
"
)
)
*314 (Net
uid 13311,0
decl (Decl
n "host_opcode_i"
t "std_logic_vector"
b "(1 downto 0)"
prec "-- Generic Host Interface"
preAdd 0
posAdd 0
o 30
suid 203,0
)
declText (MLText
uid 13312,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "0,0,25500,2400"
st "-- Generic Host Interface
host_opcode_i             : std_logic_vector(1 downto 0)
"
)
)
*315 (Net
uid 13313,0
decl (Decl
n "host_req_i"
t "std_logic"
preAdd 0
posAdd 0
o 31
suid 204,0
)
declText (MLText
uid 13314,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "0,0,14900,1200"
st "host_req_i                : std_logic
"
)
)
*316 (Net
uid 13315,0
decl (Decl
n "host_miimsel_i"
t "std_logic"
preAdd 0
posAdd 0
o 32
suid 205,0
)
declText (MLText
uid 13316,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "0,0,15800,1200"
st "host_miimsel_i            : std_logic
"
)
)
*317 (Net
uid 13317,0
decl (Decl
n "host_addr_i"
t "std_logic_vector"
b "(9 downto 0)"
preAdd 0
posAdd 0
o 33
suid 206,0
)
declText (MLText
uid 13318,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "0,0,24900,1200"
st "host_addr_i               : std_logic_vector(9 downto 0)
"
)
)
*318 (Net
uid 13319,0
decl (Decl
n "host_wrdata_i"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 34
suid 207,0
)
declText (MLText
uid 13320,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "0,0,25800,1200"
st "host_wrdata_i             : std_logic_vector(31 downto 0)
"
)
)
*319 (Net
uid 13321,0
decl (Decl
n "host_emac1sel_i"
t "std_logic"
preAdd 0
posAdd 0
o 37
suid 208,0
)
declText (MLText
uid 13322,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "0,0,16100,1200"
st "host_emac1sel_i           : std_logic
"
)
)
*320 (Net
uid 13327,0
decl (Decl
n "host_miimrdy_o"
t "std_logic"
preAdd 0
posAdd 0
o 35
suid 211,0
)
declText (MLText
uid 13328,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "0,0,16500,1200"
st "host_miimrdy_o            : std_logic
"
)
)
*321 (Net
uid 13347,0
decl (Decl
n "host_rddata_o"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 36
suid 212,0
)
declText (MLText
uid 13348,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "0,0,26000,1200"
st "host_rddata_o             : std_logic_vector(31 downto 0)
"
)
)
*322 (PortIoIn
uid 13349,0
shape (CompositeShape
uid 13350,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 13351,0
sl 0
ro 270
xt "92000,22625,93500,23375"
)
(Line
uid 13352,0
sl 0
ro 270
xt "93500,23000,94000,23000"
pts [
"93500,23000"
"94000,23000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 13353,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13354,0
va (VaSet
isHidden 1
)
xt "84800,22500,91000,23500"
st "host_opcode_i"
ju 2
blo "91000,23300"
tm "WireNameMgr"
)
)
)
*323 (PortIoIn
uid 13355,0
shape (CompositeShape
uid 13356,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 13357,0
sl 0
ro 270
xt "92000,23625,93500,24375"
)
(Line
uid 13358,0
sl 0
ro 270
xt "93500,24000,94000,24000"
pts [
"93500,24000"
"94000,24000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 13359,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13360,0
va (VaSet
isHidden 1
)
xt "86400,23500,91000,24500"
st "host_req_i"
ju 2
blo "91000,24300"
tm "WireNameMgr"
)
)
)
*324 (PortIoIn
uid 13361,0
shape (CompositeShape
uid 13362,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 13363,0
sl 0
ro 270
xt "92000,24625,93500,25375"
)
(Line
uid 13364,0
sl 0
ro 270
xt "93500,25000,94000,25000"
pts [
"93500,25000"
"94000,25000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 13365,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13366,0
va (VaSet
isHidden 1
)
xt "85000,24500,91000,25500"
st "host_miimsel_i"
ju 2
blo "91000,25300"
tm "WireNameMgr"
)
)
)
*325 (PortIoIn
uid 13367,0
shape (CompositeShape
uid 13368,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 13369,0
sl 0
ro 270
xt "92000,25625,93500,26375"
)
(Line
uid 13370,0
sl 0
ro 270
xt "93500,26000,94000,26000"
pts [
"93500,26000"
"94000,26000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 13371,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13372,0
va (VaSet
isHidden 1
)
xt "85900,25500,91000,26500"
st "host_addr_i"
ju 2
blo "91000,26300"
tm "WireNameMgr"
)
)
)
*326 (PortIoIn
uid 13373,0
shape (CompositeShape
uid 13374,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 13375,0
sl 0
ro 270
xt "92000,26625,93500,27375"
)
(Line
uid 13376,0
sl 0
ro 270
xt "93500,27000,94000,27000"
pts [
"93500,27000"
"94000,27000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 13377,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13378,0
va (VaSet
isHidden 1
)
xt "85100,26500,91000,27500"
st "host_wrdata_i"
ju 2
blo "91000,27300"
tm "WireNameMgr"
)
)
)
*327 (PortIoIn
uid 13379,0
shape (CompositeShape
uid 13380,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 13381,0
sl 0
ro 270
xt "92000,27625,93500,28375"
)
(Line
uid 13382,0
sl 0
ro 270
xt "93500,28000,94000,28000"
pts [
"93500,28000"
"94000,28000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 13383,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13384,0
va (VaSet
isHidden 1
)
xt "84300,27500,91000,28500"
st "host_emac1sel_i"
ju 2
blo "91000,28300"
tm "WireNameMgr"
)
)
)
*328 (PortIoOut
uid 13385,0
shape (CompositeShape
uid 13386,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 13387,0
sl 0
ro 90
xt "92000,28625,93500,29375"
)
(Line
uid 13388,0
sl 0
ro 90
xt "93500,29000,94000,29000"
pts [
"94000,29000"
"93500,29000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 13389,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13390,0
va (VaSet
isHidden 1
)
xt "84500,28500,91000,29500"
st "host_miimrdy_o"
ju 2
blo "91000,29300"
tm "WireNameMgr"
)
)
)
*329 (PortIoOut
uid 13391,0
shape (CompositeShape
uid 13392,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 13393,0
sl 0
ro 90
xt "92000,29625,93500,30375"
)
(Line
uid 13394,0
sl 0
ro 90
xt "93500,30000,94000,30000"
pts [
"94000,30000"
"93500,30000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 13395,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13396,0
va (VaSet
isHidden 1
)
xt "84900,29500,91000,30500"
st "host_rddata_o"
ju 2
blo "91000,30300"
tm "WireNameMgr"
)
)
)
*330 (Net
uid 13403,0
decl (Decl
n "marv_coma_o"
t "std_logic"
eolc "-- ETH_GTX_CLK"
preAdd 0
posAdd 0
o 2
suid 214,0
)
declText (MLText
uid 13404,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "0,0,24200,1200"
st "marv_coma_o               : std_logic -- ETH_GTX_CLK
"
)
)
*331 (Net
uid 13405,0
decl (Decl
n "marv_reset_no"
t "std_logic"
eolc "-- ETH_GTX_CLK"
preAdd 0
posAdd 0
o 1
suid 215,0
)
declText (MLText
uid 13406,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "0,0,23800,1200"
st "marv_reset_no             : std_logic -- ETH_GTX_CLK
"
)
)
*332 (Net
uid 13407,0
decl (Decl
n "marv_int_ni"
t "std_logic"
eolc "-- ETH_CRS"
preAdd 0
posAdd 0
o 13
suid 216,0
)
declText (MLText
uid 13408,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "0,0,20900,1200"
st "marv_int_ni               : std_logic -- ETH_CRS
"
)
)
*333 (Net
uid 13409,0
decl (Decl
n "marv_mdc_o"
t "std_logic"
prec "-- MDIO Interface - EMAC0"
eolc "-- ETH_MDC"
preAdd 0
posAdd 0
o 15
suid 217,0
)
declText (MLText
uid 13410,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "0,0,22100,2400"
st "-- MDIO Interface - EMAC0
marv_mdc_o                : std_logic -- ETH_MDC
"
)
)
*334 (Net
uid 13411,0
decl (Decl
n "marv_md_io"
t "std_logic"
eolc "-- ETH_MDIO"
preAdd 0
posAdd 0
o 16
suid 218,0
)
declText (MLText
uid 13412,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "0,0,22400,1200"
st "marv_md_io                : std_logic -- ETH_MDIO
"
)
)
*335 (Net
uid 13568,0
decl (Decl
n "mdo"
t "std_logic"
eolc "-- ETH_MDIO"
preAdd 0
posAdd 0
o 39
suid 219,0
)
declText (MLText
uid 13569,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "0,0,23800,1200"
st "signal mdo                       : std_logic -- ETH_MDIO
"
)
)
*336 (Net
uid 13570,0
decl (Decl
n "mdt"
t "std_logic"
eolc "-- ETH_MDIO"
preAdd 0
posAdd 0
o 40
suid 220,0
)
declText (MLText
uid 13571,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "0,0,23500,1200"
st "signal mdt                       : std_logic -- ETH_MDIO
"
)
)
*337 (Wire
uid 99,0
shape (OrthoPolyLine
uid 100,0
va (VaSet
vasetType 3
)
xt "135000,2000,146000,2000"
pts [
"135000,2000"
"146000,2000"
]
)
start &72
end &64
ss 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 103,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 104,0
va (VaSet
)
xt "135000,1000,141300,2000"
st "gmii_gtx_clk_o"
blo "135000,1800"
tm "WireNameMgr"
)
)
on &119
)
*338 (Wire
uid 169,0
shape (OrthoPolyLine
uid 170,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "94000,14000,105250,14000"
pts [
"94000,14000"
"105250,14000"
]
)
start &25
end &228
ss 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 173,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 174,0
va (VaSet
)
xt "96000,13000,100500,14000"
st "gmii_rxd_i"
blo "96000,13800"
tm "WireNameMgr"
)
)
on &116
)
*339 (Wire
uid 183,0
shape (OrthoPolyLine
uid 184,0
va (VaSet
vasetType 3
)
xt "94000,15000,105250,15000"
pts [
"94000,15000"
"105250,15000"
]
)
start &26
end &229
ss 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 187,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 188,0
va (VaSet
)
xt "96000,14000,101500,15000"
st "gmii_rx_dv_i"
blo "96000,14800"
tm "WireNameMgr"
)
)
on &117
)
*340 (Wire
uid 197,0
shape (OrthoPolyLine
uid 198,0
va (VaSet
vasetType 3
)
xt "94000,16000,105250,16000"
pts [
"94000,16000"
"105250,16000"
]
)
start &27
end &230
ss 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 201,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 202,0
va (VaSet
)
xt "96000,15000,101200,16000"
st "gmii_rx_er_i"
blo "96000,15800"
tm "WireNameMgr"
)
)
on &118
)
*341 (Wire
uid 211,0
shape (OrthoPolyLine
uid 212,0
va (VaSet
vasetType 3
)
xt "94000,17000,105250,17000"
pts [
"94000,17000"
"105250,17000"
]
)
start &28
end &231
ss 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 215,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 216,0
va (VaSet
)
xt "96000,16000,101500,17000"
st "gmii_rx_clk_i"
blo "96000,16800"
tm "WireNameMgr"
)
)
on &125
)
*342 (Wire
uid 239,0
shape (OrthoPolyLine
uid 240,0
va (VaSet
vasetType 3
)
xt "94000,18000,105250,18000"
pts [
"94000,18000"
"105250,18000"
]
)
start &29
end &235
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 243,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 244,0
va (VaSet
)
xt "96000,17000,100300,18000"
st "gmii_col_i"
blo "96000,17800"
tm "WireNameMgr"
)
)
on &126
)
*343 (Wire
uid 253,0
shape (OrthoPolyLine
uid 254,0
va (VaSet
vasetType 3
)
xt "94000,19000,105250,19000"
pts [
"94000,19000"
"105250,19000"
]
)
start &30
end &236
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 257,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 258,0
va (VaSet
)
xt "96000,18000,100300,19000"
st "gmii_crs_i"
blo "96000,18800"
tm "WireNameMgr"
)
)
on &127
)
*344 (Wire
uid 281,0
optionalChildren [
*345 (BdJunction
uid 6374,0
ps "OnConnectorStrategy"
shape (Circle
uid 6375,0
va (VaSet
vasetType 1
)
xt "140600,25600,141400,26400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 282,0
va (VaSet
vasetType 3
)
xt "131750,26000,148000,26000"
pts [
"131750,26000"
"148000,26000"
]
)
start &246
end &63
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 285,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 286,0
va (VaSet
)
xt "144000,25000,149100,26000"
st "marv_md_io"
blo "144000,25800"
tm "WireNameMgr"
)
)
on &334
)
*346 (Wire
uid 323,0
shape (OrthoPolyLine
uid 324,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "94000,23000,105250,23000"
pts [
"94000,23000"
"105250,23000"
]
)
start &322
end &241
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 327,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 328,0
va (VaSet
)
xt "96000,22000,102200,23000"
st "host_opcode_i"
blo "96000,22800"
tm "WireNameMgr"
)
)
on &314
)
*347 (Wire
uid 337,0
shape (OrthoPolyLine
uid 338,0
va (VaSet
vasetType 3
)
xt "94000,24000,105250,24000"
pts [
"94000,24000"
"105250,24000"
]
)
start &323
end &243
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 341,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 342,0
va (VaSet
)
xt "96000,23000,100600,24000"
st "host_req_i"
blo "96000,23800"
tm "WireNameMgr"
)
)
on &315
)
*348 (Wire
uid 351,0
shape (OrthoPolyLine
uid 352,0
va (VaSet
vasetType 3
)
xt "94000,25000,105250,25000"
pts [
"94000,25000"
"105250,25000"
]
)
start &324
end &240
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 355,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 356,0
va (VaSet
)
xt "96000,24000,102000,25000"
st "host_miimsel_i"
blo "96000,24800"
tm "WireNameMgr"
)
)
on &316
)
*349 (Wire
uid 365,0
shape (OrthoPolyLine
uid 366,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "94000,26000,105250,26000"
pts [
"94000,26000"
"105250,26000"
]
)
start &325
end &237
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 369,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 370,0
va (VaSet
)
xt "96000,25000,101100,26000"
st "host_addr_i"
blo "96000,25800"
tm "WireNameMgr"
)
)
on &317
)
*350 (Wire
uid 379,0
shape (OrthoPolyLine
uid 380,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "94000,27000,105250,27000"
pts [
"94000,27000"
"105250,27000"
]
)
start &326
end &244
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 383,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 384,0
va (VaSet
)
xt "96000,26000,101900,27000"
st "host_wrdata_i"
blo "96000,26800"
tm "WireNameMgr"
)
)
on &318
)
*351 (Wire
uid 421,0
shape (OrthoPolyLine
uid 422,0
va (VaSet
vasetType 3
)
xt "94000,28000,105250,28000"
pts [
"94000,28000"
"105250,28000"
]
)
start &327
end &238
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 425,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 426,0
va (VaSet
)
xt "96000,27000,102700,28000"
st "host_emac1sel_i"
blo "96000,27800"
tm "WireNameMgr"
)
)
on &319
)
*352 (Wire
uid 504,0
shape (OrthoPolyLine
uid 505,0
va (VaSet
vasetType 3
)
xt "94000,9000,105250,9000"
pts [
"94000,9000"
"105250,9000"
]
)
start &124
end &234
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 508,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 509,0
va (VaSet
)
xt "96000,8000,97000,9000"
st "rst"
blo "96000,8800"
tm "WireNameMgr"
)
)
on &81
)
*353 (Wire
uid 1078,0
shape (OrthoPolyLine
uid 1079,0
va (VaSet
vasetType 3
)
xt "131750,55000,141000,55000"
pts [
"141000,55000"
"131750,55000"
]
)
end &196
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1082,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1083,0
va (VaSet
)
xt "133000,54000,136100,55000"
st "tx_reset"
blo "133000,54800"
tm "WireNameMgr"
)
)
on &83
)
*354 (Wire
uid 1084,0
shape (OrthoPolyLine
uid 1085,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,58000,153250,58000"
pts [
"131750,58000"
"143000,58000"
"153250,58000"
]
)
start &197
end &262
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1088,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1089,0
va (VaSet
)
xt "133000,57000,139000,58000"
st "rx_ll_data_0_i"
blo "133000,57800"
tm "WireNameMgr"
)
)
on &7
)
*355 (Wire
uid 1090,0
shape (OrthoPolyLine
uid 1091,0
va (VaSet
vasetType 3
)
xt "131750,59000,153250,59000"
pts [
"131750,59000"
"143000,59000"
"153250,59000"
]
)
start &198
end &263
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1094,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1095,0
va (VaSet
)
xt "133000,58000,139600,59000"
st "rx_ll_sof_n_0_i"
blo "133000,58800"
tm "WireNameMgr"
)
)
on &8
)
*356 (Wire
uid 1096,0
shape (OrthoPolyLine
uid 1097,0
va (VaSet
vasetType 3
)
xt "131750,60000,153250,60000"
pts [
"131750,60000"
"143000,60000"
"153250,60000"
]
)
start &199
end &264
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1100,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1101,0
va (VaSet
)
xt "133000,59000,139600,60000"
st "rx_ll_eof_n_0_i"
blo "133000,59800"
tm "WireNameMgr"
)
)
on &9
)
*357 (Wire
uid 1102,0
shape (OrthoPolyLine
uid 1103,0
va (VaSet
vasetType 3
)
xt "131750,61000,153250,61000"
pts [
"131750,61000"
"143000,61000"
"153250,61000"
]
)
start &200
end &265
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1106,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1107,0
va (VaSet
)
xt "133000,60000,141200,61000"
st "rx_ll_src_rdy_n_0_i"
blo "133000,60800"
tm "WireNameMgr"
)
)
on &10
)
*358 (Wire
uid 1114,0
shape (OrthoPolyLine
uid 1115,0
va (VaSet
vasetType 3
)
xt "131750,54000,141000,54000"
pts [
"131750,54000"
"141000,54000"
]
)
start &222
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1118,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1119,0
va (VaSet
)
xt "133000,53000,135300,54000"
st "rx_clk"
blo "133000,53800"
tm "WireNameMgr"
)
)
on &2
)
*359 (Wire
uid 1120,0
shape (OrthoPolyLine
uid 1121,0
va (VaSet
vasetType 3
)
xt "131750,43000,148000,43000"
pts [
"131750,43000"
"148000,43000"
]
)
start &210
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1124,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1125,0
va (VaSet
)
xt "133000,42000,142900,43000"
st "EMAC0CLIENTRXDVLD"
blo "133000,42800"
tm "WireNameMgr"
)
)
on &14
)
*360 (Wire
uid 1126,0
shape (OrthoPolyLine
uid 1127,0
va (VaSet
vasetType 3
)
xt "131750,44000,148000,44000"
pts [
"131750,44000"
"148000,44000"
]
)
start &211
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1130,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1131,0
va (VaSet
)
xt "133000,43000,146000,44000"
st "EMAC0CLIENTRXFRAMEDROP"
blo "133000,43800"
tm "WireNameMgr"
)
)
on &15
)
*361 (Wire
uid 1132,0
shape (OrthoPolyLine
uid 1133,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,45000,148000,45000"
pts [
"131750,45000"
"148000,45000"
]
)
start &212
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1136,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1137,0
va (VaSet
)
xt "133000,44000,143200,45000"
st "EMAC0CLIENTRXSTATS"
blo "133000,44800"
tm "WireNameMgr"
)
)
on &16
)
*362 (Wire
uid 1138,0
shape (OrthoPolyLine
uid 1139,0
va (VaSet
vasetType 3
)
xt "131750,46000,148000,46000"
pts [
"131750,46000"
"148000,46000"
]
)
start &213
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1142,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1143,0
va (VaSet
)
xt "133000,45000,144900,46000"
st "EMAC0CLIENTRXSTATSVLD"
blo "133000,45800"
tm "WireNameMgr"
)
)
on &17
)
*363 (Wire
uid 1144,0
shape (OrthoPolyLine
uid 1145,0
va (VaSet
vasetType 3
)
xt "131750,47000,148000,47000"
pts [
"131750,47000"
"148000,47000"
]
)
start &214
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1148,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1149,0
va (VaSet
)
xt "133000,46000,147100,47000"
st "EMAC0CLIENTRXSTATSBYTEVLD"
blo "133000,46800"
tm "WireNameMgr"
)
)
on &18
)
*364 (Wire
uid 1156,0
shape (OrthoPolyLine
uid 1157,0
va (VaSet
vasetType 3
)
xt "131750,66000,141000,66000"
pts [
"141000,66000"
"131750,66000"
]
)
end &204
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1160,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1161,0
va (VaSet
)
xt "133000,65000,136100,66000"
st "tx_reset"
blo "133000,65800"
tm "WireNameMgr"
)
)
on &83
)
*365 (Wire
uid 1192,0
shape (OrthoPolyLine
uid 1193,0
va (VaSet
vasetType 3
)
xt "131750,64000,141000,64000"
pts [
"131750,64000"
"141000,64000"
]
)
start &223
es 0
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1196,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1197,0
va (VaSet
)
xt "133000,63000,135300,64000"
st "tx_clk"
blo "133000,63800"
tm "WireNameMgr"
)
)
on &1
)
*366 (Wire
uid 1198,0
shape (OrthoPolyLine
uid 1199,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "72000,33000,105250,33000"
pts [
"72000,33000"
"105250,33000"
]
)
start &32
end &215
sat 2
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1202,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1203,0
va (VaSet
)
xt "73000,32000,84600,33000"
st "CLIENTEMAC0TXIFGDELAY"
blo "73000,32800"
tm "WireNameMgr"
)
)
on &11
)
*367 (Wire
uid 1204,0
shape (OrthoPolyLine
uid 1205,0
va (VaSet
vasetType 3
)
xt "131750,48000,148000,48000"
pts [
"131750,48000"
"148000,48000"
]
)
start &216
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1208,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1209,0
va (VaSet
)
xt "133000,47000,143000,48000"
st "EMAC0CLIENTTXSTATS"
blo "133000,47800"
tm "WireNameMgr"
)
)
on &19
)
*368 (Wire
uid 1210,0
shape (OrthoPolyLine
uid 1211,0
va (VaSet
vasetType 3
)
xt "131750,49000,148000,49000"
pts [
"131750,49000"
"148000,49000"
]
)
start &217
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1214,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1215,0
va (VaSet
)
xt "133000,48000,144700,49000"
st "EMAC0CLIENTTXSTATSVLD"
blo "133000,48800"
tm "WireNameMgr"
)
)
on &20
)
*369 (Wire
uid 1216,0
shape (OrthoPolyLine
uid 1217,0
va (VaSet
vasetType 3
)
xt "131750,50000,148000,50000"
pts [
"131750,50000"
"148000,50000"
]
)
start &218
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1220,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1221,0
va (VaSet
)
xt "133000,49000,146900,50000"
st "EMAC0CLIENTTXSTATSBYTEVLD"
blo "133000,49800"
tm "WireNameMgr"
)
)
on &21
)
*370 (Wire
uid 1222,0
shape (OrthoPolyLine
uid 1223,0
va (VaSet
vasetType 3
)
xt "72000,34000,105250,34000"
pts [
"72000,34000"
"105250,34000"
]
)
start &32
end &219
sat 2
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1226,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1227,0
va (VaSet
)
xt "73000,33000,84200,34000"
st "CLIENTEMAC0PAUSEREQ"
blo "73000,33800"
tm "WireNameMgr"
)
)
on &12
)
*371 (Wire
uid 1228,0
shape (OrthoPolyLine
uid 1229,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "72000,35000,105250,35000"
pts [
"72000,35000"
"105250,35000"
]
)
start &32
end &220
sat 2
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1232,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1233,0
va (VaSet
)
xt "73000,34000,84100,35000"
st "CLIENTEMAC0PAUSEVAL"
blo "73000,34800"
tm "WireNameMgr"
)
)
on &13
)
*372 (Wire
uid 1240,0
shape (OrthoPolyLine
uid 1241,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,14000,148000,14000"
pts [
"131750,14000"
"148000,14000"
]
)
start &224
end &22
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1244,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1245,0
va (VaSet
)
xt "132000,13000,136800,14000"
st "gmii_txd_o"
blo "132000,13800"
tm "WireNameMgr"
)
)
on &120
)
*373 (Wire
uid 1246,0
shape (OrthoPolyLine
uid 1247,0
va (VaSet
vasetType 3
)
xt "131750,15000,148000,15000"
pts [
"131750,15000"
"148000,15000"
]
)
start &225
end &23
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1250,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1251,0
va (VaSet
)
xt "132000,14000,137700,15000"
st "gmii_tx_en_o"
blo "132000,14800"
tm "WireNameMgr"
)
)
on &121
)
*374 (Wire
uid 1252,0
shape (OrthoPolyLine
uid 1253,0
va (VaSet
vasetType 3
)
xt "131750,16000,148000,16000"
pts [
"131750,16000"
"148000,16000"
]
)
start &226
end &24
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1256,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1257,0
va (VaSet
)
xt "132000,15000,137500,16000"
st "gmii_tx_er_o"
blo "132000,15800"
tm "WireNameMgr"
)
)
on &122
)
*375 (Wire
uid 1258,0
shape (OrthoPolyLine
uid 1259,0
va (VaSet
vasetType 3
)
xt "131750,17000,146000,17000"
pts [
"131750,17000"
"139000,17000"
"146000,17000"
]
)
start &227
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1262,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1263,0
va (VaSet
)
xt "132000,16000,137800,17000"
st "gmii_tx_clk_o"
blo "132000,16800"
tm "WireNameMgr"
)
)
on &123
)
*376 (Wire
uid 1306,0
shape (OrthoPolyLine
uid 1307,0
va (VaSet
vasetType 3
)
xt "131750,23000,148000,23000"
pts [
"131750,23000"
"148000,23000"
]
)
start &245
end &31
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1310,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1311,0
va (VaSet
)
xt "132000,22000,137300,23000"
st "marv_mdc_o"
blo "132000,22800"
tm "WireNameMgr"
)
)
on &333
)
*377 (Wire
uid 1318,0
shape (OrthoPolyLine
uid 1319,0
va (VaSet
vasetType 3
)
xt "131750,29000,135000,29000"
pts [
"131750,29000"
"135000,29000"
]
)
start &247
end &53
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1322,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1323,0
va (VaSet
)
xt "132000,28000,133600,29000"
st "mdo"
blo "132000,28800"
tm "WireNameMgr"
)
)
on &335
)
*378 (Wire
uid 1324,0
shape (OrthoPolyLine
uid 1325,0
va (VaSet
vasetType 3
)
xt "131750,32000,137000,32000"
pts [
"131750,32000"
"137000,32000"
]
)
start &248
end &57
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1328,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1329,0
va (VaSet
)
xt "132000,31000,133400,32000"
st "mdt"
blo "132000,31800"
tm "WireNameMgr"
)
)
on &336
)
*379 (Wire
uid 1360,0
shape (OrthoPolyLine
uid 1361,0
va (VaSet
vasetType 3
)
xt "94000,29000,105250,29000"
pts [
"105250,29000"
"94000,29000"
]
)
start &239
end &328
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1364,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1365,0
va (VaSet
)
xt "96000,28000,102500,29000"
st "host_miimrdy_o"
blo "96000,28800"
tm "WireNameMgr"
)
)
on &320
)
*380 (Wire
uid 1366,0
shape (OrthoPolyLine
uid 1367,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "94000,30000,105250,30000"
pts [
"105250,30000"
"94000,30000"
]
)
start &242
end &329
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1370,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1371,0
va (VaSet
)
xt "96000,29000,102100,30000"
st "host_rddata_o"
blo "96000,29800"
tm "WireNameMgr"
)
)
on &321
)
*381 (Wire
uid 1518,0
shape (OrthoPolyLine
uid 1519,0
va (VaSet
vasetType 3
)
xt "148000,56000,153250,56000"
pts [
"148000,56000"
"153250,56000"
]
)
end &260
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1522,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1523,0
va (VaSet
)
xt "149000,55000,151300,56000"
st "tx_clk"
blo "149000,55800"
tm "WireNameMgr"
)
)
on &1
)
*382 (Wire
uid 1524,0
shape (OrthoPolyLine
uid 1525,0
va (VaSet
vasetType 3
)
xt "148000,55000,153250,55000"
pts [
"148000,55000"
"153250,55000"
]
)
end &261
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1528,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1529,0
va (VaSet
)
xt "149000,54000,152100,55000"
st "tx_reset"
blo "149000,54800"
tm "WireNameMgr"
)
)
on &83
)
*383 (Wire
uid 1554,0
shape (OrthoPolyLine
uid 1555,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,71000,153250,71000"
pts [
"153250,71000"
"131750,71000"
]
)
start &266
end &205
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1558,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1559,0
va (VaSet
)
xt "133000,70000,139000,71000"
st "tx_ll_data_0_i"
blo "133000,70800"
tm "WireNameMgr"
)
)
on &3
)
*384 (Wire
uid 1560,0
shape (OrthoPolyLine
uid 1561,0
va (VaSet
vasetType 3
)
xt "131750,69000,153250,69000"
pts [
"153250,69000"
"131750,69000"
]
)
start &267
end &206
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1564,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1565,0
va (VaSet
)
xt "133000,68000,139600,69000"
st "tx_ll_sof_n_0_i"
blo "133000,68800"
tm "WireNameMgr"
)
)
on &4
)
*385 (Wire
uid 1566,0
shape (OrthoPolyLine
uid 1567,0
va (VaSet
vasetType 3
)
xt "131750,70000,153250,70000"
pts [
"153250,70000"
"131750,70000"
]
)
start &268
end &207
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1570,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1571,0
va (VaSet
)
xt "133000,69000,139600,70000"
st "tx_ll_eof_n_0_i"
blo "133000,69800"
tm "WireNameMgr"
)
)
on &5
)
*386 (Wire
uid 1572,0
shape (OrthoPolyLine
uid 1573,0
va (VaSet
vasetType 3
)
xt "131750,68000,153250,68000"
pts [
"153250,68000"
"131750,68000"
]
)
start &269
end &208
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1576,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1577,0
va (VaSet
)
xt "133000,67000,141200,68000"
st "tx_ll_src_rdy_n_0_i"
blo "133000,67800"
tm "WireNameMgr"
)
)
on &6
)
*387 (Wire
uid 1731,0
shape (OrthoPolyLine
uid 1732,0
va (VaSet
vasetType 3
)
xt "94000,22000,105250,22000"
pts [
"94000,22000"
"105250,22000"
]
)
start &114
end &232
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1735,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1736,0
va (VaSet
)
xt "96000,21000,98500,22000"
st "clk125"
blo "96000,21800"
tm "WireNameMgr"
)
)
on &68
)
*388 (Wire
uid 6178,0
shape (OrthoPolyLine
uid 6179,0
va (VaSet
vasetType 3
)
xt "131750,65000,141000,65000"
pts [
"141000,65000"
"131750,65000"
]
)
end &203
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6182,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6183,0
va (VaSet
)
xt "133000,64000,135300,65000"
st "tx_clk"
blo "133000,64800"
tm "WireNameMgr"
)
)
on &1
)
*389 (Wire
uid 6370,0
shape (OrthoPolyLine
uid 6371,0
va (VaSet
vasetType 3
)
xt "140000,26000,141000,29000"
pts [
"141000,26000"
"141000,29000"
"140000,29000"
]
)
start &345
end &55
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6372,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6373,0
va (VaSet
)
xt "132000,25000,137100,26000"
st "marv_md_io"
blo "132000,25800"
tm "WireNameMgr"
)
)
on &334
)
*390 (Wire
uid 6439,0
shape (OrthoPolyLine
uid 6440,0
va (VaSet
vasetType 3
)
xt "135000,-2000,146000,-2000"
pts [
"135000,-2000"
"146000,-2000"
]
)
start &106
end &65
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6445,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6446,0
va (VaSet
)
xt "135000,-3000,140700,-2000"
st "marv_coma_o"
blo "135000,-2200"
tm "WireNameMgr"
)
)
on &330
)
*391 (Wire
uid 6461,0
shape (OrthoPolyLine
uid 6462,0
va (VaSet
vasetType 3
)
xt "135000,0,146000,0"
pts [
"135000,0"
"146000,0"
]
)
start &186
end &66
ss 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6465,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6466,0
va (VaSet
)
xt "135000,-1000,141100,0"
st "marv_reset_no"
blo "135000,-200"
tm "WireNameMgr"
)
)
on &331
)
*392 (Wire
uid 6475,0
shape (OrthoPolyLine
uid 6476,0
va (VaSet
vasetType 3
)
xt "62000,14000,77000,14000"
pts [
"62000,14000"
"77000,14000"
]
)
start &67
es 0
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6479,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6480,0
va (VaSet
)
xt "68000,13000,73000,14000"
st "marv_int_ni"
blo "68000,13800"
tm "WireNameMgr"
)
)
on &332
)
*393 (Wire
uid 6535,0
shape (OrthoPolyLine
uid 6536,0
va (VaSet
vasetType 3
)
xt "123000,2000,130000,2000"
pts [
"123000,2000"
"130000,2000"
]
)
end &70
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6539,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6540,0
va (VaSet
)
xt "125000,1000,127500,2000"
st "clk125"
blo "125000,1800"
tm "WireNameMgr"
)
)
on &68
)
*394 (Wire
uid 6768,0
shape (OrthoPolyLine
uid 6769,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "153000,-29000,160000,-29000"
pts [
"153000,-29000"
"160000,-29000"
]
)
start &36
sat 4
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6774,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6775,0
va (VaSet
)
xt "154000,-30000,158500,-29000"
st "tx_pre_rst"
blo "154000,-29200"
tm "WireNameMgr"
)
)
on &82
)
*395 (Wire
uid 6778,0
shape (OrthoPolyLine
uid 6779,0
va (VaSet
vasetType 3
)
xt "114000,-35000,120000,-35000"
pts [
"114000,-35000"
"120000,-35000"
]
)
end &36
sat 16
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6784,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6785,0
va (VaSet
)
xt "116000,-36000,117000,-35000"
st "rst"
blo "116000,-35200"
tm "WireNameMgr"
)
)
on &81
)
*396 (Wire
uid 6798,0
shape (OrthoPolyLine
uid 6799,0
va (VaSet
vasetType 3
)
xt "153000,-32000,155000,-32000"
pts [
"153000,-32000"
"155000,-32000"
]
)
start &36
sat 2
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6804,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6805,0
va (VaSet
)
xt "154000,-33000,157100,-32000"
st "tx_reset"
blo "154000,-32200"
tm "WireNameMgr"
)
)
on &83
)
*397 (Wire
uid 6852,0
shape (OrthoPolyLine
uid 6853,0
va (VaSet
vasetType 3
)
xt "96000,-15000,97000,-15000"
pts [
"96000,-15000"
"97000,-15000"
]
)
start &85
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6856,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6857,0
va (VaSet
)
xt "95000,-16000,95700,-15000"
st "lo"
blo "95000,-15200"
tm "WireNameMgr"
)
)
on &101
)
*398 (Wire
uid 6860,0
shape (OrthoPolyLine
uid 6861,0
va (VaSet
vasetType 3
)
xt "96000,-13000,99000,-13000"
pts [
"99000,-13000"
"96000,-13000"
]
)
start &93
ss 0
es 0
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6866,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6867,0
va (VaSet
)
xt "100000,-14000,100700,-13000"
st "hi"
blo "100000,-13200"
tm "WireNameMgr"
)
)
on &102
)
*399 (Wire
uid 6930,0
shape (OrthoPolyLine
uid 6931,0
va (VaSet
vasetType 3
)
xt "123000,-2000,130000,-2000"
pts [
"123000,-2000"
"130000,-2000"
]
)
end &104
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6936,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6937,0
va (VaSet
)
xt "125000,-3000,125700,-2000"
st "lo"
blo "125000,-2200"
tm "WireNameMgr"
)
)
on &101
)
*400 (Wire
uid 6938,0
shape (OrthoPolyLine
uid 6939,0
va (VaSet
vasetType 3
)
xt "123000,0,130000,0"
pts [
"123000,0"
"130000,0"
]
)
end &184
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6944,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6945,0
va (VaSet
)
xt "125000,-1000,126000,0"
st "rst"
blo "125000,-200"
tm "WireNameMgr"
)
)
on &81
)
*401 (Wire
uid 7063,0
shape (OrthoPolyLine
uid 7064,0
va (VaSet
vasetType 3
)
xt "93000,11000,105250,11000"
pts [
"93000,11000"
"105250,11000"
]
)
end &221
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7067,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7068,0
va (VaSet
)
xt "96000,10000,98500,11000"
st "clk125"
blo "96000,10800"
tm "WireNameMgr"
)
)
on &68
)
*402 (Wire
uid 7083,0
shape (OrthoPolyLine
uid 7084,0
va (VaSet
vasetType 3
)
xt "94000,10000,105250,10000"
pts [
"94000,10000"
"105250,10000"
]
)
start &115
end &233
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7087,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7088,0
va (VaSet
)
xt "96000,9000,98500,10000"
st "clk200"
blo "96000,9800"
tm "WireNameMgr"
)
)
on &80
)
*403 (Wire
uid 7591,0
shape (OrthoPolyLine
uid 7592,0
va (VaSet
vasetType 3
)
xt "203000,48000,221250,48000"
pts [
"203000,48000"
"221250,48000"
]
)
end &130
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7597,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7598,0
va (VaSet
)
xt "204000,47000,213900,48000"
st "EMAC0CLIENTRXDVLD"
blo "204000,47800"
tm "WireNameMgr"
)
)
on &14
)
*404 (Wire
uid 7599,0
shape (OrthoPolyLine
uid 7600,0
va (VaSet
vasetType 3
)
xt "203000,55000,221250,55000"
pts [
"203000,55000"
"221250,55000"
]
)
end &142
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7605,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7606,0
va (VaSet
)
xt "204000,54000,217000,55000"
st "EMAC0CLIENTRXFRAMEDROP"
blo "204000,54800"
tm "WireNameMgr"
)
)
on &15
)
*405 (Wire
uid 7649,0
shape (OrthoPolyLine
uid 7650,0
va (VaSet
vasetType 3
)
xt "131750,79000,140000,79000"
pts [
"131750,79000"
"140000,79000"
]
)
start &251
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7653,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7654,0
va (VaSet
)
xt "133000,78000,135500,79000"
st "tx_ack"
blo "133000,78800"
tm "WireNameMgr"
)
)
on &136
)
*406 (Wire
uid 7657,0
shape (OrthoPolyLine
uid 7658,0
va (VaSet
vasetType 3
)
xt "131750,80000,140000,80000"
pts [
"131750,80000"
"140000,80000"
]
)
start &252
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7661,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7662,0
va (VaSet
)
xt "133000,79000,137900,80000"
st "tx_collision"
blo "133000,79800"
tm "WireNameMgr"
)
)
on &137
)
*407 (Wire
uid 7665,0
shape (OrthoPolyLine
uid 7666,0
va (VaSet
vasetType 3
)
xt "131750,81000,140000,81000"
pts [
"131750,81000"
"140000,81000"
]
)
start &255
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7669,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7670,0
va (VaSet
)
xt "133000,80000,138500,81000"
st "tx_retransmit"
blo "133000,80800"
tm "WireNameMgr"
)
)
on &138
)
*408 (Wire
uid 7691,0
shape (OrthoPolyLine
uid 7692,0
va (VaSet
vasetType 3
)
xt "203000,90000,221250,90000"
pts [
"203000,90000"
"221250,90000"
]
)
end &169
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7697,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7698,0
va (VaSet
)
xt "204000,89000,209500,90000"
st "tx_retransmit"
blo "204000,89800"
tm "WireNameMgr"
)
)
on &138
)
*409 (Wire
uid 7699,0
shape (OrthoPolyLine
uid 7700,0
va (VaSet
vasetType 3
)
xt "203000,76000,221250,76000"
pts [
"203000,76000"
"221250,76000"
]
)
end &151
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7705,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7706,0
va (VaSet
)
xt "204000,75000,206500,76000"
st "tx_ack"
blo "204000,75800"
tm "WireNameMgr"
)
)
on &136
)
*410 (Wire
uid 7715,0
shape (OrthoPolyLine
uid 7716,0
va (VaSet
vasetType 3
)
xt "202750,83000,221250,83000"
pts [
"202750,83000"
"221250,83000"
]
)
end &160
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7721,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7722,0
va (VaSet
)
xt "204000,82000,208900,83000"
st "tx_collision"
blo "204000,82800"
tm "WireNameMgr"
)
)
on &137
)
*411 (Wire
uid 7741,0
shape (OrthoPolyLine
uid 7742,0
va (VaSet
vasetType 3
)
xt "230750,48000,234000,48000"
pts [
"230750,48000"
"234000,48000"
]
)
start &132
end &139
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7745,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7746,0
va (VaSet
)
xt "232000,47000,240300,48000"
st "led_rx_data_valid_o"
blo "232000,47800"
tm "WireNameMgr"
)
)
on &180
)
*412 (Wire
uid 7769,0
shape (OrthoPolyLine
uid 7770,0
va (VaSet
vasetType 3
)
xt "219000,50000,221250,50000"
pts [
"219000,50000"
"221250,50000"
]
)
end &131
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7773,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7774,0
va (VaSet
)
xt "220000,49000,221000,50000"
st "rst"
blo "220000,49800"
tm "WireNameMgr"
)
)
on &81
)
*413 (Wire
uid 7820,0
shape (OrthoPolyLine
uid 7821,0
va (VaSet
vasetType 3
)
xt "230750,55000,234000,55000"
pts [
"230750,55000"
"234000,55000"
]
)
start &144
end &148
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7822,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7823,0
va (VaSet
)
xt "232000,54000,240200,55000"
st "led_rx_framedrop_o"
blo "232000,54800"
tm "WireNameMgr"
)
)
on &179
)
*414 (Wire
uid 7824,0
optionalChildren [
*415 (BdJunction
uid 8951,0
ps "OnConnectorStrategy"
shape (Circle
uid 8952,0
va (VaSet
vasetType 1
)
xt "217600,55600,218400,56400"
radius 400
)
)
*416 (BdJunction
uid 8959,0
ps "OnConnectorStrategy"
shape (Circle
uid 8960,0
va (VaSet
vasetType 1
)
xt "217600,48600,218400,49400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 7825,0
va (VaSet
vasetType 3
)
xt "218000,49000,221250,56000"
pts [
"221250,49000"
"218000,49000"
"218000,56000"
"221250,56000"
]
)
start &129
end &141
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7828,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7829,0
va (VaSet
)
xt "219000,55000,221000,56000"
st "clk50"
blo "219000,55800"
tm "WireNameMgr"
)
)
on &181
)
*417 (Wire
uid 7830,0
shape (OrthoPolyLine
uid 7831,0
va (VaSet
vasetType 3
)
xt "219000,57000,221250,57000"
pts [
"219000,57000"
"221250,57000"
]
)
end &143
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7834,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7835,0
va (VaSet
)
xt "220000,56000,221000,57000"
st "rst"
blo "220000,56800"
tm "WireNameMgr"
)
)
on &81
)
*418 (Wire
uid 7869,0
shape (OrthoPolyLine
uid 7870,0
va (VaSet
vasetType 3
)
xt "219000,64000,221250,64000"
pts [
"219000,64000"
"221250,64000"
]
)
end &296
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7873,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7874,0
va (VaSet
)
xt "220000,63000,221000,64000"
st "rst"
blo "220000,63800"
tm "WireNameMgr"
)
)
on &81
)
*419 (Wire
uid 7918,0
shape (OrthoPolyLine
uid 7919,0
va (VaSet
vasetType 3
)
xt "219000,71000,221250,71000"
pts [
"219000,71000"
"221250,71000"
]
)
end &305
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7922,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7923,0
va (VaSet
)
xt "220000,70000,221000,71000"
st "rst"
blo "220000,70800"
tm "WireNameMgr"
)
)
on &81
)
*420 (Wire
uid 7967,0
shape (OrthoPolyLine
uid 7968,0
va (VaSet
vasetType 3
)
xt "219000,78000,221250,78000"
pts [
"219000,78000"
"221250,78000"
]
)
end &152
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7971,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7972,0
va (VaSet
)
xt "220000,77000,221000,78000"
st "rst"
blo "220000,77800"
tm "WireNameMgr"
)
)
on &81
)
*421 (Wire
uid 7973,0
shape (OrthoPolyLine
uid 7974,0
va (VaSet
vasetType 3
)
xt "230750,76000,234000,76000"
pts [
"230750,76000"
"234000,76000"
]
)
start &153
end &157
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7975,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7976,0
va (VaSet
)
xt "232000,75000,237600,76000"
st "led_tx_ack_o"
blo "232000,75800"
tm "WireNameMgr"
)
)
on &178
)
*422 (Wire
uid 8016,0
shape (OrthoPolyLine
uid 8017,0
va (VaSet
vasetType 3
)
xt "230750,83000,234000,83000"
pts [
"230750,83000"
"234000,83000"
]
)
start &162
end &166
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8018,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8019,0
va (VaSet
)
xt "232000,82000,239500,83000"
st "led_tx_collision_o"
blo "232000,82800"
tm "WireNameMgr"
)
)
on &177
)
*423 (Wire
uid 8020,0
shape (OrthoPolyLine
uid 8021,0
va (VaSet
vasetType 3
)
xt "219000,85000,221250,85000"
pts [
"219000,85000"
"221250,85000"
]
)
end &161
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8024,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8025,0
va (VaSet
)
xt "220000,84000,221000,85000"
st "rst"
blo "220000,84800"
tm "WireNameMgr"
)
)
on &81
)
*424 (Wire
uid 8065,0
shape (OrthoPolyLine
uid 8066,0
va (VaSet
vasetType 3
)
xt "230750,90000,234000,90000"
pts [
"230750,90000"
"234000,90000"
]
)
start &171
end &175
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8067,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8068,0
va (VaSet
)
xt "232000,89000,240100,90000"
st "led_tx_retransmit_o"
blo "232000,89800"
tm "WireNameMgr"
)
)
on &176
)
*425 (Wire
uid 8075,0
shape (OrthoPolyLine
uid 8076,0
va (VaSet
vasetType 3
)
xt "219000,92000,221250,92000"
pts [
"219000,92000"
"221250,92000"
]
)
end &170
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8079,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8080,0
va (VaSet
)
xt "220000,91000,221000,92000"
st "rst"
blo "220000,91800"
tm "WireNameMgr"
)
)
on &81
)
*426 (Wire
uid 8118,0
shape (OrthoPolyLine
uid 8119,0
va (VaSet
vasetType 3
)
xt "219000,99000,221250,99000"
pts [
"219000,99000"
"221250,99000"
]
)
sat 16
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8122,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8123,0
va (VaSet
)
xt "220000,98000,221000,99000"
st "rst"
blo "220000,98800"
tm "WireNameMgr"
)
)
on &81
)
*427 (Wire
uid 8124,0
optionalChildren [
*428 (BdJunction
uid 8933,0
ps "OnConnectorStrategy"
shape (Circle
uid 8934,0
va (VaSet
vasetType 1
)
xt "217600,97600,218400,98400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 8125,0
va (VaSet
vasetType 3
)
xt "218000,91000,221250,98000"
pts [
"221250,98000"
"218000,98000"
"218000,91000"
"221250,91000"
]
)
end &168
ss 0
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8128,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8129,0
va (VaSet
)
xt "219000,90000,221000,91000"
st "clk50"
blo "219000,90800"
tm "WireNameMgr"
)
)
on &181
)
*429 (Wire
uid 8929,0
optionalChildren [
*430 (BdJunction
uid 8981,0
ps "OnConnectorStrategy"
shape (Circle
uid 8982,0
va (VaSet
vasetType 1
)
xt "217600,76600,218400,77400"
radius 400
)
)
*431 (BdJunction
uid 8989,0
ps "OnConnectorStrategy"
shape (Circle
uid 8990,0
va (VaSet
vasetType 1
)
xt "217600,83600,218400,84400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 8930,0
va (VaSet
vasetType 3
)
xt "218000,77000,221250,98000"
pts [
"218000,98000"
"218000,77000"
"221250,77000"
]
)
start &428
end &150
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8931,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8932,0
va (VaSet
)
xt "219000,76000,221000,77000"
st "clk50"
blo "219000,76800"
tm "WireNameMgr"
)
)
on &181
)
*432 (Wire
uid 8945,0
optionalChildren [
*433 (BdJunction
uid 8973,0
ps "OnConnectorStrategy"
shape (Circle
uid 8974,0
va (VaSet
vasetType 1
)
xt "217600,62600,218400,63400"
radius 400
)
)
*434 (BdJunction
uid 8979,0
ps "OnConnectorStrategy"
shape (Circle
uid 8980,0
va (VaSet
vasetType 1
)
xt "217600,69600,218400,70400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 8946,0
va (VaSet
vasetType 3
)
xt "218000,56000,221250,70000"
pts [
"221250,70000"
"218000,70000"
"218000,56000"
]
)
start &303
end &415
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8947,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8948,0
va (VaSet
)
xt "219000,69000,221000,70000"
st "clk50"
blo "219000,69800"
tm "WireNameMgr"
)
)
on &181
)
*435 (Wire
uid 8953,0
shape (OrthoPolyLine
uid 8954,0
va (VaSet
vasetType 3
)
xt "196000,49000,218000,49000"
pts [
"218000,49000"
"196000,49000"
]
)
start &416
end &182
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8957,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8958,0
va (VaSet
)
xt "198000,48000,200000,49000"
st "clk50"
blo "198000,48800"
tm "WireNameMgr"
)
)
on &181
)
*436 (Wire
uid 8969,0
shape (OrthoPolyLine
uid 8970,0
va (VaSet
vasetType 3
)
xt "218000,63000,221250,63000"
pts [
"218000,63000"
"221250,63000"
]
)
start &433
end &294
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8971,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8972,0
va (VaSet
)
xt "219000,62000,221000,63000"
st "clk50"
blo "219000,62800"
tm "WireNameMgr"
)
)
on &181
)
*437 (Wire
uid 8975,0
shape (OrthoPolyLine
uid 8976,0
va (VaSet
vasetType 3
)
xt "218000,70000,218000,77000"
pts [
"218000,70000"
"218000,77000"
]
)
start &434
end &430
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8977,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8978,0
va (VaSet
)
xt "219000,76000,221000,77000"
st "clk50"
blo "219000,76800"
tm "WireNameMgr"
)
)
on &181
)
*438 (Wire
uid 8985,0
shape (OrthoPolyLine
uid 8986,0
va (VaSet
vasetType 3
)
xt "218000,84000,221250,84000"
pts [
"218000,84000"
"221250,84000"
]
)
start &431
end &159
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8987,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8988,0
va (VaSet
)
xt "219000,83000,221000,84000"
st "clk50"
blo "219000,83800"
tm "WireNameMgr"
)
)
on &181
)
*439 (Wire
uid 9180,0
shape (OrthoPolyLine
uid 9181,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,40000,148000,40000"
pts [
"131750,40000"
"148000,40000"
]
)
start &202
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 9184,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9185,0
va (VaSet
)
xt "133000,39000,143200,40000"
st "RX_LL_FIFO_STATUS_0"
blo "133000,39800"
tm "WireNameMgr"
)
)
on &193
)
*440 (Wire
uid 11430,0
shape (OrthoPolyLine
uid 11431,0
va (VaSet
vasetType 3
)
xt "94000,20000,105250,20000"
pts [
"94000,20000"
"105250,20000"
]
)
start &274
end &249
ss 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 11434,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11435,0
va (VaSet
)
xt "96000,19000,101000,20000"
st "mii_tx_clk_i"
blo "96000,19800"
tm "WireNameMgr"
)
)
on &275
)
*441 (Wire
uid 11985,0
shape (OrthoPolyLine
uid 11986,0
va (VaSet
vasetType 3
)
xt "131750,75000,140000,75000"
pts [
"131750,75000"
"140000,75000"
]
)
start &250
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 11989,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11990,0
va (VaSet
)
xt "133000,74000,138100,75000"
st "rx_overflow"
blo "133000,74800"
tm "WireNameMgr"
)
)
on &276
)
*442 (Wire
uid 11993,0
shape (OrthoPolyLine
uid 11994,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,83000,140000,83000"
pts [
"131750,83000"
"140000,83000"
]
)
start &253
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 11997,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11998,0
va (VaSet
)
xt "133000,82000,139000,83000"
st "tx_fifo_stat_o"
blo "133000,82800"
tm "WireNameMgr"
)
)
on &292
)
*443 (Wire
uid 12001,0
shape (OrthoPolyLine
uid 12002,0
va (VaSet
vasetType 3
)
xt "131750,84000,140000,84000"
pts [
"131750,84000"
"140000,84000"
]
)
start &254
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12005,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12006,0
va (VaSet
)
xt "133000,83000,138100,84000"
st "tx_overflow"
blo "133000,83800"
tm "WireNameMgr"
)
)
on &277
)
*444 (Wire
uid 12031,0
shape (OrthoPolyLine
uid 12032,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "208000,44000,234000,44000"
pts [
"208000,44000"
"234000,44000"
]
)
end &291
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12037,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12038,0
va (VaSet
)
xt "226000,43000,232000,44000"
st "tx_fifo_stat_o"
blo "226000,43800"
tm "WireNameMgr"
)
)
on &292
)
*445 (Wire
uid 12047,0
shape (OrthoPolyLine
uid 12048,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "201000,40000,216000,40000"
pts [
"201000,40000"
"216000,40000"
]
)
end &279
es 0
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12053,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12054,0
va (VaSet
)
xt "202000,39000,212200,40000"
st "RX_LL_FIFO_STATUS_0"
blo "202000,39800"
tm "WireNameMgr"
)
)
on &193
)
*446 (Wire
uid 12083,0
shape (OrthoPolyLine
uid 12084,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "221000,40000,234000,40000"
pts [
"221000,40000"
"234000,40000"
]
)
start &281
end &289
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12089,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12090,0
va (VaSet
)
xt "226000,39000,232000,40000"
st "rx_fifo_stat_o"
blo "226000,39800"
tm "WireNameMgr"
)
)
on &290
)
*447 (Wire
uid 12317,0
shape (OrthoPolyLine
uid 12318,0
va (VaSet
vasetType 3
)
xt "230750,62000,234000,62000"
pts [
"230750,62000"
"234000,62000"
]
)
start &297
end &301
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12319,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12320,0
va (VaSet
)
xt "232000,61000,239700,62000"
st "led_rx_overflow_o"
blo "232000,61800"
tm "WireNameMgr"
)
)
on &311
)
*448 (Wire
uid 12354,0
shape (OrthoPolyLine
uid 12355,0
va (VaSet
vasetType 3
)
xt "230750,69000,234000,69000"
pts [
"230750,69000"
"234000,69000"
]
)
start &306
end &310
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12356,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12357,0
va (VaSet
)
xt "232000,68000,239700,69000"
st "led_tx_overflow_o"
blo "232000,68800"
tm "WireNameMgr"
)
)
on &312
)
*449 (Wire
uid 12364,0
shape (OrthoPolyLine
uid 12365,0
va (VaSet
vasetType 3
)
xt "203750,62000,221250,62000"
pts [
"203750,62000"
"221250,62000"
]
)
end &295
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12370,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12371,0
va (VaSet
)
xt "205000,61000,210100,62000"
st "rx_overflow"
blo "205000,61800"
tm "WireNameMgr"
)
)
on &276
)
*450 (Wire
uid 12372,0
shape (OrthoPolyLine
uid 12373,0
va (VaSet
vasetType 3
)
xt "203750,69000,221250,69000"
pts [
"203750,69000"
"221250,69000"
]
)
end &304
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12378,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12379,0
va (VaSet
)
xt "205000,68000,210100,69000"
st "tx_overflow"
blo "205000,68800"
tm "WireNameMgr"
)
)
on &277
)
*451 (Wire
uid 12573,0
shape (OrthoPolyLine
uid 12574,0
va (VaSet
vasetType 3
)
xt "131750,56000,141000,56000"
pts [
"141000,56000"
"131750,56000"
]
)
end &195
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12577,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12578,0
va (VaSet
)
xt "133000,55000,135300,56000"
st "tx_clk"
blo "133000,55800"
tm "WireNameMgr"
)
)
on &1
)
*452 (Wire
uid 12583,0
shape (OrthoPolyLine
uid 12584,0
va (VaSet
vasetType 3
)
xt "118000,-28000,120000,-28000"
pts [
"118000,-28000"
"120000,-28000"
]
)
end &36
ss 0
sat 16
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12589,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12590,0
va (VaSet
)
xt "119750,-29000,122050,-28000"
st "tx_clk"
blo "119750,-28200"
tm "WireNameMgr"
)
)
on &1
)
*453 (Wire
uid 12623,0
optionalChildren [
*454 (BdJunction
uid 12635,0
ps "OnConnectorStrategy"
shape (Circle
uid 12636,0
va (VaSet
vasetType 1
)
xt "142600,61600,143400,62400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 12624,0
va (VaSet
vasetType 3
)
xt "131750,62000,153250,62000"
pts [
"131750,62000"
"153250,62000"
]
)
start &201
end &270
ss 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 12627,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12628,0
va (VaSet
)
xt "133000,61000,141300,62000"
st "rx_ll_dst_rdy_n_0_i"
blo "133000,61800"
tm "WireNameMgr"
)
)
on &313
)
*455 (Wire
uid 12631,0
shape (OrthoPolyLine
uid 12632,0
va (VaSet
vasetType 3
)
xt "131750,62000,143000,67000"
pts [
"143000,62000"
"143000,67000"
"131750,67000"
]
)
start &454
end &209
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12633,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12634,0
va (VaSet
)
xt "133000,66000,141300,67000"
st "rx_ll_dst_rdy_n_0_i"
blo "133000,66800"
tm "WireNameMgr"
)
)
on &313
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *456 (PackageList
uid 1914,0
stg "VerticalLayoutStrategy"
textVec [
*457 (Text
uid 1915,0
va (VaSet
font "courier,8,1"
)
xt "54000,115000,60500,115900"
st "Package List"
blo "54000,115700"
)
*458 (MLText
uid 1916,0
va (VaSet
)
xt "54000,115900,66400,122900"
st "library IEEE;
use IEEE.STD_LOGIC_1164.all;
use ieee.std_logic_arith.all;
use ieee.numeric_std.all;
library UNISIM;
use UNISIM.Vcomponents.all;
use ieee.std_logic_unsigned.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 1917,0
stg "VerticalLayoutStrategy"
textVec [
*459 (Text
uid 1918,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "561000,1220375,569200,1221375"
st "Compiler Directives"
blo "561000,1221175"
)
*460 (Text
uid 1919,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "561000,1221375,570500,1222375"
st "Pre-module directives:"
blo "561000,1222175"
)
*461 (MLText
uid 1920,0
va (VaSet
isHidden 1
)
xt "561000,1222375,568800,1224375"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*462 (Text
uid 1921,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "561000,1224375,571000,1225375"
st "Post-module directives:"
blo "561000,1225175"
)
*463 (MLText
uid 1922,0
va (VaSet
isHidden 1
)
xt "561000,1220375,561000,1220375"
tm "BdCompilerDirectivesTextMgr"
)
*464 (Text
uid 1923,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "561000,1225375,570600,1226375"
st "End-module directives:"
blo "561000,1226175"
)
*465 (MLText
uid 1924,0
va (VaSet
isHidden 1
)
xt "561000,1226375,561000,1226375"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "1595,2,3204,1200"
viewArea "110491,4308,170041,48434"
cachedDiagramExtent "0,-40000,571000,1226375"
hasePageBreakOrigin 1
pageBreakOrigin "-20000,-70000"
lastUid 13575,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
font "charter,10,0"
)
xt "200,200,2100,1400"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "clean,10,0"
)
xt "1000,1000,4000,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*466 (Text
va (VaSet
font "charter,10,0"
)
xt "1600,3200,6400,4400"
st "<library>"
blo "1600,4200"
tm "BdLibraryNameMgr"
)
*467 (Text
va (VaSet
font "charter,10,0"
)
xt "1600,4400,5900,5600"
st "<block>"
blo "1600,5400"
tm "BlkNameMgr"
)
*468 (Text
va (VaSet
font "charter,10,0"
)
xt "1600,5600,3500,6800"
st "U_0"
blo "1600,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "1600,13200,1600,13200"
)
header ""
)
elements [
]
)
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*469 (Text
va (VaSet
font "helvetica,8,1"
)
xt "600,3500,3400,4500"
st "Library"
blo "600,4300"
)
*470 (Text
va (VaSet
font "helvetica,8,1"
)
xt "600,4500,7400,5500"
st "MWComponent"
blo "600,5300"
)
*471 (Text
va (VaSet
font "helvetica,8,1"
)
xt "600,5500,2200,6500"
st "U_0"
blo "600,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6400,1500,-6400,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*472 (Text
va (VaSet
font "helvetica,8,1"
)
xt "900,3500,3700,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*473 (Text
va (VaSet
font "helvetica,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*474 (Text
va (VaSet
font "helvetica,8,1"
)
xt "900,5500,2500,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*475 (Text
va (VaSet
font "helvetica,8,1"
)
xt "550,3500,3350,4500"
st "Library"
blo "550,4300"
)
*476 (Text
va (VaSet
font "helvetica,8,1"
)
xt "550,4500,7450,5500"
st "VhdlComponent"
blo "550,5300"
)
*477 (Text
va (VaSet
font "helvetica,8,1"
)
xt "550,5500,2150,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*478 (Text
va (VaSet
font "helvetica,8,1"
)
xt "50,3500,2850,4500"
st "Library"
blo "50,4300"
)
*479 (Text
va (VaSet
font "helvetica,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*480 (Text
va (VaSet
font "helvetica,8,1"
)
xt "50,5500,1650,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*481 (Text
va (VaSet
font "charter,8,0"
)
xt "3300,4000,4700,5000"
st "eb1"
blo "3300,4800"
tm "HdlTextNameMgr"
)
*482 (Text
va (VaSet
font "charter,8,0"
)
xt "3300,5000,3800,6000"
st "1"
blo "3300,5800"
tm "HdlTextNumberMgr"
)
]
)
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
font "clean,8,0"
)
xt "200,200,2200,1000"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "clean,8,0"
)
xt "-250,-400,250,400"
st "G"
blo "-250,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,1600,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,2300,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "charter,8,0"
)
xt "0,0,3100,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
font "charter,8,0"
)
xt "0,1000,600,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "charter,10,0"
)
)
second (MLText
va (VaSet
font "charter,10,0"
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "charter,10,0"
)
xt "0,-1300,15400,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1650"
)
num (Text
va (VaSet
font "charter,10,0"
)
xt "250,250,850,1450"
st "1"
blo "250,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*483 (Text
va (VaSet
font "charter,10,1"
)
xt "10800,20000,22000,21300"
st "Frame Declarations"
blo "10800,21000"
)
*484 (MLText
va (VaSet
font "charter,10,0"
)
xt "10800,21300,10800,21300"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "charter,10,0"
)
xt "0,-1300,9600,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1650"
)
num (Text
va (VaSet
font "charter,10,0"
)
xt "250,250,850,1450"
st "1"
blo "250,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*485 (Text
va (VaSet
font "charter,10,1"
)
xt "10800,20000,22000,21300"
st "Frame Declarations"
blo "10800,21000"
)
*486 (MLText
va (VaSet
font "charter,10,0"
)
xt "10800,21300,10800,21300"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "clean,12,0"
)
xt "0,750,2400,1950"
st "Port"
blo "0,1650"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "clean,12,0"
)
xt "0,750,2400,1950"
st "Port"
blo "0,1650"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
isHidden 1
font "charter,10,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "68000,115000,73500,116000"
st "Declarations"
blo "68000,115800"
)
portLabel (Text
uid 3,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "68000,116000,70400,117000"
st "Ports:"
blo "68000,116800"
)
preUserLabel (Text
uid 4,0
va (VaSet
font "helvetica,8,1"
)
xt "68000,116000,71700,117000"
st "Pre User:"
blo "68000,116800"
)
preUserText (MLText
uid 5,0
va (VaSet
font "charter,10,0"
)
xt "70000,117000,102700,145800"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "68000,116000,75200,117000"
st "Diagram Signals:"
blo "68000,116800"
)
postUserLabel (Text
uid 7,0
va (VaSet
font "helvetica,8,1"
)
xt "68000,117000,72700,118000"
st "Post User:"
blo "68000,117800"
)
postUserText (MLText
uid 8,0
va (VaSet
font "charter,10,0"
)
xt "70000,117000,97300,124200"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
ordering 1
suid 220,0
usingSuid 1
emptyRow *487 (LEmptyRow
)
uid 1927,0
optionalChildren [
*488 (RefLabelRowHdr
)
*489 (TitleRowHdr
)
*490 (FilterRowHdr
)
*491 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*492 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*493 (GroupColHdr
tm "GroupColHdrMgr"
)
*494 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*495 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*496 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*497 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*498 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*499 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*500 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_clk"
t "std_logic"
prec "-- client interface clocking signals - EMAC0"
preAdd 0
o 42
suid 2,0
)
)
uid 1804,0
)
*501 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_clk"
t "std_logic"
o 43
suid 3,0
)
)
uid 1806,0
)
*502 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_ll_data_0_i"
t "std_logic_vector"
b "(7 downto 0)"
prec "-- address swap transmitter connections - EMAC0"
preAdd 0
o 44
suid 4,0
)
)
uid 1808,0
)
*503 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_ll_sof_n_0_i"
t "std_logic"
o 45
suid 5,0
)
)
uid 1810,0
)
*504 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_ll_eof_n_0_i"
t "std_logic"
o 46
suid 6,0
)
)
uid 1812,0
)
*505 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_ll_src_rdy_n_0_i"
t "std_logic"
o 47
suid 7,0
)
)
uid 1814,0
)
*506 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_ll_data_0_i"
t "std_logic_vector"
b "(7 downto 0)"
prec "-- address swap receiver connections - EMAC0"
preAdd 0
o 48
suid 9,0
)
)
uid 1818,0
)
*507 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_ll_sof_n_0_i"
t "std_logic"
o 49
suid 10,0
)
)
uid 1820,0
)
*508 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_ll_eof_n_0_i"
t "std_logic"
o 50
suid 11,0
)
)
uid 1822,0
)
*509 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_ll_src_rdy_n_0_i"
t "std_logic"
o 51
suid 12,0
)
)
uid 1824,0
)
*510 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "CLIENTEMAC0TXIFGDELAY"
t "std_logic_vector"
b "(7 downto 0)"
o 52
suid 20,0
)
)
uid 1838,0
)
*511 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "CLIENTEMAC0PAUSEREQ"
t "std_logic"
o 53
suid 21,0
)
)
uid 1840,0
)
*512 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "CLIENTEMAC0PAUSEVAL"
t "std_logic_vector"
b "(15 downto 0)"
o 54
suid 22,0
)
)
uid 1842,0
)
*513 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "EMAC0CLIENTRXDVLD"
t "std_logic"
o 55
suid 26,0
)
)
uid 1844,0
)
*514 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "EMAC0CLIENTRXFRAMEDROP"
t "std_logic"
o 56
suid 27,0
)
)
uid 1846,0
)
*515 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "EMAC0CLIENTRXSTATS"
t "std_logic_vector"
b "(6 downto 0)"
o 57
suid 28,0
)
)
uid 1848,0
)
*516 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "EMAC0CLIENTRXSTATSVLD"
t "std_logic"
o 58
suid 29,0
)
)
uid 1850,0
)
*517 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "EMAC0CLIENTRXSTATSBYTEVLD"
t "std_logic"
o 59
suid 30,0
)
)
uid 1852,0
)
*518 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "EMAC0CLIENTTXSTATS"
t "std_logic"
o 60
suid 31,0
)
)
uid 1854,0
)
*519 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "EMAC0CLIENTTXSTATSVLD"
t "std_logic"
o 61
suid 32,0
)
)
uid 1856,0
)
*520 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "EMAC0CLIENTTXSTATSBYTEVLD"
t "std_logic"
o 62
suid 33,0
)
)
uid 1858,0
)
*521 (LeafLogPort
port (LogicalPort
decl (Decl
n "clk125"
t "std_logic"
eolc "-- ETH_GTX_CLK"
preAdd 0
posAdd 0
o 3
suid 84,0
)
)
uid 6592,0
)
*522 (LeafLogPort
port (LogicalPort
decl (Decl
n "clk200"
t "std_logic"
o 19
suid 86,0
)
)
uid 6594,0
)
*523 (LeafLogPort
port (LogicalPort
decl (Decl
n "rst"
t "std_logic"
prec "-----------------------------------------------------------------------
-- Signal Declarations
-----------------------------------------------------------------------

    -- Global asynchronous reset"
preAdd 0
o 17
suid 90,0
)
)
uid 6598,0
)
*524 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_pre_rst"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 63
suid 93,0
)
)
uid 6786,0
)
*525 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_reset"
t "std_logic"
prec "-----------------------------------------------------------------------
-- Signal Declarations
-----------------------------------------------------------------------

    -- Global asynchronous reset"
preAdd 0
o 41
suid 95,0
)
)
uid 6808,0
)
*526 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "lo"
t "std_logic"
o 64
suid 97,0
)
)
uid 6870,0
)
*527 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "hi"
t "std_logic"
o 65
suid 98,0
)
)
uid 6872,0
)
*528 (LeafLogPort
port (LogicalPort
decl (Decl
n "gmii_rxd_i"
t "std_logic_vector"
b "(7 downto 0)"
eolc "-- ETH_RXD"
preAdd 0
posAdd 0
o 9
suid 117,0
)
)
uid 7171,0
)
*529 (LeafLogPort
port (LogicalPort
decl (Decl
n "gmii_rx_dv_i"
t "std_logic"
eolc "-- ETH_DV"
preAdd 0
posAdd 0
o 10
suid 118,0
)
)
uid 7173,0
)
*530 (LeafLogPort
port (LogicalPort
decl (Decl
n "gmii_rx_er_i"
t "std_logic"
eolc "-- ETH_ER"
preAdd 0
posAdd 0
o 11
suid 119,0
)
)
uid 7175,0
)
*531 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "gmii_gtx_clk_o"
t "std_logic"
eolc "-- ETH_GTX_CLK"
preAdd 0
posAdd 0
o 5
suid 127,0
)
)
uid 7215,0
)
*532 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "gmii_txd_o"
t "std_logic_vector"
b "(7 downto 0)"
prec "-- GMII Interface - EMAC0"
eolc "-- ETH_TXD"
preAdd 0
posAdd 0
o 6
suid 135,0
)
)
uid 7227,0
)
*533 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "gmii_tx_en_o"
t "std_logic"
eolc "-- ETH_EN"
preAdd 0
posAdd 0
o 7
suid 136,0
)
)
uid 7229,0
)
*534 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "gmii_tx_er_o"
t "std_logic"
eolc "-- ETH_ER"
preAdd 0
posAdd 0
o 8
suid 137,0
)
)
uid 7231,0
)
*535 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "gmii_tx_clk_o"
t "std_logic"
prec "-- client interface clocking signals - EMAC0"
preAdd 0
o 38
suid 138,0
)
)
uid 7233,0
)
*536 (LeafLogPort
port (LogicalPort
decl (Decl
n "gmii_rx_clk_i"
t "std_logic"
o 18
suid 139,0
)
)
uid 7449,0
)
*537 (LeafLogPort
port (LogicalPort
decl (Decl
n "gmii_col_i"
t "std_logic"
eolc "-- ETH_COL"
preAdd 0
posAdd 0
o 12
suid 141,0
)
)
uid 7459,0
)
*538 (LeafLogPort
port (LogicalPort
decl (Decl
n "gmii_crs_i"
t "std_logic"
eolc "-- ETH_CRS"
preAdd 0
posAdd 0
o 14
suid 142,0
)
)
uid 7461,0
)
*539 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_ack"
t "std_logic"
o 66
suid 145,0
)
)
uid 7683,0
)
*540 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_collision"
t "std_logic"
o 67
suid 146,0
)
)
uid 7685,0
)
*541 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_retransmit"
t "std_logic"
o 68
suid 147,0
)
)
uid 7687,0
)
*542 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "led_tx_retransmit_o"
t "std_logic"
preAdd 0
posAdd 0
o 24
suid 169,0
)
)
uid 8182,0
)
*543 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "led_tx_collision_o"
t "std_logic"
preAdd 0
posAdd 0
o 23
suid 170,0
)
)
uid 8184,0
)
*544 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "led_tx_ack_o"
t "std_logic"
preAdd 0
posAdd 0
o 22
suid 171,0
)
)
uid 8186,0
)
*545 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "led_rx_framedrop_o"
t "std_logic"
preAdd 0
posAdd 0
o 21
suid 174,0
)
)
uid 8192,0
)
*546 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "led_rx_data_valid_o"
t "std_logic"
preAdd 0
posAdd 0
o 20
suid 175,0
)
)
uid 8194,0
)
*547 (LeafLogPort
port (LogicalPort
decl (Decl
n "clk50"
t "std_logic"
eolc "-- ETH_GTX_CLK"
preAdd 0
posAdd 0
o 4
suid 176,0
)
)
uid 8991,0
)
*548 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "RX_LL_FIFO_STATUS_0"
t "std_logic_vector"
b "(3 downto 0)"
o 69
suid 177,0
)
)
uid 9202,0
)
*549 (LeafLogPort
port (LogicalPort
decl (Decl
n "mii_tx_clk_i"
t "std_logic"
o 25
suid 182,0
)
)
uid 11444,0
)
*550 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_overflow"
t "std_logic"
o 70
suid 183,0
)
)
uid 12107,0
)
*551 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_overflow"
t "std_logic"
o 71
suid 185,0
)
)
uid 12109,0
)
*552 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "rx_fifo_stat_o"
t "std_logic_vector"
b "(3 DOWNTO 0)"
prec "-- *** mod start"
preAdd 0
o 27
suid 186,0
)
)
uid 12111,0
)
*553 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "tx_fifo_stat_o"
t "std_logic_vector"
b "(3 DOWNTO 0)"
prec "-- *** mod start"
preAdd 0
o 26
suid 187,0
)
)
uid 12113,0
)
*554 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "led_rx_overflow_o"
t "std_logic"
preAdd 0
posAdd 0
o 28
suid 190,0
)
)
uid 12380,0
)
*555 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "led_tx_overflow_o"
t "std_logic"
preAdd 0
posAdd 0
o 29
suid 191,0
)
)
uid 12382,0
)
*556 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_ll_dst_rdy_n_0_i"
t "std_logic"
o 72
suid 194,0
)
)
uid 12637,0
)
*557 (LeafLogPort
port (LogicalPort
decl (Decl
n "host_opcode_i"
t "std_logic_vector"
b "(1 downto 0)"
prec "-- Generic Host Interface"
preAdd 0
posAdd 0
o 30
suid 203,0
)
)
uid 13329,0
)
*558 (LeafLogPort
port (LogicalPort
decl (Decl
n "host_req_i"
t "std_logic"
preAdd 0
posAdd 0
o 31
suid 204,0
)
)
uid 13331,0
)
*559 (LeafLogPort
port (LogicalPort
decl (Decl
n "host_miimsel_i"
t "std_logic"
preAdd 0
posAdd 0
o 32
suid 205,0
)
)
uid 13333,0
)
*560 (LeafLogPort
port (LogicalPort
decl (Decl
n "host_addr_i"
t "std_logic_vector"
b "(9 downto 0)"
preAdd 0
posAdd 0
o 33
suid 206,0
)
)
uid 13335,0
)
*561 (LeafLogPort
port (LogicalPort
decl (Decl
n "host_wrdata_i"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 34
suid 207,0
)
)
uid 13337,0
)
*562 (LeafLogPort
port (LogicalPort
decl (Decl
n "host_emac1sel_i"
t "std_logic"
preAdd 0
posAdd 0
o 37
suid 208,0
)
)
uid 13339,0
)
*563 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "host_miimrdy_o"
t "std_logic"
preAdd 0
posAdd 0
o 35
suid 211,0
)
)
uid 13345,0
)
*564 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "host_rddata_o"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 36
suid 212,0
)
)
uid 13399,0
)
*565 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "marv_coma_o"
t "std_logic"
eolc "-- ETH_GTX_CLK"
preAdd 0
posAdd 0
o 2
suid 214,0
)
)
uid 13413,0
)
*566 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "marv_reset_no"
t "std_logic"
eolc "-- ETH_GTX_CLK"
preAdd 0
posAdd 0
o 1
suid 215,0
)
)
uid 13415,0
)
*567 (LeafLogPort
port (LogicalPort
decl (Decl
n "marv_int_ni"
t "std_logic"
eolc "-- ETH_CRS"
preAdd 0
posAdd 0
o 13
suid 216,0
)
)
uid 13417,0
)
*568 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "marv_mdc_o"
t "std_logic"
prec "-- MDIO Interface - EMAC0"
eolc "-- ETH_MDC"
preAdd 0
posAdd 0
o 15
suid 217,0
)
)
uid 13419,0
)
*569 (LeafLogPort
port (LogicalPort
m 2
decl (Decl
n "marv_md_io"
t "std_logic"
eolc "-- ETH_MDIO"
preAdd 0
posAdd 0
o 16
suid 218,0
)
)
uid 13421,0
)
*570 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "mdo"
t "std_logic"
eolc "-- ETH_MDIO"
preAdd 0
posAdd 0
o 39
suid 219,0
)
)
uid 13572,0
)
*571 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "mdt"
t "std_logic"
eolc "-- ETH_MDIO"
preAdd 0
posAdd 0
o 40
suid 220,0
)
)
uid 13574,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 1940,0
optionalChildren [
*572 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *573 (MRCItem
litem &487
pos 72
dimension 20
)
uid 1942,0
optionalChildren [
*574 (MRCItem
litem &488
pos 0
dimension 20
uid 1943,0
)
*575 (MRCItem
litem &489
pos 1
dimension 23
uid 1944,0
)
*576 (MRCItem
litem &490
pos 2
hidden 1
dimension 20
uid 1945,0
)
*577 (MRCItem
litem &500
pos 38
dimension 20
uid 1805,0
)
*578 (MRCItem
litem &501
pos 39
dimension 20
uid 1807,0
)
*579 (MRCItem
litem &502
pos 40
dimension 20
uid 1809,0
)
*580 (MRCItem
litem &503
pos 41
dimension 20
uid 1811,0
)
*581 (MRCItem
litem &504
pos 42
dimension 20
uid 1813,0
)
*582 (MRCItem
litem &505
pos 43
dimension 20
uid 1815,0
)
*583 (MRCItem
litem &506
pos 44
dimension 20
uid 1819,0
)
*584 (MRCItem
litem &507
pos 45
dimension 20
uid 1821,0
)
*585 (MRCItem
litem &508
pos 46
dimension 20
uid 1823,0
)
*586 (MRCItem
litem &509
pos 47
dimension 20
uid 1825,0
)
*587 (MRCItem
litem &510
pos 48
dimension 20
uid 1839,0
)
*588 (MRCItem
litem &511
pos 49
dimension 20
uid 1841,0
)
*589 (MRCItem
litem &512
pos 50
dimension 20
uid 1843,0
)
*590 (MRCItem
litem &513
pos 51
dimension 20
uid 1845,0
)
*591 (MRCItem
litem &514
pos 52
dimension 20
uid 1847,0
)
*592 (MRCItem
litem &515
pos 53
dimension 20
uid 1849,0
)
*593 (MRCItem
litem &516
pos 54
dimension 20
uid 1851,0
)
*594 (MRCItem
litem &517
pos 55
dimension 20
uid 1853,0
)
*595 (MRCItem
litem &518
pos 56
dimension 20
uid 1855,0
)
*596 (MRCItem
litem &519
pos 57
dimension 20
uid 1857,0
)
*597 (MRCItem
litem &520
pos 58
dimension 20
uid 1859,0
)
*598 (MRCItem
litem &521
pos 0
dimension 20
uid 6593,0
)
*599 (MRCItem
litem &522
pos 1
dimension 20
uid 6595,0
)
*600 (MRCItem
litem &523
pos 2
dimension 20
uid 6599,0
)
*601 (MRCItem
litem &524
pos 59
dimension 20
uid 6787,0
)
*602 (MRCItem
litem &525
pos 60
dimension 20
uid 6809,0
)
*603 (MRCItem
litem &526
pos 61
dimension 20
uid 6871,0
)
*604 (MRCItem
litem &527
pos 62
dimension 20
uid 6873,0
)
*605 (MRCItem
litem &528
pos 3
dimension 20
uid 7172,0
)
*606 (MRCItem
litem &529
pos 4
dimension 20
uid 7174,0
)
*607 (MRCItem
litem &530
pos 5
dimension 20
uid 7176,0
)
*608 (MRCItem
litem &531
pos 6
dimension 20
uid 7216,0
)
*609 (MRCItem
litem &532
pos 7
dimension 20
uid 7228,0
)
*610 (MRCItem
litem &533
pos 8
dimension 20
uid 7230,0
)
*611 (MRCItem
litem &534
pos 9
dimension 20
uid 7232,0
)
*612 (MRCItem
litem &535
pos 37
dimension 20
uid 7234,0
)
*613 (MRCItem
litem &536
pos 10
dimension 20
uid 7450,0
)
*614 (MRCItem
litem &537
pos 11
dimension 20
uid 7460,0
)
*615 (MRCItem
litem &538
pos 12
dimension 20
uid 7462,0
)
*616 (MRCItem
litem &539
pos 63
dimension 20
uid 7684,0
)
*617 (MRCItem
litem &540
pos 64
dimension 20
uid 7686,0
)
*618 (MRCItem
litem &541
pos 65
dimension 20
uid 7688,0
)
*619 (MRCItem
litem &542
pos 13
dimension 20
uid 8183,0
)
*620 (MRCItem
litem &543
pos 14
dimension 20
uid 8185,0
)
*621 (MRCItem
litem &544
pos 15
dimension 20
uid 8187,0
)
*622 (MRCItem
litem &545
pos 16
dimension 20
uid 8193,0
)
*623 (MRCItem
litem &546
pos 17
dimension 20
uid 8195,0
)
*624 (MRCItem
litem &547
pos 18
dimension 20
uid 8992,0
)
*625 (MRCItem
litem &548
pos 66
dimension 20
uid 9203,0
)
*626 (MRCItem
litem &549
pos 19
dimension 20
uid 11445,0
)
*627 (MRCItem
litem &550
pos 67
dimension 20
uid 12108,0
)
*628 (MRCItem
litem &551
pos 68
dimension 20
uid 12110,0
)
*629 (MRCItem
litem &552
pos 20
dimension 20
uid 12112,0
)
*630 (MRCItem
litem &553
pos 21
dimension 20
uid 12114,0
)
*631 (MRCItem
litem &554
pos 22
dimension 20
uid 12381,0
)
*632 (MRCItem
litem &555
pos 23
dimension 20
uid 12383,0
)
*633 (MRCItem
litem &556
pos 69
dimension 20
uid 12638,0
)
*634 (MRCItem
litem &557
pos 24
dimension 20
uid 13330,0
)
*635 (MRCItem
litem &558
pos 25
dimension 20
uid 13332,0
)
*636 (MRCItem
litem &559
pos 26
dimension 20
uid 13334,0
)
*637 (MRCItem
litem &560
pos 27
dimension 20
uid 13336,0
)
*638 (MRCItem
litem &561
pos 28
dimension 20
uid 13338,0
)
*639 (MRCItem
litem &562
pos 29
dimension 20
uid 13340,0
)
*640 (MRCItem
litem &563
pos 30
dimension 20
uid 13346,0
)
*641 (MRCItem
litem &564
pos 31
dimension 20
uid 13400,0
)
*642 (MRCItem
litem &565
pos 32
dimension 20
uid 13414,0
)
*643 (MRCItem
litem &566
pos 33
dimension 20
uid 13416,0
)
*644 (MRCItem
litem &567
pos 34
dimension 20
uid 13418,0
)
*645 (MRCItem
litem &568
pos 35
dimension 20
uid 13420,0
)
*646 (MRCItem
litem &569
pos 36
dimension 20
uid 13422,0
)
*647 (MRCItem
litem &570
pos 70
dimension 20
uid 13573,0
)
*648 (MRCItem
litem &571
pos 71
dimension 20
uid 13575,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 1946,0
optionalChildren [
*649 (MRCItem
litem &491
pos 0
dimension 20
uid 1947,0
)
*650 (MRCItem
litem &493
pos 1
dimension 50
uid 1948,0
)
*651 (MRCItem
litem &494
pos 2
dimension 299
uid 1949,0
)
*652 (MRCItem
litem &495
pos 3
dimension 50
uid 1950,0
)
*653 (MRCItem
litem &496
pos 4
dimension 100
uid 1951,0
)
*654 (MRCItem
litem &497
pos 5
dimension 100
uid 1952,0
)
*655 (MRCItem
litem &498
pos 6
dimension 50
uid 1953,0
)
*656 (MRCItem
litem &499
pos 7
dimension 80
uid 1954,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 1941,0
vaOverrides [
]
)
]
)
uid 1926,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *657 (LEmptyRow
)
uid 1956,0
optionalChildren [
*658 (RefLabelRowHdr
)
*659 (TitleRowHdr
)
*660 (FilterRowHdr
)
*661 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*662 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*663 (GroupColHdr
tm "GroupColHdrMgr"
)
*664 (NameColHdr
tm "GenericNameColHdrMgr"
)
*665 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*666 (InitColHdr
tm "GenericValueColHdrMgr"
)
*667 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*668 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 1968,0
optionalChildren [
*669 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *670 (MRCItem
litem &657
pos 0
dimension 20
)
uid 1970,0
optionalChildren [
*671 (MRCItem
litem &658
pos 0
dimension 20
uid 1971,0
)
*672 (MRCItem
litem &659
pos 1
dimension 23
uid 1972,0
)
*673 (MRCItem
litem &660
pos 2
hidden 1
dimension 20
uid 1973,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 1974,0
optionalChildren [
*674 (MRCItem
litem &661
pos 0
dimension 20
uid 1975,0
)
*675 (MRCItem
litem &663
pos 1
dimension 50
uid 1976,0
)
*676 (MRCItem
litem &664
pos 2
dimension 100
uid 1977,0
)
*677 (MRCItem
litem &665
pos 3
dimension 100
uid 1978,0
)
*678 (MRCItem
litem &666
pos 4
dimension 50
uid 1979,0
)
*679 (MRCItem
litem &667
pos 5
dimension 50
uid 1980,0
)
*680 (MRCItem
litem &668
pos 6
dimension 80
uid 1981,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 1969,0
vaOverrides [
]
)
]
)
uid 1955,0
type 1
)
activeModelName "BlockDiag"
)
