C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\bin64\c_hdl.exe  -osyn  C:\Users\Jmano\Projetos_LESC\FPGA_design\FPGA2memory\synthesis\synwork\prj_2_memory_sb_comp.srs  -top  prj_2_memory_sb  -hdllog  C:\Users\Jmano\Projetos_LESC\FPGA_design\FPGA2memory\synthesis\synlog\prj_2_memory_sb_compiler.srr  -encrypt  -mp  4  -verification_mode 0  -verilog  -prodtype  synplify_pro   -infer_seqShift -primux -dspmac -pqdpadd -fixsmult -sdff_counter -divnmod -nram  -actel   -I C:\Users\Jmano\Projetos_LESC\FPGA_design\FPGA2memory\hdl  -I C:\Users\Jmano\Projetos_LESC\FPGA_design\FPGA2memory\hdl  -I C:\Users\Jmano\Projetos_LESC\FPGA_design\FPGA2memory\hdl  -I C:\Users\Jmano\Projetos_LESC\FPGA_design\FPGA2memory\hdl  -I C:\Users\Jmano\Projetos_LESC\FPGA_design\FPGA2memory\hdl  -I C:\Users\Jmano\Projetos_LESC\FPGA_design\FPGA2memory\synthesis\  -I C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib   -sysv  -devicelib  C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\generic\smartfusion2.v  -encrypt  -pro  -dmgen  C:\Users\Jmano\Projetos_LESC\FPGA_design\FPGA2memory\synthesis\dm  -ui -fid2 -ram -sharing on -ll 2000 -autosm  -lib work C:\Users\Jmano\Projetos_LESC\FPGA_design\FPGA2memory\component\Actel\SgCore\OSC\2.0.101\osc_comps.v -lib work C:\Users\Jmano\Projetos_LESC\FPGA_design\FPGA2memory\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v -lib work C:\Users\Jmano\Projetos_LESC\FPGA_design\FPGA2memory\component\work\OSC_C0\OSC_C0.v -lib work -fsysv C:\Users\Jmano\Projetos_LESC\FPGA_design\FPGA2memory\hdl\design.sv -lib work C:\Users\Jmano\Projetos_LESC\FPGA_design\FPGA2memory\component\work\prj_2_memory_sb\prj_2_memory_sb.v  -jobname  "compiler" 
relcom:..\..\..\..\..\..\..\Microchip\Libero_SoC_v2024.1\SynplifyPro\bin64\c_hdl.exe -osyn ..\synwork\prj_2_memory_sb_comp.srs -top prj_2_memory_sb -hdllog ..\synlog\prj_2_memory_sb_compiler.srr -encrypt -mp 4 -verification_mode 0 -verilog -prodtype synplify_pro -infer_seqShift -primux -dspmac -pqdpadd -fixsmult -sdff_counter -divnmod -nram -actel -I ..\..\hdl -I ..\..\hdl -I ..\..\hdl -I ..\..\hdl -I ..\..\hdl -I ..\ -I ..\..\..\..\..\..\..\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib -sysv -devicelib ..\..\..\..\..\..\..\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\generic\smartfusion2.v -encrypt -pro -dmgen ..\dm -ui -fid2 -ram -sharing on -ll 2000 -autosm -lib work ..\..\component\Actel\SgCore\OSC\2.0.101\osc_comps.v -lib work ..\..\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v -lib work ..\..\component\work\OSC_C0\OSC_C0.v -lib work -fsysv ..\..\hdl\design.sv -lib work ..\..\component\work\prj_2_memory_sb\prj_2_memory_sb.v -jobname "compiler"
rc:0 success:1 runtime:9
file:..\synwork\prj_2_memory_sb_comp.srs|io:o|time:1747342927|size:23327|exec:0|csum:
file:..\synlog\prj_2_memory_sb_compiler.srr|io:o|time:1747342927|size:18134|exec:0|csum:
file:..\..\..\..\..\..\..\microchip\libero_soc_v2024.1\synplifypro\lib\generic\smartfusion2.v|io:i|time:1704384662|size:16415|exec:0|csum:9BAA6208AF4C76CF2C10809775E94DAF
file:..\..\component\actel\sgcore\osc\2.0.101\osc_comps.v|io:i|time:1741797177|size:997|exec:0|csum:B158BAA21E4CCFFC21F6ADF478875D5C
file:..\..\component\work\osc_c0\osc_c0_0\osc_c0_osc_c0_0_osc.v|io:i|time:1741797177|size:825|exec:0|csum:274D292CEDCA6BC1C8CF8CE19EE30973
file:..\..\component\work\osc_c0\osc_c0.v|io:i|time:1741797177|size:2908|exec:0|csum:5851FF5C23EE6991D1DCD739E049AB79
file:.\-fsysv|io:i|time:0|size:-1|exec:0|csum:
file:..\..\hdl\design.sv|io:i|time:1747342906|size:2787|exec:0|csum:6ADA7E00761B50C8C7039201A4FDB16B
file:..\..\component\work\prj_2_memory_sb\prj_2_memory_sb.v|io:i|time:1747340018|size:9782|exec:0|csum:0023FEE4826A85DD987DB5A9B9454AF9
file:..\..\..\..\..\..\..\microchip\libero_soc_v2024.1\synplifypro\bin64\c_hdl.exe|io:i|time:1704384984|size:7448576|exec:1|csum:76E3C5E55C912E189842A3CDFCBC6254
