m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/Adder_Subtractor/Adder_Subtractor_VHDL/simulation/modelsim
Eadder_subtractor_vhdl
Z1 w1710373398
Z2 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
Z3 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z4 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z5 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R0
Z6 8C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/Adder_Subtractor/Adder_Subtractor_VHDL/Adder_Subtractor_VHDL.vhd
Z7 FC:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/Adder_Subtractor/Adder_Subtractor_VHDL/Adder_Subtractor_VHDL.vhd
l0
L6
VNfi;06>zG_HijWf;GlmD22
!s100 GMUg]ioaPmafDOV2>2kA42
Z8 OV;C;10.5b;63
31
Z9 !s110 1710374578
!i10b 1
Z10 !s108 1710374578.000000
Z11 !s90 -reportprogress|300|-93|-work|work|C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/Adder_Subtractor/Adder_Subtractor_VHDL/Adder_Subtractor_VHDL.vhd|
Z12 !s107 C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/Adder_Subtractor/Adder_Subtractor_VHDL/Adder_Subtractor_VHDL.vhd|
!i113 1
Z13 o-93 -work work
Z14 tExplicit 1 CvgOpt 0
Abehavioral
R2
R3
R4
R5
DEx4 work 21 adder_subtractor_vhdl 0 22 Nfi;06>zG_HijWf;GlmD22
l14
L13
Vfah>@H1[S=2L9@Il6eCiG0
!s100 3T5gz^P[BaSTP3JO^C8=D2
R8
31
R9
!i10b 1
R10
R11
R12
!i113 1
R13
R14
Eadder_subtractor_vhdl_vhd_tst
Z15 w1710374443
R4
R5
R0
Z16 8C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/Adder_Subtractor/Adder_Subtractor_VHDL/simulation/modelsim/Adder_Subtractor_VHDL.vht
Z17 FC:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/Adder_Subtractor/Adder_Subtractor_VHDL/simulation/modelsim/Adder_Subtractor_VHDL.vht
l0
L4
V^4;B?mlUiYU@kJX>4]L?P0
!s100 =:G8NDMYHAiH1:1]Sb0Vk2
R8
31
R9
!i10b 1
R10
Z18 !s90 -reportprogress|300|-93|-work|work|C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/Adder_Subtractor/Adder_Subtractor_VHDL/simulation/modelsim/Adder_Subtractor_VHDL.vht|
Z19 !s107 C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/Adder_Subtractor/Adder_Subtractor_VHDL/simulation/modelsim/Adder_Subtractor_VHDL.vht|
!i113 1
R13
R14
Aadder_subtractor_vhdl_arch
R4
R5
DEx4 work 29 adder_subtractor_vhdl_vhd_tst 0 22 ^4;B?mlUiYU@kJX>4]L?P0
l20
L7
VDk>mhhc=bU1^ImC4[zbV90
!s100 hW@cZiY9Ok1T8L6`cS:Lk1
R8
31
R9
!i10b 1
R10
R18
R19
!i113 1
R13
R14
