	#==================================================================================================
	#
	# This test program was automatically generated by the MicroTESK tool
	# Generation started: Wed Oct 16 14:39:53 MSK 2019
	#
	# Ivannikov Institute for System Programming of the Russian Academy of Sciences (ISP RAS)
	# 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
	#
	# http://www.microtesk.org
	# http://forge.ispras.ru/projects/microtesk
	#
	#==================================================================================================

	#==================================================================================================
	# Prologue (riscv_test.rb:231)

	#====================================== .section .text.init =======================================
	.section .text.init
	.align 6
	.weak stvec_handler
	.weak mtvec_handler
	.globl _start
_start:
	j reset_vector
	.align 2
trap_vector:
	csrr t5, mcause
	li t6, 0x8
	beq t5, t6, write_tohost
	li t6, 0x9
	beq t5, t6, write_tohost
	li t6, 0xb
	beq t5, t6, write_tohost
	la t5, mtvec_handler
	beqz t5, 1f
	jr t5
1:
	csrr t5, mcause
	bgez t5, handle_exception
	j other_exception
handle_exception:
other_exception:
1:
	ori gp, gp, 1337
write_tohost:
	nop
	sw gp, tohost, t5
	nop
	j write_tohost
reset_vector:
	csrr a0, mhartid
1:
	bnez a0, 1b
	la t0, 1f
	csrw mtvec, t0
	csrwi satp, 0x0
	.align 2
1:
	la t0, 1f
	csrw mtvec, t0
	li t0, 0xffffffffffffffff
	csrw pmpaddr0, t0
	li t0, 0x1f
	csrw pmpcfg0, t0
	.align 2
1:
	la t0, 1f
	csrw mtvec, t0
	csrwi medeleg, 0x0
	csrwi mideleg, 0x0
	csrwi mie, 0x0
	.align 2
1:
	li gp, 0x0
	la t0, trap_vector
	csrw mtvec, t0
	li a0, 0x1
	slli a0, a0, 0x1f
	bgez a0, 1f
	fence
	li gp, 0x1
	ecall
1:
	la t0, stvec_handler
	beqz t0, 1f
	csrw stvec, t0
	li t0, 0xb109
	csrw medeleg, t0
	csrr t1, medeleg
	bne t0, t1, other_exception
1:
	csrwi mstatus, 0x0
	la t0, 1f
	csrw mepc, t0
	csrr a0, mhartid
	mret
1:

	#==================================================================================================
	# External Code (rv32v_x_vl32e32m4d1_selfcheck.rb:48)

	addi a0, zero, 32
	vsetvli t0, a0, e32, m4

	#==================================================================================================
	# Test Case 0 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 0(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 0
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 0

	li sp, 0x80022000
	bne sp, t0, fail
	bne zero, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	ori sp, zero, 128
	bne sp, a1, fail
	li sp, 0xff80
	bne sp, a2, fail
	li sp, 0xff00
	bne sp, a3, fail
	bne zero, a4, fail
	ori sp, zero, 128
	bne sp, a5, fail
	li sp, 0xff80
	bne sp, a6, fail
	li sp, 0xff00
	bne sp, a7, fail
	bne zero, s2, fail
	ori sp, zero, 256
	bne sp, s3, fail
	li sp, 0x1ff00
	bne sp, s4, fail
	li sp, 0x1fe00
	bne sp, s5, fail
	bne zero, s6, fail
	ori sp, zero, 256
	bne sp, s7, fail
	li sp, 0x1ff00
	bne sp, s8, fail
	li sp, 0x1fe00
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 1 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 0(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 16
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 1

	li sp, 0x80022000
	bne sp, t0, fail
	bne zero, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x8000
	bne sp, a0, fail
	ori sp, zero, 1
	bne sp, a1, fail
	li sp, 0xff01
	bne sp, a2, fail
	ori sp, zero, 2
	bne sp, a3, fail
	li sp, 0x8000
	bne sp, a4, fail
	ori sp, zero, 1
	bne sp, a5, fail
	li sp, 0xff01
	bne sp, a6, fail
	ori sp, zero, 2
	bne sp, a7, fail
	li sp, 0x10000
	bne sp, s2, fail
	ori sp, zero, 2
	bne sp, s3, fail
	li sp, 0x1fe02
	bne sp, s4, fail
	ori sp, zero, 4
	bne sp, s5, fail
	li sp, 0x10000
	bne sp, s6, fail
	ori sp, zero, 2
	bne sp, s7, fail
	li sp, 0x1fe02
	bne sp, s8, fail
	ori sp, zero, 4
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 2 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 0(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 32
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 2

	li sp, 0x80022000
	bne sp, t0, fail
	bne zero, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 3
	bne sp, a0, fail
	ori sp, zero, 7
	bne sp, a1, fail
	ori sp, zero, 8
	bne sp, a2, fail
	ori sp, zero, 14
	bne sp, a3, fail
	ori sp, zero, 3
	bne sp, a4, fail
	ori sp, zero, 7
	bne sp, a5, fail
	ori sp, zero, 8
	bne sp, a6, fail
	ori sp, zero, 14
	bne sp, a7, fail
	ori sp, zero, 6
	bne sp, s2, fail
	ori sp, zero, 14
	bne sp, s3, fail
	ori sp, zero, 16
	bne sp, s4, fail
	ori sp, zero, 28
	bne sp, s5, fail
	ori sp, zero, 6
	bne sp, s6, fail
	ori sp, zero, 14
	bne sp, s7, fail
	ori sp, zero, 16
	bne sp, s8, fail
	ori sp, zero, 28
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 3 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 0(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 48
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 3

	li sp, 0x80022000
	bne sp, t0, fail
	bne zero, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 15
	bne sp, a0, fail
	li sp, 0xfff0
	bne sp, a1, fail
	li sp, 0xfff1
	bne sp, a2, fail
	li sp, 0xfff7
	bne sp, a3, fail
	ori sp, zero, 15
	bne sp, a4, fail
	li sp, 0xfff0
	bne sp, a5, fail
	li sp, 0xfff1
	bne sp, a6, fail
	li sp, 0xfff7
	bne sp, a7, fail
	ori sp, zero, 30
	bne sp, s2, fail
	li sp, 0x1ffe0
	bne sp, s3, fail
	li sp, 0x1ffe2
	bne sp, s4, fail
	li sp, 0x1ffee
	bne sp, s5, fail
	ori sp, zero, 30
	bne sp, s6, fail
	li sp, 0x1ffe0
	bne sp, s7, fail
	li sp, 0x1ffe2
	bne sp, s8, fail
	li sp, 0x1ffee
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 4 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 0(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 64
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 4

	li sp, 0x80022000
	bne sp, t0, fail
	bne zero, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfff8
	bne sp, a0, fail
	li sp, 0xfffc
	bne sp, a1, fail
	li sp, 0xfffd
	bne sp, a2, fail
	li sp, 0xfffe
	bne sp, a3, fail
	li sp, 0xfff8
	bne sp, a4, fail
	li sp, 0xfffc
	bne sp, a5, fail
	li sp, 0xfffd
	bne sp, a6, fail
	li sp, 0xfffe
	bne sp, a7, fail
	li sp, 0x1fff0
	bne sp, s2, fail
	li sp, 0x1fff8
	bne sp, s3, fail
	li sp, 0x1fffa
	bne sp, s4, fail
	li sp, 0x1fffc
	bne sp, s5, fail
	li sp, 0x1fff0
	bne sp, s6, fail
	li sp, 0x1fff8
	bne sp, s7, fail
	li sp, 0x1fffa
	bne sp, s8, fail
	li sp, 0x1fffc
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 5 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 0(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 80
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 5

	li sp, 0x80022000
	bne sp, t0, fail
	bne zero, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 254
	bne sp, a0, fail
	li sp, 0xffff
	bne sp, a1, fail
	ori sp, zero, 127
	bne sp, a2, fail
	ori sp, zero, 255
	bne sp, a3, fail
	ori sp, zero, 254
	bne sp, a4, fail
	li sp, 0xffff
	bne sp, a5, fail
	ori sp, zero, 127
	bne sp, a6, fail
	ori sp, zero, 255
	bne sp, a7, fail
	ori sp, zero, 508
	bne sp, s2, fail
	li sp, 0x1fffe
	bne sp, s3, fail
	ori sp, zero, 254
	bne sp, s4, fail
	ori sp, zero, 510
	bne sp, s5, fail
	ori sp, zero, 508
	bne sp, s6, fail
	li sp, 0x1fffe
	bne sp, s7, fail
	ori sp, zero, 254
	bne sp, s8, fail
	ori sp, zero, 510
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 6 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 0(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 96
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 6

	li sp, 0x80022000
	bne sp, t0, fail
	bne zero, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xff7f
	bne sp, a0, fail
	li sp, 0x7fff
	bne sp, a1, fail
	li sp, 0x58dc02e
	bne sp, a2, fail
	li sp, 0xffffffff99e76af6
	bne sp, a3, fail
	li sp, 0xff7f
	bne sp, a4, fail
	li sp, 0x7fff
	bne sp, a5, fail
	li sp, 0x58dc02e
	bne sp, a6, fail
	li sp, 0xffffffff99e76af6
	bne sp, a7, fail
	li sp, 0x1fefe
	bne sp, s2, fail
	li sp, 0xfffe
	bne sp, s3, fail
	li sp, 0xb1b805c
	bne sp, s4, fail
	li sp, 0x33ced5ec
	bne sp, s5, fail
	li sp, 0x1fefe
	bne sp, s6, fail
	li sp, 0xfffe
	bne sp, s7, fail
	li sp, 0xb1b805c
	bne sp, s8, fail
	li sp, 0x33ced5ec
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 7 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 0(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 112
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 7

	li sp, 0x80022000
	bne sp, t0, fail
	bne zero, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfffffffff044c4aa
	bne sp, a0, fail
	li sp, 0x46bf6b91
	bne sp, a1, fail
	li sp, 0xffffffffc15e938f
	bne sp, a2, fail
	li sp, 0x5273f522
	bne sp, a3, fail
	li sp, 0xfffffffff044c4aa
	bne sp, a4, fail
	li sp, 0x46bf6b91
	bne sp, a5, fail
	li sp, 0xffffffffc15e938f
	bne sp, a6, fail
	li sp, 0x5273f522
	bne sp, a7, fail
	li sp, 0xffffffffe0898954
	bne sp, s2, fail
	li sp, 0xffffffff8d7ed722
	bne sp, s3, fail
	li sp, 0xffffffff82bd271e
	bne sp, s4, fail
	li sp, 0xffffffffa4e7ea44
	bne sp, s5, fail
	li sp, 0xffffffffe0898954
	bne sp, s6, fail
	li sp, 0xffffffff8d7ed722
	bne sp, s7, fail
	li sp, 0xffffffff82bd271e
	bne sp, s8, fail
	li sp, 0xffffffffa4e7ea44
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 8 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 4(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 0
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 8

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 128
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 128
	bne sp, a0, fail
	ori sp, zero, 256
	bne sp, a1, fail
	li sp, 0x10000
	bne sp, a2, fail
	li sp, 0xff80
	bne sp, a3, fail
	ori sp, zero, 128
	bne sp, a4, fail
	ori sp, zero, 256
	bne sp, a5, fail
	li sp, 0x10000
	bne sp, a6, fail
	li sp, 0xff80
	bne sp, a7, fail
	ori sp, zero, 256
	bne sp, s2, fail
	ori sp, zero, 512
	bne sp, s3, fail
	li sp, 0x20000
	bne sp, s4, fail
	li sp, 0x1ff00
	bne sp, s5, fail
	ori sp, zero, 384
	bne sp, s6, fail
	ori sp, zero, 640
	bne sp, s7, fail
	li sp, 0x20080
	bne sp, s8, fail
	li sp, 0x1ff80
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 9 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 4(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 16
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 9

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 128
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x8080
	bne sp, a0, fail
	ori sp, zero, 129
	bne sp, a1, fail
	li sp, 0xff81
	bne sp, a2, fail
	ori sp, zero, 130
	bne sp, a3, fail
	li sp, 0x8080
	bne sp, a4, fail
	ori sp, zero, 129
	bne sp, a5, fail
	li sp, 0xff81
	bne sp, a6, fail
	ori sp, zero, 130
	bne sp, a7, fail
	li sp, 0x10100
	bne sp, s2, fail
	ori sp, zero, 258
	bne sp, s3, fail
	li sp, 0x1ff02
	bne sp, s4, fail
	ori sp, zero, 260
	bne sp, s5, fail
	li sp, 0x10180
	bne sp, s6, fail
	ori sp, zero, 386
	bne sp, s7, fail
	li sp, 0x1ff82
	bne sp, s8, fail
	ori sp, zero, 388
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 10 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 4(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 32
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 10

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 128
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 131
	bne sp, a0, fail
	ori sp, zero, 135
	bne sp, a1, fail
	ori sp, zero, 136
	bne sp, a2, fail
	ori sp, zero, 142
	bne sp, a3, fail
	ori sp, zero, 131
	bne sp, a4, fail
	ori sp, zero, 135
	bne sp, a5, fail
	ori sp, zero, 136
	bne sp, a6, fail
	ori sp, zero, 142
	bne sp, a7, fail
	ori sp, zero, 262
	bne sp, s2, fail
	ori sp, zero, 270
	bne sp, s3, fail
	ori sp, zero, 272
	bne sp, s4, fail
	ori sp, zero, 284
	bne sp, s5, fail
	ori sp, zero, 390
	bne sp, s6, fail
	ori sp, zero, 398
	bne sp, s7, fail
	ori sp, zero, 400
	bne sp, s8, fail
	ori sp, zero, 412
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 11 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 4(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 48
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 11

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 128
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 143
	bne sp, a0, fail
	li sp, 0x10070
	bne sp, a1, fail
	li sp, 0x10071
	bne sp, a2, fail
	li sp, 0x10077
	bne sp, a3, fail
	ori sp, zero, 143
	bne sp, a4, fail
	li sp, 0x10070
	bne sp, a5, fail
	li sp, 0x10071
	bne sp, a6, fail
	li sp, 0x10077
	bne sp, a7, fail
	ori sp, zero, 286
	bne sp, s2, fail
	li sp, 0x200e0
	bne sp, s3, fail
	li sp, 0x200e2
	bne sp, s4, fail
	li sp, 0x200ee
	bne sp, s5, fail
	ori sp, zero, 414
	bne sp, s6, fail
	li sp, 0x20160
	bne sp, s7, fail
	li sp, 0x20162
	bne sp, s8, fail
	li sp, 0x2016e
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 12 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 4(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 64
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 12

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 128
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x10078
	bne sp, a0, fail
	li sp, 0x1007c
	bne sp, a1, fail
	li sp, 0x1007d
	bne sp, a2, fail
	li sp, 0x1007e
	bne sp, a3, fail
	li sp, 0x10078
	bne sp, a4, fail
	li sp, 0x1007c
	bne sp, a5, fail
	li sp, 0x1007d
	bne sp, a6, fail
	li sp, 0x1007e
	bne sp, a7, fail
	li sp, 0x200f0
	bne sp, s2, fail
	li sp, 0x200f8
	bne sp, s3, fail
	li sp, 0x200fa
	bne sp, s4, fail
	li sp, 0x200fc
	bne sp, s5, fail
	li sp, 0x20170
	bne sp, s6, fail
	li sp, 0x20178
	bne sp, s7, fail
	li sp, 0x2017a
	bne sp, s8, fail
	li sp, 0x2017c
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 13 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 4(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 80
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 13

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 128
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 382
	bne sp, a0, fail
	li sp, 0x1007f
	bne sp, a1, fail
	ori sp, zero, 255
	bne sp, a2, fail
	ori sp, zero, 383
	bne sp, a3, fail
	ori sp, zero, 382
	bne sp, a4, fail
	li sp, 0x1007f
	bne sp, a5, fail
	ori sp, zero, 255
	bne sp, a6, fail
	ori sp, zero, 383
	bne sp, a7, fail
	ori sp, zero, 764
	bne sp, s2, fail
	li sp, 0x200fe
	bne sp, s3, fail
	ori sp, zero, 510
	bne sp, s4, fail
	ori sp, zero, 766
	bne sp, s5, fail
	ori sp, zero, 892
	bne sp, s6, fail
	li sp, 0x2017e
	bne sp, s7, fail
	ori sp, zero, 638
	bne sp, s8, fail
	ori sp, zero, 894
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 14 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 4(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 96
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 14

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 128
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffff
	bne sp, a0, fail
	li sp, 0x807f
	bne sp, a1, fail
	li sp, 0x58dc0ae
	bne sp, a2, fail
	li sp, 0xffffffff99e76b76
	bne sp, a3, fail
	li sp, 0xffff
	bne sp, a4, fail
	li sp, 0x807f
	bne sp, a5, fail
	li sp, 0x58dc0ae
	bne sp, a6, fail
	li sp, 0xffffffff99e76b76
	bne sp, a7, fail
	li sp, 0x1fffe
	bne sp, s2, fail
	li sp, 0x100fe
	bne sp, s3, fail
	li sp, 0xb1b815c
	bne sp, s4, fail
	li sp, 0x33ced6ec
	bne sp, s5, fail
	li sp, 0x2007e
	bne sp, s6, fail
	li sp, 0x1017e
	bne sp, s7, fail
	li sp, 0xb1b81dc
	bne sp, s8, fail
	li sp, 0x33ced76c
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 15 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 4(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 112
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 15

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 128
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfffffffff044c52a
	bne sp, a0, fail
	li sp, 0x46bf6c11
	bne sp, a1, fail
	li sp, 0xffffffffc15e940f
	bne sp, a2, fail
	li sp, 0x5273f5a2
	bne sp, a3, fail
	li sp, 0xfffffffff044c52a
	bne sp, a4, fail
	li sp, 0x46bf6c11
	bne sp, a5, fail
	li sp, 0xffffffffc15e940f
	bne sp, a6, fail
	li sp, 0x5273f5a2
	bne sp, a7, fail
	li sp, 0xffffffffe0898a54
	bne sp, s2, fail
	li sp, 0xffffffff8d7ed822
	bne sp, s3, fail
	li sp, 0xffffffff82bd281e
	bne sp, s4, fail
	li sp, 0xffffffffa4e7eb44
	bne sp, s5, fail
	li sp, 0xffffffffe0898ad4
	bne sp, s6, fail
	li sp, 0xffffffff8d7ed8a2
	bne sp, s7, fail
	li sp, 0xffffffff82bd289e
	bne sp, s8, fail
	li sp, 0xffffffffa4e7ebc4
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 16 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 8(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 0
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 16

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xff80
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xff80
	bne sp, a0, fail
	li sp, 0x10000
	bne sp, a1, fail
	li sp, 0x1ff00
	bne sp, a2, fail
	li sp, 0x1fe80
	bne sp, a3, fail
	li sp, 0xff80
	bne sp, a4, fail
	li sp, 0x10000
	bne sp, a5, fail
	li sp, 0x1ff00
	bne sp, a6, fail
	li sp, 0x1fe80
	bne sp, a7, fail
	li sp, 0x1ff00
	bne sp, s2, fail
	li sp, 0x20000
	bne sp, s3, fail
	li sp, 0x3fe00
	bne sp, s4, fail
	li sp, 0x3fd00
	bne sp, s5, fail
	li sp, 0x2fe80
	bne sp, s6, fail
	li sp, 0x2ff80
	bne sp, s7, fail
	li sp, 0x4fd80
	bne sp, s8, fail
	li sp, 0x4fc80
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 17 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 8(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 16
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 17

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xff80
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x17f80
	bne sp, a0, fail
	li sp, 0xff81
	bne sp, a1, fail
	li sp, 0x1fe81
	bne sp, a2, fail
	li sp, 0xff82
	bne sp, a3, fail
	li sp, 0x17f80
	bne sp, a4, fail
	li sp, 0xff81
	bne sp, a5, fail
	li sp, 0x1fe81
	bne sp, a6, fail
	li sp, 0xff82
	bne sp, a7, fail
	li sp, 0x2ff00
	bne sp, s2, fail
	li sp, 0x1ff02
	bne sp, s3, fail
	li sp, 0x3fd02
	bne sp, s4, fail
	li sp, 0x1ff04
	bne sp, s5, fail
	li sp, 0x3fe80
	bne sp, s6, fail
	li sp, 0x2fe82
	bne sp, s7, fail
	li sp, 0x4fc82
	bne sp, s8, fail
	li sp, 0x2fe84
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 18 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 8(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 32
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 18

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xff80
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xff83
	bne sp, a0, fail
	li sp, 0xff87
	bne sp, a1, fail
	li sp, 0xff88
	bne sp, a2, fail
	li sp, 0xff8e
	bne sp, a3, fail
	li sp, 0xff83
	bne sp, a4, fail
	li sp, 0xff87
	bne sp, a5, fail
	li sp, 0xff88
	bne sp, a6, fail
	li sp, 0xff8e
	bne sp, a7, fail
	li sp, 0x1ff06
	bne sp, s2, fail
	li sp, 0x1ff0e
	bne sp, s3, fail
	li sp, 0x1ff10
	bne sp, s4, fail
	li sp, 0x1ff1c
	bne sp, s5, fail
	li sp, 0x2fe86
	bne sp, s6, fail
	li sp, 0x2fe8e
	bne sp, s7, fail
	li sp, 0x2fe90
	bne sp, s8, fail
	li sp, 0x2fe9c
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 19 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 8(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 48
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 19

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xff80
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xff8f
	bne sp, a0, fail
	li sp, 0x1ff70
	bne sp, a1, fail
	li sp, 0x1ff71
	bne sp, a2, fail
	li sp, 0x1ff77
	bne sp, a3, fail
	li sp, 0xff8f
	bne sp, a4, fail
	li sp, 0x1ff70
	bne sp, a5, fail
	li sp, 0x1ff71
	bne sp, a6, fail
	li sp, 0x1ff77
	bne sp, a7, fail
	li sp, 0x1ff1e
	bne sp, s2, fail
	li sp, 0x3fee0
	bne sp, s3, fail
	li sp, 0x3fee2
	bne sp, s4, fail
	li sp, 0x3feee
	bne sp, s5, fail
	li sp, 0x2fe9e
	bne sp, s6, fail
	li sp, 0x4fe60
	bne sp, s7, fail
	li sp, 0x4fe62
	bne sp, s8, fail
	li sp, 0x4fe6e
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 20 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 8(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 64
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 20

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xff80
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x1ff78
	bne sp, a0, fail
	li sp, 0x1ff7c
	bne sp, a1, fail
	li sp, 0x1ff7d
	bne sp, a2, fail
	li sp, 0x1ff7e
	bne sp, a3, fail
	li sp, 0x1ff78
	bne sp, a4, fail
	li sp, 0x1ff7c
	bne sp, a5, fail
	li sp, 0x1ff7d
	bne sp, a6, fail
	li sp, 0x1ff7e
	bne sp, a7, fail
	li sp, 0x3fef0
	bne sp, s2, fail
	li sp, 0x3fef8
	bne sp, s3, fail
	li sp, 0x3fefa
	bne sp, s4, fail
	li sp, 0x3fefc
	bne sp, s5, fail
	li sp, 0x4fe70
	bne sp, s6, fail
	li sp, 0x4fe78
	bne sp, s7, fail
	li sp, 0x4fe7a
	bne sp, s8, fail
	li sp, 0x4fe7c
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 21 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 8(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 80
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 21

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xff80
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x1007e
	bne sp, a0, fail
	li sp, 0x1ff7f
	bne sp, a1, fail
	li sp, 0xffff
	bne sp, a2, fail
	li sp, 0x1007f
	bne sp, a3, fail
	li sp, 0x1007e
	bne sp, a4, fail
	li sp, 0x1ff7f
	bne sp, a5, fail
	li sp, 0xffff
	bne sp, a6, fail
	li sp, 0x1007f
	bne sp, a7, fail
	li sp, 0x200fc
	bne sp, s2, fail
	li sp, 0x3fefe
	bne sp, s3, fail
	li sp, 0x1fffe
	bne sp, s4, fail
	li sp, 0x200fe
	bne sp, s5, fail
	li sp, 0x3007c
	bne sp, s6, fail
	li sp, 0x4fe7e
	bne sp, s7, fail
	li sp, 0x2ff7e
	bne sp, s8, fail
	li sp, 0x3007e
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 22 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 8(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 96
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 22

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xff80
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x1feff
	bne sp, a0, fail
	li sp, 0x17f7f
	bne sp, a1, fail
	li sp, 0x58ebfae
	bne sp, a2, fail
	li sp, 0xffffffff99e86a76
	bne sp, a3, fail
	li sp, 0x1feff
	bne sp, a4, fail
	li sp, 0x17f7f
	bne sp, a5, fail
	li sp, 0x58ebfae
	bne sp, a6, fail
	li sp, 0xffffffff99e86a76
	bne sp, a7, fail
	li sp, 0x3fdfe
	bne sp, s2, fail
	li sp, 0x2fefe
	bne sp, s3, fail
	li sp, 0xb1d7f5c
	bne sp, s4, fail
	li sp, 0x33d0d4ec
	bne sp, s5, fail
	li sp, 0x4fd7e
	bne sp, s6, fail
	li sp, 0x3fe7e
	bne sp, s7, fail
	li sp, 0xb1e7edc
	bne sp, s8, fail
	li sp, 0x33d1d46c
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 23 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 8(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 112
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 23

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xff80
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfffffffff045c42a
	bne sp, a0, fail
	li sp, 0x46c06b11
	bne sp, a1, fail
	li sp, 0xffffffffc15f930f
	bne sp, a2, fail
	li sp, 0x5274f4a2
	bne sp, a3, fail
	li sp, 0xfffffffff045c42a
	bne sp, a4, fail
	li sp, 0x46c06b11
	bne sp, a5, fail
	li sp, 0xffffffffc15f930f
	bne sp, a6, fail
	li sp, 0x5274f4a2
	bne sp, a7, fail
	li sp, 0xffffffffe08b8854
	bne sp, s2, fail
	li sp, 0xffffffff8d80d622
	bne sp, s3, fail
	li sp, 0xffffffff82bf261e
	bne sp, s4, fail
	li sp, 0xffffffffa4e9e944
	bne sp, s5, fail
	li sp, 0xffffffffe08c87d4
	bne sp, s6, fail
	li sp, 0xffffffff8d81d5a2
	bne sp, s7, fail
	li sp, 0xffffffff82c0259e
	bne sp, s8, fail
	li sp, 0xffffffffa4eae8c4
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 24 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 12(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 0
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 24

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xff00
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xff00
	bne sp, a0, fail
	li sp, 0xff80
	bne sp, a1, fail
	li sp, 0x1fe80
	bne sp, a2, fail
	li sp, 0x1fe00
	bne sp, a3, fail
	li sp, 0xff00
	bne sp, a4, fail
	li sp, 0xff80
	bne sp, a5, fail
	li sp, 0x1fe80
	bne sp, a6, fail
	li sp, 0x1fe00
	bne sp, a7, fail
	li sp, 0x1fe00
	bne sp, s2, fail
	li sp, 0x1ff00
	bne sp, s3, fail
	li sp, 0x3fd00
	bne sp, s4, fail
	li sp, 0x3fc00
	bne sp, s5, fail
	li sp, 0x2fd00
	bne sp, s6, fail
	li sp, 0x2fe00
	bne sp, s7, fail
	li sp, 0x4fc00
	bne sp, s8, fail
	li sp, 0x4fb00
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 25 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 12(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 16
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 25

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xff00
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x17f00
	bne sp, a0, fail
	li sp, 0xff01
	bne sp, a1, fail
	li sp, 0x1fe01
	bne sp, a2, fail
	li sp, 0xff02
	bne sp, a3, fail
	li sp, 0x17f00
	bne sp, a4, fail
	li sp, 0xff01
	bne sp, a5, fail
	li sp, 0x1fe01
	bne sp, a6, fail
	li sp, 0xff02
	bne sp, a7, fail
	li sp, 0x2fe00
	bne sp, s2, fail
	li sp, 0x1fe02
	bne sp, s3, fail
	li sp, 0x3fc02
	bne sp, s4, fail
	li sp, 0x1fe04
	bne sp, s5, fail
	li sp, 0x3fd00
	bne sp, s6, fail
	li sp, 0x2fd02
	bne sp, s7, fail
	li sp, 0x4fb02
	bne sp, s8, fail
	li sp, 0x2fd04
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 26 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 12(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 32
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 26

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xff00
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xff03
	bne sp, a0, fail
	li sp, 0xff07
	bne sp, a1, fail
	li sp, 0xff08
	bne sp, a2, fail
	li sp, 0xff0e
	bne sp, a3, fail
	li sp, 0xff03
	bne sp, a4, fail
	li sp, 0xff07
	bne sp, a5, fail
	li sp, 0xff08
	bne sp, a6, fail
	li sp, 0xff0e
	bne sp, a7, fail
	li sp, 0x1fe06
	bne sp, s2, fail
	li sp, 0x1fe0e
	bne sp, s3, fail
	li sp, 0x1fe10
	bne sp, s4, fail
	li sp, 0x1fe1c
	bne sp, s5, fail
	li sp, 0x2fd06
	bne sp, s6, fail
	li sp, 0x2fd0e
	bne sp, s7, fail
	li sp, 0x2fd10
	bne sp, s8, fail
	li sp, 0x2fd1c
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 27 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 12(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 48
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 27

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xff00
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xff0f
	bne sp, a0, fail
	li sp, 0x1fef0
	bne sp, a1, fail
	li sp, 0x1fef1
	bne sp, a2, fail
	li sp, 0x1fef7
	bne sp, a3, fail
	li sp, 0xff0f
	bne sp, a4, fail
	li sp, 0x1fef0
	bne sp, a5, fail
	li sp, 0x1fef1
	bne sp, a6, fail
	li sp, 0x1fef7
	bne sp, a7, fail
	li sp, 0x1fe1e
	bne sp, s2, fail
	li sp, 0x3fde0
	bne sp, s3, fail
	li sp, 0x3fde2
	bne sp, s4, fail
	li sp, 0x3fdee
	bne sp, s5, fail
	li sp, 0x2fd1e
	bne sp, s6, fail
	li sp, 0x4fce0
	bne sp, s7, fail
	li sp, 0x4fce2
	bne sp, s8, fail
	li sp, 0x4fcee
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 28 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 12(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 64
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 28

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xff00
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x1fef8
	bne sp, a0, fail
	li sp, 0x1fefc
	bne sp, a1, fail
	li sp, 0x1fefd
	bne sp, a2, fail
	li sp, 0x1fefe
	bne sp, a3, fail
	li sp, 0x1fef8
	bne sp, a4, fail
	li sp, 0x1fefc
	bne sp, a5, fail
	li sp, 0x1fefd
	bne sp, a6, fail
	li sp, 0x1fefe
	bne sp, a7, fail
	li sp, 0x3fdf0
	bne sp, s2, fail
	li sp, 0x3fdf8
	bne sp, s3, fail
	li sp, 0x3fdfa
	bne sp, s4, fail
	li sp, 0x3fdfc
	bne sp, s5, fail
	li sp, 0x4fcf0
	bne sp, s6, fail
	li sp, 0x4fcf8
	bne sp, s7, fail
	li sp, 0x4fcfa
	bne sp, s8, fail
	li sp, 0x4fcfc
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 29 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 12(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 80
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 29

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xff00
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfffe
	bne sp, a0, fail
	li sp, 0x1feff
	bne sp, a1, fail
	li sp, 0xff7f
	bne sp, a2, fail
	li sp, 0xffff
	bne sp, a3, fail
	li sp, 0xfffe
	bne sp, a4, fail
	li sp, 0x1feff
	bne sp, a5, fail
	li sp, 0xff7f
	bne sp, a6, fail
	li sp, 0xffff
	bne sp, a7, fail
	li sp, 0x1fffc
	bne sp, s2, fail
	li sp, 0x3fdfe
	bne sp, s3, fail
	li sp, 0x1fefe
	bne sp, s4, fail
	li sp, 0x1fffe
	bne sp, s5, fail
	li sp, 0x2fefc
	bne sp, s6, fail
	li sp, 0x4fcfe
	bne sp, s7, fail
	li sp, 0x2fdfe
	bne sp, s8, fail
	li sp, 0x2fefe
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 30 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 12(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 96
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 30

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xff00
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x1fe7f
	bne sp, a0, fail
	li sp, 0x17eff
	bne sp, a1, fail
	li sp, 0x58ebf2e
	bne sp, a2, fail
	li sp, 0xffffffff99e869f6
	bne sp, a3, fail
	li sp, 0x1fe7f
	bne sp, a4, fail
	li sp, 0x17eff
	bne sp, a5, fail
	li sp, 0x58ebf2e
	bne sp, a6, fail
	li sp, 0xffffffff99e869f6
	bne sp, a7, fail
	li sp, 0x3fcfe
	bne sp, s2, fail
	li sp, 0x2fdfe
	bne sp, s3, fail
	li sp, 0xb1d7e5c
	bne sp, s4, fail
	li sp, 0x33d0d3ec
	bne sp, s5, fail
	li sp, 0x4fbfe
	bne sp, s6, fail
	li sp, 0x3fcfe
	bne sp, s7, fail
	li sp, 0xb1e7d5c
	bne sp, s8, fail
	li sp, 0x33d1d2ec
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 31 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 12(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 112
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 31

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xff00
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfffffffff045c3aa
	bne sp, a0, fail
	li sp, 0x46c06a91
	bne sp, a1, fail
	li sp, 0xffffffffc15f928f
	bne sp, a2, fail
	li sp, 0x5274f422
	bne sp, a3, fail
	li sp, 0xfffffffff045c3aa
	bne sp, a4, fail
	li sp, 0x46c06a91
	bne sp, a5, fail
	li sp, 0xffffffffc15f928f
	bne sp, a6, fail
	li sp, 0x5274f422
	bne sp, a7, fail
	li sp, 0xffffffffe08b8754
	bne sp, s2, fail
	li sp, 0xffffffff8d80d522
	bne sp, s3, fail
	li sp, 0xffffffff82bf251e
	bne sp, s4, fail
	li sp, 0xffffffffa4e9e844
	bne sp, s5, fail
	li sp, 0xffffffffe08c8654
	bne sp, s6, fail
	li sp, 0xffffffff8d81d422
	bne sp, s7, fail
	li sp, 0xffffffff82c0241e
	bne sp, s8, fail
	li sp, 0xffffffffa4eae744
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 32 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 16(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 0
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 32

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x8000
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x8000
	bne sp, a0, fail
	li sp, 0x8080
	bne sp, a1, fail
	li sp, 0x17f80
	bne sp, a2, fail
	li sp, 0x17f00
	bne sp, a3, fail
	li sp, 0x8000
	bne sp, a4, fail
	li sp, 0x8080
	bne sp, a5, fail
	li sp, 0x17f80
	bne sp, a6, fail
	li sp, 0x17f00
	bne sp, a7, fail
	li sp, 0x10000
	bne sp, s2, fail
	li sp, 0x10100
	bne sp, s3, fail
	li sp, 0x2ff00
	bne sp, s4, fail
	li sp, 0x2fe00
	bne sp, s5, fail
	li sp, 0x18000
	bne sp, s6, fail
	li sp, 0x18100
	bne sp, s7, fail
	li sp, 0x37f00
	bne sp, s8, fail
	li sp, 0x37e00
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 33 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 16(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 16
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 33

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x8000
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x10000
	bne sp, a0, fail
	li sp, 0x8001
	bne sp, a1, fail
	li sp, 0x17f01
	bne sp, a2, fail
	li sp, 0x8002
	bne sp, a3, fail
	li sp, 0x10000
	bne sp, a4, fail
	li sp, 0x8001
	bne sp, a5, fail
	li sp, 0x17f01
	bne sp, a6, fail
	li sp, 0x8002
	bne sp, a7, fail
	li sp, 0x20000
	bne sp, s2, fail
	li sp, 0x10002
	bne sp, s3, fail
	li sp, 0x2fe02
	bne sp, s4, fail
	li sp, 0x10004
	bne sp, s5, fail
	li sp, 0x28000
	bne sp, s6, fail
	li sp, 0x18002
	bne sp, s7, fail
	li sp, 0x37e02
	bne sp, s8, fail
	li sp, 0x18004
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 34 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 16(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 32
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 34

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x8000
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x8003
	bne sp, a0, fail
	li sp, 0x8007
	bne sp, a1, fail
	li sp, 0x8008
	bne sp, a2, fail
	li sp, 0x800e
	bne sp, a3, fail
	li sp, 0x8003
	bne sp, a4, fail
	li sp, 0x8007
	bne sp, a5, fail
	li sp, 0x8008
	bne sp, a6, fail
	li sp, 0x800e
	bne sp, a7, fail
	li sp, 0x10006
	bne sp, s2, fail
	li sp, 0x1000e
	bne sp, s3, fail
	li sp, 0x10010
	bne sp, s4, fail
	li sp, 0x1001c
	bne sp, s5, fail
	li sp, 0x18006
	bne sp, s6, fail
	li sp, 0x1800e
	bne sp, s7, fail
	li sp, 0x18010
	bne sp, s8, fail
	li sp, 0x1801c
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 35 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 16(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 48
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 35

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x8000
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x800f
	bne sp, a0, fail
	li sp, 0x17ff0
	bne sp, a1, fail
	li sp, 0x17ff1
	bne sp, a2, fail
	li sp, 0x17ff7
	bne sp, a3, fail
	li sp, 0x800f
	bne sp, a4, fail
	li sp, 0x17ff0
	bne sp, a5, fail
	li sp, 0x17ff1
	bne sp, a6, fail
	li sp, 0x17ff7
	bne sp, a7, fail
	li sp, 0x1001e
	bne sp, s2, fail
	li sp, 0x2ffe0
	bne sp, s3, fail
	li sp, 0x2ffe2
	bne sp, s4, fail
	li sp, 0x2ffee
	bne sp, s5, fail
	li sp, 0x1801e
	bne sp, s6, fail
	li sp, 0x37fe0
	bne sp, s7, fail
	li sp, 0x37fe2
	bne sp, s8, fail
	li sp, 0x37fee
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 36 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 16(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 64
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 36

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x8000
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x17ff8
	bne sp, a0, fail
	li sp, 0x17ffc
	bne sp, a1, fail
	li sp, 0x17ffd
	bne sp, a2, fail
	li sp, 0x17ffe
	bne sp, a3, fail
	li sp, 0x17ff8
	bne sp, a4, fail
	li sp, 0x17ffc
	bne sp, a5, fail
	li sp, 0x17ffd
	bne sp, a6, fail
	li sp, 0x17ffe
	bne sp, a7, fail
	li sp, 0x2fff0
	bne sp, s2, fail
	li sp, 0x2fff8
	bne sp, s3, fail
	li sp, 0x2fffa
	bne sp, s4, fail
	li sp, 0x2fffc
	bne sp, s5, fail
	li sp, 0x37ff0
	bne sp, s6, fail
	li sp, 0x37ff8
	bne sp, s7, fail
	li sp, 0x37ffa
	bne sp, s8, fail
	li sp, 0x37ffc
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 37 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 16(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 80
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 37

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x8000
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x80fe
	bne sp, a0, fail
	li sp, 0x17fff
	bne sp, a1, fail
	li sp, 0x807f
	bne sp, a2, fail
	li sp, 0x80ff
	bne sp, a3, fail
	li sp, 0x80fe
	bne sp, a4, fail
	li sp, 0x17fff
	bne sp, a5, fail
	li sp, 0x807f
	bne sp, a6, fail
	li sp, 0x80ff
	bne sp, a7, fail
	li sp, 0x101fc
	bne sp, s2, fail
	li sp, 0x2fffe
	bne sp, s3, fail
	li sp, 0x100fe
	bne sp, s4, fail
	li sp, 0x101fe
	bne sp, s5, fail
	li sp, 0x181fc
	bne sp, s6, fail
	li sp, 0x37ffe
	bne sp, s7, fail
	li sp, 0x180fe
	bne sp, s8, fail
	li sp, 0x181fe
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 38 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 16(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 96
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 38

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x8000
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x17f7f
	bne sp, a0, fail
	li sp, 0xffff
	bne sp, a1, fail
	li sp, 0x58e402e
	bne sp, a2, fail
	li sp, 0xffffffff99e7eaf6
	bne sp, a3, fail
	li sp, 0x17f7f
	bne sp, a4, fail
	li sp, 0xffff
	bne sp, a5, fail
	li sp, 0x58e402e
	bne sp, a6, fail
	li sp, 0xffffffff99e7eaf6
	bne sp, a7, fail
	li sp, 0x2fefe
	bne sp, s2, fail
	li sp, 0x1fffe
	bne sp, s3, fail
	li sp, 0xb1c805c
	bne sp, s4, fail
	li sp, 0x33cfd5ec
	bne sp, s5, fail
	li sp, 0x37efe
	bne sp, s6, fail
	li sp, 0x27ffe
	bne sp, s7, fail
	li sp, 0xb1d005c
	bne sp, s8, fail
	li sp, 0x33d055ec
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 39 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 16(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 112
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 39

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x8000
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfffffffff04544aa
	bne sp, a0, fail
	li sp, 0x46bfeb91
	bne sp, a1, fail
	li sp, 0xffffffffc15f138f
	bne sp, a2, fail
	li sp, 0x52747522
	bne sp, a3, fail
	li sp, 0xfffffffff04544aa
	bne sp, a4, fail
	li sp, 0x46bfeb91
	bne sp, a5, fail
	li sp, 0xffffffffc15f138f
	bne sp, a6, fail
	li sp, 0x52747522
	bne sp, a7, fail
	li sp, 0xffffffffe08a8954
	bne sp, s2, fail
	li sp, 0xffffffff8d7fd722
	bne sp, s3, fail
	li sp, 0xffffffff82be271e
	bne sp, s4, fail
	li sp, 0xffffffffa4e8ea44
	bne sp, s5, fail
	li sp, 0xffffffffe08b0954
	bne sp, s6, fail
	li sp, 0xffffffff8d805722
	bne sp, s7, fail
	li sp, 0xffffffff82bea71e
	bne sp, s8, fail
	li sp, 0xffffffffa4e96a44
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 40 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 20(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 0
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 40

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 1
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 1
	bne sp, a0, fail
	ori sp, zero, 129
	bne sp, a1, fail
	li sp, 0xff81
	bne sp, a2, fail
	li sp, 0xff01
	bne sp, a3, fail
	ori sp, zero, 1
	bne sp, a4, fail
	ori sp, zero, 129
	bne sp, a5, fail
	li sp, 0xff81
	bne sp, a6, fail
	li sp, 0xff01
	bne sp, a7, fail
	ori sp, zero, 2
	bne sp, s2, fail
	ori sp, zero, 258
	bne sp, s3, fail
	li sp, 0x1ff02
	bne sp, s4, fail
	li sp, 0x1fe02
	bne sp, s5, fail
	ori sp, zero, 3
	bne sp, s6, fail
	ori sp, zero, 259
	bne sp, s7, fail
	li sp, 0x1ff03
	bne sp, s8, fail
	li sp, 0x1fe03
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 41 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 20(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 16
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 41

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 1
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x8001
	bne sp, a0, fail
	ori sp, zero, 2
	bne sp, a1, fail
	li sp, 0xff02
	bne sp, a2, fail
	ori sp, zero, 3
	bne sp, a3, fail
	li sp, 0x8001
	bne sp, a4, fail
	ori sp, zero, 2
	bne sp, a5, fail
	li sp, 0xff02
	bne sp, a6, fail
	ori sp, zero, 3
	bne sp, a7, fail
	li sp, 0x10002
	bne sp, s2, fail
	ori sp, zero, 4
	bne sp, s3, fail
	li sp, 0x1fe04
	bne sp, s4, fail
	ori sp, zero, 6
	bne sp, s5, fail
	li sp, 0x10003
	bne sp, s6, fail
	ori sp, zero, 5
	bne sp, s7, fail
	li sp, 0x1fe05
	bne sp, s8, fail
	ori sp, zero, 7
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 42 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 20(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 32
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 42

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 1
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 4
	bne sp, a0, fail
	ori sp, zero, 8
	bne sp, a1, fail
	ori sp, zero, 9
	bne sp, a2, fail
	ori sp, zero, 15
	bne sp, a3, fail
	ori sp, zero, 4
	bne sp, a4, fail
	ori sp, zero, 8
	bne sp, a5, fail
	ori sp, zero, 9
	bne sp, a6, fail
	ori sp, zero, 15
	bne sp, a7, fail
	ori sp, zero, 8
	bne sp, s2, fail
	ori sp, zero, 16
	bne sp, s3, fail
	ori sp, zero, 18
	bne sp, s4, fail
	ori sp, zero, 30
	bne sp, s5, fail
	ori sp, zero, 9
	bne sp, s6, fail
	ori sp, zero, 17
	bne sp, s7, fail
	ori sp, zero, 19
	bne sp, s8, fail
	ori sp, zero, 31
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 43 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 20(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 48
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 43

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 1
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 16
	bne sp, a0, fail
	li sp, 0xfff1
	bne sp, a1, fail
	li sp, 0xfff2
	bne sp, a2, fail
	li sp, 0xfff8
	bne sp, a3, fail
	ori sp, zero, 16
	bne sp, a4, fail
	li sp, 0xfff1
	bne sp, a5, fail
	li sp, 0xfff2
	bne sp, a6, fail
	li sp, 0xfff8
	bne sp, a7, fail
	ori sp, zero, 32
	bne sp, s2, fail
	li sp, 0x1ffe2
	bne sp, s3, fail
	li sp, 0x1ffe4
	bne sp, s4, fail
	li sp, 0x1fff0
	bne sp, s5, fail
	ori sp, zero, 33
	bne sp, s6, fail
	li sp, 0x1ffe3
	bne sp, s7, fail
	li sp, 0x1ffe5
	bne sp, s8, fail
	li sp, 0x1fff1
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 44 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 20(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 64
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 44

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 1
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfff9
	bne sp, a0, fail
	li sp, 0xfffd
	bne sp, a1, fail
	li sp, 0xfffe
	bne sp, a2, fail
	li sp, 0xffff
	bne sp, a3, fail
	li sp, 0xfff9
	bne sp, a4, fail
	li sp, 0xfffd
	bne sp, a5, fail
	li sp, 0xfffe
	bne sp, a6, fail
	li sp, 0xffff
	bne sp, a7, fail
	li sp, 0x1fff2
	bne sp, s2, fail
	li sp, 0x1fffa
	bne sp, s3, fail
	li sp, 0x1fffc
	bne sp, s4, fail
	li sp, 0x1fffe
	bne sp, s5, fail
	li sp, 0x1fff3
	bne sp, s6, fail
	li sp, 0x1fffb
	bne sp, s7, fail
	li sp, 0x1fffd
	bne sp, s8, fail
	li sp, 0x1ffff
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 45 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 20(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 80
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 45

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 1
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 255
	bne sp, a0, fail
	li sp, 0x10000
	bne sp, a1, fail
	ori sp, zero, 128
	bne sp, a2, fail
	ori sp, zero, 256
	bne sp, a3, fail
	ori sp, zero, 255
	bne sp, a4, fail
	li sp, 0x10000
	bne sp, a5, fail
	ori sp, zero, 128
	bne sp, a6, fail
	ori sp, zero, 256
	bne sp, a7, fail
	ori sp, zero, 510
	bne sp, s2, fail
	li sp, 0x20000
	bne sp, s3, fail
	ori sp, zero, 256
	bne sp, s4, fail
	ori sp, zero, 512
	bne sp, s5, fail
	ori sp, zero, 511
	bne sp, s6, fail
	li sp, 0x20001
	bne sp, s7, fail
	ori sp, zero, 257
	bne sp, s8, fail
	ori sp, zero, 513
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 46 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 20(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 96
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 46

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 1
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xff80
	bne sp, a0, fail
	li sp, 0x8000
	bne sp, a1, fail
	li sp, 0x58dc02f
	bne sp, a2, fail
	li sp, 0xffffffff99e76af7
	bne sp, a3, fail
	li sp, 0xff80
	bne sp, a4, fail
	li sp, 0x8000
	bne sp, a5, fail
	li sp, 0x58dc02f
	bne sp, a6, fail
	li sp, 0xffffffff99e76af7
	bne sp, a7, fail
	li sp, 0x1ff00
	bne sp, s2, fail
	li sp, 0x10000
	bne sp, s3, fail
	li sp, 0xb1b805e
	bne sp, s4, fail
	li sp, 0x33ced5ee
	bne sp, s5, fail
	li sp, 0x1ff01
	bne sp, s6, fail
	li sp, 0x10001
	bne sp, s7, fail
	li sp, 0xb1b805f
	bne sp, s8, fail
	li sp, 0x33ced5ef
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 47 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 20(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 112
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 47

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 1
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfffffffff044c4ab
	bne sp, a0, fail
	li sp, 0x46bf6b92
	bne sp, a1, fail
	li sp, 0xffffffffc15e9390
	bne sp, a2, fail
	li sp, 0x5273f523
	bne sp, a3, fail
	li sp, 0xfffffffff044c4ab
	bne sp, a4, fail
	li sp, 0x46bf6b92
	bne sp, a5, fail
	li sp, 0xffffffffc15e9390
	bne sp, a6, fail
	li sp, 0x5273f523
	bne sp, a7, fail
	li sp, 0xffffffffe0898956
	bne sp, s2, fail
	li sp, 0xffffffff8d7ed724
	bne sp, s3, fail
	li sp, 0xffffffff82bd2720
	bne sp, s4, fail
	li sp, 0xffffffffa4e7ea46
	bne sp, s5, fail
	li sp, 0xffffffffe0898957
	bne sp, s6, fail
	li sp, 0xffffffff8d7ed725
	bne sp, s7, fail
	li sp, 0xffffffff82bd2721
	bne sp, s8, fail
	li sp, 0xffffffffa4e7ea47
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 48 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 24(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 0
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 48

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xff01
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xff01
	bne sp, a0, fail
	li sp, 0xff81
	bne sp, a1, fail
	li sp, 0x1fe81
	bne sp, a2, fail
	li sp, 0x1fe01
	bne sp, a3, fail
	li sp, 0xff01
	bne sp, a4, fail
	li sp, 0xff81
	bne sp, a5, fail
	li sp, 0x1fe81
	bne sp, a6, fail
	li sp, 0x1fe01
	bne sp, a7, fail
	li sp, 0x1fe02
	bne sp, s2, fail
	li sp, 0x1ff02
	bne sp, s3, fail
	li sp, 0x3fd02
	bne sp, s4, fail
	li sp, 0x3fc02
	bne sp, s5, fail
	li sp, 0x2fd03
	bne sp, s6, fail
	li sp, 0x2fe03
	bne sp, s7, fail
	li sp, 0x4fc03
	bne sp, s8, fail
	li sp, 0x4fb03
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 49 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 24(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 16
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 49

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xff01
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x17f01
	bne sp, a0, fail
	li sp, 0xff02
	bne sp, a1, fail
	li sp, 0x1fe02
	bne sp, a2, fail
	li sp, 0xff03
	bne sp, a3, fail
	li sp, 0x17f01
	bne sp, a4, fail
	li sp, 0xff02
	bne sp, a5, fail
	li sp, 0x1fe02
	bne sp, a6, fail
	li sp, 0xff03
	bne sp, a7, fail
	li sp, 0x2fe02
	bne sp, s2, fail
	li sp, 0x1fe04
	bne sp, s3, fail
	li sp, 0x3fc04
	bne sp, s4, fail
	li sp, 0x1fe06
	bne sp, s5, fail
	li sp, 0x3fd03
	bne sp, s6, fail
	li sp, 0x2fd05
	bne sp, s7, fail
	li sp, 0x4fb05
	bne sp, s8, fail
	li sp, 0x2fd07
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 50 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 24(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 32
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 50

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xff01
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xff04
	bne sp, a0, fail
	li sp, 0xff08
	bne sp, a1, fail
	li sp, 0xff09
	bne sp, a2, fail
	li sp, 0xff0f
	bne sp, a3, fail
	li sp, 0xff04
	bne sp, a4, fail
	li sp, 0xff08
	bne sp, a5, fail
	li sp, 0xff09
	bne sp, a6, fail
	li sp, 0xff0f
	bne sp, a7, fail
	li sp, 0x1fe08
	bne sp, s2, fail
	li sp, 0x1fe10
	bne sp, s3, fail
	li sp, 0x1fe12
	bne sp, s4, fail
	li sp, 0x1fe1e
	bne sp, s5, fail
	li sp, 0x2fd09
	bne sp, s6, fail
	li sp, 0x2fd11
	bne sp, s7, fail
	li sp, 0x2fd13
	bne sp, s8, fail
	li sp, 0x2fd1f
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 51 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 24(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 48
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 51

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xff01
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xff10
	bne sp, a0, fail
	li sp, 0x1fef1
	bne sp, a1, fail
	li sp, 0x1fef2
	bne sp, a2, fail
	li sp, 0x1fef8
	bne sp, a3, fail
	li sp, 0xff10
	bne sp, a4, fail
	li sp, 0x1fef1
	bne sp, a5, fail
	li sp, 0x1fef2
	bne sp, a6, fail
	li sp, 0x1fef8
	bne sp, a7, fail
	li sp, 0x1fe20
	bne sp, s2, fail
	li sp, 0x3fde2
	bne sp, s3, fail
	li sp, 0x3fde4
	bne sp, s4, fail
	li sp, 0x3fdf0
	bne sp, s5, fail
	li sp, 0x2fd21
	bne sp, s6, fail
	li sp, 0x4fce3
	bne sp, s7, fail
	li sp, 0x4fce5
	bne sp, s8, fail
	li sp, 0x4fcf1
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 52 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 24(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 64
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 52

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xff01
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x1fef9
	bne sp, a0, fail
	li sp, 0x1fefd
	bne sp, a1, fail
	li sp, 0x1fefe
	bne sp, a2, fail
	li sp, 0x1feff
	bne sp, a3, fail
	li sp, 0x1fef9
	bne sp, a4, fail
	li sp, 0x1fefd
	bne sp, a5, fail
	li sp, 0x1fefe
	bne sp, a6, fail
	li sp, 0x1feff
	bne sp, a7, fail
	li sp, 0x3fdf2
	bne sp, s2, fail
	li sp, 0x3fdfa
	bne sp, s3, fail
	li sp, 0x3fdfc
	bne sp, s4, fail
	li sp, 0x3fdfe
	bne sp, s5, fail
	li sp, 0x4fcf3
	bne sp, s6, fail
	li sp, 0x4fcfb
	bne sp, s7, fail
	li sp, 0x4fcfd
	bne sp, s8, fail
	li sp, 0x4fcff
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 53 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 24(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 80
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 53

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xff01
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffff
	bne sp, a0, fail
	li sp, 0x1ff00
	bne sp, a1, fail
	li sp, 0xff80
	bne sp, a2, fail
	li sp, 0x10000
	bne sp, a3, fail
	li sp, 0xffff
	bne sp, a4, fail
	li sp, 0x1ff00
	bne sp, a5, fail
	li sp, 0xff80
	bne sp, a6, fail
	li sp, 0x10000
	bne sp, a7, fail
	li sp, 0x1fffe
	bne sp, s2, fail
	li sp, 0x3fe00
	bne sp, s3, fail
	li sp, 0x1ff00
	bne sp, s4, fail
	li sp, 0x20000
	bne sp, s5, fail
	li sp, 0x2feff
	bne sp, s6, fail
	li sp, 0x4fd01
	bne sp, s7, fail
	li sp, 0x2fe01
	bne sp, s8, fail
	li sp, 0x2ff01
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 54 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 24(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 96
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 54

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xff01
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x1fe80
	bne sp, a0, fail
	li sp, 0x17f00
	bne sp, a1, fail
	li sp, 0x58ebf2f
	bne sp, a2, fail
	li sp, 0xffffffff99e869f7
	bne sp, a3, fail
	li sp, 0x1fe80
	bne sp, a4, fail
	li sp, 0x17f00
	bne sp, a5, fail
	li sp, 0x58ebf2f
	bne sp, a6, fail
	li sp, 0xffffffff99e869f7
	bne sp, a7, fail
	li sp, 0x3fd00
	bne sp, s2, fail
	li sp, 0x2fe00
	bne sp, s3, fail
	li sp, 0xb1d7e5e
	bne sp, s4, fail
	li sp, 0x33d0d3ee
	bne sp, s5, fail
	li sp, 0x4fc01
	bne sp, s6, fail
	li sp, 0x3fd01
	bne sp, s7, fail
	li sp, 0xb1e7d5f
	bne sp, s8, fail
	li sp, 0x33d1d2ef
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 55 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 24(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 112
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 55

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xff01
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfffffffff045c3ab
	bne sp, a0, fail
	li sp, 0x46c06a92
	bne sp, a1, fail
	li sp, 0xffffffffc15f9290
	bne sp, a2, fail
	li sp, 0x5274f423
	bne sp, a3, fail
	li sp, 0xfffffffff045c3ab
	bne sp, a4, fail
	li sp, 0x46c06a92
	bne sp, a5, fail
	li sp, 0xffffffffc15f9290
	bne sp, a6, fail
	li sp, 0x5274f423
	bne sp, a7, fail
	li sp, 0xffffffffe08b8756
	bne sp, s2, fail
	li sp, 0xffffffff8d80d524
	bne sp, s3, fail
	li sp, 0xffffffff82bf2520
	bne sp, s4, fail
	li sp, 0xffffffffa4e9e846
	bne sp, s5, fail
	li sp, 0xffffffffe08c8657
	bne sp, s6, fail
	li sp, 0xffffffff8d81d425
	bne sp, s7, fail
	li sp, 0xffffffff82c02421
	bne sp, s8, fail
	li sp, 0xffffffffa4eae747
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 56 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 28(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 0
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 56

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 2
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 2
	bne sp, a0, fail
	ori sp, zero, 130
	bne sp, a1, fail
	li sp, 0xff82
	bne sp, a2, fail
	li sp, 0xff02
	bne sp, a3, fail
	ori sp, zero, 2
	bne sp, a4, fail
	ori sp, zero, 130
	bne sp, a5, fail
	li sp, 0xff82
	bne sp, a6, fail
	li sp, 0xff02
	bne sp, a7, fail
	ori sp, zero, 4
	bne sp, s2, fail
	ori sp, zero, 260
	bne sp, s3, fail
	li sp, 0x1ff04
	bne sp, s4, fail
	li sp, 0x1fe04
	bne sp, s5, fail
	ori sp, zero, 6
	bne sp, s6, fail
	ori sp, zero, 262
	bne sp, s7, fail
	li sp, 0x1ff06
	bne sp, s8, fail
	li sp, 0x1fe06
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 57 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 28(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 16
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 57

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 2
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x8002
	bne sp, a0, fail
	ori sp, zero, 3
	bne sp, a1, fail
	li sp, 0xff03
	bne sp, a2, fail
	ori sp, zero, 4
	bne sp, a3, fail
	li sp, 0x8002
	bne sp, a4, fail
	ori sp, zero, 3
	bne sp, a5, fail
	li sp, 0xff03
	bne sp, a6, fail
	ori sp, zero, 4
	bne sp, a7, fail
	li sp, 0x10004
	bne sp, s2, fail
	ori sp, zero, 6
	bne sp, s3, fail
	li sp, 0x1fe06
	bne sp, s4, fail
	ori sp, zero, 8
	bne sp, s5, fail
	li sp, 0x10006
	bne sp, s6, fail
	ori sp, zero, 8
	bne sp, s7, fail
	li sp, 0x1fe08
	bne sp, s8, fail
	ori sp, zero, 10
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 58 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 28(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 32
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 58

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 2
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 5
	bne sp, a0, fail
	ori sp, zero, 9
	bne sp, a1, fail
	ori sp, zero, 10
	bne sp, a2, fail
	ori sp, zero, 16
	bne sp, a3, fail
	ori sp, zero, 5
	bne sp, a4, fail
	ori sp, zero, 9
	bne sp, a5, fail
	ori sp, zero, 10
	bne sp, a6, fail
	ori sp, zero, 16
	bne sp, a7, fail
	ori sp, zero, 10
	bne sp, s2, fail
	ori sp, zero, 18
	bne sp, s3, fail
	ori sp, zero, 20
	bne sp, s4, fail
	ori sp, zero, 32
	bne sp, s5, fail
	ori sp, zero, 12
	bne sp, s6, fail
	ori sp, zero, 20
	bne sp, s7, fail
	ori sp, zero, 22
	bne sp, s8, fail
	ori sp, zero, 34
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 59 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 28(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 48
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 59

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 2
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 17
	bne sp, a0, fail
	li sp, 0xfff2
	bne sp, a1, fail
	li sp, 0xfff3
	bne sp, a2, fail
	li sp, 0xfff9
	bne sp, a3, fail
	ori sp, zero, 17
	bne sp, a4, fail
	li sp, 0xfff2
	bne sp, a5, fail
	li sp, 0xfff3
	bne sp, a6, fail
	li sp, 0xfff9
	bne sp, a7, fail
	ori sp, zero, 34
	bne sp, s2, fail
	li sp, 0x1ffe4
	bne sp, s3, fail
	li sp, 0x1ffe6
	bne sp, s4, fail
	li sp, 0x1fff2
	bne sp, s5, fail
	ori sp, zero, 36
	bne sp, s6, fail
	li sp, 0x1ffe6
	bne sp, s7, fail
	li sp, 0x1ffe8
	bne sp, s8, fail
	li sp, 0x1fff4
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 60 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 28(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 64
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 60

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 2
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfffa
	bne sp, a0, fail
	li sp, 0xfffe
	bne sp, a1, fail
	li sp, 0xffff
	bne sp, a2, fail
	li sp, 0x10000
	bne sp, a3, fail
	li sp, 0xfffa
	bne sp, a4, fail
	li sp, 0xfffe
	bne sp, a5, fail
	li sp, 0xffff
	bne sp, a6, fail
	li sp, 0x10000
	bne sp, a7, fail
	li sp, 0x1fff4
	bne sp, s2, fail
	li sp, 0x1fffc
	bne sp, s3, fail
	li sp, 0x1fffe
	bne sp, s4, fail
	li sp, 0x20000
	bne sp, s5, fail
	li sp, 0x1fff6
	bne sp, s6, fail
	li sp, 0x1fffe
	bne sp, s7, fail
	li sp, 0x20000
	bne sp, s8, fail
	li sp, 0x20002
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 61 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 28(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 80
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 61

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 2
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 256
	bne sp, a0, fail
	li sp, 0x10001
	bne sp, a1, fail
	ori sp, zero, 129
	bne sp, a2, fail
	ori sp, zero, 257
	bne sp, a3, fail
	ori sp, zero, 256
	bne sp, a4, fail
	li sp, 0x10001
	bne sp, a5, fail
	ori sp, zero, 129
	bne sp, a6, fail
	ori sp, zero, 257
	bne sp, a7, fail
	ori sp, zero, 512
	bne sp, s2, fail
	li sp, 0x20002
	bne sp, s3, fail
	ori sp, zero, 258
	bne sp, s4, fail
	ori sp, zero, 514
	bne sp, s5, fail
	ori sp, zero, 514
	bne sp, s6, fail
	li sp, 0x20004
	bne sp, s7, fail
	ori sp, zero, 260
	bne sp, s8, fail
	ori sp, zero, 516
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 62 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 28(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 96
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 62

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 2
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xff81
	bne sp, a0, fail
	li sp, 0x8001
	bne sp, a1, fail
	li sp, 0x58dc030
	bne sp, a2, fail
	li sp, 0xffffffff99e76af8
	bne sp, a3, fail
	li sp, 0xff81
	bne sp, a4, fail
	li sp, 0x8001
	bne sp, a5, fail
	li sp, 0x58dc030
	bne sp, a6, fail
	li sp, 0xffffffff99e76af8
	bne sp, a7, fail
	li sp, 0x1ff02
	bne sp, s2, fail
	li sp, 0x10002
	bne sp, s3, fail
	li sp, 0xb1b8060
	bne sp, s4, fail
	li sp, 0x33ced5f0
	bne sp, s5, fail
	li sp, 0x1ff04
	bne sp, s6, fail
	li sp, 0x10004
	bne sp, s7, fail
	li sp, 0xb1b8062
	bne sp, s8, fail
	li sp, 0x33ced5f2
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 63 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 28(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 112
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 63

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 2
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfffffffff044c4ac
	bne sp, a0, fail
	li sp, 0x46bf6b93
	bne sp, a1, fail
	li sp, 0xffffffffc15e9391
	bne sp, a2, fail
	li sp, 0x5273f524
	bne sp, a3, fail
	li sp, 0xfffffffff044c4ac
	bne sp, a4, fail
	li sp, 0x46bf6b93
	bne sp, a5, fail
	li sp, 0xffffffffc15e9391
	bne sp, a6, fail
	li sp, 0x5273f524
	bne sp, a7, fail
	li sp, 0xffffffffe0898958
	bne sp, s2, fail
	li sp, 0xffffffff8d7ed726
	bne sp, s3, fail
	li sp, 0xffffffff82bd2722
	bne sp, s4, fail
	li sp, 0xffffffffa4e7ea48
	bne sp, s5, fail
	li sp, 0xffffffffe089895a
	bne sp, s6, fail
	li sp, 0xffffffff8d7ed728
	bne sp, s7, fail
	li sp, 0xffffffff82bd2724
	bne sp, s8, fail
	li sp, 0xffffffffa4e7ea4a
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 64 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 32(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 0
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 64

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 3
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 3
	bne sp, a0, fail
	ori sp, zero, 131
	bne sp, a1, fail
	li sp, 0xff83
	bne sp, a2, fail
	li sp, 0xff03
	bne sp, a3, fail
	ori sp, zero, 3
	bne sp, a4, fail
	ori sp, zero, 131
	bne sp, a5, fail
	li sp, 0xff83
	bne sp, a6, fail
	li sp, 0xff03
	bne sp, a7, fail
	ori sp, zero, 6
	bne sp, s2, fail
	ori sp, zero, 262
	bne sp, s3, fail
	li sp, 0x1ff06
	bne sp, s4, fail
	li sp, 0x1fe06
	bne sp, s5, fail
	ori sp, zero, 9
	bne sp, s6, fail
	ori sp, zero, 265
	bne sp, s7, fail
	li sp, 0x1ff09
	bne sp, s8, fail
	li sp, 0x1fe09
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 65 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 32(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 16
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 65

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 3
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x8003
	bne sp, a0, fail
	ori sp, zero, 4
	bne sp, a1, fail
	li sp, 0xff04
	bne sp, a2, fail
	ori sp, zero, 5
	bne sp, a3, fail
	li sp, 0x8003
	bne sp, a4, fail
	ori sp, zero, 4
	bne sp, a5, fail
	li sp, 0xff04
	bne sp, a6, fail
	ori sp, zero, 5
	bne sp, a7, fail
	li sp, 0x10006
	bne sp, s2, fail
	ori sp, zero, 8
	bne sp, s3, fail
	li sp, 0x1fe08
	bne sp, s4, fail
	ori sp, zero, 10
	bne sp, s5, fail
	li sp, 0x10009
	bne sp, s6, fail
	ori sp, zero, 11
	bne sp, s7, fail
	li sp, 0x1fe0b
	bne sp, s8, fail
	ori sp, zero, 13
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 66 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 32(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 32
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 66

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 3
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 6
	bne sp, a0, fail
	ori sp, zero, 10
	bne sp, a1, fail
	ori sp, zero, 11
	bne sp, a2, fail
	ori sp, zero, 17
	bne sp, a3, fail
	ori sp, zero, 6
	bne sp, a4, fail
	ori sp, zero, 10
	bne sp, a5, fail
	ori sp, zero, 11
	bne sp, a6, fail
	ori sp, zero, 17
	bne sp, a7, fail
	ori sp, zero, 12
	bne sp, s2, fail
	ori sp, zero, 20
	bne sp, s3, fail
	ori sp, zero, 22
	bne sp, s4, fail
	ori sp, zero, 34
	bne sp, s5, fail
	ori sp, zero, 15
	bne sp, s6, fail
	ori sp, zero, 23
	bne sp, s7, fail
	ori sp, zero, 25
	bne sp, s8, fail
	ori sp, zero, 37
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 67 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 32(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 48
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 67

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 3
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 18
	bne sp, a0, fail
	li sp, 0xfff3
	bne sp, a1, fail
	li sp, 0xfff4
	bne sp, a2, fail
	li sp, 0xfffa
	bne sp, a3, fail
	ori sp, zero, 18
	bne sp, a4, fail
	li sp, 0xfff3
	bne sp, a5, fail
	li sp, 0xfff4
	bne sp, a6, fail
	li sp, 0xfffa
	bne sp, a7, fail
	ori sp, zero, 36
	bne sp, s2, fail
	li sp, 0x1ffe6
	bne sp, s3, fail
	li sp, 0x1ffe8
	bne sp, s4, fail
	li sp, 0x1fff4
	bne sp, s5, fail
	ori sp, zero, 39
	bne sp, s6, fail
	li sp, 0x1ffe9
	bne sp, s7, fail
	li sp, 0x1ffeb
	bne sp, s8, fail
	li sp, 0x1fff7
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 68 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 32(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 64
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 68

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 3
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfffb
	bne sp, a0, fail
	li sp, 0xffff
	bne sp, a1, fail
	li sp, 0x10000
	bne sp, a2, fail
	li sp, 0x10001
	bne sp, a3, fail
	li sp, 0xfffb
	bne sp, a4, fail
	li sp, 0xffff
	bne sp, a5, fail
	li sp, 0x10000
	bne sp, a6, fail
	li sp, 0x10001
	bne sp, a7, fail
	li sp, 0x1fff6
	bne sp, s2, fail
	li sp, 0x1fffe
	bne sp, s3, fail
	li sp, 0x20000
	bne sp, s4, fail
	li sp, 0x20002
	bne sp, s5, fail
	li sp, 0x1fff9
	bne sp, s6, fail
	li sp, 0x20001
	bne sp, s7, fail
	li sp, 0x20003
	bne sp, s8, fail
	li sp, 0x20005
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 69 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 32(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 80
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 69

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 3
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 257
	bne sp, a0, fail
	li sp, 0x10002
	bne sp, a1, fail
	ori sp, zero, 130
	bne sp, a2, fail
	ori sp, zero, 258
	bne sp, a3, fail
	ori sp, zero, 257
	bne sp, a4, fail
	li sp, 0x10002
	bne sp, a5, fail
	ori sp, zero, 130
	bne sp, a6, fail
	ori sp, zero, 258
	bne sp, a7, fail
	ori sp, zero, 514
	bne sp, s2, fail
	li sp, 0x20004
	bne sp, s3, fail
	ori sp, zero, 260
	bne sp, s4, fail
	ori sp, zero, 516
	bne sp, s5, fail
	ori sp, zero, 517
	bne sp, s6, fail
	li sp, 0x20007
	bne sp, s7, fail
	ori sp, zero, 263
	bne sp, s8, fail
	ori sp, zero, 519
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 70 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 32(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 96
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 70

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 3
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xff82
	bne sp, a0, fail
	li sp, 0x8002
	bne sp, a1, fail
	li sp, 0x58dc031
	bne sp, a2, fail
	li sp, 0xffffffff99e76af9
	bne sp, a3, fail
	li sp, 0xff82
	bne sp, a4, fail
	li sp, 0x8002
	bne sp, a5, fail
	li sp, 0x58dc031
	bne sp, a6, fail
	li sp, 0xffffffff99e76af9
	bne sp, a7, fail
	li sp, 0x1ff04
	bne sp, s2, fail
	li sp, 0x10004
	bne sp, s3, fail
	li sp, 0xb1b8062
	bne sp, s4, fail
	li sp, 0x33ced5f2
	bne sp, s5, fail
	li sp, 0x1ff07
	bne sp, s6, fail
	li sp, 0x10007
	bne sp, s7, fail
	li sp, 0xb1b8065
	bne sp, s8, fail
	li sp, 0x33ced5f5
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 71 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 32(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 112
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 71

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 3
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfffffffff044c4ad
	bne sp, a0, fail
	li sp, 0x46bf6b94
	bne sp, a1, fail
	li sp, 0xffffffffc15e9392
	bne sp, a2, fail
	li sp, 0x5273f525
	bne sp, a3, fail
	li sp, 0xfffffffff044c4ad
	bne sp, a4, fail
	li sp, 0x46bf6b94
	bne sp, a5, fail
	li sp, 0xffffffffc15e9392
	bne sp, a6, fail
	li sp, 0x5273f525
	bne sp, a7, fail
	li sp, 0xffffffffe089895a
	bne sp, s2, fail
	li sp, 0xffffffff8d7ed728
	bne sp, s3, fail
	li sp, 0xffffffff82bd2724
	bne sp, s4, fail
	li sp, 0xffffffffa4e7ea4a
	bne sp, s5, fail
	li sp, 0xffffffffe089895d
	bne sp, s6, fail
	li sp, 0xffffffff8d7ed72b
	bne sp, s7, fail
	li sp, 0xffffffff82bd2727
	bne sp, s8, fail
	li sp, 0xffffffffa4e7ea4d
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 72 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 36(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 0
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 72

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 7
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 7
	bne sp, a0, fail
	ori sp, zero, 135
	bne sp, a1, fail
	li sp, 0xff87
	bne sp, a2, fail
	li sp, 0xff07
	bne sp, a3, fail
	ori sp, zero, 7
	bne sp, a4, fail
	ori sp, zero, 135
	bne sp, a5, fail
	li sp, 0xff87
	bne sp, a6, fail
	li sp, 0xff07
	bne sp, a7, fail
	ori sp, zero, 14
	bne sp, s2, fail
	ori sp, zero, 270
	bne sp, s3, fail
	li sp, 0x1ff0e
	bne sp, s4, fail
	li sp, 0x1fe0e
	bne sp, s5, fail
	ori sp, zero, 21
	bne sp, s6, fail
	ori sp, zero, 277
	bne sp, s7, fail
	li sp, 0x1ff15
	bne sp, s8, fail
	li sp, 0x1fe15
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 73 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 36(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 16
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 73

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 7
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x8007
	bne sp, a0, fail
	ori sp, zero, 8
	bne sp, a1, fail
	li sp, 0xff08
	bne sp, a2, fail
	ori sp, zero, 9
	bne sp, a3, fail
	li sp, 0x8007
	bne sp, a4, fail
	ori sp, zero, 8
	bne sp, a5, fail
	li sp, 0xff08
	bne sp, a6, fail
	ori sp, zero, 9
	bne sp, a7, fail
	li sp, 0x1000e
	bne sp, s2, fail
	ori sp, zero, 16
	bne sp, s3, fail
	li sp, 0x1fe10
	bne sp, s4, fail
	ori sp, zero, 18
	bne sp, s5, fail
	li sp, 0x10015
	bne sp, s6, fail
	ori sp, zero, 23
	bne sp, s7, fail
	li sp, 0x1fe17
	bne sp, s8, fail
	ori sp, zero, 25
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 74 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 36(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 32
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 74

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 7
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 10
	bne sp, a0, fail
	ori sp, zero, 14
	bne sp, a1, fail
	ori sp, zero, 15
	bne sp, a2, fail
	ori sp, zero, 21
	bne sp, a3, fail
	ori sp, zero, 10
	bne sp, a4, fail
	ori sp, zero, 14
	bne sp, a5, fail
	ori sp, zero, 15
	bne sp, a6, fail
	ori sp, zero, 21
	bne sp, a7, fail
	ori sp, zero, 20
	bne sp, s2, fail
	ori sp, zero, 28
	bne sp, s3, fail
	ori sp, zero, 30
	bne sp, s4, fail
	ori sp, zero, 42
	bne sp, s5, fail
	ori sp, zero, 27
	bne sp, s6, fail
	ori sp, zero, 35
	bne sp, s7, fail
	ori sp, zero, 37
	bne sp, s8, fail
	ori sp, zero, 49
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 75 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 36(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 48
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 75

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 7
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 22
	bne sp, a0, fail
	li sp, 0xfff7
	bne sp, a1, fail
	li sp, 0xfff8
	bne sp, a2, fail
	li sp, 0xfffe
	bne sp, a3, fail
	ori sp, zero, 22
	bne sp, a4, fail
	li sp, 0xfff7
	bne sp, a5, fail
	li sp, 0xfff8
	bne sp, a6, fail
	li sp, 0xfffe
	bne sp, a7, fail
	ori sp, zero, 44
	bne sp, s2, fail
	li sp, 0x1ffee
	bne sp, s3, fail
	li sp, 0x1fff0
	bne sp, s4, fail
	li sp, 0x1fffc
	bne sp, s5, fail
	ori sp, zero, 51
	bne sp, s6, fail
	li sp, 0x1fff5
	bne sp, s7, fail
	li sp, 0x1fff7
	bne sp, s8, fail
	li sp, 0x20003
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 76 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 36(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 64
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 76

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 7
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffff
	bne sp, a0, fail
	li sp, 0x10003
	bne sp, a1, fail
	li sp, 0x10004
	bne sp, a2, fail
	li sp, 0x10005
	bne sp, a3, fail
	li sp, 0xffff
	bne sp, a4, fail
	li sp, 0x10003
	bne sp, a5, fail
	li sp, 0x10004
	bne sp, a6, fail
	li sp, 0x10005
	bne sp, a7, fail
	li sp, 0x1fffe
	bne sp, s2, fail
	li sp, 0x20006
	bne sp, s3, fail
	li sp, 0x20008
	bne sp, s4, fail
	li sp, 0x2000a
	bne sp, s5, fail
	li sp, 0x20005
	bne sp, s6, fail
	li sp, 0x2000d
	bne sp, s7, fail
	li sp, 0x2000f
	bne sp, s8, fail
	li sp, 0x20011
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 77 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 36(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 80
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 77

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 7
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 261
	bne sp, a0, fail
	li sp, 0x10006
	bne sp, a1, fail
	ori sp, zero, 134
	bne sp, a2, fail
	ori sp, zero, 262
	bne sp, a3, fail
	ori sp, zero, 261
	bne sp, a4, fail
	li sp, 0x10006
	bne sp, a5, fail
	ori sp, zero, 134
	bne sp, a6, fail
	ori sp, zero, 262
	bne sp, a7, fail
	ori sp, zero, 522
	bne sp, s2, fail
	li sp, 0x2000c
	bne sp, s3, fail
	ori sp, zero, 268
	bne sp, s4, fail
	ori sp, zero, 524
	bne sp, s5, fail
	ori sp, zero, 529
	bne sp, s6, fail
	li sp, 0x20013
	bne sp, s7, fail
	ori sp, zero, 275
	bne sp, s8, fail
	ori sp, zero, 531
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 78 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 36(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 96
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 78

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 7
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xff86
	bne sp, a0, fail
	li sp, 0x8006
	bne sp, a1, fail
	li sp, 0x58dc035
	bne sp, a2, fail
	li sp, 0xffffffff99e76afd
	bne sp, a3, fail
	li sp, 0xff86
	bne sp, a4, fail
	li sp, 0x8006
	bne sp, a5, fail
	li sp, 0x58dc035
	bne sp, a6, fail
	li sp, 0xffffffff99e76afd
	bne sp, a7, fail
	li sp, 0x1ff0c
	bne sp, s2, fail
	li sp, 0x1000c
	bne sp, s3, fail
	li sp, 0xb1b806a
	bne sp, s4, fail
	li sp, 0x33ced5fa
	bne sp, s5, fail
	li sp, 0x1ff13
	bne sp, s6, fail
	li sp, 0x10013
	bne sp, s7, fail
	li sp, 0xb1b8071
	bne sp, s8, fail
	li sp, 0x33ced601
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 79 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 36(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 112
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 79

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 7
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfffffffff044c4b1
	bne sp, a0, fail
	li sp, 0x46bf6b98
	bne sp, a1, fail
	li sp, 0xffffffffc15e9396
	bne sp, a2, fail
	li sp, 0x5273f529
	bne sp, a3, fail
	li sp, 0xfffffffff044c4b1
	bne sp, a4, fail
	li sp, 0x46bf6b98
	bne sp, a5, fail
	li sp, 0xffffffffc15e9396
	bne sp, a6, fail
	li sp, 0x5273f529
	bne sp, a7, fail
	li sp, 0xffffffffe0898962
	bne sp, s2, fail
	li sp, 0xffffffff8d7ed730
	bne sp, s3, fail
	li sp, 0xffffffff82bd272c
	bne sp, s4, fail
	li sp, 0xffffffffa4e7ea52
	bne sp, s5, fail
	li sp, 0xffffffffe0898969
	bne sp, s6, fail
	li sp, 0xffffffff8d7ed737
	bne sp, s7, fail
	li sp, 0xffffffff82bd2733
	bne sp, s8, fail
	li sp, 0xffffffffa4e7ea59
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 80 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 40(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 0
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 80

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 8
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 8
	bne sp, a0, fail
	ori sp, zero, 136
	bne sp, a1, fail
	li sp, 0xff88
	bne sp, a2, fail
	li sp, 0xff08
	bne sp, a3, fail
	ori sp, zero, 8
	bne sp, a4, fail
	ori sp, zero, 136
	bne sp, a5, fail
	li sp, 0xff88
	bne sp, a6, fail
	li sp, 0xff08
	bne sp, a7, fail
	ori sp, zero, 16
	bne sp, s2, fail
	ori sp, zero, 272
	bne sp, s3, fail
	li sp, 0x1ff10
	bne sp, s4, fail
	li sp, 0x1fe10
	bne sp, s5, fail
	ori sp, zero, 24
	bne sp, s6, fail
	ori sp, zero, 280
	bne sp, s7, fail
	li sp, 0x1ff18
	bne sp, s8, fail
	li sp, 0x1fe18
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 81 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 40(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 16
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 81

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 8
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x8008
	bne sp, a0, fail
	ori sp, zero, 9
	bne sp, a1, fail
	li sp, 0xff09
	bne sp, a2, fail
	ori sp, zero, 10
	bne sp, a3, fail
	li sp, 0x8008
	bne sp, a4, fail
	ori sp, zero, 9
	bne sp, a5, fail
	li sp, 0xff09
	bne sp, a6, fail
	ori sp, zero, 10
	bne sp, a7, fail
	li sp, 0x10010
	bne sp, s2, fail
	ori sp, zero, 18
	bne sp, s3, fail
	li sp, 0x1fe12
	bne sp, s4, fail
	ori sp, zero, 20
	bne sp, s5, fail
	li sp, 0x10018
	bne sp, s6, fail
	ori sp, zero, 26
	bne sp, s7, fail
	li sp, 0x1fe1a
	bne sp, s8, fail
	ori sp, zero, 28
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 82 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 40(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 32
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 82

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 8
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 11
	bne sp, a0, fail
	ori sp, zero, 15
	bne sp, a1, fail
	ori sp, zero, 16
	bne sp, a2, fail
	ori sp, zero, 22
	bne sp, a3, fail
	ori sp, zero, 11
	bne sp, a4, fail
	ori sp, zero, 15
	bne sp, a5, fail
	ori sp, zero, 16
	bne sp, a6, fail
	ori sp, zero, 22
	bne sp, a7, fail
	ori sp, zero, 22
	bne sp, s2, fail
	ori sp, zero, 30
	bne sp, s3, fail
	ori sp, zero, 32
	bne sp, s4, fail
	ori sp, zero, 44
	bne sp, s5, fail
	ori sp, zero, 30
	bne sp, s6, fail
	ori sp, zero, 38
	bne sp, s7, fail
	ori sp, zero, 40
	bne sp, s8, fail
	ori sp, zero, 52
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 83 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 40(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 48
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 83

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 8
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 23
	bne sp, a0, fail
	li sp, 0xfff8
	bne sp, a1, fail
	li sp, 0xfff9
	bne sp, a2, fail
	li sp, 0xffff
	bne sp, a3, fail
	ori sp, zero, 23
	bne sp, a4, fail
	li sp, 0xfff8
	bne sp, a5, fail
	li sp, 0xfff9
	bne sp, a6, fail
	li sp, 0xffff
	bne sp, a7, fail
	ori sp, zero, 46
	bne sp, s2, fail
	li sp, 0x1fff0
	bne sp, s3, fail
	li sp, 0x1fff2
	bne sp, s4, fail
	li sp, 0x1fffe
	bne sp, s5, fail
	ori sp, zero, 54
	bne sp, s6, fail
	li sp, 0x1fff8
	bne sp, s7, fail
	li sp, 0x1fffa
	bne sp, s8, fail
	li sp, 0x20006
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 84 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 40(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 64
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 84

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 8
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x10000
	bne sp, a0, fail
	li sp, 0x10004
	bne sp, a1, fail
	li sp, 0x10005
	bne sp, a2, fail
	li sp, 0x10006
	bne sp, a3, fail
	li sp, 0x10000
	bne sp, a4, fail
	li sp, 0x10004
	bne sp, a5, fail
	li sp, 0x10005
	bne sp, a6, fail
	li sp, 0x10006
	bne sp, a7, fail
	li sp, 0x20000
	bne sp, s2, fail
	li sp, 0x20008
	bne sp, s3, fail
	li sp, 0x2000a
	bne sp, s4, fail
	li sp, 0x2000c
	bne sp, s5, fail
	li sp, 0x20008
	bne sp, s6, fail
	li sp, 0x20010
	bne sp, s7, fail
	li sp, 0x20012
	bne sp, s8, fail
	li sp, 0x20014
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 85 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 40(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 80
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 85

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 8
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 262
	bne sp, a0, fail
	li sp, 0x10007
	bne sp, a1, fail
	ori sp, zero, 135
	bne sp, a2, fail
	ori sp, zero, 263
	bne sp, a3, fail
	ori sp, zero, 262
	bne sp, a4, fail
	li sp, 0x10007
	bne sp, a5, fail
	ori sp, zero, 135
	bne sp, a6, fail
	ori sp, zero, 263
	bne sp, a7, fail
	ori sp, zero, 524
	bne sp, s2, fail
	li sp, 0x2000e
	bne sp, s3, fail
	ori sp, zero, 270
	bne sp, s4, fail
	ori sp, zero, 526
	bne sp, s5, fail
	ori sp, zero, 532
	bne sp, s6, fail
	li sp, 0x20016
	bne sp, s7, fail
	ori sp, zero, 278
	bne sp, s8, fail
	ori sp, zero, 534
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 86 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 40(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 96
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 86

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 8
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xff87
	bne sp, a0, fail
	li sp, 0x8007
	bne sp, a1, fail
	li sp, 0x58dc036
	bne sp, a2, fail
	li sp, 0xffffffff99e76afe
	bne sp, a3, fail
	li sp, 0xff87
	bne sp, a4, fail
	li sp, 0x8007
	bne sp, a5, fail
	li sp, 0x58dc036
	bne sp, a6, fail
	li sp, 0xffffffff99e76afe
	bne sp, a7, fail
	li sp, 0x1ff0e
	bne sp, s2, fail
	li sp, 0x1000e
	bne sp, s3, fail
	li sp, 0xb1b806c
	bne sp, s4, fail
	li sp, 0x33ced5fc
	bne sp, s5, fail
	li sp, 0x1ff16
	bne sp, s6, fail
	li sp, 0x10016
	bne sp, s7, fail
	li sp, 0xb1b8074
	bne sp, s8, fail
	li sp, 0x33ced604
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 87 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 40(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 112
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 87

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 8
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfffffffff044c4b2
	bne sp, a0, fail
	li sp, 0x46bf6b99
	bne sp, a1, fail
	li sp, 0xffffffffc15e9397
	bne sp, a2, fail
	li sp, 0x5273f52a
	bne sp, a3, fail
	li sp, 0xfffffffff044c4b2
	bne sp, a4, fail
	li sp, 0x46bf6b99
	bne sp, a5, fail
	li sp, 0xffffffffc15e9397
	bne sp, a6, fail
	li sp, 0x5273f52a
	bne sp, a7, fail
	li sp, 0xffffffffe0898964
	bne sp, s2, fail
	li sp, 0xffffffff8d7ed732
	bne sp, s3, fail
	li sp, 0xffffffff82bd272e
	bne sp, s4, fail
	li sp, 0xffffffffa4e7ea54
	bne sp, s5, fail
	li sp, 0xffffffffe089896c
	bne sp, s6, fail
	li sp, 0xffffffff8d7ed73a
	bne sp, s7, fail
	li sp, 0xffffffff82bd2736
	bne sp, s8, fail
	li sp, 0xffffffffa4e7ea5c
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 88 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 44(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 0
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 88

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 14
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 14
	bne sp, a0, fail
	ori sp, zero, 142
	bne sp, a1, fail
	li sp, 0xff8e
	bne sp, a2, fail
	li sp, 0xff0e
	bne sp, a3, fail
	ori sp, zero, 14
	bne sp, a4, fail
	ori sp, zero, 142
	bne sp, a5, fail
	li sp, 0xff8e
	bne sp, a6, fail
	li sp, 0xff0e
	bne sp, a7, fail
	ori sp, zero, 28
	bne sp, s2, fail
	ori sp, zero, 284
	bne sp, s3, fail
	li sp, 0x1ff1c
	bne sp, s4, fail
	li sp, 0x1fe1c
	bne sp, s5, fail
	ori sp, zero, 42
	bne sp, s6, fail
	ori sp, zero, 298
	bne sp, s7, fail
	li sp, 0x1ff2a
	bne sp, s8, fail
	li sp, 0x1fe2a
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 89 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 44(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 16
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 89

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 14
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x800e
	bne sp, a0, fail
	ori sp, zero, 15
	bne sp, a1, fail
	li sp, 0xff0f
	bne sp, a2, fail
	ori sp, zero, 16
	bne sp, a3, fail
	li sp, 0x800e
	bne sp, a4, fail
	ori sp, zero, 15
	bne sp, a5, fail
	li sp, 0xff0f
	bne sp, a6, fail
	ori sp, zero, 16
	bne sp, a7, fail
	li sp, 0x1001c
	bne sp, s2, fail
	ori sp, zero, 30
	bne sp, s3, fail
	li sp, 0x1fe1e
	bne sp, s4, fail
	ori sp, zero, 32
	bne sp, s5, fail
	li sp, 0x1002a
	bne sp, s6, fail
	ori sp, zero, 44
	bne sp, s7, fail
	li sp, 0x1fe2c
	bne sp, s8, fail
	ori sp, zero, 46
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 90 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 44(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 32
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 90

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 14
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 17
	bne sp, a0, fail
	ori sp, zero, 21
	bne sp, a1, fail
	ori sp, zero, 22
	bne sp, a2, fail
	ori sp, zero, 28
	bne sp, a3, fail
	ori sp, zero, 17
	bne sp, a4, fail
	ori sp, zero, 21
	bne sp, a5, fail
	ori sp, zero, 22
	bne sp, a6, fail
	ori sp, zero, 28
	bne sp, a7, fail
	ori sp, zero, 34
	bne sp, s2, fail
	ori sp, zero, 42
	bne sp, s3, fail
	ori sp, zero, 44
	bne sp, s4, fail
	ori sp, zero, 56
	bne sp, s5, fail
	ori sp, zero, 48
	bne sp, s6, fail
	ori sp, zero, 56
	bne sp, s7, fail
	ori sp, zero, 58
	bne sp, s8, fail
	ori sp, zero, 70
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 91 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 44(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 48
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 91

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 14
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 29
	bne sp, a0, fail
	li sp, 0xfffe
	bne sp, a1, fail
	li sp, 0xffff
	bne sp, a2, fail
	li sp, 0x10005
	bne sp, a3, fail
	ori sp, zero, 29
	bne sp, a4, fail
	li sp, 0xfffe
	bne sp, a5, fail
	li sp, 0xffff
	bne sp, a6, fail
	li sp, 0x10005
	bne sp, a7, fail
	ori sp, zero, 58
	bne sp, s2, fail
	li sp, 0x1fffc
	bne sp, s3, fail
	li sp, 0x1fffe
	bne sp, s4, fail
	li sp, 0x2000a
	bne sp, s5, fail
	ori sp, zero, 72
	bne sp, s6, fail
	li sp, 0x2000a
	bne sp, s7, fail
	li sp, 0x2000c
	bne sp, s8, fail
	li sp, 0x20018
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 92 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 44(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 64
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 92

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 14
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x10006
	bne sp, a0, fail
	li sp, 0x1000a
	bne sp, a1, fail
	li sp, 0x1000b
	bne sp, a2, fail
	li sp, 0x1000c
	bne sp, a3, fail
	li sp, 0x10006
	bne sp, a4, fail
	li sp, 0x1000a
	bne sp, a5, fail
	li sp, 0x1000b
	bne sp, a6, fail
	li sp, 0x1000c
	bne sp, a7, fail
	li sp, 0x2000c
	bne sp, s2, fail
	li sp, 0x20014
	bne sp, s3, fail
	li sp, 0x20016
	bne sp, s4, fail
	li sp, 0x20018
	bne sp, s5, fail
	li sp, 0x2001a
	bne sp, s6, fail
	li sp, 0x20022
	bne sp, s7, fail
	li sp, 0x20024
	bne sp, s8, fail
	li sp, 0x20026
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 93 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 44(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 80
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 93

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 14
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 268
	bne sp, a0, fail
	li sp, 0x1000d
	bne sp, a1, fail
	ori sp, zero, 141
	bne sp, a2, fail
	ori sp, zero, 269
	bne sp, a3, fail
	ori sp, zero, 268
	bne sp, a4, fail
	li sp, 0x1000d
	bne sp, a5, fail
	ori sp, zero, 141
	bne sp, a6, fail
	ori sp, zero, 269
	bne sp, a7, fail
	ori sp, zero, 536
	bne sp, s2, fail
	li sp, 0x2001a
	bne sp, s3, fail
	ori sp, zero, 282
	bne sp, s4, fail
	ori sp, zero, 538
	bne sp, s5, fail
	ori sp, zero, 550
	bne sp, s6, fail
	li sp, 0x20028
	bne sp, s7, fail
	ori sp, zero, 296
	bne sp, s8, fail
	ori sp, zero, 552
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 94 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 44(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 96
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 94

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 14
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xff8d
	bne sp, a0, fail
	li sp, 0x800d
	bne sp, a1, fail
	li sp, 0x58dc03c
	bne sp, a2, fail
	li sp, 0xffffffff99e76b04
	bne sp, a3, fail
	li sp, 0xff8d
	bne sp, a4, fail
	li sp, 0x800d
	bne sp, a5, fail
	li sp, 0x58dc03c
	bne sp, a6, fail
	li sp, 0xffffffff99e76b04
	bne sp, a7, fail
	li sp, 0x1ff1a
	bne sp, s2, fail
	li sp, 0x1001a
	bne sp, s3, fail
	li sp, 0xb1b8078
	bne sp, s4, fail
	li sp, 0x33ced608
	bne sp, s5, fail
	li sp, 0x1ff28
	bne sp, s6, fail
	li sp, 0x10028
	bne sp, s7, fail
	li sp, 0xb1b8086
	bne sp, s8, fail
	li sp, 0x33ced616
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 95 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 44(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 112
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 95

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 14
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfffffffff044c4b8
	bne sp, a0, fail
	li sp, 0x46bf6b9f
	bne sp, a1, fail
	li sp, 0xffffffffc15e939d
	bne sp, a2, fail
	li sp, 0x5273f530
	bne sp, a3, fail
	li sp, 0xfffffffff044c4b8
	bne sp, a4, fail
	li sp, 0x46bf6b9f
	bne sp, a5, fail
	li sp, 0xffffffffc15e939d
	bne sp, a6, fail
	li sp, 0x5273f530
	bne sp, a7, fail
	li sp, 0xffffffffe0898970
	bne sp, s2, fail
	li sp, 0xffffffff8d7ed73e
	bne sp, s3, fail
	li sp, 0xffffffff82bd273a
	bne sp, s4, fail
	li sp, 0xffffffffa4e7ea60
	bne sp, s5, fail
	li sp, 0xffffffffe089897e
	bne sp, s6, fail
	li sp, 0xffffffff8d7ed74c
	bne sp, s7, fail
	li sp, 0xffffffff82bd2748
	bne sp, s8, fail
	li sp, 0xffffffffa4e7ea6e
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 96 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 48(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 0
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 96

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 15
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 15
	bne sp, a0, fail
	ori sp, zero, 143
	bne sp, a1, fail
	li sp, 0xff8f
	bne sp, a2, fail
	li sp, 0xff0f
	bne sp, a3, fail
	ori sp, zero, 15
	bne sp, a4, fail
	ori sp, zero, 143
	bne sp, a5, fail
	li sp, 0xff8f
	bne sp, a6, fail
	li sp, 0xff0f
	bne sp, a7, fail
	ori sp, zero, 30
	bne sp, s2, fail
	ori sp, zero, 286
	bne sp, s3, fail
	li sp, 0x1ff1e
	bne sp, s4, fail
	li sp, 0x1fe1e
	bne sp, s5, fail
	ori sp, zero, 45
	bne sp, s6, fail
	ori sp, zero, 301
	bne sp, s7, fail
	li sp, 0x1ff2d
	bne sp, s8, fail
	li sp, 0x1fe2d
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 97 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 48(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 16
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 97

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 15
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x800f
	bne sp, a0, fail
	ori sp, zero, 16
	bne sp, a1, fail
	li sp, 0xff10
	bne sp, a2, fail
	ori sp, zero, 17
	bne sp, a3, fail
	li sp, 0x800f
	bne sp, a4, fail
	ori sp, zero, 16
	bne sp, a5, fail
	li sp, 0xff10
	bne sp, a6, fail
	ori sp, zero, 17
	bne sp, a7, fail
	li sp, 0x1001e
	bne sp, s2, fail
	ori sp, zero, 32
	bne sp, s3, fail
	li sp, 0x1fe20
	bne sp, s4, fail
	ori sp, zero, 34
	bne sp, s5, fail
	li sp, 0x1002d
	bne sp, s6, fail
	ori sp, zero, 47
	bne sp, s7, fail
	li sp, 0x1fe2f
	bne sp, s8, fail
	ori sp, zero, 49
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 98 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 48(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 32
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 98

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 15
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 18
	bne sp, a0, fail
	ori sp, zero, 22
	bne sp, a1, fail
	ori sp, zero, 23
	bne sp, a2, fail
	ori sp, zero, 29
	bne sp, a3, fail
	ori sp, zero, 18
	bne sp, a4, fail
	ori sp, zero, 22
	bne sp, a5, fail
	ori sp, zero, 23
	bne sp, a6, fail
	ori sp, zero, 29
	bne sp, a7, fail
	ori sp, zero, 36
	bne sp, s2, fail
	ori sp, zero, 44
	bne sp, s3, fail
	ori sp, zero, 46
	bne sp, s4, fail
	ori sp, zero, 58
	bne sp, s5, fail
	ori sp, zero, 51
	bne sp, s6, fail
	ori sp, zero, 59
	bne sp, s7, fail
	ori sp, zero, 61
	bne sp, s8, fail
	ori sp, zero, 73
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 99 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 48(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 48
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 99

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 15
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 30
	bne sp, a0, fail
	li sp, 0xffff
	bne sp, a1, fail
	li sp, 0x10000
	bne sp, a2, fail
	li sp, 0x10006
	bne sp, a3, fail
	ori sp, zero, 30
	bne sp, a4, fail
	li sp, 0xffff
	bne sp, a5, fail
	li sp, 0x10000
	bne sp, a6, fail
	li sp, 0x10006
	bne sp, a7, fail
	ori sp, zero, 60
	bne sp, s2, fail
	li sp, 0x1fffe
	bne sp, s3, fail
	li sp, 0x20000
	bne sp, s4, fail
	li sp, 0x2000c
	bne sp, s5, fail
	ori sp, zero, 75
	bne sp, s6, fail
	li sp, 0x2000d
	bne sp, s7, fail
	li sp, 0x2000f
	bne sp, s8, fail
	li sp, 0x2001b
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 100 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 48(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 64
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 100

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 15
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x10007
	bne sp, a0, fail
	li sp, 0x1000b
	bne sp, a1, fail
	li sp, 0x1000c
	bne sp, a2, fail
	li sp, 0x1000d
	bne sp, a3, fail
	li sp, 0x10007
	bne sp, a4, fail
	li sp, 0x1000b
	bne sp, a5, fail
	li sp, 0x1000c
	bne sp, a6, fail
	li sp, 0x1000d
	bne sp, a7, fail
	li sp, 0x2000e
	bne sp, s2, fail
	li sp, 0x20016
	bne sp, s3, fail
	li sp, 0x20018
	bne sp, s4, fail
	li sp, 0x2001a
	bne sp, s5, fail
	li sp, 0x2001d
	bne sp, s6, fail
	li sp, 0x20025
	bne sp, s7, fail
	li sp, 0x20027
	bne sp, s8, fail
	li sp, 0x20029
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 101 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 48(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 80
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 101

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 15
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 269
	bne sp, a0, fail
	li sp, 0x1000e
	bne sp, a1, fail
	ori sp, zero, 142
	bne sp, a2, fail
	ori sp, zero, 270
	bne sp, a3, fail
	ori sp, zero, 269
	bne sp, a4, fail
	li sp, 0x1000e
	bne sp, a5, fail
	ori sp, zero, 142
	bne sp, a6, fail
	ori sp, zero, 270
	bne sp, a7, fail
	ori sp, zero, 538
	bne sp, s2, fail
	li sp, 0x2001c
	bne sp, s3, fail
	ori sp, zero, 284
	bne sp, s4, fail
	ori sp, zero, 540
	bne sp, s5, fail
	ori sp, zero, 553
	bne sp, s6, fail
	li sp, 0x2002b
	bne sp, s7, fail
	ori sp, zero, 299
	bne sp, s8, fail
	ori sp, zero, 555
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 102 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 48(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 96
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 102

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 15
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xff8e
	bne sp, a0, fail
	li sp, 0x800e
	bne sp, a1, fail
	li sp, 0x58dc03d
	bne sp, a2, fail
	li sp, 0xffffffff99e76b05
	bne sp, a3, fail
	li sp, 0xff8e
	bne sp, a4, fail
	li sp, 0x800e
	bne sp, a5, fail
	li sp, 0x58dc03d
	bne sp, a6, fail
	li sp, 0xffffffff99e76b05
	bne sp, a7, fail
	li sp, 0x1ff1c
	bne sp, s2, fail
	li sp, 0x1001c
	bne sp, s3, fail
	li sp, 0xb1b807a
	bne sp, s4, fail
	li sp, 0x33ced60a
	bne sp, s5, fail
	li sp, 0x1ff2b
	bne sp, s6, fail
	li sp, 0x1002b
	bne sp, s7, fail
	li sp, 0xb1b8089
	bne sp, s8, fail
	li sp, 0x33ced619
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 103 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 48(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 112
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 103

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 15
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfffffffff044c4b9
	bne sp, a0, fail
	li sp, 0x46bf6ba0
	bne sp, a1, fail
	li sp, 0xffffffffc15e939e
	bne sp, a2, fail
	li sp, 0x5273f531
	bne sp, a3, fail
	li sp, 0xfffffffff044c4b9
	bne sp, a4, fail
	li sp, 0x46bf6ba0
	bne sp, a5, fail
	li sp, 0xffffffffc15e939e
	bne sp, a6, fail
	li sp, 0x5273f531
	bne sp, a7, fail
	li sp, 0xffffffffe0898972
	bne sp, s2, fail
	li sp, 0xffffffff8d7ed740
	bne sp, s3, fail
	li sp, 0xffffffff82bd273c
	bne sp, s4, fail
	li sp, 0xffffffffa4e7ea62
	bne sp, s5, fail
	li sp, 0xffffffffe0898981
	bne sp, s6, fail
	li sp, 0xffffffff8d7ed74f
	bne sp, s7, fail
	li sp, 0xffffffff82bd274b
	bne sp, s8, fail
	li sp, 0xffffffffa4e7ea71
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 104 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 52(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 0
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 104

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfff0
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfff0
	bne sp, a0, fail
	li sp, 0x10070
	bne sp, a1, fail
	li sp, 0x1ff70
	bne sp, a2, fail
	li sp, 0x1fef0
	bne sp, a3, fail
	li sp, 0xfff0
	bne sp, a4, fail
	li sp, 0x10070
	bne sp, a5, fail
	li sp, 0x1ff70
	bne sp, a6, fail
	li sp, 0x1fef0
	bne sp, a7, fail
	li sp, 0x1ffe0
	bne sp, s2, fail
	li sp, 0x200e0
	bne sp, s3, fail
	li sp, 0x3fee0
	bne sp, s4, fail
	li sp, 0x3fde0
	bne sp, s5, fail
	li sp, 0x2ffd0
	bne sp, s6, fail
	li sp, 0x300d0
	bne sp, s7, fail
	li sp, 0x4fed0
	bne sp, s8, fail
	li sp, 0x4fdd0
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 105 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 52(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 16
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 105

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfff0
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x17ff0
	bne sp, a0, fail
	li sp, 0xfff1
	bne sp, a1, fail
	li sp, 0x1fef1
	bne sp, a2, fail
	li sp, 0xfff2
	bne sp, a3, fail
	li sp, 0x17ff0
	bne sp, a4, fail
	li sp, 0xfff1
	bne sp, a5, fail
	li sp, 0x1fef1
	bne sp, a6, fail
	li sp, 0xfff2
	bne sp, a7, fail
	li sp, 0x2ffe0
	bne sp, s2, fail
	li sp, 0x1ffe2
	bne sp, s3, fail
	li sp, 0x3fde2
	bne sp, s4, fail
	li sp, 0x1ffe4
	bne sp, s5, fail
	li sp, 0x3ffd0
	bne sp, s6, fail
	li sp, 0x2ffd2
	bne sp, s7, fail
	li sp, 0x4fdd2
	bne sp, s8, fail
	li sp, 0x2ffd4
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 106 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 52(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 32
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 106

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfff0
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfff3
	bne sp, a0, fail
	li sp, 0xfff7
	bne sp, a1, fail
	li sp, 0xfff8
	bne sp, a2, fail
	li sp, 0xfffe
	bne sp, a3, fail
	li sp, 0xfff3
	bne sp, a4, fail
	li sp, 0xfff7
	bne sp, a5, fail
	li sp, 0xfff8
	bne sp, a6, fail
	li sp, 0xfffe
	bne sp, a7, fail
	li sp, 0x1ffe6
	bne sp, s2, fail
	li sp, 0x1ffee
	bne sp, s3, fail
	li sp, 0x1fff0
	bne sp, s4, fail
	li sp, 0x1fffc
	bne sp, s5, fail
	li sp, 0x2ffd6
	bne sp, s6, fail
	li sp, 0x2ffde
	bne sp, s7, fail
	li sp, 0x2ffe0
	bne sp, s8, fail
	li sp, 0x2ffec
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 107 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 52(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 48
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 107

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfff0
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffff
	bne sp, a0, fail
	li sp, 0x1ffe0
	bne sp, a1, fail
	li sp, 0x1ffe1
	bne sp, a2, fail
	li sp, 0x1ffe7
	bne sp, a3, fail
	li sp, 0xffff
	bne sp, a4, fail
	li sp, 0x1ffe0
	bne sp, a5, fail
	li sp, 0x1ffe1
	bne sp, a6, fail
	li sp, 0x1ffe7
	bne sp, a7, fail
	li sp, 0x1fffe
	bne sp, s2, fail
	li sp, 0x3ffc0
	bne sp, s3, fail
	li sp, 0x3ffc2
	bne sp, s4, fail
	li sp, 0x3ffce
	bne sp, s5, fail
	li sp, 0x2ffee
	bne sp, s6, fail
	li sp, 0x4ffb0
	bne sp, s7, fail
	li sp, 0x4ffb2
	bne sp, s8, fail
	li sp, 0x4ffbe
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 108 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 52(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 64
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 108

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfff0
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x1ffe8
	bne sp, a0, fail
	li sp, 0x1ffec
	bne sp, a1, fail
	li sp, 0x1ffed
	bne sp, a2, fail
	li sp, 0x1ffee
	bne sp, a3, fail
	li sp, 0x1ffe8
	bne sp, a4, fail
	li sp, 0x1ffec
	bne sp, a5, fail
	li sp, 0x1ffed
	bne sp, a6, fail
	li sp, 0x1ffee
	bne sp, a7, fail
	li sp, 0x3ffd0
	bne sp, s2, fail
	li sp, 0x3ffd8
	bne sp, s3, fail
	li sp, 0x3ffda
	bne sp, s4, fail
	li sp, 0x3ffdc
	bne sp, s5, fail
	li sp, 0x4ffc0
	bne sp, s6, fail
	li sp, 0x4ffc8
	bne sp, s7, fail
	li sp, 0x4ffca
	bne sp, s8, fail
	li sp, 0x4ffcc
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 109 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 52(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 80
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 109

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfff0
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x100ee
	bne sp, a0, fail
	li sp, 0x1ffef
	bne sp, a1, fail
	li sp, 0x1006f
	bne sp, a2, fail
	li sp, 0x100ef
	bne sp, a3, fail
	li sp, 0x100ee
	bne sp, a4, fail
	li sp, 0x1ffef
	bne sp, a5, fail
	li sp, 0x1006f
	bne sp, a6, fail
	li sp, 0x100ef
	bne sp, a7, fail
	li sp, 0x201dc
	bne sp, s2, fail
	li sp, 0x3ffde
	bne sp, s3, fail
	li sp, 0x200de
	bne sp, s4, fail
	li sp, 0x201de
	bne sp, s5, fail
	li sp, 0x301cc
	bne sp, s6, fail
	li sp, 0x4ffce
	bne sp, s7, fail
	li sp, 0x300ce
	bne sp, s8, fail
	li sp, 0x301ce
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 110 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 52(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 96
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 110

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfff0
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x1ff6f
	bne sp, a0, fail
	li sp, 0x17fef
	bne sp, a1, fail
	li sp, 0x58ec01e
	bne sp, a2, fail
	li sp, 0xffffffff99e86ae6
	bne sp, a3, fail
	li sp, 0x1ff6f
	bne sp, a4, fail
	li sp, 0x17fef
	bne sp, a5, fail
	li sp, 0x58ec01e
	bne sp, a6, fail
	li sp, 0xffffffff99e86ae6
	bne sp, a7, fail
	li sp, 0x3fede
	bne sp, s2, fail
	li sp, 0x2ffde
	bne sp, s3, fail
	li sp, 0xb1d803c
	bne sp, s4, fail
	li sp, 0x33d0d5cc
	bne sp, s5, fail
	li sp, 0x4fece
	bne sp, s6, fail
	li sp, 0x3ffce
	bne sp, s7, fail
	li sp, 0xb1e802c
	bne sp, s8, fail
	li sp, 0x33d1d5bc
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 111 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 52(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 112
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 111

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfff0
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfffffffff045c49a
	bne sp, a0, fail
	li sp, 0x46c06b81
	bne sp, a1, fail
	li sp, 0xffffffffc15f937f
	bne sp, a2, fail
	li sp, 0x5274f512
	bne sp, a3, fail
	li sp, 0xfffffffff045c49a
	bne sp, a4, fail
	li sp, 0x46c06b81
	bne sp, a5, fail
	li sp, 0xffffffffc15f937f
	bne sp, a6, fail
	li sp, 0x5274f512
	bne sp, a7, fail
	li sp, 0xffffffffe08b8934
	bne sp, s2, fail
	li sp, 0xffffffff8d80d702
	bne sp, s3, fail
	li sp, 0xffffffff82bf26fe
	bne sp, s4, fail
	li sp, 0xffffffffa4e9ea24
	bne sp, s5, fail
	li sp, 0xffffffffe08c8924
	bne sp, s6, fail
	li sp, 0xffffffff8d81d6f2
	bne sp, s7, fail
	li sp, 0xffffffff82c026ee
	bne sp, s8, fail
	li sp, 0xffffffffa4eaea14
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 112 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 56(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 0
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 112

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfff1
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfff1
	bne sp, a0, fail
	li sp, 0x10071
	bne sp, a1, fail
	li sp, 0x1ff71
	bne sp, a2, fail
	li sp, 0x1fef1
	bne sp, a3, fail
	li sp, 0xfff1
	bne sp, a4, fail
	li sp, 0x10071
	bne sp, a5, fail
	li sp, 0x1ff71
	bne sp, a6, fail
	li sp, 0x1fef1
	bne sp, a7, fail
	li sp, 0x1ffe2
	bne sp, s2, fail
	li sp, 0x200e2
	bne sp, s3, fail
	li sp, 0x3fee2
	bne sp, s4, fail
	li sp, 0x3fde2
	bne sp, s5, fail
	li sp, 0x2ffd3
	bne sp, s6, fail
	li sp, 0x300d3
	bne sp, s7, fail
	li sp, 0x4fed3
	bne sp, s8, fail
	li sp, 0x4fdd3
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 113 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 56(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 16
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 113

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfff1
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x17ff1
	bne sp, a0, fail
	li sp, 0xfff2
	bne sp, a1, fail
	li sp, 0x1fef2
	bne sp, a2, fail
	li sp, 0xfff3
	bne sp, a3, fail
	li sp, 0x17ff1
	bne sp, a4, fail
	li sp, 0xfff2
	bne sp, a5, fail
	li sp, 0x1fef2
	bne sp, a6, fail
	li sp, 0xfff3
	bne sp, a7, fail
	li sp, 0x2ffe2
	bne sp, s2, fail
	li sp, 0x1ffe4
	bne sp, s3, fail
	li sp, 0x3fde4
	bne sp, s4, fail
	li sp, 0x1ffe6
	bne sp, s5, fail
	li sp, 0x3ffd3
	bne sp, s6, fail
	li sp, 0x2ffd5
	bne sp, s7, fail
	li sp, 0x4fdd5
	bne sp, s8, fail
	li sp, 0x2ffd7
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 114 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 56(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 32
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 114

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfff1
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfff4
	bne sp, a0, fail
	li sp, 0xfff8
	bne sp, a1, fail
	li sp, 0xfff9
	bne sp, a2, fail
	li sp, 0xffff
	bne sp, a3, fail
	li sp, 0xfff4
	bne sp, a4, fail
	li sp, 0xfff8
	bne sp, a5, fail
	li sp, 0xfff9
	bne sp, a6, fail
	li sp, 0xffff
	bne sp, a7, fail
	li sp, 0x1ffe8
	bne sp, s2, fail
	li sp, 0x1fff0
	bne sp, s3, fail
	li sp, 0x1fff2
	bne sp, s4, fail
	li sp, 0x1fffe
	bne sp, s5, fail
	li sp, 0x2ffd9
	bne sp, s6, fail
	li sp, 0x2ffe1
	bne sp, s7, fail
	li sp, 0x2ffe3
	bne sp, s8, fail
	li sp, 0x2ffef
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 115 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 56(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 48
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 115

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfff1
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x10000
	bne sp, a0, fail
	li sp, 0x1ffe1
	bne sp, a1, fail
	li sp, 0x1ffe2
	bne sp, a2, fail
	li sp, 0x1ffe8
	bne sp, a3, fail
	li sp, 0x10000
	bne sp, a4, fail
	li sp, 0x1ffe1
	bne sp, a5, fail
	li sp, 0x1ffe2
	bne sp, a6, fail
	li sp, 0x1ffe8
	bne sp, a7, fail
	li sp, 0x20000
	bne sp, s2, fail
	li sp, 0x3ffc2
	bne sp, s3, fail
	li sp, 0x3ffc4
	bne sp, s4, fail
	li sp, 0x3ffd0
	bne sp, s5, fail
	li sp, 0x2fff1
	bne sp, s6, fail
	li sp, 0x4ffb3
	bne sp, s7, fail
	li sp, 0x4ffb5
	bne sp, s8, fail
	li sp, 0x4ffc1
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 116 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 56(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 64
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 116

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfff1
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x1ffe9
	bne sp, a0, fail
	li sp, 0x1ffed
	bne sp, a1, fail
	li sp, 0x1ffee
	bne sp, a2, fail
	li sp, 0x1ffef
	bne sp, a3, fail
	li sp, 0x1ffe9
	bne sp, a4, fail
	li sp, 0x1ffed
	bne sp, a5, fail
	li sp, 0x1ffee
	bne sp, a6, fail
	li sp, 0x1ffef
	bne sp, a7, fail
	li sp, 0x3ffd2
	bne sp, s2, fail
	li sp, 0x3ffda
	bne sp, s3, fail
	li sp, 0x3ffdc
	bne sp, s4, fail
	li sp, 0x3ffde
	bne sp, s5, fail
	li sp, 0x4ffc3
	bne sp, s6, fail
	li sp, 0x4ffcb
	bne sp, s7, fail
	li sp, 0x4ffcd
	bne sp, s8, fail
	li sp, 0x4ffcf
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 117 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 56(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 80
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 117

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfff1
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x100ef
	bne sp, a0, fail
	li sp, 0x1fff0
	bne sp, a1, fail
	li sp, 0x10070
	bne sp, a2, fail
	li sp, 0x100f0
	bne sp, a3, fail
	li sp, 0x100ef
	bne sp, a4, fail
	li sp, 0x1fff0
	bne sp, a5, fail
	li sp, 0x10070
	bne sp, a6, fail
	li sp, 0x100f0
	bne sp, a7, fail
	li sp, 0x201de
	bne sp, s2, fail
	li sp, 0x3ffe0
	bne sp, s3, fail
	li sp, 0x200e0
	bne sp, s4, fail
	li sp, 0x201e0
	bne sp, s5, fail
	li sp, 0x301cf
	bne sp, s6, fail
	li sp, 0x4ffd1
	bne sp, s7, fail
	li sp, 0x300d1
	bne sp, s8, fail
	li sp, 0x301d1
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 118 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 56(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 96
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 118

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfff1
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x1ff70
	bne sp, a0, fail
	li sp, 0x17ff0
	bne sp, a1, fail
	li sp, 0x58ec01f
	bne sp, a2, fail
	li sp, 0xffffffff99e86ae7
	bne sp, a3, fail
	li sp, 0x1ff70
	bne sp, a4, fail
	li sp, 0x17ff0
	bne sp, a5, fail
	li sp, 0x58ec01f
	bne sp, a6, fail
	li sp, 0xffffffff99e86ae7
	bne sp, a7, fail
	li sp, 0x3fee0
	bne sp, s2, fail
	li sp, 0x2ffe0
	bne sp, s3, fail
	li sp, 0xb1d803e
	bne sp, s4, fail
	li sp, 0x33d0d5ce
	bne sp, s5, fail
	li sp, 0x4fed1
	bne sp, s6, fail
	li sp, 0x3ffd1
	bne sp, s7, fail
	li sp, 0xb1e802f
	bne sp, s8, fail
	li sp, 0x33d1d5bf
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 119 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 56(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 112
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 119

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfff1
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfffffffff045c49b
	bne sp, a0, fail
	li sp, 0x46c06b82
	bne sp, a1, fail
	li sp, 0xffffffffc15f9380
	bne sp, a2, fail
	li sp, 0x5274f513
	bne sp, a3, fail
	li sp, 0xfffffffff045c49b
	bne sp, a4, fail
	li sp, 0x46c06b82
	bne sp, a5, fail
	li sp, 0xffffffffc15f9380
	bne sp, a6, fail
	li sp, 0x5274f513
	bne sp, a7, fail
	li sp, 0xffffffffe08b8936
	bne sp, s2, fail
	li sp, 0xffffffff8d80d704
	bne sp, s3, fail
	li sp, 0xffffffff82bf2700
	bne sp, s4, fail
	li sp, 0xffffffffa4e9ea26
	bne sp, s5, fail
	li sp, 0xffffffffe08c8927
	bne sp, s6, fail
	li sp, 0xffffffff8d81d6f5
	bne sp, s7, fail
	li sp, 0xffffffff82c026f1
	bne sp, s8, fail
	li sp, 0xffffffffa4eaea17
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 120 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 60(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 0
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 120

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfff7
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfff7
	bne sp, a0, fail
	li sp, 0x10077
	bne sp, a1, fail
	li sp, 0x1ff77
	bne sp, a2, fail
	li sp, 0x1fef7
	bne sp, a3, fail
	li sp, 0xfff7
	bne sp, a4, fail
	li sp, 0x10077
	bne sp, a5, fail
	li sp, 0x1ff77
	bne sp, a6, fail
	li sp, 0x1fef7
	bne sp, a7, fail
	li sp, 0x1ffee
	bne sp, s2, fail
	li sp, 0x200ee
	bne sp, s3, fail
	li sp, 0x3feee
	bne sp, s4, fail
	li sp, 0x3fdee
	bne sp, s5, fail
	li sp, 0x2ffe5
	bne sp, s6, fail
	li sp, 0x300e5
	bne sp, s7, fail
	li sp, 0x4fee5
	bne sp, s8, fail
	li sp, 0x4fde5
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 121 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 60(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 16
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 121

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfff7
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x17ff7
	bne sp, a0, fail
	li sp, 0xfff8
	bne sp, a1, fail
	li sp, 0x1fef8
	bne sp, a2, fail
	li sp, 0xfff9
	bne sp, a3, fail
	li sp, 0x17ff7
	bne sp, a4, fail
	li sp, 0xfff8
	bne sp, a5, fail
	li sp, 0x1fef8
	bne sp, a6, fail
	li sp, 0xfff9
	bne sp, a7, fail
	li sp, 0x2ffee
	bne sp, s2, fail
	li sp, 0x1fff0
	bne sp, s3, fail
	li sp, 0x3fdf0
	bne sp, s4, fail
	li sp, 0x1fff2
	bne sp, s5, fail
	li sp, 0x3ffe5
	bne sp, s6, fail
	li sp, 0x2ffe7
	bne sp, s7, fail
	li sp, 0x4fde7
	bne sp, s8, fail
	li sp, 0x2ffe9
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 122 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 60(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 32
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 122

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfff7
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfffa
	bne sp, a0, fail
	li sp, 0xfffe
	bne sp, a1, fail
	li sp, 0xffff
	bne sp, a2, fail
	li sp, 0x10005
	bne sp, a3, fail
	li sp, 0xfffa
	bne sp, a4, fail
	li sp, 0xfffe
	bne sp, a5, fail
	li sp, 0xffff
	bne sp, a6, fail
	li sp, 0x10005
	bne sp, a7, fail
	li sp, 0x1fff4
	bne sp, s2, fail
	li sp, 0x1fffc
	bne sp, s3, fail
	li sp, 0x1fffe
	bne sp, s4, fail
	li sp, 0x2000a
	bne sp, s5, fail
	li sp, 0x2ffeb
	bne sp, s6, fail
	li sp, 0x2fff3
	bne sp, s7, fail
	li sp, 0x2fff5
	bne sp, s8, fail
	li sp, 0x30001
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 123 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 60(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 48
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 123

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfff7
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x10006
	bne sp, a0, fail
	li sp, 0x1ffe7
	bne sp, a1, fail
	li sp, 0x1ffe8
	bne sp, a2, fail
	li sp, 0x1ffee
	bne sp, a3, fail
	li sp, 0x10006
	bne sp, a4, fail
	li sp, 0x1ffe7
	bne sp, a5, fail
	li sp, 0x1ffe8
	bne sp, a6, fail
	li sp, 0x1ffee
	bne sp, a7, fail
	li sp, 0x2000c
	bne sp, s2, fail
	li sp, 0x3ffce
	bne sp, s3, fail
	li sp, 0x3ffd0
	bne sp, s4, fail
	li sp, 0x3ffdc
	bne sp, s5, fail
	li sp, 0x30003
	bne sp, s6, fail
	li sp, 0x4ffc5
	bne sp, s7, fail
	li sp, 0x4ffc7
	bne sp, s8, fail
	li sp, 0x4ffd3
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 124 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 60(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 64
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 124

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfff7
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x1ffef
	bne sp, a0, fail
	li sp, 0x1fff3
	bne sp, a1, fail
	li sp, 0x1fff4
	bne sp, a2, fail
	li sp, 0x1fff5
	bne sp, a3, fail
	li sp, 0x1ffef
	bne sp, a4, fail
	li sp, 0x1fff3
	bne sp, a5, fail
	li sp, 0x1fff4
	bne sp, a6, fail
	li sp, 0x1fff5
	bne sp, a7, fail
	li sp, 0x3ffde
	bne sp, s2, fail
	li sp, 0x3ffe6
	bne sp, s3, fail
	li sp, 0x3ffe8
	bne sp, s4, fail
	li sp, 0x3ffea
	bne sp, s5, fail
	li sp, 0x4ffd5
	bne sp, s6, fail
	li sp, 0x4ffdd
	bne sp, s7, fail
	li sp, 0x4ffdf
	bne sp, s8, fail
	li sp, 0x4ffe1
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 125 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 60(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 80
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 125

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfff7
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x100f5
	bne sp, a0, fail
	li sp, 0x1fff6
	bne sp, a1, fail
	li sp, 0x10076
	bne sp, a2, fail
	li sp, 0x100f6
	bne sp, a3, fail
	li sp, 0x100f5
	bne sp, a4, fail
	li sp, 0x1fff6
	bne sp, a5, fail
	li sp, 0x10076
	bne sp, a6, fail
	li sp, 0x100f6
	bne sp, a7, fail
	li sp, 0x201ea
	bne sp, s2, fail
	li sp, 0x3ffec
	bne sp, s3, fail
	li sp, 0x200ec
	bne sp, s4, fail
	li sp, 0x201ec
	bne sp, s5, fail
	li sp, 0x301e1
	bne sp, s6, fail
	li sp, 0x4ffe3
	bne sp, s7, fail
	li sp, 0x300e3
	bne sp, s8, fail
	li sp, 0x301e3
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 126 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 60(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 96
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 126

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfff7
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x1ff76
	bne sp, a0, fail
	li sp, 0x17ff6
	bne sp, a1, fail
	li sp, 0x58ec025
	bne sp, a2, fail
	li sp, 0xffffffff99e86aed
	bne sp, a3, fail
	li sp, 0x1ff76
	bne sp, a4, fail
	li sp, 0x17ff6
	bne sp, a5, fail
	li sp, 0x58ec025
	bne sp, a6, fail
	li sp, 0xffffffff99e86aed
	bne sp, a7, fail
	li sp, 0x3feec
	bne sp, s2, fail
	li sp, 0x2ffec
	bne sp, s3, fail
	li sp, 0xb1d804a
	bne sp, s4, fail
	li sp, 0x33d0d5da
	bne sp, s5, fail
	li sp, 0x4fee3
	bne sp, s6, fail
	li sp, 0x3ffe3
	bne sp, s7, fail
	li sp, 0xb1e8041
	bne sp, s8, fail
	li sp, 0x33d1d5d1
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 127 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 60(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 112
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 127

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfff7
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfffffffff045c4a1
	bne sp, a0, fail
	li sp, 0x46c06b88
	bne sp, a1, fail
	li sp, 0xffffffffc15f9386
	bne sp, a2, fail
	li sp, 0x5274f519
	bne sp, a3, fail
	li sp, 0xfffffffff045c4a1
	bne sp, a4, fail
	li sp, 0x46c06b88
	bne sp, a5, fail
	li sp, 0xffffffffc15f9386
	bne sp, a6, fail
	li sp, 0x5274f519
	bne sp, a7, fail
	li sp, 0xffffffffe08b8942
	bne sp, s2, fail
	li sp, 0xffffffff8d80d710
	bne sp, s3, fail
	li sp, 0xffffffff82bf270c
	bne sp, s4, fail
	li sp, 0xffffffffa4e9ea32
	bne sp, s5, fail
	li sp, 0xffffffffe08c8939
	bne sp, s6, fail
	li sp, 0xffffffff8d81d707
	bne sp, s7, fail
	li sp, 0xffffffff82c02703
	bne sp, s8, fail
	li sp, 0xffffffffa4eaea29
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 128 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 64(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 0
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 128

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfff8
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfff8
	bne sp, a0, fail
	li sp, 0x10078
	bne sp, a1, fail
	li sp, 0x1ff78
	bne sp, a2, fail
	li sp, 0x1fef8
	bne sp, a3, fail
	li sp, 0xfff8
	bne sp, a4, fail
	li sp, 0x10078
	bne sp, a5, fail
	li sp, 0x1ff78
	bne sp, a6, fail
	li sp, 0x1fef8
	bne sp, a7, fail
	li sp, 0x1fff0
	bne sp, s2, fail
	li sp, 0x200f0
	bne sp, s3, fail
	li sp, 0x3fef0
	bne sp, s4, fail
	li sp, 0x3fdf0
	bne sp, s5, fail
	li sp, 0x2ffe8
	bne sp, s6, fail
	li sp, 0x300e8
	bne sp, s7, fail
	li sp, 0x4fee8
	bne sp, s8, fail
	li sp, 0x4fde8
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 129 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 64(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 16
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 129

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfff8
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x17ff8
	bne sp, a0, fail
	li sp, 0xfff9
	bne sp, a1, fail
	li sp, 0x1fef9
	bne sp, a2, fail
	li sp, 0xfffa
	bne sp, a3, fail
	li sp, 0x17ff8
	bne sp, a4, fail
	li sp, 0xfff9
	bne sp, a5, fail
	li sp, 0x1fef9
	bne sp, a6, fail
	li sp, 0xfffa
	bne sp, a7, fail
	li sp, 0x2fff0
	bne sp, s2, fail
	li sp, 0x1fff2
	bne sp, s3, fail
	li sp, 0x3fdf2
	bne sp, s4, fail
	li sp, 0x1fff4
	bne sp, s5, fail
	li sp, 0x3ffe8
	bne sp, s6, fail
	li sp, 0x2ffea
	bne sp, s7, fail
	li sp, 0x4fdea
	bne sp, s8, fail
	li sp, 0x2ffec
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 130 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 64(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 32
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 130

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfff8
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfffb
	bne sp, a0, fail
	li sp, 0xffff
	bne sp, a1, fail
	li sp, 0x10000
	bne sp, a2, fail
	li sp, 0x10006
	bne sp, a3, fail
	li sp, 0xfffb
	bne sp, a4, fail
	li sp, 0xffff
	bne sp, a5, fail
	li sp, 0x10000
	bne sp, a6, fail
	li sp, 0x10006
	bne sp, a7, fail
	li sp, 0x1fff6
	bne sp, s2, fail
	li sp, 0x1fffe
	bne sp, s3, fail
	li sp, 0x20000
	bne sp, s4, fail
	li sp, 0x2000c
	bne sp, s5, fail
	li sp, 0x2ffee
	bne sp, s6, fail
	li sp, 0x2fff6
	bne sp, s7, fail
	li sp, 0x2fff8
	bne sp, s8, fail
	li sp, 0x30004
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 131 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 64(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 48
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 131

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfff8
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x10007
	bne sp, a0, fail
	li sp, 0x1ffe8
	bne sp, a1, fail
	li sp, 0x1ffe9
	bne sp, a2, fail
	li sp, 0x1ffef
	bne sp, a3, fail
	li sp, 0x10007
	bne sp, a4, fail
	li sp, 0x1ffe8
	bne sp, a5, fail
	li sp, 0x1ffe9
	bne sp, a6, fail
	li sp, 0x1ffef
	bne sp, a7, fail
	li sp, 0x2000e
	bne sp, s2, fail
	li sp, 0x3ffd0
	bne sp, s3, fail
	li sp, 0x3ffd2
	bne sp, s4, fail
	li sp, 0x3ffde
	bne sp, s5, fail
	li sp, 0x30006
	bne sp, s6, fail
	li sp, 0x4ffc8
	bne sp, s7, fail
	li sp, 0x4ffca
	bne sp, s8, fail
	li sp, 0x4ffd6
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 132 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 64(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 64
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 132

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfff8
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x1fff0
	bne sp, a0, fail
	li sp, 0x1fff4
	bne sp, a1, fail
	li sp, 0x1fff5
	bne sp, a2, fail
	li sp, 0x1fff6
	bne sp, a3, fail
	li sp, 0x1fff0
	bne sp, a4, fail
	li sp, 0x1fff4
	bne sp, a5, fail
	li sp, 0x1fff5
	bne sp, a6, fail
	li sp, 0x1fff6
	bne sp, a7, fail
	li sp, 0x3ffe0
	bne sp, s2, fail
	li sp, 0x3ffe8
	bne sp, s3, fail
	li sp, 0x3ffea
	bne sp, s4, fail
	li sp, 0x3ffec
	bne sp, s5, fail
	li sp, 0x4ffd8
	bne sp, s6, fail
	li sp, 0x4ffe0
	bne sp, s7, fail
	li sp, 0x4ffe2
	bne sp, s8, fail
	li sp, 0x4ffe4
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 133 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 64(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 80
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 133

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfff8
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x100f6
	bne sp, a0, fail
	li sp, 0x1fff7
	bne sp, a1, fail
	li sp, 0x10077
	bne sp, a2, fail
	li sp, 0x100f7
	bne sp, a3, fail
	li sp, 0x100f6
	bne sp, a4, fail
	li sp, 0x1fff7
	bne sp, a5, fail
	li sp, 0x10077
	bne sp, a6, fail
	li sp, 0x100f7
	bne sp, a7, fail
	li sp, 0x201ec
	bne sp, s2, fail
	li sp, 0x3ffee
	bne sp, s3, fail
	li sp, 0x200ee
	bne sp, s4, fail
	li sp, 0x201ee
	bne sp, s5, fail
	li sp, 0x301e4
	bne sp, s6, fail
	li sp, 0x4ffe6
	bne sp, s7, fail
	li sp, 0x300e6
	bne sp, s8, fail
	li sp, 0x301e6
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 134 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 64(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 96
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 134

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfff8
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x1ff77
	bne sp, a0, fail
	li sp, 0x17ff7
	bne sp, a1, fail
	li sp, 0x58ec026
	bne sp, a2, fail
	li sp, 0xffffffff99e86aee
	bne sp, a3, fail
	li sp, 0x1ff77
	bne sp, a4, fail
	li sp, 0x17ff7
	bne sp, a5, fail
	li sp, 0x58ec026
	bne sp, a6, fail
	li sp, 0xffffffff99e86aee
	bne sp, a7, fail
	li sp, 0x3feee
	bne sp, s2, fail
	li sp, 0x2ffee
	bne sp, s3, fail
	li sp, 0xb1d804c
	bne sp, s4, fail
	li sp, 0x33d0d5dc
	bne sp, s5, fail
	li sp, 0x4fee6
	bne sp, s6, fail
	li sp, 0x3ffe6
	bne sp, s7, fail
	li sp, 0xb1e8044
	bne sp, s8, fail
	li sp, 0x33d1d5d4
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 135 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 64(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 112
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 135

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfff8
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfffffffff045c4a2
	bne sp, a0, fail
	li sp, 0x46c06b89
	bne sp, a1, fail
	li sp, 0xffffffffc15f9387
	bne sp, a2, fail
	li sp, 0x5274f51a
	bne sp, a3, fail
	li sp, 0xfffffffff045c4a2
	bne sp, a4, fail
	li sp, 0x46c06b89
	bne sp, a5, fail
	li sp, 0xffffffffc15f9387
	bne sp, a6, fail
	li sp, 0x5274f51a
	bne sp, a7, fail
	li sp, 0xffffffffe08b8944
	bne sp, s2, fail
	li sp, 0xffffffff8d80d712
	bne sp, s3, fail
	li sp, 0xffffffff82bf270e
	bne sp, s4, fail
	li sp, 0xffffffffa4e9ea34
	bne sp, s5, fail
	li sp, 0xffffffffe08c893c
	bne sp, s6, fail
	li sp, 0xffffffff8d81d70a
	bne sp, s7, fail
	li sp, 0xffffffff82c02706
	bne sp, s8, fail
	li sp, 0xffffffffa4eaea2c
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 136 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 68(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 0
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 136

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfffc
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfffc
	bne sp, a0, fail
	li sp, 0x1007c
	bne sp, a1, fail
	li sp, 0x1ff7c
	bne sp, a2, fail
	li sp, 0x1fefc
	bne sp, a3, fail
	li sp, 0xfffc
	bne sp, a4, fail
	li sp, 0x1007c
	bne sp, a5, fail
	li sp, 0x1ff7c
	bne sp, a6, fail
	li sp, 0x1fefc
	bne sp, a7, fail
	li sp, 0x1fff8
	bne sp, s2, fail
	li sp, 0x200f8
	bne sp, s3, fail
	li sp, 0x3fef8
	bne sp, s4, fail
	li sp, 0x3fdf8
	bne sp, s5, fail
	li sp, 0x2fff4
	bne sp, s6, fail
	li sp, 0x300f4
	bne sp, s7, fail
	li sp, 0x4fef4
	bne sp, s8, fail
	li sp, 0x4fdf4
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 137 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 68(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 16
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 137

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfffc
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x17ffc
	bne sp, a0, fail
	li sp, 0xfffd
	bne sp, a1, fail
	li sp, 0x1fefd
	bne sp, a2, fail
	li sp, 0xfffe
	bne sp, a3, fail
	li sp, 0x17ffc
	bne sp, a4, fail
	li sp, 0xfffd
	bne sp, a5, fail
	li sp, 0x1fefd
	bne sp, a6, fail
	li sp, 0xfffe
	bne sp, a7, fail
	li sp, 0x2fff8
	bne sp, s2, fail
	li sp, 0x1fffa
	bne sp, s3, fail
	li sp, 0x3fdfa
	bne sp, s4, fail
	li sp, 0x1fffc
	bne sp, s5, fail
	li sp, 0x3fff4
	bne sp, s6, fail
	li sp, 0x2fff6
	bne sp, s7, fail
	li sp, 0x4fdf6
	bne sp, s8, fail
	li sp, 0x2fff8
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 138 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 68(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 32
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 138

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfffc
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffff
	bne sp, a0, fail
	li sp, 0x10003
	bne sp, a1, fail
	li sp, 0x10004
	bne sp, a2, fail
	li sp, 0x1000a
	bne sp, a3, fail
	li sp, 0xffff
	bne sp, a4, fail
	li sp, 0x10003
	bne sp, a5, fail
	li sp, 0x10004
	bne sp, a6, fail
	li sp, 0x1000a
	bne sp, a7, fail
	li sp, 0x1fffe
	bne sp, s2, fail
	li sp, 0x20006
	bne sp, s3, fail
	li sp, 0x20008
	bne sp, s4, fail
	li sp, 0x20014
	bne sp, s5, fail
	li sp, 0x2fffa
	bne sp, s6, fail
	li sp, 0x30002
	bne sp, s7, fail
	li sp, 0x30004
	bne sp, s8, fail
	li sp, 0x30010
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 139 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 68(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 48
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 139

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfffc
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x1000b
	bne sp, a0, fail
	li sp, 0x1ffec
	bne sp, a1, fail
	li sp, 0x1ffed
	bne sp, a2, fail
	li sp, 0x1fff3
	bne sp, a3, fail
	li sp, 0x1000b
	bne sp, a4, fail
	li sp, 0x1ffec
	bne sp, a5, fail
	li sp, 0x1ffed
	bne sp, a6, fail
	li sp, 0x1fff3
	bne sp, a7, fail
	li sp, 0x20016
	bne sp, s2, fail
	li sp, 0x3ffd8
	bne sp, s3, fail
	li sp, 0x3ffda
	bne sp, s4, fail
	li sp, 0x3ffe6
	bne sp, s5, fail
	li sp, 0x30012
	bne sp, s6, fail
	li sp, 0x4ffd4
	bne sp, s7, fail
	li sp, 0x4ffd6
	bne sp, s8, fail
	li sp, 0x4ffe2
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 140 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 68(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 64
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 140

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfffc
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x1fff4
	bne sp, a0, fail
	li sp, 0x1fff8
	bne sp, a1, fail
	li sp, 0x1fff9
	bne sp, a2, fail
	li sp, 0x1fffa
	bne sp, a3, fail
	li sp, 0x1fff4
	bne sp, a4, fail
	li sp, 0x1fff8
	bne sp, a5, fail
	li sp, 0x1fff9
	bne sp, a6, fail
	li sp, 0x1fffa
	bne sp, a7, fail
	li sp, 0x3ffe8
	bne sp, s2, fail
	li sp, 0x3fff0
	bne sp, s3, fail
	li sp, 0x3fff2
	bne sp, s4, fail
	li sp, 0x3fff4
	bne sp, s5, fail
	li sp, 0x4ffe4
	bne sp, s6, fail
	li sp, 0x4ffec
	bne sp, s7, fail
	li sp, 0x4ffee
	bne sp, s8, fail
	li sp, 0x4fff0
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 141 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 68(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 80
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 141

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfffc
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x100fa
	bne sp, a0, fail
	li sp, 0x1fffb
	bne sp, a1, fail
	li sp, 0x1007b
	bne sp, a2, fail
	li sp, 0x100fb
	bne sp, a3, fail
	li sp, 0x100fa
	bne sp, a4, fail
	li sp, 0x1fffb
	bne sp, a5, fail
	li sp, 0x1007b
	bne sp, a6, fail
	li sp, 0x100fb
	bne sp, a7, fail
	li sp, 0x201f4
	bne sp, s2, fail
	li sp, 0x3fff6
	bne sp, s3, fail
	li sp, 0x200f6
	bne sp, s4, fail
	li sp, 0x201f6
	bne sp, s5, fail
	li sp, 0x301f0
	bne sp, s6, fail
	li sp, 0x4fff2
	bne sp, s7, fail
	li sp, 0x300f2
	bne sp, s8, fail
	li sp, 0x301f2
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 142 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 68(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 96
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 142

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfffc
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x1ff7b
	bne sp, a0, fail
	li sp, 0x17ffb
	bne sp, a1, fail
	li sp, 0x58ec02a
	bne sp, a2, fail
	li sp, 0xffffffff99e86af2
	bne sp, a3, fail
	li sp, 0x1ff7b
	bne sp, a4, fail
	li sp, 0x17ffb
	bne sp, a5, fail
	li sp, 0x58ec02a
	bne sp, a6, fail
	li sp, 0xffffffff99e86af2
	bne sp, a7, fail
	li sp, 0x3fef6
	bne sp, s2, fail
	li sp, 0x2fff6
	bne sp, s3, fail
	li sp, 0xb1d8054
	bne sp, s4, fail
	li sp, 0x33d0d5e4
	bne sp, s5, fail
	li sp, 0x4fef2
	bne sp, s6, fail
	li sp, 0x3fff2
	bne sp, s7, fail
	li sp, 0xb1e8050
	bne sp, s8, fail
	li sp, 0x33d1d5e0
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 143 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 68(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 112
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 143

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfffc
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfffffffff045c4a6
	bne sp, a0, fail
	li sp, 0x46c06b8d
	bne sp, a1, fail
	li sp, 0xffffffffc15f938b
	bne sp, a2, fail
	li sp, 0x5274f51e
	bne sp, a3, fail
	li sp, 0xfffffffff045c4a6
	bne sp, a4, fail
	li sp, 0x46c06b8d
	bne sp, a5, fail
	li sp, 0xffffffffc15f938b
	bne sp, a6, fail
	li sp, 0x5274f51e
	bne sp, a7, fail
	li sp, 0xffffffffe08b894c
	bne sp, s2, fail
	li sp, 0xffffffff8d80d71a
	bne sp, s3, fail
	li sp, 0xffffffff82bf2716
	bne sp, s4, fail
	li sp, 0xffffffffa4e9ea3c
	bne sp, s5, fail
	li sp, 0xffffffffe08c8948
	bne sp, s6, fail
	li sp, 0xffffffff8d81d716
	bne sp, s7, fail
	li sp, 0xffffffff82c02712
	bne sp, s8, fail
	li sp, 0xffffffffa4eaea38
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 144 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 72(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 0
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 144

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfffd
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfffd
	bne sp, a0, fail
	li sp, 0x1007d
	bne sp, a1, fail
	li sp, 0x1ff7d
	bne sp, a2, fail
	li sp, 0x1fefd
	bne sp, a3, fail
	li sp, 0xfffd
	bne sp, a4, fail
	li sp, 0x1007d
	bne sp, a5, fail
	li sp, 0x1ff7d
	bne sp, a6, fail
	li sp, 0x1fefd
	bne sp, a7, fail
	li sp, 0x1fffa
	bne sp, s2, fail
	li sp, 0x200fa
	bne sp, s3, fail
	li sp, 0x3fefa
	bne sp, s4, fail
	li sp, 0x3fdfa
	bne sp, s5, fail
	li sp, 0x2fff7
	bne sp, s6, fail
	li sp, 0x300f7
	bne sp, s7, fail
	li sp, 0x4fef7
	bne sp, s8, fail
	li sp, 0x4fdf7
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 145 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 72(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 16
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 145

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfffd
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x17ffd
	bne sp, a0, fail
	li sp, 0xfffe
	bne sp, a1, fail
	li sp, 0x1fefe
	bne sp, a2, fail
	li sp, 0xffff
	bne sp, a3, fail
	li sp, 0x17ffd
	bne sp, a4, fail
	li sp, 0xfffe
	bne sp, a5, fail
	li sp, 0x1fefe
	bne sp, a6, fail
	li sp, 0xffff
	bne sp, a7, fail
	li sp, 0x2fffa
	bne sp, s2, fail
	li sp, 0x1fffc
	bne sp, s3, fail
	li sp, 0x3fdfc
	bne sp, s4, fail
	li sp, 0x1fffe
	bne sp, s5, fail
	li sp, 0x3fff7
	bne sp, s6, fail
	li sp, 0x2fff9
	bne sp, s7, fail
	li sp, 0x4fdf9
	bne sp, s8, fail
	li sp, 0x2fffb
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 146 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 72(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 32
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 146

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfffd
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x10000
	bne sp, a0, fail
	li sp, 0x10004
	bne sp, a1, fail
	li sp, 0x10005
	bne sp, a2, fail
	li sp, 0x1000b
	bne sp, a3, fail
	li sp, 0x10000
	bne sp, a4, fail
	li sp, 0x10004
	bne sp, a5, fail
	li sp, 0x10005
	bne sp, a6, fail
	li sp, 0x1000b
	bne sp, a7, fail
	li sp, 0x20000
	bne sp, s2, fail
	li sp, 0x20008
	bne sp, s3, fail
	li sp, 0x2000a
	bne sp, s4, fail
	li sp, 0x20016
	bne sp, s5, fail
	li sp, 0x2fffd
	bne sp, s6, fail
	li sp, 0x30005
	bne sp, s7, fail
	li sp, 0x30007
	bne sp, s8, fail
	li sp, 0x30013
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 147 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 72(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 48
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 147

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfffd
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x1000c
	bne sp, a0, fail
	li sp, 0x1ffed
	bne sp, a1, fail
	li sp, 0x1ffee
	bne sp, a2, fail
	li sp, 0x1fff4
	bne sp, a3, fail
	li sp, 0x1000c
	bne sp, a4, fail
	li sp, 0x1ffed
	bne sp, a5, fail
	li sp, 0x1ffee
	bne sp, a6, fail
	li sp, 0x1fff4
	bne sp, a7, fail
	li sp, 0x20018
	bne sp, s2, fail
	li sp, 0x3ffda
	bne sp, s3, fail
	li sp, 0x3ffdc
	bne sp, s4, fail
	li sp, 0x3ffe8
	bne sp, s5, fail
	li sp, 0x30015
	bne sp, s6, fail
	li sp, 0x4ffd7
	bne sp, s7, fail
	li sp, 0x4ffd9
	bne sp, s8, fail
	li sp, 0x4ffe5
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 148 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 72(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 64
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 148

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfffd
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x1fff5
	bne sp, a0, fail
	li sp, 0x1fff9
	bne sp, a1, fail
	li sp, 0x1fffa
	bne sp, a2, fail
	li sp, 0x1fffb
	bne sp, a3, fail
	li sp, 0x1fff5
	bne sp, a4, fail
	li sp, 0x1fff9
	bne sp, a5, fail
	li sp, 0x1fffa
	bne sp, a6, fail
	li sp, 0x1fffb
	bne sp, a7, fail
	li sp, 0x3ffea
	bne sp, s2, fail
	li sp, 0x3fff2
	bne sp, s3, fail
	li sp, 0x3fff4
	bne sp, s4, fail
	li sp, 0x3fff6
	bne sp, s5, fail
	li sp, 0x4ffe7
	bne sp, s6, fail
	li sp, 0x4ffef
	bne sp, s7, fail
	li sp, 0x4fff1
	bne sp, s8, fail
	li sp, 0x4fff3
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 149 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 72(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 80
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 149

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfffd
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x100fb
	bne sp, a0, fail
	li sp, 0x1fffc
	bne sp, a1, fail
	li sp, 0x1007c
	bne sp, a2, fail
	li sp, 0x100fc
	bne sp, a3, fail
	li sp, 0x100fb
	bne sp, a4, fail
	li sp, 0x1fffc
	bne sp, a5, fail
	li sp, 0x1007c
	bne sp, a6, fail
	li sp, 0x100fc
	bne sp, a7, fail
	li sp, 0x201f6
	bne sp, s2, fail
	li sp, 0x3fff8
	bne sp, s3, fail
	li sp, 0x200f8
	bne sp, s4, fail
	li sp, 0x201f8
	bne sp, s5, fail
	li sp, 0x301f3
	bne sp, s6, fail
	li sp, 0x4fff5
	bne sp, s7, fail
	li sp, 0x300f5
	bne sp, s8, fail
	li sp, 0x301f5
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 150 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 72(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 96
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 150

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfffd
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x1ff7c
	bne sp, a0, fail
	li sp, 0x17ffc
	bne sp, a1, fail
	li sp, 0x58ec02b
	bne sp, a2, fail
	li sp, 0xffffffff99e86af3
	bne sp, a3, fail
	li sp, 0x1ff7c
	bne sp, a4, fail
	li sp, 0x17ffc
	bne sp, a5, fail
	li sp, 0x58ec02b
	bne sp, a6, fail
	li sp, 0xffffffff99e86af3
	bne sp, a7, fail
	li sp, 0x3fef8
	bne sp, s2, fail
	li sp, 0x2fff8
	bne sp, s3, fail
	li sp, 0xb1d8056
	bne sp, s4, fail
	li sp, 0x33d0d5e6
	bne sp, s5, fail
	li sp, 0x4fef5
	bne sp, s6, fail
	li sp, 0x3fff5
	bne sp, s7, fail
	li sp, 0xb1e8053
	bne sp, s8, fail
	li sp, 0x33d1d5e3
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 151 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 72(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 112
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 151

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfffd
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfffffffff045c4a7
	bne sp, a0, fail
	li sp, 0x46c06b8e
	bne sp, a1, fail
	li sp, 0xffffffffc15f938c
	bne sp, a2, fail
	li sp, 0x5274f51f
	bne sp, a3, fail
	li sp, 0xfffffffff045c4a7
	bne sp, a4, fail
	li sp, 0x46c06b8e
	bne sp, a5, fail
	li sp, 0xffffffffc15f938c
	bne sp, a6, fail
	li sp, 0x5274f51f
	bne sp, a7, fail
	li sp, 0xffffffffe08b894e
	bne sp, s2, fail
	li sp, 0xffffffff8d80d71c
	bne sp, s3, fail
	li sp, 0xffffffff82bf2718
	bne sp, s4, fail
	li sp, 0xffffffffa4e9ea3e
	bne sp, s5, fail
	li sp, 0xffffffffe08c894b
	bne sp, s6, fail
	li sp, 0xffffffff8d81d719
	bne sp, s7, fail
	li sp, 0xffffffff82c02715
	bne sp, s8, fail
	li sp, 0xffffffffa4eaea3b
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 152 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 76(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 0
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 152

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfffe
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfffe
	bne sp, a0, fail
	li sp, 0x1007e
	bne sp, a1, fail
	li sp, 0x1ff7e
	bne sp, a2, fail
	li sp, 0x1fefe
	bne sp, a3, fail
	li sp, 0xfffe
	bne sp, a4, fail
	li sp, 0x1007e
	bne sp, a5, fail
	li sp, 0x1ff7e
	bne sp, a6, fail
	li sp, 0x1fefe
	bne sp, a7, fail
	li sp, 0x1fffc
	bne sp, s2, fail
	li sp, 0x200fc
	bne sp, s3, fail
	li sp, 0x3fefc
	bne sp, s4, fail
	li sp, 0x3fdfc
	bne sp, s5, fail
	li sp, 0x2fffa
	bne sp, s6, fail
	li sp, 0x300fa
	bne sp, s7, fail
	li sp, 0x4fefa
	bne sp, s8, fail
	li sp, 0x4fdfa
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 153 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 76(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 16
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 153

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfffe
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x17ffe
	bne sp, a0, fail
	li sp, 0xffff
	bne sp, a1, fail
	li sp, 0x1feff
	bne sp, a2, fail
	li sp, 0x10000
	bne sp, a3, fail
	li sp, 0x17ffe
	bne sp, a4, fail
	li sp, 0xffff
	bne sp, a5, fail
	li sp, 0x1feff
	bne sp, a6, fail
	li sp, 0x10000
	bne sp, a7, fail
	li sp, 0x2fffc
	bne sp, s2, fail
	li sp, 0x1fffe
	bne sp, s3, fail
	li sp, 0x3fdfe
	bne sp, s4, fail
	li sp, 0x20000
	bne sp, s5, fail
	li sp, 0x3fffa
	bne sp, s6, fail
	li sp, 0x2fffc
	bne sp, s7, fail
	li sp, 0x4fdfc
	bne sp, s8, fail
	li sp, 0x2fffe
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 154 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 76(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 32
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 154

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfffe
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x10001
	bne sp, a0, fail
	li sp, 0x10005
	bne sp, a1, fail
	li sp, 0x10006
	bne sp, a2, fail
	li sp, 0x1000c
	bne sp, a3, fail
	li sp, 0x10001
	bne sp, a4, fail
	li sp, 0x10005
	bne sp, a5, fail
	li sp, 0x10006
	bne sp, a6, fail
	li sp, 0x1000c
	bne sp, a7, fail
	li sp, 0x20002
	bne sp, s2, fail
	li sp, 0x2000a
	bne sp, s3, fail
	li sp, 0x2000c
	bne sp, s4, fail
	li sp, 0x20018
	bne sp, s5, fail
	li sp, 0x30000
	bne sp, s6, fail
	li sp, 0x30008
	bne sp, s7, fail
	li sp, 0x3000a
	bne sp, s8, fail
	li sp, 0x30016
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 155 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 76(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 48
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 155

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfffe
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x1000d
	bne sp, a0, fail
	li sp, 0x1ffee
	bne sp, a1, fail
	li sp, 0x1ffef
	bne sp, a2, fail
	li sp, 0x1fff5
	bne sp, a3, fail
	li sp, 0x1000d
	bne sp, a4, fail
	li sp, 0x1ffee
	bne sp, a5, fail
	li sp, 0x1ffef
	bne sp, a6, fail
	li sp, 0x1fff5
	bne sp, a7, fail
	li sp, 0x2001a
	bne sp, s2, fail
	li sp, 0x3ffdc
	bne sp, s3, fail
	li sp, 0x3ffde
	bne sp, s4, fail
	li sp, 0x3ffea
	bne sp, s5, fail
	li sp, 0x30018
	bne sp, s6, fail
	li sp, 0x4ffda
	bne sp, s7, fail
	li sp, 0x4ffdc
	bne sp, s8, fail
	li sp, 0x4ffe8
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 156 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 76(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 64
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 156

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfffe
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x1fff6
	bne sp, a0, fail
	li sp, 0x1fffa
	bne sp, a1, fail
	li sp, 0x1fffb
	bne sp, a2, fail
	li sp, 0x1fffc
	bne sp, a3, fail
	li sp, 0x1fff6
	bne sp, a4, fail
	li sp, 0x1fffa
	bne sp, a5, fail
	li sp, 0x1fffb
	bne sp, a6, fail
	li sp, 0x1fffc
	bne sp, a7, fail
	li sp, 0x3ffec
	bne sp, s2, fail
	li sp, 0x3fff4
	bne sp, s3, fail
	li sp, 0x3fff6
	bne sp, s4, fail
	li sp, 0x3fff8
	bne sp, s5, fail
	li sp, 0x4ffea
	bne sp, s6, fail
	li sp, 0x4fff2
	bne sp, s7, fail
	li sp, 0x4fff4
	bne sp, s8, fail
	li sp, 0x4fff6
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 157 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 76(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 80
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 157

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfffe
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x100fc
	bne sp, a0, fail
	li sp, 0x1fffd
	bne sp, a1, fail
	li sp, 0x1007d
	bne sp, a2, fail
	li sp, 0x100fd
	bne sp, a3, fail
	li sp, 0x100fc
	bne sp, a4, fail
	li sp, 0x1fffd
	bne sp, a5, fail
	li sp, 0x1007d
	bne sp, a6, fail
	li sp, 0x100fd
	bne sp, a7, fail
	li sp, 0x201f8
	bne sp, s2, fail
	li sp, 0x3fffa
	bne sp, s3, fail
	li sp, 0x200fa
	bne sp, s4, fail
	li sp, 0x201fa
	bne sp, s5, fail
	li sp, 0x301f6
	bne sp, s6, fail
	li sp, 0x4fff8
	bne sp, s7, fail
	li sp, 0x300f8
	bne sp, s8, fail
	li sp, 0x301f8
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 158 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 76(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 96
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 158

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfffe
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x1ff7d
	bne sp, a0, fail
	li sp, 0x17ffd
	bne sp, a1, fail
	li sp, 0x58ec02c
	bne sp, a2, fail
	li sp, 0xffffffff99e86af4
	bne sp, a3, fail
	li sp, 0x1ff7d
	bne sp, a4, fail
	li sp, 0x17ffd
	bne sp, a5, fail
	li sp, 0x58ec02c
	bne sp, a6, fail
	li sp, 0xffffffff99e86af4
	bne sp, a7, fail
	li sp, 0x3fefa
	bne sp, s2, fail
	li sp, 0x2fffa
	bne sp, s3, fail
	li sp, 0xb1d8058
	bne sp, s4, fail
	li sp, 0x33d0d5e8
	bne sp, s5, fail
	li sp, 0x4fef8
	bne sp, s6, fail
	li sp, 0x3fff8
	bne sp, s7, fail
	li sp, 0xb1e8056
	bne sp, s8, fail
	li sp, 0x33d1d5e6
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 159 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 76(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 112
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 159

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfffe
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfffffffff045c4a8
	bne sp, a0, fail
	li sp, 0x46c06b8f
	bne sp, a1, fail
	li sp, 0xffffffffc15f938d
	bne sp, a2, fail
	li sp, 0x5274f520
	bne sp, a3, fail
	li sp, 0xfffffffff045c4a8
	bne sp, a4, fail
	li sp, 0x46c06b8f
	bne sp, a5, fail
	li sp, 0xffffffffc15f938d
	bne sp, a6, fail
	li sp, 0x5274f520
	bne sp, a7, fail
	li sp, 0xffffffffe08b8950
	bne sp, s2, fail
	li sp, 0xffffffff8d80d71e
	bne sp, s3, fail
	li sp, 0xffffffff82bf271a
	bne sp, s4, fail
	li sp, 0xffffffffa4e9ea40
	bne sp, s5, fail
	li sp, 0xffffffffe08c894e
	bne sp, s6, fail
	li sp, 0xffffffff8d81d71c
	bne sp, s7, fail
	li sp, 0xffffffff82c02718
	bne sp, s8, fail
	li sp, 0xffffffffa4eaea3e
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 160 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 80(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 0
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 160

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 254
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 254
	bne sp, a0, fail
	ori sp, zero, 382
	bne sp, a1, fail
	li sp, 0x1007e
	bne sp, a2, fail
	li sp, 0xfffe
	bne sp, a3, fail
	ori sp, zero, 254
	bne sp, a4, fail
	ori sp, zero, 382
	bne sp, a5, fail
	li sp, 0x1007e
	bne sp, a6, fail
	li sp, 0xfffe
	bne sp, a7, fail
	ori sp, zero, 508
	bne sp, s2, fail
	ori sp, zero, 764
	bne sp, s3, fail
	li sp, 0x200fc
	bne sp, s4, fail
	li sp, 0x1fffc
	bne sp, s5, fail
	ori sp, zero, 762
	bne sp, s6, fail
	ori sp, zero, 1018
	bne sp, s7, fail
	li sp, 0x201fa
	bne sp, s8, fail
	li sp, 0x200fa
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 161 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 80(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 16
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 161

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 254
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x80fe
	bne sp, a0, fail
	ori sp, zero, 255
	bne sp, a1, fail
	li sp, 0xffff
	bne sp, a2, fail
	ori sp, zero, 256
	bne sp, a3, fail
	li sp, 0x80fe
	bne sp, a4, fail
	ori sp, zero, 255
	bne sp, a5, fail
	li sp, 0xffff
	bne sp, a6, fail
	ori sp, zero, 256
	bne sp, a7, fail
	li sp, 0x101fc
	bne sp, s2, fail
	ori sp, zero, 510
	bne sp, s3, fail
	li sp, 0x1fffe
	bne sp, s4, fail
	ori sp, zero, 512
	bne sp, s5, fail
	li sp, 0x102fa
	bne sp, s6, fail
	ori sp, zero, 764
	bne sp, s7, fail
	li sp, 0x200fc
	bne sp, s8, fail
	ori sp, zero, 766
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 162 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 80(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 32
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 162

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 254
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 257
	bne sp, a0, fail
	ori sp, zero, 261
	bne sp, a1, fail
	ori sp, zero, 262
	bne sp, a2, fail
	ori sp, zero, 268
	bne sp, a3, fail
	ori sp, zero, 257
	bne sp, a4, fail
	ori sp, zero, 261
	bne sp, a5, fail
	ori sp, zero, 262
	bne sp, a6, fail
	ori sp, zero, 268
	bne sp, a7, fail
	ori sp, zero, 514
	bne sp, s2, fail
	ori sp, zero, 522
	bne sp, s3, fail
	ori sp, zero, 524
	bne sp, s4, fail
	ori sp, zero, 536
	bne sp, s5, fail
	ori sp, zero, 768
	bne sp, s6, fail
	ori sp, zero, 776
	bne sp, s7, fail
	ori sp, zero, 778
	bne sp, s8, fail
	ori sp, zero, 790
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 163 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 80(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 48
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 163

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 254
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 269
	bne sp, a0, fail
	li sp, 0x100ee
	bne sp, a1, fail
	li sp, 0x100ef
	bne sp, a2, fail
	li sp, 0x100f5
	bne sp, a3, fail
	ori sp, zero, 269
	bne sp, a4, fail
	li sp, 0x100ee
	bne sp, a5, fail
	li sp, 0x100ef
	bne sp, a6, fail
	li sp, 0x100f5
	bne sp, a7, fail
	ori sp, zero, 538
	bne sp, s2, fail
	li sp, 0x201dc
	bne sp, s3, fail
	li sp, 0x201de
	bne sp, s4, fail
	li sp, 0x201ea
	bne sp, s5, fail
	ori sp, zero, 792
	bne sp, s6, fail
	li sp, 0x202da
	bne sp, s7, fail
	li sp, 0x202dc
	bne sp, s8, fail
	li sp, 0x202e8
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 164 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 80(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 64
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 164

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 254
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x100f6
	bne sp, a0, fail
	li sp, 0x100fa
	bne sp, a1, fail
	li sp, 0x100fb
	bne sp, a2, fail
	li sp, 0x100fc
	bne sp, a3, fail
	li sp, 0x100f6
	bne sp, a4, fail
	li sp, 0x100fa
	bne sp, a5, fail
	li sp, 0x100fb
	bne sp, a6, fail
	li sp, 0x100fc
	bne sp, a7, fail
	li sp, 0x201ec
	bne sp, s2, fail
	li sp, 0x201f4
	bne sp, s3, fail
	li sp, 0x201f6
	bne sp, s4, fail
	li sp, 0x201f8
	bne sp, s5, fail
	li sp, 0x202ea
	bne sp, s6, fail
	li sp, 0x202f2
	bne sp, s7, fail
	li sp, 0x202f4
	bne sp, s8, fail
	li sp, 0x202f6
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 165 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 80(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 80
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 165

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 254
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 508
	bne sp, a0, fail
	li sp, 0x100fd
	bne sp, a1, fail
	ori sp, zero, 381
	bne sp, a2, fail
	ori sp, zero, 509
	bne sp, a3, fail
	ori sp, zero, 508
	bne sp, a4, fail
	li sp, 0x100fd
	bne sp, a5, fail
	ori sp, zero, 381
	bne sp, a6, fail
	ori sp, zero, 509
	bne sp, a7, fail
	ori sp, zero, 1016
	bne sp, s2, fail
	li sp, 0x201fa
	bne sp, s3, fail
	ori sp, zero, 762
	bne sp, s4, fail
	ori sp, zero, 1018
	bne sp, s5, fail
	ori sp, zero, 1270
	bne sp, s6, fail
	li sp, 0x202f8
	bne sp, s7, fail
	ori sp, zero, 1016
	bne sp, s8, fail
	ori sp, zero, 1272
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 166 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 80(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 96
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 166

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 254
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x1007d
	bne sp, a0, fail
	li sp, 0x80fd
	bne sp, a1, fail
	li sp, 0x58dc12c
	bne sp, a2, fail
	li sp, 0xffffffff99e76bf4
	bne sp, a3, fail
	li sp, 0x1007d
	bne sp, a4, fail
	li sp, 0x80fd
	bne sp, a5, fail
	li sp, 0x58dc12c
	bne sp, a6, fail
	li sp, 0xffffffff99e76bf4
	bne sp, a7, fail
	li sp, 0x200fa
	bne sp, s2, fail
	li sp, 0x101fa
	bne sp, s3, fail
	li sp, 0xb1b8258
	bne sp, s4, fail
	li sp, 0x33ced7e8
	bne sp, s5, fail
	li sp, 0x201f8
	bne sp, s6, fail
	li sp, 0x102f8
	bne sp, s7, fail
	li sp, 0xb1b8356
	bne sp, s8, fail
	li sp, 0x33ced8e6
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 167 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 80(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 112
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 167

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 254
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfffffffff044c5a8
	bne sp, a0, fail
	li sp, 0x46bf6c8f
	bne sp, a1, fail
	li sp, 0xffffffffc15e948d
	bne sp, a2, fail
	li sp, 0x5273f620
	bne sp, a3, fail
	li sp, 0xfffffffff044c5a8
	bne sp, a4, fail
	li sp, 0x46bf6c8f
	bne sp, a5, fail
	li sp, 0xffffffffc15e948d
	bne sp, a6, fail
	li sp, 0x5273f620
	bne sp, a7, fail
	li sp, 0xffffffffe0898b50
	bne sp, s2, fail
	li sp, 0xffffffff8d7ed91e
	bne sp, s3, fail
	li sp, 0xffffffff82bd291a
	bne sp, s4, fail
	li sp, 0xffffffffa4e7ec40
	bne sp, s5, fail
	li sp, 0xffffffffe0898c4e
	bne sp, s6, fail
	li sp, 0xffffffff8d7eda1c
	bne sp, s7, fail
	li sp, 0xffffffff82bd2a18
	bne sp, s8, fail
	li sp, 0xffffffffa4e7ed3e
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 168 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 84(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 0
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 168

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xffff
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffff
	bne sp, a0, fail
	li sp, 0x1007f
	bne sp, a1, fail
	li sp, 0x1ff7f
	bne sp, a2, fail
	li sp, 0x1feff
	bne sp, a3, fail
	li sp, 0xffff
	bne sp, a4, fail
	li sp, 0x1007f
	bne sp, a5, fail
	li sp, 0x1ff7f
	bne sp, a6, fail
	li sp, 0x1feff
	bne sp, a7, fail
	li sp, 0x1fffe
	bne sp, s2, fail
	li sp, 0x200fe
	bne sp, s3, fail
	li sp, 0x3fefe
	bne sp, s4, fail
	li sp, 0x3fdfe
	bne sp, s5, fail
	li sp, 0x2fffd
	bne sp, s6, fail
	li sp, 0x300fd
	bne sp, s7, fail
	li sp, 0x4fefd
	bne sp, s8, fail
	li sp, 0x4fdfd
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 169 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 84(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 16
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 169

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xffff
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x17fff
	bne sp, a0, fail
	li sp, 0x10000
	bne sp, a1, fail
	li sp, 0x1ff00
	bne sp, a2, fail
	li sp, 0x10001
	bne sp, a3, fail
	li sp, 0x17fff
	bne sp, a4, fail
	li sp, 0x10000
	bne sp, a5, fail
	li sp, 0x1ff00
	bne sp, a6, fail
	li sp, 0x10001
	bne sp, a7, fail
	li sp, 0x2fffe
	bne sp, s2, fail
	li sp, 0x20000
	bne sp, s3, fail
	li sp, 0x3fe00
	bne sp, s4, fail
	li sp, 0x20002
	bne sp, s5, fail
	li sp, 0x3fffd
	bne sp, s6, fail
	li sp, 0x2ffff
	bne sp, s7, fail
	li sp, 0x4fdff
	bne sp, s8, fail
	li sp, 0x30001
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 170 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 84(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 32
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 170

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xffff
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x10002
	bne sp, a0, fail
	li sp, 0x10006
	bne sp, a1, fail
	li sp, 0x10007
	bne sp, a2, fail
	li sp, 0x1000d
	bne sp, a3, fail
	li sp, 0x10002
	bne sp, a4, fail
	li sp, 0x10006
	bne sp, a5, fail
	li sp, 0x10007
	bne sp, a6, fail
	li sp, 0x1000d
	bne sp, a7, fail
	li sp, 0x20004
	bne sp, s2, fail
	li sp, 0x2000c
	bne sp, s3, fail
	li sp, 0x2000e
	bne sp, s4, fail
	li sp, 0x2001a
	bne sp, s5, fail
	li sp, 0x30003
	bne sp, s6, fail
	li sp, 0x3000b
	bne sp, s7, fail
	li sp, 0x3000d
	bne sp, s8, fail
	li sp, 0x30019
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 171 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 84(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 48
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 171

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xffff
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x1000e
	bne sp, a0, fail
	li sp, 0x1ffef
	bne sp, a1, fail
	li sp, 0x1fff0
	bne sp, a2, fail
	li sp, 0x1fff6
	bne sp, a3, fail
	li sp, 0x1000e
	bne sp, a4, fail
	li sp, 0x1ffef
	bne sp, a5, fail
	li sp, 0x1fff0
	bne sp, a6, fail
	li sp, 0x1fff6
	bne sp, a7, fail
	li sp, 0x2001c
	bne sp, s2, fail
	li sp, 0x3ffde
	bne sp, s3, fail
	li sp, 0x3ffe0
	bne sp, s4, fail
	li sp, 0x3ffec
	bne sp, s5, fail
	li sp, 0x3001b
	bne sp, s6, fail
	li sp, 0x4ffdd
	bne sp, s7, fail
	li sp, 0x4ffdf
	bne sp, s8, fail
	li sp, 0x4ffeb
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 172 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 84(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 64
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 172

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xffff
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x1fff7
	bne sp, a0, fail
	li sp, 0x1fffb
	bne sp, a1, fail
	li sp, 0x1fffc
	bne sp, a2, fail
	li sp, 0x1fffd
	bne sp, a3, fail
	li sp, 0x1fff7
	bne sp, a4, fail
	li sp, 0x1fffb
	bne sp, a5, fail
	li sp, 0x1fffc
	bne sp, a6, fail
	li sp, 0x1fffd
	bne sp, a7, fail
	li sp, 0x3ffee
	bne sp, s2, fail
	li sp, 0x3fff6
	bne sp, s3, fail
	li sp, 0x3fff8
	bne sp, s4, fail
	li sp, 0x3fffa
	bne sp, s5, fail
	li sp, 0x4ffed
	bne sp, s6, fail
	li sp, 0x4fff5
	bne sp, s7, fail
	li sp, 0x4fff7
	bne sp, s8, fail
	li sp, 0x4fff9
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 173 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 84(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 80
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 173

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xffff
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x100fd
	bne sp, a0, fail
	li sp, 0x1fffe
	bne sp, a1, fail
	li sp, 0x1007e
	bne sp, a2, fail
	li sp, 0x100fe
	bne sp, a3, fail
	li sp, 0x100fd
	bne sp, a4, fail
	li sp, 0x1fffe
	bne sp, a5, fail
	li sp, 0x1007e
	bne sp, a6, fail
	li sp, 0x100fe
	bne sp, a7, fail
	li sp, 0x201fa
	bne sp, s2, fail
	li sp, 0x3fffc
	bne sp, s3, fail
	li sp, 0x200fc
	bne sp, s4, fail
	li sp, 0x201fc
	bne sp, s5, fail
	li sp, 0x301f9
	bne sp, s6, fail
	li sp, 0x4fffb
	bne sp, s7, fail
	li sp, 0x300fb
	bne sp, s8, fail
	li sp, 0x301fb
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 174 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 84(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 96
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 174

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xffff
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x1ff7e
	bne sp, a0, fail
	li sp, 0x17ffe
	bne sp, a1, fail
	li sp, 0x58ec02d
	bne sp, a2, fail
	li sp, 0xffffffff99e86af5
	bne sp, a3, fail
	li sp, 0x1ff7e
	bne sp, a4, fail
	li sp, 0x17ffe
	bne sp, a5, fail
	li sp, 0x58ec02d
	bne sp, a6, fail
	li sp, 0xffffffff99e86af5
	bne sp, a7, fail
	li sp, 0x3fefc
	bne sp, s2, fail
	li sp, 0x2fffc
	bne sp, s3, fail
	li sp, 0xb1d805a
	bne sp, s4, fail
	li sp, 0x33d0d5ea
	bne sp, s5, fail
	li sp, 0x4fefb
	bne sp, s6, fail
	li sp, 0x3fffb
	bne sp, s7, fail
	li sp, 0xb1e8059
	bne sp, s8, fail
	li sp, 0x33d1d5e9
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 175 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 84(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 112
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 175

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xffff
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfffffffff045c4a9
	bne sp, a0, fail
	li sp, 0x46c06b90
	bne sp, a1, fail
	li sp, 0xffffffffc15f938e
	bne sp, a2, fail
	li sp, 0x5274f521
	bne sp, a3, fail
	li sp, 0xfffffffff045c4a9
	bne sp, a4, fail
	li sp, 0x46c06b90
	bne sp, a5, fail
	li sp, 0xffffffffc15f938e
	bne sp, a6, fail
	li sp, 0x5274f521
	bne sp, a7, fail
	li sp, 0xffffffffe08b8952
	bne sp, s2, fail
	li sp, 0xffffffff8d80d720
	bne sp, s3, fail
	li sp, 0xffffffff82bf271c
	bne sp, s4, fail
	li sp, 0xffffffffa4e9ea42
	bne sp, s5, fail
	li sp, 0xffffffffe08c8951
	bne sp, s6, fail
	li sp, 0xffffffff8d81d71f
	bne sp, s7, fail
	li sp, 0xffffffff82c0271b
	bne sp, s8, fail
	li sp, 0xffffffffa4eaea41
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 176 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 88(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 0
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 176

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 127
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 127
	bne sp, a0, fail
	ori sp, zero, 255
	bne sp, a1, fail
	li sp, 0xffff
	bne sp, a2, fail
	li sp, 0xff7f
	bne sp, a3, fail
	ori sp, zero, 127
	bne sp, a4, fail
	ori sp, zero, 255
	bne sp, a5, fail
	li sp, 0xffff
	bne sp, a6, fail
	li sp, 0xff7f
	bne sp, a7, fail
	ori sp, zero, 254
	bne sp, s2, fail
	ori sp, zero, 510
	bne sp, s3, fail
	li sp, 0x1fffe
	bne sp, s4, fail
	li sp, 0x1fefe
	bne sp, s5, fail
	ori sp, zero, 381
	bne sp, s6, fail
	ori sp, zero, 637
	bne sp, s7, fail
	li sp, 0x2007d
	bne sp, s8, fail
	li sp, 0x1ff7d
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 177 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 88(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 16
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 177

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 127
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x807f
	bne sp, a0, fail
	ori sp, zero, 128
	bne sp, a1, fail
	li sp, 0xff80
	bne sp, a2, fail
	ori sp, zero, 129
	bne sp, a3, fail
	li sp, 0x807f
	bne sp, a4, fail
	ori sp, zero, 128
	bne sp, a5, fail
	li sp, 0xff80
	bne sp, a6, fail
	ori sp, zero, 129
	bne sp, a7, fail
	li sp, 0x100fe
	bne sp, s2, fail
	ori sp, zero, 256
	bne sp, s3, fail
	li sp, 0x1ff00
	bne sp, s4, fail
	ori sp, zero, 258
	bne sp, s5, fail
	li sp, 0x1017d
	bne sp, s6, fail
	ori sp, zero, 383
	bne sp, s7, fail
	li sp, 0x1ff7f
	bne sp, s8, fail
	ori sp, zero, 385
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 178 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 88(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 32
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 178

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 127
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 130
	bne sp, a0, fail
	ori sp, zero, 134
	bne sp, a1, fail
	ori sp, zero, 135
	bne sp, a2, fail
	ori sp, zero, 141
	bne sp, a3, fail
	ori sp, zero, 130
	bne sp, a4, fail
	ori sp, zero, 134
	bne sp, a5, fail
	ori sp, zero, 135
	bne sp, a6, fail
	ori sp, zero, 141
	bne sp, a7, fail
	ori sp, zero, 260
	bne sp, s2, fail
	ori sp, zero, 268
	bne sp, s3, fail
	ori sp, zero, 270
	bne sp, s4, fail
	ori sp, zero, 282
	bne sp, s5, fail
	ori sp, zero, 387
	bne sp, s6, fail
	ori sp, zero, 395
	bne sp, s7, fail
	ori sp, zero, 397
	bne sp, s8, fail
	ori sp, zero, 409
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 179 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 88(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 48
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 179

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 127
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 142
	bne sp, a0, fail
	li sp, 0x1006f
	bne sp, a1, fail
	li sp, 0x10070
	bne sp, a2, fail
	li sp, 0x10076
	bne sp, a3, fail
	ori sp, zero, 142
	bne sp, a4, fail
	li sp, 0x1006f
	bne sp, a5, fail
	li sp, 0x10070
	bne sp, a6, fail
	li sp, 0x10076
	bne sp, a7, fail
	ori sp, zero, 284
	bne sp, s2, fail
	li sp, 0x200de
	bne sp, s3, fail
	li sp, 0x200e0
	bne sp, s4, fail
	li sp, 0x200ec
	bne sp, s5, fail
	ori sp, zero, 411
	bne sp, s6, fail
	li sp, 0x2015d
	bne sp, s7, fail
	li sp, 0x2015f
	bne sp, s8, fail
	li sp, 0x2016b
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 180 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 88(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 64
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 180

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 127
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x10077
	bne sp, a0, fail
	li sp, 0x1007b
	bne sp, a1, fail
	li sp, 0x1007c
	bne sp, a2, fail
	li sp, 0x1007d
	bne sp, a3, fail
	li sp, 0x10077
	bne sp, a4, fail
	li sp, 0x1007b
	bne sp, a5, fail
	li sp, 0x1007c
	bne sp, a6, fail
	li sp, 0x1007d
	bne sp, a7, fail
	li sp, 0x200ee
	bne sp, s2, fail
	li sp, 0x200f6
	bne sp, s3, fail
	li sp, 0x200f8
	bne sp, s4, fail
	li sp, 0x200fa
	bne sp, s5, fail
	li sp, 0x2016d
	bne sp, s6, fail
	li sp, 0x20175
	bne sp, s7, fail
	li sp, 0x20177
	bne sp, s8, fail
	li sp, 0x20179
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 181 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 88(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 80
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 181

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 127
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 381
	bne sp, a0, fail
	li sp, 0x1007e
	bne sp, a1, fail
	ori sp, zero, 254
	bne sp, a2, fail
	ori sp, zero, 382
	bne sp, a3, fail
	ori sp, zero, 381
	bne sp, a4, fail
	li sp, 0x1007e
	bne sp, a5, fail
	ori sp, zero, 254
	bne sp, a6, fail
	ori sp, zero, 382
	bne sp, a7, fail
	ori sp, zero, 762
	bne sp, s2, fail
	li sp, 0x200fc
	bne sp, s3, fail
	ori sp, zero, 508
	bne sp, s4, fail
	ori sp, zero, 764
	bne sp, s5, fail
	ori sp, zero, 889
	bne sp, s6, fail
	li sp, 0x2017b
	bne sp, s7, fail
	ori sp, zero, 635
	bne sp, s8, fail
	ori sp, zero, 891
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 182 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 88(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 96
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 182

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 127
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfffe
	bne sp, a0, fail
	li sp, 0x807e
	bne sp, a1, fail
	li sp, 0x58dc0ad
	bne sp, a2, fail
	li sp, 0xffffffff99e76b75
	bne sp, a3, fail
	li sp, 0xfffe
	bne sp, a4, fail
	li sp, 0x807e
	bne sp, a5, fail
	li sp, 0x58dc0ad
	bne sp, a6, fail
	li sp, 0xffffffff99e76b75
	bne sp, a7, fail
	li sp, 0x1fffc
	bne sp, s2, fail
	li sp, 0x100fc
	bne sp, s3, fail
	li sp, 0xb1b815a
	bne sp, s4, fail
	li sp, 0x33ced6ea
	bne sp, s5, fail
	li sp, 0x2007b
	bne sp, s6, fail
	li sp, 0x1017b
	bne sp, s7, fail
	li sp, 0xb1b81d9
	bne sp, s8, fail
	li sp, 0x33ced769
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 183 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 88(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 112
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 183

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 127
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfffffffff044c529
	bne sp, a0, fail
	li sp, 0x46bf6c10
	bne sp, a1, fail
	li sp, 0xffffffffc15e940e
	bne sp, a2, fail
	li sp, 0x5273f5a1
	bne sp, a3, fail
	li sp, 0xfffffffff044c529
	bne sp, a4, fail
	li sp, 0x46bf6c10
	bne sp, a5, fail
	li sp, 0xffffffffc15e940e
	bne sp, a6, fail
	li sp, 0x5273f5a1
	bne sp, a7, fail
	li sp, 0xffffffffe0898a52
	bne sp, s2, fail
	li sp, 0xffffffff8d7ed820
	bne sp, s3, fail
	li sp, 0xffffffff82bd281c
	bne sp, s4, fail
	li sp, 0xffffffffa4e7eb42
	bne sp, s5, fail
	li sp, 0xffffffffe0898ad1
	bne sp, s6, fail
	li sp, 0xffffffff8d7ed89f
	bne sp, s7, fail
	li sp, 0xffffffff82bd289b
	bne sp, s8, fail
	li sp, 0xffffffffa4e7ebc1
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 184 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 92(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 0
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 184

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 255
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 255
	bne sp, a0, fail
	ori sp, zero, 383
	bne sp, a1, fail
	li sp, 0x1007f
	bne sp, a2, fail
	li sp, 0xffff
	bne sp, a3, fail
	ori sp, zero, 255
	bne sp, a4, fail
	ori sp, zero, 383
	bne sp, a5, fail
	li sp, 0x1007f
	bne sp, a6, fail
	li sp, 0xffff
	bne sp, a7, fail
	ori sp, zero, 510
	bne sp, s2, fail
	ori sp, zero, 766
	bne sp, s3, fail
	li sp, 0x200fe
	bne sp, s4, fail
	li sp, 0x1fffe
	bne sp, s5, fail
	ori sp, zero, 765
	bne sp, s6, fail
	ori sp, zero, 1021
	bne sp, s7, fail
	li sp, 0x201fd
	bne sp, s8, fail
	li sp, 0x200fd
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 185 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 92(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 16
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 185

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 255
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x80ff
	bne sp, a0, fail
	ori sp, zero, 256
	bne sp, a1, fail
	li sp, 0x10000
	bne sp, a2, fail
	ori sp, zero, 257
	bne sp, a3, fail
	li sp, 0x80ff
	bne sp, a4, fail
	ori sp, zero, 256
	bne sp, a5, fail
	li sp, 0x10000
	bne sp, a6, fail
	ori sp, zero, 257
	bne sp, a7, fail
	li sp, 0x101fe
	bne sp, s2, fail
	ori sp, zero, 512
	bne sp, s3, fail
	li sp, 0x20000
	bne sp, s4, fail
	ori sp, zero, 514
	bne sp, s5, fail
	li sp, 0x102fd
	bne sp, s6, fail
	ori sp, zero, 767
	bne sp, s7, fail
	li sp, 0x200ff
	bne sp, s8, fail
	ori sp, zero, 769
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 186 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 92(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 32
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 186

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 255
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 258
	bne sp, a0, fail
	ori sp, zero, 262
	bne sp, a1, fail
	ori sp, zero, 263
	bne sp, a2, fail
	ori sp, zero, 269
	bne sp, a3, fail
	ori sp, zero, 258
	bne sp, a4, fail
	ori sp, zero, 262
	bne sp, a5, fail
	ori sp, zero, 263
	bne sp, a6, fail
	ori sp, zero, 269
	bne sp, a7, fail
	ori sp, zero, 516
	bne sp, s2, fail
	ori sp, zero, 524
	bne sp, s3, fail
	ori sp, zero, 526
	bne sp, s4, fail
	ori sp, zero, 538
	bne sp, s5, fail
	ori sp, zero, 771
	bne sp, s6, fail
	ori sp, zero, 779
	bne sp, s7, fail
	ori sp, zero, 781
	bne sp, s8, fail
	ori sp, zero, 793
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 187 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 92(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 48
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 187

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 255
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 270
	bne sp, a0, fail
	li sp, 0x100ef
	bne sp, a1, fail
	li sp, 0x100f0
	bne sp, a2, fail
	li sp, 0x100f6
	bne sp, a3, fail
	ori sp, zero, 270
	bne sp, a4, fail
	li sp, 0x100ef
	bne sp, a5, fail
	li sp, 0x100f0
	bne sp, a6, fail
	li sp, 0x100f6
	bne sp, a7, fail
	ori sp, zero, 540
	bne sp, s2, fail
	li sp, 0x201de
	bne sp, s3, fail
	li sp, 0x201e0
	bne sp, s4, fail
	li sp, 0x201ec
	bne sp, s5, fail
	ori sp, zero, 795
	bne sp, s6, fail
	li sp, 0x202dd
	bne sp, s7, fail
	li sp, 0x202df
	bne sp, s8, fail
	li sp, 0x202eb
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 188 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 92(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 64
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 188

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 255
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x100f7
	bne sp, a0, fail
	li sp, 0x100fb
	bne sp, a1, fail
	li sp, 0x100fc
	bne sp, a2, fail
	li sp, 0x100fd
	bne sp, a3, fail
	li sp, 0x100f7
	bne sp, a4, fail
	li sp, 0x100fb
	bne sp, a5, fail
	li sp, 0x100fc
	bne sp, a6, fail
	li sp, 0x100fd
	bne sp, a7, fail
	li sp, 0x201ee
	bne sp, s2, fail
	li sp, 0x201f6
	bne sp, s3, fail
	li sp, 0x201f8
	bne sp, s4, fail
	li sp, 0x201fa
	bne sp, s5, fail
	li sp, 0x202ed
	bne sp, s6, fail
	li sp, 0x202f5
	bne sp, s7, fail
	li sp, 0x202f7
	bne sp, s8, fail
	li sp, 0x202f9
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 189 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 92(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 80
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 189

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 255
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 509
	bne sp, a0, fail
	li sp, 0x100fe
	bne sp, a1, fail
	ori sp, zero, 382
	bne sp, a2, fail
	ori sp, zero, 510
	bne sp, a3, fail
	ori sp, zero, 509
	bne sp, a4, fail
	li sp, 0x100fe
	bne sp, a5, fail
	ori sp, zero, 382
	bne sp, a6, fail
	ori sp, zero, 510
	bne sp, a7, fail
	ori sp, zero, 1018
	bne sp, s2, fail
	li sp, 0x201fc
	bne sp, s3, fail
	ori sp, zero, 764
	bne sp, s4, fail
	ori sp, zero, 1020
	bne sp, s5, fail
	ori sp, zero, 1273
	bne sp, s6, fail
	li sp, 0x202fb
	bne sp, s7, fail
	ori sp, zero, 1019
	bne sp, s8, fail
	ori sp, zero, 1275
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 190 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 92(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 96
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 190

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 255
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x1007e
	bne sp, a0, fail
	li sp, 0x80fe
	bne sp, a1, fail
	li sp, 0x58dc12d
	bne sp, a2, fail
	li sp, 0xffffffff99e76bf5
	bne sp, a3, fail
	li sp, 0x1007e
	bne sp, a4, fail
	li sp, 0x80fe
	bne sp, a5, fail
	li sp, 0x58dc12d
	bne sp, a6, fail
	li sp, 0xffffffff99e76bf5
	bne sp, a7, fail
	li sp, 0x200fc
	bne sp, s2, fail
	li sp, 0x101fc
	bne sp, s3, fail
	li sp, 0xb1b825a
	bne sp, s4, fail
	li sp, 0x33ced7ea
	bne sp, s5, fail
	li sp, 0x201fb
	bne sp, s6, fail
	li sp, 0x102fb
	bne sp, s7, fail
	li sp, 0xb1b8359
	bne sp, s8, fail
	li sp, 0x33ced8e9
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 191 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 92(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 112
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 191

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 255
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfffffffff044c5a9
	bne sp, a0, fail
	li sp, 0x46bf6c90
	bne sp, a1, fail
	li sp, 0xffffffffc15e948e
	bne sp, a2, fail
	li sp, 0x5273f621
	bne sp, a3, fail
	li sp, 0xfffffffff044c5a9
	bne sp, a4, fail
	li sp, 0x46bf6c90
	bne sp, a5, fail
	li sp, 0xffffffffc15e948e
	bne sp, a6, fail
	li sp, 0x5273f621
	bne sp, a7, fail
	li sp, 0xffffffffe0898b52
	bne sp, s2, fail
	li sp, 0xffffffff8d7ed920
	bne sp, s3, fail
	li sp, 0xffffffff82bd291c
	bne sp, s4, fail
	li sp, 0xffffffffa4e7ec42
	bne sp, s5, fail
	li sp, 0xffffffffe0898c51
	bne sp, s6, fail
	li sp, 0xffffffff8d7eda1f
	bne sp, s7, fail
	li sp, 0xffffffff82bd2a1b
	bne sp, s8, fail
	li sp, 0xffffffffa4e7ed41
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 192 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 96(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 0
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 192

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xff7f
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xff7f
	bne sp, a0, fail
	li sp, 0xffff
	bne sp, a1, fail
	li sp, 0x1feff
	bne sp, a2, fail
	li sp, 0x1fe7f
	bne sp, a3, fail
	li sp, 0xff7f
	bne sp, a4, fail
	li sp, 0xffff
	bne sp, a5, fail
	li sp, 0x1feff
	bne sp, a6, fail
	li sp, 0x1fe7f
	bne sp, a7, fail
	li sp, 0x1fefe
	bne sp, s2, fail
	li sp, 0x1fffe
	bne sp, s3, fail
	li sp, 0x3fdfe
	bne sp, s4, fail
	li sp, 0x3fcfe
	bne sp, s5, fail
	li sp, 0x2fe7d
	bne sp, s6, fail
	li sp, 0x2ff7d
	bne sp, s7, fail
	li sp, 0x4fd7d
	bne sp, s8, fail
	li sp, 0x4fc7d
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 193 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 96(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 16
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 193

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xff7f
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x17f7f
	bne sp, a0, fail
	li sp, 0xff80
	bne sp, a1, fail
	li sp, 0x1fe80
	bne sp, a2, fail
	li sp, 0xff81
	bne sp, a3, fail
	li sp, 0x17f7f
	bne sp, a4, fail
	li sp, 0xff80
	bne sp, a5, fail
	li sp, 0x1fe80
	bne sp, a6, fail
	li sp, 0xff81
	bne sp, a7, fail
	li sp, 0x2fefe
	bne sp, s2, fail
	li sp, 0x1ff00
	bne sp, s3, fail
	li sp, 0x3fd00
	bne sp, s4, fail
	li sp, 0x1ff02
	bne sp, s5, fail
	li sp, 0x3fe7d
	bne sp, s6, fail
	li sp, 0x2fe7f
	bne sp, s7, fail
	li sp, 0x4fc7f
	bne sp, s8, fail
	li sp, 0x2fe81
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 194 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 96(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 32
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 194

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xff7f
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xff82
	bne sp, a0, fail
	li sp, 0xff86
	bne sp, a1, fail
	li sp, 0xff87
	bne sp, a2, fail
	li sp, 0xff8d
	bne sp, a3, fail
	li sp, 0xff82
	bne sp, a4, fail
	li sp, 0xff86
	bne sp, a5, fail
	li sp, 0xff87
	bne sp, a6, fail
	li sp, 0xff8d
	bne sp, a7, fail
	li sp, 0x1ff04
	bne sp, s2, fail
	li sp, 0x1ff0c
	bne sp, s3, fail
	li sp, 0x1ff0e
	bne sp, s4, fail
	li sp, 0x1ff1a
	bne sp, s5, fail
	li sp, 0x2fe83
	bne sp, s6, fail
	li sp, 0x2fe8b
	bne sp, s7, fail
	li sp, 0x2fe8d
	bne sp, s8, fail
	li sp, 0x2fe99
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 195 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 96(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 48
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 195

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xff7f
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xff8e
	bne sp, a0, fail
	li sp, 0x1ff6f
	bne sp, a1, fail
	li sp, 0x1ff70
	bne sp, a2, fail
	li sp, 0x1ff76
	bne sp, a3, fail
	li sp, 0xff8e
	bne sp, a4, fail
	li sp, 0x1ff6f
	bne sp, a5, fail
	li sp, 0x1ff70
	bne sp, a6, fail
	li sp, 0x1ff76
	bne sp, a7, fail
	li sp, 0x1ff1c
	bne sp, s2, fail
	li sp, 0x3fede
	bne sp, s3, fail
	li sp, 0x3fee0
	bne sp, s4, fail
	li sp, 0x3feec
	bne sp, s5, fail
	li sp, 0x2fe9b
	bne sp, s6, fail
	li sp, 0x4fe5d
	bne sp, s7, fail
	li sp, 0x4fe5f
	bne sp, s8, fail
	li sp, 0x4fe6b
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 196 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 96(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 64
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 196

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xff7f
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x1ff77
	bne sp, a0, fail
	li sp, 0x1ff7b
	bne sp, a1, fail
	li sp, 0x1ff7c
	bne sp, a2, fail
	li sp, 0x1ff7d
	bne sp, a3, fail
	li sp, 0x1ff77
	bne sp, a4, fail
	li sp, 0x1ff7b
	bne sp, a5, fail
	li sp, 0x1ff7c
	bne sp, a6, fail
	li sp, 0x1ff7d
	bne sp, a7, fail
	li sp, 0x3feee
	bne sp, s2, fail
	li sp, 0x3fef6
	bne sp, s3, fail
	li sp, 0x3fef8
	bne sp, s4, fail
	li sp, 0x3fefa
	bne sp, s5, fail
	li sp, 0x4fe6d
	bne sp, s6, fail
	li sp, 0x4fe75
	bne sp, s7, fail
	li sp, 0x4fe77
	bne sp, s8, fail
	li sp, 0x4fe79
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 197 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 96(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 80
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 197

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xff7f
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x1007d
	bne sp, a0, fail
	li sp, 0x1ff7e
	bne sp, a1, fail
	li sp, 0xfffe
	bne sp, a2, fail
	li sp, 0x1007e
	bne sp, a3, fail
	li sp, 0x1007d
	bne sp, a4, fail
	li sp, 0x1ff7e
	bne sp, a5, fail
	li sp, 0xfffe
	bne sp, a6, fail
	li sp, 0x1007e
	bne sp, a7, fail
	li sp, 0x200fa
	bne sp, s2, fail
	li sp, 0x3fefc
	bne sp, s3, fail
	li sp, 0x1fffc
	bne sp, s4, fail
	li sp, 0x200fc
	bne sp, s5, fail
	li sp, 0x30079
	bne sp, s6, fail
	li sp, 0x4fe7b
	bne sp, s7, fail
	li sp, 0x2ff7b
	bne sp, s8, fail
	li sp, 0x3007b
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 198 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 96(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 96
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 198

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xff7f
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x1fefe
	bne sp, a0, fail
	li sp, 0x17f7e
	bne sp, a1, fail
	li sp, 0x58ebfad
	bne sp, a2, fail
	li sp, 0xffffffff99e86a75
	bne sp, a3, fail
	li sp, 0x1fefe
	bne sp, a4, fail
	li sp, 0x17f7e
	bne sp, a5, fail
	li sp, 0x58ebfad
	bne sp, a6, fail
	li sp, 0xffffffff99e86a75
	bne sp, a7, fail
	li sp, 0x3fdfc
	bne sp, s2, fail
	li sp, 0x2fefc
	bne sp, s3, fail
	li sp, 0xb1d7f5a
	bne sp, s4, fail
	li sp, 0x33d0d4ea
	bne sp, s5, fail
	li sp, 0x4fd7b
	bne sp, s6, fail
	li sp, 0x3fe7b
	bne sp, s7, fail
	li sp, 0xb1e7ed9
	bne sp, s8, fail
	li sp, 0x33d1d469
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 199 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 96(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 112
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 199

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xff7f
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfffffffff045c429
	bne sp, a0, fail
	li sp, 0x46c06b10
	bne sp, a1, fail
	li sp, 0xffffffffc15f930e
	bne sp, a2, fail
	li sp, 0x5274f4a1
	bne sp, a3, fail
	li sp, 0xfffffffff045c429
	bne sp, a4, fail
	li sp, 0x46c06b10
	bne sp, a5, fail
	li sp, 0xffffffffc15f930e
	bne sp, a6, fail
	li sp, 0x5274f4a1
	bne sp, a7, fail
	li sp, 0xffffffffe08b8852
	bne sp, s2, fail
	li sp, 0xffffffff8d80d620
	bne sp, s3, fail
	li sp, 0xffffffff82bf261c
	bne sp, s4, fail
	li sp, 0xffffffffa4e9e942
	bne sp, s5, fail
	li sp, 0xffffffffe08c87d1
	bne sp, s6, fail
	li sp, 0xffffffff8d81d59f
	bne sp, s7, fail
	li sp, 0xffffffff82c0259b
	bne sp, s8, fail
	li sp, 0xffffffffa4eae8c1
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 200 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 100(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 0
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 200

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x7fff
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x7fff
	bne sp, a0, fail
	li sp, 0x807f
	bne sp, a1, fail
	li sp, 0x17f7f
	bne sp, a2, fail
	li sp, 0x17eff
	bne sp, a3, fail
	li sp, 0x7fff
	bne sp, a4, fail
	li sp, 0x807f
	bne sp, a5, fail
	li sp, 0x17f7f
	bne sp, a6, fail
	li sp, 0x17eff
	bne sp, a7, fail
	li sp, 0xfffe
	bne sp, s2, fail
	li sp, 0x100fe
	bne sp, s3, fail
	li sp, 0x2fefe
	bne sp, s4, fail
	li sp, 0x2fdfe
	bne sp, s5, fail
	li sp, 0x17ffd
	bne sp, s6, fail
	li sp, 0x180fd
	bne sp, s7, fail
	li sp, 0x37efd
	bne sp, s8, fail
	li sp, 0x37dfd
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 201 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 100(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 16
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 201

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x7fff
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffff
	bne sp, a0, fail
	li sp, 0x8000
	bne sp, a1, fail
	li sp, 0x17f00
	bne sp, a2, fail
	li sp, 0x8001
	bne sp, a3, fail
	li sp, 0xffff
	bne sp, a4, fail
	li sp, 0x8000
	bne sp, a5, fail
	li sp, 0x17f00
	bne sp, a6, fail
	li sp, 0x8001
	bne sp, a7, fail
	li sp, 0x1fffe
	bne sp, s2, fail
	li sp, 0x10000
	bne sp, s3, fail
	li sp, 0x2fe00
	bne sp, s4, fail
	li sp, 0x10002
	bne sp, s5, fail
	li sp, 0x27ffd
	bne sp, s6, fail
	li sp, 0x17fff
	bne sp, s7, fail
	li sp, 0x37dff
	bne sp, s8, fail
	li sp, 0x18001
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 202 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 100(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 32
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 202

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x7fff
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x8002
	bne sp, a0, fail
	li sp, 0x8006
	bne sp, a1, fail
	li sp, 0x8007
	bne sp, a2, fail
	li sp, 0x800d
	bne sp, a3, fail
	li sp, 0x8002
	bne sp, a4, fail
	li sp, 0x8006
	bne sp, a5, fail
	li sp, 0x8007
	bne sp, a6, fail
	li sp, 0x800d
	bne sp, a7, fail
	li sp, 0x10004
	bne sp, s2, fail
	li sp, 0x1000c
	bne sp, s3, fail
	li sp, 0x1000e
	bne sp, s4, fail
	li sp, 0x1001a
	bne sp, s5, fail
	li sp, 0x18003
	bne sp, s6, fail
	li sp, 0x1800b
	bne sp, s7, fail
	li sp, 0x1800d
	bne sp, s8, fail
	li sp, 0x18019
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 203 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 100(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 48
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 203

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x7fff
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x800e
	bne sp, a0, fail
	li sp, 0x17fef
	bne sp, a1, fail
	li sp, 0x17ff0
	bne sp, a2, fail
	li sp, 0x17ff6
	bne sp, a3, fail
	li sp, 0x800e
	bne sp, a4, fail
	li sp, 0x17fef
	bne sp, a5, fail
	li sp, 0x17ff0
	bne sp, a6, fail
	li sp, 0x17ff6
	bne sp, a7, fail
	li sp, 0x1001c
	bne sp, s2, fail
	li sp, 0x2ffde
	bne sp, s3, fail
	li sp, 0x2ffe0
	bne sp, s4, fail
	li sp, 0x2ffec
	bne sp, s5, fail
	li sp, 0x1801b
	bne sp, s6, fail
	li sp, 0x37fdd
	bne sp, s7, fail
	li sp, 0x37fdf
	bne sp, s8, fail
	li sp, 0x37feb
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 204 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 100(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 64
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 204

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x7fff
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x17ff7
	bne sp, a0, fail
	li sp, 0x17ffb
	bne sp, a1, fail
	li sp, 0x17ffc
	bne sp, a2, fail
	li sp, 0x17ffd
	bne sp, a3, fail
	li sp, 0x17ff7
	bne sp, a4, fail
	li sp, 0x17ffb
	bne sp, a5, fail
	li sp, 0x17ffc
	bne sp, a6, fail
	li sp, 0x17ffd
	bne sp, a7, fail
	li sp, 0x2ffee
	bne sp, s2, fail
	li sp, 0x2fff6
	bne sp, s3, fail
	li sp, 0x2fff8
	bne sp, s4, fail
	li sp, 0x2fffa
	bne sp, s5, fail
	li sp, 0x37fed
	bne sp, s6, fail
	li sp, 0x37ff5
	bne sp, s7, fail
	li sp, 0x37ff7
	bne sp, s8, fail
	li sp, 0x37ff9
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 205 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 100(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 80
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 205

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x7fff
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x80fd
	bne sp, a0, fail
	li sp, 0x17ffe
	bne sp, a1, fail
	li sp, 0x807e
	bne sp, a2, fail
	li sp, 0x80fe
	bne sp, a3, fail
	li sp, 0x80fd
	bne sp, a4, fail
	li sp, 0x17ffe
	bne sp, a5, fail
	li sp, 0x807e
	bne sp, a6, fail
	li sp, 0x80fe
	bne sp, a7, fail
	li sp, 0x101fa
	bne sp, s2, fail
	li sp, 0x2fffc
	bne sp, s3, fail
	li sp, 0x100fc
	bne sp, s4, fail
	li sp, 0x101fc
	bne sp, s5, fail
	li sp, 0x181f9
	bne sp, s6, fail
	li sp, 0x37ffb
	bne sp, s7, fail
	li sp, 0x180fb
	bne sp, s8, fail
	li sp, 0x181fb
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 206 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 100(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 96
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 206

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x7fff
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x17f7e
	bne sp, a0, fail
	li sp, 0xfffe
	bne sp, a1, fail
	li sp, 0x58e402d
	bne sp, a2, fail
	li sp, 0xffffffff99e7eaf5
	bne sp, a3, fail
	li sp, 0x17f7e
	bne sp, a4, fail
	li sp, 0xfffe
	bne sp, a5, fail
	li sp, 0x58e402d
	bne sp, a6, fail
	li sp, 0xffffffff99e7eaf5
	bne sp, a7, fail
	li sp, 0x2fefc
	bne sp, s2, fail
	li sp, 0x1fffc
	bne sp, s3, fail
	li sp, 0xb1c805a
	bne sp, s4, fail
	li sp, 0x33cfd5ea
	bne sp, s5, fail
	li sp, 0x37efb
	bne sp, s6, fail
	li sp, 0x27ffb
	bne sp, s7, fail
	li sp, 0xb1d0059
	bne sp, s8, fail
	li sp, 0x33d055e9
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 207 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 100(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 112
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 207

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x7fff
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfffffffff04544a9
	bne sp, a0, fail
	li sp, 0x46bfeb90
	bne sp, a1, fail
	li sp, 0xffffffffc15f138e
	bne sp, a2, fail
	li sp, 0x52747521
	bne sp, a3, fail
	li sp, 0xfffffffff04544a9
	bne sp, a4, fail
	li sp, 0x46bfeb90
	bne sp, a5, fail
	li sp, 0xffffffffc15f138e
	bne sp, a6, fail
	li sp, 0x52747521
	bne sp, a7, fail
	li sp, 0xffffffffe08a8952
	bne sp, s2, fail
	li sp, 0xffffffff8d7fd720
	bne sp, s3, fail
	li sp, 0xffffffff82be271c
	bne sp, s4, fail
	li sp, 0xffffffffa4e8ea42
	bne sp, s5, fail
	li sp, 0xffffffffe08b0951
	bne sp, s6, fail
	li sp, 0xffffffff8d80571f
	bne sp, s7, fail
	li sp, 0xffffffff82bea71b
	bne sp, s8, fail
	li sp, 0xffffffffa4e96a41
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 208 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 104(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 0
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 208

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x58dc02e
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x58dc02e
	bne sp, a0, fail
	li sp, 0x58dc0ae
	bne sp, a1, fail
	li sp, 0x58ebfae
	bne sp, a2, fail
	li sp, 0x58ebf2e
	bne sp, a3, fail
	li sp, 0x58dc02e
	bne sp, a4, fail
	li sp, 0x58dc0ae
	bne sp, a5, fail
	li sp, 0x58ebfae
	bne sp, a6, fail
	li sp, 0x58ebf2e
	bne sp, a7, fail
	li sp, 0xb1b805c
	bne sp, s2, fail
	li sp, 0xb1b815c
	bne sp, s3, fail
	li sp, 0xb1d7f5c
	bne sp, s4, fail
	li sp, 0xb1d7e5c
	bne sp, s5, fail
	li sp, 0x10a9408a
	bne sp, s6, fail
	li sp, 0x10a9418a
	bne sp, s7, fail
	li sp, 0x10ab3f8a
	bne sp, s8, fail
	li sp, 0x10ab3e8a
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 209 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 104(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 16
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 209

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x58dc02e
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x58e402e
	bne sp, a0, fail
	li sp, 0x58dc02f
	bne sp, a1, fail
	li sp, 0x58ebf2f
	bne sp, a2, fail
	li sp, 0x58dc030
	bne sp, a3, fail
	li sp, 0x58e402e
	bne sp, a4, fail
	li sp, 0x58dc02f
	bne sp, a5, fail
	li sp, 0x58ebf2f
	bne sp, a6, fail
	li sp, 0x58dc030
	bne sp, a7, fail
	li sp, 0xb1c805c
	bne sp, s2, fail
	li sp, 0xb1b805e
	bne sp, s3, fail
	li sp, 0xb1d7e5e
	bne sp, s4, fail
	li sp, 0xb1b8060
	bne sp, s5, fail
	li sp, 0x10aa408a
	bne sp, s6, fail
	li sp, 0x10a9408c
	bne sp, s7, fail
	li sp, 0x10ab3e8c
	bne sp, s8, fail
	li sp, 0x10a9408e
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 210 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 104(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 32
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 210

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x58dc02e
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x58dc031
	bne sp, a0, fail
	li sp, 0x58dc035
	bne sp, a1, fail
	li sp, 0x58dc036
	bne sp, a2, fail
	li sp, 0x58dc03c
	bne sp, a3, fail
	li sp, 0x58dc031
	bne sp, a4, fail
	li sp, 0x58dc035
	bne sp, a5, fail
	li sp, 0x58dc036
	bne sp, a6, fail
	li sp, 0x58dc03c
	bne sp, a7, fail
	li sp, 0xb1b8062
	bne sp, s2, fail
	li sp, 0xb1b806a
	bne sp, s3, fail
	li sp, 0xb1b806c
	bne sp, s4, fail
	li sp, 0xb1b8078
	bne sp, s5, fail
	li sp, 0x10a94090
	bne sp, s6, fail
	li sp, 0x10a94098
	bne sp, s7, fail
	li sp, 0x10a9409a
	bne sp, s8, fail
	li sp, 0x10a940a6
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 211 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 104(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 48
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 211

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x58dc02e
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x58dc03d
	bne sp, a0, fail
	li sp, 0x58ec01e
	bne sp, a1, fail
	li sp, 0x58ec01f
	bne sp, a2, fail
	li sp, 0x58ec025
	bne sp, a3, fail
	li sp, 0x58dc03d
	bne sp, a4, fail
	li sp, 0x58ec01e
	bne sp, a5, fail
	li sp, 0x58ec01f
	bne sp, a6, fail
	li sp, 0x58ec025
	bne sp, a7, fail
	li sp, 0xb1b807a
	bne sp, s2, fail
	li sp, 0xb1d803c
	bne sp, s3, fail
	li sp, 0xb1d803e
	bne sp, s4, fail
	li sp, 0xb1d804a
	bne sp, s5, fail
	li sp, 0x10a940a8
	bne sp, s6, fail
	li sp, 0x10ab406a
	bne sp, s7, fail
	li sp, 0x10ab406c
	bne sp, s8, fail
	li sp, 0x10ab4078
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 212 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 104(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 64
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 212

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x58dc02e
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x58ec026
	bne sp, a0, fail
	li sp, 0x58ec02a
	bne sp, a1, fail
	li sp, 0x58ec02b
	bne sp, a2, fail
	li sp, 0x58ec02c
	bne sp, a3, fail
	li sp, 0x58ec026
	bne sp, a4, fail
	li sp, 0x58ec02a
	bne sp, a5, fail
	li sp, 0x58ec02b
	bne sp, a6, fail
	li sp, 0x58ec02c
	bne sp, a7, fail
	li sp, 0xb1d804c
	bne sp, s2, fail
	li sp, 0xb1d8054
	bne sp, s3, fail
	li sp, 0xb1d8056
	bne sp, s4, fail
	li sp, 0xb1d8058
	bne sp, s5, fail
	li sp, 0x10ab407a
	bne sp, s6, fail
	li sp, 0x10ab4082
	bne sp, s7, fail
	li sp, 0x10ab4084
	bne sp, s8, fail
	li sp, 0x10ab4086
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 213 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 104(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 80
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 213

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x58dc02e
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x58dc12c
	bne sp, a0, fail
	li sp, 0x58ec02d
	bne sp, a1, fail
	li sp, 0x58dc0ad
	bne sp, a2, fail
	li sp, 0x58dc12d
	bne sp, a3, fail
	li sp, 0x58dc12c
	bne sp, a4, fail
	li sp, 0x58ec02d
	bne sp, a5, fail
	li sp, 0x58dc0ad
	bne sp, a6, fail
	li sp, 0x58dc12d
	bne sp, a7, fail
	li sp, 0xb1b8258
	bne sp, s2, fail
	li sp, 0xb1d805a
	bne sp, s3, fail
	li sp, 0xb1b815a
	bne sp, s4, fail
	li sp, 0xb1b825a
	bne sp, s5, fail
	li sp, 0x10a94286
	bne sp, s6, fail
	li sp, 0x10ab4088
	bne sp, s7, fail
	li sp, 0x10a94188
	bne sp, s8, fail
	li sp, 0x10a94288
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 214 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 104(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 96
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 214

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x58dc02e
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x58ebfad
	bne sp, a0, fail
	li sp, 0x58e402d
	bne sp, a1, fail
	li sp, 0xb1b805c
	bne sp, a2, fail
	li sp, 0xffffffff9f752b24
	bne sp, a3, fail
	li sp, 0x58ebfad
	bne sp, a4, fail
	li sp, 0x58e402d
	bne sp, a5, fail
	li sp, 0xb1b805c
	bne sp, a6, fail
	li sp, 0xffffffff9f752b24
	bne sp, a7, fail
	li sp, 0xb1d7f5a
	bne sp, s2, fail
	li sp, 0xb1c805a
	bne sp, s3, fail
	li sp, 0x163700b8
	bne sp, s4, fail
	li sp, 0x3eea5648
	bne sp, s5, fail
	li sp, 0x10ab3f88
	bne sp, s6, fail
	li sp, 0x10aa4088
	bne sp, s7, fail
	li sp, 0x1bc4c0e6
	bne sp, s8, fail
	li sp, 0x44781676
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 215 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 104(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 112
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 215

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x58dc02e
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfffffffff5d284d8
	bne sp, a0, fail
	li sp, 0x4c4d2bbf
	bne sp, a1, fail
	li sp, 0xffffffffc6ec53bd
	bne sp, a2, fail
	li sp, 0x5801b550
	bne sp, a3, fail
	li sp, 0xfffffffff5d284d8
	bne sp, a4, fail
	li sp, 0x4c4d2bbf
	bne sp, a5, fail
	li sp, 0xffffffffc6ec53bd
	bne sp, a6, fail
	li sp, 0x5801b550
	bne sp, a7, fail
	li sp, 0xffffffffeba509b0
	bne sp, s2, fail
	li sp, 0xffffffff989a577e
	bne sp, s3, fail
	li sp, 0xffffffff8dd8a77a
	bne sp, s4, fail
	li sp, 0xffffffffb0036aa0
	bne sp, s5, fail
	li sp, 0xfffffffff132c9de
	bne sp, s6, fail
	li sp, 0xffffffff9e2817ac
	bne sp, s7, fail
	li sp, 0xffffffff936667a8
	bne sp, s8, fail
	li sp, 0xffffffffb5912ace
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 216 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 108(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 0
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 216

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xffffffff99e76af6
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffff99e76af6
	bne sp, a0, fail
	li sp, 0xffffffff99e76b76
	bne sp, a1, fail
	li sp, 0xffffffff99e86a76
	bne sp, a2, fail
	li sp, 0xffffffff99e869f6
	bne sp, a3, fail
	li sp, 0xffffffff99e76af6
	bne sp, a4, fail
	li sp, 0xffffffff99e76b76
	bne sp, a5, fail
	li sp, 0xffffffff99e86a76
	bne sp, a6, fail
	li sp, 0xffffffff99e869f6
	bne sp, a7, fail
	li sp, 0x33ced5ec
	bne sp, s2, fail
	li sp, 0x33ced6ec
	bne sp, s3, fail
	li sp, 0x33d0d4ec
	bne sp, s4, fail
	li sp, 0x33d0d3ec
	bne sp, s5, fail
	li sp, 0xffffffffcdb640e2
	bne sp, s6, fail
	li sp, 0xffffffffcdb641e2
	bne sp, s7, fail
	li sp, 0xffffffffcdb83fe2
	bne sp, s8, fail
	li sp, 0xffffffffcdb83ee2
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 217 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 108(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 16
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 217

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xffffffff99e76af6
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffff99e7eaf6
	bne sp, a0, fail
	li sp, 0xffffffff99e76af7
	bne sp, a1, fail
	li sp, 0xffffffff99e869f7
	bne sp, a2, fail
	li sp, 0xffffffff99e76af8
	bne sp, a3, fail
	li sp, 0xffffffff99e7eaf6
	bne sp, a4, fail
	li sp, 0xffffffff99e76af7
	bne sp, a5, fail
	li sp, 0xffffffff99e869f7
	bne sp, a6, fail
	li sp, 0xffffffff99e76af8
	bne sp, a7, fail
	li sp, 0x33cfd5ec
	bne sp, s2, fail
	li sp, 0x33ced5ee
	bne sp, s3, fail
	li sp, 0x33d0d3ee
	bne sp, s4, fail
	li sp, 0x33ced5f0
	bne sp, s5, fail
	li sp, 0xffffffffcdb740e2
	bne sp, s6, fail
	li sp, 0xffffffffcdb640e4
	bne sp, s7, fail
	li sp, 0xffffffffcdb83ee4
	bne sp, s8, fail
	li sp, 0xffffffffcdb640e6
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 218 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 108(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 32
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 218

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xffffffff99e76af6
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffff99e76af9
	bne sp, a0, fail
	li sp, 0xffffffff99e76afd
	bne sp, a1, fail
	li sp, 0xffffffff99e76afe
	bne sp, a2, fail
	li sp, 0xffffffff99e76b04
	bne sp, a3, fail
	li sp, 0xffffffff99e76af9
	bne sp, a4, fail
	li sp, 0xffffffff99e76afd
	bne sp, a5, fail
	li sp, 0xffffffff99e76afe
	bne sp, a6, fail
	li sp, 0xffffffff99e76b04
	bne sp, a7, fail
	li sp, 0x33ced5f2
	bne sp, s2, fail
	li sp, 0x33ced5fa
	bne sp, s3, fail
	li sp, 0x33ced5fc
	bne sp, s4, fail
	li sp, 0x33ced608
	bne sp, s5, fail
	li sp, 0xffffffffcdb640e8
	bne sp, s6, fail
	li sp, 0xffffffffcdb640f0
	bne sp, s7, fail
	li sp, 0xffffffffcdb640f2
	bne sp, s8, fail
	li sp, 0xffffffffcdb640fe
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 219 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 108(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 48
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 219

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xffffffff99e76af6
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffff99e76b05
	bne sp, a0, fail
	li sp, 0xffffffff99e86ae6
	bne sp, a1, fail
	li sp, 0xffffffff99e86ae7
	bne sp, a2, fail
	li sp, 0xffffffff99e86aed
	bne sp, a3, fail
	li sp, 0xffffffff99e76b05
	bne sp, a4, fail
	li sp, 0xffffffff99e86ae6
	bne sp, a5, fail
	li sp, 0xffffffff99e86ae7
	bne sp, a6, fail
	li sp, 0xffffffff99e86aed
	bne sp, a7, fail
	li sp, 0x33ced60a
	bne sp, s2, fail
	li sp, 0x33d0d5cc
	bne sp, s3, fail
	li sp, 0x33d0d5ce
	bne sp, s4, fail
	li sp, 0x33d0d5da
	bne sp, s5, fail
	li sp, 0xffffffffcdb64100
	bne sp, s6, fail
	li sp, 0xffffffffcdb840c2
	bne sp, s7, fail
	li sp, 0xffffffffcdb840c4
	bne sp, s8, fail
	li sp, 0xffffffffcdb840d0
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 220 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 108(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 64
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 220

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xffffffff99e76af6
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffff99e86aee
	bne sp, a0, fail
	li sp, 0xffffffff99e86af2
	bne sp, a1, fail
	li sp, 0xffffffff99e86af3
	bne sp, a2, fail
	li sp, 0xffffffff99e86af4
	bne sp, a3, fail
	li sp, 0xffffffff99e86aee
	bne sp, a4, fail
	li sp, 0xffffffff99e86af2
	bne sp, a5, fail
	li sp, 0xffffffff99e86af3
	bne sp, a6, fail
	li sp, 0xffffffff99e86af4
	bne sp, a7, fail
	li sp, 0x33d0d5dc
	bne sp, s2, fail
	li sp, 0x33d0d5e4
	bne sp, s3, fail
	li sp, 0x33d0d5e6
	bne sp, s4, fail
	li sp, 0x33d0d5e8
	bne sp, s5, fail
	li sp, 0xffffffffcdb840d2
	bne sp, s6, fail
	li sp, 0xffffffffcdb840da
	bne sp, s7, fail
	li sp, 0xffffffffcdb840dc
	bne sp, s8, fail
	li sp, 0xffffffffcdb840de
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 221 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 108(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 80
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 221

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xffffffff99e76af6
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffff99e76bf4
	bne sp, a0, fail
	li sp, 0xffffffff99e86af5
	bne sp, a1, fail
	li sp, 0xffffffff99e76b75
	bne sp, a2, fail
	li sp, 0xffffffff99e76bf5
	bne sp, a3, fail
	li sp, 0xffffffff99e76bf4
	bne sp, a4, fail
	li sp, 0xffffffff99e86af5
	bne sp, a5, fail
	li sp, 0xffffffff99e76b75
	bne sp, a6, fail
	li sp, 0xffffffff99e76bf5
	bne sp, a7, fail
	li sp, 0x33ced7e8
	bne sp, s2, fail
	li sp, 0x33d0d5ea
	bne sp, s3, fail
	li sp, 0x33ced6ea
	bne sp, s4, fail
	li sp, 0x33ced7ea
	bne sp, s5, fail
	li sp, 0xffffffffcdb642de
	bne sp, s6, fail
	li sp, 0xffffffffcdb840e0
	bne sp, s7, fail
	li sp, 0xffffffffcdb641e0
	bne sp, s8, fail
	li sp, 0xffffffffcdb642e0
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 222 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 108(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 96
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 222

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xffffffff99e76af6
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffff99e86a75
	bne sp, a0, fail
	li sp, 0xffffffff99e7eaf5
	bne sp, a1, fail
	li sp, 0xffffffff9f752b24
	bne sp, a2, fail
	li sp, 0x33ced5ec
	bne sp, a3, fail
	li sp, 0xffffffff99e86a75
	bne sp, a4, fail
	li sp, 0xffffffff99e7eaf5
	bne sp, a5, fail
	li sp, 0xffffffff9f752b24
	bne sp, a6, fail
	li sp, 0x33ced5ec
	bne sp, a7, fail
	li sp, 0x33d0d4ea
	bne sp, s2, fail
	li sp, 0x33cfd5ea
	bne sp, s3, fail
	li sp, 0x3eea5648
	bne sp, s4, fail
	li sp, 0x679dabd8
	bne sp, s5, fail
	li sp, 0xffffffffcdb83fe0
	bne sp, s6, fail
	li sp, 0xffffffffcdb740e0
	bne sp, s7, fail
	li sp, 0xffffffffd8d1c13e
	bne sp, s8, fail
	li sp, 0x18516ce
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 223 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 108(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 112
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 223

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xffffffff99e76af6
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffff8a2c2fa0
	bne sp, a0, fail
	li sp, 0xffffffffe0a6d687
	bne sp, a1, fail
	li sp, 0x5b45fe85
	bne sp, a2, fail
	li sp, 0xffffffffec5b6018
	bne sp, a3, fail
	li sp, 0xffffffff8a2c2fa0
	bne sp, a4, fail
	li sp, 0xffffffffe0a6d687
	bne sp, a5, fail
	li sp, 0x5b45fe85
	bne sp, a6, fail
	li sp, 0xffffffffec5b6018
	bne sp, a7, fail
	li sp, 0x14585f40
	bne sp, s2, fail
	li sp, 0xffffffffc14dad0e
	bne sp, s3, fail
	li sp, 0xffffffffb68bfd0a
	bne sp, s4, fail
	li sp, 0xffffffffd8b6c030
	bne sp, s5, fail
	li sp, 0xffffffffae3fca36
	bne sp, s6, fail
	li sp, 0x5b351804
	bne sp, s7, fail
	li sp, 0x50736800
	bne sp, s8, fail
	li sp, 0x729e2b26
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 224 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 112(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 0
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 224

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfffffffff044c4aa
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfffffffff044c4aa
	bne sp, a0, fail
	li sp, 0xfffffffff044c52a
	bne sp, a1, fail
	li sp, 0xfffffffff045c42a
	bne sp, a2, fail
	li sp, 0xfffffffff045c3aa
	bne sp, a3, fail
	li sp, 0xfffffffff044c4aa
	bne sp, a4, fail
	li sp, 0xfffffffff044c52a
	bne sp, a5, fail
	li sp, 0xfffffffff045c42a
	bne sp, a6, fail
	li sp, 0xfffffffff045c3aa
	bne sp, a7, fail
	li sp, 0xffffffffe0898954
	bne sp, s2, fail
	li sp, 0xffffffffe0898a54
	bne sp, s3, fail
	li sp, 0xffffffffe08b8854
	bne sp, s4, fail
	li sp, 0xffffffffe08b8754
	bne sp, s5, fail
	li sp, 0xffffffffd0ce4dfe
	bne sp, s6, fail
	li sp, 0xffffffffd0ce4efe
	bne sp, s7, fail
	li sp, 0xffffffffd0d04cfe
	bne sp, s8, fail
	li sp, 0xffffffffd0d04bfe
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 225 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 112(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 16
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 225

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfffffffff044c4aa
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfffffffff04544aa
	bne sp, a0, fail
	li sp, 0xfffffffff044c4ab
	bne sp, a1, fail
	li sp, 0xfffffffff045c3ab
	bne sp, a2, fail
	li sp, 0xfffffffff044c4ac
	bne sp, a3, fail
	li sp, 0xfffffffff04544aa
	bne sp, a4, fail
	li sp, 0xfffffffff044c4ab
	bne sp, a5, fail
	li sp, 0xfffffffff045c3ab
	bne sp, a6, fail
	li sp, 0xfffffffff044c4ac
	bne sp, a7, fail
	li sp, 0xffffffffe08a8954
	bne sp, s2, fail
	li sp, 0xffffffffe0898956
	bne sp, s3, fail
	li sp, 0xffffffffe08b8756
	bne sp, s4, fail
	li sp, 0xffffffffe0898958
	bne sp, s5, fail
	li sp, 0xffffffffd0cf4dfe
	bne sp, s6, fail
	li sp, 0xffffffffd0ce4e00
	bne sp, s7, fail
	li sp, 0xffffffffd0d04c00
	bne sp, s8, fail
	li sp, 0xffffffffd0ce4e02
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 226 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 112(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 32
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 226

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfffffffff044c4aa
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfffffffff044c4ad
	bne sp, a0, fail
	li sp, 0xfffffffff044c4b1
	bne sp, a1, fail
	li sp, 0xfffffffff044c4b2
	bne sp, a2, fail
	li sp, 0xfffffffff044c4b8
	bne sp, a3, fail
	li sp, 0xfffffffff044c4ad
	bne sp, a4, fail
	li sp, 0xfffffffff044c4b1
	bne sp, a5, fail
	li sp, 0xfffffffff044c4b2
	bne sp, a6, fail
	li sp, 0xfffffffff044c4b8
	bne sp, a7, fail
	li sp, 0xffffffffe089895a
	bne sp, s2, fail
	li sp, 0xffffffffe0898962
	bne sp, s3, fail
	li sp, 0xffffffffe0898964
	bne sp, s4, fail
	li sp, 0xffffffffe0898970
	bne sp, s5, fail
	li sp, 0xffffffffd0ce4e04
	bne sp, s6, fail
	li sp, 0xffffffffd0ce4e0c
	bne sp, s7, fail
	li sp, 0xffffffffd0ce4e0e
	bne sp, s8, fail
	li sp, 0xffffffffd0ce4e1a
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 227 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 112(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 48
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 227

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfffffffff044c4aa
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfffffffff044c4b9
	bne sp, a0, fail
	li sp, 0xfffffffff045c49a
	bne sp, a1, fail
	li sp, 0xfffffffff045c49b
	bne sp, a2, fail
	li sp, 0xfffffffff045c4a1
	bne sp, a3, fail
	li sp, 0xfffffffff044c4b9
	bne sp, a4, fail
	li sp, 0xfffffffff045c49a
	bne sp, a5, fail
	li sp, 0xfffffffff045c49b
	bne sp, a6, fail
	li sp, 0xfffffffff045c4a1
	bne sp, a7, fail
	li sp, 0xffffffffe0898972
	bne sp, s2, fail
	li sp, 0xffffffffe08b8934
	bne sp, s3, fail
	li sp, 0xffffffffe08b8936
	bne sp, s4, fail
	li sp, 0xffffffffe08b8942
	bne sp, s5, fail
	li sp, 0xffffffffd0ce4e1c
	bne sp, s6, fail
	li sp, 0xffffffffd0d04dde
	bne sp, s7, fail
	li sp, 0xffffffffd0d04de0
	bne sp, s8, fail
	li sp, 0xffffffffd0d04dec
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 228 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 112(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 64
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 228

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfffffffff044c4aa
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfffffffff045c4a2
	bne sp, a0, fail
	li sp, 0xfffffffff045c4a6
	bne sp, a1, fail
	li sp, 0xfffffffff045c4a7
	bne sp, a2, fail
	li sp, 0xfffffffff045c4a8
	bne sp, a3, fail
	li sp, 0xfffffffff045c4a2
	bne sp, a4, fail
	li sp, 0xfffffffff045c4a6
	bne sp, a5, fail
	li sp, 0xfffffffff045c4a7
	bne sp, a6, fail
	li sp, 0xfffffffff045c4a8
	bne sp, a7, fail
	li sp, 0xffffffffe08b8944
	bne sp, s2, fail
	li sp, 0xffffffffe08b894c
	bne sp, s3, fail
	li sp, 0xffffffffe08b894e
	bne sp, s4, fail
	li sp, 0xffffffffe08b8950
	bne sp, s5, fail
	li sp, 0xffffffffd0d04dee
	bne sp, s6, fail
	li sp, 0xffffffffd0d04df6
	bne sp, s7, fail
	li sp, 0xffffffffd0d04df8
	bne sp, s8, fail
	li sp, 0xffffffffd0d04dfa
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 229 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 112(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 80
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 229

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfffffffff044c4aa
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfffffffff044c5a8
	bne sp, a0, fail
	li sp, 0xfffffffff045c4a9
	bne sp, a1, fail
	li sp, 0xfffffffff044c529
	bne sp, a2, fail
	li sp, 0xfffffffff044c5a9
	bne sp, a3, fail
	li sp, 0xfffffffff044c5a8
	bne sp, a4, fail
	li sp, 0xfffffffff045c4a9
	bne sp, a5, fail
	li sp, 0xfffffffff044c529
	bne sp, a6, fail
	li sp, 0xfffffffff044c5a9
	bne sp, a7, fail
	li sp, 0xffffffffe0898b50
	bne sp, s2, fail
	li sp, 0xffffffffe08b8952
	bne sp, s3, fail
	li sp, 0xffffffffe0898a52
	bne sp, s4, fail
	li sp, 0xffffffffe0898b52
	bne sp, s5, fail
	li sp, 0xffffffffd0ce4ffa
	bne sp, s6, fail
	li sp, 0xffffffffd0d04dfc
	bne sp, s7, fail
	li sp, 0xffffffffd0ce4efc
	bne sp, s8, fail
	li sp, 0xffffffffd0ce4ffc
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 230 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 112(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 96
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 230

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfffffffff044c4aa
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfffffffff045c429
	bne sp, a0, fail
	li sp, 0xfffffffff04544a9
	bne sp, a1, fail
	li sp, 0xfffffffff5d284d8
	bne sp, a2, fail
	li sp, 0xffffffff8a2c2fa0
	bne sp, a3, fail
	li sp, 0xfffffffff045c429
	bne sp, a4, fail
	li sp, 0xfffffffff04544a9
	bne sp, a5, fail
	li sp, 0xfffffffff5d284d8
	bne sp, a6, fail
	li sp, 0xffffffff8a2c2fa0
	bne sp, a7, fail
	li sp, 0xffffffffe08b8852
	bne sp, s2, fail
	li sp, 0xffffffffe08a8952
	bne sp, s3, fail
	li sp, 0xffffffffeba509b0
	bne sp, s4, fail
	li sp, 0x14585f40
	bne sp, s5, fail
	li sp, 0xffffffffd0d04cfc
	bne sp, s6, fail
	li sp, 0xffffffffd0cf4dfc
	bne sp, s7, fail
	li sp, 0xffffffffdbe9ce5a
	bne sp, s8, fail
	li sp, 0x49d23ea
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 231 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 112(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 112
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 231

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfffffffff044c4aa
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffe0898954
	bne sp, a0, fail
	li sp, 0x3704303b
	bne sp, a1, fail
	li sp, 0xffffffffb1a35839
	bne sp, a2, fail
	li sp, 0x42b8b9cc
	bne sp, a3, fail
	li sp, 0xffffffffe0898954
	bne sp, a4, fail
	li sp, 0x3704303b
	bne sp, a5, fail
	li sp, 0xffffffffb1a35839
	bne sp, a6, fail
	li sp, 0x42b8b9cc
	bne sp, a7, fail
	li sp, 0xffffffffc11312a8
	bne sp, s2, fail
	li sp, 0x6e086076
	bne sp, s3, fail
	li sp, 0x6346b072
	bne sp, s4, fail
	li sp, 0xffffffff85717398
	bne sp, s5, fail
	li sp, 0xffffffffb157d752
	bne sp, s6, fail
	li sp, 0x5e4d2520
	bne sp, s7, fail
	li sp, 0x538b751c
	bne sp, s8, fail
	li sp, 0x75b63842
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 232 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 116(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 0
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 232

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x46bf6b91
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x46bf6b91
	bne sp, a0, fail
	li sp, 0x46bf6c11
	bne sp, a1, fail
	li sp, 0x46c06b11
	bne sp, a2, fail
	li sp, 0x46c06a91
	bne sp, a3, fail
	li sp, 0x46bf6b91
	bne sp, a4, fail
	li sp, 0x46bf6c11
	bne sp, a5, fail
	li sp, 0x46c06b11
	bne sp, a6, fail
	li sp, 0x46c06a91
	bne sp, a7, fail
	li sp, 0xffffffff8d7ed722
	bne sp, s2, fail
	li sp, 0xffffffff8d7ed822
	bne sp, s3, fail
	li sp, 0xffffffff8d80d622
	bne sp, s4, fail
	li sp, 0xffffffff8d80d522
	bne sp, s5, fail
	li sp, 0xffffffffd43e42b3
	bne sp, s6, fail
	li sp, 0xffffffffd43e43b3
	bne sp, s7, fail
	li sp, 0xffffffffd44041b3
	bne sp, s8, fail
	li sp, 0xffffffffd44040b3
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 233 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 116(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 16
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 233

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x46bf6b91
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x46bfeb91
	bne sp, a0, fail
	li sp, 0x46bf6b92
	bne sp, a1, fail
	li sp, 0x46c06a92
	bne sp, a2, fail
	li sp, 0x46bf6b93
	bne sp, a3, fail
	li sp, 0x46bfeb91
	bne sp, a4, fail
	li sp, 0x46bf6b92
	bne sp, a5, fail
	li sp, 0x46c06a92
	bne sp, a6, fail
	li sp, 0x46bf6b93
	bne sp, a7, fail
	li sp, 0xffffffff8d7fd722
	bne sp, s2, fail
	li sp, 0xffffffff8d7ed724
	bne sp, s3, fail
	li sp, 0xffffffff8d80d524
	bne sp, s4, fail
	li sp, 0xffffffff8d7ed726
	bne sp, s5, fail
	li sp, 0xffffffffd43f42b3
	bne sp, s6, fail
	li sp, 0xffffffffd43e42b5
	bne sp, s7, fail
	li sp, 0xffffffffd44040b5
	bne sp, s8, fail
	li sp, 0xffffffffd43e42b7
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 234 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 116(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 32
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 234

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x46bf6b91
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x46bf6b94
	bne sp, a0, fail
	li sp, 0x46bf6b98
	bne sp, a1, fail
	li sp, 0x46bf6b99
	bne sp, a2, fail
	li sp, 0x46bf6b9f
	bne sp, a3, fail
	li sp, 0x46bf6b94
	bne sp, a4, fail
	li sp, 0x46bf6b98
	bne sp, a5, fail
	li sp, 0x46bf6b99
	bne sp, a6, fail
	li sp, 0x46bf6b9f
	bne sp, a7, fail
	li sp, 0xffffffff8d7ed728
	bne sp, s2, fail
	li sp, 0xffffffff8d7ed730
	bne sp, s3, fail
	li sp, 0xffffffff8d7ed732
	bne sp, s4, fail
	li sp, 0xffffffff8d7ed73e
	bne sp, s5, fail
	li sp, 0xffffffffd43e42b9
	bne sp, s6, fail
	li sp, 0xffffffffd43e42c1
	bne sp, s7, fail
	li sp, 0xffffffffd43e42c3
	bne sp, s8, fail
	li sp, 0xffffffffd43e42cf
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 235 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 116(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 48
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 235

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x46bf6b91
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x46bf6ba0
	bne sp, a0, fail
	li sp, 0x46c06b81
	bne sp, a1, fail
	li sp, 0x46c06b82
	bne sp, a2, fail
	li sp, 0x46c06b88
	bne sp, a3, fail
	li sp, 0x46bf6ba0
	bne sp, a4, fail
	li sp, 0x46c06b81
	bne sp, a5, fail
	li sp, 0x46c06b82
	bne sp, a6, fail
	li sp, 0x46c06b88
	bne sp, a7, fail
	li sp, 0xffffffff8d7ed740
	bne sp, s2, fail
	li sp, 0xffffffff8d80d702
	bne sp, s3, fail
	li sp, 0xffffffff8d80d704
	bne sp, s4, fail
	li sp, 0xffffffff8d80d710
	bne sp, s5, fail
	li sp, 0xffffffffd43e42d1
	bne sp, s6, fail
	li sp, 0xffffffffd4404293
	bne sp, s7, fail
	li sp, 0xffffffffd4404295
	bne sp, s8, fail
	li sp, 0xffffffffd44042a1
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 236 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 116(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 64
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 236

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x46bf6b91
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x46c06b89
	bne sp, a0, fail
	li sp, 0x46c06b8d
	bne sp, a1, fail
	li sp, 0x46c06b8e
	bne sp, a2, fail
	li sp, 0x46c06b8f
	bne sp, a3, fail
	li sp, 0x46c06b89
	bne sp, a4, fail
	li sp, 0x46c06b8d
	bne sp, a5, fail
	li sp, 0x46c06b8e
	bne sp, a6, fail
	li sp, 0x46c06b8f
	bne sp, a7, fail
	li sp, 0xffffffff8d80d712
	bne sp, s2, fail
	li sp, 0xffffffff8d80d71a
	bne sp, s3, fail
	li sp, 0xffffffff8d80d71c
	bne sp, s4, fail
	li sp, 0xffffffff8d80d71e
	bne sp, s5, fail
	li sp, 0xffffffffd44042a3
	bne sp, s6, fail
	li sp, 0xffffffffd44042ab
	bne sp, s7, fail
	li sp, 0xffffffffd44042ad
	bne sp, s8, fail
	li sp, 0xffffffffd44042af
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 237 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 116(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 80
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 237

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x46bf6b91
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x46bf6c8f
	bne sp, a0, fail
	li sp, 0x46c06b90
	bne sp, a1, fail
	li sp, 0x46bf6c10
	bne sp, a2, fail
	li sp, 0x46bf6c90
	bne sp, a3, fail
	li sp, 0x46bf6c8f
	bne sp, a4, fail
	li sp, 0x46c06b90
	bne sp, a5, fail
	li sp, 0x46bf6c10
	bne sp, a6, fail
	li sp, 0x46bf6c90
	bne sp, a7, fail
	li sp, 0xffffffff8d7ed91e
	bne sp, s2, fail
	li sp, 0xffffffff8d80d720
	bne sp, s3, fail
	li sp, 0xffffffff8d7ed820
	bne sp, s4, fail
	li sp, 0xffffffff8d7ed920
	bne sp, s5, fail
	li sp, 0xffffffffd43e44af
	bne sp, s6, fail
	li sp, 0xffffffffd44042b1
	bne sp, s7, fail
	li sp, 0xffffffffd43e43b1
	bne sp, s8, fail
	li sp, 0xffffffffd43e44b1
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 238 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 116(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 96
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 238

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x46bf6b91
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x46c06b10
	bne sp, a0, fail
	li sp, 0x46bfeb90
	bne sp, a1, fail
	li sp, 0x4c4d2bbf
	bne sp, a2, fail
	li sp, 0xffffffffe0a6d687
	bne sp, a3, fail
	li sp, 0x46c06b10
	bne sp, a4, fail
	li sp, 0x46bfeb90
	bne sp, a5, fail
	li sp, 0x4c4d2bbf
	bne sp, a6, fail
	li sp, 0xffffffffe0a6d687
	bne sp, a7, fail
	li sp, 0xffffffff8d80d620
	bne sp, s2, fail
	li sp, 0xffffffff8d7fd720
	bne sp, s3, fail
	li sp, 0xffffffff989a577e
	bne sp, s4, fail
	li sp, 0xffffffffc14dad0e
	bne sp, s5, fail
	li sp, 0xffffffffd44041b1
	bne sp, s6, fail
	li sp, 0xffffffffd43f42b1
	bne sp, s7, fail
	li sp, 0xffffffffdf59c30f
	bne sp, s8, fail
	li sp, 0x80d189f
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 239 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 116(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 112
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 239

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x46bf6b91
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x3704303b
	bne sp, a0, fail
	li sp, 0xffffffff8d7ed722
	bne sp, a1, fail
	li sp, 0x81dff20
	bne sp, a2, fail
	li sp, 0xffffffff993360b3
	bne sp, a3, fail
	li sp, 0x3704303b
	bne sp, a4, fail
	li sp, 0xffffffff8d7ed722
	bne sp, a5, fail
	li sp, 0x81dff20
	bne sp, a6, fail
	li sp, 0xffffffff993360b3
	bne sp, a7, fail
	li sp, 0x6e086076
	bne sp, s2, fail
	li sp, 0x1afdae44
	bne sp, s3, fail
	li sp, 0x103bfe40
	bne sp, s4, fail
	li sp, 0x3266c166
	bne sp, s5, fail
	li sp, 0xffffffffb4c7cc07
	bne sp, s6, fail
	li sp, 0x61bd19d5
	bne sp, s7, fail
	li sp, 0x56fb69d1
	bne sp, s8, fail
	li sp, 0x79262cf7
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 240 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 120(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 0
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 240

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xffffffffc15e938f
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffc15e938f
	bne sp, a0, fail
	li sp, 0xffffffffc15e940f
	bne sp, a1, fail
	li sp, 0xffffffffc15f930f
	bne sp, a2, fail
	li sp, 0xffffffffc15f928f
	bne sp, a3, fail
	li sp, 0xffffffffc15e938f
	bne sp, a4, fail
	li sp, 0xffffffffc15e940f
	bne sp, a5, fail
	li sp, 0xffffffffc15f930f
	bne sp, a6, fail
	li sp, 0xffffffffc15f928f
	bne sp, a7, fail
	li sp, 0xffffffff82bd271e
	bne sp, s2, fail
	li sp, 0xffffffff82bd281e
	bne sp, s3, fail
	li sp, 0xffffffff82bf261e
	bne sp, s4, fail
	li sp, 0xffffffff82bf251e
	bne sp, s5, fail
	li sp, 0x441bbaad
	bne sp, s6, fail
	li sp, 0x441bbbad
	bne sp, s7, fail
	li sp, 0x441db9ad
	bne sp, s8, fail
	li sp, 0x441db8ad
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 241 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 120(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 16
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 241

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xffffffffc15e938f
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffc15f138f
	bne sp, a0, fail
	li sp, 0xffffffffc15e9390
	bne sp, a1, fail
	li sp, 0xffffffffc15f9290
	bne sp, a2, fail
	li sp, 0xffffffffc15e9391
	bne sp, a3, fail
	li sp, 0xffffffffc15f138f
	bne sp, a4, fail
	li sp, 0xffffffffc15e9390
	bne sp, a5, fail
	li sp, 0xffffffffc15f9290
	bne sp, a6, fail
	li sp, 0xffffffffc15e9391
	bne sp, a7, fail
	li sp, 0xffffffff82be271e
	bne sp, s2, fail
	li sp, 0xffffffff82bd2720
	bne sp, s3, fail
	li sp, 0xffffffff82bf2520
	bne sp, s4, fail
	li sp, 0xffffffff82bd2722
	bne sp, s5, fail
	li sp, 0x441cbaad
	bne sp, s6, fail
	li sp, 0x441bbaaf
	bne sp, s7, fail
	li sp, 0x441db8af
	bne sp, s8, fail
	li sp, 0x441bbab1
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 242 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 120(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 32
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 242

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xffffffffc15e938f
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffc15e9392
	bne sp, a0, fail
	li sp, 0xffffffffc15e9396
	bne sp, a1, fail
	li sp, 0xffffffffc15e9397
	bne sp, a2, fail
	li sp, 0xffffffffc15e939d
	bne sp, a3, fail
	li sp, 0xffffffffc15e9392
	bne sp, a4, fail
	li sp, 0xffffffffc15e9396
	bne sp, a5, fail
	li sp, 0xffffffffc15e9397
	bne sp, a6, fail
	li sp, 0xffffffffc15e939d
	bne sp, a7, fail
	li sp, 0xffffffff82bd2724
	bne sp, s2, fail
	li sp, 0xffffffff82bd272c
	bne sp, s3, fail
	li sp, 0xffffffff82bd272e
	bne sp, s4, fail
	li sp, 0xffffffff82bd273a
	bne sp, s5, fail
	li sp, 0x441bbab3
	bne sp, s6, fail
	li sp, 0x441bbabb
	bne sp, s7, fail
	li sp, 0x441bbabd
	bne sp, s8, fail
	li sp, 0x441bbac9
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 243 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 120(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 48
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 243

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xffffffffc15e938f
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffc15e939e
	bne sp, a0, fail
	li sp, 0xffffffffc15f937f
	bne sp, a1, fail
	li sp, 0xffffffffc15f9380
	bne sp, a2, fail
	li sp, 0xffffffffc15f9386
	bne sp, a3, fail
	li sp, 0xffffffffc15e939e
	bne sp, a4, fail
	li sp, 0xffffffffc15f937f
	bne sp, a5, fail
	li sp, 0xffffffffc15f9380
	bne sp, a6, fail
	li sp, 0xffffffffc15f9386
	bne sp, a7, fail
	li sp, 0xffffffff82bd273c
	bne sp, s2, fail
	li sp, 0xffffffff82bf26fe
	bne sp, s3, fail
	li sp, 0xffffffff82bf2700
	bne sp, s4, fail
	li sp, 0xffffffff82bf270c
	bne sp, s5, fail
	li sp, 0x441bbacb
	bne sp, s6, fail
	li sp, 0x441dba8d
	bne sp, s7, fail
	li sp, 0x441dba8f
	bne sp, s8, fail
	li sp, 0x441dba9b
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 244 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 120(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 64
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 244

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xffffffffc15e938f
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffc15f9387
	bne sp, a0, fail
	li sp, 0xffffffffc15f938b
	bne sp, a1, fail
	li sp, 0xffffffffc15f938c
	bne sp, a2, fail
	li sp, 0xffffffffc15f938d
	bne sp, a3, fail
	li sp, 0xffffffffc15f9387
	bne sp, a4, fail
	li sp, 0xffffffffc15f938b
	bne sp, a5, fail
	li sp, 0xffffffffc15f938c
	bne sp, a6, fail
	li sp, 0xffffffffc15f938d
	bne sp, a7, fail
	li sp, 0xffffffff82bf270e
	bne sp, s2, fail
	li sp, 0xffffffff82bf2716
	bne sp, s3, fail
	li sp, 0xffffffff82bf2718
	bne sp, s4, fail
	li sp, 0xffffffff82bf271a
	bne sp, s5, fail
	li sp, 0x441dba9d
	bne sp, s6, fail
	li sp, 0x441dbaa5
	bne sp, s7, fail
	li sp, 0x441dbaa7
	bne sp, s8, fail
	li sp, 0x441dbaa9
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 245 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 120(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 80
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 245

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xffffffffc15e938f
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffc15e948d
	bne sp, a0, fail
	li sp, 0xffffffffc15f938e
	bne sp, a1, fail
	li sp, 0xffffffffc15e940e
	bne sp, a2, fail
	li sp, 0xffffffffc15e948e
	bne sp, a3, fail
	li sp, 0xffffffffc15e948d
	bne sp, a4, fail
	li sp, 0xffffffffc15f938e
	bne sp, a5, fail
	li sp, 0xffffffffc15e940e
	bne sp, a6, fail
	li sp, 0xffffffffc15e948e
	bne sp, a7, fail
	li sp, 0xffffffff82bd291a
	bne sp, s2, fail
	li sp, 0xffffffff82bf271c
	bne sp, s3, fail
	li sp, 0xffffffff82bd281c
	bne sp, s4, fail
	li sp, 0xffffffff82bd291c
	bne sp, s5, fail
	li sp, 0x441bbca9
	bne sp, s6, fail
	li sp, 0x441dbaab
	bne sp, s7, fail
	li sp, 0x441bbbab
	bne sp, s8, fail
	li sp, 0x441bbcab
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 246 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 120(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 96
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 246

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xffffffffc15e938f
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffc15f930e
	bne sp, a0, fail
	li sp, 0xffffffffc15f138e
	bne sp, a1, fail
	li sp, 0xffffffffc6ec53bd
	bne sp, a2, fail
	li sp, 0x5b45fe85
	bne sp, a3, fail
	li sp, 0xffffffffc15f930e
	bne sp, a4, fail
	li sp, 0xffffffffc15f138e
	bne sp, a5, fail
	li sp, 0xffffffffc6ec53bd
	bne sp, a6, fail
	li sp, 0x5b45fe85
	bne sp, a7, fail
	li sp, 0xffffffff82bf261c
	bne sp, s2, fail
	li sp, 0xffffffff82be271c
	bne sp, s3, fail
	li sp, 0xffffffff8dd8a77a
	bne sp, s4, fail
	li sp, 0xffffffffb68bfd0a
	bne sp, s5, fail
	li sp, 0x441db9ab
	bne sp, s6, fail
	li sp, 0x441cbaab
	bne sp, s7, fail
	li sp, 0x4f373b09
	bne sp, s8, fail
	li sp, 0x77ea9099
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 247 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 120(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 112
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 247

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xffffffffc15e938f
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffb1a35839
	bne sp, a0, fail
	li sp, 0x81dff20
	bne sp, a1, fail
	li sp, 0xffffffff82bd271e
	bne sp, a2, fail
	li sp, 0x13d288b1
	bne sp, a3, fail
	li sp, 0xffffffffb1a35839
	bne sp, a4, fail
	li sp, 0x81dff20
	bne sp, a5, fail
	li sp, 0xffffffff82bd271e
	bne sp, a6, fail
	li sp, 0x13d288b1
	bne sp, a7, fail
	li sp, 0x6346b072
	bne sp, s2, fail
	li sp, 0x103bfe40
	bne sp, s3, fail
	li sp, 0x57a4e3c
	bne sp, s4, fail
	li sp, 0x27a51162
	bne sp, s5, fail
	li sp, 0x24a54401
	bne sp, s6, fail
	li sp, 0xffffffffd19a91cf
	bne sp, s7, fail
	li sp, 0xffffffffc6d8e1cb
	bne sp, s8, fail
	li sp, 0xffffffffe903a4f1
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 248 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 124(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 0
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 248

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x5273f522
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x5273f522
	bne sp, a0, fail
	li sp, 0x5273f5a2
	bne sp, a1, fail
	li sp, 0x5274f4a2
	bne sp, a2, fail
	li sp, 0x5274f422
	bne sp, a3, fail
	li sp, 0x5273f522
	bne sp, a4, fail
	li sp, 0x5273f5a2
	bne sp, a5, fail
	li sp, 0x5274f4a2
	bne sp, a6, fail
	li sp, 0x5274f422
	bne sp, a7, fail
	li sp, 0xffffffffa4e7ea44
	bne sp, s2, fail
	li sp, 0xffffffffa4e7eb44
	bne sp, s3, fail
	li sp, 0xffffffffa4e9e944
	bne sp, s4, fail
	li sp, 0xffffffffa4e9e844
	bne sp, s5, fail
	li sp, 0xfffffffff75bdf66
	bne sp, s6, fail
	li sp, 0xfffffffff75be066
	bne sp, s7, fail
	li sp, 0xfffffffff75dde66
	bne sp, s8, fail
	li sp, 0xfffffffff75ddd66
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 249 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 124(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 16
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 249

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x5273f522
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x52747522
	bne sp, a0, fail
	li sp, 0x5273f523
	bne sp, a1, fail
	li sp, 0x5274f423
	bne sp, a2, fail
	li sp, 0x5273f524
	bne sp, a3, fail
	li sp, 0x52747522
	bne sp, a4, fail
	li sp, 0x5273f523
	bne sp, a5, fail
	li sp, 0x5274f423
	bne sp, a6, fail
	li sp, 0x5273f524
	bne sp, a7, fail
	li sp, 0xffffffffa4e8ea44
	bne sp, s2, fail
	li sp, 0xffffffffa4e7ea46
	bne sp, s3, fail
	li sp, 0xffffffffa4e9e846
	bne sp, s4, fail
	li sp, 0xffffffffa4e7ea48
	bne sp, s5, fail
	li sp, 0xfffffffff75cdf66
	bne sp, s6, fail
	li sp, 0xfffffffff75bdf68
	bne sp, s7, fail
	li sp, 0xfffffffff75ddd68
	bne sp, s8, fail
	li sp, 0xfffffffff75bdf6a
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 250 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 124(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 32
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 250

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x5273f522
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x5273f525
	bne sp, a0, fail
	li sp, 0x5273f529
	bne sp, a1, fail
	li sp, 0x5273f52a
	bne sp, a2, fail
	li sp, 0x5273f530
	bne sp, a3, fail
	li sp, 0x5273f525
	bne sp, a4, fail
	li sp, 0x5273f529
	bne sp, a5, fail
	li sp, 0x5273f52a
	bne sp, a6, fail
	li sp, 0x5273f530
	bne sp, a7, fail
	li sp, 0xffffffffa4e7ea4a
	bne sp, s2, fail
	li sp, 0xffffffffa4e7ea52
	bne sp, s3, fail
	li sp, 0xffffffffa4e7ea54
	bne sp, s4, fail
	li sp, 0xffffffffa4e7ea60
	bne sp, s5, fail
	li sp, 0xfffffffff75bdf6c
	bne sp, s6, fail
	li sp, 0xfffffffff75bdf74
	bne sp, s7, fail
	li sp, 0xfffffffff75bdf76
	bne sp, s8, fail
	li sp, 0xfffffffff75bdf82
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 251 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 124(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 48
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 251

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x5273f522
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x5273f531
	bne sp, a0, fail
	li sp, 0x5274f512
	bne sp, a1, fail
	li sp, 0x5274f513
	bne sp, a2, fail
	li sp, 0x5274f519
	bne sp, a3, fail
	li sp, 0x5273f531
	bne sp, a4, fail
	li sp, 0x5274f512
	bne sp, a5, fail
	li sp, 0x5274f513
	bne sp, a6, fail
	li sp, 0x5274f519
	bne sp, a7, fail
	li sp, 0xffffffffa4e7ea62
	bne sp, s2, fail
	li sp, 0xffffffffa4e9ea24
	bne sp, s3, fail
	li sp, 0xffffffffa4e9ea26
	bne sp, s4, fail
	li sp, 0xffffffffa4e9ea32
	bne sp, s5, fail
	li sp, 0xfffffffff75bdf84
	bne sp, s6, fail
	li sp, 0xfffffffff75ddf46
	bne sp, s7, fail
	li sp, 0xfffffffff75ddf48
	bne sp, s8, fail
	li sp, 0xfffffffff75ddf54
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 252 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 124(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 64
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 252

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x5273f522
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x5274f51a
	bne sp, a0, fail
	li sp, 0x5274f51e
	bne sp, a1, fail
	li sp, 0x5274f51f
	bne sp, a2, fail
	li sp, 0x5274f520
	bne sp, a3, fail
	li sp, 0x5274f51a
	bne sp, a4, fail
	li sp, 0x5274f51e
	bne sp, a5, fail
	li sp, 0x5274f51f
	bne sp, a6, fail
	li sp, 0x5274f520
	bne sp, a7, fail
	li sp, 0xffffffffa4e9ea34
	bne sp, s2, fail
	li sp, 0xffffffffa4e9ea3c
	bne sp, s3, fail
	li sp, 0xffffffffa4e9ea3e
	bne sp, s4, fail
	li sp, 0xffffffffa4e9ea40
	bne sp, s5, fail
	li sp, 0xfffffffff75ddf56
	bne sp, s6, fail
	li sp, 0xfffffffff75ddf5e
	bne sp, s7, fail
	li sp, 0xfffffffff75ddf60
	bne sp, s8, fail
	li sp, 0xfffffffff75ddf62
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 253 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 124(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 80
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 253

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x5273f522
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x5273f620
	bne sp, a0, fail
	li sp, 0x5274f521
	bne sp, a1, fail
	li sp, 0x5273f5a1
	bne sp, a2, fail
	li sp, 0x5273f621
	bne sp, a3, fail
	li sp, 0x5273f620
	bne sp, a4, fail
	li sp, 0x5274f521
	bne sp, a5, fail
	li sp, 0x5273f5a1
	bne sp, a6, fail
	li sp, 0x5273f621
	bne sp, a7, fail
	li sp, 0xffffffffa4e7ec40
	bne sp, s2, fail
	li sp, 0xffffffffa4e9ea42
	bne sp, s3, fail
	li sp, 0xffffffffa4e7eb42
	bne sp, s4, fail
	li sp, 0xffffffffa4e7ec42
	bne sp, s5, fail
	li sp, 0xfffffffff75be162
	bne sp, s6, fail
	li sp, 0xfffffffff75ddf64
	bne sp, s7, fail
	li sp, 0xfffffffff75be064
	bne sp, s8, fail
	li sp, 0xfffffffff75be164
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 254 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 124(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 96
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 254

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x5273f522
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x5274f4a1
	bne sp, a0, fail
	li sp, 0x52747521
	bne sp, a1, fail
	li sp, 0x5801b550
	bne sp, a2, fail
	li sp, 0xffffffffec5b6018
	bne sp, a3, fail
	li sp, 0x5274f4a1
	bne sp, a4, fail
	li sp, 0x52747521
	bne sp, a5, fail
	li sp, 0x5801b550
	bne sp, a6, fail
	li sp, 0xffffffffec5b6018
	bne sp, a7, fail
	li sp, 0xffffffffa4e9e942
	bne sp, s2, fail
	li sp, 0xffffffffa4e8ea42
	bne sp, s3, fail
	li sp, 0xffffffffb0036aa0
	bne sp, s4, fail
	li sp, 0xffffffffd8b6c030
	bne sp, s5, fail
	li sp, 0xfffffffff75dde64
	bne sp, s6, fail
	li sp, 0xfffffffff75cdf64
	bne sp, s7, fail
	li sp, 0x2775fc2
	bne sp, s8, fail
	li sp, 0x2b2ab552
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 255 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 124(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 112
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vadd.vv v0, v8, v28
	vadd.vv v4, v28, v12
	vadd.vv v8, v0, v4
	vadd.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 255

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x5273f522
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x42b8b9cc
	bne sp, a0, fail
	li sp, 0xffffffff993360b3
	bne sp, a1, fail
	li sp, 0x13d288b1
	bne sp, a2, fail
	li sp, 0xffffffffa4e7ea44
	bne sp, a3, fail
	li sp, 0x42b8b9cc
	bne sp, a4, fail
	li sp, 0xffffffff993360b3
	bne sp, a5, fail
	li sp, 0x13d288b1
	bne sp, a6, fail
	li sp, 0xffffffffa4e7ea44
	bne sp, a7, fail
	li sp, 0xffffffff85717398
	bne sp, s2, fail
	li sp, 0x3266c166
	bne sp, s3, fail
	li sp, 0x27a51162
	bne sp, s4, fail
	li sp, 0x49cfd488
	bne sp, s5, fail
	li sp, 0xffffffffd7e568ba
	bne sp, s6, fail
	li sp, 0xffffffff84dab688
	bne sp, s7, fail
	li sp, 0x7a190684
	bne sp, s8, fail
	li sp, 0xffffffff9c43c9aa
	bne sp, s9, fail

	#==================================================================================================
	# External Code (null)


	#==================================================================================================
	# Epilogue (riscv_base.rb:290)

	j pass
fail:
	fence
1:
	beqz gp, 1b
	sll gp, gp, ra
	or gp, gp, ra
	ecall
pass:
	fence
	li gp, 0x1
	ecall
	unimp

	#==================================================================================================
	# Data

	#============================================= .data ==============================================
	.data

	#========================================== Global Data ===========================================
	.align 4
	.pushsection .tohost,"aw",@progbits
	.align 8; .global tohost; tohost: .dword 0;
	.align 8; .global fromhost; fromhost: .dword 0;
	.popsection;
	.align 4
	.globl begin_signature
begin_signature:

data:
	.word 0x0, 0x80, 0xFF80, 0xFF00, 0x8000, 0x1, 0xFF01, 0x2
	.word 0x3, 0x7, 0x8, 0xE, 0xF, 0xFFF0, 0xFFF1, 0xFFF7
	.word 0xFFF8, 0xFFFC, 0xFFFD, 0xFFFE, 0xFE, 0xFFFF, 0x7F, 0xFF
	.word 0xFF7F, 0x7FFF
	.word 0x58DC02E, 0x99E76AF6
	.word 0xF044C4AA, 0x46BF6B91
	.word 0xC15E938F, 0x5273F522
end:
	.skip 1

	.align 4
	.globl end_signature
end_signature:
	.align 8; .global begin_regstate; begin_regstate:
	.word 128;
	.align 8; .global end_regstate; end_regstate:
	.word 4;
