#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Jan  5 01:50:12 2020
# Process ID: 39876
# Current directory: D:/FPGA/CNN
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent27796 D:\FPGA\CNN\CNN.xpr
# Log file: D:/FPGA/CNN/vivado.log
# Journal file: D:/FPGA/CNN\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/FPGA/CNN/CNN.xpr
update_compile_order -fileset sources_1
open_bd_design {D:/FPGA/CNN/CNN.srcs/sources_1/bd/design_1/design_1.bd}
reset_run design_1_processor_ctrl_0_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
create_project process_ctrl D:/FPGA/ip_repo/process_ctrl -part xc7z020clg400-1
set_property board_part tul.com.tw:pynq-z2:part0:1.0 [current_project]
add_files -norecurse {D:/FPGA/CNN_accelerator/processing_element.v D:/FPGA/CNN_accelerator/mac_processor.v}
import_files -force -norecurse
update_compile_order -fileset sources_1
ipx::package_project -root_dir d:/fpga/ip_repo/process_ctrl/process_ctrl.srcs/sources_1/imports/cnn_accelerator -vendor xilinx.com -library user -taxonomy /UserIP
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property  ip_repo_paths  d:/fpga/ip_repo/process_ctrl/process_ctrl.srcs/sources_1/imports/cnn_accelerator [current_project]
update_ip_catalog
current_project CNN
open_bd_design {D:/FPGA/CNN/CNN.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_nets mem65536X32_0_data_out2] [get_bd_nets processor_ctrl_0_feature_data] [get_bd_nets processor_ctrl_0_weight_mem_en] [get_bd_nets processor_ctrl_0_done] [get_bd_nets memory_ctrl_0_pl_start] [get_bd_nets mem4096X32_0_data_out2] [get_bd_nets processor_ctrl_0_feature_addr] [get_bd_nets processor_ctrl_0_weight_addr] [get_bd_nets processor_ctrl_0_weight_data] [get_bd_nets processor_ctrl_0_feature_mem_en] [get_bd_cells processor_ctrl_0]
update_ip_catalog -rebuild
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:process_ctrl:1.0 process_ctrl_0
endgroup
set_property location {3 824 279} [get_bd_cells process_ctrl_0]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins process_ctrl_0/clk]
connect_bd_net [get_bd_pins process_ctrl_0/start] [get_bd_pins memory_ctrl_0/pl_start]
connect_bd_net [get_bd_pins mem4096X32_0/data_out2] [get_bd_pins process_ctrl_0/feature_idata]
connect_bd_net [get_bd_pins mem65536X32_0/data_out2] [get_bd_pins process_ctrl_0/weight_idata]
connect_bd_net [get_bd_pins process_ctrl_0/weight_mem_en] [get_bd_pins mem65536X32_0/write_enable2]
connect_bd_net [get_bd_pins process_ctrl_0/feature_mem_en] [get_bd_pins mem4096X32_0/write_enable2]
connect_bd_net [get_bd_pins process_ctrl_0/weight_data] [get_bd_pins mem65536X32_0/data_in2]
connect_bd_net [get_bd_pins process_ctrl_0/weight_addr] [get_bd_pins mem65536X32_0/address2]
connect_bd_net [get_bd_pins process_ctrl_0/feature_data] [get_bd_pins mem4096X32_0/data_in2]
connect_bd_net [get_bd_pins process_ctrl_0/feature_addr] [get_bd_pins mem4096X32_0/address2]
connect_bd_net [get_bd_pins process_ctrl_0/done] [get_bd_pins memory_ctrl_0/pl_done]
make_wrapper -files [get_files D:/FPGA/CNN/CNN.srcs/sources_1/bd/design_1/design_1.bd] -top
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
current_project process_ctrl
open_project D:/FPGA/ip_repo/mem65536/mem65536.xpr
update_compile_order -fileset sources_1
ipx::open_ipxact_file D:/FPGA/ip_repo/mem65536/mem65536.srcs/sources_1/imports/cnn_accelerator/component.xml
set_property core_revision 3 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path d:/FPGA/ip_repo/mem65536/mem65536.srcs/sources_1/imports/cnn_accelerator
set_property core_revision 4 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path d:/FPGA/ip_repo/mem65536/mem65536.srcs/sources_1/imports/cnn_accelerator
current_project CNN
update_ip_catalog -rebuild
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:mem65536X32:1.0 [get_ips  design_1_mem65536X32_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_mem65536X32_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
make_wrapper -files [get_files D:/FPGA/CNN/CNN.srcs/sources_1/bd/design_1/design_1.bd] -top
report_ip_status -name ip_status 
current_project mem65536
current_project CNN
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
current_project process_ctrl
launch_runs synth_1 -jobs 4
wait_on_run synth_1
current_project mem65536
close_project
close_project
