// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="Radix2wECC_Radix2wECC,hls_ip_2021_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z010i-clg225-1L,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.300000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=14,HLS_SYN_DSP=0,HLS_SYN_FF=21098,HLS_SYN_LUT=33860,HLS_VERSION=2021_2}" *)

module Radix2wECC (
        ap_local_block,
        ap_clk,
        ap_rst_n,
        m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY,
        m_axi_gmem_AWADDR,
        m_axi_gmem_AWID,
        m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID,
        m_axi_gmem_WREADY,
        m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST,
        m_axi_gmem_WID,
        m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY,
        m_axi_gmem_ARADDR,
        m_axi_gmem_ARID,
        m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID,
        m_axi_gmem_RREADY,
        m_axi_gmem_RDATA,
        m_axi_gmem_RLAST,
        m_axi_gmem_RID,
        m_axi_gmem_RUSER,
        m_axi_gmem_RRESP,
        m_axi_gmem_BVALID,
        m_axi_gmem_BREADY,
        m_axi_gmem_BRESP,
        m_axi_gmem_BID,
        m_axi_gmem_BUSER,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 86'd1;
parameter    ap_ST_fsm_state2 = 86'd2;
parameter    ap_ST_fsm_state3 = 86'd4;
parameter    ap_ST_fsm_state4 = 86'd8;
parameter    ap_ST_fsm_state5 = 86'd16;
parameter    ap_ST_fsm_state6 = 86'd32;
parameter    ap_ST_fsm_state7 = 86'd64;
parameter    ap_ST_fsm_state8 = 86'd128;
parameter    ap_ST_fsm_state9 = 86'd256;
parameter    ap_ST_fsm_state10 = 86'd512;
parameter    ap_ST_fsm_state11 = 86'd1024;
parameter    ap_ST_fsm_state12 = 86'd2048;
parameter    ap_ST_fsm_state13 = 86'd4096;
parameter    ap_ST_fsm_state14 = 86'd8192;
parameter    ap_ST_fsm_state15 = 86'd16384;
parameter    ap_ST_fsm_state16 = 86'd32768;
parameter    ap_ST_fsm_state17 = 86'd65536;
parameter    ap_ST_fsm_state18 = 86'd131072;
parameter    ap_ST_fsm_state19 = 86'd262144;
parameter    ap_ST_fsm_state20 = 86'd524288;
parameter    ap_ST_fsm_state21 = 86'd1048576;
parameter    ap_ST_fsm_state22 = 86'd2097152;
parameter    ap_ST_fsm_state23 = 86'd4194304;
parameter    ap_ST_fsm_state24 = 86'd8388608;
parameter    ap_ST_fsm_state25 = 86'd16777216;
parameter    ap_ST_fsm_state26 = 86'd33554432;
parameter    ap_ST_fsm_state27 = 86'd67108864;
parameter    ap_ST_fsm_state28 = 86'd134217728;
parameter    ap_ST_fsm_state29 = 86'd268435456;
parameter    ap_ST_fsm_state30 = 86'd536870912;
parameter    ap_ST_fsm_state31 = 86'd1073741824;
parameter    ap_ST_fsm_state32 = 86'd2147483648;
parameter    ap_ST_fsm_state33 = 86'd4294967296;
parameter    ap_ST_fsm_state34 = 86'd8589934592;
parameter    ap_ST_fsm_state35 = 86'd17179869184;
parameter    ap_ST_fsm_state36 = 86'd34359738368;
parameter    ap_ST_fsm_state37 = 86'd68719476736;
parameter    ap_ST_fsm_state38 = 86'd137438953472;
parameter    ap_ST_fsm_state39 = 86'd274877906944;
parameter    ap_ST_fsm_state40 = 86'd549755813888;
parameter    ap_ST_fsm_state41 = 86'd1099511627776;
parameter    ap_ST_fsm_state42 = 86'd2199023255552;
parameter    ap_ST_fsm_state43 = 86'd4398046511104;
parameter    ap_ST_fsm_state44 = 86'd8796093022208;
parameter    ap_ST_fsm_state45 = 86'd17592186044416;
parameter    ap_ST_fsm_state46 = 86'd35184372088832;
parameter    ap_ST_fsm_state47 = 86'd70368744177664;
parameter    ap_ST_fsm_state48 = 86'd140737488355328;
parameter    ap_ST_fsm_state49 = 86'd281474976710656;
parameter    ap_ST_fsm_state50 = 86'd562949953421312;
parameter    ap_ST_fsm_state51 = 86'd1125899906842624;
parameter    ap_ST_fsm_state52 = 86'd2251799813685248;
parameter    ap_ST_fsm_state53 = 86'd4503599627370496;
parameter    ap_ST_fsm_state54 = 86'd9007199254740992;
parameter    ap_ST_fsm_state55 = 86'd18014398509481984;
parameter    ap_ST_fsm_state56 = 86'd36028797018963968;
parameter    ap_ST_fsm_state57 = 86'd72057594037927936;
parameter    ap_ST_fsm_state58 = 86'd144115188075855872;
parameter    ap_ST_fsm_state59 = 86'd288230376151711744;
parameter    ap_ST_fsm_state60 = 86'd576460752303423488;
parameter    ap_ST_fsm_state61 = 86'd1152921504606846976;
parameter    ap_ST_fsm_state62 = 86'd2305843009213693952;
parameter    ap_ST_fsm_state63 = 86'd4611686018427387904;
parameter    ap_ST_fsm_state64 = 86'd9223372036854775808;
parameter    ap_ST_fsm_state65 = 86'd18446744073709551616;
parameter    ap_ST_fsm_state66 = 86'd36893488147419103232;
parameter    ap_ST_fsm_state67 = 86'd73786976294838206464;
parameter    ap_ST_fsm_state68 = 86'd147573952589676412928;
parameter    ap_ST_fsm_state69 = 86'd295147905179352825856;
parameter    ap_ST_fsm_state70 = 86'd590295810358705651712;
parameter    ap_ST_fsm_state71 = 86'd1180591620717411303424;
parameter    ap_ST_fsm_state72 = 86'd2361183241434822606848;
parameter    ap_ST_fsm_state73 = 86'd4722366482869645213696;
parameter    ap_ST_fsm_state74 = 86'd9444732965739290427392;
parameter    ap_ST_fsm_state75 = 86'd18889465931478580854784;
parameter    ap_ST_fsm_state76 = 86'd37778931862957161709568;
parameter    ap_ST_fsm_state77 = 86'd75557863725914323419136;
parameter    ap_ST_fsm_state78 = 86'd151115727451828646838272;
parameter    ap_ST_fsm_state79 = 86'd302231454903657293676544;
parameter    ap_ST_fsm_state80 = 86'd604462909807314587353088;
parameter    ap_ST_fsm_state81 = 86'd1208925819614629174706176;
parameter    ap_ST_fsm_state82 = 86'd2417851639229258349412352;
parameter    ap_ST_fsm_state83 = 86'd4835703278458516698824704;
parameter    ap_ST_fsm_state84 = 86'd9671406556917033397649408;
parameter    ap_ST_fsm_state85 = 86'd19342813113834066795298816;
parameter    ap_ST_fsm_state86 = 86'd38685626227668133590597632;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 6;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_USER_VALUE = 0;
parameter    C_M_AXI_GMEM_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);

output   ap_local_block;
input   ap_clk;
input   ap_rst_n;
output   m_axi_gmem_AWVALID;
input   m_axi_gmem_AWREADY;
output  [C_M_AXI_GMEM_ADDR_WIDTH - 1:0] m_axi_gmem_AWADDR;
output  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_AWID;
output  [7:0] m_axi_gmem_AWLEN;
output  [2:0] m_axi_gmem_AWSIZE;
output  [1:0] m_axi_gmem_AWBURST;
output  [1:0] m_axi_gmem_AWLOCK;
output  [3:0] m_axi_gmem_AWCACHE;
output  [2:0] m_axi_gmem_AWPROT;
output  [3:0] m_axi_gmem_AWQOS;
output  [3:0] m_axi_gmem_AWREGION;
output  [C_M_AXI_GMEM_AWUSER_WIDTH - 1:0] m_axi_gmem_AWUSER;
output   m_axi_gmem_WVALID;
input   m_axi_gmem_WREADY;
output  [C_M_AXI_GMEM_DATA_WIDTH - 1:0] m_axi_gmem_WDATA;
output  [C_M_AXI_GMEM_WSTRB_WIDTH - 1:0] m_axi_gmem_WSTRB;
output   m_axi_gmem_WLAST;
output  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_WID;
output  [C_M_AXI_GMEM_WUSER_WIDTH - 1:0] m_axi_gmem_WUSER;
output   m_axi_gmem_ARVALID;
input   m_axi_gmem_ARREADY;
output  [C_M_AXI_GMEM_ADDR_WIDTH - 1:0] m_axi_gmem_ARADDR;
output  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_ARID;
output  [7:0] m_axi_gmem_ARLEN;
output  [2:0] m_axi_gmem_ARSIZE;
output  [1:0] m_axi_gmem_ARBURST;
output  [1:0] m_axi_gmem_ARLOCK;
output  [3:0] m_axi_gmem_ARCACHE;
output  [2:0] m_axi_gmem_ARPROT;
output  [3:0] m_axi_gmem_ARQOS;
output  [3:0] m_axi_gmem_ARREGION;
output  [C_M_AXI_GMEM_ARUSER_WIDTH - 1:0] m_axi_gmem_ARUSER;
input   m_axi_gmem_RVALID;
output   m_axi_gmem_RREADY;
input  [C_M_AXI_GMEM_DATA_WIDTH - 1:0] m_axi_gmem_RDATA;
input   m_axi_gmem_RLAST;
input  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_RID;
input  [C_M_AXI_GMEM_RUSER_WIDTH - 1:0] m_axi_gmem_RUSER;
input  [1:0] m_axi_gmem_RRESP;
input   m_axi_gmem_BVALID;
output   m_axi_gmem_BREADY;
input  [1:0] m_axi_gmem_BRESP;
input  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_BID;
input  [C_M_AXI_GMEM_BUSER_WIDTH - 1:0] m_axi_gmem_BUSER;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
output   interrupt;

wire   [0:0] ap_local_deadlock;
 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [85:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [63:0] k;
wire   [63:0] x_o;
wire   [63:0] y_o;
reg   [2:0] values_x_V_address0;
reg    values_x_V_ce0;
reg    values_x_V_we0;
reg   [165:0] values_x_V_d0;
wire   [165:0] values_x_V_q0;
reg   [2:0] values_y_V_address0;
reg    values_y_V_ce0;
reg    values_y_V_we0;
reg   [165:0] values_y_V_d0;
wire   [165:0] values_y_V_q0;
reg    gmem_blk_n_AR;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state11;
reg    gmem_blk_n_AW;
wire    ap_CS_fsm_state72;
reg    gmem_blk_n_B;
wire    ap_CS_fsm_state79;
wire    ap_CS_fsm_state20;
wire    ap_CS_fsm_state75;
wire    ap_CS_fsm_state86;
wire   [165:0] grp_bf_inv_fu_531_ap_return;
reg   [165:0] reg_676;
wire    ap_CS_fsm_state32;
wire    ap_CS_fsm_state54;
wire   [165:0] grp_bf_mult_2_fu_536_ap_return;
reg   [165:0] reg_681;
wire   [165:0] grp_bf_mult_1_fu_541_ap_return;
reg   [165:0] reg_687;
wire    ap_CS_fsm_state33;
wire    ap_CS_fsm_state39;
wire    ap_CS_fsm_state55;
wire    ap_CS_fsm_state61;
reg   [165:0] reg_695;
wire    ap_CS_fsm_state36;
wire    ap_CS_fsm_state58;
reg   [165:0] reg_701;
wire    ap_CS_fsm_state43;
wire    ap_CS_fsm_state65;
reg   [165:0] reg_706;
wire    ap_CS_fsm_state68;
reg   [61:0] trunc_ln_reg_1388;
reg   [61:0] trunc_ln5_reg_1394;
reg   [61:0] trunc_ln6_reg_1401;
reg   [63:0] gmem_addr_1_reg_1413;
reg   [63:0] gmem_addr_2_reg_1418;
wire   [165:0] b_V_2_fu_775_p1;
reg   [165:0] b_V_2_reg_1426;
wire    ap_CS_fsm_state30;
wire   [0:0] icmp_ln1064_fu_780_p2;
reg   [0:0] icmp_ln1064_reg_1433;
wire   [165:0] scalar_V_fu_792_p3;
reg   [165:0] scalar_V_reg_1440;
wire    ap_CS_fsm_state31;
wire   [162:0] trunc_ln104_fu_805_p1;
reg   [162:0] trunc_ln104_reg_1445;
wire   [165:0] lambda_V_5_fu_813_p2;
reg   [165:0] lambda_V_5_reg_1453;
wire   [162:0] empty_132_fu_822_p1;
reg   [162:0] empty_132_reg_1462;
wire    ap_CS_fsm_state38;
wire   [63:0] zext_ln115_fu_839_p1;
reg   [63:0] zext_ln115_reg_1474;
wire    ap_CS_fsm_state42;
wire   [0:0] icmp_ln115_fu_843_p2;
wire   [7:0] add_ln53_fu_910_p2;
reg   [7:0] add_ln53_reg_1537;
wire    ap_CS_fsm_state46;
wire   [6:0] add_ln53_1_fu_919_p2;
reg   [6:0] add_ln53_1_reg_1545;
wire   [0:0] icmp_ln53_fu_904_p2;
wire   [191:0] p_Result_42_fu_929_p5;
reg   [191:0] p_Result_42_reg_1550;
wire   [191:0] p_Result_43_fu_941_p5;
reg   [191:0] p_Result_43_reg_1555;
wire  signed [3:0] select_ln53_fu_964_p3;
reg  signed [3:0] select_ln53_reg_1560;
wire    ap_CS_fsm_state47;
wire   [6:0] select_ln53_1_fu_972_p3;
reg   [6:0] select_ln53_1_reg_1566;
wire   [5:0] trunc_ln53_fu_978_p1;
reg   [5:0] trunc_ln53_reg_1571;
wire   [7:0] p_shl_mid2_fu_983_p3;
reg   [7:0] p_shl_mid2_reg_1576;
reg   [0:0] tmp_14_reg_1581;
wire    ap_CS_fsm_state49;
reg   [1:0] tmp_s_reg_1586;
wire   [1:0] add_ln86_fu_1033_p2;
reg   [1:0] add_ln86_reg_1591;
reg   [0:0] p_Result_s_reg_1596;
reg   [0:0] tmp_16_reg_1600;
wire  signed [31:0] sext_ln54_fu_1055_p1;
reg  signed [31:0] sext_ln54_reg_1605;
wire    ap_CS_fsm_state50;
wire   [5:0] Q_fu_1114_p2;
reg   [5:0] Q_reg_1610;
wire   [0:0] icmp_ln87_fu_1121_p2;
reg   [0:0] icmp_ln87_reg_1615;
wire   [31:0] m_fu_1145_p3;
wire    ap_CS_fsm_state52;
reg   [165:0] R_x_V_1_load_1_reg_1627;
wire   [0:0] icmp_ln1064_1_fu_1153_p2;
reg   [0:0] icmp_ln1064_1_reg_1634;
wire   [3:0] trunc_ln52_fu_1159_p1;
reg   [3:0] trunc_ln52_reg_1638;
wire    ap_CS_fsm_state53;
reg   [162:0] R_y_V_4_1_load_1_reg_1644;
wire   [165:0] lambda_V_9_fu_1167_p2;
reg   [165:0] lambda_V_9_reg_1652;
wire    ap_CS_fsm_state57;
wire   [162:0] empty_134_fu_1176_p1;
reg   [162:0] empty_134_reg_1661;
wire    ap_CS_fsm_state60;
wire   [0:0] and_ln63_fu_1196_p2;
reg   [0:0] and_ln63_reg_1666;
wire    ap_CS_fsm_state63;
wire   [2:0] select_ln66_fu_1252_p3;
reg   [2:0] select_ln66_reg_1670;
wire    ap_CS_fsm_state64;
wire    ap_CS_fsm_state67;
reg   [165:0] x_V_load_reg_1698;
reg   [2:0] buff1_address0;
reg    buff1_ce0;
reg    buff1_we0;
wire   [31:0] buff1_q0;
reg   [2:0] buff2_address0;
reg    buff2_ce0;
reg    buff2_we0;
reg   [31:0] buff2_d0;
wire   [31:0] buff2_q0;
reg   [2:0] buff3_address0;
reg    buff3_ce0;
reg    buff3_we0;
reg   [31:0] buff3_d0;
wire   [31:0] buff3_q0;
wire    grp_Radix2wECC_Pipeline_1_fu_489_ap_start;
wire    grp_Radix2wECC_Pipeline_1_fu_489_ap_done;
wire    grp_Radix2wECC_Pipeline_1_fu_489_ap_idle;
wire    grp_Radix2wECC_Pipeline_1_fu_489_ap_ready;
wire    grp_Radix2wECC_Pipeline_1_fu_489_m_axi_gmem_AWVALID;
wire   [63:0] grp_Radix2wECC_Pipeline_1_fu_489_m_axi_gmem_AWADDR;
wire   [0:0] grp_Radix2wECC_Pipeline_1_fu_489_m_axi_gmem_AWID;
wire   [31:0] grp_Radix2wECC_Pipeline_1_fu_489_m_axi_gmem_AWLEN;
wire   [2:0] grp_Radix2wECC_Pipeline_1_fu_489_m_axi_gmem_AWSIZE;
wire   [1:0] grp_Radix2wECC_Pipeline_1_fu_489_m_axi_gmem_AWBURST;
wire   [1:0] grp_Radix2wECC_Pipeline_1_fu_489_m_axi_gmem_AWLOCK;
wire   [3:0] grp_Radix2wECC_Pipeline_1_fu_489_m_axi_gmem_AWCACHE;
wire   [2:0] grp_Radix2wECC_Pipeline_1_fu_489_m_axi_gmem_AWPROT;
wire   [3:0] grp_Radix2wECC_Pipeline_1_fu_489_m_axi_gmem_AWQOS;
wire   [3:0] grp_Radix2wECC_Pipeline_1_fu_489_m_axi_gmem_AWREGION;
wire   [0:0] grp_Radix2wECC_Pipeline_1_fu_489_m_axi_gmem_AWUSER;
wire    grp_Radix2wECC_Pipeline_1_fu_489_m_axi_gmem_WVALID;
wire   [31:0] grp_Radix2wECC_Pipeline_1_fu_489_m_axi_gmem_WDATA;
wire   [3:0] grp_Radix2wECC_Pipeline_1_fu_489_m_axi_gmem_WSTRB;
wire    grp_Radix2wECC_Pipeline_1_fu_489_m_axi_gmem_WLAST;
wire   [0:0] grp_Radix2wECC_Pipeline_1_fu_489_m_axi_gmem_WID;
wire   [0:0] grp_Radix2wECC_Pipeline_1_fu_489_m_axi_gmem_WUSER;
wire    grp_Radix2wECC_Pipeline_1_fu_489_m_axi_gmem_ARVALID;
wire   [63:0] grp_Radix2wECC_Pipeline_1_fu_489_m_axi_gmem_ARADDR;
wire   [0:0] grp_Radix2wECC_Pipeline_1_fu_489_m_axi_gmem_ARID;
wire   [31:0] grp_Radix2wECC_Pipeline_1_fu_489_m_axi_gmem_ARLEN;
wire   [2:0] grp_Radix2wECC_Pipeline_1_fu_489_m_axi_gmem_ARSIZE;
wire   [1:0] grp_Radix2wECC_Pipeline_1_fu_489_m_axi_gmem_ARBURST;
wire   [1:0] grp_Radix2wECC_Pipeline_1_fu_489_m_axi_gmem_ARLOCK;
wire   [3:0] grp_Radix2wECC_Pipeline_1_fu_489_m_axi_gmem_ARCACHE;
wire   [2:0] grp_Radix2wECC_Pipeline_1_fu_489_m_axi_gmem_ARPROT;
wire   [3:0] grp_Radix2wECC_Pipeline_1_fu_489_m_axi_gmem_ARQOS;
wire   [3:0] grp_Radix2wECC_Pipeline_1_fu_489_m_axi_gmem_ARREGION;
wire   [0:0] grp_Radix2wECC_Pipeline_1_fu_489_m_axi_gmem_ARUSER;
wire    grp_Radix2wECC_Pipeline_1_fu_489_m_axi_gmem_RREADY;
wire    grp_Radix2wECC_Pipeline_1_fu_489_m_axi_gmem_BREADY;
wire   [2:0] grp_Radix2wECC_Pipeline_1_fu_489_buff1_address0;
wire    grp_Radix2wECC_Pipeline_1_fu_489_buff1_ce0;
wire    grp_Radix2wECC_Pipeline_1_fu_489_buff1_we0;
wire   [31:0] grp_Radix2wECC_Pipeline_1_fu_489_buff1_d0;
wire    grp_Radix2wECC_Pipeline_2_fu_497_ap_start;
wire    grp_Radix2wECC_Pipeline_2_fu_497_ap_done;
wire    grp_Radix2wECC_Pipeline_2_fu_497_ap_idle;
wire    grp_Radix2wECC_Pipeline_2_fu_497_ap_ready;
wire    grp_Radix2wECC_Pipeline_2_fu_497_m_axi_gmem_AWVALID;
wire   [63:0] grp_Radix2wECC_Pipeline_2_fu_497_m_axi_gmem_AWADDR;
wire   [0:0] grp_Radix2wECC_Pipeline_2_fu_497_m_axi_gmem_AWID;
wire   [31:0] grp_Radix2wECC_Pipeline_2_fu_497_m_axi_gmem_AWLEN;
wire   [2:0] grp_Radix2wECC_Pipeline_2_fu_497_m_axi_gmem_AWSIZE;
wire   [1:0] grp_Radix2wECC_Pipeline_2_fu_497_m_axi_gmem_AWBURST;
wire   [1:0] grp_Radix2wECC_Pipeline_2_fu_497_m_axi_gmem_AWLOCK;
wire   [3:0] grp_Radix2wECC_Pipeline_2_fu_497_m_axi_gmem_AWCACHE;
wire   [2:0] grp_Radix2wECC_Pipeline_2_fu_497_m_axi_gmem_AWPROT;
wire   [3:0] grp_Radix2wECC_Pipeline_2_fu_497_m_axi_gmem_AWQOS;
wire   [3:0] grp_Radix2wECC_Pipeline_2_fu_497_m_axi_gmem_AWREGION;
wire   [0:0] grp_Radix2wECC_Pipeline_2_fu_497_m_axi_gmem_AWUSER;
wire    grp_Radix2wECC_Pipeline_2_fu_497_m_axi_gmem_WVALID;
wire   [31:0] grp_Radix2wECC_Pipeline_2_fu_497_m_axi_gmem_WDATA;
wire   [3:0] grp_Radix2wECC_Pipeline_2_fu_497_m_axi_gmem_WSTRB;
wire    grp_Radix2wECC_Pipeline_2_fu_497_m_axi_gmem_WLAST;
wire   [0:0] grp_Radix2wECC_Pipeline_2_fu_497_m_axi_gmem_WID;
wire   [0:0] grp_Radix2wECC_Pipeline_2_fu_497_m_axi_gmem_WUSER;
wire    grp_Radix2wECC_Pipeline_2_fu_497_m_axi_gmem_ARVALID;
wire   [63:0] grp_Radix2wECC_Pipeline_2_fu_497_m_axi_gmem_ARADDR;
wire   [0:0] grp_Radix2wECC_Pipeline_2_fu_497_m_axi_gmem_ARID;
wire   [31:0] grp_Radix2wECC_Pipeline_2_fu_497_m_axi_gmem_ARLEN;
wire   [2:0] grp_Radix2wECC_Pipeline_2_fu_497_m_axi_gmem_ARSIZE;
wire   [1:0] grp_Radix2wECC_Pipeline_2_fu_497_m_axi_gmem_ARBURST;
wire   [1:0] grp_Radix2wECC_Pipeline_2_fu_497_m_axi_gmem_ARLOCK;
wire   [3:0] grp_Radix2wECC_Pipeline_2_fu_497_m_axi_gmem_ARCACHE;
wire   [2:0] grp_Radix2wECC_Pipeline_2_fu_497_m_axi_gmem_ARPROT;
wire   [3:0] grp_Radix2wECC_Pipeline_2_fu_497_m_axi_gmem_ARQOS;
wire   [3:0] grp_Radix2wECC_Pipeline_2_fu_497_m_axi_gmem_ARREGION;
wire   [0:0] grp_Radix2wECC_Pipeline_2_fu_497_m_axi_gmem_ARUSER;
wire    grp_Radix2wECC_Pipeline_2_fu_497_m_axi_gmem_RREADY;
wire    grp_Radix2wECC_Pipeline_2_fu_497_m_axi_gmem_BREADY;
wire   [2:0] grp_Radix2wECC_Pipeline_2_fu_497_buff2_address0;
wire    grp_Radix2wECC_Pipeline_2_fu_497_buff2_ce0;
wire    grp_Radix2wECC_Pipeline_2_fu_497_buff2_we0;
wire   [31:0] grp_Radix2wECC_Pipeline_2_fu_497_buff2_d0;
wire    grp_Radix2wECC_Pipeline_VITIS_LOOP_33_1_fu_505_ap_start;
wire    grp_Radix2wECC_Pipeline_VITIS_LOOP_33_1_fu_505_ap_done;
wire    grp_Radix2wECC_Pipeline_VITIS_LOOP_33_1_fu_505_ap_idle;
wire    grp_Radix2wECC_Pipeline_VITIS_LOOP_33_1_fu_505_ap_ready;
wire   [2:0] grp_Radix2wECC_Pipeline_VITIS_LOOP_33_1_fu_505_buff1_address0;
wire    grp_Radix2wECC_Pipeline_VITIS_LOOP_33_1_fu_505_buff1_ce0;
wire   [164:0] grp_Radix2wECC_Pipeline_VITIS_LOOP_33_1_fu_505_a_V_out;
wire    grp_Radix2wECC_Pipeline_VITIS_LOOP_33_1_fu_505_a_V_out_ap_vld;
wire    grp_Radix2wECC_Pipeline_3_fu_511_ap_start;
wire    grp_Radix2wECC_Pipeline_3_fu_511_ap_done;
wire    grp_Radix2wECC_Pipeline_3_fu_511_ap_idle;
wire    grp_Radix2wECC_Pipeline_3_fu_511_ap_ready;
wire    grp_Radix2wECC_Pipeline_3_fu_511_m_axi_gmem_AWVALID;
wire   [63:0] grp_Radix2wECC_Pipeline_3_fu_511_m_axi_gmem_AWADDR;
wire   [0:0] grp_Radix2wECC_Pipeline_3_fu_511_m_axi_gmem_AWID;
wire   [31:0] grp_Radix2wECC_Pipeline_3_fu_511_m_axi_gmem_AWLEN;
wire   [2:0] grp_Radix2wECC_Pipeline_3_fu_511_m_axi_gmem_AWSIZE;
wire   [1:0] grp_Radix2wECC_Pipeline_3_fu_511_m_axi_gmem_AWBURST;
wire   [1:0] grp_Radix2wECC_Pipeline_3_fu_511_m_axi_gmem_AWLOCK;
wire   [3:0] grp_Radix2wECC_Pipeline_3_fu_511_m_axi_gmem_AWCACHE;
wire   [2:0] grp_Radix2wECC_Pipeline_3_fu_511_m_axi_gmem_AWPROT;
wire   [3:0] grp_Radix2wECC_Pipeline_3_fu_511_m_axi_gmem_AWQOS;
wire   [3:0] grp_Radix2wECC_Pipeline_3_fu_511_m_axi_gmem_AWREGION;
wire   [0:0] grp_Radix2wECC_Pipeline_3_fu_511_m_axi_gmem_AWUSER;
wire    grp_Radix2wECC_Pipeline_3_fu_511_m_axi_gmem_WVALID;
wire   [31:0] grp_Radix2wECC_Pipeline_3_fu_511_m_axi_gmem_WDATA;
wire   [3:0] grp_Radix2wECC_Pipeline_3_fu_511_m_axi_gmem_WSTRB;
wire    grp_Radix2wECC_Pipeline_3_fu_511_m_axi_gmem_WLAST;
wire   [0:0] grp_Radix2wECC_Pipeline_3_fu_511_m_axi_gmem_WID;
wire   [0:0] grp_Radix2wECC_Pipeline_3_fu_511_m_axi_gmem_WUSER;
wire    grp_Radix2wECC_Pipeline_3_fu_511_m_axi_gmem_ARVALID;
wire   [63:0] grp_Radix2wECC_Pipeline_3_fu_511_m_axi_gmem_ARADDR;
wire   [0:0] grp_Radix2wECC_Pipeline_3_fu_511_m_axi_gmem_ARID;
wire   [31:0] grp_Radix2wECC_Pipeline_3_fu_511_m_axi_gmem_ARLEN;
wire   [2:0] grp_Radix2wECC_Pipeline_3_fu_511_m_axi_gmem_ARSIZE;
wire   [1:0] grp_Radix2wECC_Pipeline_3_fu_511_m_axi_gmem_ARBURST;
wire   [1:0] grp_Radix2wECC_Pipeline_3_fu_511_m_axi_gmem_ARLOCK;
wire   [3:0] grp_Radix2wECC_Pipeline_3_fu_511_m_axi_gmem_ARCACHE;
wire   [2:0] grp_Radix2wECC_Pipeline_3_fu_511_m_axi_gmem_ARPROT;
wire   [3:0] grp_Radix2wECC_Pipeline_3_fu_511_m_axi_gmem_ARQOS;
wire   [3:0] grp_Radix2wECC_Pipeline_3_fu_511_m_axi_gmem_ARREGION;
wire   [0:0] grp_Radix2wECC_Pipeline_3_fu_511_m_axi_gmem_ARUSER;
wire    grp_Radix2wECC_Pipeline_3_fu_511_m_axi_gmem_RREADY;
wire    grp_Radix2wECC_Pipeline_3_fu_511_m_axi_gmem_BREADY;
wire   [2:0] grp_Radix2wECC_Pipeline_3_fu_511_buff3_address0;
wire    grp_Radix2wECC_Pipeline_3_fu_511_buff3_ce0;
wire    grp_Radix2wECC_Pipeline_3_fu_511_buff3_we0;
wire   [31:0] grp_Radix2wECC_Pipeline_3_fu_511_buff3_d0;
wire    grp_Radix2wECC_Pipeline_VITIS_LOOP_36_2_fu_519_ap_start;
wire    grp_Radix2wECC_Pipeline_VITIS_LOOP_36_2_fu_519_ap_done;
wire    grp_Radix2wECC_Pipeline_VITIS_LOOP_36_2_fu_519_ap_idle;
wire    grp_Radix2wECC_Pipeline_VITIS_LOOP_36_2_fu_519_ap_ready;
wire   [2:0] grp_Radix2wECC_Pipeline_VITIS_LOOP_36_2_fu_519_buff2_address0;
wire    grp_Radix2wECC_Pipeline_VITIS_LOOP_36_2_fu_519_buff2_ce0;
wire   [191:0] grp_Radix2wECC_Pipeline_VITIS_LOOP_36_2_fu_519_b_V_out;
wire    grp_Radix2wECC_Pipeline_VITIS_LOOP_36_2_fu_519_b_V_out_ap_vld;
wire    grp_Radix2wECC_Pipeline_VITIS_LOOP_39_3_fu_525_ap_start;
wire    grp_Radix2wECC_Pipeline_VITIS_LOOP_39_3_fu_525_ap_done;
wire    grp_Radix2wECC_Pipeline_VITIS_LOOP_39_3_fu_525_ap_idle;
wire    grp_Radix2wECC_Pipeline_VITIS_LOOP_39_3_fu_525_ap_ready;
wire   [2:0] grp_Radix2wECC_Pipeline_VITIS_LOOP_39_3_fu_525_buff3_address0;
wire    grp_Radix2wECC_Pipeline_VITIS_LOOP_39_3_fu_525_buff3_ce0;
wire   [191:0] grp_Radix2wECC_Pipeline_VITIS_LOOP_39_3_fu_525_c_V_out;
wire    grp_Radix2wECC_Pipeline_VITIS_LOOP_39_3_fu_525_c_V_out_ap_vld;
wire    grp_bf_inv_fu_531_ap_start;
wire    grp_bf_inv_fu_531_ap_done;
wire    grp_bf_inv_fu_531_ap_idle;
wire    grp_bf_inv_fu_531_ap_ready;
reg   [165:0] grp_bf_inv_fu_531_x_V_read;
wire    grp_bf_mult_2_fu_536_ap_start;
wire    grp_bf_mult_2_fu_536_ap_done;
wire    grp_bf_mult_2_fu_536_ap_idle;
wire    grp_bf_mult_2_fu_536_ap_ready;
reg   [165:0] grp_bf_mult_2_fu_536_x_V_read;
wire    grp_bf_mult_1_fu_541_ap_start;
wire    grp_bf_mult_1_fu_541_ap_done;
wire    grp_bf_mult_1_fu_541_ap_idle;
wire    grp_bf_mult_1_fu_541_ap_ready;
reg   [165:0] grp_bf_mult_1_fu_541_z_V_read;
reg   [162:0] grp_bf_mult_1_fu_541_y_V_read;
wire    grp_Radix2wECC_Pipeline_VITIS_LOOP_33_110_fu_548_ap_start;
wire    grp_Radix2wECC_Pipeline_VITIS_LOOP_33_110_fu_548_ap_done;
wire    grp_Radix2wECC_Pipeline_VITIS_LOOP_33_110_fu_548_ap_idle;
wire    grp_Radix2wECC_Pipeline_VITIS_LOOP_33_110_fu_548_ap_ready;
wire   [165:0] grp_Radix2wECC_Pipeline_VITIS_LOOP_33_110_fu_548_p_Val2_out;
wire    grp_Radix2wECC_Pipeline_VITIS_LOOP_33_110_fu_548_p_Val2_out_ap_vld;
wire    grp_Radix2wECC_Pipeline_VITIS_LOOP_33_111_fu_556_ap_start;
wire    grp_Radix2wECC_Pipeline_VITIS_LOOP_33_111_fu_556_ap_done;
wire    grp_Radix2wECC_Pipeline_VITIS_LOOP_33_111_fu_556_ap_idle;
wire    grp_Radix2wECC_Pipeline_VITIS_LOOP_33_111_fu_556_ap_ready;
wire   [165:0] grp_Radix2wECC_Pipeline_VITIS_LOOP_33_111_fu_556_p_Val2_20_out;
wire    grp_Radix2wECC_Pipeline_VITIS_LOOP_33_111_fu_556_p_Val2_20_out_ap_vld;
wire    grp_Radix2wECC_Pipeline_VITIS_LOOP_33_112_fu_564_ap_start;
wire    grp_Radix2wECC_Pipeline_VITIS_LOOP_33_112_fu_564_ap_done;
wire    grp_Radix2wECC_Pipeline_VITIS_LOOP_33_112_fu_564_ap_idle;
wire    grp_Radix2wECC_Pipeline_VITIS_LOOP_33_112_fu_564_ap_ready;
wire   [165:0] grp_Radix2wECC_Pipeline_VITIS_LOOP_33_112_fu_564_tmp_y_V_out;
wire    grp_Radix2wECC_Pipeline_VITIS_LOOP_33_112_fu_564_tmp_y_V_out_ap_vld;
wire    grp_point_add_fu_572_ap_start;
wire    grp_point_add_fu_572_ap_done;
wire    grp_point_add_fu_572_ap_idle;
wire    grp_point_add_fu_572_ap_ready;
reg   [165:0] grp_point_add_fu_572_x1_V_read;
reg   [165:0] grp_point_add_fu_572_y1_V_read;
reg   [165:0] grp_point_add_fu_572_x2_V_read;
reg   [165:0] grp_point_add_fu_572_y2_V_read;
wire   [165:0] grp_point_add_fu_572_ap_return_0;
wire   [165:0] grp_point_add_fu_572_ap_return_1;
wire    grp_Radix2wECC_Pipeline_VITIS_LOOP_77_7_fu_584_ap_start;
wire    grp_Radix2wECC_Pipeline_VITIS_LOOP_77_7_fu_584_ap_done;
wire    grp_Radix2wECC_Pipeline_VITIS_LOOP_77_7_fu_584_ap_idle;
wire    grp_Radix2wECC_Pipeline_VITIS_LOOP_77_7_fu_584_ap_ready;
wire   [2:0] grp_Radix2wECC_Pipeline_VITIS_LOOP_77_7_fu_584_buff2_address0;
wire    grp_Radix2wECC_Pipeline_VITIS_LOOP_77_7_fu_584_buff2_ce0;
wire    grp_Radix2wECC_Pipeline_VITIS_LOOP_77_7_fu_584_buff2_we0;
wire   [31:0] grp_Radix2wECC_Pipeline_VITIS_LOOP_77_7_fu_584_buff2_d0;
wire   [2:0] grp_Radix2wECC_Pipeline_VITIS_LOOP_77_7_fu_584_buff3_address0;
wire    grp_Radix2wECC_Pipeline_VITIS_LOOP_77_7_fu_584_buff3_ce0;
wire    grp_Radix2wECC_Pipeline_VITIS_LOOP_77_7_fu_584_buff3_we0;
wire   [31:0] grp_Radix2wECC_Pipeline_VITIS_LOOP_77_7_fu_584_buff3_d0;
wire    grp_Radix2wECC_Pipeline_VITIS_LOOP_56_6_fu_592_ap_start;
wire    grp_Radix2wECC_Pipeline_VITIS_LOOP_56_6_fu_592_ap_done;
wire    grp_Radix2wECC_Pipeline_VITIS_LOOP_56_6_fu_592_ap_idle;
wire    grp_Radix2wECC_Pipeline_VITIS_LOOP_56_6_fu_592_ap_ready;
wire   [5:0] grp_Radix2wECC_Pipeline_VITIS_LOOP_56_6_fu_592_slice_V_1_out;
wire    grp_Radix2wECC_Pipeline_VITIS_LOOP_56_6_fu_592_slice_V_1_out_ap_vld;
wire    grp_Radix2wECC_Pipeline_VITIS_LOOP_92_1_fu_600_ap_start;
wire    grp_Radix2wECC_Pipeline_VITIS_LOOP_92_1_fu_600_ap_done;
wire    grp_Radix2wECC_Pipeline_VITIS_LOOP_92_1_fu_600_ap_idle;
wire    grp_Radix2wECC_Pipeline_VITIS_LOOP_92_1_fu_600_ap_ready;
wire   [31:0] grp_Radix2wECC_Pipeline_VITIS_LOOP_92_1_fu_600_n_out;
wire    grp_Radix2wECC_Pipeline_VITIS_LOOP_92_1_fu_600_n_out_ap_vld;
wire   [31:0] grp_Radix2wECC_Pipeline_VITIS_LOOP_92_1_fu_600_Q_1_out;
wire    grp_Radix2wECC_Pipeline_VITIS_LOOP_92_1_fu_600_Q_1_out_ap_vld;
wire    grp_Radix2wECC_Pipeline_VITIS_LOOP_33_113_fu_607_ap_start;
wire    grp_Radix2wECC_Pipeline_VITIS_LOOP_33_113_fu_607_ap_done;
wire    grp_Radix2wECC_Pipeline_VITIS_LOOP_33_113_fu_607_ap_idle;
wire    grp_Radix2wECC_Pipeline_VITIS_LOOP_33_113_fu_607_ap_ready;
wire   [165:0] grp_Radix2wECC_Pipeline_VITIS_LOOP_33_113_fu_607_p_Val2_29_out;
wire    grp_Radix2wECC_Pipeline_VITIS_LOOP_33_113_fu_607_p_Val2_29_out_ap_vld;
wire    grp_Radix2wECC_Pipeline_VITIS_LOOP_33_114_fu_615_ap_start;
wire    grp_Radix2wECC_Pipeline_VITIS_LOOP_33_114_fu_615_ap_done;
wire    grp_Radix2wECC_Pipeline_VITIS_LOOP_33_114_fu_615_ap_idle;
wire    grp_Radix2wECC_Pipeline_VITIS_LOOP_33_114_fu_615_ap_ready;
wire   [165:0] grp_Radix2wECC_Pipeline_VITIS_LOOP_33_114_fu_615_p_Val2_31_out;
wire    grp_Radix2wECC_Pipeline_VITIS_LOOP_33_114_fu_615_p_Val2_31_out_ap_vld;
wire    grp_Radix2wECC_Pipeline_VITIS_LOOP_33_115_fu_623_ap_start;
wire    grp_Radix2wECC_Pipeline_VITIS_LOOP_33_115_fu_623_ap_done;
wire    grp_Radix2wECC_Pipeline_VITIS_LOOP_33_115_fu_623_ap_idle;
wire    grp_Radix2wECC_Pipeline_VITIS_LOOP_33_115_fu_623_ap_ready;
wire   [165:0] grp_Radix2wECC_Pipeline_VITIS_LOOP_33_115_fu_623_R_y_V_5_out;
wire    grp_Radix2wECC_Pipeline_VITIS_LOOP_33_115_fu_623_R_y_V_5_out_ap_vld;
wire    grp_Radix2wECC_Pipeline_VITIS_LOOP_33_116_fu_631_ap_start;
wire    grp_Radix2wECC_Pipeline_VITIS_LOOP_33_116_fu_631_ap_done;
wire    grp_Radix2wECC_Pipeline_VITIS_LOOP_33_116_fu_631_ap_idle;
wire    grp_Radix2wECC_Pipeline_VITIS_LOOP_33_116_fu_631_ap_ready;
wire   [165:0] grp_Radix2wECC_Pipeline_VITIS_LOOP_33_116_fu_631_p_Val2_37_out;
wire    grp_Radix2wECC_Pipeline_VITIS_LOOP_33_116_fu_631_p_Val2_37_out_ap_vld;
wire    grp_Radix2wECC_Pipeline_17_fu_641_ap_start;
wire    grp_Radix2wECC_Pipeline_17_fu_641_ap_done;
wire    grp_Radix2wECC_Pipeline_17_fu_641_ap_idle;
wire    grp_Radix2wECC_Pipeline_17_fu_641_ap_ready;
wire    grp_Radix2wECC_Pipeline_17_fu_641_m_axi_gmem_AWVALID;
wire   [63:0] grp_Radix2wECC_Pipeline_17_fu_641_m_axi_gmem_AWADDR;
wire   [0:0] grp_Radix2wECC_Pipeline_17_fu_641_m_axi_gmem_AWID;
wire   [31:0] grp_Radix2wECC_Pipeline_17_fu_641_m_axi_gmem_AWLEN;
wire   [2:0] grp_Radix2wECC_Pipeline_17_fu_641_m_axi_gmem_AWSIZE;
wire   [1:0] grp_Radix2wECC_Pipeline_17_fu_641_m_axi_gmem_AWBURST;
wire   [1:0] grp_Radix2wECC_Pipeline_17_fu_641_m_axi_gmem_AWLOCK;
wire   [3:0] grp_Radix2wECC_Pipeline_17_fu_641_m_axi_gmem_AWCACHE;
wire   [2:0] grp_Radix2wECC_Pipeline_17_fu_641_m_axi_gmem_AWPROT;
wire   [3:0] grp_Radix2wECC_Pipeline_17_fu_641_m_axi_gmem_AWQOS;
wire   [3:0] grp_Radix2wECC_Pipeline_17_fu_641_m_axi_gmem_AWREGION;
wire   [0:0] grp_Radix2wECC_Pipeline_17_fu_641_m_axi_gmem_AWUSER;
wire    grp_Radix2wECC_Pipeline_17_fu_641_m_axi_gmem_WVALID;
wire   [31:0] grp_Radix2wECC_Pipeline_17_fu_641_m_axi_gmem_WDATA;
wire   [3:0] grp_Radix2wECC_Pipeline_17_fu_641_m_axi_gmem_WSTRB;
wire    grp_Radix2wECC_Pipeline_17_fu_641_m_axi_gmem_WLAST;
wire   [0:0] grp_Radix2wECC_Pipeline_17_fu_641_m_axi_gmem_WID;
wire   [0:0] grp_Radix2wECC_Pipeline_17_fu_641_m_axi_gmem_WUSER;
wire    grp_Radix2wECC_Pipeline_17_fu_641_m_axi_gmem_ARVALID;
wire   [63:0] grp_Radix2wECC_Pipeline_17_fu_641_m_axi_gmem_ARADDR;
wire   [0:0] grp_Radix2wECC_Pipeline_17_fu_641_m_axi_gmem_ARID;
wire   [31:0] grp_Radix2wECC_Pipeline_17_fu_641_m_axi_gmem_ARLEN;
wire   [2:0] grp_Radix2wECC_Pipeline_17_fu_641_m_axi_gmem_ARSIZE;
wire   [1:0] grp_Radix2wECC_Pipeline_17_fu_641_m_axi_gmem_ARBURST;
wire   [1:0] grp_Radix2wECC_Pipeline_17_fu_641_m_axi_gmem_ARLOCK;
wire   [3:0] grp_Radix2wECC_Pipeline_17_fu_641_m_axi_gmem_ARCACHE;
wire   [2:0] grp_Radix2wECC_Pipeline_17_fu_641_m_axi_gmem_ARPROT;
wire   [3:0] grp_Radix2wECC_Pipeline_17_fu_641_m_axi_gmem_ARQOS;
wire   [3:0] grp_Radix2wECC_Pipeline_17_fu_641_m_axi_gmem_ARREGION;
wire   [0:0] grp_Radix2wECC_Pipeline_17_fu_641_m_axi_gmem_ARUSER;
wire    grp_Radix2wECC_Pipeline_17_fu_641_m_axi_gmem_RREADY;
wire    grp_Radix2wECC_Pipeline_17_fu_641_m_axi_gmem_BREADY;
wire   [2:0] grp_Radix2wECC_Pipeline_17_fu_641_buff2_address0;
wire    grp_Radix2wECC_Pipeline_17_fu_641_buff2_ce0;
wire    grp_Radix2wECC_Pipeline_18_fu_649_ap_start;
wire    grp_Radix2wECC_Pipeline_18_fu_649_ap_done;
wire    grp_Radix2wECC_Pipeline_18_fu_649_ap_idle;
wire    grp_Radix2wECC_Pipeline_18_fu_649_ap_ready;
wire    grp_Radix2wECC_Pipeline_18_fu_649_m_axi_gmem_AWVALID;
wire   [63:0] grp_Radix2wECC_Pipeline_18_fu_649_m_axi_gmem_AWADDR;
wire   [0:0] grp_Radix2wECC_Pipeline_18_fu_649_m_axi_gmem_AWID;
wire   [31:0] grp_Radix2wECC_Pipeline_18_fu_649_m_axi_gmem_AWLEN;
wire   [2:0] grp_Radix2wECC_Pipeline_18_fu_649_m_axi_gmem_AWSIZE;
wire   [1:0] grp_Radix2wECC_Pipeline_18_fu_649_m_axi_gmem_AWBURST;
wire   [1:0] grp_Radix2wECC_Pipeline_18_fu_649_m_axi_gmem_AWLOCK;
wire   [3:0] grp_Radix2wECC_Pipeline_18_fu_649_m_axi_gmem_AWCACHE;
wire   [2:0] grp_Radix2wECC_Pipeline_18_fu_649_m_axi_gmem_AWPROT;
wire   [3:0] grp_Radix2wECC_Pipeline_18_fu_649_m_axi_gmem_AWQOS;
wire   [3:0] grp_Radix2wECC_Pipeline_18_fu_649_m_axi_gmem_AWREGION;
wire   [0:0] grp_Radix2wECC_Pipeline_18_fu_649_m_axi_gmem_AWUSER;
wire    grp_Radix2wECC_Pipeline_18_fu_649_m_axi_gmem_WVALID;
wire   [31:0] grp_Radix2wECC_Pipeline_18_fu_649_m_axi_gmem_WDATA;
wire   [3:0] grp_Radix2wECC_Pipeline_18_fu_649_m_axi_gmem_WSTRB;
wire    grp_Radix2wECC_Pipeline_18_fu_649_m_axi_gmem_WLAST;
wire   [0:0] grp_Radix2wECC_Pipeline_18_fu_649_m_axi_gmem_WID;
wire   [0:0] grp_Radix2wECC_Pipeline_18_fu_649_m_axi_gmem_WUSER;
wire    grp_Radix2wECC_Pipeline_18_fu_649_m_axi_gmem_ARVALID;
wire   [63:0] grp_Radix2wECC_Pipeline_18_fu_649_m_axi_gmem_ARADDR;
wire   [0:0] grp_Radix2wECC_Pipeline_18_fu_649_m_axi_gmem_ARID;
wire   [31:0] grp_Radix2wECC_Pipeline_18_fu_649_m_axi_gmem_ARLEN;
wire   [2:0] grp_Radix2wECC_Pipeline_18_fu_649_m_axi_gmem_ARSIZE;
wire   [1:0] grp_Radix2wECC_Pipeline_18_fu_649_m_axi_gmem_ARBURST;
wire   [1:0] grp_Radix2wECC_Pipeline_18_fu_649_m_axi_gmem_ARLOCK;
wire   [3:0] grp_Radix2wECC_Pipeline_18_fu_649_m_axi_gmem_ARCACHE;
wire   [2:0] grp_Radix2wECC_Pipeline_18_fu_649_m_axi_gmem_ARPROT;
wire   [3:0] grp_Radix2wECC_Pipeline_18_fu_649_m_axi_gmem_ARQOS;
wire   [3:0] grp_Radix2wECC_Pipeline_18_fu_649_m_axi_gmem_ARREGION;
wire   [0:0] grp_Radix2wECC_Pipeline_18_fu_649_m_axi_gmem_ARUSER;
wire    grp_Radix2wECC_Pipeline_18_fu_649_m_axi_gmem_RREADY;
wire    grp_Radix2wECC_Pipeline_18_fu_649_m_axi_gmem_BREADY;
wire   [2:0] grp_Radix2wECC_Pipeline_18_fu_649_buff3_address0;
wire    grp_Radix2wECC_Pipeline_18_fu_649_buff3_ce0;
reg    gmem_AWVALID;
wire    gmem_AWREADY;
reg   [63:0] gmem_AWADDR;
reg   [0:0] gmem_AWID;
reg   [31:0] gmem_AWLEN;
reg   [2:0] gmem_AWSIZE;
reg   [1:0] gmem_AWBURST;
reg   [1:0] gmem_AWLOCK;
reg   [3:0] gmem_AWCACHE;
reg   [2:0] gmem_AWPROT;
reg   [3:0] gmem_AWQOS;
reg   [3:0] gmem_AWREGION;
reg   [0:0] gmem_AWUSER;
reg    gmem_WVALID;
wire    gmem_WREADY;
reg   [31:0] gmem_WDATA;
reg   [3:0] gmem_WSTRB;
reg    gmem_WLAST;
reg   [0:0] gmem_WID;
reg   [0:0] gmem_WUSER;
reg    gmem_ARVALID;
wire    gmem_ARREADY;
reg   [63:0] gmem_ARADDR;
reg   [0:0] gmem_ARID;
reg   [31:0] gmem_ARLEN;
reg   [2:0] gmem_ARSIZE;
reg   [1:0] gmem_ARBURST;
reg   [1:0] gmem_ARLOCK;
reg   [3:0] gmem_ARCACHE;
reg   [2:0] gmem_ARPROT;
reg   [3:0] gmem_ARQOS;
reg   [3:0] gmem_ARREGION;
reg   [0:0] gmem_ARUSER;
wire    gmem_RVALID;
reg    gmem_RREADY;
wire   [31:0] gmem_RDATA;
wire    gmem_RLAST;
wire   [0:0] gmem_RID;
wire   [8:0] gmem_RFIFONUM;
wire   [0:0] gmem_RUSER;
wire   [1:0] gmem_RRESP;
wire    gmem_BVALID;
reg    gmem_BREADY;
wire   [1:0] gmem_BRESP;
wire   [0:0] gmem_BID;
wire   [0:0] gmem_BUSER;
reg   [165:0] tmp_y_V_reg_393;
wire    ap_CS_fsm_state41;
reg   [165:0] tmp1_x_V_reg_405;
reg   [31:0] m_1_reg_417;
reg   [31:0] n_reg_429;
reg   [165:0] ap_phi_mux_R_x_V_2_phi_fu_445_p4;
reg   [165:0] R_x_V_2_reg_441;
reg   [165:0] ap_phi_mux_R_y_V_phi_fu_457_p4;
reg   [165:0] R_y_V_reg_453;
reg   [165:0] ap_phi_mux_R_y_V_4_4_in_phi_fu_468_p6;
reg   [165:0] R_y_V_4_4_in_reg_465;
wire    ap_CS_fsm_state71;
reg    ap_predicate_op356_call_state71;
reg    ap_block_state71_on_subcall_done;
reg   [165:0] ap_phi_mux_R_x_V_5_phi_fu_480_p6;
reg   [165:0] R_x_V_5_reg_477;
reg    grp_Radix2wECC_Pipeline_1_fu_489_ap_start_reg;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state10;
reg    grp_Radix2wECC_Pipeline_2_fu_497_ap_start_reg;
wire    ap_CS_fsm_state18;
wire    ap_CS_fsm_state19;
reg    grp_Radix2wECC_Pipeline_VITIS_LOOP_33_1_fu_505_ap_start_reg;
reg   [164:0] a_V_loc_fu_246;
reg    grp_Radix2wECC_Pipeline_3_fu_511_ap_start_reg;
wire    ap_CS_fsm_state27;
wire    ap_CS_fsm_state28;
reg    grp_Radix2wECC_Pipeline_VITIS_LOOP_36_2_fu_519_ap_start_reg;
reg    grp_Radix2wECC_Pipeline_VITIS_LOOP_39_3_fu_525_ap_start_reg;
wire    ap_CS_fsm_state29;
reg    grp_bf_inv_fu_531_ap_start_reg;
reg    grp_bf_mult_2_fu_536_ap_start_reg;
wire    ap_CS_fsm_state35;
reg    grp_bf_mult_1_fu_541_ap_start_reg;
reg    ap_block_state32_on_subcall_done;
reg    ap_block_state54_on_subcall_done;
reg    grp_Radix2wECC_Pipeline_VITIS_LOOP_33_110_fu_548_ap_start_reg;
wire    ap_CS_fsm_state34;
reg    grp_Radix2wECC_Pipeline_VITIS_LOOP_33_111_fu_556_ap_start_reg;
wire    ap_CS_fsm_state37;
reg    grp_Radix2wECC_Pipeline_VITIS_LOOP_33_112_fu_564_ap_start_reg;
wire    ap_CS_fsm_state40;
reg    grp_point_add_fu_572_ap_start_reg;
wire    ap_CS_fsm_state44;
wire    ap_CS_fsm_state66;
wire    ap_CS_fsm_state70;
wire    ap_CS_fsm_state45;
reg    grp_Radix2wECC_Pipeline_VITIS_LOOP_77_7_fu_584_ap_start_reg;
reg    grp_Radix2wECC_Pipeline_VITIS_LOOP_56_6_fu_592_ap_start_reg;
wire    ap_CS_fsm_state48;
reg    grp_Radix2wECC_Pipeline_VITIS_LOOP_92_1_fu_600_ap_start_reg;
wire    ap_CS_fsm_state51;
reg    grp_Radix2wECC_Pipeline_VITIS_LOOP_33_113_fu_607_ap_start_reg;
wire    ap_CS_fsm_state56;
reg    grp_Radix2wECC_Pipeline_VITIS_LOOP_33_114_fu_615_ap_start_reg;
wire    ap_CS_fsm_state59;
reg    grp_Radix2wECC_Pipeline_VITIS_LOOP_33_115_fu_623_ap_start_reg;
wire    ap_CS_fsm_state62;
reg    grp_Radix2wECC_Pipeline_VITIS_LOOP_33_116_fu_631_ap_start_reg;
wire    ap_CS_fsm_state69;
reg    grp_Radix2wECC_Pipeline_17_fu_641_ap_start_reg;
wire    ap_CS_fsm_state73;
wire    ap_CS_fsm_state74;
reg    grp_Radix2wECC_Pipeline_18_fu_649_ap_start_reg;
wire    ap_CS_fsm_state80;
wire    ap_CS_fsm_state81;
wire   [63:0] zext_ln116_fu_859_p1;
wire   [63:0] zext_ln66_fu_1260_p1;
wire  signed [63:0] sext_ln27_fu_742_p1;
wire  signed [63:0] sext_ln28_fu_752_p1;
wire  signed [63:0] sext_ln29_fu_762_p1;
reg   [3:0] i_23_fu_262;
wire   [3:0] add_ln115_fu_865_p2;
reg   [3:0] k_1_fu_266;
wire   [3:0] k_2_fu_1282_p2;
reg   [165:0] R_x_V_1_fu_270;
reg   [162:0] R_y_V_4_1_fu_274;
wire   [162:0] trunc_ln92_fu_1278_p1;
reg   [6:0] i_24_fu_278;
reg   [7:0] indvar_flatten_fu_282;
reg   [165:0] y_tmp_V_1_fu_286;
wire   [165:0] c_V_3_fu_800_p1;
wire   [2:0] trunc_ln115_fu_849_p1;
wire   [2:0] add_ln116_fu_853_p2;
wire   [162:0] trunc_ln674_fu_925_p1;
wire   [0:0] tmp_fu_956_p3;
wire   [0:0] empty_136_fu_995_p1;
wire   [0:0] tmp_13_fu_1003_p3;
wire   [1:0] zext_ln86_1_fu_1011_p1;
wire   [1:0] zext_ln86_fu_999_p1;
wire   [1:0] shl_ln86_2_fu_1058_p3;
wire   [3:0] tmp3_fu_1069_p3;
wire   [2:0] zext_ln86_4_fu_1080_p1;
wire   [2:0] zext_ln86_2_fu_1065_p1;
wire   [2:0] add_ln86_1_fu_1083_p2;
wire   [4:0] zext_ln86_5_fu_1089_p1;
wire   [4:0] zext_ln86_3_fu_1076_p1;
wire   [4:0] add_ln86_2_fu_1093_p2;
wire   [4:0] shl_ln86_1_fu_1103_p3;
wire   [5:0] zext_ln819_fu_1099_p1;
wire   [5:0] zext_ln86_6_fu_1110_p1;
wire   [0:0] abscond_fu_1139_p2;
wire   [31:0] neg_fu_1133_p2;
wire   [0:0] icmp_ln63_1_fu_1185_p2;
wire   [0:0] icmp_ln63_fu_1191_p2;
wire   [31:0] add_ln66_fu_1202_p2;
wire   [3:0] sub_ln66_fu_1221_p2;
wire   [2:0] trunc_ln66_2_fu_1226_p4;
wire   [3:0] add_ln66_1_fu_1208_p2;
wire   [0:0] tmp_17_fu_1213_p3;
wire   [2:0] sub_ln66_1_fu_1236_p2;
wire   [2:0] trunc_ln66_3_fu_1242_p4;
reg   [85:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
reg    ap_ST_fsm_state10_blk;
reg    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
reg    ap_block_state19_on_subcall_done;
reg    ap_ST_fsm_state19_blk;
reg    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
reg    ap_block_state28_on_subcall_done;
reg    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
reg    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
reg    ap_ST_fsm_state32_blk;
reg    ap_ST_fsm_state33_blk;
reg    ap_ST_fsm_state34_blk;
wire    ap_ST_fsm_state35_blk;
reg    ap_ST_fsm_state36_blk;
reg    ap_ST_fsm_state37_blk;
wire    ap_ST_fsm_state38_blk;
reg    ap_ST_fsm_state39_blk;
reg    ap_ST_fsm_state40_blk;
wire    ap_ST_fsm_state41_blk;
wire    ap_ST_fsm_state42_blk;
wire    ap_ST_fsm_state43_blk;
wire    ap_ST_fsm_state44_blk;
reg    ap_ST_fsm_state45_blk;
wire    ap_ST_fsm_state46_blk;
wire    ap_ST_fsm_state47_blk;
reg    ap_ST_fsm_state48_blk;
wire    ap_ST_fsm_state49_blk;
wire    ap_ST_fsm_state50_blk;
reg    ap_ST_fsm_state51_blk;
wire    ap_ST_fsm_state52_blk;
wire    ap_ST_fsm_state53_blk;
reg    ap_ST_fsm_state54_blk;
reg    ap_ST_fsm_state55_blk;
reg    ap_ST_fsm_state56_blk;
wire    ap_ST_fsm_state57_blk;
reg    ap_ST_fsm_state58_blk;
reg    ap_ST_fsm_state59_blk;
wire    ap_ST_fsm_state60_blk;
reg    ap_ST_fsm_state61_blk;
reg    ap_ST_fsm_state62_blk;
wire    ap_ST_fsm_state63_blk;
wire    ap_ST_fsm_state64_blk;
wire    ap_ST_fsm_state65_blk;
wire    ap_ST_fsm_state66_blk;
reg    ap_ST_fsm_state67_blk;
wire    ap_ST_fsm_state68_blk;
reg    ap_ST_fsm_state69_blk;
wire    ap_ST_fsm_state70_blk;
reg    ap_ST_fsm_state71_blk;
reg    ap_ST_fsm_state72_blk;
wire    ap_ST_fsm_state73_blk;
reg    ap_ST_fsm_state74_blk;
reg    ap_ST_fsm_state75_blk;
wire    ap_ST_fsm_state76_blk;
wire    ap_ST_fsm_state77_blk;
wire    ap_ST_fsm_state78_blk;
reg    ap_ST_fsm_state79_blk;
wire    ap_ST_fsm_state80_blk;
reg    ap_ST_fsm_state81_blk;
wire    ap_ST_fsm_state82_blk;
wire    ap_ST_fsm_state83_blk;
wire    ap_ST_fsm_state84_blk;
wire    ap_ST_fsm_state85_blk;
reg    ap_ST_fsm_state86_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 86'd1;
#0 grp_Radix2wECC_Pipeline_1_fu_489_ap_start_reg = 1'b0;
#0 grp_Radix2wECC_Pipeline_2_fu_497_ap_start_reg = 1'b0;
#0 grp_Radix2wECC_Pipeline_VITIS_LOOP_33_1_fu_505_ap_start_reg = 1'b0;
#0 grp_Radix2wECC_Pipeline_3_fu_511_ap_start_reg = 1'b0;
#0 grp_Radix2wECC_Pipeline_VITIS_LOOP_36_2_fu_519_ap_start_reg = 1'b0;
#0 grp_Radix2wECC_Pipeline_VITIS_LOOP_39_3_fu_525_ap_start_reg = 1'b0;
#0 grp_bf_inv_fu_531_ap_start_reg = 1'b0;
#0 grp_bf_mult_2_fu_536_ap_start_reg = 1'b0;
#0 grp_bf_mult_1_fu_541_ap_start_reg = 1'b0;
#0 grp_Radix2wECC_Pipeline_VITIS_LOOP_33_110_fu_548_ap_start_reg = 1'b0;
#0 grp_Radix2wECC_Pipeline_VITIS_LOOP_33_111_fu_556_ap_start_reg = 1'b0;
#0 grp_Radix2wECC_Pipeline_VITIS_LOOP_33_112_fu_564_ap_start_reg = 1'b0;
#0 grp_point_add_fu_572_ap_start_reg = 1'b0;
#0 grp_Radix2wECC_Pipeline_VITIS_LOOP_77_7_fu_584_ap_start_reg = 1'b0;
#0 grp_Radix2wECC_Pipeline_VITIS_LOOP_56_6_fu_592_ap_start_reg = 1'b0;
#0 grp_Radix2wECC_Pipeline_VITIS_LOOP_92_1_fu_600_ap_start_reg = 1'b0;
#0 grp_Radix2wECC_Pipeline_VITIS_LOOP_33_113_fu_607_ap_start_reg = 1'b0;
#0 grp_Radix2wECC_Pipeline_VITIS_LOOP_33_114_fu_615_ap_start_reg = 1'b0;
#0 grp_Radix2wECC_Pipeline_VITIS_LOOP_33_115_fu_623_ap_start_reg = 1'b0;
#0 grp_Radix2wECC_Pipeline_VITIS_LOOP_33_116_fu_631_ap_start_reg = 1'b0;
#0 grp_Radix2wECC_Pipeline_17_fu_641_ap_start_reg = 1'b0;
#0 grp_Radix2wECC_Pipeline_18_fu_649_ap_start_reg = 1'b0;
end

Radix2wECC_values_x_V_RAM_AUTO_1R1W #(
    .DataWidth( 166 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
values_x_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(values_x_V_address0),
    .ce0(values_x_V_ce0),
    .we0(values_x_V_we0),
    .d0(values_x_V_d0),
    .q0(values_x_V_q0)
);

Radix2wECC_values_x_V_RAM_AUTO_1R1W #(
    .DataWidth( 166 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
values_y_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(values_y_V_address0),
    .ce0(values_y_V_ce0),
    .we0(values_y_V_we0),
    .d0(values_y_V_d0),
    .q0(values_y_V_q0)
);

Radix2wECC_buff1_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
buff1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(buff1_address0),
    .ce0(buff1_ce0),
    .we0(buff1_we0),
    .d0(grp_Radix2wECC_Pipeline_1_fu_489_buff1_d0),
    .q0(buff1_q0)
);

Radix2wECC_buff1_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
buff2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(buff2_address0),
    .ce0(buff2_ce0),
    .we0(buff2_we0),
    .d0(buff2_d0),
    .q0(buff2_q0)
);

Radix2wECC_buff1_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
buff3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(buff3_address0),
    .ce0(buff3_ce0),
    .we0(buff3_we0),
    .d0(buff3_d0),
    .q0(buff3_q0)
);

Radix2wECC_Radix2wECC_Pipeline_1 grp_Radix2wECC_Pipeline_1_fu_489(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_Radix2wECC_Pipeline_1_fu_489_ap_start),
    .ap_done(grp_Radix2wECC_Pipeline_1_fu_489_ap_done),
    .ap_idle(grp_Radix2wECC_Pipeline_1_fu_489_ap_idle),
    .ap_ready(grp_Radix2wECC_Pipeline_1_fu_489_ap_ready),
    .m_axi_gmem_AWVALID(grp_Radix2wECC_Pipeline_1_fu_489_m_axi_gmem_AWVALID),
    .m_axi_gmem_AWREADY(1'b0),
    .m_axi_gmem_AWADDR(grp_Radix2wECC_Pipeline_1_fu_489_m_axi_gmem_AWADDR),
    .m_axi_gmem_AWID(grp_Radix2wECC_Pipeline_1_fu_489_m_axi_gmem_AWID),
    .m_axi_gmem_AWLEN(grp_Radix2wECC_Pipeline_1_fu_489_m_axi_gmem_AWLEN),
    .m_axi_gmem_AWSIZE(grp_Radix2wECC_Pipeline_1_fu_489_m_axi_gmem_AWSIZE),
    .m_axi_gmem_AWBURST(grp_Radix2wECC_Pipeline_1_fu_489_m_axi_gmem_AWBURST),
    .m_axi_gmem_AWLOCK(grp_Radix2wECC_Pipeline_1_fu_489_m_axi_gmem_AWLOCK),
    .m_axi_gmem_AWCACHE(grp_Radix2wECC_Pipeline_1_fu_489_m_axi_gmem_AWCACHE),
    .m_axi_gmem_AWPROT(grp_Radix2wECC_Pipeline_1_fu_489_m_axi_gmem_AWPROT),
    .m_axi_gmem_AWQOS(grp_Radix2wECC_Pipeline_1_fu_489_m_axi_gmem_AWQOS),
    .m_axi_gmem_AWREGION(grp_Radix2wECC_Pipeline_1_fu_489_m_axi_gmem_AWREGION),
    .m_axi_gmem_AWUSER(grp_Radix2wECC_Pipeline_1_fu_489_m_axi_gmem_AWUSER),
    .m_axi_gmem_WVALID(grp_Radix2wECC_Pipeline_1_fu_489_m_axi_gmem_WVALID),
    .m_axi_gmem_WREADY(1'b0),
    .m_axi_gmem_WDATA(grp_Radix2wECC_Pipeline_1_fu_489_m_axi_gmem_WDATA),
    .m_axi_gmem_WSTRB(grp_Radix2wECC_Pipeline_1_fu_489_m_axi_gmem_WSTRB),
    .m_axi_gmem_WLAST(grp_Radix2wECC_Pipeline_1_fu_489_m_axi_gmem_WLAST),
    .m_axi_gmem_WID(grp_Radix2wECC_Pipeline_1_fu_489_m_axi_gmem_WID),
    .m_axi_gmem_WUSER(grp_Radix2wECC_Pipeline_1_fu_489_m_axi_gmem_WUSER),
    .m_axi_gmem_ARVALID(grp_Radix2wECC_Pipeline_1_fu_489_m_axi_gmem_ARVALID),
    .m_axi_gmem_ARREADY(gmem_ARREADY),
    .m_axi_gmem_ARADDR(grp_Radix2wECC_Pipeline_1_fu_489_m_axi_gmem_ARADDR),
    .m_axi_gmem_ARID(grp_Radix2wECC_Pipeline_1_fu_489_m_axi_gmem_ARID),
    .m_axi_gmem_ARLEN(grp_Radix2wECC_Pipeline_1_fu_489_m_axi_gmem_ARLEN),
    .m_axi_gmem_ARSIZE(grp_Radix2wECC_Pipeline_1_fu_489_m_axi_gmem_ARSIZE),
    .m_axi_gmem_ARBURST(grp_Radix2wECC_Pipeline_1_fu_489_m_axi_gmem_ARBURST),
    .m_axi_gmem_ARLOCK(grp_Radix2wECC_Pipeline_1_fu_489_m_axi_gmem_ARLOCK),
    .m_axi_gmem_ARCACHE(grp_Radix2wECC_Pipeline_1_fu_489_m_axi_gmem_ARCACHE),
    .m_axi_gmem_ARPROT(grp_Radix2wECC_Pipeline_1_fu_489_m_axi_gmem_ARPROT),
    .m_axi_gmem_ARQOS(grp_Radix2wECC_Pipeline_1_fu_489_m_axi_gmem_ARQOS),
    .m_axi_gmem_ARREGION(grp_Radix2wECC_Pipeline_1_fu_489_m_axi_gmem_ARREGION),
    .m_axi_gmem_ARUSER(grp_Radix2wECC_Pipeline_1_fu_489_m_axi_gmem_ARUSER),
    .m_axi_gmem_RVALID(gmem_RVALID),
    .m_axi_gmem_RREADY(grp_Radix2wECC_Pipeline_1_fu_489_m_axi_gmem_RREADY),
    .m_axi_gmem_RDATA(gmem_RDATA),
    .m_axi_gmem_RLAST(gmem_RLAST),
    .m_axi_gmem_RID(gmem_RID),
    .m_axi_gmem_RFIFONUM(gmem_RFIFONUM),
    .m_axi_gmem_RUSER(gmem_RUSER),
    .m_axi_gmem_RRESP(gmem_RRESP),
    .m_axi_gmem_BVALID(1'b0),
    .m_axi_gmem_BREADY(grp_Radix2wECC_Pipeline_1_fu_489_m_axi_gmem_BREADY),
    .m_axi_gmem_BRESP(2'd0),
    .m_axi_gmem_BID(1'd0),
    .m_axi_gmem_BUSER(1'd0),
    .sext_ln27(trunc_ln_reg_1388),
    .buff1_address0(grp_Radix2wECC_Pipeline_1_fu_489_buff1_address0),
    .buff1_ce0(grp_Radix2wECC_Pipeline_1_fu_489_buff1_ce0),
    .buff1_we0(grp_Radix2wECC_Pipeline_1_fu_489_buff1_we0),
    .buff1_d0(grp_Radix2wECC_Pipeline_1_fu_489_buff1_d0)
);

Radix2wECC_Radix2wECC_Pipeline_2 grp_Radix2wECC_Pipeline_2_fu_497(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_Radix2wECC_Pipeline_2_fu_497_ap_start),
    .ap_done(grp_Radix2wECC_Pipeline_2_fu_497_ap_done),
    .ap_idle(grp_Radix2wECC_Pipeline_2_fu_497_ap_idle),
    .ap_ready(grp_Radix2wECC_Pipeline_2_fu_497_ap_ready),
    .m_axi_gmem_AWVALID(grp_Radix2wECC_Pipeline_2_fu_497_m_axi_gmem_AWVALID),
    .m_axi_gmem_AWREADY(1'b0),
    .m_axi_gmem_AWADDR(grp_Radix2wECC_Pipeline_2_fu_497_m_axi_gmem_AWADDR),
    .m_axi_gmem_AWID(grp_Radix2wECC_Pipeline_2_fu_497_m_axi_gmem_AWID),
    .m_axi_gmem_AWLEN(grp_Radix2wECC_Pipeline_2_fu_497_m_axi_gmem_AWLEN),
    .m_axi_gmem_AWSIZE(grp_Radix2wECC_Pipeline_2_fu_497_m_axi_gmem_AWSIZE),
    .m_axi_gmem_AWBURST(grp_Radix2wECC_Pipeline_2_fu_497_m_axi_gmem_AWBURST),
    .m_axi_gmem_AWLOCK(grp_Radix2wECC_Pipeline_2_fu_497_m_axi_gmem_AWLOCK),
    .m_axi_gmem_AWCACHE(grp_Radix2wECC_Pipeline_2_fu_497_m_axi_gmem_AWCACHE),
    .m_axi_gmem_AWPROT(grp_Radix2wECC_Pipeline_2_fu_497_m_axi_gmem_AWPROT),
    .m_axi_gmem_AWQOS(grp_Radix2wECC_Pipeline_2_fu_497_m_axi_gmem_AWQOS),
    .m_axi_gmem_AWREGION(grp_Radix2wECC_Pipeline_2_fu_497_m_axi_gmem_AWREGION),
    .m_axi_gmem_AWUSER(grp_Radix2wECC_Pipeline_2_fu_497_m_axi_gmem_AWUSER),
    .m_axi_gmem_WVALID(grp_Radix2wECC_Pipeline_2_fu_497_m_axi_gmem_WVALID),
    .m_axi_gmem_WREADY(1'b0),
    .m_axi_gmem_WDATA(grp_Radix2wECC_Pipeline_2_fu_497_m_axi_gmem_WDATA),
    .m_axi_gmem_WSTRB(grp_Radix2wECC_Pipeline_2_fu_497_m_axi_gmem_WSTRB),
    .m_axi_gmem_WLAST(grp_Radix2wECC_Pipeline_2_fu_497_m_axi_gmem_WLAST),
    .m_axi_gmem_WID(grp_Radix2wECC_Pipeline_2_fu_497_m_axi_gmem_WID),
    .m_axi_gmem_WUSER(grp_Radix2wECC_Pipeline_2_fu_497_m_axi_gmem_WUSER),
    .m_axi_gmem_ARVALID(grp_Radix2wECC_Pipeline_2_fu_497_m_axi_gmem_ARVALID),
    .m_axi_gmem_ARREADY(gmem_ARREADY),
    .m_axi_gmem_ARADDR(grp_Radix2wECC_Pipeline_2_fu_497_m_axi_gmem_ARADDR),
    .m_axi_gmem_ARID(grp_Radix2wECC_Pipeline_2_fu_497_m_axi_gmem_ARID),
    .m_axi_gmem_ARLEN(grp_Radix2wECC_Pipeline_2_fu_497_m_axi_gmem_ARLEN),
    .m_axi_gmem_ARSIZE(grp_Radix2wECC_Pipeline_2_fu_497_m_axi_gmem_ARSIZE),
    .m_axi_gmem_ARBURST(grp_Radix2wECC_Pipeline_2_fu_497_m_axi_gmem_ARBURST),
    .m_axi_gmem_ARLOCK(grp_Radix2wECC_Pipeline_2_fu_497_m_axi_gmem_ARLOCK),
    .m_axi_gmem_ARCACHE(grp_Radix2wECC_Pipeline_2_fu_497_m_axi_gmem_ARCACHE),
    .m_axi_gmem_ARPROT(grp_Radix2wECC_Pipeline_2_fu_497_m_axi_gmem_ARPROT),
    .m_axi_gmem_ARQOS(grp_Radix2wECC_Pipeline_2_fu_497_m_axi_gmem_ARQOS),
    .m_axi_gmem_ARREGION(grp_Radix2wECC_Pipeline_2_fu_497_m_axi_gmem_ARREGION),
    .m_axi_gmem_ARUSER(grp_Radix2wECC_Pipeline_2_fu_497_m_axi_gmem_ARUSER),
    .m_axi_gmem_RVALID(gmem_RVALID),
    .m_axi_gmem_RREADY(grp_Radix2wECC_Pipeline_2_fu_497_m_axi_gmem_RREADY),
    .m_axi_gmem_RDATA(gmem_RDATA),
    .m_axi_gmem_RLAST(gmem_RLAST),
    .m_axi_gmem_RID(gmem_RID),
    .m_axi_gmem_RFIFONUM(gmem_RFIFONUM),
    .m_axi_gmem_RUSER(gmem_RUSER),
    .m_axi_gmem_RRESP(gmem_RRESP),
    .m_axi_gmem_BVALID(1'b0),
    .m_axi_gmem_BREADY(grp_Radix2wECC_Pipeline_2_fu_497_m_axi_gmem_BREADY),
    .m_axi_gmem_BRESP(2'd0),
    .m_axi_gmem_BID(1'd0),
    .m_axi_gmem_BUSER(1'd0),
    .sext_ln28(trunc_ln5_reg_1394),
    .buff2_address0(grp_Radix2wECC_Pipeline_2_fu_497_buff2_address0),
    .buff2_ce0(grp_Radix2wECC_Pipeline_2_fu_497_buff2_ce0),
    .buff2_we0(grp_Radix2wECC_Pipeline_2_fu_497_buff2_we0),
    .buff2_d0(grp_Radix2wECC_Pipeline_2_fu_497_buff2_d0)
);

Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_33_1 grp_Radix2wECC_Pipeline_VITIS_LOOP_33_1_fu_505(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_Radix2wECC_Pipeline_VITIS_LOOP_33_1_fu_505_ap_start),
    .ap_done(grp_Radix2wECC_Pipeline_VITIS_LOOP_33_1_fu_505_ap_done),
    .ap_idle(grp_Radix2wECC_Pipeline_VITIS_LOOP_33_1_fu_505_ap_idle),
    .ap_ready(grp_Radix2wECC_Pipeline_VITIS_LOOP_33_1_fu_505_ap_ready),
    .buff1_address0(grp_Radix2wECC_Pipeline_VITIS_LOOP_33_1_fu_505_buff1_address0),
    .buff1_ce0(grp_Radix2wECC_Pipeline_VITIS_LOOP_33_1_fu_505_buff1_ce0),
    .buff1_q0(buff1_q0),
    .a_V_out(grp_Radix2wECC_Pipeline_VITIS_LOOP_33_1_fu_505_a_V_out),
    .a_V_out_ap_vld(grp_Radix2wECC_Pipeline_VITIS_LOOP_33_1_fu_505_a_V_out_ap_vld)
);

Radix2wECC_Radix2wECC_Pipeline_3 grp_Radix2wECC_Pipeline_3_fu_511(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_Radix2wECC_Pipeline_3_fu_511_ap_start),
    .ap_done(grp_Radix2wECC_Pipeline_3_fu_511_ap_done),
    .ap_idle(grp_Radix2wECC_Pipeline_3_fu_511_ap_idle),
    .ap_ready(grp_Radix2wECC_Pipeline_3_fu_511_ap_ready),
    .m_axi_gmem_AWVALID(grp_Radix2wECC_Pipeline_3_fu_511_m_axi_gmem_AWVALID),
    .m_axi_gmem_AWREADY(1'b0),
    .m_axi_gmem_AWADDR(grp_Radix2wECC_Pipeline_3_fu_511_m_axi_gmem_AWADDR),
    .m_axi_gmem_AWID(grp_Radix2wECC_Pipeline_3_fu_511_m_axi_gmem_AWID),
    .m_axi_gmem_AWLEN(grp_Radix2wECC_Pipeline_3_fu_511_m_axi_gmem_AWLEN),
    .m_axi_gmem_AWSIZE(grp_Radix2wECC_Pipeline_3_fu_511_m_axi_gmem_AWSIZE),
    .m_axi_gmem_AWBURST(grp_Radix2wECC_Pipeline_3_fu_511_m_axi_gmem_AWBURST),
    .m_axi_gmem_AWLOCK(grp_Radix2wECC_Pipeline_3_fu_511_m_axi_gmem_AWLOCK),
    .m_axi_gmem_AWCACHE(grp_Radix2wECC_Pipeline_3_fu_511_m_axi_gmem_AWCACHE),
    .m_axi_gmem_AWPROT(grp_Radix2wECC_Pipeline_3_fu_511_m_axi_gmem_AWPROT),
    .m_axi_gmem_AWQOS(grp_Radix2wECC_Pipeline_3_fu_511_m_axi_gmem_AWQOS),
    .m_axi_gmem_AWREGION(grp_Radix2wECC_Pipeline_3_fu_511_m_axi_gmem_AWREGION),
    .m_axi_gmem_AWUSER(grp_Radix2wECC_Pipeline_3_fu_511_m_axi_gmem_AWUSER),
    .m_axi_gmem_WVALID(grp_Radix2wECC_Pipeline_3_fu_511_m_axi_gmem_WVALID),
    .m_axi_gmem_WREADY(1'b0),
    .m_axi_gmem_WDATA(grp_Radix2wECC_Pipeline_3_fu_511_m_axi_gmem_WDATA),
    .m_axi_gmem_WSTRB(grp_Radix2wECC_Pipeline_3_fu_511_m_axi_gmem_WSTRB),
    .m_axi_gmem_WLAST(grp_Radix2wECC_Pipeline_3_fu_511_m_axi_gmem_WLAST),
    .m_axi_gmem_WID(grp_Radix2wECC_Pipeline_3_fu_511_m_axi_gmem_WID),
    .m_axi_gmem_WUSER(grp_Radix2wECC_Pipeline_3_fu_511_m_axi_gmem_WUSER),
    .m_axi_gmem_ARVALID(grp_Radix2wECC_Pipeline_3_fu_511_m_axi_gmem_ARVALID),
    .m_axi_gmem_ARREADY(gmem_ARREADY),
    .m_axi_gmem_ARADDR(grp_Radix2wECC_Pipeline_3_fu_511_m_axi_gmem_ARADDR),
    .m_axi_gmem_ARID(grp_Radix2wECC_Pipeline_3_fu_511_m_axi_gmem_ARID),
    .m_axi_gmem_ARLEN(grp_Radix2wECC_Pipeline_3_fu_511_m_axi_gmem_ARLEN),
    .m_axi_gmem_ARSIZE(grp_Radix2wECC_Pipeline_3_fu_511_m_axi_gmem_ARSIZE),
    .m_axi_gmem_ARBURST(grp_Radix2wECC_Pipeline_3_fu_511_m_axi_gmem_ARBURST),
    .m_axi_gmem_ARLOCK(grp_Radix2wECC_Pipeline_3_fu_511_m_axi_gmem_ARLOCK),
    .m_axi_gmem_ARCACHE(grp_Radix2wECC_Pipeline_3_fu_511_m_axi_gmem_ARCACHE),
    .m_axi_gmem_ARPROT(grp_Radix2wECC_Pipeline_3_fu_511_m_axi_gmem_ARPROT),
    .m_axi_gmem_ARQOS(grp_Radix2wECC_Pipeline_3_fu_511_m_axi_gmem_ARQOS),
    .m_axi_gmem_ARREGION(grp_Radix2wECC_Pipeline_3_fu_511_m_axi_gmem_ARREGION),
    .m_axi_gmem_ARUSER(grp_Radix2wECC_Pipeline_3_fu_511_m_axi_gmem_ARUSER),
    .m_axi_gmem_RVALID(gmem_RVALID),
    .m_axi_gmem_RREADY(grp_Radix2wECC_Pipeline_3_fu_511_m_axi_gmem_RREADY),
    .m_axi_gmem_RDATA(gmem_RDATA),
    .m_axi_gmem_RLAST(gmem_RLAST),
    .m_axi_gmem_RID(gmem_RID),
    .m_axi_gmem_RFIFONUM(gmem_RFIFONUM),
    .m_axi_gmem_RUSER(gmem_RUSER),
    .m_axi_gmem_RRESP(gmem_RRESP),
    .m_axi_gmem_BVALID(1'b0),
    .m_axi_gmem_BREADY(grp_Radix2wECC_Pipeline_3_fu_511_m_axi_gmem_BREADY),
    .m_axi_gmem_BRESP(2'd0),
    .m_axi_gmem_BID(1'd0),
    .m_axi_gmem_BUSER(1'd0),
    .sext_ln29(trunc_ln6_reg_1401),
    .buff3_address0(grp_Radix2wECC_Pipeline_3_fu_511_buff3_address0),
    .buff3_ce0(grp_Radix2wECC_Pipeline_3_fu_511_buff3_ce0),
    .buff3_we0(grp_Radix2wECC_Pipeline_3_fu_511_buff3_we0),
    .buff3_d0(grp_Radix2wECC_Pipeline_3_fu_511_buff3_d0)
);

Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_36_2 grp_Radix2wECC_Pipeline_VITIS_LOOP_36_2_fu_519(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_Radix2wECC_Pipeline_VITIS_LOOP_36_2_fu_519_ap_start),
    .ap_done(grp_Radix2wECC_Pipeline_VITIS_LOOP_36_2_fu_519_ap_done),
    .ap_idle(grp_Radix2wECC_Pipeline_VITIS_LOOP_36_2_fu_519_ap_idle),
    .ap_ready(grp_Radix2wECC_Pipeline_VITIS_LOOP_36_2_fu_519_ap_ready),
    .buff2_address0(grp_Radix2wECC_Pipeline_VITIS_LOOP_36_2_fu_519_buff2_address0),
    .buff2_ce0(grp_Radix2wECC_Pipeline_VITIS_LOOP_36_2_fu_519_buff2_ce0),
    .buff2_q0(buff2_q0),
    .b_V_out(grp_Radix2wECC_Pipeline_VITIS_LOOP_36_2_fu_519_b_V_out),
    .b_V_out_ap_vld(grp_Radix2wECC_Pipeline_VITIS_LOOP_36_2_fu_519_b_V_out_ap_vld)
);

Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_39_3 grp_Radix2wECC_Pipeline_VITIS_LOOP_39_3_fu_525(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_Radix2wECC_Pipeline_VITIS_LOOP_39_3_fu_525_ap_start),
    .ap_done(grp_Radix2wECC_Pipeline_VITIS_LOOP_39_3_fu_525_ap_done),
    .ap_idle(grp_Radix2wECC_Pipeline_VITIS_LOOP_39_3_fu_525_ap_idle),
    .ap_ready(grp_Radix2wECC_Pipeline_VITIS_LOOP_39_3_fu_525_ap_ready),
    .buff3_address0(grp_Radix2wECC_Pipeline_VITIS_LOOP_39_3_fu_525_buff3_address0),
    .buff3_ce0(grp_Radix2wECC_Pipeline_VITIS_LOOP_39_3_fu_525_buff3_ce0),
    .buff3_q0(buff3_q0),
    .c_V_out(grp_Radix2wECC_Pipeline_VITIS_LOOP_39_3_fu_525_c_V_out),
    .c_V_out_ap_vld(grp_Radix2wECC_Pipeline_VITIS_LOOP_39_3_fu_525_c_V_out_ap_vld)
);

Radix2wECC_bf_inv grp_bf_inv_fu_531(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_bf_inv_fu_531_ap_start),
    .ap_done(grp_bf_inv_fu_531_ap_done),
    .ap_idle(grp_bf_inv_fu_531_ap_idle),
    .ap_ready(grp_bf_inv_fu_531_ap_ready),
    .x_V_read(grp_bf_inv_fu_531_x_V_read),
    .ap_return(grp_bf_inv_fu_531_ap_return)
);

Radix2wECC_bf_mult_2 grp_bf_mult_2_fu_536(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_bf_mult_2_fu_536_ap_start),
    .ap_done(grp_bf_mult_2_fu_536_ap_done),
    .ap_idle(grp_bf_mult_2_fu_536_ap_idle),
    .ap_ready(grp_bf_mult_2_fu_536_ap_ready),
    .x_V_read(grp_bf_mult_2_fu_536_x_V_read),
    .ap_return(grp_bf_mult_2_fu_536_ap_return)
);

Radix2wECC_bf_mult_1 grp_bf_mult_1_fu_541(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_bf_mult_1_fu_541_ap_start),
    .ap_done(grp_bf_mult_1_fu_541_ap_done),
    .ap_idle(grp_bf_mult_1_fu_541_ap_idle),
    .ap_ready(grp_bf_mult_1_fu_541_ap_ready),
    .z_V_read(grp_bf_mult_1_fu_541_z_V_read),
    .y_V_read(grp_bf_mult_1_fu_541_y_V_read),
    .ap_return(grp_bf_mult_1_fu_541_ap_return)
);

Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_33_110 grp_Radix2wECC_Pipeline_VITIS_LOOP_33_110_fu_548(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_Radix2wECC_Pipeline_VITIS_LOOP_33_110_fu_548_ap_start),
    .ap_done(grp_Radix2wECC_Pipeline_VITIS_LOOP_33_110_fu_548_ap_done),
    .ap_idle(grp_Radix2wECC_Pipeline_VITIS_LOOP_33_110_fu_548_ap_idle),
    .ap_ready(grp_Radix2wECC_Pipeline_VITIS_LOOP_33_110_fu_548_ap_ready),
    .lambda_V_7(reg_687),
    .b_V_4(b_V_2_reg_1426),
    .p_Val2_out(grp_Radix2wECC_Pipeline_VITIS_LOOP_33_110_fu_548_p_Val2_out),
    .p_Val2_out_ap_vld(grp_Radix2wECC_Pipeline_VITIS_LOOP_33_110_fu_548_p_Val2_out_ap_vld)
);

Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_33_111 grp_Radix2wECC_Pipeline_VITIS_LOOP_33_111_fu_556(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_Radix2wECC_Pipeline_VITIS_LOOP_33_111_fu_556_ap_start),
    .ap_done(grp_Radix2wECC_Pipeline_VITIS_LOOP_33_111_fu_556_ap_done),
    .ap_idle(grp_Radix2wECC_Pipeline_VITIS_LOOP_33_111_fu_556_ap_idle),
    .ap_ready(grp_Radix2wECC_Pipeline_VITIS_LOOP_33_111_fu_556_ap_ready),
    .tmp_x_V_1(reg_695),
    .lambda_V_16(lambda_V_5_reg_1453),
    .p_Val2_20_out(grp_Radix2wECC_Pipeline_VITIS_LOOP_33_111_fu_556_p_Val2_20_out),
    .p_Val2_20_out_ap_vld(grp_Radix2wECC_Pipeline_VITIS_LOOP_33_111_fu_556_p_Val2_20_out_ap_vld)
);

Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_33_112 grp_Radix2wECC_Pipeline_VITIS_LOOP_33_112_fu_564(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_Radix2wECC_Pipeline_VITIS_LOOP_33_112_fu_564_ap_start),
    .ap_done(grp_Radix2wECC_Pipeline_VITIS_LOOP_33_112_fu_564_ap_done),
    .ap_idle(grp_Radix2wECC_Pipeline_VITIS_LOOP_33_112_fu_564_ap_idle),
    .ap_ready(grp_Radix2wECC_Pipeline_VITIS_LOOP_33_112_fu_564_ap_ready),
    .tmp_y_V_1(reg_681),
    .lambda_V_17(reg_687),
    .tmp_y_V_out(grp_Radix2wECC_Pipeline_VITIS_LOOP_33_112_fu_564_tmp_y_V_out),
    .tmp_y_V_out_ap_vld(grp_Radix2wECC_Pipeline_VITIS_LOOP_33_112_fu_564_tmp_y_V_out_ap_vld)
);

Radix2wECC_point_add grp_point_add_fu_572(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_point_add_fu_572_ap_start),
    .ap_done(grp_point_add_fu_572_ap_done),
    .ap_idle(grp_point_add_fu_572_ap_idle),
    .ap_ready(grp_point_add_fu_572_ap_ready),
    .x1_V_read(grp_point_add_fu_572_x1_V_read),
    .y1_V_read(grp_point_add_fu_572_y1_V_read),
    .x2_V_read(grp_point_add_fu_572_x2_V_read),
    .y2_V_read(grp_point_add_fu_572_y2_V_read),
    .ap_return_0(grp_point_add_fu_572_ap_return_0),
    .ap_return_1(grp_point_add_fu_572_ap_return_1)
);

Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_77_7 grp_Radix2wECC_Pipeline_VITIS_LOOP_77_7_fu_584(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_Radix2wECC_Pipeline_VITIS_LOOP_77_7_fu_584_ap_start),
    .ap_done(grp_Radix2wECC_Pipeline_VITIS_LOOP_77_7_fu_584_ap_done),
    .ap_idle(grp_Radix2wECC_Pipeline_VITIS_LOOP_77_7_fu_584_ap_idle),
    .ap_ready(grp_Radix2wECC_Pipeline_VITIS_LOOP_77_7_fu_584_ap_ready),
    .p_Result_54(p_Result_42_reg_1550),
    .buff2_address0(grp_Radix2wECC_Pipeline_VITIS_LOOP_77_7_fu_584_buff2_address0),
    .buff2_ce0(grp_Radix2wECC_Pipeline_VITIS_LOOP_77_7_fu_584_buff2_ce0),
    .buff2_we0(grp_Radix2wECC_Pipeline_VITIS_LOOP_77_7_fu_584_buff2_we0),
    .buff2_d0(grp_Radix2wECC_Pipeline_VITIS_LOOP_77_7_fu_584_buff2_d0),
    .p_Result_55(p_Result_43_reg_1555),
    .buff3_address0(grp_Radix2wECC_Pipeline_VITIS_LOOP_77_7_fu_584_buff3_address0),
    .buff3_ce0(grp_Radix2wECC_Pipeline_VITIS_LOOP_77_7_fu_584_buff3_ce0),
    .buff3_we0(grp_Radix2wECC_Pipeline_VITIS_LOOP_77_7_fu_584_buff3_we0),
    .buff3_d0(grp_Radix2wECC_Pipeline_VITIS_LOOP_77_7_fu_584_buff3_d0)
);

Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_56_6 grp_Radix2wECC_Pipeline_VITIS_LOOP_56_6_fu_592(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_Radix2wECC_Pipeline_VITIS_LOOP_56_6_fu_592_ap_start),
    .ap_done(grp_Radix2wECC_Pipeline_VITIS_LOOP_56_6_fu_592_ap_done),
    .ap_idle(grp_Radix2wECC_Pipeline_VITIS_LOOP_56_6_fu_592_ap_idle),
    .ap_ready(grp_Radix2wECC_Pipeline_VITIS_LOOP_56_6_fu_592_ap_ready),
    .trunc_ln53_mid2(trunc_ln53_reg_1571),
    .p_shl_mid2(p_shl_mid2_reg_1576),
    .scalar_V(scalar_V_reg_1440),
    .slice_V_1_out(grp_Radix2wECC_Pipeline_VITIS_LOOP_56_6_fu_592_slice_V_1_out),
    .slice_V_1_out_ap_vld(grp_Radix2wECC_Pipeline_VITIS_LOOP_56_6_fu_592_slice_V_1_out_ap_vld)
);

Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_92_1 grp_Radix2wECC_Pipeline_VITIS_LOOP_92_1_fu_600(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_Radix2wECC_Pipeline_VITIS_LOOP_92_1_fu_600_ap_start),
    .ap_done(grp_Radix2wECC_Pipeline_VITIS_LOOP_92_1_fu_600_ap_done),
    .ap_idle(grp_Radix2wECC_Pipeline_VITIS_LOOP_92_1_fu_600_ap_idle),
    .ap_ready(grp_Radix2wECC_Pipeline_VITIS_LOOP_92_1_fu_600_ap_ready),
    .sext_ln86(Q_reg_1610),
    .n_out(grp_Radix2wECC_Pipeline_VITIS_LOOP_92_1_fu_600_n_out),
    .n_out_ap_vld(grp_Radix2wECC_Pipeline_VITIS_LOOP_92_1_fu_600_n_out_ap_vld),
    .Q_1_out(grp_Radix2wECC_Pipeline_VITIS_LOOP_92_1_fu_600_Q_1_out),
    .Q_1_out_ap_vld(grp_Radix2wECC_Pipeline_VITIS_LOOP_92_1_fu_600_Q_1_out_ap_vld)
);

Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_33_113 grp_Radix2wECC_Pipeline_VITIS_LOOP_33_113_fu_607(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_Radix2wECC_Pipeline_VITIS_LOOP_33_113_fu_607_ap_start),
    .ap_done(grp_Radix2wECC_Pipeline_VITIS_LOOP_33_113_fu_607_ap_done),
    .ap_idle(grp_Radix2wECC_Pipeline_VITIS_LOOP_33_113_fu_607_ap_idle),
    .ap_ready(grp_Radix2wECC_Pipeline_VITIS_LOOP_33_113_fu_607_ap_ready),
    .lambda_V_12(reg_687),
    .p_Val2_30(R_x_V_1_load_1_reg_1627),
    .p_Val2_29_out(grp_Radix2wECC_Pipeline_VITIS_LOOP_33_113_fu_607_p_Val2_29_out),
    .p_Val2_29_out_ap_vld(grp_Radix2wECC_Pipeline_VITIS_LOOP_33_113_fu_607_p_Val2_29_out_ap_vld)
);

Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_33_114 grp_Radix2wECC_Pipeline_VITIS_LOOP_33_114_fu_615(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_Radix2wECC_Pipeline_VITIS_LOOP_33_114_fu_615_ap_start),
    .ap_done(grp_Radix2wECC_Pipeline_VITIS_LOOP_33_114_fu_615_ap_done),
    .ap_idle(grp_Radix2wECC_Pipeline_VITIS_LOOP_33_114_fu_615_ap_idle),
    .ap_ready(grp_Radix2wECC_Pipeline_VITIS_LOOP_33_114_fu_615_ap_ready),
    .R_x_V(reg_695),
    .lambda_V_18(lambda_V_9_reg_1652),
    .p_Val2_31_out(grp_Radix2wECC_Pipeline_VITIS_LOOP_33_114_fu_615_p_Val2_31_out),
    .p_Val2_31_out_ap_vld(grp_Radix2wECC_Pipeline_VITIS_LOOP_33_114_fu_615_p_Val2_31_out_ap_vld)
);

Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_33_115 grp_Radix2wECC_Pipeline_VITIS_LOOP_33_115_fu_623(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_Radix2wECC_Pipeline_VITIS_LOOP_33_115_fu_623_ap_start),
    .ap_done(grp_Radix2wECC_Pipeline_VITIS_LOOP_33_115_fu_623_ap_done),
    .ap_idle(grp_Radix2wECC_Pipeline_VITIS_LOOP_33_115_fu_623_ap_idle),
    .ap_ready(grp_Radix2wECC_Pipeline_VITIS_LOOP_33_115_fu_623_ap_ready),
    .R_y_V_1(reg_681),
    .lambda_V_19(reg_687),
    .R_y_V_5_out(grp_Radix2wECC_Pipeline_VITIS_LOOP_33_115_fu_623_R_y_V_5_out),
    .R_y_V_5_out_ap_vld(grp_Radix2wECC_Pipeline_VITIS_LOOP_33_115_fu_623_R_y_V_5_out_ap_vld)
);

Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_33_116 grp_Radix2wECC_Pipeline_VITIS_LOOP_33_116_fu_631(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_Radix2wECC_Pipeline_VITIS_LOOP_33_116_fu_631_ap_start),
    .ap_done(grp_Radix2wECC_Pipeline_VITIS_LOOP_33_116_fu_631_ap_done),
    .ap_idle(grp_Radix2wECC_Pipeline_VITIS_LOOP_33_116_fu_631_ap_idle),
    .ap_ready(grp_Radix2wECC_Pipeline_VITIS_LOOP_33_116_fu_631_ap_ready),
    .y_tmp_V_1(y_tmp_V_1_fu_286),
    .p_Val2_35(x_V_load_reg_1698),
    .p_Val2_36(reg_706),
    .p_Val2_37_out(grp_Radix2wECC_Pipeline_VITIS_LOOP_33_116_fu_631_p_Val2_37_out),
    .p_Val2_37_out_ap_vld(grp_Radix2wECC_Pipeline_VITIS_LOOP_33_116_fu_631_p_Val2_37_out_ap_vld)
);

Radix2wECC_Radix2wECC_Pipeline_17 grp_Radix2wECC_Pipeline_17_fu_641(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_Radix2wECC_Pipeline_17_fu_641_ap_start),
    .ap_done(grp_Radix2wECC_Pipeline_17_fu_641_ap_done),
    .ap_idle(grp_Radix2wECC_Pipeline_17_fu_641_ap_idle),
    .ap_ready(grp_Radix2wECC_Pipeline_17_fu_641_ap_ready),
    .m_axi_gmem_AWVALID(grp_Radix2wECC_Pipeline_17_fu_641_m_axi_gmem_AWVALID),
    .m_axi_gmem_AWREADY(gmem_AWREADY),
    .m_axi_gmem_AWADDR(grp_Radix2wECC_Pipeline_17_fu_641_m_axi_gmem_AWADDR),
    .m_axi_gmem_AWID(grp_Radix2wECC_Pipeline_17_fu_641_m_axi_gmem_AWID),
    .m_axi_gmem_AWLEN(grp_Radix2wECC_Pipeline_17_fu_641_m_axi_gmem_AWLEN),
    .m_axi_gmem_AWSIZE(grp_Radix2wECC_Pipeline_17_fu_641_m_axi_gmem_AWSIZE),
    .m_axi_gmem_AWBURST(grp_Radix2wECC_Pipeline_17_fu_641_m_axi_gmem_AWBURST),
    .m_axi_gmem_AWLOCK(grp_Radix2wECC_Pipeline_17_fu_641_m_axi_gmem_AWLOCK),
    .m_axi_gmem_AWCACHE(grp_Radix2wECC_Pipeline_17_fu_641_m_axi_gmem_AWCACHE),
    .m_axi_gmem_AWPROT(grp_Radix2wECC_Pipeline_17_fu_641_m_axi_gmem_AWPROT),
    .m_axi_gmem_AWQOS(grp_Radix2wECC_Pipeline_17_fu_641_m_axi_gmem_AWQOS),
    .m_axi_gmem_AWREGION(grp_Radix2wECC_Pipeline_17_fu_641_m_axi_gmem_AWREGION),
    .m_axi_gmem_AWUSER(grp_Radix2wECC_Pipeline_17_fu_641_m_axi_gmem_AWUSER),
    .m_axi_gmem_WVALID(grp_Radix2wECC_Pipeline_17_fu_641_m_axi_gmem_WVALID),
    .m_axi_gmem_WREADY(gmem_WREADY),
    .m_axi_gmem_WDATA(grp_Radix2wECC_Pipeline_17_fu_641_m_axi_gmem_WDATA),
    .m_axi_gmem_WSTRB(grp_Radix2wECC_Pipeline_17_fu_641_m_axi_gmem_WSTRB),
    .m_axi_gmem_WLAST(grp_Radix2wECC_Pipeline_17_fu_641_m_axi_gmem_WLAST),
    .m_axi_gmem_WID(grp_Radix2wECC_Pipeline_17_fu_641_m_axi_gmem_WID),
    .m_axi_gmem_WUSER(grp_Radix2wECC_Pipeline_17_fu_641_m_axi_gmem_WUSER),
    .m_axi_gmem_ARVALID(grp_Radix2wECC_Pipeline_17_fu_641_m_axi_gmem_ARVALID),
    .m_axi_gmem_ARREADY(1'b0),
    .m_axi_gmem_ARADDR(grp_Radix2wECC_Pipeline_17_fu_641_m_axi_gmem_ARADDR),
    .m_axi_gmem_ARID(grp_Radix2wECC_Pipeline_17_fu_641_m_axi_gmem_ARID),
    .m_axi_gmem_ARLEN(grp_Radix2wECC_Pipeline_17_fu_641_m_axi_gmem_ARLEN),
    .m_axi_gmem_ARSIZE(grp_Radix2wECC_Pipeline_17_fu_641_m_axi_gmem_ARSIZE),
    .m_axi_gmem_ARBURST(grp_Radix2wECC_Pipeline_17_fu_641_m_axi_gmem_ARBURST),
    .m_axi_gmem_ARLOCK(grp_Radix2wECC_Pipeline_17_fu_641_m_axi_gmem_ARLOCK),
    .m_axi_gmem_ARCACHE(grp_Radix2wECC_Pipeline_17_fu_641_m_axi_gmem_ARCACHE),
    .m_axi_gmem_ARPROT(grp_Radix2wECC_Pipeline_17_fu_641_m_axi_gmem_ARPROT),
    .m_axi_gmem_ARQOS(grp_Radix2wECC_Pipeline_17_fu_641_m_axi_gmem_ARQOS),
    .m_axi_gmem_ARREGION(grp_Radix2wECC_Pipeline_17_fu_641_m_axi_gmem_ARREGION),
    .m_axi_gmem_ARUSER(grp_Radix2wECC_Pipeline_17_fu_641_m_axi_gmem_ARUSER),
    .m_axi_gmem_RVALID(1'b0),
    .m_axi_gmem_RREADY(grp_Radix2wECC_Pipeline_17_fu_641_m_axi_gmem_RREADY),
    .m_axi_gmem_RDATA(32'd0),
    .m_axi_gmem_RLAST(1'b0),
    .m_axi_gmem_RID(1'd0),
    .m_axi_gmem_RFIFONUM(9'd0),
    .m_axi_gmem_RUSER(1'd0),
    .m_axi_gmem_RRESP(2'd0),
    .m_axi_gmem_BVALID(gmem_BVALID),
    .m_axi_gmem_BREADY(grp_Radix2wECC_Pipeline_17_fu_641_m_axi_gmem_BREADY),
    .m_axi_gmem_BRESP(gmem_BRESP),
    .m_axi_gmem_BID(gmem_BID),
    .m_axi_gmem_BUSER(gmem_BUSER),
    .sext_ln28(trunc_ln5_reg_1394),
    .buff2_address0(grp_Radix2wECC_Pipeline_17_fu_641_buff2_address0),
    .buff2_ce0(grp_Radix2wECC_Pipeline_17_fu_641_buff2_ce0),
    .buff2_q0(buff2_q0)
);

Radix2wECC_Radix2wECC_Pipeline_18 grp_Radix2wECC_Pipeline_18_fu_649(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_Radix2wECC_Pipeline_18_fu_649_ap_start),
    .ap_done(grp_Radix2wECC_Pipeline_18_fu_649_ap_done),
    .ap_idle(grp_Radix2wECC_Pipeline_18_fu_649_ap_idle),
    .ap_ready(grp_Radix2wECC_Pipeline_18_fu_649_ap_ready),
    .m_axi_gmem_AWVALID(grp_Radix2wECC_Pipeline_18_fu_649_m_axi_gmem_AWVALID),
    .m_axi_gmem_AWREADY(gmem_AWREADY),
    .m_axi_gmem_AWADDR(grp_Radix2wECC_Pipeline_18_fu_649_m_axi_gmem_AWADDR),
    .m_axi_gmem_AWID(grp_Radix2wECC_Pipeline_18_fu_649_m_axi_gmem_AWID),
    .m_axi_gmem_AWLEN(grp_Radix2wECC_Pipeline_18_fu_649_m_axi_gmem_AWLEN),
    .m_axi_gmem_AWSIZE(grp_Radix2wECC_Pipeline_18_fu_649_m_axi_gmem_AWSIZE),
    .m_axi_gmem_AWBURST(grp_Radix2wECC_Pipeline_18_fu_649_m_axi_gmem_AWBURST),
    .m_axi_gmem_AWLOCK(grp_Radix2wECC_Pipeline_18_fu_649_m_axi_gmem_AWLOCK),
    .m_axi_gmem_AWCACHE(grp_Radix2wECC_Pipeline_18_fu_649_m_axi_gmem_AWCACHE),
    .m_axi_gmem_AWPROT(grp_Radix2wECC_Pipeline_18_fu_649_m_axi_gmem_AWPROT),
    .m_axi_gmem_AWQOS(grp_Radix2wECC_Pipeline_18_fu_649_m_axi_gmem_AWQOS),
    .m_axi_gmem_AWREGION(grp_Radix2wECC_Pipeline_18_fu_649_m_axi_gmem_AWREGION),
    .m_axi_gmem_AWUSER(grp_Radix2wECC_Pipeline_18_fu_649_m_axi_gmem_AWUSER),
    .m_axi_gmem_WVALID(grp_Radix2wECC_Pipeline_18_fu_649_m_axi_gmem_WVALID),
    .m_axi_gmem_WREADY(gmem_WREADY),
    .m_axi_gmem_WDATA(grp_Radix2wECC_Pipeline_18_fu_649_m_axi_gmem_WDATA),
    .m_axi_gmem_WSTRB(grp_Radix2wECC_Pipeline_18_fu_649_m_axi_gmem_WSTRB),
    .m_axi_gmem_WLAST(grp_Radix2wECC_Pipeline_18_fu_649_m_axi_gmem_WLAST),
    .m_axi_gmem_WID(grp_Radix2wECC_Pipeline_18_fu_649_m_axi_gmem_WID),
    .m_axi_gmem_WUSER(grp_Radix2wECC_Pipeline_18_fu_649_m_axi_gmem_WUSER),
    .m_axi_gmem_ARVALID(grp_Radix2wECC_Pipeline_18_fu_649_m_axi_gmem_ARVALID),
    .m_axi_gmem_ARREADY(1'b0),
    .m_axi_gmem_ARADDR(grp_Radix2wECC_Pipeline_18_fu_649_m_axi_gmem_ARADDR),
    .m_axi_gmem_ARID(grp_Radix2wECC_Pipeline_18_fu_649_m_axi_gmem_ARID),
    .m_axi_gmem_ARLEN(grp_Radix2wECC_Pipeline_18_fu_649_m_axi_gmem_ARLEN),
    .m_axi_gmem_ARSIZE(grp_Radix2wECC_Pipeline_18_fu_649_m_axi_gmem_ARSIZE),
    .m_axi_gmem_ARBURST(grp_Radix2wECC_Pipeline_18_fu_649_m_axi_gmem_ARBURST),
    .m_axi_gmem_ARLOCK(grp_Radix2wECC_Pipeline_18_fu_649_m_axi_gmem_ARLOCK),
    .m_axi_gmem_ARCACHE(grp_Radix2wECC_Pipeline_18_fu_649_m_axi_gmem_ARCACHE),
    .m_axi_gmem_ARPROT(grp_Radix2wECC_Pipeline_18_fu_649_m_axi_gmem_ARPROT),
    .m_axi_gmem_ARQOS(grp_Radix2wECC_Pipeline_18_fu_649_m_axi_gmem_ARQOS),
    .m_axi_gmem_ARREGION(grp_Radix2wECC_Pipeline_18_fu_649_m_axi_gmem_ARREGION),
    .m_axi_gmem_ARUSER(grp_Radix2wECC_Pipeline_18_fu_649_m_axi_gmem_ARUSER),
    .m_axi_gmem_RVALID(1'b0),
    .m_axi_gmem_RREADY(grp_Radix2wECC_Pipeline_18_fu_649_m_axi_gmem_RREADY),
    .m_axi_gmem_RDATA(32'd0),
    .m_axi_gmem_RLAST(1'b0),
    .m_axi_gmem_RID(1'd0),
    .m_axi_gmem_RFIFONUM(9'd0),
    .m_axi_gmem_RUSER(1'd0),
    .m_axi_gmem_RRESP(2'd0),
    .m_axi_gmem_BVALID(gmem_BVALID),
    .m_axi_gmem_BREADY(grp_Radix2wECC_Pipeline_18_fu_649_m_axi_gmem_BREADY),
    .m_axi_gmem_BRESP(gmem_BRESP),
    .m_axi_gmem_BID(gmem_BID),
    .m_axi_gmem_BUSER(gmem_BUSER),
    .sext_ln29(trunc_ln6_reg_1401),
    .buff3_address0(grp_Radix2wECC_Pipeline_18_fu_649_buff3_address0),
    .buff3_ce0(grp_Radix2wECC_Pipeline_18_fu_649_buff3_ce0),
    .buff3_q0(buff3_q0)
);

Radix2wECC_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .k(k),
    .x_o(x_o),
    .y_o(y_o),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle),
    .ap_local_deadlock(ap_local_deadlock)
);

Radix2wECC_gmem_m_axi #(
    .CONSERVATIVE( 0 ),
    .USER_DW( 32 ),
    .USER_AW( 64 ),
    .USER_MAXREQS( 5 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .USER_RFIFONUM_WIDTH( 9 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM_CACHE_VALUE ))
gmem_m_axi_U(
    .AWVALID(m_axi_gmem_AWVALID),
    .AWREADY(m_axi_gmem_AWREADY),
    .AWADDR(m_axi_gmem_AWADDR),
    .AWID(m_axi_gmem_AWID),
    .AWLEN(m_axi_gmem_AWLEN),
    .AWSIZE(m_axi_gmem_AWSIZE),
    .AWBURST(m_axi_gmem_AWBURST),
    .AWLOCK(m_axi_gmem_AWLOCK),
    .AWCACHE(m_axi_gmem_AWCACHE),
    .AWPROT(m_axi_gmem_AWPROT),
    .AWQOS(m_axi_gmem_AWQOS),
    .AWREGION(m_axi_gmem_AWREGION),
    .AWUSER(m_axi_gmem_AWUSER),
    .WVALID(m_axi_gmem_WVALID),
    .WREADY(m_axi_gmem_WREADY),
    .WDATA(m_axi_gmem_WDATA),
    .WSTRB(m_axi_gmem_WSTRB),
    .WLAST(m_axi_gmem_WLAST),
    .WID(m_axi_gmem_WID),
    .WUSER(m_axi_gmem_WUSER),
    .ARVALID(m_axi_gmem_ARVALID),
    .ARREADY(m_axi_gmem_ARREADY),
    .ARADDR(m_axi_gmem_ARADDR),
    .ARID(m_axi_gmem_ARID),
    .ARLEN(m_axi_gmem_ARLEN),
    .ARSIZE(m_axi_gmem_ARSIZE),
    .ARBURST(m_axi_gmem_ARBURST),
    .ARLOCK(m_axi_gmem_ARLOCK),
    .ARCACHE(m_axi_gmem_ARCACHE),
    .ARPROT(m_axi_gmem_ARPROT),
    .ARQOS(m_axi_gmem_ARQOS),
    .ARREGION(m_axi_gmem_ARREGION),
    .ARUSER(m_axi_gmem_ARUSER),
    .RVALID(m_axi_gmem_RVALID),
    .RREADY(m_axi_gmem_RREADY),
    .RDATA(m_axi_gmem_RDATA),
    .RLAST(m_axi_gmem_RLAST),
    .RID(m_axi_gmem_RID),
    .RUSER(m_axi_gmem_RUSER),
    .RRESP(m_axi_gmem_RRESP),
    .BVALID(m_axi_gmem_BVALID),
    .BREADY(m_axi_gmem_BREADY),
    .BRESP(m_axi_gmem_BRESP),
    .BID(m_axi_gmem_BID),
    .BUSER(m_axi_gmem_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(gmem_ARVALID),
    .I_ARREADY(gmem_ARREADY),
    .I_ARADDR(gmem_ARADDR),
    .I_ARID(gmem_ARID),
    .I_ARLEN(gmem_ARLEN),
    .I_ARSIZE(gmem_ARSIZE),
    .I_ARLOCK(gmem_ARLOCK),
    .I_ARCACHE(gmem_ARCACHE),
    .I_ARQOS(gmem_ARQOS),
    .I_ARPROT(gmem_ARPROT),
    .I_ARUSER(gmem_ARUSER),
    .I_ARBURST(gmem_ARBURST),
    .I_ARREGION(gmem_ARREGION),
    .I_RVALID(gmem_RVALID),
    .I_RREADY(gmem_RREADY),
    .I_RDATA(gmem_RDATA),
    .I_RFIFONUM(gmem_RFIFONUM),
    .I_RID(gmem_RID),
    .I_RUSER(gmem_RUSER),
    .I_RRESP(gmem_RRESP),
    .I_RLAST(gmem_RLAST),
    .I_AWVALID(gmem_AWVALID),
    .I_AWREADY(gmem_AWREADY),
    .I_AWADDR(gmem_AWADDR),
    .I_AWID(gmem_AWID),
    .I_AWLEN(gmem_AWLEN),
    .I_AWSIZE(gmem_AWSIZE),
    .I_AWLOCK(gmem_AWLOCK),
    .I_AWCACHE(gmem_AWCACHE),
    .I_AWQOS(gmem_AWQOS),
    .I_AWPROT(gmem_AWPROT),
    .I_AWUSER(gmem_AWUSER),
    .I_AWBURST(gmem_AWBURST),
    .I_AWREGION(gmem_AWREGION),
    .I_WVALID(gmem_WVALID),
    .I_WREADY(gmem_WREADY),
    .I_WDATA(gmem_WDATA),
    .I_WID(gmem_WID),
    .I_WUSER(gmem_WUSER),
    .I_WLAST(gmem_WLAST),
    .I_WSTRB(gmem_WSTRB),
    .I_BVALID(gmem_BVALID),
    .I_BREADY(gmem_BREADY),
    .I_BRESP(gmem_BRESP),
    .I_BID(gmem_BID),
    .I_BUSER(gmem_BUSER)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_Radix2wECC_Pipeline_17_fu_641_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state73)) begin
            grp_Radix2wECC_Pipeline_17_fu_641_ap_start_reg <= 1'b1;
        end else if ((grp_Radix2wECC_Pipeline_17_fu_641_ap_ready == 1'b1)) begin
            grp_Radix2wECC_Pipeline_17_fu_641_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_Radix2wECC_Pipeline_18_fu_649_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state80)) begin
            grp_Radix2wECC_Pipeline_18_fu_649_ap_start_reg <= 1'b1;
        end else if ((grp_Radix2wECC_Pipeline_18_fu_649_ap_ready == 1'b1)) begin
            grp_Radix2wECC_Pipeline_18_fu_649_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_Radix2wECC_Pipeline_1_fu_489_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state9)) begin
            grp_Radix2wECC_Pipeline_1_fu_489_ap_start_reg <= 1'b1;
        end else if ((grp_Radix2wECC_Pipeline_1_fu_489_ap_ready == 1'b1)) begin
            grp_Radix2wECC_Pipeline_1_fu_489_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_Radix2wECC_Pipeline_2_fu_497_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state18)) begin
            grp_Radix2wECC_Pipeline_2_fu_497_ap_start_reg <= 1'b1;
        end else if ((grp_Radix2wECC_Pipeline_2_fu_497_ap_ready == 1'b1)) begin
            grp_Radix2wECC_Pipeline_2_fu_497_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_Radix2wECC_Pipeline_3_fu_511_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state27)) begin
            grp_Radix2wECC_Pipeline_3_fu_511_ap_start_reg <= 1'b1;
        end else if ((grp_Radix2wECC_Pipeline_3_fu_511_ap_ready == 1'b1)) begin
            grp_Radix2wECC_Pipeline_3_fu_511_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_Radix2wECC_Pipeline_VITIS_LOOP_33_110_fu_548_ap_start_reg <= 1'b0;
    end else begin
        if (((grp_bf_mult_1_fu_541_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state33))) begin
            grp_Radix2wECC_Pipeline_VITIS_LOOP_33_110_fu_548_ap_start_reg <= 1'b1;
        end else if ((grp_Radix2wECC_Pipeline_VITIS_LOOP_33_110_fu_548_ap_ready == 1'b1)) begin
            grp_Radix2wECC_Pipeline_VITIS_LOOP_33_110_fu_548_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_Radix2wECC_Pipeline_VITIS_LOOP_33_111_fu_556_ap_start_reg <= 1'b0;
    end else begin
        if (((grp_bf_mult_2_fu_536_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state36))) begin
            grp_Radix2wECC_Pipeline_VITIS_LOOP_33_111_fu_556_ap_start_reg <= 1'b1;
        end else if ((grp_Radix2wECC_Pipeline_VITIS_LOOP_33_111_fu_556_ap_ready == 1'b1)) begin
            grp_Radix2wECC_Pipeline_VITIS_LOOP_33_111_fu_556_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_Radix2wECC_Pipeline_VITIS_LOOP_33_112_fu_564_ap_start_reg <= 1'b0;
    end else begin
        if (((grp_bf_mult_1_fu_541_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state39))) begin
            grp_Radix2wECC_Pipeline_VITIS_LOOP_33_112_fu_564_ap_start_reg <= 1'b1;
        end else if ((grp_Radix2wECC_Pipeline_VITIS_LOOP_33_112_fu_564_ap_ready == 1'b1)) begin
            grp_Radix2wECC_Pipeline_VITIS_LOOP_33_112_fu_564_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_Radix2wECC_Pipeline_VITIS_LOOP_33_113_fu_607_ap_start_reg <= 1'b0;
    end else begin
        if (((grp_bf_mult_1_fu_541_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state55))) begin
            grp_Radix2wECC_Pipeline_VITIS_LOOP_33_113_fu_607_ap_start_reg <= 1'b1;
        end else if ((grp_Radix2wECC_Pipeline_VITIS_LOOP_33_113_fu_607_ap_ready == 1'b1)) begin
            grp_Radix2wECC_Pipeline_VITIS_LOOP_33_113_fu_607_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_Radix2wECC_Pipeline_VITIS_LOOP_33_114_fu_615_ap_start_reg <= 1'b0;
    end else begin
        if (((grp_bf_mult_2_fu_536_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state58))) begin
            grp_Radix2wECC_Pipeline_VITIS_LOOP_33_114_fu_615_ap_start_reg <= 1'b1;
        end else if ((grp_Radix2wECC_Pipeline_VITIS_LOOP_33_114_fu_615_ap_ready == 1'b1)) begin
            grp_Radix2wECC_Pipeline_VITIS_LOOP_33_114_fu_615_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_Radix2wECC_Pipeline_VITIS_LOOP_33_115_fu_623_ap_start_reg <= 1'b0;
    end else begin
        if (((grp_bf_mult_1_fu_541_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state61))) begin
            grp_Radix2wECC_Pipeline_VITIS_LOOP_33_115_fu_623_ap_start_reg <= 1'b1;
        end else if ((grp_Radix2wECC_Pipeline_VITIS_LOOP_33_115_fu_623_ap_ready == 1'b1)) begin
            grp_Radix2wECC_Pipeline_VITIS_LOOP_33_115_fu_623_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_Radix2wECC_Pipeline_VITIS_LOOP_33_116_fu_631_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state68)) begin
            grp_Radix2wECC_Pipeline_VITIS_LOOP_33_116_fu_631_ap_start_reg <= 1'b1;
        end else if ((grp_Radix2wECC_Pipeline_VITIS_LOOP_33_116_fu_631_ap_ready == 1'b1)) begin
            grp_Radix2wECC_Pipeline_VITIS_LOOP_33_116_fu_631_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_Radix2wECC_Pipeline_VITIS_LOOP_33_1_fu_505_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state18)) begin
            grp_Radix2wECC_Pipeline_VITIS_LOOP_33_1_fu_505_ap_start_reg <= 1'b1;
        end else if ((grp_Radix2wECC_Pipeline_VITIS_LOOP_33_1_fu_505_ap_ready == 1'b1)) begin
            grp_Radix2wECC_Pipeline_VITIS_LOOP_33_1_fu_505_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_Radix2wECC_Pipeline_VITIS_LOOP_36_2_fu_519_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state27)) begin
            grp_Radix2wECC_Pipeline_VITIS_LOOP_36_2_fu_519_ap_start_reg <= 1'b1;
        end else if ((grp_Radix2wECC_Pipeline_VITIS_LOOP_36_2_fu_519_ap_ready == 1'b1)) begin
            grp_Radix2wECC_Pipeline_VITIS_LOOP_36_2_fu_519_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_Radix2wECC_Pipeline_VITIS_LOOP_39_3_fu_525_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state29)) begin
            grp_Radix2wECC_Pipeline_VITIS_LOOP_39_3_fu_525_ap_start_reg <= 1'b1;
        end else if ((grp_Radix2wECC_Pipeline_VITIS_LOOP_39_3_fu_525_ap_ready == 1'b1)) begin
            grp_Radix2wECC_Pipeline_VITIS_LOOP_39_3_fu_525_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_Radix2wECC_Pipeline_VITIS_LOOP_56_6_fu_592_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state47)) begin
            grp_Radix2wECC_Pipeline_VITIS_LOOP_56_6_fu_592_ap_start_reg <= 1'b1;
        end else if ((grp_Radix2wECC_Pipeline_VITIS_LOOP_56_6_fu_592_ap_ready == 1'b1)) begin
            grp_Radix2wECC_Pipeline_VITIS_LOOP_56_6_fu_592_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_Radix2wECC_Pipeline_VITIS_LOOP_77_7_fu_584_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state46) & (icmp_ln53_fu_904_p2 == 1'd1))) begin
            grp_Radix2wECC_Pipeline_VITIS_LOOP_77_7_fu_584_ap_start_reg <= 1'b1;
        end else if ((grp_Radix2wECC_Pipeline_VITIS_LOOP_77_7_fu_584_ap_ready == 1'b1)) begin
            grp_Radix2wECC_Pipeline_VITIS_LOOP_77_7_fu_584_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_Radix2wECC_Pipeline_VITIS_LOOP_92_1_fu_600_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state50) & (icmp_ln87_fu_1121_p2 == 1'd0))) begin
            grp_Radix2wECC_Pipeline_VITIS_LOOP_92_1_fu_600_ap_start_reg <= 1'b1;
        end else if ((grp_Radix2wECC_Pipeline_VITIS_LOOP_92_1_fu_600_ap_ready == 1'b1)) begin
            grp_Radix2wECC_Pipeline_VITIS_LOOP_92_1_fu_600_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_bf_inv_fu_531_ap_start_reg <= 1'b0;
    end else begin
        if ((((1'b1 == ap_CS_fsm_state53) & (icmp_ln1064_1_reg_1634 == 1'd0)) | ((1'b1 == ap_CS_fsm_state31) & (icmp_ln1064_reg_1433 == 1'd0)))) begin
            grp_bf_inv_fu_531_ap_start_reg <= 1'b1;
        end else if ((grp_bf_inv_fu_531_ap_ready == 1'b1)) begin
            grp_bf_inv_fu_531_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_bf_mult_1_fu_541_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state38) | ((1'b1 == ap_CS_fsm_state54) & (1'b0 == ap_block_state54_on_subcall_done)) | ((1'b1 == ap_CS_fsm_state32) & (1'b0 == ap_block_state32_on_subcall_done)))) begin
            grp_bf_mult_1_fu_541_ap_start_reg <= 1'b1;
        end else if ((grp_bf_mult_1_fu_541_ap_ready == 1'b1)) begin
            grp_bf_mult_1_fu_541_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_bf_mult_2_fu_536_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state35) | ((1'b1 == ap_CS_fsm_state53) & (icmp_ln1064_1_reg_1634 == 1'd0)) | ((1'b1 == ap_CS_fsm_state31) & (icmp_ln1064_reg_1433 == 1'd0)))) begin
            grp_bf_mult_2_fu_536_ap_start_reg <= 1'b1;
        end else if ((grp_bf_mult_2_fu_536_ap_ready == 1'b1)) begin
            grp_bf_mult_2_fu_536_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_point_add_fu_572_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state44))) begin
            grp_point_add_fu_572_ap_start_reg <= 1'b1;
        end else if ((grp_point_add_fu_572_ap_ready == 1'b1)) begin
            grp_point_add_fu_572_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state42) & (icmp_ln115_fu_843_p2 == 1'd1))) begin
        R_x_V_1_fu_270 <= 166'd0;
    end else if (((1'b1 == ap_CS_fsm_state71) & (1'b0 == ap_block_state71_on_subcall_done))) begin
        R_x_V_1_fu_270 <= ap_phi_mux_R_x_V_5_phi_fu_480_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state53) & (icmp_ln1064_1_reg_1634 == 1'd1))) begin
        R_x_V_2_reg_441 <= 166'd0;
    end else if (((1'b1 == ap_CS_fsm_state63) & (icmp_ln1064_1_reg_1634 == 1'd0))) begin
        R_x_V_2_reg_441 <= grp_Radix2wECC_Pipeline_VITIS_LOOP_33_114_fu_615_p_Val2_31_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state63) & (1'd0 == and_ln63_fu_1196_p2))) begin
        R_x_V_5_reg_477 <= ap_phi_mux_R_x_V_2_phi_fu_445_p4;
    end else if ((((grp_point_add_fu_572_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state67)) | ((1'b1 == ap_CS_fsm_state71) & (p_Result_s_reg_1596 == 1'd1) & (1'd1 == and_ln63_reg_1666) & (1'b0 == ap_block_state71_on_subcall_done)))) begin
        R_x_V_5_reg_477 <= grp_point_add_fu_572_ap_return_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state42) & (icmp_ln115_fu_843_p2 == 1'd1))) begin
        R_y_V_4_1_fu_274 <= 163'd0;
    end else if (((1'b1 == ap_CS_fsm_state71) & (1'b0 == ap_block_state71_on_subcall_done))) begin
        R_y_V_4_1_fu_274 <= trunc_ln92_fu_1278_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state63) & (1'd0 == and_ln63_fu_1196_p2))) begin
        R_y_V_4_4_in_reg_465 <= ap_phi_mux_R_y_V_phi_fu_457_p4;
    end else if ((((grp_point_add_fu_572_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state67)) | ((1'b1 == ap_CS_fsm_state71) & (p_Result_s_reg_1596 == 1'd1) & (1'd1 == and_ln63_reg_1666) & (1'b0 == ap_block_state71_on_subcall_done)))) begin
        R_y_V_4_4_in_reg_465 <= grp_point_add_fu_572_ap_return_1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state53) & (icmp_ln1064_1_reg_1634 == 1'd1))) begin
        R_y_V_reg_453 <= 166'd0;
    end else if (((1'b1 == ap_CS_fsm_state63) & (icmp_ln1064_1_reg_1634 == 1'd0))) begin
        R_y_V_reg_453 <= grp_Radix2wECC_Pipeline_VITIS_LOOP_33_115_fu_623_R_y_V_5_out;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        i_23_fu_262 <= 4'd1;
    end else if (((1'b1 == ap_CS_fsm_state42) & (icmp_ln115_fu_843_p2 == 1'd0))) begin
        i_23_fu_262 <= add_ln115_fu_865_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state42) & (icmp_ln115_fu_843_p2 == 1'd1))) begin
        i_24_fu_278 <= 7'd32;
    end else if (((1'b1 == ap_CS_fsm_state71) & (1'b0 == ap_block_state71_on_subcall_done))) begin
        i_24_fu_278 <= select_ln53_1_reg_1566;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state42) & (icmp_ln115_fu_843_p2 == 1'd1))) begin
        indvar_flatten_fu_282 <= 8'd0;
    end else if (((1'b1 == ap_CS_fsm_state71) & (1'b0 == ap_block_state71_on_subcall_done))) begin
        indvar_flatten_fu_282 <= add_ln53_reg_1537;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state42) & (icmp_ln115_fu_843_p2 == 1'd1))) begin
        k_1_fu_266 <= 4'd4;
    end else if (((1'b1 == ap_CS_fsm_state71) & (1'b0 == ap_block_state71_on_subcall_done))) begin
        k_1_fu_266 <= k_2_fu_1282_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state50) & (icmp_ln87_fu_1121_p2 == 1'd1))) begin
        m_1_reg_417 <= 32'd0;
    end else if (((1'b1 == ap_CS_fsm_state52) & (icmp_ln87_reg_1615 == 1'd0))) begin
        m_1_reg_417 <= m_fu_1145_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state50) & (icmp_ln87_fu_1121_p2 == 1'd1))) begin
        n_reg_429 <= 32'd0;
    end else if (((1'b1 == ap_CS_fsm_state52) & (icmp_ln87_reg_1615 == 1'd0))) begin
        n_reg_429 <= grp_Radix2wECC_Pipeline_VITIS_LOOP_92_1_fu_600_n_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state31) & (icmp_ln1064_reg_1433 == 1'd1))) begin
        tmp1_x_V_reg_405 <= 166'd0;
    end else if (((1'b1 == ap_CS_fsm_state41) & (icmp_ln1064_reg_1433 == 1'd0))) begin
        tmp1_x_V_reg_405 <= grp_Radix2wECC_Pipeline_VITIS_LOOP_33_111_fu_556_p_Val2_20_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state31) & (icmp_ln1064_reg_1433 == 1'd1))) begin
        tmp_y_V_reg_393 <= 166'd0;
    end else if (((1'b1 == ap_CS_fsm_state41) & (icmp_ln1064_reg_1433 == 1'd0))) begin
        tmp_y_V_reg_393 <= grp_Radix2wECC_Pipeline_VITIS_LOOP_33_112_fu_564_tmp_y_V_out;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        Q_reg_1610 <= Q_fu_1114_p2;
        icmp_ln87_reg_1615 <= icmp_ln87_fu_1121_p2;
        sext_ln54_reg_1605 <= sext_ln54_fu_1055_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state52)) begin
        R_x_V_1_load_1_reg_1627 <= R_x_V_1_fu_270;
        icmp_ln1064_1_reg_1634 <= icmp_ln1064_1_fu_1153_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        R_y_V_4_1_load_1_reg_1644 <= R_y_V_4_1_fu_274;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_Radix2wECC_Pipeline_VITIS_LOOP_33_1_fu_505_a_V_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state19))) begin
        a_V_loc_fu_246 <= grp_Radix2wECC_Pipeline_VITIS_LOOP_33_1_fu_505_a_V_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state46) & (icmp_ln53_fu_904_p2 == 1'd0))) begin
        add_ln53_1_reg_1545 <= add_ln53_1_fu_919_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state46)) begin
        add_ln53_reg_1537 <= add_ln53_fu_910_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        add_ln86_reg_1591 <= add_ln86_fu_1033_p2;
        p_Result_s_reg_1596 <= grp_Radix2wECC_Pipeline_VITIS_LOOP_56_6_fu_592_slice_V_1_out[32'd5];
        tmp_14_reg_1581 <= grp_Radix2wECC_Pipeline_VITIS_LOOP_56_6_fu_592_slice_V_1_out[32'd2];
        tmp_16_reg_1600 <= grp_Radix2wECC_Pipeline_VITIS_LOOP_56_6_fu_592_slice_V_1_out[32'd5];
        tmp_s_reg_1586 <= {{grp_Radix2wECC_Pipeline_VITIS_LOOP_56_6_fu_592_slice_V_1_out[4:3]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state63)) begin
        and_ln63_reg_1666 <= and_ln63_fu_1196_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        b_V_2_reg_1426 <= b_V_2_fu_775_p1;
        icmp_ln1064_reg_1433 <= icmp_ln1064_fu_780_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        empty_132_reg_1462 <= empty_132_fu_822_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state60)) begin
        empty_134_reg_1661 <= empty_134_fu_1176_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        gmem_addr_1_reg_1413 <= sext_ln28_fu_752_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        gmem_addr_2_reg_1418 <= sext_ln29_fu_762_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        lambda_V_5_reg_1453 <= lambda_V_5_fu_813_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state57)) begin
        lambda_V_9_reg_1652 <= lambda_V_9_fu_1167_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state46) & (icmp_ln53_fu_904_p2 == 1'd1))) begin
        p_Result_42_reg_1550 <= p_Result_42_fu_929_p5;
        p_Result_43_reg_1555 <= p_Result_43_fu_941_p5;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        p_shl_mid2_reg_1576[7 : 2] <= p_shl_mid2_fu_983_p3[7 : 2];
        select_ln53_1_reg_1566 <= select_ln53_1_fu_972_p3;
        select_ln53_reg_1560 <= select_ln53_fu_964_p3;
        trunc_ln53_reg_1571 <= trunc_ln53_fu_978_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state32))) begin
        reg_676 <= grp_bf_inv_fu_531_ap_return;
        reg_681 <= grp_bf_mult_2_fu_536_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state33))) begin
        reg_687 <= grp_bf_mult_1_fu_541_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state36))) begin
        reg_695 <= grp_bf_mult_2_fu_536_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state43))) begin
        reg_701 <= values_x_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state43))) begin
        reg_706 <= values_y_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        scalar_V_reg_1440[165 : 1] <= scalar_V_fu_792_p3[165 : 1];
        trunc_ln104_reg_1445 <= trunc_ln104_fu_805_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state63) & (1'd1 == and_ln63_fu_1196_p2))) begin
        select_ln66_reg_1670 <= select_ln66_fu_1252_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state53)) begin
        trunc_ln52_reg_1638 <= trunc_ln52_fu_1159_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        trunc_ln5_reg_1394 <= {{x_o[63:2]}};
        trunc_ln6_reg_1401 <= {{y_o[63:2]}};
        trunc_ln_reg_1388 <= {{k[63:2]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state68)) begin
        x_V_load_reg_1698 <= values_x_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state70)) begin
        y_tmp_V_1_fu_286 <= grp_Radix2wECC_Pipeline_VITIS_LOOP_33_116_fu_631_p_Val2_37_out;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        zext_ln115_reg_1474[3 : 0] <= zext_ln115_fu_839_p1[3 : 0];
    end
end

always @ (*) begin
    if ((grp_Radix2wECC_Pipeline_1_fu_489_ap_done == 1'b0)) begin
        ap_ST_fsm_state10_blk = 1'b1;
    end else begin
        ap_ST_fsm_state10_blk = 1'b0;
    end
end

always @ (*) begin
    if ((gmem_ARREADY == 1'b0)) begin
        ap_ST_fsm_state11_blk = 1'b1;
    end else begin
        ap_ST_fsm_state11_blk = 1'b0;
    end
end

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state19_on_subcall_done)) begin
        ap_ST_fsm_state19_blk = 1'b1;
    end else begin
        ap_ST_fsm_state19_blk = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((gmem_ARREADY == 1'b0)) begin
        ap_ST_fsm_state20_blk = 1'b1;
    end else begin
        ap_ST_fsm_state20_blk = 1'b0;
    end
end

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state28_on_subcall_done)) begin
        ap_ST_fsm_state28_blk = 1'b1;
    end else begin
        ap_ST_fsm_state28_blk = 1'b0;
    end
end

assign ap_ST_fsm_state29_blk = 1'b0;

always @ (*) begin
    if ((gmem_ARREADY == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_Radix2wECC_Pipeline_VITIS_LOOP_39_3_fu_525_ap_done == 1'b0)) begin
        ap_ST_fsm_state30_blk = 1'b1;
    end else begin
        ap_ST_fsm_state30_blk = 1'b0;
    end
end

assign ap_ST_fsm_state31_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state32_on_subcall_done)) begin
        ap_ST_fsm_state32_blk = 1'b1;
    end else begin
        ap_ST_fsm_state32_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_bf_mult_1_fu_541_ap_done == 1'b0)) begin
        ap_ST_fsm_state33_blk = 1'b1;
    end else begin
        ap_ST_fsm_state33_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_Radix2wECC_Pipeline_VITIS_LOOP_33_110_fu_548_ap_done == 1'b0)) begin
        ap_ST_fsm_state34_blk = 1'b1;
    end else begin
        ap_ST_fsm_state34_blk = 1'b0;
    end
end

assign ap_ST_fsm_state35_blk = 1'b0;

always @ (*) begin
    if ((grp_bf_mult_2_fu_536_ap_done == 1'b0)) begin
        ap_ST_fsm_state36_blk = 1'b1;
    end else begin
        ap_ST_fsm_state36_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_Radix2wECC_Pipeline_VITIS_LOOP_33_111_fu_556_ap_done == 1'b0)) begin
        ap_ST_fsm_state37_blk = 1'b1;
    end else begin
        ap_ST_fsm_state37_blk = 1'b0;
    end
end

assign ap_ST_fsm_state38_blk = 1'b0;

always @ (*) begin
    if ((grp_bf_mult_1_fu_541_ap_done == 1'b0)) begin
        ap_ST_fsm_state39_blk = 1'b1;
    end else begin
        ap_ST_fsm_state39_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((grp_Radix2wECC_Pipeline_VITIS_LOOP_33_112_fu_564_ap_done == 1'b0)) begin
        ap_ST_fsm_state40_blk = 1'b1;
    end else begin
        ap_ST_fsm_state40_blk = 1'b0;
    end
end

assign ap_ST_fsm_state41_blk = 1'b0;

assign ap_ST_fsm_state42_blk = 1'b0;

assign ap_ST_fsm_state43_blk = 1'b0;

assign ap_ST_fsm_state44_blk = 1'b0;

always @ (*) begin
    if ((grp_point_add_fu_572_ap_done == 1'b0)) begin
        ap_ST_fsm_state45_blk = 1'b1;
    end else begin
        ap_ST_fsm_state45_blk = 1'b0;
    end
end

assign ap_ST_fsm_state46_blk = 1'b0;

assign ap_ST_fsm_state47_blk = 1'b0;

always @ (*) begin
    if ((grp_Radix2wECC_Pipeline_VITIS_LOOP_56_6_fu_592_ap_done == 1'b0)) begin
        ap_ST_fsm_state48_blk = 1'b1;
    end else begin
        ap_ST_fsm_state48_blk = 1'b0;
    end
end

assign ap_ST_fsm_state49_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state50_blk = 1'b0;

always @ (*) begin
    if ((grp_Radix2wECC_Pipeline_VITIS_LOOP_92_1_fu_600_ap_done == 1'b0)) begin
        ap_ST_fsm_state51_blk = 1'b1;
    end else begin
        ap_ST_fsm_state51_blk = 1'b0;
    end
end

assign ap_ST_fsm_state52_blk = 1'b0;

assign ap_ST_fsm_state53_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state54_on_subcall_done)) begin
        ap_ST_fsm_state54_blk = 1'b1;
    end else begin
        ap_ST_fsm_state54_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_bf_mult_1_fu_541_ap_done == 1'b0)) begin
        ap_ST_fsm_state55_blk = 1'b1;
    end else begin
        ap_ST_fsm_state55_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_Radix2wECC_Pipeline_VITIS_LOOP_33_113_fu_607_ap_done == 1'b0)) begin
        ap_ST_fsm_state56_blk = 1'b1;
    end else begin
        ap_ST_fsm_state56_blk = 1'b0;
    end
end

assign ap_ST_fsm_state57_blk = 1'b0;

always @ (*) begin
    if ((grp_bf_mult_2_fu_536_ap_done == 1'b0)) begin
        ap_ST_fsm_state58_blk = 1'b1;
    end else begin
        ap_ST_fsm_state58_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_Radix2wECC_Pipeline_VITIS_LOOP_33_114_fu_615_ap_done == 1'b0)) begin
        ap_ST_fsm_state59_blk = 1'b1;
    end else begin
        ap_ST_fsm_state59_blk = 1'b0;
    end
end

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state60_blk = 1'b0;

always @ (*) begin
    if ((grp_bf_mult_1_fu_541_ap_done == 1'b0)) begin
        ap_ST_fsm_state61_blk = 1'b1;
    end else begin
        ap_ST_fsm_state61_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_Radix2wECC_Pipeline_VITIS_LOOP_33_115_fu_623_ap_done == 1'b0)) begin
        ap_ST_fsm_state62_blk = 1'b1;
    end else begin
        ap_ST_fsm_state62_blk = 1'b0;
    end
end

assign ap_ST_fsm_state63_blk = 1'b0;

assign ap_ST_fsm_state64_blk = 1'b0;

assign ap_ST_fsm_state65_blk = 1'b0;

assign ap_ST_fsm_state66_blk = 1'b0;

always @ (*) begin
    if ((grp_point_add_fu_572_ap_done == 1'b0)) begin
        ap_ST_fsm_state67_blk = 1'b1;
    end else begin
        ap_ST_fsm_state67_blk = 1'b0;
    end
end

assign ap_ST_fsm_state68_blk = 1'b0;

always @ (*) begin
    if ((grp_Radix2wECC_Pipeline_VITIS_LOOP_33_116_fu_631_ap_done == 1'b0)) begin
        ap_ST_fsm_state69_blk = 1'b1;
    end else begin
        ap_ST_fsm_state69_blk = 1'b0;
    end
end

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state70_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state71_on_subcall_done)) begin
        ap_ST_fsm_state71_blk = 1'b1;
    end else begin
        ap_ST_fsm_state71_blk = 1'b0;
    end
end

always @ (*) begin
    if (((grp_Radix2wECC_Pipeline_VITIS_LOOP_77_7_fu_584_ap_done == 1'b0) | (gmem_AWREADY == 1'b0))) begin
        ap_ST_fsm_state72_blk = 1'b1;
    end else begin
        ap_ST_fsm_state72_blk = 1'b0;
    end
end

assign ap_ST_fsm_state73_blk = 1'b0;

always @ (*) begin
    if ((grp_Radix2wECC_Pipeline_17_fu_641_ap_done == 1'b0)) begin
        ap_ST_fsm_state74_blk = 1'b1;
    end else begin
        ap_ST_fsm_state74_blk = 1'b0;
    end
end

always @ (*) begin
    if ((gmem_AWREADY == 1'b0)) begin
        ap_ST_fsm_state75_blk = 1'b1;
    end else begin
        ap_ST_fsm_state75_blk = 1'b0;
    end
end

assign ap_ST_fsm_state76_blk = 1'b0;

assign ap_ST_fsm_state77_blk = 1'b0;

assign ap_ST_fsm_state78_blk = 1'b0;

always @ (*) begin
    if ((gmem_BVALID == 1'b0)) begin
        ap_ST_fsm_state79_blk = 1'b1;
    end else begin
        ap_ST_fsm_state79_blk = 1'b0;
    end
end

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state80_blk = 1'b0;

always @ (*) begin
    if ((grp_Radix2wECC_Pipeline_18_fu_649_ap_done == 1'b0)) begin
        ap_ST_fsm_state81_blk = 1'b1;
    end else begin
        ap_ST_fsm_state81_blk = 1'b0;
    end
end

assign ap_ST_fsm_state82_blk = 1'b0;

assign ap_ST_fsm_state83_blk = 1'b0;

assign ap_ST_fsm_state84_blk = 1'b0;

assign ap_ST_fsm_state85_blk = 1'b0;

always @ (*) begin
    if ((gmem_BVALID == 1'b0)) begin
        ap_ST_fsm_state86_blk = 1'b1;
    end else begin
        ap_ST_fsm_state86_blk = 1'b0;
    end
end

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state86) & (gmem_BVALID == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state63) & (icmp_ln1064_1_reg_1634 == 1'd0))) begin
        ap_phi_mux_R_x_V_2_phi_fu_445_p4 = grp_Radix2wECC_Pipeline_VITIS_LOOP_33_114_fu_615_p_Val2_31_out;
    end else begin
        ap_phi_mux_R_x_V_2_phi_fu_445_p4 = R_x_V_2_reg_441;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state71) & (p_Result_s_reg_1596 == 1'd1) & (1'd1 == and_ln63_reg_1666))) begin
        ap_phi_mux_R_x_V_5_phi_fu_480_p6 = grp_point_add_fu_572_ap_return_0;
    end else begin
        ap_phi_mux_R_x_V_5_phi_fu_480_p6 = R_x_V_5_reg_477;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state71) & (p_Result_s_reg_1596 == 1'd1) & (1'd1 == and_ln63_reg_1666))) begin
        ap_phi_mux_R_y_V_4_4_in_phi_fu_468_p6 = grp_point_add_fu_572_ap_return_1;
    end else begin
        ap_phi_mux_R_y_V_4_4_in_phi_fu_468_p6 = R_y_V_4_4_in_reg_465;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state63) & (icmp_ln1064_1_reg_1634 == 1'd0))) begin
        ap_phi_mux_R_y_V_phi_fu_457_p4 = grp_Radix2wECC_Pipeline_VITIS_LOOP_33_115_fu_623_R_y_V_5_out;
    end else begin
        ap_phi_mux_R_y_V_phi_fu_457_p4 = R_y_V_reg_453;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state86) & (gmem_BVALID == 1'b1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        buff1_address0 = grp_Radix2wECC_Pipeline_VITIS_LOOP_33_1_fu_505_buff1_address0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buff1_address0 = grp_Radix2wECC_Pipeline_1_fu_489_buff1_address0;
    end else begin
        buff1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        buff1_ce0 = grp_Radix2wECC_Pipeline_VITIS_LOOP_33_1_fu_505_buff1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buff1_ce0 = grp_Radix2wECC_Pipeline_1_fu_489_buff1_ce0;
    end else begin
        buff1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        buff1_we0 = grp_Radix2wECC_Pipeline_1_fu_489_buff1_we0;
    end else begin
        buff1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state74)) begin
        buff2_address0 = grp_Radix2wECC_Pipeline_17_fu_641_buff2_address0;
    end else if ((1'b1 == ap_CS_fsm_state72)) begin
        buff2_address0 = grp_Radix2wECC_Pipeline_VITIS_LOOP_77_7_fu_584_buff2_address0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        buff2_address0 = grp_Radix2wECC_Pipeline_VITIS_LOOP_36_2_fu_519_buff2_address0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        buff2_address0 = grp_Radix2wECC_Pipeline_2_fu_497_buff2_address0;
    end else begin
        buff2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state74)) begin
        buff2_ce0 = grp_Radix2wECC_Pipeline_17_fu_641_buff2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state72)) begin
        buff2_ce0 = grp_Radix2wECC_Pipeline_VITIS_LOOP_77_7_fu_584_buff2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        buff2_ce0 = grp_Radix2wECC_Pipeline_VITIS_LOOP_36_2_fu_519_buff2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        buff2_ce0 = grp_Radix2wECC_Pipeline_2_fu_497_buff2_ce0;
    end else begin
        buff2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state72)) begin
        buff2_d0 = grp_Radix2wECC_Pipeline_VITIS_LOOP_77_7_fu_584_buff2_d0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        buff2_d0 = grp_Radix2wECC_Pipeline_2_fu_497_buff2_d0;
    end else begin
        buff2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state72)) begin
        buff2_we0 = grp_Radix2wECC_Pipeline_VITIS_LOOP_77_7_fu_584_buff2_we0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        buff2_we0 = grp_Radix2wECC_Pipeline_2_fu_497_buff2_we0;
    end else begin
        buff2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        buff3_address0 = grp_Radix2wECC_Pipeline_18_fu_649_buff3_address0;
    end else if ((1'b1 == ap_CS_fsm_state72)) begin
        buff3_address0 = grp_Radix2wECC_Pipeline_VITIS_LOOP_77_7_fu_584_buff3_address0;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        buff3_address0 = grp_Radix2wECC_Pipeline_VITIS_LOOP_39_3_fu_525_buff3_address0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        buff3_address0 = grp_Radix2wECC_Pipeline_3_fu_511_buff3_address0;
    end else begin
        buff3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        buff3_ce0 = grp_Radix2wECC_Pipeline_18_fu_649_buff3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state72)) begin
        buff3_ce0 = grp_Radix2wECC_Pipeline_VITIS_LOOP_77_7_fu_584_buff3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        buff3_ce0 = grp_Radix2wECC_Pipeline_VITIS_LOOP_39_3_fu_525_buff3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        buff3_ce0 = grp_Radix2wECC_Pipeline_3_fu_511_buff3_ce0;
    end else begin
        buff3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state72)) begin
        buff3_d0 = grp_Radix2wECC_Pipeline_VITIS_LOOP_77_7_fu_584_buff3_d0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        buff3_d0 = grp_Radix2wECC_Pipeline_3_fu_511_buff3_d0;
    end else begin
        buff3_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state72)) begin
        buff3_we0 = grp_Radix2wECC_Pipeline_VITIS_LOOP_77_7_fu_584_buff3_we0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        buff3_we0 = grp_Radix2wECC_Pipeline_3_fu_511_buff3_we0;
    end else begin
        buff3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) & (gmem_ARREADY == 1'b1))) begin
        gmem_ARADDR = sext_ln29_fu_762_p1;
    end else if (((1'b1 == ap_CS_fsm_state11) & (gmem_ARREADY == 1'b1))) begin
        gmem_ARADDR = sext_ln28_fu_752_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (gmem_ARREADY == 1'b1))) begin
        gmem_ARADDR = sext_ln27_fu_742_p1;
    end else if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27))) begin
        gmem_ARADDR = grp_Radix2wECC_Pipeline_3_fu_511_m_axi_gmem_ARADDR;
    end else if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18))) begin
        gmem_ARADDR = grp_Radix2wECC_Pipeline_2_fu_497_m_axi_gmem_ARADDR;
    end else if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        gmem_ARADDR = grp_Radix2wECC_Pipeline_1_fu_489_m_axi_gmem_ARADDR;
    end else begin
        gmem_ARADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27))) begin
        gmem_ARBURST = grp_Radix2wECC_Pipeline_3_fu_511_m_axi_gmem_ARBURST;
    end else if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18))) begin
        gmem_ARBURST = grp_Radix2wECC_Pipeline_2_fu_497_m_axi_gmem_ARBURST;
    end else if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        gmem_ARBURST = grp_Radix2wECC_Pipeline_1_fu_489_m_axi_gmem_ARBURST;
    end else begin
        gmem_ARBURST = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27))) begin
        gmem_ARCACHE = grp_Radix2wECC_Pipeline_3_fu_511_m_axi_gmem_ARCACHE;
    end else if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18))) begin
        gmem_ARCACHE = grp_Radix2wECC_Pipeline_2_fu_497_m_axi_gmem_ARCACHE;
    end else if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        gmem_ARCACHE = grp_Radix2wECC_Pipeline_1_fu_489_m_axi_gmem_ARCACHE;
    end else begin
        gmem_ARCACHE = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27))) begin
        gmem_ARID = grp_Radix2wECC_Pipeline_3_fu_511_m_axi_gmem_ARID;
    end else if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18))) begin
        gmem_ARID = grp_Radix2wECC_Pipeline_2_fu_497_m_axi_gmem_ARID;
    end else if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        gmem_ARID = grp_Radix2wECC_Pipeline_1_fu_489_m_axi_gmem_ARID;
    end else begin
        gmem_ARID = 1'd0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state20) & (gmem_ARREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state11) & (gmem_ARREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & (gmem_ARREADY == 1'b1)))) begin
        gmem_ARLEN = 32'd6;
    end else if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27))) begin
        gmem_ARLEN = grp_Radix2wECC_Pipeline_3_fu_511_m_axi_gmem_ARLEN;
    end else if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18))) begin
        gmem_ARLEN = grp_Radix2wECC_Pipeline_2_fu_497_m_axi_gmem_ARLEN;
    end else if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        gmem_ARLEN = grp_Radix2wECC_Pipeline_1_fu_489_m_axi_gmem_ARLEN;
    end else begin
        gmem_ARLEN = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27))) begin
        gmem_ARLOCK = grp_Radix2wECC_Pipeline_3_fu_511_m_axi_gmem_ARLOCK;
    end else if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18))) begin
        gmem_ARLOCK = grp_Radix2wECC_Pipeline_2_fu_497_m_axi_gmem_ARLOCK;
    end else if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        gmem_ARLOCK = grp_Radix2wECC_Pipeline_1_fu_489_m_axi_gmem_ARLOCK;
    end else begin
        gmem_ARLOCK = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27))) begin
        gmem_ARPROT = grp_Radix2wECC_Pipeline_3_fu_511_m_axi_gmem_ARPROT;
    end else if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18))) begin
        gmem_ARPROT = grp_Radix2wECC_Pipeline_2_fu_497_m_axi_gmem_ARPROT;
    end else if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        gmem_ARPROT = grp_Radix2wECC_Pipeline_1_fu_489_m_axi_gmem_ARPROT;
    end else begin
        gmem_ARPROT = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27))) begin
        gmem_ARQOS = grp_Radix2wECC_Pipeline_3_fu_511_m_axi_gmem_ARQOS;
    end else if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18))) begin
        gmem_ARQOS = grp_Radix2wECC_Pipeline_2_fu_497_m_axi_gmem_ARQOS;
    end else if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        gmem_ARQOS = grp_Radix2wECC_Pipeline_1_fu_489_m_axi_gmem_ARQOS;
    end else begin
        gmem_ARQOS = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27))) begin
        gmem_ARREGION = grp_Radix2wECC_Pipeline_3_fu_511_m_axi_gmem_ARREGION;
    end else if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18))) begin
        gmem_ARREGION = grp_Radix2wECC_Pipeline_2_fu_497_m_axi_gmem_ARREGION;
    end else if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        gmem_ARREGION = grp_Radix2wECC_Pipeline_1_fu_489_m_axi_gmem_ARREGION;
    end else begin
        gmem_ARREGION = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27))) begin
        gmem_ARSIZE = grp_Radix2wECC_Pipeline_3_fu_511_m_axi_gmem_ARSIZE;
    end else if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18))) begin
        gmem_ARSIZE = grp_Radix2wECC_Pipeline_2_fu_497_m_axi_gmem_ARSIZE;
    end else if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        gmem_ARSIZE = grp_Radix2wECC_Pipeline_1_fu_489_m_axi_gmem_ARSIZE;
    end else begin
        gmem_ARSIZE = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27))) begin
        gmem_ARUSER = grp_Radix2wECC_Pipeline_3_fu_511_m_axi_gmem_ARUSER;
    end else if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18))) begin
        gmem_ARUSER = grp_Radix2wECC_Pipeline_2_fu_497_m_axi_gmem_ARUSER;
    end else if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        gmem_ARUSER = grp_Radix2wECC_Pipeline_1_fu_489_m_axi_gmem_ARUSER;
    end else begin
        gmem_ARUSER = 1'd0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state20) & (gmem_ARREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state11) & (gmem_ARREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & (gmem_ARREADY == 1'b1)))) begin
        gmem_ARVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27))) begin
        gmem_ARVALID = grp_Radix2wECC_Pipeline_3_fu_511_m_axi_gmem_ARVALID;
    end else if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18))) begin
        gmem_ARVALID = grp_Radix2wECC_Pipeline_2_fu_497_m_axi_gmem_ARVALID;
    end else if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        gmem_ARVALID = grp_Radix2wECC_Pipeline_1_fu_489_m_axi_gmem_ARVALID;
    end else begin
        gmem_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state75) & (gmem_AWREADY == 1'b1))) begin
        gmem_AWADDR = gmem_addr_2_reg_1418;
    end else if ((~((grp_Radix2wECC_Pipeline_VITIS_LOOP_77_7_fu_584_ap_done == 1'b0) | (gmem_AWREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state72))) begin
        gmem_AWADDR = gmem_addr_1_reg_1413;
    end else if (((1'b1 == ap_CS_fsm_state81) | (1'b1 == ap_CS_fsm_state80))) begin
        gmem_AWADDR = grp_Radix2wECC_Pipeline_18_fu_649_m_axi_gmem_AWADDR;
    end else if (((1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state73))) begin
        gmem_AWADDR = grp_Radix2wECC_Pipeline_17_fu_641_m_axi_gmem_AWADDR;
    end else begin
        gmem_AWADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state81) | (1'b1 == ap_CS_fsm_state80))) begin
        gmem_AWBURST = grp_Radix2wECC_Pipeline_18_fu_649_m_axi_gmem_AWBURST;
    end else if (((1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state73))) begin
        gmem_AWBURST = grp_Radix2wECC_Pipeline_17_fu_641_m_axi_gmem_AWBURST;
    end else begin
        gmem_AWBURST = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state81) | (1'b1 == ap_CS_fsm_state80))) begin
        gmem_AWCACHE = grp_Radix2wECC_Pipeline_18_fu_649_m_axi_gmem_AWCACHE;
    end else if (((1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state73))) begin
        gmem_AWCACHE = grp_Radix2wECC_Pipeline_17_fu_641_m_axi_gmem_AWCACHE;
    end else begin
        gmem_AWCACHE = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state81) | (1'b1 == ap_CS_fsm_state80))) begin
        gmem_AWID = grp_Radix2wECC_Pipeline_18_fu_649_m_axi_gmem_AWID;
    end else if (((1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state73))) begin
        gmem_AWID = grp_Radix2wECC_Pipeline_17_fu_641_m_axi_gmem_AWID;
    end else begin
        gmem_AWID = 1'd0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state75) & (gmem_AWREADY == 1'b1)) | (~((grp_Radix2wECC_Pipeline_VITIS_LOOP_77_7_fu_584_ap_done == 1'b0) | (gmem_AWREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state72)))) begin
        gmem_AWLEN = 32'd6;
    end else if (((1'b1 == ap_CS_fsm_state81) | (1'b1 == ap_CS_fsm_state80))) begin
        gmem_AWLEN = grp_Radix2wECC_Pipeline_18_fu_649_m_axi_gmem_AWLEN;
    end else if (((1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state73))) begin
        gmem_AWLEN = grp_Radix2wECC_Pipeline_17_fu_641_m_axi_gmem_AWLEN;
    end else begin
        gmem_AWLEN = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state81) | (1'b1 == ap_CS_fsm_state80))) begin
        gmem_AWLOCK = grp_Radix2wECC_Pipeline_18_fu_649_m_axi_gmem_AWLOCK;
    end else if (((1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state73))) begin
        gmem_AWLOCK = grp_Radix2wECC_Pipeline_17_fu_641_m_axi_gmem_AWLOCK;
    end else begin
        gmem_AWLOCK = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state81) | (1'b1 == ap_CS_fsm_state80))) begin
        gmem_AWPROT = grp_Radix2wECC_Pipeline_18_fu_649_m_axi_gmem_AWPROT;
    end else if (((1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state73))) begin
        gmem_AWPROT = grp_Radix2wECC_Pipeline_17_fu_641_m_axi_gmem_AWPROT;
    end else begin
        gmem_AWPROT = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state81) | (1'b1 == ap_CS_fsm_state80))) begin
        gmem_AWQOS = grp_Radix2wECC_Pipeline_18_fu_649_m_axi_gmem_AWQOS;
    end else if (((1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state73))) begin
        gmem_AWQOS = grp_Radix2wECC_Pipeline_17_fu_641_m_axi_gmem_AWQOS;
    end else begin
        gmem_AWQOS = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state81) | (1'b1 == ap_CS_fsm_state80))) begin
        gmem_AWREGION = grp_Radix2wECC_Pipeline_18_fu_649_m_axi_gmem_AWREGION;
    end else if (((1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state73))) begin
        gmem_AWREGION = grp_Radix2wECC_Pipeline_17_fu_641_m_axi_gmem_AWREGION;
    end else begin
        gmem_AWREGION = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state81) | (1'b1 == ap_CS_fsm_state80))) begin
        gmem_AWSIZE = grp_Radix2wECC_Pipeline_18_fu_649_m_axi_gmem_AWSIZE;
    end else if (((1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state73))) begin
        gmem_AWSIZE = grp_Radix2wECC_Pipeline_17_fu_641_m_axi_gmem_AWSIZE;
    end else begin
        gmem_AWSIZE = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state81) | (1'b1 == ap_CS_fsm_state80))) begin
        gmem_AWUSER = grp_Radix2wECC_Pipeline_18_fu_649_m_axi_gmem_AWUSER;
    end else if (((1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state73))) begin
        gmem_AWUSER = grp_Radix2wECC_Pipeline_17_fu_641_m_axi_gmem_AWUSER;
    end else begin
        gmem_AWUSER = 1'd0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state75) & (gmem_AWREADY == 1'b1)) | (~((grp_Radix2wECC_Pipeline_VITIS_LOOP_77_7_fu_584_ap_done == 1'b0) | (gmem_AWREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state72)))) begin
        gmem_AWVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state81) | (1'b1 == ap_CS_fsm_state80))) begin
        gmem_AWVALID = grp_Radix2wECC_Pipeline_18_fu_649_m_axi_gmem_AWVALID;
    end else if (((1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state73))) begin
        gmem_AWVALID = grp_Radix2wECC_Pipeline_17_fu_641_m_axi_gmem_AWVALID;
    end else begin
        gmem_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state86) & (gmem_BVALID == 1'b1)) | ((1'b1 == ap_CS_fsm_state79) & (gmem_BVALID == 1'b1)))) begin
        gmem_BREADY = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state81) | (1'b1 == ap_CS_fsm_state80))) begin
        gmem_BREADY = grp_Radix2wECC_Pipeline_18_fu_649_m_axi_gmem_BREADY;
    end else if (((1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state73))) begin
        gmem_BREADY = grp_Radix2wECC_Pipeline_17_fu_641_m_axi_gmem_BREADY;
    end else begin
        gmem_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27))) begin
        gmem_RREADY = grp_Radix2wECC_Pipeline_3_fu_511_m_axi_gmem_RREADY;
    end else if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18))) begin
        gmem_RREADY = grp_Radix2wECC_Pipeline_2_fu_497_m_axi_gmem_RREADY;
    end else if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        gmem_RREADY = grp_Radix2wECC_Pipeline_1_fu_489_m_axi_gmem_RREADY;
    end else begin
        gmem_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state81) | (1'b1 == ap_CS_fsm_state80))) begin
        gmem_WDATA = grp_Radix2wECC_Pipeline_18_fu_649_m_axi_gmem_WDATA;
    end else if (((1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state73))) begin
        gmem_WDATA = grp_Radix2wECC_Pipeline_17_fu_641_m_axi_gmem_WDATA;
    end else begin
        gmem_WDATA = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state81) | (1'b1 == ap_CS_fsm_state80))) begin
        gmem_WID = grp_Radix2wECC_Pipeline_18_fu_649_m_axi_gmem_WID;
    end else if (((1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state73))) begin
        gmem_WID = grp_Radix2wECC_Pipeline_17_fu_641_m_axi_gmem_WID;
    end else begin
        gmem_WID = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state81) | (1'b1 == ap_CS_fsm_state80))) begin
        gmem_WLAST = grp_Radix2wECC_Pipeline_18_fu_649_m_axi_gmem_WLAST;
    end else if (((1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state73))) begin
        gmem_WLAST = grp_Radix2wECC_Pipeline_17_fu_641_m_axi_gmem_WLAST;
    end else begin
        gmem_WLAST = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state81) | (1'b1 == ap_CS_fsm_state80))) begin
        gmem_WSTRB = grp_Radix2wECC_Pipeline_18_fu_649_m_axi_gmem_WSTRB;
    end else if (((1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state73))) begin
        gmem_WSTRB = grp_Radix2wECC_Pipeline_17_fu_641_m_axi_gmem_WSTRB;
    end else begin
        gmem_WSTRB = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state81) | (1'b1 == ap_CS_fsm_state80))) begin
        gmem_WUSER = grp_Radix2wECC_Pipeline_18_fu_649_m_axi_gmem_WUSER;
    end else if (((1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state73))) begin
        gmem_WUSER = grp_Radix2wECC_Pipeline_17_fu_641_m_axi_gmem_WUSER;
    end else begin
        gmem_WUSER = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state81) | (1'b1 == ap_CS_fsm_state80))) begin
        gmem_WVALID = grp_Radix2wECC_Pipeline_18_fu_649_m_axi_gmem_WVALID;
    end else if (((1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state73))) begin
        gmem_WVALID = grp_Radix2wECC_Pipeline_17_fu_641_m_axi_gmem_WVALID;
    end else begin
        gmem_WVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state2))) begin
        gmem_blk_n_AR = m_axi_gmem_ARREADY;
    end else begin
        gmem_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state75) | (1'b1 == ap_CS_fsm_state72))) begin
        gmem_blk_n_AW = m_axi_gmem_AWREADY;
    end else begin
        gmem_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state86) | (1'b1 == ap_CS_fsm_state79))) begin
        gmem_blk_n_B = m_axi_gmem_BVALID;
    end else begin
        gmem_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        grp_bf_inv_fu_531_x_V_read = R_x_V_1_load_1_reg_1627;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        grp_bf_inv_fu_531_x_V_read = b_V_2_reg_1426;
    end else begin
        grp_bf_inv_fu_531_x_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        grp_bf_mult_1_fu_541_y_V_read = empty_134_reg_1661;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        grp_bf_mult_1_fu_541_y_V_read = R_y_V_4_1_load_1_reg_1644;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        grp_bf_mult_1_fu_541_y_V_read = empty_132_reg_1462;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        grp_bf_mult_1_fu_541_y_V_read = trunc_ln104_reg_1445;
    end else begin
        grp_bf_mult_1_fu_541_y_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        grp_bf_mult_1_fu_541_z_V_read = lambda_V_9_reg_1652;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        grp_bf_mult_1_fu_541_z_V_read = lambda_V_5_reg_1453;
    end else if (((1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state33))) begin
        grp_bf_mult_1_fu_541_z_V_read = reg_676;
    end else begin
        grp_bf_mult_1_fu_541_z_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state58)) begin
        grp_bf_mult_2_fu_536_x_V_read = grp_Radix2wECC_Pipeline_VITIS_LOOP_33_113_fu_607_p_Val2_29_out;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        grp_bf_mult_2_fu_536_x_V_read = R_x_V_1_load_1_reg_1627;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        grp_bf_mult_2_fu_536_x_V_read = grp_Radix2wECC_Pipeline_VITIS_LOOP_33_110_fu_548_p_Val2_out;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        grp_bf_mult_2_fu_536_x_V_read = b_V_2_reg_1426;
    end else begin
        grp_bf_mult_2_fu_536_x_V_read = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state67) | ((1'b1 == ap_CS_fsm_state71) & (ap_predicate_op356_call_state71 == 1'b1)))) begin
        grp_point_add_fu_572_x1_V_read = R_x_V_2_reg_441;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        grp_point_add_fu_572_x1_V_read = tmp1_x_V_reg_405;
    end else begin
        grp_point_add_fu_572_x1_V_read = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state71) & (ap_predicate_op356_call_state71 == 1'b1))) begin
        grp_point_add_fu_572_x2_V_read = x_V_load_reg_1698;
    end else if (((1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state45))) begin
        grp_point_add_fu_572_x2_V_read = reg_701;
    end else begin
        grp_point_add_fu_572_x2_V_read = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state67) | ((1'b1 == ap_CS_fsm_state71) & (ap_predicate_op356_call_state71 == 1'b1)))) begin
        grp_point_add_fu_572_y1_V_read = R_y_V_reg_453;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        grp_point_add_fu_572_y1_V_read = tmp_y_V_reg_393;
    end else begin
        grp_point_add_fu_572_y1_V_read = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state71) & (ap_predicate_op356_call_state71 == 1'b1))) begin
        grp_point_add_fu_572_y2_V_read = grp_Radix2wECC_Pipeline_VITIS_LOOP_33_116_fu_631_p_Val2_37_out;
    end else if (((1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state45))) begin
        grp_point_add_fu_572_y2_V_read = reg_706;
    end else begin
        grp_point_add_fu_572_y2_V_read = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state64) & (p_Result_s_reg_1596 == 1'd0)) | ((1'b1 == ap_CS_fsm_state64) & (p_Result_s_reg_1596 == 1'd1)))) begin
        values_x_V_address0 = zext_ln66_fu_1260_p1;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        values_x_V_address0 = zext_ln115_reg_1474;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        values_x_V_address0 = zext_ln116_fu_859_p1;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        values_x_V_address0 = 3'd0;
    end else begin
        values_x_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state42) | ((1'b1 == ap_CS_fsm_state64) & (p_Result_s_reg_1596 == 1'd0)) | ((1'b1 == ap_CS_fsm_state64) & (p_Result_s_reg_1596 == 1'd1)) | ((grp_Radix2wECC_Pipeline_VITIS_LOOP_39_3_fu_525_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state30)) | ((grp_point_add_fu_572_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state45)))) begin
        values_x_V_ce0 = 1'b1;
    end else begin
        values_x_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        values_x_V_d0 = grp_point_add_fu_572_ap_return_0;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        values_x_V_d0 = b_V_2_fu_775_p1;
    end else begin
        values_x_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((grp_Radix2wECC_Pipeline_VITIS_LOOP_39_3_fu_525_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state30)) | ((grp_point_add_fu_572_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state45)))) begin
        values_x_V_we0 = 1'b1;
    end else begin
        values_x_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state64) & (p_Result_s_reg_1596 == 1'd0)) | ((1'b1 == ap_CS_fsm_state64) & (p_Result_s_reg_1596 == 1'd1)))) begin
        values_y_V_address0 = zext_ln66_fu_1260_p1;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        values_y_V_address0 = zext_ln115_reg_1474;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        values_y_V_address0 = zext_ln116_fu_859_p1;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        values_y_V_address0 = 3'd0;
    end else begin
        values_y_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state31) | ((1'b1 == ap_CS_fsm_state64) & (p_Result_s_reg_1596 == 1'd0)) | ((1'b1 == ap_CS_fsm_state64) & (p_Result_s_reg_1596 == 1'd1)) | ((grp_point_add_fu_572_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state45)))) begin
        values_y_V_ce0 = 1'b1;
    end else begin
        values_y_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        values_y_V_d0 = grp_point_add_fu_572_ap_return_1;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        values_y_V_d0 = c_V_3_fu_800_p1;
    end else begin
        values_y_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state31) | ((grp_point_add_fu_572_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state45)))) begin
        values_y_V_we0 = 1'b1;
    end else begin
        values_y_V_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (gmem_ARREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            if (((1'b1 == ap_CS_fsm_state10) & (grp_Radix2wECC_Pipeline_1_fu_489_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state11 : begin
            if (((1'b1 == ap_CS_fsm_state11) & (gmem_ARREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            if (((1'b1 == ap_CS_fsm_state19) & (1'b0 == ap_block_state19_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end
        end
        ap_ST_fsm_state20 : begin
            if (((1'b1 == ap_CS_fsm_state20) & (gmem_ARREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            if (((1'b1 == ap_CS_fsm_state28) & (1'b0 == ap_block_state28_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            if (((grp_Radix2wECC_Pipeline_VITIS_LOOP_39_3_fu_525_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state30))) begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end
        end
        ap_ST_fsm_state31 : begin
            if (((1'b1 == ap_CS_fsm_state31) & (icmp_ln1064_reg_1433 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state41;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end
        end
        ap_ST_fsm_state32 : begin
            if (((1'b1 == ap_CS_fsm_state32) & (1'b0 == ap_block_state32_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end
        end
        ap_ST_fsm_state33 : begin
            if (((grp_bf_mult_1_fu_541_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state33))) begin
                ap_NS_fsm = ap_ST_fsm_state34;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end
        end
        ap_ST_fsm_state34 : begin
            if (((grp_Radix2wECC_Pipeline_VITIS_LOOP_33_110_fu_548_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state34))) begin
                ap_NS_fsm = ap_ST_fsm_state35;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state34;
            end
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            if (((grp_bf_mult_2_fu_536_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state36))) begin
                ap_NS_fsm = ap_ST_fsm_state37;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state36;
            end
        end
        ap_ST_fsm_state37 : begin
            if (((grp_Radix2wECC_Pipeline_VITIS_LOOP_33_111_fu_556_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state37))) begin
                ap_NS_fsm = ap_ST_fsm_state38;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state37;
            end
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            if (((grp_bf_mult_1_fu_541_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state39))) begin
                ap_NS_fsm = ap_ST_fsm_state40;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state39;
            end
        end
        ap_ST_fsm_state40 : begin
            if (((grp_Radix2wECC_Pipeline_VITIS_LOOP_33_112_fu_564_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state40))) begin
                ap_NS_fsm = ap_ST_fsm_state41;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state40;
            end
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            if (((1'b1 == ap_CS_fsm_state42) & (icmp_ln115_fu_843_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state46;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state43;
            end
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            if (((grp_point_add_fu_572_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state45))) begin
                ap_NS_fsm = ap_ST_fsm_state42;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state45;
            end
        end
        ap_ST_fsm_state46 : begin
            if (((1'b1 == ap_CS_fsm_state46) & (icmp_ln53_fu_904_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state72;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state47;
            end
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            if (((grp_Radix2wECC_Pipeline_VITIS_LOOP_56_6_fu_592_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state48))) begin
                ap_NS_fsm = ap_ST_fsm_state49;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state48;
            end
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            if (((1'b1 == ap_CS_fsm_state50) & (icmp_ln87_fu_1121_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state52;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state51;
            end
        end
        ap_ST_fsm_state51 : begin
            if (((grp_Radix2wECC_Pipeline_VITIS_LOOP_92_1_fu_600_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state51))) begin
                ap_NS_fsm = ap_ST_fsm_state52;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state51;
            end
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state53 : begin
            if (((1'b1 == ap_CS_fsm_state53) & (icmp_ln1064_1_reg_1634 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state63;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state54;
            end
        end
        ap_ST_fsm_state54 : begin
            if (((1'b1 == ap_CS_fsm_state54) & (1'b0 == ap_block_state54_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state55;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state54;
            end
        end
        ap_ST_fsm_state55 : begin
            if (((grp_bf_mult_1_fu_541_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state55))) begin
                ap_NS_fsm = ap_ST_fsm_state56;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state55;
            end
        end
        ap_ST_fsm_state56 : begin
            if (((grp_Radix2wECC_Pipeline_VITIS_LOOP_33_113_fu_607_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state56))) begin
                ap_NS_fsm = ap_ST_fsm_state57;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state56;
            end
        end
        ap_ST_fsm_state57 : begin
            ap_NS_fsm = ap_ST_fsm_state58;
        end
        ap_ST_fsm_state58 : begin
            if (((grp_bf_mult_2_fu_536_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state58))) begin
                ap_NS_fsm = ap_ST_fsm_state59;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state58;
            end
        end
        ap_ST_fsm_state59 : begin
            if (((grp_Radix2wECC_Pipeline_VITIS_LOOP_33_114_fu_615_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state59))) begin
                ap_NS_fsm = ap_ST_fsm_state60;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state59;
            end
        end
        ap_ST_fsm_state60 : begin
            ap_NS_fsm = ap_ST_fsm_state61;
        end
        ap_ST_fsm_state61 : begin
            if (((grp_bf_mult_1_fu_541_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state61))) begin
                ap_NS_fsm = ap_ST_fsm_state62;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state61;
            end
        end
        ap_ST_fsm_state62 : begin
            if (((grp_Radix2wECC_Pipeline_VITIS_LOOP_33_115_fu_623_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state62))) begin
                ap_NS_fsm = ap_ST_fsm_state63;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state62;
            end
        end
        ap_ST_fsm_state63 : begin
            if (((1'b1 == ap_CS_fsm_state63) & (1'd0 == and_ln63_fu_1196_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state71;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state64;
            end
        end
        ap_ST_fsm_state64 : begin
            if (((1'b1 == ap_CS_fsm_state64) & (p_Result_s_reg_1596 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state68;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state65;
            end
        end
        ap_ST_fsm_state65 : begin
            ap_NS_fsm = ap_ST_fsm_state66;
        end
        ap_ST_fsm_state66 : begin
            ap_NS_fsm = ap_ST_fsm_state67;
        end
        ap_ST_fsm_state67 : begin
            if (((grp_point_add_fu_572_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state67))) begin
                ap_NS_fsm = ap_ST_fsm_state71;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state67;
            end
        end
        ap_ST_fsm_state68 : begin
            ap_NS_fsm = ap_ST_fsm_state69;
        end
        ap_ST_fsm_state69 : begin
            if (((grp_Radix2wECC_Pipeline_VITIS_LOOP_33_116_fu_631_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state69))) begin
                ap_NS_fsm = ap_ST_fsm_state70;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state69;
            end
        end
        ap_ST_fsm_state70 : begin
            ap_NS_fsm = ap_ST_fsm_state71;
        end
        ap_ST_fsm_state71 : begin
            if (((1'b1 == ap_CS_fsm_state71) & (1'b0 == ap_block_state71_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state46;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state71;
            end
        end
        ap_ST_fsm_state72 : begin
            if ((~((grp_Radix2wECC_Pipeline_VITIS_LOOP_77_7_fu_584_ap_done == 1'b0) | (gmem_AWREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state72))) begin
                ap_NS_fsm = ap_ST_fsm_state73;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state72;
            end
        end
        ap_ST_fsm_state73 : begin
            ap_NS_fsm = ap_ST_fsm_state74;
        end
        ap_ST_fsm_state74 : begin
            if (((grp_Radix2wECC_Pipeline_17_fu_641_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state74))) begin
                ap_NS_fsm = ap_ST_fsm_state75;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state74;
            end
        end
        ap_ST_fsm_state75 : begin
            if (((1'b1 == ap_CS_fsm_state75) & (gmem_AWREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state76;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state75;
            end
        end
        ap_ST_fsm_state76 : begin
            ap_NS_fsm = ap_ST_fsm_state77;
        end
        ap_ST_fsm_state77 : begin
            ap_NS_fsm = ap_ST_fsm_state78;
        end
        ap_ST_fsm_state78 : begin
            ap_NS_fsm = ap_ST_fsm_state79;
        end
        ap_ST_fsm_state79 : begin
            if (((1'b1 == ap_CS_fsm_state79) & (gmem_BVALID == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state80;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state79;
            end
        end
        ap_ST_fsm_state80 : begin
            ap_NS_fsm = ap_ST_fsm_state81;
        end
        ap_ST_fsm_state81 : begin
            if (((grp_Radix2wECC_Pipeline_18_fu_649_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state81))) begin
                ap_NS_fsm = ap_ST_fsm_state82;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state81;
            end
        end
        ap_ST_fsm_state82 : begin
            ap_NS_fsm = ap_ST_fsm_state83;
        end
        ap_ST_fsm_state83 : begin
            ap_NS_fsm = ap_ST_fsm_state84;
        end
        ap_ST_fsm_state84 : begin
            ap_NS_fsm = ap_ST_fsm_state85;
        end
        ap_ST_fsm_state85 : begin
            ap_NS_fsm = ap_ST_fsm_state86;
        end
        ap_ST_fsm_state86 : begin
            if (((1'b1 == ap_CS_fsm_state86) & (gmem_BVALID == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state86;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Q_fu_1114_p2 = (zext_ln819_fu_1099_p1 - zext_ln86_6_fu_1110_p1);

assign abscond_fu_1139_p2 = (($signed(grp_Radix2wECC_Pipeline_VITIS_LOOP_92_1_fu_600_Q_1_out) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign add_ln115_fu_865_p2 = (i_23_fu_262 + 4'd1);

assign add_ln116_fu_853_p2 = ($signed(trunc_ln115_fu_849_p1) + $signed(3'd7));

assign add_ln53_1_fu_919_p2 = ($signed(i_24_fu_278) + $signed(7'd127));

assign add_ln53_fu_910_p2 = (indvar_flatten_fu_282 + 8'd1);

assign add_ln66_1_fu_1208_p2 = ($signed(trunc_ln52_reg_1638) + $signed(4'd15));

assign add_ln66_fu_1202_p2 = ($signed(m_1_reg_417) + $signed(32'd4294967295));

assign add_ln86_1_fu_1083_p2 = (zext_ln86_4_fu_1080_p1 + zext_ln86_2_fu_1065_p1);

assign add_ln86_2_fu_1093_p2 = (zext_ln86_5_fu_1089_p1 + zext_ln86_3_fu_1076_p1);

assign add_ln86_fu_1033_p2 = (zext_ln86_1_fu_1011_p1 + zext_ln86_fu_999_p1);

assign and_ln63_fu_1196_p2 = (icmp_ln63_fu_1191_p2 & icmp_ln63_1_fu_1185_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_state44 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_state46 = ap_CS_fsm[32'd45];

assign ap_CS_fsm_state47 = ap_CS_fsm[32'd46];

assign ap_CS_fsm_state48 = ap_CS_fsm[32'd47];

assign ap_CS_fsm_state49 = ap_CS_fsm[32'd48];

assign ap_CS_fsm_state50 = ap_CS_fsm[32'd49];

assign ap_CS_fsm_state51 = ap_CS_fsm[32'd50];

assign ap_CS_fsm_state52 = ap_CS_fsm[32'd51];

assign ap_CS_fsm_state53 = ap_CS_fsm[32'd52];

assign ap_CS_fsm_state54 = ap_CS_fsm[32'd53];

assign ap_CS_fsm_state55 = ap_CS_fsm[32'd54];

assign ap_CS_fsm_state56 = ap_CS_fsm[32'd55];

assign ap_CS_fsm_state57 = ap_CS_fsm[32'd56];

assign ap_CS_fsm_state58 = ap_CS_fsm[32'd57];

assign ap_CS_fsm_state59 = ap_CS_fsm[32'd58];

assign ap_CS_fsm_state60 = ap_CS_fsm[32'd59];

assign ap_CS_fsm_state61 = ap_CS_fsm[32'd60];

assign ap_CS_fsm_state62 = ap_CS_fsm[32'd61];

assign ap_CS_fsm_state63 = ap_CS_fsm[32'd62];

assign ap_CS_fsm_state64 = ap_CS_fsm[32'd63];

assign ap_CS_fsm_state65 = ap_CS_fsm[32'd64];

assign ap_CS_fsm_state66 = ap_CS_fsm[32'd65];

assign ap_CS_fsm_state67 = ap_CS_fsm[32'd66];

assign ap_CS_fsm_state68 = ap_CS_fsm[32'd67];

assign ap_CS_fsm_state69 = ap_CS_fsm[32'd68];

assign ap_CS_fsm_state70 = ap_CS_fsm[32'd69];

assign ap_CS_fsm_state71 = ap_CS_fsm[32'd70];

assign ap_CS_fsm_state72 = ap_CS_fsm[32'd71];

assign ap_CS_fsm_state73 = ap_CS_fsm[32'd72];

assign ap_CS_fsm_state74 = ap_CS_fsm[32'd73];

assign ap_CS_fsm_state75 = ap_CS_fsm[32'd74];

assign ap_CS_fsm_state79 = ap_CS_fsm[32'd78];

assign ap_CS_fsm_state80 = ap_CS_fsm[32'd79];

assign ap_CS_fsm_state81 = ap_CS_fsm[32'd80];

assign ap_CS_fsm_state86 = ap_CS_fsm[32'd85];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state19_on_subcall_done = ((grp_Radix2wECC_Pipeline_VITIS_LOOP_33_1_fu_505_ap_done == 1'b0) | (grp_Radix2wECC_Pipeline_2_fu_497_ap_done == 1'b0));
end

always @ (*) begin
    ap_block_state28_on_subcall_done = ((grp_Radix2wECC_Pipeline_VITIS_LOOP_36_2_fu_519_ap_done == 1'b0) | (grp_Radix2wECC_Pipeline_3_fu_511_ap_done == 1'b0));
end

always @ (*) begin
    ap_block_state32_on_subcall_done = ((grp_bf_mult_2_fu_536_ap_done == 1'b0) | (grp_bf_inv_fu_531_ap_done == 1'b0));
end

always @ (*) begin
    ap_block_state54_on_subcall_done = ((grp_bf_mult_2_fu_536_ap_done == 1'b0) | (grp_bf_inv_fu_531_ap_done == 1'b0));
end

always @ (*) begin
    ap_block_state71_on_subcall_done = ((grp_point_add_fu_572_ap_done == 1'b0) & (ap_predicate_op356_call_state71 == 1'b1));
end

assign ap_local_block = 1'b0;

assign ap_local_deadlock = 1'd0;

always @ (*) begin
    ap_predicate_op356_call_state71 = ((p_Result_s_reg_1596 == 1'd1) & (1'd1 == and_ln63_reg_1666));
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign b_V_2_fu_775_p1 = grp_Radix2wECC_Pipeline_VITIS_LOOP_36_2_fu_519_b_V_out[165:0];

assign c_V_3_fu_800_p1 = grp_Radix2wECC_Pipeline_VITIS_LOOP_39_3_fu_525_c_V_out[165:0];

assign empty_132_fu_822_p1 = grp_Radix2wECC_Pipeline_VITIS_LOOP_33_111_fu_556_p_Val2_20_out[162:0];

assign empty_134_fu_1176_p1 = grp_Radix2wECC_Pipeline_VITIS_LOOP_33_114_fu_615_p_Val2_31_out[162:0];

assign empty_136_fu_995_p1 = grp_Radix2wECC_Pipeline_VITIS_LOOP_56_6_fu_592_slice_V_1_out[0:0];

assign grp_Radix2wECC_Pipeline_17_fu_641_ap_start = grp_Radix2wECC_Pipeline_17_fu_641_ap_start_reg;

assign grp_Radix2wECC_Pipeline_18_fu_649_ap_start = grp_Radix2wECC_Pipeline_18_fu_649_ap_start_reg;

assign grp_Radix2wECC_Pipeline_1_fu_489_ap_start = grp_Radix2wECC_Pipeline_1_fu_489_ap_start_reg;

assign grp_Radix2wECC_Pipeline_2_fu_497_ap_start = grp_Radix2wECC_Pipeline_2_fu_497_ap_start_reg;

assign grp_Radix2wECC_Pipeline_3_fu_511_ap_start = grp_Radix2wECC_Pipeline_3_fu_511_ap_start_reg;

assign grp_Radix2wECC_Pipeline_VITIS_LOOP_33_110_fu_548_ap_start = grp_Radix2wECC_Pipeline_VITIS_LOOP_33_110_fu_548_ap_start_reg;

assign grp_Radix2wECC_Pipeline_VITIS_LOOP_33_111_fu_556_ap_start = grp_Radix2wECC_Pipeline_VITIS_LOOP_33_111_fu_556_ap_start_reg;

assign grp_Radix2wECC_Pipeline_VITIS_LOOP_33_112_fu_564_ap_start = grp_Radix2wECC_Pipeline_VITIS_LOOP_33_112_fu_564_ap_start_reg;

assign grp_Radix2wECC_Pipeline_VITIS_LOOP_33_113_fu_607_ap_start = grp_Radix2wECC_Pipeline_VITIS_LOOP_33_113_fu_607_ap_start_reg;

assign grp_Radix2wECC_Pipeline_VITIS_LOOP_33_114_fu_615_ap_start = grp_Radix2wECC_Pipeline_VITIS_LOOP_33_114_fu_615_ap_start_reg;

assign grp_Radix2wECC_Pipeline_VITIS_LOOP_33_115_fu_623_ap_start = grp_Radix2wECC_Pipeline_VITIS_LOOP_33_115_fu_623_ap_start_reg;

assign grp_Radix2wECC_Pipeline_VITIS_LOOP_33_116_fu_631_ap_start = grp_Radix2wECC_Pipeline_VITIS_LOOP_33_116_fu_631_ap_start_reg;

assign grp_Radix2wECC_Pipeline_VITIS_LOOP_33_1_fu_505_ap_start = grp_Radix2wECC_Pipeline_VITIS_LOOP_33_1_fu_505_ap_start_reg;

assign grp_Radix2wECC_Pipeline_VITIS_LOOP_36_2_fu_519_ap_start = grp_Radix2wECC_Pipeline_VITIS_LOOP_36_2_fu_519_ap_start_reg;

assign grp_Radix2wECC_Pipeline_VITIS_LOOP_39_3_fu_525_ap_start = grp_Radix2wECC_Pipeline_VITIS_LOOP_39_3_fu_525_ap_start_reg;

assign grp_Radix2wECC_Pipeline_VITIS_LOOP_56_6_fu_592_ap_start = grp_Radix2wECC_Pipeline_VITIS_LOOP_56_6_fu_592_ap_start_reg;

assign grp_Radix2wECC_Pipeline_VITIS_LOOP_77_7_fu_584_ap_start = grp_Radix2wECC_Pipeline_VITIS_LOOP_77_7_fu_584_ap_start_reg;

assign grp_Radix2wECC_Pipeline_VITIS_LOOP_92_1_fu_600_ap_start = grp_Radix2wECC_Pipeline_VITIS_LOOP_92_1_fu_600_ap_start_reg;

assign grp_bf_inv_fu_531_ap_start = grp_bf_inv_fu_531_ap_start_reg;

assign grp_bf_mult_1_fu_541_ap_start = grp_bf_mult_1_fu_541_ap_start_reg;

assign grp_bf_mult_2_fu_536_ap_start = grp_bf_mult_2_fu_536_ap_start_reg;

assign grp_point_add_fu_572_ap_start = grp_point_add_fu_572_ap_start_reg;

assign icmp_ln1064_1_fu_1153_p2 = ((R_x_V_1_fu_270 == 166'd0) ? 1'b1 : 1'b0);

assign icmp_ln1064_fu_780_p2 = ((b_V_2_fu_775_p1 == 166'd0) ? 1'b1 : 1'b0);

assign icmp_ln115_fu_843_p2 = ((i_23_fu_262 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln53_fu_904_p2 = ((indvar_flatten_fu_282 == 8'd165) ? 1'b1 : 1'b0);

assign icmp_ln63_1_fu_1185_p2 = ((m_1_reg_417 != 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln63_fu_1191_p2 = ((sext_ln54_reg_1605 == n_reg_429) ? 1'b1 : 1'b0);

assign icmp_ln87_fu_1121_p2 = ((add_ln86_2_fu_1093_p2 == shl_ln86_1_fu_1103_p3) ? 1'b1 : 1'b0);

assign k_2_fu_1282_p2 = ($signed(select_ln53_reg_1560) + $signed(4'd15));

assign lambda_V_5_fu_813_p2 = (grp_Radix2wECC_Pipeline_VITIS_LOOP_33_110_fu_548_p_Val2_out ^ 166'd1);

assign lambda_V_9_fu_1167_p2 = (grp_Radix2wECC_Pipeline_VITIS_LOOP_33_113_fu_607_p_Val2_29_out ^ 166'd1);

assign m_fu_1145_p3 = ((abscond_fu_1139_p2[0:0] == 1'b1) ? grp_Radix2wECC_Pipeline_VITIS_LOOP_92_1_fu_600_Q_1_out : neg_fu_1133_p2);

assign neg_fu_1133_p2 = (32'd0 - grp_Radix2wECC_Pipeline_VITIS_LOOP_92_1_fu_600_Q_1_out);

assign p_Result_42_fu_929_p5 = {{grp_Radix2wECC_Pipeline_VITIS_LOOP_36_2_fu_519_b_V_out[191:163]}, {trunc_ln674_fu_925_p1}};

assign p_Result_43_fu_941_p5 = {{grp_Radix2wECC_Pipeline_VITIS_LOOP_39_3_fu_525_c_V_out[191:163]}, {R_y_V_4_1_fu_274}};

assign p_shl_mid2_fu_983_p3 = {{trunc_ln53_fu_978_p1}, {2'd0}};

assign scalar_V_fu_792_p3 = {{a_V_loc_fu_246}, {1'd0}};

assign select_ln53_1_fu_972_p3 = ((tmp_fu_956_p3[0:0] == 1'b1) ? add_ln53_1_reg_1545 : i_24_fu_278);

assign select_ln53_fu_964_p3 = ((tmp_fu_956_p3[0:0] == 1'b1) ? 4'd4 : k_1_fu_266);

assign select_ln66_fu_1252_p3 = ((tmp_17_fu_1213_p3[0:0] == 1'b1) ? sub_ln66_1_fu_1236_p2 : trunc_ln66_3_fu_1242_p4);

assign sext_ln27_fu_742_p1 = $signed(trunc_ln_reg_1388);

assign sext_ln28_fu_752_p1 = $signed(trunc_ln5_reg_1394);

assign sext_ln29_fu_762_p1 = $signed(trunc_ln6_reg_1401);

assign sext_ln54_fu_1055_p1 = select_ln53_reg_1560;

assign shl_ln86_1_fu_1103_p3 = {{tmp_16_reg_1600}, {4'd0}};

assign shl_ln86_2_fu_1058_p3 = {{tmp_14_reg_1581}, {1'd0}};

assign sub_ln66_1_fu_1236_p2 = (3'd0 - trunc_ln66_2_fu_1226_p4);

assign sub_ln66_fu_1221_p2 = (4'd1 - trunc_ln52_reg_1638);

assign tmp3_fu_1069_p3 = {{tmp_s_reg_1586}, {2'd0}};

assign tmp_13_fu_1003_p3 = grp_Radix2wECC_Pipeline_VITIS_LOOP_56_6_fu_592_slice_V_1_out[32'd1];

assign tmp_17_fu_1213_p3 = add_ln66_fu_1202_p2[32'd31];

assign tmp_fu_956_p3 = k_1_fu_266[32'd3];

assign trunc_ln104_fu_805_p1 = grp_Radix2wECC_Pipeline_VITIS_LOOP_39_3_fu_525_c_V_out[162:0];

assign trunc_ln115_fu_849_p1 = i_23_fu_262[2:0];

assign trunc_ln52_fu_1159_p1 = m_1_reg_417[3:0];

assign trunc_ln53_fu_978_p1 = select_ln53_1_fu_972_p3[5:0];

assign trunc_ln66_2_fu_1226_p4 = {{sub_ln66_fu_1221_p2[3:1]}};

assign trunc_ln66_3_fu_1242_p4 = {{add_ln66_1_fu_1208_p2[3:1]}};

assign trunc_ln674_fu_925_p1 = R_x_V_1_fu_270[162:0];

assign trunc_ln92_fu_1278_p1 = ap_phi_mux_R_y_V_4_4_in_phi_fu_468_p6[162:0];

assign zext_ln115_fu_839_p1 = i_23_fu_262;

assign zext_ln116_fu_859_p1 = add_ln116_fu_853_p2;

assign zext_ln66_fu_1260_p1 = select_ln66_reg_1670;

assign zext_ln819_fu_1099_p1 = add_ln86_2_fu_1093_p2;

assign zext_ln86_1_fu_1011_p1 = tmp_13_fu_1003_p3;

assign zext_ln86_2_fu_1065_p1 = shl_ln86_2_fu_1058_p3;

assign zext_ln86_3_fu_1076_p1 = tmp3_fu_1069_p3;

assign zext_ln86_4_fu_1080_p1 = add_ln86_reg_1591;

assign zext_ln86_5_fu_1089_p1 = add_ln86_1_fu_1083_p2;

assign zext_ln86_6_fu_1110_p1 = shl_ln86_1_fu_1103_p3;

assign zext_ln86_fu_999_p1 = empty_136_fu_995_p1;

always @ (posedge ap_clk) begin
    scalar_V_reg_1440[0] <= 1'b0;
    zext_ln115_reg_1474[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    p_shl_mid2_reg_1576[1:0] <= 2'b00;
end

endmodule //Radix2wECC
