Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue May 26 01:17:44 2020
| Host         : Ping running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 5 register/latch pins with no clock driven by root clock pin: keyboard/ps2_rx_unit/d_reg_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: keyboard/ps2_rx_unit/d_reg_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: keyboard/ps2_rx_unit/d_reg_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: keyboard/ps2_rx_unit/d_reg_reg[4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: keyboard/ps2_rx_unit/d_reg_reg[5]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: keyboard/ps2_rx_unit/d_reg_reg[6]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: keyboard/ps2_rx_unit/d_reg_reg[7]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: keyboard/ps2_rx_unit/d_reg_reg[8]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 5 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.237      -17.883                     96                 1040        0.151        0.000                      0                 1040        4.500        0.000                       0                   134  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -0.237      -17.883                     96                 1040        0.151        0.000                      0                 1040        4.500        0.000                       0                   134  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           96  Failing Endpoints,  Worst Slack       -0.237ns,  Total Violation      -17.883ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.237ns  (required time - arrival time)
  Source:                 display/V_SCAN_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MembersDisplay/address_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.854ns  (logic 5.181ns (58.518%)  route 3.673ns (41.482%))
  Logic Levels:           5  (DSP48E1=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 14.880 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.566     5.087    display/CLK_IBUF_BUFG
    SLICE_X52Y36         FDRE                                         r  display/V_SCAN_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y36         FDRE (Prop_fdre_C_Q)         0.478     5.565 f  display/V_SCAN_reg[3]/Q
                         net (fo=25, routed)          0.826     6.391    display/V_SCAN[3]
    SLICE_X51Y36         LUT6 (Prop_lut6_I2_O)        0.295     6.686 f  display/address1_i_21/O
                         net (fo=20, routed)          0.326     7.012    display/address1_i_21_n_0
    SLICE_X53Y36         LUT3 (Prop_lut3_I1_O)        0.124     7.136 r  display/address1_i_20/O
                         net (fo=21, routed)          0.481     7.618    display/address1_i_20_n_0
    SLICE_X55Y36         LUT5 (Prop_lut5_I0_O)        0.124     7.742 r  display/address1_i_16/O
                         net (fo=17, routed)          1.042     8.784    display/address1_i_16_n_0
    SLICE_X54Y27         LUT6 (Prop_lut6_I3_O)        0.124     8.908 r  display/address1_i_1__1/O
                         net (fo=9, routed)           0.995     9.903    MembersDisplay/A[10]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[0])
                                                      4.036    13.939 r  MembersDisplay/address1/PCOUT[0]
                         net (fo=1, routed)           0.002    13.941    MembersDisplay/address1_n_153
    DSP48_X1Y15          DSP48E1                                      r  MembersDisplay/address_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.539    14.880    MembersDisplay/CLK_IBUF_BUFG
    DSP48_X1Y15          DSP48E1                                      r  MembersDisplay/address_reg/CLK
                         clock pessimism              0.260    15.140    
                         clock uncertainty           -0.035    15.104    
    DSP48_X1Y15          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400    13.704    MembersDisplay/address_reg
  -------------------------------------------------------------------
                         required time                         13.704    
                         arrival time                         -13.941    
  -------------------------------------------------------------------
                         slack                                 -0.237    

Slack (VIOLATED) :        -0.237ns  (required time - arrival time)
  Source:                 display/V_SCAN_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MembersDisplay/address_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.854ns  (logic 5.181ns (58.518%)  route 3.673ns (41.482%))
  Logic Levels:           5  (DSP48E1=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 14.880 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.566     5.087    display/CLK_IBUF_BUFG
    SLICE_X52Y36         FDRE                                         r  display/V_SCAN_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y36         FDRE (Prop_fdre_C_Q)         0.478     5.565 f  display/V_SCAN_reg[3]/Q
                         net (fo=25, routed)          0.826     6.391    display/V_SCAN[3]
    SLICE_X51Y36         LUT6 (Prop_lut6_I2_O)        0.295     6.686 f  display/address1_i_21/O
                         net (fo=20, routed)          0.326     7.012    display/address1_i_21_n_0
    SLICE_X53Y36         LUT3 (Prop_lut3_I1_O)        0.124     7.136 r  display/address1_i_20/O
                         net (fo=21, routed)          0.481     7.618    display/address1_i_20_n_0
    SLICE_X55Y36         LUT5 (Prop_lut5_I0_O)        0.124     7.742 r  display/address1_i_16/O
                         net (fo=17, routed)          1.042     8.784    display/address1_i_16_n_0
    SLICE_X54Y27         LUT6 (Prop_lut6_I3_O)        0.124     8.908 r  display/address1_i_1__1/O
                         net (fo=9, routed)           0.995     9.903    MembersDisplay/A[10]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[10])
                                                      4.036    13.939 r  MembersDisplay/address1/PCOUT[10]
                         net (fo=1, routed)           0.002    13.941    MembersDisplay/address1_n_143
    DSP48_X1Y15          DSP48E1                                      r  MembersDisplay/address_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.539    14.880    MembersDisplay/CLK_IBUF_BUFG
    DSP48_X1Y15          DSP48E1                                      r  MembersDisplay/address_reg/CLK
                         clock pessimism              0.260    15.140    
                         clock uncertainty           -0.035    15.104    
    DSP48_X1Y15          DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400    13.704    MembersDisplay/address_reg
  -------------------------------------------------------------------
                         required time                         13.704    
                         arrival time                         -13.941    
  -------------------------------------------------------------------
                         slack                                 -0.237    

Slack (VIOLATED) :        -0.237ns  (required time - arrival time)
  Source:                 display/V_SCAN_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MembersDisplay/address_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.854ns  (logic 5.181ns (58.518%)  route 3.673ns (41.482%))
  Logic Levels:           5  (DSP48E1=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 14.880 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.566     5.087    display/CLK_IBUF_BUFG
    SLICE_X52Y36         FDRE                                         r  display/V_SCAN_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y36         FDRE (Prop_fdre_C_Q)         0.478     5.565 f  display/V_SCAN_reg[3]/Q
                         net (fo=25, routed)          0.826     6.391    display/V_SCAN[3]
    SLICE_X51Y36         LUT6 (Prop_lut6_I2_O)        0.295     6.686 f  display/address1_i_21/O
                         net (fo=20, routed)          0.326     7.012    display/address1_i_21_n_0
    SLICE_X53Y36         LUT3 (Prop_lut3_I1_O)        0.124     7.136 r  display/address1_i_20/O
                         net (fo=21, routed)          0.481     7.618    display/address1_i_20_n_0
    SLICE_X55Y36         LUT5 (Prop_lut5_I0_O)        0.124     7.742 r  display/address1_i_16/O
                         net (fo=17, routed)          1.042     8.784    display/address1_i_16_n_0
    SLICE_X54Y27         LUT6 (Prop_lut6_I3_O)        0.124     8.908 r  display/address1_i_1__1/O
                         net (fo=9, routed)           0.995     9.903    MembersDisplay/A[10]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[11])
                                                      4.036    13.939 r  MembersDisplay/address1/PCOUT[11]
                         net (fo=1, routed)           0.002    13.941    MembersDisplay/address1_n_142
    DSP48_X1Y15          DSP48E1                                      r  MembersDisplay/address_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.539    14.880    MembersDisplay/CLK_IBUF_BUFG
    DSP48_X1Y15          DSP48E1                                      r  MembersDisplay/address_reg/CLK
                         clock pessimism              0.260    15.140    
                         clock uncertainty           -0.035    15.104    
    DSP48_X1Y15          DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400    13.704    MembersDisplay/address_reg
  -------------------------------------------------------------------
                         required time                         13.704    
                         arrival time                         -13.941    
  -------------------------------------------------------------------
                         slack                                 -0.237    

Slack (VIOLATED) :        -0.237ns  (required time - arrival time)
  Source:                 display/V_SCAN_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MembersDisplay/address_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.854ns  (logic 5.181ns (58.518%)  route 3.673ns (41.482%))
  Logic Levels:           5  (DSP48E1=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 14.880 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.566     5.087    display/CLK_IBUF_BUFG
    SLICE_X52Y36         FDRE                                         r  display/V_SCAN_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y36         FDRE (Prop_fdre_C_Q)         0.478     5.565 f  display/V_SCAN_reg[3]/Q
                         net (fo=25, routed)          0.826     6.391    display/V_SCAN[3]
    SLICE_X51Y36         LUT6 (Prop_lut6_I2_O)        0.295     6.686 f  display/address1_i_21/O
                         net (fo=20, routed)          0.326     7.012    display/address1_i_21_n_0
    SLICE_X53Y36         LUT3 (Prop_lut3_I1_O)        0.124     7.136 r  display/address1_i_20/O
                         net (fo=21, routed)          0.481     7.618    display/address1_i_20_n_0
    SLICE_X55Y36         LUT5 (Prop_lut5_I0_O)        0.124     7.742 r  display/address1_i_16/O
                         net (fo=17, routed)          1.042     8.784    display/address1_i_16_n_0
    SLICE_X54Y27         LUT6 (Prop_lut6_I3_O)        0.124     8.908 r  display/address1_i_1__1/O
                         net (fo=9, routed)           0.995     9.903    MembersDisplay/A[10]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[12])
                                                      4.036    13.939 r  MembersDisplay/address1/PCOUT[12]
                         net (fo=1, routed)           0.002    13.941    MembersDisplay/address1_n_141
    DSP48_X1Y15          DSP48E1                                      r  MembersDisplay/address_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.539    14.880    MembersDisplay/CLK_IBUF_BUFG
    DSP48_X1Y15          DSP48E1                                      r  MembersDisplay/address_reg/CLK
                         clock pessimism              0.260    15.140    
                         clock uncertainty           -0.035    15.104    
    DSP48_X1Y15          DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400    13.704    MembersDisplay/address_reg
  -------------------------------------------------------------------
                         required time                         13.704    
                         arrival time                         -13.941    
  -------------------------------------------------------------------
                         slack                                 -0.237    

Slack (VIOLATED) :        -0.237ns  (required time - arrival time)
  Source:                 display/V_SCAN_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MembersDisplay/address_reg/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.854ns  (logic 5.181ns (58.518%)  route 3.673ns (41.482%))
  Logic Levels:           5  (DSP48E1=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 14.880 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.566     5.087    display/CLK_IBUF_BUFG
    SLICE_X52Y36         FDRE                                         r  display/V_SCAN_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y36         FDRE (Prop_fdre_C_Q)         0.478     5.565 f  display/V_SCAN_reg[3]/Q
                         net (fo=25, routed)          0.826     6.391    display/V_SCAN[3]
    SLICE_X51Y36         LUT6 (Prop_lut6_I2_O)        0.295     6.686 f  display/address1_i_21/O
                         net (fo=20, routed)          0.326     7.012    display/address1_i_21_n_0
    SLICE_X53Y36         LUT3 (Prop_lut3_I1_O)        0.124     7.136 r  display/address1_i_20/O
                         net (fo=21, routed)          0.481     7.618    display/address1_i_20_n_0
    SLICE_X55Y36         LUT5 (Prop_lut5_I0_O)        0.124     7.742 r  display/address1_i_16/O
                         net (fo=17, routed)          1.042     8.784    display/address1_i_16_n_0
    SLICE_X54Y27         LUT6 (Prop_lut6_I3_O)        0.124     8.908 r  display/address1_i_1__1/O
                         net (fo=9, routed)           0.995     9.903    MembersDisplay/A[10]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[13])
                                                      4.036    13.939 r  MembersDisplay/address1/PCOUT[13]
                         net (fo=1, routed)           0.002    13.941    MembersDisplay/address1_n_140
    DSP48_X1Y15          DSP48E1                                      r  MembersDisplay/address_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.539    14.880    MembersDisplay/CLK_IBUF_BUFG
    DSP48_X1Y15          DSP48E1                                      r  MembersDisplay/address_reg/CLK
                         clock pessimism              0.260    15.140    
                         clock uncertainty           -0.035    15.104    
    DSP48_X1Y15          DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400    13.704    MembersDisplay/address_reg
  -------------------------------------------------------------------
                         required time                         13.704    
                         arrival time                         -13.941    
  -------------------------------------------------------------------
                         slack                                 -0.237    

Slack (VIOLATED) :        -0.237ns  (required time - arrival time)
  Source:                 display/V_SCAN_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MembersDisplay/address_reg/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.854ns  (logic 5.181ns (58.518%)  route 3.673ns (41.482%))
  Logic Levels:           5  (DSP48E1=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 14.880 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.566     5.087    display/CLK_IBUF_BUFG
    SLICE_X52Y36         FDRE                                         r  display/V_SCAN_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y36         FDRE (Prop_fdre_C_Q)         0.478     5.565 f  display/V_SCAN_reg[3]/Q
                         net (fo=25, routed)          0.826     6.391    display/V_SCAN[3]
    SLICE_X51Y36         LUT6 (Prop_lut6_I2_O)        0.295     6.686 f  display/address1_i_21/O
                         net (fo=20, routed)          0.326     7.012    display/address1_i_21_n_0
    SLICE_X53Y36         LUT3 (Prop_lut3_I1_O)        0.124     7.136 r  display/address1_i_20/O
                         net (fo=21, routed)          0.481     7.618    display/address1_i_20_n_0
    SLICE_X55Y36         LUT5 (Prop_lut5_I0_O)        0.124     7.742 r  display/address1_i_16/O
                         net (fo=17, routed)          1.042     8.784    display/address1_i_16_n_0
    SLICE_X54Y27         LUT6 (Prop_lut6_I3_O)        0.124     8.908 r  display/address1_i_1__1/O
                         net (fo=9, routed)           0.995     9.903    MembersDisplay/A[10]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[14])
                                                      4.036    13.939 r  MembersDisplay/address1/PCOUT[14]
                         net (fo=1, routed)           0.002    13.941    MembersDisplay/address1_n_139
    DSP48_X1Y15          DSP48E1                                      r  MembersDisplay/address_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.539    14.880    MembersDisplay/CLK_IBUF_BUFG
    DSP48_X1Y15          DSP48E1                                      r  MembersDisplay/address_reg/CLK
                         clock pessimism              0.260    15.140    
                         clock uncertainty           -0.035    15.104    
    DSP48_X1Y15          DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400    13.704    MembersDisplay/address_reg
  -------------------------------------------------------------------
                         required time                         13.704    
                         arrival time                         -13.941    
  -------------------------------------------------------------------
                         slack                                 -0.237    

Slack (VIOLATED) :        -0.237ns  (required time - arrival time)
  Source:                 display/V_SCAN_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MembersDisplay/address_reg/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.854ns  (logic 5.181ns (58.518%)  route 3.673ns (41.482%))
  Logic Levels:           5  (DSP48E1=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 14.880 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.566     5.087    display/CLK_IBUF_BUFG
    SLICE_X52Y36         FDRE                                         r  display/V_SCAN_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y36         FDRE (Prop_fdre_C_Q)         0.478     5.565 f  display/V_SCAN_reg[3]/Q
                         net (fo=25, routed)          0.826     6.391    display/V_SCAN[3]
    SLICE_X51Y36         LUT6 (Prop_lut6_I2_O)        0.295     6.686 f  display/address1_i_21/O
                         net (fo=20, routed)          0.326     7.012    display/address1_i_21_n_0
    SLICE_X53Y36         LUT3 (Prop_lut3_I1_O)        0.124     7.136 r  display/address1_i_20/O
                         net (fo=21, routed)          0.481     7.618    display/address1_i_20_n_0
    SLICE_X55Y36         LUT5 (Prop_lut5_I0_O)        0.124     7.742 r  display/address1_i_16/O
                         net (fo=17, routed)          1.042     8.784    display/address1_i_16_n_0
    SLICE_X54Y27         LUT6 (Prop_lut6_I3_O)        0.124     8.908 r  display/address1_i_1__1/O
                         net (fo=9, routed)           0.995     9.903    MembersDisplay/A[10]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[15])
                                                      4.036    13.939 r  MembersDisplay/address1/PCOUT[15]
                         net (fo=1, routed)           0.002    13.941    MembersDisplay/address1_n_138
    DSP48_X1Y15          DSP48E1                                      r  MembersDisplay/address_reg/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.539    14.880    MembersDisplay/CLK_IBUF_BUFG
    DSP48_X1Y15          DSP48E1                                      r  MembersDisplay/address_reg/CLK
                         clock pessimism              0.260    15.140    
                         clock uncertainty           -0.035    15.104    
    DSP48_X1Y15          DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400    13.704    MembersDisplay/address_reg
  -------------------------------------------------------------------
                         required time                         13.704    
                         arrival time                         -13.941    
  -------------------------------------------------------------------
                         slack                                 -0.237    

Slack (VIOLATED) :        -0.237ns  (required time - arrival time)
  Source:                 display/V_SCAN_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MembersDisplay/address_reg/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.854ns  (logic 5.181ns (58.518%)  route 3.673ns (41.482%))
  Logic Levels:           5  (DSP48E1=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 14.880 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.566     5.087    display/CLK_IBUF_BUFG
    SLICE_X52Y36         FDRE                                         r  display/V_SCAN_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y36         FDRE (Prop_fdre_C_Q)         0.478     5.565 f  display/V_SCAN_reg[3]/Q
                         net (fo=25, routed)          0.826     6.391    display/V_SCAN[3]
    SLICE_X51Y36         LUT6 (Prop_lut6_I2_O)        0.295     6.686 f  display/address1_i_21/O
                         net (fo=20, routed)          0.326     7.012    display/address1_i_21_n_0
    SLICE_X53Y36         LUT3 (Prop_lut3_I1_O)        0.124     7.136 r  display/address1_i_20/O
                         net (fo=21, routed)          0.481     7.618    display/address1_i_20_n_0
    SLICE_X55Y36         LUT5 (Prop_lut5_I0_O)        0.124     7.742 r  display/address1_i_16/O
                         net (fo=17, routed)          1.042     8.784    display/address1_i_16_n_0
    SLICE_X54Y27         LUT6 (Prop_lut6_I3_O)        0.124     8.908 r  display/address1_i_1__1/O
                         net (fo=9, routed)           0.995     9.903    MembersDisplay/A[10]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[16])
                                                      4.036    13.939 r  MembersDisplay/address1/PCOUT[16]
                         net (fo=1, routed)           0.002    13.941    MembersDisplay/address1_n_137
    DSP48_X1Y15          DSP48E1                                      r  MembersDisplay/address_reg/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.539    14.880    MembersDisplay/CLK_IBUF_BUFG
    DSP48_X1Y15          DSP48E1                                      r  MembersDisplay/address_reg/CLK
                         clock pessimism              0.260    15.140    
                         clock uncertainty           -0.035    15.104    
    DSP48_X1Y15          DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400    13.704    MembersDisplay/address_reg
  -------------------------------------------------------------------
                         required time                         13.704    
                         arrival time                         -13.941    
  -------------------------------------------------------------------
                         slack                                 -0.237    

Slack (VIOLATED) :        -0.237ns  (required time - arrival time)
  Source:                 display/V_SCAN_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MembersDisplay/address_reg/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.854ns  (logic 5.181ns (58.518%)  route 3.673ns (41.482%))
  Logic Levels:           5  (DSP48E1=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 14.880 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.566     5.087    display/CLK_IBUF_BUFG
    SLICE_X52Y36         FDRE                                         r  display/V_SCAN_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y36         FDRE (Prop_fdre_C_Q)         0.478     5.565 f  display/V_SCAN_reg[3]/Q
                         net (fo=25, routed)          0.826     6.391    display/V_SCAN[3]
    SLICE_X51Y36         LUT6 (Prop_lut6_I2_O)        0.295     6.686 f  display/address1_i_21/O
                         net (fo=20, routed)          0.326     7.012    display/address1_i_21_n_0
    SLICE_X53Y36         LUT3 (Prop_lut3_I1_O)        0.124     7.136 r  display/address1_i_20/O
                         net (fo=21, routed)          0.481     7.618    display/address1_i_20_n_0
    SLICE_X55Y36         LUT5 (Prop_lut5_I0_O)        0.124     7.742 r  display/address1_i_16/O
                         net (fo=17, routed)          1.042     8.784    display/address1_i_16_n_0
    SLICE_X54Y27         LUT6 (Prop_lut6_I3_O)        0.124     8.908 r  display/address1_i_1__1/O
                         net (fo=9, routed)           0.995     9.903    MembersDisplay/A[10]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[17])
                                                      4.036    13.939 r  MembersDisplay/address1/PCOUT[17]
                         net (fo=1, routed)           0.002    13.941    MembersDisplay/address1_n_136
    DSP48_X1Y15          DSP48E1                                      r  MembersDisplay/address_reg/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.539    14.880    MembersDisplay/CLK_IBUF_BUFG
    DSP48_X1Y15          DSP48E1                                      r  MembersDisplay/address_reg/CLK
                         clock pessimism              0.260    15.140    
                         clock uncertainty           -0.035    15.104    
    DSP48_X1Y15          DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.400    13.704    MembersDisplay/address_reg
  -------------------------------------------------------------------
                         required time                         13.704    
                         arrival time                         -13.941    
  -------------------------------------------------------------------
                         slack                                 -0.237    

Slack (VIOLATED) :        -0.237ns  (required time - arrival time)
  Source:                 display/V_SCAN_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MembersDisplay/address_reg/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.854ns  (logic 5.181ns (58.518%)  route 3.673ns (41.482%))
  Logic Levels:           5  (DSP48E1=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 14.880 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.566     5.087    display/CLK_IBUF_BUFG
    SLICE_X52Y36         FDRE                                         r  display/V_SCAN_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y36         FDRE (Prop_fdre_C_Q)         0.478     5.565 f  display/V_SCAN_reg[3]/Q
                         net (fo=25, routed)          0.826     6.391    display/V_SCAN[3]
    SLICE_X51Y36         LUT6 (Prop_lut6_I2_O)        0.295     6.686 f  display/address1_i_21/O
                         net (fo=20, routed)          0.326     7.012    display/address1_i_21_n_0
    SLICE_X53Y36         LUT3 (Prop_lut3_I1_O)        0.124     7.136 r  display/address1_i_20/O
                         net (fo=21, routed)          0.481     7.618    display/address1_i_20_n_0
    SLICE_X55Y36         LUT5 (Prop_lut5_I0_O)        0.124     7.742 r  display/address1_i_16/O
                         net (fo=17, routed)          1.042     8.784    display/address1_i_16_n_0
    SLICE_X54Y27         LUT6 (Prop_lut6_I3_O)        0.124     8.908 r  display/address1_i_1__1/O
                         net (fo=9, routed)           0.995     9.903    MembersDisplay/A[10]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[18])
                                                      4.036    13.939 r  MembersDisplay/address1/PCOUT[18]
                         net (fo=1, routed)           0.002    13.941    MembersDisplay/address1_n_135
    DSP48_X1Y15          DSP48E1                                      r  MembersDisplay/address_reg/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.539    14.880    MembersDisplay/CLK_IBUF_BUFG
    DSP48_X1Y15          DSP48E1                                      r  MembersDisplay/address_reg/CLK
                         clock pessimism              0.260    15.140    
                         clock uncertainty           -0.035    15.104    
    DSP48_X1Y15          DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.400    13.704    MembersDisplay/address_reg
  -------------------------------------------------------------------
                         required time                         13.704    
                         arrival time                         -13.941    
  -------------------------------------------------------------------
                         slack                                 -0.237    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 keyboard/ps2_rx_unit/filter_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard/ps2_rx_unit/f_val_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.550     1.433    keyboard/ps2_rx_unit/CLK_IBUF_BUFG
    SLICE_X31Y24         FDCE                                         r  keyboard/ps2_rx_unit/filter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y24         FDCE (Prop_fdce_C_Q)         0.141     1.574 r  keyboard/ps2_rx_unit/filter_reg_reg[0]/Q
                         net (fo=2, routed)           0.098     1.672    keyboard/ps2_rx_unit/filter_reg_reg_n_0_[0]
    SLICE_X30Y24         LUT6 (Prop_lut6_I1_O)        0.045     1.717 r  keyboard/ps2_rx_unit/f_val_reg_i_1/O
                         net (fo=1, routed)           0.000     1.717    keyboard/ps2_rx_unit/f_val_reg_i_1_n_0
    SLICE_X30Y24         FDCE                                         r  keyboard/ps2_rx_unit/f_val_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.816     1.943    keyboard/ps2_rx_unit/CLK_IBUF_BUFG
    SLICE_X30Y24         FDCE                                         r  keyboard/ps2_rx_unit/f_val_reg_reg/C
                         clock pessimism             -0.497     1.446    
    SLICE_X30Y24         FDCE (Hold_fdce_C_D)         0.120     1.566    keyboard/ps2_rx_unit/f_val_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 keyboard/ps2_rx_unit/n_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard/ps2_rx_unit/state_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.289%)  route 0.108ns (36.711%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.550     1.433    keyboard/ps2_rx_unit/CLK_IBUF_BUFG
    SLICE_X36Y25         FDCE                                         r  keyboard/ps2_rx_unit/n_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y25         FDCE (Prop_fdce_C_Q)         0.141     1.574 r  keyboard/ps2_rx_unit/n_reg_reg[0]/Q
                         net (fo=5, routed)           0.108     1.682    keyboard/ps2_rx_unit/n_reg_reg__0[0]
    SLICE_X37Y25         LUT6 (Prop_lut6_I1_O)        0.045     1.727 r  keyboard/ps2_rx_unit/state_reg_i_1/O
                         net (fo=1, routed)           0.000     1.727    keyboard/ps2_rx_unit/state_reg_i_1_n_0
    SLICE_X37Y25         FDCE                                         r  keyboard/ps2_rx_unit/state_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.816     1.943    keyboard/ps2_rx_unit/CLK_IBUF_BUFG
    SLICE_X37Y25         FDCE                                         r  keyboard/ps2_rx_unit/state_reg_reg/C
                         clock pessimism             -0.497     1.446    
    SLICE_X37Y25         FDCE (Hold_fdce_C_D)         0.091     1.537    keyboard/ps2_rx_unit/state_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 keyboard/ps2_rx_unit/state_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard/ps2_rx_unit/n_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.189ns (59.024%)  route 0.131ns (40.976%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.550     1.433    keyboard/ps2_rx_unit/CLK_IBUF_BUFG
    SLICE_X37Y25         FDCE                                         r  keyboard/ps2_rx_unit/state_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDCE (Prop_fdce_C_Q)         0.141     1.574 f  keyboard/ps2_rx_unit/state_reg_reg/Q
                         net (fo=6, routed)           0.131     1.705    keyboard/ps2_rx_unit/state_reg
    SLICE_X36Y25         LUT3 (Prop_lut3_I0_O)        0.048     1.753 r  keyboard/ps2_rx_unit/n_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.753    keyboard/ps2_rx_unit/n_next[1]
    SLICE_X36Y25         FDCE                                         r  keyboard/ps2_rx_unit/n_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.816     1.943    keyboard/ps2_rx_unit/CLK_IBUF_BUFG
    SLICE_X36Y25         FDCE                                         r  keyboard/ps2_rx_unit/n_reg_reg[1]/C
                         clock pessimism             -0.497     1.446    
    SLICE_X36Y25         FDCE (Hold_fdce_C_D)         0.107     1.553    keyboard/ps2_rx_unit/n_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 keyboard/ps2_rx_unit/state_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard/ps2_rx_unit/n_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.190ns (58.968%)  route 0.132ns (41.032%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.550     1.433    keyboard/ps2_rx_unit/CLK_IBUF_BUFG
    SLICE_X37Y25         FDCE                                         r  keyboard/ps2_rx_unit/state_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDCE (Prop_fdce_C_Q)         0.141     1.574 f  keyboard/ps2_rx_unit/state_reg_reg/Q
                         net (fo=6, routed)           0.132     1.706    keyboard/ps2_rx_unit/state_reg
    SLICE_X36Y25         LUT5 (Prop_lut5_I4_O)        0.049     1.755 r  keyboard/ps2_rx_unit/n_reg[3]_i_2/O
                         net (fo=1, routed)           0.000     1.755    keyboard/ps2_rx_unit/n_next[3]
    SLICE_X36Y25         FDCE                                         r  keyboard/ps2_rx_unit/n_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.816     1.943    keyboard/ps2_rx_unit/CLK_IBUF_BUFG
    SLICE_X36Y25         FDCE                                         r  keyboard/ps2_rx_unit/n_reg_reg[3]/C
                         clock pessimism             -0.497     1.446    
    SLICE_X36Y25         FDCE (Hold_fdce_C_D)         0.107     1.553    keyboard/ps2_rx_unit/n_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 keyboard/ps2_rx_unit/d_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard/ps2_rx_unit/d_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.520%)  route 0.169ns (54.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.551     1.434    keyboard/ps2_rx_unit/CLK_IBUF_BUFG
    SLICE_X36Y26         FDCE                                         r  keyboard/ps2_rx_unit/d_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y26         FDCE (Prop_fdce_C_Q)         0.141     1.575 r  keyboard/ps2_rx_unit/d_reg_reg[10]/Q
                         net (fo=1, routed)           0.169     1.744    keyboard/ps2_rx_unit/d_reg_reg_n_0_[10]
    SLICE_X40Y26         FDCE                                         r  keyboard/ps2_rx_unit/d_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.818     1.945    keyboard/ps2_rx_unit/CLK_IBUF_BUFG
    SLICE_X40Y26         FDCE                                         r  keyboard/ps2_rx_unit/d_reg_reg[9]/C
                         clock pessimism             -0.478     1.467    
    SLICE_X40Y26         FDCE (Hold_fdce_C_D)         0.072     1.539    keyboard/ps2_rx_unit/d_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 keyboard/ps2_rx_unit/d_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard/ps2_rx_unit/d_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.510%)  route 0.156ns (52.490%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.550     1.433    keyboard/ps2_rx_unit/CLK_IBUF_BUFG
    SLICE_X40Y25         FDCE                                         r  keyboard/ps2_rx_unit/d_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDCE (Prop_fdce_C_Q)         0.141     1.574 r  keyboard/ps2_rx_unit/d_reg_reg[2]/Q
                         net (fo=15, routed)          0.156     1.730    keyboard/ps2_rx_unit/Q[1]
    SLICE_X40Y26         FDCE                                         r  keyboard/ps2_rx_unit/d_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.818     1.945    keyboard/ps2_rx_unit/CLK_IBUF_BUFG
    SLICE_X40Y26         FDCE                                         r  keyboard/ps2_rx_unit/d_reg_reg[1]/C
                         clock pessimism             -0.498     1.447    
    SLICE_X40Y26         FDCE (Hold_fdce_C_D)         0.070     1.517    keyboard/ps2_rx_unit/d_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.517    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 keyboard/ps2_rx_unit/state_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard/ps2_rx_unit/n_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.636%)  route 0.131ns (41.364%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.550     1.433    keyboard/ps2_rx_unit/CLK_IBUF_BUFG
    SLICE_X37Y25         FDCE                                         r  keyboard/ps2_rx_unit/state_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDCE (Prop_fdce_C_Q)         0.141     1.574 r  keyboard/ps2_rx_unit/state_reg_reg/Q
                         net (fo=6, routed)           0.131     1.705    keyboard/ps2_rx_unit/state_reg
    SLICE_X36Y25         LUT2 (Prop_lut2_I0_O)        0.045     1.750 r  keyboard/ps2_rx_unit/n_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.750    keyboard/ps2_rx_unit/n_next[0]
    SLICE_X36Y25         FDCE                                         r  keyboard/ps2_rx_unit/n_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.816     1.943    keyboard/ps2_rx_unit/CLK_IBUF_BUFG
    SLICE_X36Y25         FDCE                                         r  keyboard/ps2_rx_unit/n_reg_reg[0]/C
                         clock pessimism             -0.497     1.446    
    SLICE_X36Y25         FDCE (Hold_fdce_C_D)         0.091     1.537    keyboard/ps2_rx_unit/n_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 keyboard/ps2_rx_unit/state_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard/ps2_rx_unit/n_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.452%)  route 0.132ns (41.548%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.550     1.433    keyboard/ps2_rx_unit/CLK_IBUF_BUFG
    SLICE_X37Y25         FDCE                                         r  keyboard/ps2_rx_unit/state_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDCE (Prop_fdce_C_Q)         0.141     1.574 r  keyboard/ps2_rx_unit/state_reg_reg/Q
                         net (fo=6, routed)           0.132     1.706    keyboard/ps2_rx_unit/state_reg
    SLICE_X36Y25         LUT4 (Prop_lut4_I3_O)        0.045     1.751 r  keyboard/ps2_rx_unit/n_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.751    keyboard/ps2_rx_unit/n_next[2]
    SLICE_X36Y25         FDCE                                         r  keyboard/ps2_rx_unit/n_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.816     1.943    keyboard/ps2_rx_unit/CLK_IBUF_BUFG
    SLICE_X36Y25         FDCE                                         r  keyboard/ps2_rx_unit/n_reg_reg[2]/C
                         clock pessimism             -0.497     1.446    
    SLICE_X36Y25         FDCE (Hold_fdce_C_D)         0.092     1.538    keyboard/ps2_rx_unit/n_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 display/H_SCAN_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/H_SCAN_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.189ns (56.858%)  route 0.143ns (43.142%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.561     1.444    display/CLK_IBUF_BUFG
    SLICE_X49Y33         FDRE                                         r  display/H_SCAN_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y33         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  display/H_SCAN_reg[5]/Q
                         net (fo=30, routed)          0.143     1.729    display/H_SCAN_reg__0[5]
    SLICE_X48Y33         LUT4 (Prop_lut4_I2_O)        0.048     1.777 r  display/H_SCAN[7]_i_1/O
                         net (fo=1, routed)           0.000     1.777    display/p_0_in[7]
    SLICE_X48Y33         FDRE                                         r  display/H_SCAN_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.829     1.956    display/CLK_IBUF_BUFG
    SLICE_X48Y33         FDRE                                         r  display/H_SCAN_reg[7]/C
                         clock pessimism             -0.499     1.457    
    SLICE_X48Y33         FDRE (Hold_fdre_C_D)         0.105     1.562    display/H_SCAN_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 display/H_SCAN_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/H_SCAN_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.294%)  route 0.144ns (43.706%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.561     1.444    display/CLK_IBUF_BUFG
    SLICE_X49Y33         FDRE                                         r  display/H_SCAN_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y33         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  display/H_SCAN_reg[5]/Q
                         net (fo=30, routed)          0.144     1.730    display/H_SCAN_reg__0[5]
    SLICE_X48Y33         LUT6 (Prop_lut6_I2_O)        0.045     1.775 r  display/H_SCAN[8]_i_1/O
                         net (fo=1, routed)           0.000     1.775    display/p_0_in[8]
    SLICE_X48Y33         FDRE                                         r  display/H_SCAN_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.829     1.956    display/CLK_IBUF_BUFG
    SLICE_X48Y33         FDRE                                         r  display/H_SCAN_reg[8]/C
                         clock pessimism             -0.499     1.457    
    SLICE_X48Y33         FDRE (Hold_fdre_C_D)         0.092     1.549    display/H_SCAN_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.225    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y15  MembersDisplay/MembersVRom/o_data_reg_1_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y13  MembersDisplay/MembersVRom/o_data_reg_3_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y4   MembersDisplay/MembersVRom/o_data_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y6   MembersDisplay/MembersVRom/o_data_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y1   MembersDisplay/MembersVRom/o_data_reg_3_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y5   MembersDisplay/MembersVRom/o_data_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y4   MembersDisplay/MembersVRom/o_data_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y9   MembersDisplay/MembersVRom/o_data_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y2   MembersDisplay/MembersVRom/o_data_reg_2_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y3   MembersDisplay/MembersVRom/o_data_reg_0_3/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y36  display/V_SCAN_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y36  display/V_SCAN_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y36  display/V_SCAN_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y36  display/V_SCAN_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y35  display/V_SCAN_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y36  display/V_SCAN_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y36  display/V_SCAN_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y35  display/V_SCAN_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y35  display/V_SCAN_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y35  display/V_SCAN_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y30  MembersDisplay/MembersSpriteOn_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X38Y22  MembersDisplay/MembersVRom/MembersDisplay/MembersVRom/o_data_reg_0_0_cooolgate_en_gate_1_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y33  RED_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y33  RED_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y33  RED_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y33  RED_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y31  display/H_SCAN_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y31  display/H_SCAN_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y33  display/H_SCAN_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y33  display/H_SCAN_reg[7]/C



