# Group10_Pipelined_Processor :trident:

## Brief Description
Implement a standard five-stage pipelined 32bit MIPS processor in VHDL. A pipelined processor stores control signals and intermediate results associated with each 
executing instruction in pipeline registers between stages.

## Team 

| Name              | Major                  | Year |
|:-----------------:|:----------------------:|:----:|
|Carlo D'Angelo     | Computer Engineering   | U3   |
|Edem Nuviadenu     | Computer Engineering   | U3   |
|Haoran Du          | Computer Engineering   | U3   |
|Nathanael Lemma    | Computer Engineering   | U3   |
