#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Apr  1 12:53:53 2020
# Process ID: 23924
# Current directory: C:/Users/User/Documents/GitHub/ee460m_lab5b
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent33708 C:\Users\User\Documents\GitHub\ee460m_lab5b\EE460M_Lab5B.xpr
# Log file: C:/Users/User/Documents/GitHub/ee460m_lab5b/vivado.log
# Journal file: C:/Users/User/Documents/GitHub/ee460m_lab5b\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/User/Documents/GitHub/ee460m_lab5b/EE460M_Lab5B.xpr
INFO: [Project 1-313] Project file moved from 'D:/EE460M/LAB5/EE460M_Lab5B' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'C:/Users/User/Documents/GitHub/ee460m_lab5b/EE460M_Lab5B.ip_user_files', nor could it be found using path 'D:/EE460M/LAB5/EE460M_Lab5B/EE460M_Lab5B.ip_user_files'.
INFO: [Project 1-230] Project 'EE460M_Lab5B.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 675.840 ; gain = 55.133
update_compile_order -fileset sources_1
file mkdir C:/Users/User/Documents/GitHub/ee460m_lab5b/EE460M_Lab5B.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/User/Documents/GitHub/ee460m_lab5b/EE460M_Lab5B.srcs/sim_1/new/TB_VGA_Output.v w ]
add_files -fileset sim_1 C:/Users/User/Documents/GitHub/ee460m_lab5b/EE460M_Lab5B.srcs/sim_1/new/TB_VGA_Output.v
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files C:/Users/User/Documents/GitHub/ee460m_lab5b/EE460M_Lab5B.srcs/sim_1/new/TB_VGA_Output.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Users/User/Documents/GitHub/ee460m_lab5b/EE460M_Lab5B.srcs/sim_1/new/TB_VGA_Output.v
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse C:/Users/User/Documents/Senior_Bachelors_Spring/460M/TB_VGA_Output.sv
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Documents/GitHub/ee460m_lab5b/EE460M_Lab5B.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_VGA_Output' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Documents/GitHub/ee460m_lab5b/EE460M_Lab5B.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_VGA_Output_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Documents/GitHub/ee460m_lab5b/EE460M_Lab5B.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGA_Output
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Documents/GitHub/ee460m_lab5b/EE460M_Lab5B.srcs/sources_1/new/clk_generator_25MHz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_generator_25MHz
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Documents/Senior_Bachelors_Spring/460M/TB_VGA_Output.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_VGA_Output
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Documents/GitHub/ee460m_lab5b/EE460M_Lab5B.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Documents/GitHub/ee460m_lab5b/EE460M_Lab5B.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa5ae585b6084d87a77b3a2d9c2b25b9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_VGA_Output_behav xil_defaultlib.TB_VGA_Output xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/User/Documents/GitHub/ee460m_lab5b/EE460M_Lab5B.srcs/sources_1/new/TOP.v" Line 1. Module VGA_Output doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Documents/GitHub/ee460m_lab5b/EE460M_Lab5B.srcs/sources_1/new/clk_generator_25MHz.v" Line 1. Module clk_generator_25MHz doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_generator_25MHz
Compiling module xil_defaultlib.VGA_Output
Compiling module xil_defaultlib.TB_VGA_Output
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_VGA_Output_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/User/Documents/GitHub/ee460m_lab5b/EE460M_Lab5B.sim/sim_1/behav/xsim/xsim.dir/TB_VGA_Output_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Apr  1 13:21:57 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 735.996 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/User/Documents/GitHub/ee460m_lab5b/EE460M_Lab5B.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_VGA_Output_behav -key {Behavioral:sim_1:Functional:TB_VGA_Output} -tclbatch {TB_VGA_Output.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source TB_VGA_Output.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 805.523 ; gain = 69.527
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_VGA_Output_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 805.523 ; gain = 69.527
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Documents/GitHub/ee460m_lab5b/EE460M_Lab5B.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_VGA_Output' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Documents/GitHub/ee460m_lab5b/EE460M_Lab5B.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_VGA_Output_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Documents/GitHub/ee460m_lab5b/EE460M_Lab5B.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGA_Output
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Documents/GitHub/ee460m_lab5b/EE460M_Lab5B.srcs/sources_1/new/clk_generator_25MHz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_generator_25MHz
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Documents/GitHub/ee460m_lab5b/EE460M_Lab5B.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa5ae585b6084d87a77b3a2d9c2b25b9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_VGA_Output_behav xil_defaultlib.TB_VGA_Output xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/User/Documents/GitHub/ee460m_lab5b/EE460M_Lab5B.srcs/sources_1/new/TOP.v" Line 1. Module VGA_Output doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Documents/GitHub/ee460m_lab5b/EE460M_Lab5B.srcs/sources_1/new/clk_generator_25MHz.v" Line 1. Module clk_generator_25MHz doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_generator_25MHz
Compiling module xil_defaultlib.VGA_Output
Compiling module xil_defaultlib.TB_VGA_Output
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_VGA_Output_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/User/Documents/GitHub/ee460m_lab5b/EE460M_Lab5B.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_VGA_Output_behav -key {Behavioral:sim_1:Functional:TB_VGA_Output} -tclbatch {TB_VGA_Output.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source TB_VGA_Output.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 830.691 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_VGA_Output_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 830.691 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Documents/GitHub/ee460m_lab5b/EE460M_Lab5B.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_VGA_Output' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Documents/GitHub/ee460m_lab5b/EE460M_Lab5B.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_VGA_Output_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Documents/GitHub/ee460m_lab5b/EE460M_Lab5B.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGA_Output
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Documents/GitHub/ee460m_lab5b/EE460M_Lab5B.srcs/sources_1/new/clk_generator_25MHz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_generator_25MHz
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Documents/GitHub/ee460m_lab5b/EE460M_Lab5B.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa5ae585b6084d87a77b3a2d9c2b25b9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_VGA_Output_behav xil_defaultlib.TB_VGA_Output xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/User/Documents/GitHub/ee460m_lab5b/EE460M_Lab5B.srcs/sources_1/new/TOP.v" Line 1. Module VGA_Output doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Documents/GitHub/ee460m_lab5b/EE460M_Lab5B.srcs/sources_1/new/clk_generator_25MHz.v" Line 1. Module clk_generator_25MHz doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_generator_25MHz
Compiling module xil_defaultlib.VGA_Output
Compiling module xil_defaultlib.TB_VGA_Output
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_VGA_Output_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/User/Documents/GitHub/ee460m_lab5b/EE460M_Lab5B.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_VGA_Output_behav -key {Behavioral:sim_1:Functional:TB_VGA_Output} -tclbatch {TB_VGA_Output.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source TB_VGA_Output.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_VGA_Output_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 834.773 ; gain = 0.000
run 844 us
Test 6 failed: timebetween should be 1317, is        1319

Tests have ended results: 
 passing:           5 
 failing:           1 
