;redcode
;assert 1
	SPL 0, <-52
	MOV 100, @802
	ADD 249, 60
	CMP -1, 2
	CMP -1, 2
	ADD 3, 0
	MOV -11, <-20
	SPL 0, #400
	SPL 0, <742
	MOV -9, <-20
	DJN -1, @-20
	MOV -7, <-20
	SLT 10, 990
	SLT 10, 990
	JMZ -9, @-20
	JMZ -9, @-20
	SUB 0, 3
	SUB @12, @10
	JMP -16, @-20
	ADD 270, 60
	CMP 270, 60
	JMP -16, @-20
	MOV -7, <-20
	ADD 270, 60
	ADD 3, 0
	SLT 10, <0
	ADD 3, 0
	JMZ 7, 106
	SUB @401, @2
	SUB @127, 106
	SUB @107, 105
	SUB @401, @2
	SUB 37, 49
	SUB @127, 106
	SUB @127, 106
	ADD 270, 60
	SPL -700, -500
	SLT 207, 10
	SUB #7, 0
	SUB 10, @0
	MOV -7, 4
	SUB 10, @0
	SPL -9, @-92
	SUB 0, 3
	SUB 0, 3
	SUB 101, 0
	SPL 0, <-52
	SUB 0, 3
	DAT #70, #60
	SPL 0, <-52
	MOV -11, <-20
	CMP -1, 2
	SUB @401, @2
