
centos-preinstalled/chrt:     file format elf32-littlearm


Disassembly of section .init:

000110d4 <.init>:
   110d4:	push	{r3, lr}
   110d8:	bl	11b6c <strspn@plt+0x73c>
   110dc:	pop	{r3, pc}

Disassembly of section .plt:

000110e0 <fdopen@plt-0x14>:
   110e0:	push	{lr}		; (str lr, [sp, #-4]!)
   110e4:	ldr	lr, [pc, #4]	; 110f0 <fdopen@plt-0x4>
   110e8:	add	lr, pc, lr
   110ec:	ldr	pc, [lr, #8]!
   110f0:	andeq	r5, r1, r0, lsl pc

000110f4 <fdopen@plt>:
   110f4:	add	ip, pc, #0, 12
   110f8:	add	ip, ip, #86016	; 0x15000
   110fc:	ldr	pc, [ip, #3856]!	; 0xf10

00011100 <sched_get_priority_min@plt>:
   11100:	add	ip, pc, #0, 12
   11104:	add	ip, ip, #86016	; 0x15000
   11108:	ldr	pc, [ip, #3848]!	; 0xf08

0001110c <calloc@plt>:
   1110c:	add	ip, pc, #0, 12
   11110:	add	ip, ip, #86016	; 0x15000
   11114:	ldr	pc, [ip, #3840]!	; 0xf00

00011118 <raise@plt>:
   11118:	add	ip, pc, #0, 12
   1111c:	add	ip, ip, #86016	; 0x15000
   11120:	ldr	pc, [ip, #3832]!	; 0xef8

00011124 <strcmp@plt>:
   11124:	add	ip, pc, #0, 12
   11128:	add	ip, ip, #86016	; 0x15000
   1112c:	ldr	pc, [ip, #3824]!	; 0xef0

00011130 <strtol@plt>:
   11130:	add	ip, pc, #0, 12
   11134:	add	ip, ip, #86016	; 0x15000
   11138:	ldr	pc, [ip, #3816]!	; 0xee8

0001113c <strcspn@plt>:
   1113c:	add	ip, pc, #0, 12
   11140:	add	ip, ip, #86016	; 0x15000
   11144:	ldr	pc, [ip, #3808]!	; 0xee0

00011148 <read@plt>:
   11148:	add	ip, pc, #0, 12
   1114c:	add	ip, ip, #86016	; 0x15000
   11150:	ldr	pc, [ip, #3800]!	; 0xed8

00011154 <free@plt>:
   11154:	add	ip, pc, #0, 12
   11158:	add	ip, ip, #86016	; 0x15000
   1115c:	ldr	pc, [ip, #3792]!	; 0xed0

00011160 <fgets@plt>:
   11160:	add	ip, pc, #0, 12
   11164:	add	ip, ip, #86016	; 0x15000
   11168:	ldr	pc, [ip, #3784]!	; 0xec8

0001116c <ferror@plt>:
   1116c:	add	ip, pc, #0, 12
   11170:	add	ip, ip, #86016	; 0x15000
   11174:	ldr	pc, [ip, #3776]!	; 0xec0

00011178 <__openat64_2@plt>:
   11178:	add	ip, pc, #0, 12
   1117c:	add	ip, ip, #86016	; 0x15000
   11180:	ldr	pc, [ip, #3768]!	; 0xeb8

00011184 <_exit@plt>:
   11184:	add	ip, pc, #0, 12
   11188:	add	ip, ip, #86016	; 0x15000
   1118c:	ldr	pc, [ip, #3760]!	; 0xeb0

00011190 <memcpy@plt>:
   11190:	add	ip, pc, #0, 12
   11194:	add	ip, ip, #86016	; 0x15000
   11198:	ldr	pc, [ip, #3752]!	; 0xea8

0001119c <execvp@plt>:
   1119c:	add	ip, pc, #0, 12
   111a0:	add	ip, ip, #86016	; 0x15000
   111a4:	ldr	pc, [ip, #3744]!	; 0xea0

000111a8 <__strtoull_internal@plt>:
   111a8:	add	ip, pc, #0, 12
   111ac:	add	ip, ip, #86016	; 0x15000
   111b0:	ldr	pc, [ip, #3736]!	; 0xe98

000111b4 <dcgettext@plt>:
   111b4:	add	ip, pc, #0, 12
   111b8:	add	ip, ip, #86016	; 0x15000
   111bc:	ldr	pc, [ip, #3728]!	; 0xe90

000111c0 <__stack_chk_fail@plt>:
   111c0:	add	ip, pc, #0, 12
   111c4:	add	ip, ip, #86016	; 0x15000
   111c8:	ldr	pc, [ip, #3720]!	; 0xe88

000111cc <textdomain@plt>:
   111cc:	add	ip, pc, #0, 12
   111d0:	add	ip, ip, #86016	; 0x15000
   111d4:	ldr	pc, [ip, #3712]!	; 0xe80

000111d8 <__strndup@plt>:
   111d8:	add	ip, pc, #0, 12
   111dc:	add	ip, ip, #86016	; 0x15000
   111e0:	ldr	pc, [ip, #3704]!	; 0xe78

000111e4 <err@plt>:
   111e4:	add	ip, pc, #0, 12
   111e8:	add	ip, ip, #86016	; 0x15000
   111ec:	ldr	pc, [ip, #3696]!	; 0xe70

000111f0 <__fxstatat64@plt>:
   111f0:	add	ip, pc, #0, 12
   111f4:	add	ip, ip, #86016	; 0x15000
   111f8:	ldr	pc, [ip, #3688]!	; 0xe68

000111fc <_IO_putc@plt>:
   111fc:	add	ip, pc, #0, 12
   11200:	add	ip, ip, #86016	; 0x15000
   11204:	ldr	pc, [ip, #3680]!	; 0xe60

00011208 <sched_getscheduler@plt>:
   11208:	add	ip, pc, #0, 12
   1120c:	add	ip, ip, #86016	; 0x15000
   11210:	ldr	pc, [ip, #3672]!	; 0xe58

00011214 <__fpending@plt>:
   11214:	add	ip, pc, #0, 12
   11218:	add	ip, ip, #86016	; 0x15000
   1121c:	ldr	pc, [ip, #3664]!	; 0xe50

00011220 <opendir@plt>:
   11220:	add	ip, pc, #0, 12
   11224:	add	ip, ip, #86016	; 0x15000
   11228:	ldr	pc, [ip, #3656]!	; 0xe48

0001122c <open64@plt>:
   1122c:	add	ip, pc, #0, 12
   11230:	add	ip, ip, #86016	; 0x15000
   11234:	ldr	pc, [ip, #3648]!	; 0xe40

00011238 <sched_get_priority_max@plt>:
   11238:	add	ip, pc, #0, 12
   1123c:	add	ip, ip, #86016	; 0x15000
   11240:	ldr	pc, [ip, #3640]!	; 0xe38

00011244 <malloc@plt>:
   11244:	add	ip, pc, #0, 12
   11248:	add	ip, ip, #86016	; 0x15000
   1124c:	ldr	pc, [ip, #3632]!	; 0xe30

00011250 <__libc_start_main@plt>:
   11250:	add	ip, pc, #0, 12
   11254:	add	ip, ip, #86016	; 0x15000
   11258:	ldr	pc, [ip, #3624]!	; 0xe28

0001125c <readlinkat@plt>:
   1125c:	add	ip, pc, #0, 12
   11260:	add	ip, ip, #86016	; 0x15000
   11264:	ldr	pc, [ip, #3616]!	; 0xe20

00011268 <__gmon_start__@plt>:
   11268:	add	ip, pc, #0, 12
   1126c:	add	ip, ip, #86016	; 0x15000
   11270:	ldr	pc, [ip, #3608]!	; 0xe18

00011274 <getopt_long@plt>:
   11274:	add	ip, pc, #0, 12
   11278:	add	ip, ip, #86016	; 0x15000
   1127c:	ldr	pc, [ip, #3600]!	; 0xe10

00011280 <__ctype_b_loc@plt>:
   11280:	add	ip, pc, #0, 12
   11284:	add	ip, ip, #86016	; 0x15000
   11288:	ldr	pc, [ip, #3592]!	; 0xe08

0001128c <getpid@plt>:
   1128c:	add	ip, pc, #0, 12
   11290:	add	ip, ip, #86016	; 0x15000
   11294:	ldr	pc, [ip, #3584]!	; 0xe00

00011298 <exit@plt>:
   11298:	add	ip, pc, #0, 12
   1129c:	add	ip, ip, #86016	; 0x15000
   112a0:	ldr	pc, [ip, #3576]!	; 0xdf8

000112a4 <syscall@plt>:
   112a4:	add	ip, pc, #0, 12
   112a8:	add	ip, ip, #86016	; 0x15000
   112ac:	ldr	pc, [ip, #3568]!	; 0xdf0

000112b0 <strtoul@plt>:
   112b0:	add	ip, pc, #0, 12
   112b4:	add	ip, ip, #86016	; 0x15000
   112b8:	ldr	pc, [ip, #3560]!	; 0xde8

000112bc <strlen@plt>:
   112bc:	add	ip, pc, #0, 12
   112c0:	add	ip, ip, #86016	; 0x15000
   112c4:	ldr	pc, [ip, #3552]!	; 0xde0

000112c8 <sched_getparam@plt>:
   112c8:	add	ip, pc, #0, 12
   112cc:	add	ip, ip, #86016	; 0x15000
   112d0:	ldr	pc, [ip, #3544]!	; 0xdd8

000112d4 <strchr@plt>:
   112d4:	add	ip, pc, #0, 12
   112d8:	add	ip, ip, #86016	; 0x15000
   112dc:	ldr	pc, [ip, #3536]!	; 0xdd0

000112e0 <warnx@plt>:
   112e0:	add	ip, pc, #0, 12
   112e4:	add	ip, ip, #86016	; 0x15000
   112e8:	ldr	pc, [ip, #3528]!	; 0xdc8

000112ec <__errno_location@plt>:
   112ec:	add	ip, pc, #0, 12
   112f0:	add	ip, ip, #86016	; 0x15000
   112f4:	ldr	pc, [ip, #3520]!	; 0xdc0

000112f8 <__sprintf_chk@plt>:
   112f8:	add	ip, pc, #0, 12
   112fc:	add	ip, ip, #86016	; 0x15000
   11300:	ldr	pc, [ip, #3512]!	; 0xdb8

00011304 <__cxa_atexit@plt>:
   11304:	add	ip, pc, #0, 12
   11308:	add	ip, ip, #86016	; 0x15000
   1130c:	ldr	pc, [ip, #3504]!	; 0xdb0

00011310 <__vasprintf_chk@plt>:
   11310:	add	ip, pc, #0, 12
   11314:	add	ip, ip, #86016	; 0x15000
   11318:	ldr	pc, [ip, #3496]!	; 0xda8

0001131c <__strdup@plt>:
   1131c:	add	ip, pc, #0, 12
   11320:	add	ip, ip, #86016	; 0x15000
   11324:	ldr	pc, [ip, #3488]!	; 0xda0

00011328 <memset@plt>:
   11328:	add	ip, pc, #0, 12
   1132c:	add	ip, ip, #86016	; 0x15000
   11330:	ldr	pc, [ip, #3480]!	; 0xd98

00011334 <fgetc@plt>:
   11334:	add	ip, pc, #0, 12
   11338:	add	ip, ip, #86016	; 0x15000
   1133c:	ldr	pc, [ip, #3472]!	; 0xd90

00011340 <__printf_chk@plt>:
   11340:	add	ip, pc, #0, 12
   11344:	add	ip, ip, #86016	; 0x15000
   11348:	ldr	pc, [ip, #3464]!	; 0xd88

0001134c <strtod@plt>:
   1134c:	add	ip, pc, #0, 12
   11350:	add	ip, ip, #86016	; 0x15000
   11354:	ldr	pc, [ip, #3456]!	; 0xd80

00011358 <__fprintf_chk@plt>:
   11358:	add	ip, pc, #0, 12
   1135c:	add	ip, ip, #86016	; 0x15000
   11360:	ldr	pc, [ip, #3448]!	; 0xd78

00011364 <fclose@plt>:
   11364:	add	ip, pc, #0, 12
   11368:	add	ip, ip, #86016	; 0x15000
   1136c:	ldr	pc, [ip, #3440]!	; 0xd70

00011370 <setlocale@plt>:
   11370:	add	ip, pc, #0, 12
   11374:	add	ip, ip, #86016	; 0x15000
   11378:	ldr	pc, [ip, #3432]!	; 0xd68

0001137c <errx@plt>:
   1137c:	add	ip, pc, #0, 12
   11380:	add	ip, ip, #86016	; 0x15000
   11384:	ldr	pc, [ip, #3424]!	; 0xd60

00011388 <warn@plt>:
   11388:	add	ip, pc, #0, 12
   1138c:	add	ip, ip, #86016	; 0x15000
   11390:	ldr	pc, [ip, #3416]!	; 0xd58

00011394 <sscanf@plt>:
   11394:	add	ip, pc, #0, 12
   11398:	add	ip, ip, #86016	; 0x15000
   1139c:	ldr	pc, [ip, #3408]!	; 0xd50

000113a0 <localeconv@plt>:
   113a0:	add	ip, pc, #0, 12
   113a4:	add	ip, ip, #86016	; 0x15000
   113a8:	ldr	pc, [ip, #3400]!	; 0xd48

000113ac <readdir64@plt>:
   113ac:	add	ip, pc, #0, 12
   113b0:	add	ip, ip, #86016	; 0x15000
   113b4:	ldr	pc, [ip, #3392]!	; 0xd40

000113b8 <dirfd@plt>:
   113b8:	add	ip, pc, #0, 12
   113bc:	add	ip, ip, #86016	; 0x15000
   113c0:	ldr	pc, [ip, #3384]!	; 0xd38

000113c4 <__strtoll_internal@plt>:
   113c4:	add	ip, pc, #0, 12
   113c8:	add	ip, ip, #86016	; 0x15000
   113cc:	ldr	pc, [ip, #3376]!	; 0xd30

000113d0 <bindtextdomain@plt>:
   113d0:	add	ip, pc, #0, 12
   113d4:	add	ip, ip, #86016	; 0x15000
   113d8:	ldr	pc, [ip, #3368]!	; 0xd28

000113dc <fputs@plt>:
   113dc:	add	ip, pc, #0, 12
   113e0:	add	ip, ip, #86016	; 0x15000
   113e4:	ldr	pc, [ip, #3360]!	; 0xd20

000113e8 <strncmp@plt>:
   113e8:	add	ip, pc, #0, 12
   113ec:	add	ip, ip, #86016	; 0x15000
   113f0:	ldr	pc, [ip, #3352]!	; 0xd18

000113f4 <abort@plt>:
   113f4:	add	ip, pc, #0, 12
   113f8:	add	ip, ip, #86016	; 0x15000
   113fc:	ldr	pc, [ip, #3344]!	; 0xd10

00011400 <close@plt>:
   11400:	add	ip, pc, #0, 12
   11404:	add	ip, ip, #86016	; 0x15000
   11408:	ldr	pc, [ip, #3336]!	; 0xd08

0001140c <closedir@plt>:
   1140c:	add	ip, pc, #0, 12
   11410:	add	ip, ip, #86016	; 0x15000
   11414:	ldr	pc, [ip, #3328]!	; 0xd00

00011418 <__snprintf_chk@plt>:
   11418:	add	ip, pc, #0, 12
   1141c:	add	ip, ip, #86016	; 0x15000
   11420:	ldr	pc, [ip, #3320]!	; 0xcf8

00011424 <sched_setscheduler@plt>:
   11424:	add	ip, pc, #0, 12
   11428:	add	ip, ip, #86016	; 0x15000
   1142c:	ldr	pc, [ip, #3312]!	; 0xcf0

00011430 <strspn@plt>:
   11430:	add	ip, pc, #0, 12
   11434:	add	ip, ip, #86016	; 0x15000
   11438:	ldr	pc, [ip, #3304]!	; 0xce8

Disassembly of section .text:

00011440 <.text>:
   11440:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   11444:	movw	r5, #28992	; 0x7140
   11448:	movt	r5, #2
   1144c:	sub	sp, sp, #96	; 0x60
   11450:	mov	r4, r1
   11454:	mov	r7, r0
   11458:	ldr	ip, [r5]
   1145c:	movw	r1, #21908	; 0x5594
   11460:	mov	r0, #6
   11464:	movt	r1, #1
   11468:	mov	r3, #0
   1146c:	mvn	r2, #0
   11470:	str	r3, [sp, #44]	; 0x2c
   11474:	movw	r6, #29016	; 0x7158
   11478:	str	r3, [sp, #48]	; 0x30
   1147c:	movt	r6, #2
   11480:	str	r3, [sp, #52]	; 0x34
   11484:	str	r3, [sp, #56]	; 0x38
   11488:	str	r3, [sp, #60]	; 0x3c
   1148c:	str	r3, [sp, #64]	; 0x40
   11490:	str	r3, [sp, #68]	; 0x44
   11494:	str	r3, [sp, #72]	; 0x48
   11498:	str	r3, [sp, #76]	; 0x4c
   1149c:	str	r3, [sp, #80]	; 0x50
   114a0:	str	r3, [sp, #84]	; 0x54
   114a4:	str	ip, [sp, #92]	; 0x5c
   114a8:	str	r2, [sp, #40]	; 0x28
   114ac:	bl	11370 <setlocale@plt>
   114b0:	movw	r0, #23068	; 0x5a1c
   114b4:	movw	r1, #23080	; 0x5a28
   114b8:	movt	r0, #1
   114bc:	movt	r1, #1
   114c0:	bl	113d0 <bindtextdomain@plt>
   114c4:	movw	r0, #23068	; 0x5a1c
   114c8:	movt	r0, #1
   114cc:	bl	111cc <textdomain@plt>
   114d0:	movw	r0, #9356	; 0x248c
   114d4:	movt	r0, #1
   114d8:	bl	15204 <strspn@plt+0x3dd4>
   114dc:	sub	r3, r7, #-1073741823	; 0xc0000001
   114e0:	add	r8, r4, r3, lsl #2
   114e4:	mov	r3, #0
   114e8:	movw	r2, #23288	; 0x5af8
   114ec:	str	r3, [sp]
   114f0:	movt	r2, #1
   114f4:	mov	r0, r7
   114f8:	mov	r1, r4
   114fc:	ldr	r3, [pc, #1576]	; 11b2c <strspn@plt+0x6fc>
   11500:	bl	11274 <getopt_long@plt>
   11504:	cmn	r0, #1
   11508:	beq	1185c <strspn@plt+0x42c>
   1150c:	sub	r3, r0, #68	; 0x44
   11510:	cmp	r3, #50	; 0x32
   11514:	ldrls	pc, [pc, r3, lsl #2]
   11518:	b	11854 <strspn@plt+0x424>
   1151c:	ldrdeq	r1, [r1], -ip
   11520:	andeq	r1, r1, r4, asr r8
   11524:	andeq	r1, r1, r4, asr r8
   11528:	andeq	r1, r1, r4, asr r8
   1152c:	andeq	r1, r1, r4, asr r8
   11530:	andeq	r1, r1, r4, asr r8
   11534:	andeq	r1, r1, r4, asr r8
   11538:	andeq	r1, r1, r4, asr r8
   1153c:	andeq	r1, r1, r4, asr r8
   11540:	andeq	r1, r1, r4, asr r8
   11544:	andeq	r1, r1, r4, asr r8
   11548:	andeq	r1, r1, r4, asr r8
   1154c:			; <UNDEFINED> instruction: 0x000116b0
   11550:	andeq	r1, r1, r4, asr r8
   11554:	andeq	r1, r1, r0, lsr #13
   11558:	andeq	r1, r1, r4, asr r8
   1155c:	andeq	r1, r1, r4, ror r6
   11560:	andeq	r1, r1, r4, asr r8
   11564:	andeq	r1, r1, r4, lsr #12
   11568:	andeq	r1, r1, r4, asr r8
   1156c:	andeq	r1, r1, r4, asr r8
   11570:	andeq	r1, r1, r4, asr r8
   11574:	andeq	r1, r1, r4, asr r8
   11578:	andeq	r1, r1, r4, asr r8
   1157c:	andeq	r1, r1, r4, asr r8
   11580:	andeq	r1, r1, r4, asr r8
   11584:	andeq	r1, r1, r4, asr r8
   11588:	andeq	r1, r1, r4, asr r8
   1158c:	andeq	r1, r1, r4, asr r8
   11590:	andeq	r1, r1, r4, lsl r6
   11594:	andeq	r1, r1, r8, lsl #12
   11598:	andeq	r1, r1, r4, asr r8
   1159c:	strdeq	r1, [r1], -ip
   115a0:	andeq	r1, r1, r4, asr r8
   115a4:	strdeq	r1, [r1], -r0
   115a8:	andeq	r1, r1, r4, asr r8
   115ac:	andeq	r1, r1, r8, ror #11
   115b0:	andeq	r1, r1, r0, lsr r8
   115b4:	andeq	r1, r1, r4, asr r8
   115b8:	andeq	r1, r1, r4, asr r8
   115bc:	andeq	r1, r1, r4, asr r8
   115c0:	andeq	r1, r1, r8, ror #14
   115c4:	andeq	r1, r1, r4, asr r8
   115c8:	andeq	r1, r1, ip, asr r7
   115cc:	andeq	r1, r1, r4, lsr #14
   115d0:	andeq	r1, r1, r4, asr r8
   115d4:	andeq	r1, r1, r8, lsl r7
   115d8:	andeq	r1, r1, r4, asr r8
   115dc:	andeq	r1, r1, r4, asr r8
   115e0:	andeq	r1, r1, r4, asr r8
   115e4:	andeq	r1, r1, r8, lsl #14
   115e8:	mov	r0, #0
   115ec:	bl	11c64 <strspn@plt+0x834>
   115f0:	mov	r3, #1
   115f4:	str	r3, [sp, #44]	; 0x2c
   115f8:	b	114e4 <strspn@plt+0xb4>
   115fc:	mov	r3, #6
   11600:	str	r3, [sp, #44]	; 0x2c
   11604:	b	114e4 <strspn@plt+0xb4>
   11608:	mov	r3, #3
   1160c:	str	r3, [sp, #44]	; 0x2c
   11610:	b	114e4 <strspn@plt+0xb4>
   11614:	ldrb	r3, [sp, #80]	; 0x50
   11618:	orr	r3, r3, #1
   1161c:	strb	r3, [sp, #80]	; 0x50
   11620:	b	114e4 <strspn@plt+0xb4>
   11624:	mov	r2, #5
   11628:	movw	r1, #23256	; 0x5ad8
   1162c:	mov	r0, #0
   11630:	movt	r1, #1
   11634:	bl	111b4 <dcgettext@plt>
   11638:	movw	r2, #28984	; 0x7138
   1163c:	movt	r2, #2
   11640:	movw	r3, #23268	; 0x5ae4
   11644:	movt	r3, #1
   11648:	ldr	r2, [r2]
   1164c:	mov	r1, r0
   11650:	mov	r0, #1
   11654:	bl	11340 <__printf_chk@plt>
   11658:	ldr	r2, [sp, #92]	; 0x5c
   1165c:	mov	r0, #0
   11660:	ldr	r3, [r5]
   11664:	cmp	r2, r3
   11668:	bne	11aa4 <strspn@plt+0x674>
   1166c:	add	sp, sp, #96	; 0x60
   11670:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   11674:	mov	r2, #5
   11678:	movw	r1, #23176	; 0x5a88
   1167c:	mov	r0, #0
   11680:	movt	r1, #1
   11684:	ldr	r9, [r6]
   11688:	bl	111b4 <dcgettext@plt>
   1168c:	mov	r1, r0
   11690:	mov	r0, r9
   11694:	bl	133c4 <strspn@plt+0x1f94>
   11698:	strd	r0, [sp, #56]	; 0x38
   1169c:	b	114e4 <strspn@plt+0xb4>
   116a0:	ldrb	r3, [sp, #80]	; 0x50
   116a4:	orr	r3, r3, #2
   116a8:	strb	r3, [sp, #80]	; 0x50
   116ac:	b	114e4 <strspn@plt+0xb4>
   116b0:	mov	r2, #5
   116b4:	movw	r1, #23204	; 0x5aa4
   116b8:	mov	r0, #0
   116bc:	movt	r1, #1
   116c0:	ldr	r9, [r6]
   116c4:	bl	111b4 <dcgettext@plt>
   116c8:	mov	r1, r0
   116cc:	mov	r0, r9
   116d0:	bl	133c4 <strspn@plt+0x1f94>
   116d4:	strd	r0, [sp, #72]	; 0x48
   116d8:	b	114e4 <strspn@plt+0xb4>
   116dc:	mov	r2, #5
   116e0:	movw	r1, #23228	; 0x5abc
   116e4:	mov	r0, #0
   116e8:	movt	r1, #1
   116ec:	ldr	r9, [r6]
   116f0:	bl	111b4 <dcgettext@plt>
   116f4:	mov	r1, r0
   116f8:	mov	r0, r9
   116fc:	bl	133c4 <strspn@plt+0x1f94>
   11700:	strd	r0, [sp, #64]	; 0x40
   11704:	b	114e4 <strspn@plt+0xb4>
   11708:	ldrb	r3, [sp, #80]	; 0x50
   1170c:	orr	r3, r3, #8
   11710:	strb	r3, [sp, #80]	; 0x50
   11714:	b	114e4 <strspn@plt+0xb4>
   11718:	mov	r3, #2
   1171c:	str	r3, [sp, #44]	; 0x2c
   11720:	b	114e4 <strspn@plt+0xb4>
   11724:	bl	112ec <__errno_location@plt>
   11728:	mov	r3, #0
   1172c:	mov	r2, #5
   11730:	movw	r1, #23152	; 0x5a70
   11734:	movt	r1, #1
   11738:	ldr	r9, [r8]
   1173c:	str	r3, [r0]
   11740:	mov	r0, r3
   11744:	bl	111b4 <dcgettext@plt>
   11748:	mov	r1, r0
   1174c:	mov	r0, r9
   11750:	bl	1333c <strspn@plt+0x1f0c>
   11754:	str	r0, [sp, #40]	; 0x28
   11758:	b	114e4 <strspn@plt+0xb4>
   1175c:	mov	r3, #0
   11760:	str	r3, [sp, #44]	; 0x2c
   11764:	b	114e4 <strspn@plt+0xb4>
   11768:	movw	ip, #21056	; 0x5240
   1176c:	movt	ip, #1
   11770:	add	lr, sp, #16
   11774:	add	r8, sp, #12
   11778:	ldm	ip!, {r0, r1, r2, r3}
   1177c:	add	r9, sp, #36	; 0x24
   11780:	stmia	lr!, {r0, r1, r2, r3}
   11784:	ldm	ip, {r0, r1}
   11788:	stm	lr, {r0, r1}
   1178c:	b	117d0 <strspn@plt+0x3a0>
   11790:	mov	r2, #5
   11794:	movw	r1, #23100	; 0x5a3c
   11798:	mov	r0, #0
   1179c:	movt	r1, #1
   117a0:	bl	111b4 <dcgettext@plt>
   117a4:	mov	sl, r0
   117a8:	mov	r0, r4
   117ac:	bl	120b8 <strspn@plt+0xc88>
   117b0:	mov	r1, sl
   117b4:	str	r6, [sp]
   117b8:	mov	r3, r7
   117bc:	mov	r2, r0
   117c0:	mov	r0, #1
   117c4:	bl	11340 <__printf_chk@plt>
   117c8:	cmp	r8, r9
   117cc:	beq	11658 <strspn@plt+0x228>
   117d0:	ldr	r4, [r8, #4]!
   117d4:	mov	r0, r4
   117d8:	bl	11238 <sched_get_priority_max@plt>
   117dc:	mov	r6, r0
   117e0:	mov	r0, r4
   117e4:	bl	11100 <sched_get_priority_min@plt>
   117e8:	cmp	r0, #0
   117ec:	cmpge	r6, #0
   117f0:	mov	r7, r0
   117f4:	movlt	r0, #0
   117f8:	movge	r0, #1
   117fc:	bge	11790 <strspn@plt+0x360>
   11800:	mov	r2, #5
   11804:	movw	r1, #23132	; 0x5a5c
   11808:	movt	r1, #1
   1180c:	bl	111b4 <dcgettext@plt>
   11810:	mov	r6, r0
   11814:	mov	r0, r4
   11818:	bl	120b8 <strspn@plt+0xc88>
   1181c:	mov	r1, r6
   11820:	mov	r2, r0
   11824:	mov	r0, #1
   11828:	bl	11340 <__printf_chk@plt>
   1182c:	b	117c8 <strspn@plt+0x398>
   11830:	mov	r3, #5
   11834:	str	r3, [sp, #44]	; 0x2c
   11838:	b	114e4 <strspn@plt+0xb4>
   1183c:	cmn	r3, #1
   11840:	bne	11894 <strspn@plt+0x464>
   11844:	ldr	r3, [r6]
   11848:	rsb	r7, r3, r7
   1184c:	cmp	r7, #1
   11850:	bgt	11894 <strspn@plt+0x464>
   11854:	mov	r0, #1
   11858:	b	115ec <strspn@plt+0x1bc>
   1185c:	ldr	r3, [sp, #40]	; 0x28
   11860:	movw	r6, #29000	; 0x7148
   11864:	movt	r6, #2
   11868:	cmp	r3, #0
   1186c:	blt	1183c <strspn@plt+0x40c>
   11870:	ldr	r3, [r6]
   11874:	rsb	r3, r3, r7
   11878:	cmp	r3, #0
   1187c:	ble	11854 <strspn@plt+0x424>
   11880:	ldrb	r2, [sp, #80]	; 0x50
   11884:	tst	r2, #8
   11888:	bne	1190c <strspn@plt+0x4dc>
   1188c:	cmp	r3, #1
   11890:	beq	1190c <strspn@plt+0x4dc>
   11894:	bl	112ec <__errno_location@plt>
   11898:	mov	r8, #0
   1189c:	mov	r2, #5
   118a0:	movw	r1, #23312	; 0x5b10
   118a4:	movt	r1, #1
   118a8:	str	r8, [r0]
   118ac:	mov	r0, r8
   118b0:	ldr	r3, [r6]
   118b4:	ldr	r7, [r4, r3, lsl #2]
   118b8:	bl	111b4 <dcgettext@plt>
   118bc:	mov	r1, r0
   118c0:	mov	r0, r7
   118c4:	bl	1333c <strspn@plt+0x1f0c>
   118c8:	ldrb	r3, [sp, #80]	; 0x50
   118cc:	tst	r3, #2
   118d0:	mov	r7, r0
   118d4:	str	r0, [sp, #48]	; 0x30
   118d8:	ldr	r0, [sp, #44]	; 0x2c
   118dc:	beq	11928 <strspn@plt+0x4f8>
   118e0:	sub	r3, r0, #1
   118e4:	cmp	r3, #1
   118e8:	bls	11928 <strspn@plt+0x4f8>
   118ec:	mov	r0, r8
   118f0:	movw	r1, #23340	; 0x5b2c
   118f4:	mov	r2, #5
   118f8:	movt	r1, #1
   118fc:	bl	111b4 <dcgettext@plt>
   11900:	mov	r1, r0
   11904:	mov	r0, #1
   11908:	bl	1137c <errx@plt>
   1190c:	add	r0, sp, #40	; 0x28
   11910:	bl	123e4 <strspn@plt+0xfb4>
   11914:	ldr	r3, [r6]
   11918:	rsb	r7, r3, r7
   1191c:	cmp	r7, #1
   11920:	bne	11894 <strspn@plt+0x464>
   11924:	b	11658 <strspn@plt+0x228>
   11928:	ldrd	r8, [sp, #56]	; 0x38
   1192c:	orrs	r1, r8, r9
   11930:	bne	11a2c <strspn@plt+0x5fc>
   11934:	ldrd	r2, [sp, #64]	; 0x40
   11938:	orrs	r1, r2, r3
   1193c:	bne	11a2c <strspn@plt+0x5fc>
   11940:	ldrd	r2, [sp, #72]	; 0x48
   11944:	orrs	r1, r2, r3
   11948:	bne	11a2c <strspn@plt+0x5fc>
   1194c:	cmp	r0, #6
   11950:	beq	11a44 <strspn@plt+0x614>
   11954:	ldr	r3, [sp, #40]	; 0x28
   11958:	cmn	r3, #1
   1195c:	moveq	r3, #0
   11960:	streq	r3, [sp, #40]	; 0x28
   11964:	bl	11100 <sched_get_priority_min@plt>
   11968:	cmp	r7, r0
   1196c:	blt	11b08 <strspn@plt+0x6d8>
   11970:	ldr	r0, [sp, #44]	; 0x2c
   11974:	bl	11238 <sched_get_priority_max@plt>
   11978:	ldr	r3, [sp, #48]	; 0x30
   1197c:	cmp	r0, r3
   11980:	blt	11b08 <strspn@plt+0x6d8>
   11984:	ldrb	r3, [sp, #80]	; 0x50
   11988:	ands	r7, r3, #1
   1198c:	beq	11a60 <strspn@plt+0x630>
   11990:	ldr	r0, [sp, #40]	; 0x28
   11994:	bl	1274c <strspn@plt+0x131c>
   11998:	subs	r7, r0, #0
   1199c:	bne	119b8 <strspn@plt+0x588>
   119a0:	b	11acc <strspn@plt+0x69c>
   119a4:	add	r0, sp, #40	; 0x28
   119a8:	ldr	r1, [sp, #12]
   119ac:	bl	11fc4 <strspn@plt+0xb94>
   119b0:	cmn	r0, #1
   119b4:	beq	11aa8 <strspn@plt+0x678>
   119b8:	mov	r0, r7
   119bc:	add	r1, sp, #12
   119c0:	bl	12824 <strspn@plt+0x13f4>
   119c4:	subs	r8, r0, #0
   119c8:	beq	119a4 <strspn@plt+0x574>
   119cc:	mov	r0, r7
   119d0:	bl	127fc <strspn@plt+0x13cc>
   119d4:	ldrb	r3, [sp, #80]	; 0x50
   119d8:	orr	r3, r3, #4
   119dc:	strb	r3, [sp, #80]	; 0x50
   119e0:	tst	r3, #8
   119e4:	bne	11a98 <strspn@plt+0x668>
   119e8:	ldr	r7, [sp, #40]	; 0x28
   119ec:	cmp	r7, #0
   119f0:	bne	11658 <strspn@plt+0x228>
   119f4:	ldr	r5, [r6]
   119f8:	add	r5, r5, #1
   119fc:	add	r1, r4, r5, lsl #2
   11a00:	ldr	r0, [r4, r5, lsl #2]
   11a04:	bl	1119c <execvp@plt>
   11a08:	mov	r2, #5
   11a0c:	mov	r0, r7
   11a10:	movw	r1, #23640	; 0x5c58
   11a14:	movt	r1, #1
   11a18:	bl	111b4 <dcgettext@plt>
   11a1c:	ldr	r2, [r4, r5, lsl #2]
   11a20:	mov	r1, r0
   11a24:	mov	r0, #1
   11a28:	bl	111e4 <err@plt>
   11a2c:	cmp	r0, #6
   11a30:	bne	11ae8 <strspn@plt+0x6b8>
   11a34:	ldrd	r2, [sp, #64]	; 0x40
   11a38:	orrs	r1, r2, r3
   11a3c:	bne	11a48 <strspn@plt+0x618>
   11a40:	ldrd	r2, [sp, #72]	; 0x48
   11a44:	strd	r2, [sp, #64]	; 0x40
   11a48:	orrs	r3, r8, r9
   11a4c:	ldrdeq	r2, [sp, #64]	; 0x40
   11a50:	moveq	r0, #6
   11a54:	movne	r0, #6
   11a58:	strdeq	r2, [sp, #56]	; 0x38
   11a5c:	b	11954 <strspn@plt+0x524>
   11a60:	add	r0, sp, #40	; 0x28
   11a64:	ldr	r1, [sp, #40]	; 0x28
   11a68:	bl	11fc4 <strspn@plt+0xb94>
   11a6c:	cmn	r0, #1
   11a70:	bne	119d4 <strspn@plt+0x5a4>
   11a74:	mov	r2, #5
   11a78:	mov	r0, r7
   11a7c:	movw	r1, #23608	; 0x5c38
   11a80:	movt	r1, #1
   11a84:	bl	111b4 <dcgettext@plt>
   11a88:	ldr	r2, [sp, #40]	; 0x28
   11a8c:	mov	r1, r0
   11a90:	mov	r0, #1
   11a94:	bl	111e4 <err@plt>
   11a98:	add	r0, sp, #40	; 0x28
   11a9c:	bl	123e4 <strspn@plt+0xfb4>
   11aa0:	b	119e8 <strspn@plt+0x5b8>
   11aa4:	bl	111c0 <__stack_chk_fail@plt>
   11aa8:	mov	r2, #5
   11aac:	mov	r0, r8
   11ab0:	movw	r1, #23576	; 0x5c18
   11ab4:	movt	r1, #1
   11ab8:	bl	111b4 <dcgettext@plt>
   11abc:	ldr	r2, [sp, #12]
   11ac0:	mov	r1, r0
   11ac4:	mov	r0, #1
   11ac8:	bl	111e4 <err@plt>
   11acc:	movw	r1, #23024	; 0x59f0
   11ad0:	mov	r2, #5
   11ad4:	movt	r1, #1
   11ad8:	bl	111b4 <dcgettext@plt>
   11adc:	mov	r1, r0
   11ae0:	mov	r0, #1
   11ae4:	bl	111e4 <err@plt>
   11ae8:	movw	r1, #23420	; 0x5b7c
   11aec:	mov	r0, #0
   11af0:	movt	r1, #1
   11af4:	mov	r2, #5
   11af8:	bl	111b4 <dcgettext@plt>
   11afc:	mov	r1, r0
   11b00:	mov	r0, #1
   11b04:	bl	1137c <errx@plt>
   11b08:	mov	r2, #5
   11b0c:	movw	r1, #23500	; 0x5bcc
   11b10:	mov	r0, #0
   11b14:	movt	r1, #1
   11b18:	bl	111b4 <dcgettext@plt>
   11b1c:	ldr	r2, [sp, #48]	; 0x30
   11b20:	mov	r1, r0
   11b24:	mov	r0, #1
   11b28:	bl	1137c <errx@plt>
   11b2c:	andeq	r5, r1, r8, asr r2
   11b30:	mov	fp, #0
   11b34:	mov	lr, #0
   11b38:	pop	{r1}		; (ldr r1, [sp], #4)
   11b3c:	mov	r2, sp
   11b40:	push	{r2}		; (str r2, [sp, #-4]!)
   11b44:	push	{r0}		; (str r0, [sp, #-4]!)
   11b48:	ldr	ip, [pc, #16]	; 11b60 <strspn@plt+0x730>
   11b4c:	push	{ip}		; (str ip, [sp, #-4]!)
   11b50:	ldr	r0, [pc, #12]	; 11b64 <strspn@plt+0x734>
   11b54:	ldr	r3, [pc, #12]	; 11b68 <strspn@plt+0x738>
   11b58:	bl	11250 <__libc_start_main@plt>
   11b5c:	bl	113f4 <abort@plt>
   11b60:	andeq	r5, r1, r0, lsl #4
   11b64:	andeq	r1, r1, r0, asr #8
   11b68:	muleq	r1, ip, r1
   11b6c:	ldr	r3, [pc, #20]	; 11b88 <strspn@plt+0x758>
   11b70:	ldr	r2, [pc, #20]	; 11b8c <strspn@plt+0x75c>
   11b74:	add	r3, pc, r3
   11b78:	ldr	r2, [r3, r2]
   11b7c:	cmp	r2, #0
   11b80:	bxeq	lr
   11b84:	b	11268 <__gmon_start__@plt>
   11b88:	andeq	r5, r1, r4, lsl #9
   11b8c:	andeq	r0, r0, r8, lsr #2
   11b90:	push	{r3, lr}
   11b94:	movw	r0, #28980	; 0x7134
   11b98:	ldr	r3, [pc, #36]	; 11bc4 <strspn@plt+0x794>
   11b9c:	movt	r0, #2
   11ba0:	rsb	r3, r0, r3
   11ba4:	cmp	r3, #6
   11ba8:	popls	{r3, pc}
   11bac:	movw	r3, #0
   11bb0:	movt	r3, #0
   11bb4:	cmp	r3, #0
   11bb8:	popeq	{r3, pc}
   11bbc:	blx	r3
   11bc0:	pop	{r3, pc}
   11bc4:	andeq	r7, r2, r7, lsr r1
   11bc8:	push	{r3, lr}
   11bcc:	movw	r0, #28980	; 0x7134
   11bd0:	movw	r3, #28980	; 0x7134
   11bd4:	movt	r0, #2
   11bd8:	movt	r3, #2
   11bdc:	rsb	r3, r0, r3
   11be0:	asr	r3, r3, #2
   11be4:	add	r3, r3, r3, lsr #31
   11be8:	asrs	r1, r3, #1
   11bec:	popeq	{r3, pc}
   11bf0:	movw	r2, #0
   11bf4:	movt	r2, #0
   11bf8:	cmp	r2, #0
   11bfc:	popeq	{r3, pc}
   11c00:	blx	r2
   11c04:	pop	{r3, pc}
   11c08:	push	{r4, lr}
   11c0c:	movw	r4, #29020	; 0x715c
   11c10:	movt	r4, #2
   11c14:	ldrb	r3, [r4]
   11c18:	cmp	r3, #0
   11c1c:	popne	{r4, pc}
   11c20:	bl	11b90 <strspn@plt+0x760>
   11c24:	mov	r3, #1
   11c28:	strb	r3, [r4]
   11c2c:	pop	{r4, pc}
   11c30:	movw	r0, #28420	; 0x6f04
   11c34:	movt	r0, #2
   11c38:	push	{r3, lr}
   11c3c:	ldr	r3, [r0]
   11c40:	cmp	r3, #0
   11c44:	beq	11c5c <strspn@plt+0x82c>
   11c48:	movw	r3, #0
   11c4c:	movt	r3, #0
   11c50:	cmp	r3, #0
   11c54:	beq	11c5c <strspn@plt+0x82c>
   11c58:	blx	r3
   11c5c:	pop	{r3, lr}
   11c60:	b	11bc8 <strspn@plt+0x798>
   11c64:	push	{r3, r4, r5, lr}
   11c68:	subs	r5, r0, #0
   11c6c:	mov	r2, #5
   11c70:	movw	r1, #21352	; 0x5368
   11c74:	movweq	r3, #29008	; 0x7150
   11c78:	movwne	r3, #29004	; 0x714c
   11c7c:	movteq	r3, #2
   11c80:	movtne	r3, #2
   11c84:	movt	r1, #1
   11c88:	mov	r0, #0
   11c8c:	ldr	r4, [r3]
   11c90:	bl	111b4 <dcgettext@plt>
   11c94:	mov	r1, r4
   11c98:	bl	113dc <fputs@plt>
   11c9c:	mov	r2, #5
   11ca0:	movw	r1, #21416	; 0x53a8
   11ca4:	mov	r0, #0
   11ca8:	movt	r1, #1
   11cac:	bl	111b4 <dcgettext@plt>
   11cb0:	mov	r1, r4
   11cb4:	bl	113dc <fputs@plt>
   11cb8:	mov	r2, #5
   11cbc:	movw	r1, #21420	; 0x53ac
   11cc0:	mov	r0, #0
   11cc4:	movt	r1, #1
   11cc8:	bl	111b4 <dcgettext@plt>
   11ccc:	mov	r1, r4
   11cd0:	bl	113dc <fputs@plt>
   11cd4:	mov	r2, #5
   11cd8:	movw	r1, #21416	; 0x53a8
   11cdc:	mov	r0, #0
   11ce0:	movt	r1, #1
   11ce4:	bl	111b4 <dcgettext@plt>
   11ce8:	mov	r1, r4
   11cec:	bl	113dc <fputs@plt>
   11cf0:	mov	r2, #5
   11cf4:	movw	r1, #21520	; 0x5410
   11cf8:	mov	r0, #0
   11cfc:	movt	r1, #1
   11d00:	bl	111b4 <dcgettext@plt>
   11d04:	mov	r1, r4
   11d08:	bl	113dc <fputs@plt>
   11d0c:	mov	r2, #5
   11d10:	movw	r1, #21416	; 0x53a8
   11d14:	mov	r0, #0
   11d18:	movt	r1, #1
   11d1c:	bl	111b4 <dcgettext@plt>
   11d20:	mov	r1, r4
   11d24:	bl	113dc <fputs@plt>
   11d28:	mov	r2, #5
   11d2c:	movw	r1, #21560	; 0x5438
   11d30:	mov	r0, #0
   11d34:	movt	r1, #1
   11d38:	bl	111b4 <dcgettext@plt>
   11d3c:	mov	r1, r4
   11d40:	bl	113dc <fputs@plt>
   11d44:	mov	r2, #5
   11d48:	movw	r1, #21580	; 0x544c
   11d4c:	mov	r0, #0
   11d50:	movt	r1, #1
   11d54:	bl	111b4 <dcgettext@plt>
   11d58:	mov	r1, r4
   11d5c:	bl	113dc <fputs@plt>
   11d60:	mov	r2, #5
   11d64:	movw	r1, #21632	; 0x5480
   11d68:	mov	r0, #0
   11d6c:	movt	r1, #1
   11d70:	bl	111b4 <dcgettext@plt>
   11d74:	mov	r1, r4
   11d78:	bl	113dc <fputs@plt>
   11d7c:	mov	r2, #5
   11d80:	movw	r1, #21684	; 0x54b4
   11d84:	mov	r0, #0
   11d88:	movt	r1, #1
   11d8c:	bl	111b4 <dcgettext@plt>
   11d90:	mov	r1, r4
   11d94:	bl	113dc <fputs@plt>
   11d98:	mov	r2, #5
   11d9c:	movw	r1, #21732	; 0x54e4
   11da0:	mov	r0, #0
   11da4:	movt	r1, #1
   11da8:	bl	111b4 <dcgettext@plt>
   11dac:	mov	r1, r4
   11db0:	bl	113dc <fputs@plt>
   11db4:	mov	r2, #5
   11db8:	movw	r1, #21780	; 0x5514
   11dbc:	mov	r0, #0
   11dc0:	movt	r1, #1
   11dc4:	bl	111b4 <dcgettext@plt>
   11dc8:	mov	r1, r4
   11dcc:	bl	113dc <fputs@plt>
   11dd0:	mov	r2, #5
   11dd4:	movw	r1, #21832	; 0x5548
   11dd8:	mov	r0, #0
   11ddc:	movt	r1, #1
   11de0:	bl	111b4 <dcgettext@plt>
   11de4:	mov	r1, r4
   11de8:	bl	113dc <fputs@plt>
   11dec:	mov	r2, #5
   11df0:	movw	r1, #21416	; 0x53a8
   11df4:	mov	r0, #0
   11df8:	movt	r1, #1
   11dfc:	bl	111b4 <dcgettext@plt>
   11e00:	mov	r1, r4
   11e04:	bl	113dc <fputs@plt>
   11e08:	mov	r2, #5
   11e0c:	movw	r1, #21888	; 0x5580
   11e10:	mov	r0, #0
   11e14:	movt	r1, #1
   11e18:	bl	111b4 <dcgettext@plt>
   11e1c:	mov	r1, r4
   11e20:	bl	113dc <fputs@plt>
   11e24:	mov	r2, #5
   11e28:	movw	r1, #21912	; 0x5598
   11e2c:	mov	r0, #0
   11e30:	movt	r1, #1
   11e34:	bl	111b4 <dcgettext@plt>
   11e38:	mov	r1, r4
   11e3c:	bl	113dc <fputs@plt>
   11e40:	mov	r2, #5
   11e44:	movw	r1, #21980	; 0x55dc
   11e48:	mov	r0, #0
   11e4c:	movt	r1, #1
   11e50:	bl	111b4 <dcgettext@plt>
   11e54:	mov	r1, r4
   11e58:	bl	113dc <fputs@plt>
   11e5c:	mov	r2, #5
   11e60:	movw	r1, #22040	; 0x5618
   11e64:	mov	r0, #0
   11e68:	movt	r1, #1
   11e6c:	bl	111b4 <dcgettext@plt>
   11e70:	mov	r1, r4
   11e74:	bl	113dc <fputs@plt>
   11e78:	mov	r2, #5
   11e7c:	movw	r1, #22100	; 0x5654
   11e80:	mov	r0, #0
   11e84:	movt	r1, #1
   11e88:	bl	111b4 <dcgettext@plt>
   11e8c:	mov	r1, r4
   11e90:	bl	113dc <fputs@plt>
   11e94:	mov	r2, #5
   11e98:	movw	r1, #21416	; 0x53a8
   11e9c:	mov	r0, #0
   11ea0:	movt	r1, #1
   11ea4:	bl	111b4 <dcgettext@plt>
   11ea8:	mov	r1, r4
   11eac:	bl	113dc <fputs@plt>
   11eb0:	mov	r2, #5
   11eb4:	movw	r1, #22160	; 0x5690
   11eb8:	mov	r0, #0
   11ebc:	movt	r1, #1
   11ec0:	bl	111b4 <dcgettext@plt>
   11ec4:	mov	r1, r4
   11ec8:	bl	113dc <fputs@plt>
   11ecc:	mov	r2, #5
   11ed0:	movw	r1, #22176	; 0x56a0
   11ed4:	mov	r0, #0
   11ed8:	movt	r1, #1
   11edc:	bl	111b4 <dcgettext@plt>
   11ee0:	mov	r1, r4
   11ee4:	bl	113dc <fputs@plt>
   11ee8:	mov	r2, #5
   11eec:	movw	r1, #22252	; 0x56ec
   11ef0:	mov	r0, #0
   11ef4:	movt	r1, #1
   11ef8:	bl	111b4 <dcgettext@plt>
   11efc:	mov	r1, r4
   11f00:	bl	113dc <fputs@plt>
   11f04:	mov	r2, #5
   11f08:	movw	r1, #22312	; 0x5728
   11f0c:	mov	r0, #0
   11f10:	movt	r1, #1
   11f14:	bl	111b4 <dcgettext@plt>
   11f18:	mov	r1, r4
   11f1c:	bl	113dc <fputs@plt>
   11f20:	mov	r2, #5
   11f24:	movw	r1, #22368	; 0x5760
   11f28:	mov	r0, #0
   11f2c:	movt	r1, #1
   11f30:	bl	111b4 <dcgettext@plt>
   11f34:	mov	r1, r4
   11f38:	bl	113dc <fputs@plt>
   11f3c:	mov	r2, #5
   11f40:	movw	r1, #21416	; 0x53a8
   11f44:	mov	r0, #0
   11f48:	movt	r1, #1
   11f4c:	bl	111b4 <dcgettext@plt>
   11f50:	mov	r1, r4
   11f54:	bl	113dc <fputs@plt>
   11f58:	mov	r2, #5
   11f5c:	movw	r1, #22420	; 0x5794
   11f60:	mov	r0, #0
   11f64:	movt	r1, #1
   11f68:	bl	111b4 <dcgettext@plt>
   11f6c:	mov	r1, r4
   11f70:	bl	113dc <fputs@plt>
   11f74:	mov	r2, #5
   11f78:	movw	r1, #22464	; 0x57c0
   11f7c:	mov	r0, #0
   11f80:	movt	r1, #1
   11f84:	bl	111b4 <dcgettext@plt>
   11f88:	mov	r1, r4
   11f8c:	bl	113dc <fputs@plt>
   11f90:	mov	r2, #5
   11f94:	movw	r1, #22520	; 0x57f8
   11f98:	mov	r0, #0
   11f9c:	movt	r1, #1
   11fa0:	bl	111b4 <dcgettext@plt>
   11fa4:	movw	r3, #22548	; 0x5814
   11fa8:	mov	r1, #1
   11fac:	movt	r3, #1
   11fb0:	mov	r2, r0
   11fb4:	mov	r0, r4
   11fb8:	bl	11358 <__fprintf_chk@plt>
   11fbc:	mov	r0, r5
   11fc0:	bl	11298 <exit@plt>
   11fc4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11fc8:	movw	sl, #28992	; 0x7140
   11fcc:	ldrb	r3, [r0, #40]	; 0x28
   11fd0:	movt	sl, #2
   11fd4:	mov	r8, r0
   11fd8:	ldr	r0, [r0, #4]
   11fdc:	tst	r3, #2
   11fe0:	ldr	lr, [sl]
   11fe4:	ldrd	r2, [r8, #32]
   11fe8:	sub	sp, sp, #68	; 0x44
   11fec:	ldrd	r4, [r8, #24]
   11ff0:	mov	ip, #48	; 0x30
   11ff4:	ldr	fp, [r8, #8]
   11ff8:	mov	r9, r1
   11ffc:	ldrd	r6, [r8, #16]
   12000:	mov	r1, #0
   12004:	strd	r2, [sp, #48]	; 0x30
   12008:	movne	r2, #1073741824	; 0x40000000
   1200c:	movne	r3, #0
   12010:	str	r1, [sp, #16]
   12014:	str	r1, [sp, #20]
   12018:	str	lr, [sp, #60]	; 0x3c
   1201c:	strdne	r2, [sp, #16]
   12020:	strd	r4, [sp, #40]	; 0x28
   12024:	str	r1, [sp, #24]
   12028:	str	ip, [sp, #8]
   1202c:	str	r0, [sp, #12]
   12030:	str	fp, [sp, #28]
   12034:	strd	r6, [sp, #32]
   12038:	bl	112ec <__errno_location@plt>
   1203c:	mov	r3, #0
   12040:	mov	r1, r9
   12044:	add	r2, sp, #8
   12048:	mov	r4, r0
   1204c:	mov	r0, #380	; 0x17c
   12050:	str	r3, [r4]
   12054:	bl	112a4 <syscall@plt>
   12058:	cmp	r0, #0
   1205c:	beq	1206c <strspn@plt+0xc3c>
   12060:	ldr	r3, [r4]
   12064:	cmp	r3, #38	; 0x26
   12068:	beq	12084 <strspn@plt+0xc54>
   1206c:	ldr	r2, [sp, #60]	; 0x3c
   12070:	ldr	r3, [sl]
   12074:	cmp	r2, r3
   12078:	bne	120b4 <strspn@plt+0xc84>
   1207c:	add	sp, sp, #68	; 0x44
   12080:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12084:	ldr	r1, [r8, #4]
   12088:	cmp	r1, #6
   1208c:	beq	1206c <strspn@plt+0xc3c>
   12090:	ldrb	r2, [r8, #40]	; 0x28
   12094:	mov	r0, r9
   12098:	ldr	r3, [r8, #8]
   1209c:	tst	r2, #2
   120a0:	add	r2, sp, #4
   120a4:	orrne	r1, r1, #1073741824	; 0x40000000
   120a8:	str	r3, [sp, #4]
   120ac:	bl	11424 <sched_setscheduler@plt>
   120b0:	b	1206c <strspn@plt+0xc3c>
   120b4:	bl	111c0 <__stack_chk_fail@plt>
   120b8:	cmp	r0, #3
   120bc:	beq	1214c <strspn@plt+0xd1c>
   120c0:	ble	120e4 <strspn@plt+0xcb4>
   120c4:	cmp	r0, #6
   120c8:	beq	12120 <strspn@plt+0xcf0>
   120cc:	bgt	12104 <strspn@plt+0xcd4>
   120d0:	cmp	r0, #5
   120d4:	bne	1212c <strspn@plt+0xcfc>
   120d8:	movw	r0, #22580	; 0x5834
   120dc:	movt	r0, #1
   120e0:	bx	lr
   120e4:	cmp	r0, #1
   120e8:	beq	12140 <strspn@plt+0xd10>
   120ec:	bgt	12114 <strspn@plt+0xce4>
   120f0:	cmp	r0, #0
   120f4:	bne	1212c <strspn@plt+0xcfc>
   120f8:	movw	r0, #22556	; 0x581c
   120fc:	movt	r0, #1
   12100:	bx	lr
   12104:	cmp	r0, #1073741825	; 0x40000001
   12108:	beq	12140 <strspn@plt+0xd10>
   1210c:	cmp	r0, #1073741826	; 0x40000002
   12110:	bne	1212c <strspn@plt+0xcfc>
   12114:	movw	r0, #22592	; 0x5840
   12118:	movt	r0, #1
   1211c:	bx	lr
   12120:	movw	r0, #22616	; 0x5858
   12124:	movt	r0, #1
   12128:	bx	lr
   1212c:	movw	r1, #22632	; 0x5868
   12130:	mov	r0, #0
   12134:	movt	r1, #1
   12138:	mov	r2, #5
   1213c:	b	111b4 <dcgettext@plt>
   12140:	movw	r0, #22568	; 0x5828
   12144:	movt	r0, #1
   12148:	bx	lr
   1214c:	movw	r0, #22604	; 0x584c
   12150:	movt	r0, #1
   12154:	bx	lr
   12158:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1215c:	movw	r4, #28992	; 0x7140
   12160:	movt	r4, #2
   12164:	sub	sp, sp, #108	; 0x6c
   12168:	subs	r5, r1, #0
   1216c:	mov	r6, r0
   12170:	ldr	r3, [r4]
   12174:	str	r3, [sp, #100]	; 0x64
   12178:	beq	12388 <strspn@plt+0xf58>
   1217c:	bl	112ec <__errno_location@plt>
   12180:	mov	sl, #0
   12184:	mov	r3, #48	; 0x30
   12188:	add	r2, sp, #48	; 0x30
   1218c:	mov	r1, r5
   12190:	mov	r7, r0
   12194:	movw	r0, #381	; 0x17d
   12198:	str	sl, [r7]
   1219c:	str	sl, [sp]
   121a0:	bl	112a4 <syscall@plt>
   121a4:	ldr	r3, [r7]
   121a8:	cmp	r0, sl
   121ac:	beq	12218 <strspn@plt+0xde8>
   121b0:	cmp	r3, #38	; 0x26
   121b4:	bne	123a8 <strspn@plt+0xf78>
   121b8:	mov	r9, #0
   121bc:	str	r9, [sp, #40]	; 0x28
   121c0:	mov	r8, r9
   121c4:	str	r9, [sp, #32]
   121c8:	str	r9, [sp, #44]	; 0x2c
   121cc:	str	r9, [sp, #36]	; 0x24
   121d0:	mov	r0, r5
   121d4:	bl	11208 <sched_getscheduler@plt>
   121d8:	cmn	r0, #1
   121dc:	mov	r7, r0
   121e0:	beq	123cc <strspn@plt+0xf9c>
   121e4:	add	r1, sp, #48	; 0x30
   121e8:	mov	r0, r5
   121ec:	bl	112c8 <sched_getparam@plt>
   121f0:	cmp	r0, #0
   121f4:	movwne	r1, #22672	; 0x5890
   121f8:	movne	r0, #0
   121fc:	movtne	r1, #1
   12200:	bne	123d8 <strspn@plt+0xfa8>
   12204:	bic	r3, r7, #2
   12208:	ldr	fp, [sp, #48]	; 0x30
   1220c:	cmp	r3, #1073741825	; 0x40000001
   12210:	moveq	sl, #1
   12214:	b	12258 <strspn@plt+0xe28>
   12218:	cmp	r3, #38	; 0x26
   1221c:	ldr	r3, [sp, #80]	; 0x50
   12220:	ldr	sl, [sp, #56]	; 0x38
   12224:	ldr	r7, [sp, #52]	; 0x34
   12228:	str	r3, [sp, #32]
   1222c:	and	sl, sl, #1
   12230:	ldr	r3, [sp, #84]	; 0x54
   12234:	ldr	fp, [sp, #68]	; 0x44
   12238:	ldr	r9, [sp, #88]	; 0x58
   1223c:	str	r3, [sp, #36]	; 0x24
   12240:	ldr	r3, [sp, #72]	; 0x48
   12244:	ldr	r8, [sp, #92]	; 0x5c
   12248:	str	r3, [sp, #40]	; 0x28
   1224c:	ldr	r3, [sp, #76]	; 0x4c
   12250:	str	r3, [sp, #44]	; 0x2c
   12254:	beq	121d0 <strspn@plt+0xda0>
   12258:	ldrb	r0, [r6, #40]	; 0x28
   1225c:	ubfx	r0, r0, #2, #1
   12260:	cmp	r0, #0
   12264:	movwne	r1, #22708	; 0x58b4
   12268:	movweq	r1, #22744	; 0x58d8
   1226c:	movtne	r1, #1
   12270:	movne	r2, #5
   12274:	moveq	r2, #5
   12278:	movteq	r1, #1
   1227c:	movne	r0, #0
   12280:	bl	111b4 <dcgettext@plt>
   12284:	mov	r1, r0
   12288:	mov	r0, r7
   1228c:	str	r1, [sp, #28]
   12290:	bl	120b8 <strspn@plt+0xc88>
   12294:	ldr	r1, [sp, #28]
   12298:	mov	r2, r5
   1229c:	mov	r3, r0
   122a0:	mov	r0, #1
   122a4:	bl	11340 <__printf_chk@plt>
   122a8:	cmp	sl, #0
   122ac:	bne	12394 <strspn@plt+0xf64>
   122b0:	movw	r3, #29008	; 0x7150
   122b4:	movt	r3, #2
   122b8:	mov	r0, #10
   122bc:	ldr	r1, [r3]
   122c0:	bl	111fc <_IO_putc@plt>
   122c4:	ldrb	r0, [r6, #40]	; 0x28
   122c8:	ubfx	r0, r0, #2, #1
   122cc:	cmp	r0, #0
   122d0:	movwne	r1, #22808	; 0x5918
   122d4:	movweq	r1, #22848	; 0x5940
   122d8:	movne	r2, #5
   122dc:	moveq	r2, #5
   122e0:	movne	r0, #0
   122e4:	movtne	r1, #1
   122e8:	movteq	r1, #1
   122ec:	bl	111b4 <dcgettext@plt>
   122f0:	mov	r3, fp
   122f4:	mov	r2, r5
   122f8:	mov	r1, r0
   122fc:	mov	r0, #1
   12300:	bl	11340 <__printf_chk@plt>
   12304:	cmp	r7, #6
   12308:	bne	12370 <strspn@plt+0xf40>
   1230c:	ldrb	r0, [r6, #40]	; 0x28
   12310:	ubfx	r0, r0, #2, #1
   12314:	cmp	r0, #0
   12318:	movwne	r1, #22892	; 0x596c
   1231c:	movweq	r1, #22956	; 0x59ac
   12320:	movtne	r1, #1
   12324:	movne	r2, #5
   12328:	moveq	r2, #5
   1232c:	movteq	r1, #1
   12330:	movne	r0, #0
   12334:	bl	111b4 <dcgettext@plt>
   12338:	ldr	r3, [sp, #40]	; 0x28
   1233c:	mov	r2, r5
   12340:	str	r9, [sp, #16]
   12344:	str	r8, [sp, #20]
   12348:	str	r3, [sp]
   1234c:	ldr	r3, [sp, #44]	; 0x2c
   12350:	str	r3, [sp, #4]
   12354:	ldr	r3, [sp, #32]
   12358:	str	r3, [sp, #8]
   1235c:	ldr	r3, [sp, #36]	; 0x24
   12360:	str	r3, [sp, #12]
   12364:	mov	r1, r0
   12368:	mov	r0, #1
   1236c:	bl	11340 <__printf_chk@plt>
   12370:	ldr	r2, [sp, #100]	; 0x64
   12374:	ldr	r3, [r4]
   12378:	cmp	r2, r3
   1237c:	bne	123e0 <strspn@plt+0xfb0>
   12380:	add	sp, sp, #108	; 0x6c
   12384:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12388:	bl	1128c <getpid@plt>
   1238c:	mov	r5, r0
   12390:	b	1217c <strspn@plt+0xd4c>
   12394:	movw	r1, #22784	; 0x5900
   12398:	mov	r0, #1
   1239c:	movt	r1, #1
   123a0:	bl	11340 <__printf_chk@plt>
   123a4:	b	122b0 <strspn@plt+0xe80>
   123a8:	movw	r1, #22640	; 0x5870
   123ac:	movt	r1, #1
   123b0:	mov	r0, sl
   123b4:	mov	r2, #5
   123b8:	bl	111b4 <dcgettext@plt>
   123bc:	mov	r2, r5
   123c0:	mov	r1, r0
   123c4:	mov	r0, #1
   123c8:	bl	111e4 <err@plt>
   123cc:	movw	r1, #22640	; 0x5870
   123d0:	movt	r1, #1
   123d4:	mov	r0, #0
   123d8:	mov	r2, #5
   123dc:	b	123b8 <strspn@plt+0xf88>
   123e0:	bl	111c0 <__stack_chk_fail@plt>
   123e4:	push	{r4, r5, r6, lr}
   123e8:	movw	r6, #28992	; 0x7140
   123ec:	movt	r6, #2
   123f0:	ldrb	r2, [r0, #40]	; 0x28
   123f4:	sub	sp, sp, #8
   123f8:	mov	r4, r0
   123fc:	ldr	r3, [r6]
   12400:	tst	r2, #1
   12404:	str	r3, [sp, #4]
   12408:	beq	12460 <strspn@plt+0x1030>
   1240c:	ldr	r0, [r0]
   12410:	bl	1274c <strspn@plt+0x131c>
   12414:	subs	r5, r0, #0
   12418:	bne	1242c <strspn@plt+0xffc>
   1241c:	b	12470 <strspn@plt+0x1040>
   12420:	mov	r0, r4
   12424:	ldr	r1, [sp]
   12428:	bl	12158 <strspn@plt+0xd28>
   1242c:	mov	r0, r5
   12430:	mov	r1, sp
   12434:	bl	12824 <strspn@plt+0x13f4>
   12438:	cmp	r0, #0
   1243c:	beq	12420 <strspn@plt+0xff0>
   12440:	mov	r0, r5
   12444:	bl	127fc <strspn@plt+0x13cc>
   12448:	ldr	r2, [sp, #4]
   1244c:	ldr	r3, [r6]
   12450:	cmp	r2, r3
   12454:	bne	1246c <strspn@plt+0x103c>
   12458:	add	sp, sp, #8
   1245c:	pop	{r4, r5, r6, pc}
   12460:	ldr	r1, [r0]
   12464:	bl	12158 <strspn@plt+0xd28>
   12468:	b	12448 <strspn@plt+0x1018>
   1246c:	bl	111c0 <__stack_chk_fail@plt>
   12470:	movw	r1, #23024	; 0x59f0
   12474:	mov	r2, #5
   12478:	movt	r1, #1
   1247c:	bl	111b4 <dcgettext@plt>
   12480:	mov	r1, r0
   12484:	mov	r0, #1
   12488:	bl	111e4 <err@plt>
   1248c:	movw	r3, #29008	; 0x7150
   12490:	movt	r3, #2
   12494:	push	{r4, r5, r6, lr}
   12498:	ldr	r4, [r3]
   1249c:	mov	r0, r4
   124a0:	bl	11214 <__fpending@plt>
   124a4:	mov	r6, r0
   124a8:	mov	r0, r4
   124ac:	bl	1116c <ferror@plt>
   124b0:	mov	r5, r0
   124b4:	mov	r0, r4
   124b8:	bl	11364 <fclose@plt>
   124bc:	adds	r4, r0, #0
   124c0:	movne	r4, #1
   124c4:	cmp	r5, #0
   124c8:	bne	12540 <strspn@plt+0x1110>
   124cc:	cmp	r4, #0
   124d0:	beq	124ec <strspn@plt+0x10bc>
   124d4:	cmp	r6, #0
   124d8:	beq	12590 <strspn@plt+0x1160>
   124dc:	bl	112ec <__errno_location@plt>
   124e0:	ldr	r3, [r0]
   124e4:	cmp	r3, #32
   124e8:	bne	125a4 <strspn@plt+0x1174>
   124ec:	movw	r3, #29004	; 0x714c
   124f0:	movt	r3, #2
   124f4:	ldr	r4, [r3]
   124f8:	mov	r0, r4
   124fc:	bl	11214 <__fpending@plt>
   12500:	mov	r6, r0
   12504:	mov	r0, r4
   12508:	bl	1116c <ferror@plt>
   1250c:	mov	r5, r0
   12510:	mov	r0, r4
   12514:	bl	11364 <fclose@plt>
   12518:	adds	r4, r0, #0
   1251c:	movne	r4, #1
   12520:	cmp	r5, #0
   12524:	beq	1256c <strspn@plt+0x113c>
   12528:	cmp	r4, #0
   1252c:	bne	12538 <strspn@plt+0x1108>
   12530:	bl	112ec <__errno_location@plt>
   12534:	str	r4, [r0]
   12538:	mov	r0, #1
   1253c:	bl	11184 <_exit@plt>
   12540:	cmp	r4, #0
   12544:	bne	124dc <strspn@plt+0x10ac>
   12548:	bl	112ec <__errno_location@plt>
   1254c:	str	r4, [r0]
   12550:	mov	r2, #5
   12554:	movw	r1, #23056	; 0x5a10
   12558:	mov	r0, #0
   1255c:	movt	r1, #1
   12560:	bl	111b4 <dcgettext@plt>
   12564:	bl	112e0 <warnx@plt>
   12568:	b	12538 <strspn@plt+0x1108>
   1256c:	cmp	r4, #0
   12570:	popeq	{r4, r5, r6, pc}
   12574:	cmp	r6, #0
   12578:	bne	12538 <strspn@plt+0x1108>
   1257c:	bl	112ec <__errno_location@plt>
   12580:	ldr	r3, [r0]
   12584:	cmp	r3, #9
   12588:	bne	12538 <strspn@plt+0x1108>
   1258c:	pop	{r4, r5, r6, pc}
   12590:	bl	112ec <__errno_location@plt>
   12594:	ldr	r3, [r0]
   12598:	cmp	r3, #9
   1259c:	bne	124e4 <strspn@plt+0x10b4>
   125a0:	b	124ec <strspn@plt+0x10bc>
   125a4:	cmp	r3, #0
   125a8:	beq	12550 <strspn@plt+0x1120>
   125ac:	mov	r2, #5
   125b0:	movw	r1, #23056	; 0x5a10
   125b4:	mov	r0, #0
   125b8:	movt	r1, #1
   125bc:	bl	111b4 <dcgettext@plt>
   125c0:	bl	11388 <warn@plt>
   125c4:	b	12538 <strspn@plt+0x1108>
   125c8:	ldr	r3, [pc, #368]	; 12740 <strspn@plt+0x1310>
   125cc:	mov	r2, #1
   125d0:	ldr	ip, [pc, #364]	; 12744 <strspn@plt+0x1314>
   125d4:	add	r3, pc, r3
   125d8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   125dc:	sub	sp, sp, #8192	; 0x2000
   125e0:	ldr	r7, [r3, ip]
   125e4:	sub	sp, sp, #28
   125e8:	ldr	lr, [pc, #344]	; 12748 <strspn@plt+0x1318>
   125ec:	add	r6, sp, #20
   125f0:	str	r1, [sp, #8]
   125f4:	mov	r1, #8192	; 0x2000
   125f8:	str	r0, [sp, #4]
   125fc:	add	lr, pc, lr
   12600:	ldr	ip, [r7]
   12604:	mov	r3, r1
   12608:	str	lr, [sp]
   1260c:	add	lr, sp, r1
   12610:	mov	r0, r6
   12614:	str	ip, [lr, #20]
   12618:	bl	11418 <__snprintf_chk@plt>
   1261c:	mov	r0, r6
   12620:	mov	r1, #0
   12624:	bl	1122c <open64@plt>
   12628:	subs	r5, r0, #0
   1262c:	blt	12734 <strspn@plt+0x1304>
   12630:	mov	r1, #0
   12634:	mov	r0, r6
   12638:	mov	r4, r1
   1263c:	mov	r2, #8192	; 0x2000
   12640:	bl	11328 <memset@plt>
   12644:	mov	fp, r4
   12648:	mov	r8, #8192	; 0x2000
   1264c:	mov	sl, r6
   12650:	b	1266c <strspn@plt+0x123c>
   12654:	rsb	r8, r9, r8
   12658:	add	sl, sl, r9
   1265c:	cmp	r8, #0
   12660:	add	r4, r4, r9
   12664:	mov	fp, #0
   12668:	beq	126b4 <strspn@plt+0x1284>
   1266c:	mov	r0, r5
   12670:	mov	r1, sl
   12674:	mov	r2, r8
   12678:	bl	11148 <read@plt>
   1267c:	subs	r9, r0, #0
   12680:	bgt	12654 <strspn@plt+0x1224>
   12684:	bl	112ec <__errno_location@plt>
   12688:	ldr	r3, [r0]
   1268c:	cmp	r3, #4
   12690:	cmpne	r3, #11
   12694:	beq	126a0 <strspn@plt+0x1270>
   12698:	cmp	r9, #0
   1269c:	bne	126b4 <strspn@plt+0x1284>
   126a0:	cmp	fp, #4
   126a4:	bgt	126b4 <strspn@plt+0x1284>
   126a8:	cmp	r8, #0
   126ac:	add	fp, fp, #1
   126b0:	bne	1266c <strspn@plt+0x123c>
   126b4:	cmp	r4, #0
   126b8:	beq	12708 <strspn@plt+0x12d8>
   126bc:	cmp	r4, #0
   126c0:	addne	r1, r4, r6
   126c4:	movne	r3, r6
   126c8:	movne	ip, #32
   126cc:	beq	126e4 <strspn@plt+0x12b4>
   126d0:	ldrb	r2, [r3], #1
   126d4:	cmp	r2, #0
   126d8:	strbeq	ip, [r3, #-1]
   126dc:	cmp	r3, r1
   126e0:	bne	126d0 <strspn@plt+0x12a0>
   126e4:	add	r2, sp, #8192	; 0x2000
   126e8:	mov	r0, r6
   126ec:	add	r2, r2, #24
   126f0:	add	r3, r2, r4
   126f4:	mov	r2, #0
   126f8:	sub	r3, r3, #8192	; 0x2000
   126fc:	strb	r2, [r3, #-5]
   12700:	bl	1131c <__strdup@plt>
   12704:	mov	r4, r0
   12708:	mov	r0, r5
   1270c:	bl	11400 <close@plt>
   12710:	add	r3, sp, #8192	; 0x2000
   12714:	mov	r0, r4
   12718:	ldr	r2, [r3, #20]
   1271c:	ldr	r3, [r7]
   12720:	cmp	r2, r3
   12724:	bne	1273c <strspn@plt+0x130c>
   12728:	add	sp, sp, #8192	; 0x2000
   1272c:	add	sp, sp, #28
   12730:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12734:	mov	r4, #0
   12738:	b	12710 <strspn@plt+0x12e0>
   1273c:	bl	111c0 <__stack_chk_fail@plt>
   12740:	andeq	r4, r1, r4, lsr #20
   12744:	andeq	r0, r0, r4, lsr #2
   12748:	andeq	r3, r0, r8, lsl #14
   1274c:	ldr	ip, [pc, #156]	; 127f0 <strspn@plt+0x13c0>
   12750:	mov	r1, #1
   12754:	push	{r4, r5, r6, lr}
   12758:	add	ip, pc, ip
   1275c:	ldr	lr, [pc, #144]	; 127f4 <strspn@plt+0x13c4>
   12760:	sub	sp, sp, #4096	; 0x1000
   12764:	sub	sp, sp, #16
   12768:	ldr	r3, [pc, #136]	; 127f8 <strspn@plt+0x13c8>
   1276c:	add	r5, sp, #12
   12770:	mov	r2, #4096	; 0x1000
   12774:	ldr	r4, [ip, lr]
   12778:	add	lr, sp, #8192	; 0x2000
   1277c:	str	r0, [sp]
   12780:	add	r3, pc, r3
   12784:	mov	r0, r5
   12788:	ldr	ip, [r4]
   1278c:	str	ip, [lr, #-4084]	; 0xfffff00c
   12790:	bl	112f8 <__sprintf_chk@plt>
   12794:	mov	r0, #4
   12798:	bl	11244 <malloc@plt>
   1279c:	subs	r6, r0, #0
   127a0:	beq	127dc <strspn@plt+0x13ac>
   127a4:	mov	r0, r5
   127a8:	bl	11220 <opendir@plt>
   127ac:	cmp	r0, #0
   127b0:	str	r0, [r6]
   127b4:	beq	127dc <strspn@plt+0x13ac>
   127b8:	mov	r0, r6
   127bc:	add	r3, sp, #8192	; 0x2000
   127c0:	ldr	r2, [r3, #-4084]	; 0xfffff00c
   127c4:	ldr	r3, [r4]
   127c8:	cmp	r2, r3
   127cc:	bne	127ec <strspn@plt+0x13bc>
   127d0:	add	sp, sp, #4096	; 0x1000
   127d4:	add	sp, sp, #16
   127d8:	pop	{r4, r5, r6, pc}
   127dc:	mov	r0, r6
   127e0:	bl	11154 <free@plt>
   127e4:	mov	r0, #0
   127e8:	b	127bc <strspn@plt+0x138c>
   127ec:	bl	111c0 <__stack_chk_fail@plt>
   127f0:	andeq	r4, r1, r0, lsr #17
   127f4:	andeq	r0, r0, r4, lsr #2
   127f8:	muleq	r0, r0, r5
   127fc:	push	{r4, lr}
   12800:	subs	r4, r0, #0
   12804:	beq	12818 <strspn@plt+0x13e8>
   12808:	ldr	r0, [r4]
   1280c:	cmp	r0, #0
   12810:	beq	12818 <strspn@plt+0x13e8>
   12814:	bl	1140c <closedir@plt>
   12818:	mov	r0, r4
   1281c:	pop	{r4, lr}
   12820:	b	11154 <free@plt>
   12824:	ldr	r3, [pc, #264]	; 12934 <strspn@plt+0x1504>
   12828:	cmp	r1, #0
   1282c:	cmpne	r0, #0
   12830:	ldr	r2, [pc, #256]	; 12938 <strspn@plt+0x1508>
   12834:	add	r3, pc, r3
   12838:	push	{r4, r5, r6, r7, r8, r9, lr}
   1283c:	sub	sp, sp, #12
   12840:	ldr	r9, [r3, r2]
   12844:	mov	r6, r0
   12848:	mov	r5, r1
   1284c:	movne	r4, #0
   12850:	moveq	r4, #1
   12854:	ldr	r3, [r9]
   12858:	str	r3, [sp, #4]
   1285c:	beq	12928 <strspn@plt+0x14f8>
   12860:	str	r4, [r1]
   12864:	bl	112ec <__errno_location@plt>
   12868:	mov	r7, r0
   1286c:	str	r4, [r0]
   12870:	b	12880 <strspn@plt+0x1450>
   12874:	ldr	r0, [r5]
   12878:	cmp	r0, #0
   1287c:	bne	12920 <strspn@plt+0x14f0>
   12880:	ldr	r0, [r6]
   12884:	bl	113ac <readdir64@plt>
   12888:	subs	r4, r0, #0
   1288c:	beq	1290c <strspn@plt+0x14dc>
   12890:	bl	11280 <__ctype_b_loc@plt>
   12894:	ldrb	r3, [r4, #19]
   12898:	lsl	r3, r3, #1
   1289c:	ldr	r2, [r0]
   128a0:	ldrh	r3, [r2, r3]
   128a4:	tst	r3, #2048	; 0x800
   128a8:	beq	12874 <strspn@plt+0x1444>
   128ac:	add	r4, r4, #19
   128b0:	mov	r1, sp
   128b4:	mov	r2, #10
   128b8:	mov	r0, r4
   128bc:	bl	11130 <strtol@plt>
   128c0:	str	r0, [r5]
   128c4:	ldr	r3, [r7]
   128c8:	cmp	r3, #0
   128cc:	bne	128f0 <strspn@plt+0x14c0>
   128d0:	ldr	r3, [sp]
   128d4:	cmp	r4, r3
   128d8:	beq	128f0 <strspn@plt+0x14c0>
   128dc:	cmp	r3, #0
   128e0:	beq	12878 <strspn@plt+0x1448>
   128e4:	ldrsb	r3, [r3]
   128e8:	cmp	r3, #0
   128ec:	beq	12878 <strspn@plt+0x1448>
   128f0:	mvn	r0, #0
   128f4:	ldr	r2, [sp, #4]
   128f8:	ldr	r3, [r9]
   128fc:	cmp	r2, r3
   12900:	bne	12930 <strspn@plt+0x1500>
   12904:	add	sp, sp, #12
   12908:	pop	{r4, r5, r6, r7, r8, r9, pc}
   1290c:	ldr	r3, [r7]
   12910:	cmp	r3, #0
   12914:	moveq	r0, #1
   12918:	beq	128f4 <strspn@plt+0x14c4>
   1291c:	b	128f0 <strspn@plt+0x14c0>
   12920:	mov	r0, #0
   12924:	b	128f4 <strspn@plt+0x14c4>
   12928:	mvn	r0, #21
   1292c:	b	128f4 <strspn@plt+0x14c4>
   12930:	bl	111c0 <__stack_chk_fail@plt>
   12934:	andeq	r4, r1, r4, asr #15
   12938:	andeq	r0, r0, r4, lsr #2
   1293c:	push	{r4, lr}
   12940:	mov	r0, #1
   12944:	mov	r1, #16
   12948:	bl	1110c <calloc@plt>
   1294c:	subs	r4, r0, #0
   12950:	beq	12974 <strspn@plt+0x1544>
   12954:	ldr	r0, [pc, #40]	; 12984 <strspn@plt+0x1554>
   12958:	add	r0, pc, r0
   1295c:	bl	11220 <opendir@plt>
   12960:	cmp	r0, #0
   12964:	str	r0, [r4]
   12968:	beq	12974 <strspn@plt+0x1544>
   1296c:	mov	r0, r4
   12970:	pop	{r4, pc}
   12974:	mov	r0, r4
   12978:	bl	11154 <free@plt>
   1297c:	mov	r0, #0
   12980:	pop	{r4, pc}
   12984:	andeq	r3, r0, r8, asr #7
   12988:	push	{r4, lr}
   1298c:	subs	r4, r0, #0
   12990:	beq	129a4 <strspn@plt+0x1574>
   12994:	ldr	r0, [r4]
   12998:	cmp	r0, #0
   1299c:	beq	129a4 <strspn@plt+0x1574>
   129a0:	bl	1140c <closedir@plt>
   129a4:	mov	r0, r4
   129a8:	pop	{r4, lr}
   129ac:	b	11154 <free@plt>
   129b0:	ldrb	r3, [r0, #12]
   129b4:	adds	r2, r1, #0
   129b8:	str	r1, [r0, #4]
   129bc:	movne	r2, #1
   129c0:	bfi	r3, r2, #0, #1
   129c4:	strb	r3, [r0, #12]
   129c8:	bx	lr
   129cc:	ldrb	r3, [r0, #12]
   129d0:	str	r1, [r0, #8]
   129d4:	orr	r3, r3, #2
   129d8:	strb	r3, [r0, #12]
   129dc:	bx	lr
   129e0:	ldr	r3, [pc, #612]	; 12c4c <strspn@plt+0x181c>
   129e4:	cmp	r1, #0
   129e8:	cmpne	r0, #0
   129ec:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   129f0:	sub	sp, sp, #8576	; 0x2180
   129f4:	ldr	r2, [pc, #596]	; 12c50 <strspn@plt+0x1820>
   129f8:	sub	sp, sp, #20
   129fc:	add	r3, pc, r3
   12a00:	mov	r4, r0
   12a04:	str	r1, [sp, #12]
   12a08:	add	r1, sp, #8192	; 0x2000
   12a0c:	ldr	r2, [r3, r2]
   12a10:	movne	r5, #0
   12a14:	moveq	r5, #1
   12a18:	ldr	r3, [r2]
   12a1c:	str	r2, [sp, #20]
   12a20:	str	r3, [r1, #396]	; 0x18c
   12a24:	beq	12c40 <strspn@plt+0x1810>
   12a28:	ldr	ip, [pc, #548]	; 12c54 <strspn@plt+0x1824>
   12a2c:	movw	sl, #56976	; 0xde90
   12a30:	ldr	r7, [pc, #544]	; 12c58 <strspn@plt+0x1828>
   12a34:	movt	sl, #65535	; 0xffff
   12a38:	add	ip, pc, ip
   12a3c:	str	ip, [sp, #16]
   12a40:	ldr	ip, [pc, #532]	; 12c5c <strspn@plt+0x182c>
   12a44:	add	r7, pc, r7
   12a48:	ldr	r9, [pc, #528]	; 12c60 <strspn@plt+0x1830>
   12a4c:	add	ip, pc, ip
   12a50:	str	ip, [sp, #28]
   12a54:	ldr	ip, [sp, #12]
   12a58:	add	r9, pc, r9
   12a5c:	ldr	r8, [pc, #512]	; 12c64 <strspn@plt+0x1834>
   12a60:	str	r5, [ip]
   12a64:	add	r8, pc, r8
   12a68:	bl	112ec <__errno_location@plt>
   12a6c:	str	r0, [sp, #24]
   12a70:	str	r5, [r0]
   12a74:	ldr	r0, [r4]
   12a78:	bl	113ac <readdir64@plt>
   12a7c:	subs	r5, r0, #0
   12a80:	beq	12c08 <strspn@plt+0x17d8>
   12a84:	bl	11280 <__ctype_b_loc@plt>
   12a88:	ldrb	r3, [r5, #19]
   12a8c:	lsl	r3, r3, #1
   12a90:	ldr	r2, [r0]
   12a94:	ldrh	r3, [r2, r3]
   12a98:	tst	r3, #2048	; 0x800
   12a9c:	beq	12a74 <strspn@plt+0x1644>
   12aa0:	add	fp, sp, #396	; 0x18c
   12aa4:	mov	r1, #8192	; 0x2000
   12aa8:	mov	r3, r1
   12aac:	add	r5, r5, #19
   12ab0:	str	r7, [sp]
   12ab4:	mov	r0, fp
   12ab8:	str	r5, [sp, #4]
   12abc:	mov	r2, #1
   12ac0:	bl	11418 <__snprintf_chk@plt>
   12ac4:	ldrb	r3, [r4, #12]
   12ac8:	tst	r3, #2
   12acc:	bne	12bc4 <strspn@plt+0x1794>
   12ad0:	tst	r3, #1
   12ad4:	beq	12b50 <strspn@plt+0x1720>
   12ad8:	ldr	r0, [r4]
   12adc:	bl	113b8 <dirfd@plt>
   12ae0:	str	r8, [sp]
   12ae4:	mov	r1, r9
   12ae8:	mov	r2, fp
   12aec:	mov	r3, #524288	; 0x80000
   12af0:	bl	145d8 <strspn@plt+0x31a8>
   12af4:	subs	r6, r0, #0
   12af8:	beq	12a74 <strspn@plt+0x1644>
   12afc:	mov	r2, r6
   12b00:	mov	r1, #8192	; 0x2000
   12b04:	mov	r0, fp
   12b08:	bl	11160 <fgets@plt>
   12b0c:	add	r1, sp, #8576	; 0x2180
   12b10:	add	r1, r1, #16
   12b14:	str	r0, [r1, sl]
   12b18:	mov	r0, r6
   12b1c:	add	r6, sp, #140	; 0x8c
   12b20:	bl	11364 <fclose@plt>
   12b24:	mov	r0, fp
   12b28:	ldr	r1, [sp, #16]
   12b2c:	mov	r2, r6
   12b30:	bl	11394 <sscanf@plt>
   12b34:	cmp	r0, #1
   12b38:	bne	12a74 <strspn@plt+0x1644>
   12b3c:	mov	r0, r6
   12b40:	ldr	r1, [r4, #4]
   12b44:	bl	11124 <strcmp@plt>
   12b48:	cmp	r0, #0
   12b4c:	bne	12a74 <strspn@plt+0x1644>
   12b50:	add	ip, sp, #8576	; 0x2180
   12b54:	movw	r4, #56976	; 0xde90
   12b58:	add	ip, ip, #16
   12b5c:	movt	r4, #65535	; 0xffff
   12b60:	add	r1, sp, #32
   12b64:	mov	r0, r5
   12b68:	mov	r2, #10
   12b6c:	mov	r3, #0
   12b70:	str	r3, [ip, r4]
   12b74:	bl	11130 <strtol@plt>
   12b78:	ldr	ip, [sp, #12]
   12b7c:	str	r0, [ip]
   12b80:	ldr	ip, [sp, #24]
   12b84:	ldr	r0, [ip]
   12b88:	cmp	r0, #0
   12b8c:	rsbne	r0, r0, #0
   12b90:	bne	12c1c <strspn@plt+0x17ec>
   12b94:	add	r1, sp, #8576	; 0x2180
   12b98:	add	r1, r1, #16
   12b9c:	ldr	r3, [r1, r4]
   12ba0:	cmp	r5, r3
   12ba4:	mvneq	r0, #0
   12ba8:	beq	12c1c <strspn@plt+0x17ec>
   12bac:	cmp	r3, #0
   12bb0:	beq	12c1c <strspn@plt+0x17ec>
   12bb4:	ldrsb	r0, [r3]
   12bb8:	subs	r0, r0, #0
   12bbc:	mvnne	r0, #0
   12bc0:	b	12c1c <strspn@plt+0x17ec>
   12bc4:	ldr	r0, [r4]
   12bc8:	add	r6, sp, #80	; 0x50
   12bcc:	bl	113b8 <dirfd@plt>
   12bd0:	mov	r2, #0
   12bd4:	sub	r3, r6, #48	; 0x30
   12bd8:	str	r2, [sp]
   12bdc:	ldr	r1, [sp, #28]
   12be0:	mov	r2, fp
   12be4:	bl	145ac <strspn@plt+0x317c>
   12be8:	cmp	r0, #0
   12bec:	bne	12a74 <strspn@plt+0x1644>
   12bf0:	ldr	r3, [r6, #-24]	; 0xffffffe8
   12bf4:	ldr	r2, [r4, #8]
   12bf8:	cmp	r2, r3
   12bfc:	bne	12a74 <strspn@plt+0x1644>
   12c00:	ldrb	r3, [r4, #12]
   12c04:	b	12ad0 <strspn@plt+0x16a0>
   12c08:	ldr	ip, [sp, #24]
   12c0c:	ldr	r3, [ip]
   12c10:	cmp	r3, #0
   12c14:	moveq	r0, #1
   12c18:	mvnne	r0, #0
   12c1c:	ldr	ip, [sp, #20]
   12c20:	add	r3, sp, #8192	; 0x2000
   12c24:	ldr	r2, [r3, #396]	; 0x18c
   12c28:	ldr	r3, [ip]
   12c2c:	cmp	r2, r3
   12c30:	bne	12c48 <strspn@plt+0x1818>
   12c34:	add	sp, sp, #8576	; 0x2180
   12c38:	add	sp, sp, #20
   12c3c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12c40:	mvn	r0, #21
   12c44:	b	12c1c <strspn@plt+0x17ec>
   12c48:	bl	111c0 <__stack_chk_fail@plt>
   12c4c:	strdeq	r4, [r1], -ip
   12c50:	andeq	r0, r0, r4, lsr #2
   12c54:	strdeq	r3, [r0], -r8
   12c58:	andeq	r3, r0, r4, ror #5
   12c5c:	ldrdeq	r3, [r0], -r4
   12c60:	andeq	r3, r0, r8, asr #5
   12c64:	andeq	r3, r0, r8, asr #4
   12c68:	ldr	r1, [pc, #4]	; 12c74 <strspn@plt+0x1844>
   12c6c:	add	r1, pc, r1
   12c70:	b	125c8 <strspn@plt+0x1198>
   12c74:	ldrdeq	r3, [r0], -r4
   12c78:	ldr	r1, [pc, #4]	; 12c84 <strspn@plt+0x1854>
   12c7c:	add	r1, pc, r1
   12c80:	b	125c8 <strspn@plt+0x1198>
   12c84:	andeq	r3, r0, ip, asr #1
   12c88:	cmp	r0, #0
   12c8c:	mov	r3, #0
   12c90:	str	r3, [r1]
   12c94:	bxeq	lr
   12c98:	ldrb	r2, [r0]
   12c9c:	cmp	r2, #47	; 0x2f
   12ca0:	bne	12ce8 <strspn@plt+0x18b8>
   12ca4:	ldrsb	r3, [r0, #1]
   12ca8:	cmp	r3, #47	; 0x2f
   12cac:	bne	12cf0 <strspn@plt+0x18c0>
   12cb0:	mov	r3, r0
   12cb4:	b	12cd4 <strspn@plt+0x18a4>
   12cb8:	ldrb	r2, [r3, #1]
   12cbc:	mov	r3, r0
   12cc0:	cmp	r2, #47	; 0x2f
   12cc4:	bne	12ce8 <strspn@plt+0x18b8>
   12cc8:	ldrsb	r2, [r0, #1]
   12ccc:	cmp	r2, #47	; 0x2f
   12cd0:	bne	12cf0 <strspn@plt+0x18c0>
   12cd4:	cmn	r3, #1
   12cd8:	add	r0, r0, #1
   12cdc:	bne	12cb8 <strspn@plt+0x1888>
   12ce0:	mov	r0, #0
   12ce4:	bx	lr
   12ce8:	cmp	r2, #0
   12cec:	beq	12ce0 <strspn@plt+0x18b0>
   12cf0:	mov	r3, #1
   12cf4:	str	r3, [r1]
   12cf8:	ldrsb	r3, [r0, #1]
   12cfc:	cmp	r3, #47	; 0x2f
   12d00:	cmpne	r3, #0
   12d04:	bxeq	lr
   12d08:	mov	r3, #2
   12d0c:	str	r3, [r1]
   12d10:	ldrb	r2, [r0, r3]
   12d14:	add	r3, r3, #1
   12d18:	cmp	r2, #47	; 0x2f
   12d1c:	cmpne	r2, #0
   12d20:	bne	12d0c <strspn@plt+0x18dc>
   12d24:	bx	lr
   12d28:	push	{r3, r4, r5, r6, r7, lr}
   12d2c:	mov	r7, r1
   12d30:	ldrb	r3, [r0]
   12d34:	cmp	r3, #0
   12d38:	beq	12db0 <strspn@plt+0x1980>
   12d3c:	mov	r4, #0
   12d40:	mov	r5, r0
   12d44:	mov	r6, r4
   12d48:	b	12d78 <strspn@plt+0x1948>
   12d4c:	cmp	r3, #92	; 0x5c
   12d50:	mov	r0, r7
   12d54:	mov	r1, r3
   12d58:	beq	12da0 <strspn@plt+0x1970>
   12d5c:	bl	112d4 <strchr@plt>
   12d60:	cmp	r0, #0
   12d64:	bne	12da8 <strspn@plt+0x1978>
   12d68:	ldrb	r3, [r5, #1]!
   12d6c:	add	r4, r4, #1
   12d70:	cmp	r3, #0
   12d74:	beq	12d98 <strspn@plt+0x1968>
   12d78:	cmp	r6, #0
   12d7c:	sxtb	r3, r3
   12d80:	beq	12d4c <strspn@plt+0x191c>
   12d84:	ldrb	r3, [r5, #1]!
   12d88:	mov	r6, #0
   12d8c:	add	r4, r4, #1
   12d90:	cmp	r3, #0
   12d94:	bne	12d78 <strspn@plt+0x1948>
   12d98:	rsb	r0, r6, r4
   12d9c:	pop	{r3, r4, r5, r6, r7, pc}
   12da0:	mov	r6, #1
   12da4:	b	12d68 <strspn@plt+0x1938>
   12da8:	mov	r0, r4
   12dac:	pop	{r3, r4, r5, r6, r7, pc}
   12db0:	mov	r0, r3
   12db4:	pop	{r3, r4, r5, r6, r7, pc}
   12db8:	ldr	r3, [pc, #224]	; 12ea0 <strspn@plt+0x1a70>
   12dbc:	push	{r4, r5, r6, r7, r8, r9, lr}
   12dc0:	mov	r6, r0
   12dc4:	ldr	r0, [pc, #216]	; 12ea4 <strspn@plt+0x1a74>
   12dc8:	add	r3, pc, r3
   12dcc:	sub	sp, sp, #12
   12dd0:	mov	r4, #0
   12dd4:	mov	r9, r1
   12dd8:	mov	r5, r2
   12ddc:	ldr	r8, [r3, r0]
   12de0:	str	r4, [sp]
   12de4:	ldr	r3, [r8]
   12de8:	str	r3, [sp, #4]
   12dec:	bl	112ec <__errno_location@plt>
   12df0:	cmp	r6, r4
   12df4:	mov	r7, r0
   12df8:	str	r4, [r0]
   12dfc:	beq	12e0c <strspn@plt+0x19dc>
   12e00:	ldrsb	r3, [r6]
   12e04:	cmp	r3, r4
   12e08:	bne	12e24 <strspn@plt+0x19f4>
   12e0c:	ldr	r1, [pc, #148]	; 12ea8 <strspn@plt+0x1a78>
   12e10:	mov	r2, r9
   12e14:	mov	r3, r6
   12e18:	mov	r0, #1
   12e1c:	add	r1, pc, r1
   12e20:	bl	1137c <errx@plt>
   12e24:	mov	r3, r4
   12e28:	mov	r2, r5
   12e2c:	mov	r0, r6
   12e30:	mov	r1, sp
   12e34:	bl	111a8 <__strtoull_internal@plt>
   12e38:	ldr	r3, [r7]
   12e3c:	cmp	r3, r4
   12e40:	bne	12e7c <strspn@plt+0x1a4c>
   12e44:	ldr	r3, [sp]
   12e48:	cmp	r6, r3
   12e4c:	beq	12e0c <strspn@plt+0x19dc>
   12e50:	cmp	r3, r4
   12e54:	beq	12e64 <strspn@plt+0x1a34>
   12e58:	ldrsb	r3, [r3]
   12e5c:	cmp	r3, r4
   12e60:	bne	12e0c <strspn@plt+0x19dc>
   12e64:	ldr	r2, [sp, #4]
   12e68:	ldr	r3, [r8]
   12e6c:	cmp	r2, r3
   12e70:	bne	12e9c <strspn@plt+0x1a6c>
   12e74:	add	sp, sp, #12
   12e78:	pop	{r4, r5, r6, r7, r8, r9, pc}
   12e7c:	cmp	r3, #34	; 0x22
   12e80:	bne	12e0c <strspn@plt+0x19dc>
   12e84:	ldr	r1, [pc, #32]	; 12eac <strspn@plt+0x1a7c>
   12e88:	mov	r2, r9
   12e8c:	mov	r3, r6
   12e90:	mov	r0, #1
   12e94:	add	r1, pc, r1
   12e98:	bl	111e4 <err@plt>
   12e9c:	bl	111c0 <__stack_chk_fail@plt>
   12ea0:	andeq	r4, r1, r0, lsr r2
   12ea4:	andeq	r0, r0, r4, lsr #2
   12ea8:	andeq	r2, r0, r4, lsr pc
   12eac:			; <UNDEFINED> instruction: 0x00002ebc
   12eb0:	ldr	r3, [pc, #596]	; 1310c <strspn@plt+0x1cdc>
   12eb4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12eb8:	add	r3, pc, r3
   12ebc:	subs	r6, r0, #0
   12ec0:	ldr	r0, [pc, #584]	; 13110 <strspn@plt+0x1ce0>
   12ec4:	mov	r8, r1
   12ec8:	mov	r1, r3
   12ecc:	sub	sp, sp, #20
   12ed0:	mov	r9, r2
   12ed4:	ldr	sl, [r1, r0]
   12ed8:	mov	r2, #0
   12edc:	mov	r3, #0
   12ee0:	ldr	r1, [sl]
   12ee4:	strd	r2, [r8]
   12ee8:	str	r1, [sp, #12]
   12eec:	beq	12fd4 <strspn@plt+0x1ba4>
   12ef0:	ldrb	r5, [r6]
   12ef4:	cmp	r5, #0
   12ef8:	beq	12fd4 <strspn@plt+0x1ba4>
   12efc:	str	r6, [sp, #8]
   12f00:	bl	11280 <__ctype_b_loc@plt>
   12f04:	mov	r3, r6
   12f08:	ldr	r1, [r0]
   12f0c:	b	12f20 <strspn@plt+0x1af0>
   12f10:	add	r2, r3, #1
   12f14:	str	r2, [sp, #8]
   12f18:	ldrb	r5, [r3, #1]
   12f1c:	mov	r3, r2
   12f20:	lsl	r2, r5, #1
   12f24:	ldrh	r4, [r1, r2]
   12f28:	and	r4, r4, #8192	; 0x2000
   12f2c:	uxth	r4, r4
   12f30:	cmp	r4, #0
   12f34:	bne	12f10 <strspn@plt+0x1ae0>
   12f38:	cmp	r5, #45	; 0x2d
   12f3c:	beq	12fd4 <strspn@plt+0x1ba4>
   12f40:	add	r5, sp, #16
   12f44:	str	r4, [r5, #-8]!
   12f48:	bl	112ec <__errno_location@plt>
   12f4c:	mov	r2, r4
   12f50:	mov	r1, r5
   12f54:	mov	r3, r4
   12f58:	mov	r7, r0
   12f5c:	mov	r0, r6
   12f60:	str	r4, [r7]
   12f64:	bl	111a8 <__strtoull_internal@plt>
   12f68:	mov	r5, r1
   12f6c:	ldr	r1, [sp, #8]
   12f70:	mov	r4, r0
   12f74:	cmp	r1, r6
   12f78:	beq	12fd4 <strspn@plt+0x1ba4>
   12f7c:	ldr	r3, [r7]
   12f80:	cmp	r3, #0
   12f84:	bne	12fb8 <strspn@plt+0x1b88>
   12f88:	cmp	r1, #0
   12f8c:	beq	130bc <strspn@plt+0x1c8c>
   12f90:	ldrb	r0, [r1]
   12f94:	cmp	r0, #0
   12f98:	bne	12fdc <strspn@plt+0x1bac>
   12f9c:	strd	r4, [r8]
   12fa0:	ldr	r2, [sp, #12]
   12fa4:	ldr	r3, [sl]
   12fa8:	cmp	r2, r3
   12fac:	bne	13108 <strspn@plt+0x1cd8>
   12fb0:	add	sp, sp, #20
   12fb4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12fb8:	subs	r2, r4, #1
   12fbc:	mvn	r6, #2
   12fc0:	sbc	r3, r5, #0
   12fc4:	mvn	r7, #0
   12fc8:	cmp	r3, r7
   12fcc:	cmpeq	r2, r6
   12fd0:	bls	12f88 <strspn@plt+0x1b58>
   12fd4:	mvn	r0, #0
   12fd8:	b	12fa0 <strspn@plt+0x1b70>
   12fdc:	ldrb	r2, [r1, #1]
   12fe0:	sxtb	r3, r2
   12fe4:	cmp	r3, #105	; 0x69
   12fe8:	beq	130c4 <strspn@plt+0x1c94>
   12fec:	cmp	r3, #66	; 0x42
   12ff0:	beq	130a0 <strspn@plt+0x1c70>
   12ff4:	cmp	r2, #0
   12ff8:	bne	12fd4 <strspn@plt+0x1ba4>
   12ffc:	mov	r6, #1024	; 0x400
   13000:	ldr	r7, [pc, #268]	; 13114 <strspn@plt+0x1ce4>
   13004:	sxtb	r3, r0
   13008:	str	r3, [sp, #4]
   1300c:	add	r7, pc, r7
   13010:	mov	r1, r3
   13014:	mov	r0, r7
   13018:	bl	112d4 <strchr@plt>
   1301c:	ldr	r3, [sp, #4]
   13020:	cmp	r0, #0
   13024:	rsbne	fp, r7, r0
   13028:	addne	fp, fp, #1
   1302c:	beq	130e0 <strspn@plt+0x1cb0>
   13030:	cmp	fp, #0
   13034:	beq	13090 <strspn@plt+0x1c60>
   13038:	asr	r7, r6, #31
   1303c:	mvn	r0, #0
   13040:	mvn	r1, #0
   13044:	mov	r2, r6
   13048:	mov	r3, r7
   1304c:	bl	14610 <strspn@plt+0x31e0>
   13050:	cmp	r1, r5
   13054:	cmpeq	r0, r4
   13058:	bcc	130b4 <strspn@plt+0x1c84>
   1305c:	sub	ip, fp, #1
   13060:	mov	r3, #0
   13064:	b	13078 <strspn@plt+0x1c48>
   13068:	cmp	r1, r5
   1306c:	cmpeq	r0, r4
   13070:	add	r3, r3, #1
   13074:	bcc	130b4 <strspn@plt+0x1c84>
   13078:	mul	r2, r4, r7
   1307c:	cmp	r3, ip
   13080:	mla	r2, r6, r5, r2
   13084:	umull	r4, r5, r4, r6
   13088:	add	r5, r2, r5
   1308c:	bne	13068 <strspn@plt+0x1c38>
   13090:	mov	r0, #0
   13094:	cmp	r9, #0
   13098:	strne	fp, [r9]
   1309c:	b	12f9c <strspn@plt+0x1b6c>
   130a0:	ldrsb	r3, [r1, #2]
   130a4:	cmp	r3, #0
   130a8:	bne	12fd4 <strspn@plt+0x1ba4>
   130ac:	mov	r6, #1000	; 0x3e8
   130b0:	b	13000 <strspn@plt+0x1bd0>
   130b4:	mvn	r0, #1
   130b8:	b	13094 <strspn@plt+0x1c64>
   130bc:	mov	r0, r1
   130c0:	b	12f9c <strspn@plt+0x1b6c>
   130c4:	ldrsb	r3, [r1, #2]
   130c8:	cmp	r3, #66	; 0x42
   130cc:	bne	12fd4 <strspn@plt+0x1ba4>
   130d0:	ldrsb	r3, [r1, #3]
   130d4:	cmp	r3, #0
   130d8:	beq	12ffc <strspn@plt+0x1bcc>
   130dc:	b	12fd4 <strspn@plt+0x1ba4>
   130e0:	ldr	r7, [pc, #48]	; 13118 <strspn@plt+0x1ce8>
   130e4:	mov	r1, r3
   130e8:	add	r7, pc, r7
   130ec:	mov	r0, r7
   130f0:	bl	112d4 <strchr@plt>
   130f4:	cmp	r0, #0
   130f8:	beq	12fd4 <strspn@plt+0x1ba4>
   130fc:	rsb	r7, r7, r0
   13100:	add	fp, r7, #1
   13104:	b	13030 <strspn@plt+0x1c00>
   13108:	bl	111c0 <__stack_chk_fail@plt>
   1310c:	andeq	r4, r1, r0, asr #2
   13110:	andeq	r0, r0, r4, lsr #2
   13114:	andeq	r2, r0, r0, asr sp
   13118:	andeq	r2, r0, r0, lsl #25
   1311c:	mov	r2, #0
   13120:	b	12eb0 <strspn@plt+0x1a80>
   13124:	push	{r4, r5, r6, lr}
   13128:	subs	r6, r0, #0
   1312c:	beq	131b0 <strspn@plt+0x1d80>
   13130:	ldrb	r4, [r6]
   13134:	cmp	r4, #0
   13138:	beq	131b8 <strspn@plt+0x1d88>
   1313c:	bl	11280 <__ctype_b_loc@plt>
   13140:	mov	r3, r6
   13144:	ldr	r5, [r0]
   13148:	b	13164 <strspn@plt+0x1d34>
   1314c:	cmn	r3, #1
   13150:	beq	131a0 <strspn@plt+0x1d70>
   13154:	ldrb	r4, [r3, #1]
   13158:	mov	r3, r1
   1315c:	cmp	r4, #0
   13160:	beq	131a8 <strspn@plt+0x1d78>
   13164:	lsl	r4, r4, #1
   13168:	mov	ip, r3
   1316c:	add	r1, r3, #1
   13170:	ldrh	r2, [r5, r4]
   13174:	tst	r2, #2048	; 0x800
   13178:	bne	1314c <strspn@plt+0x1d1c>
   1317c:	cmp	ip, #0
   13180:	cmpne	ip, r6
   13184:	movls	r0, #0
   13188:	movhi	r0, #1
   1318c:	popls	{r4, r5, r6, pc}
   13190:	ldrsb	r0, [ip]
   13194:	rsbs	r0, r0, #1
   13198:	movcc	r0, #0
   1319c:	pop	{r4, r5, r6, pc}
   131a0:	mov	r0, #0
   131a4:	pop	{r4, r5, r6, pc}
   131a8:	mov	ip, r1
   131ac:	b	1317c <strspn@plt+0x1d4c>
   131b0:	mov	r0, r6
   131b4:	pop	{r4, r5, r6, pc}
   131b8:	mov	r0, r4
   131bc:	pop	{r4, r5, r6, pc}
   131c0:	cmp	r1, #0
   131c4:	push	{r4, r5}
   131c8:	sub	r4, r1, #1
   131cc:	beq	13238 <strspn@plt+0x1e08>
   131d0:	ldrb	r1, [r0]
   131d4:	cmp	r1, #0
   131d8:	beq	13238 <strspn@plt+0x1e08>
   131dc:	sxtb	r1, r1
   131e0:	sxtb	r2, r2
   131e4:	cmp	r1, r2
   131e8:	beq	13224 <strspn@plt+0x1df4>
   131ec:	add	r1, r0, #1
   131f0:	mov	r3, #0
   131f4:	b	13210 <strspn@plt+0x1de0>
   131f8:	ldrb	r0, [r1], #1
   131fc:	cmp	r0, #0
   13200:	sxtb	ip, r0
   13204:	beq	13224 <strspn@plt+0x1df4>
   13208:	cmp	ip, r2
   1320c:	beq	1322c <strspn@plt+0x1dfc>
   13210:	cmp	r3, r4
   13214:	mov	r5, r1
   13218:	add	r3, r3, #1
   1321c:	bne	131f8 <strspn@plt+0x1dc8>
   13220:	mov	r0, #0
   13224:	pop	{r4, r5}
   13228:	bx	lr
   1322c:	mov	r0, r5
   13230:	pop	{r4, r5}
   13234:	bx	lr
   13238:	mov	r0, r1
   1323c:	b	13224 <strspn@plt+0x1df4>
   13240:	ldr	r3, [pc, #228]	; 1332c <strspn@plt+0x1efc>
   13244:	ldr	r2, [pc, #228]	; 13330 <strspn@plt+0x1f00>
   13248:	add	r3, pc, r3
   1324c:	push	{r4, r6, r7, r8, r9, lr}
   13250:	subs	r6, r0, #0
   13254:	ldr	r7, [r3, r2]
   13258:	mov	r0, r3
   1325c:	sub	sp, sp, #8
   13260:	mov	r4, #0
   13264:	mov	r8, r1
   13268:	ldr	r3, [r7]
   1326c:	str	r4, [sp]
   13270:	str	r3, [sp, #4]
   13274:	beq	13284 <strspn@plt+0x1e54>
   13278:	ldrsb	r3, [r6]
   1327c:	cmp	r3, r4
   13280:	bne	132ac <strspn@plt+0x1e7c>
   13284:	bl	112ec <__errno_location@plt>
   13288:	ldr	r3, [r0]
   1328c:	cmp	r3, #0
   13290:	bne	132d8 <strspn@plt+0x1ea8>
   13294:	ldr	r1, [pc, #152]	; 13334 <strspn@plt+0x1f04>
   13298:	mov	r2, r8
   1329c:	mov	r3, r6
   132a0:	mov	r0, #1
   132a4:	add	r1, pc, r1
   132a8:	bl	1137c <errx@plt>
   132ac:	bl	112ec <__errno_location@plt>
   132b0:	mov	r3, r4
   132b4:	mov	r1, sp
   132b8:	mov	r2, #10
   132bc:	mov	r9, r0
   132c0:	str	r4, [r0]
   132c4:	mov	r0, r6
   132c8:	bl	113c4 <__strtoll_internal@plt>
   132cc:	ldr	r3, [r9]
   132d0:	cmp	r3, r4
   132d4:	beq	132f0 <strspn@plt+0x1ec0>
   132d8:	ldr	r1, [pc, #88]	; 13338 <strspn@plt+0x1f08>
   132dc:	mov	r2, r8
   132e0:	mov	r3, r6
   132e4:	mov	r0, #1
   132e8:	add	r1, pc, r1
   132ec:	bl	111e4 <err@plt>
   132f0:	ldr	r3, [sp]
   132f4:	cmp	r6, r3
   132f8:	beq	13294 <strspn@plt+0x1e64>
   132fc:	cmp	r3, #0
   13300:	beq	13310 <strspn@plt+0x1ee0>
   13304:	ldrsb	r3, [r3]
   13308:	cmp	r3, #0
   1330c:	bne	13294 <strspn@plt+0x1e64>
   13310:	ldr	r2, [sp, #4]
   13314:	ldr	r3, [r7]
   13318:	cmp	r2, r3
   1331c:	bne	13328 <strspn@plt+0x1ef8>
   13320:	add	sp, sp, #8
   13324:	pop	{r4, r6, r7, r8, r9, pc}
   13328:	bl	111c0 <__stack_chk_fail@plt>
   1332c:			; <UNDEFINED> instruction: 0x00013db0
   13330:	andeq	r0, r0, r4, lsr #2
   13334:	andeq	r2, r0, ip, lsr #21
   13338:	andeq	r2, r0, r8, ror #20
   1333c:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   13340:	mov	r8, r0
   13344:	mov	r9, r1
   13348:	bl	13240 <strspn@plt+0x1e10>
   1334c:	mvn	r4, #0
   13350:	mov	r5, #0
   13354:	adds	r6, r0, #-2147483648	; 0x80000000
   13358:	adc	r7, r1, #0
   1335c:	cmp	r7, r5
   13360:	cmpeq	r6, r4
   13364:	popls	{r3, r4, r5, r6, r7, r8, r9, pc}
   13368:	ldr	r1, [pc, #16]	; 13380 <strspn@plt+0x1f50>
   1336c:	mov	r2, r9
   13370:	mov	r3, r8
   13374:	mov	r0, #1
   13378:	add	r1, pc, r1
   1337c:	bl	1137c <errx@plt>
   13380:	ldrdeq	r2, [r0], -r8
   13384:	push	{r3, r4, r5, lr}
   13388:	mov	r4, r0
   1338c:	mov	r5, r1
   13390:	bl	1333c <strspn@plt+0x1f0c>
   13394:	add	ip, r0, #32768	; 0x8000
   13398:	cmp	ip, #65536	; 0x10000
   1339c:	bcs	133a8 <strspn@plt+0x1f78>
   133a0:	sxth	r0, r0
   133a4:	pop	{r3, r4, r5, pc}
   133a8:	ldr	r1, [pc, #16]	; 133c0 <strspn@plt+0x1f90>
   133ac:	mov	r2, r5
   133b0:	mov	r3, r4
   133b4:	mov	r0, #1
   133b8:	add	r1, pc, r1
   133bc:	bl	1137c <errx@plt>
   133c0:	muleq	r0, r8, r9
   133c4:	mov	r2, #10
   133c8:	b	12db8 <strspn@plt+0x1988>
   133cc:	push	{r3, r4, r5, r6, r7, lr}
   133d0:	mov	r6, r0
   133d4:	mov	r7, r1
   133d8:	bl	133c4 <strspn@plt+0x1f94>
   133dc:	mvn	r4, #0
   133e0:	mov	r5, #0
   133e4:	cmp	r1, r5
   133e8:	cmpeq	r0, r4
   133ec:	popls	{r3, r4, r5, r6, r7, pc}
   133f0:	ldr	r1, [pc, #16]	; 13408 <strspn@plt+0x1fd8>
   133f4:	mov	r2, r7
   133f8:	mov	r3, r6
   133fc:	mov	r0, #1
   13400:	add	r1, pc, r1
   13404:	bl	1137c <errx@plt>
   13408:	andeq	r2, r0, r0, asr r9
   1340c:	push	{r3, r4, r5, lr}
   13410:	mov	r4, r0
   13414:	mov	r5, r1
   13418:	bl	133cc <strspn@plt+0x1f9c>
   1341c:	cmp	r0, #65536	; 0x10000
   13420:	bcs	1342c <strspn@plt+0x1ffc>
   13424:	uxth	r0, r0
   13428:	pop	{r3, r4, r5, pc}
   1342c:	ldr	r1, [pc, #16]	; 13444 <strspn@plt+0x2014>
   13430:	mov	r2, r5
   13434:	mov	r3, r4
   13438:	mov	r0, #1
   1343c:	add	r1, pc, r1
   13440:	bl	1137c <errx@plt>
   13444:	andeq	r2, r0, r4, lsl r9
   13448:	mov	r2, #16
   1344c:	b	12db8 <strspn@plt+0x1988>
   13450:	ldr	r3, [pc, #216]	; 13530 <strspn@plt+0x2100>
   13454:	push	{r4, r5, r6, r7, r8, lr}
   13458:	subs	r4, r0, #0
   1345c:	ldr	r0, [pc, #208]	; 13534 <strspn@plt+0x2104>
   13460:	add	r3, pc, r3
   13464:	sub	sp, sp, #8
   13468:	mov	r5, #0
   1346c:	mov	r7, r1
   13470:	ldr	r6, [r3, r0]
   13474:	str	r5, [sp]
   13478:	ldr	r3, [r6]
   1347c:	str	r3, [sp, #4]
   13480:	beq	13490 <strspn@plt+0x2060>
   13484:	ldrsb	r3, [r4]
   13488:	cmp	r3, r5
   1348c:	bne	134b8 <strspn@plt+0x2088>
   13490:	bl	112ec <__errno_location@plt>
   13494:	ldr	r3, [r0]
   13498:	cmp	r3, #0
   1349c:	bne	134dc <strspn@plt+0x20ac>
   134a0:	ldr	r1, [pc, #144]	; 13538 <strspn@plt+0x2108>
   134a4:	mov	r2, r7
   134a8:	mov	r3, r4
   134ac:	mov	r0, #1
   134b0:	add	r1, pc, r1
   134b4:	bl	1137c <errx@plt>
   134b8:	bl	112ec <__errno_location@plt>
   134bc:	mov	r1, sp
   134c0:	mov	r8, r0
   134c4:	str	r5, [r0]
   134c8:	mov	r0, r4
   134cc:	bl	1134c <strtod@plt>
   134d0:	ldr	r3, [r8]
   134d4:	cmp	r3, r5
   134d8:	beq	134f4 <strspn@plt+0x20c4>
   134dc:	ldr	r1, [pc, #88]	; 1353c <strspn@plt+0x210c>
   134e0:	mov	r2, r7
   134e4:	mov	r3, r4
   134e8:	mov	r0, #1
   134ec:	add	r1, pc, r1
   134f0:	bl	111e4 <err@plt>
   134f4:	ldr	r3, [sp]
   134f8:	cmp	r4, r3
   134fc:	beq	134a0 <strspn@plt+0x2070>
   13500:	cmp	r3, #0
   13504:	beq	13514 <strspn@plt+0x20e4>
   13508:	ldrsb	r3, [r3]
   1350c:	cmp	r3, #0
   13510:	bne	134a0 <strspn@plt+0x2070>
   13514:	ldr	r2, [sp, #4]
   13518:	ldr	r3, [r6]
   1351c:	cmp	r2, r3
   13520:	bne	1352c <strspn@plt+0x20fc>
   13524:	add	sp, sp, #8
   13528:	pop	{r4, r5, r6, r7, r8, pc}
   1352c:	bl	111c0 <__stack_chk_fail@plt>
   13530:	muleq	r1, r8, fp
   13534:	andeq	r0, r0, r4, lsr #2
   13538:	andeq	r2, r0, r0, lsr #17
   1353c:	andeq	r2, r0, r4, ror #16
   13540:	ldr	r3, [pc, #220]	; 13624 <strspn@plt+0x21f4>
   13544:	push	{r4, r5, r6, r7, r8, lr}
   13548:	subs	r4, r0, #0
   1354c:	ldr	r0, [pc, #212]	; 13628 <strspn@plt+0x21f8>
   13550:	add	r3, pc, r3
   13554:	sub	sp, sp, #8
   13558:	mov	r5, #0
   1355c:	mov	r7, r1
   13560:	ldr	r6, [r3, r0]
   13564:	str	r5, [sp]
   13568:	ldr	r3, [r6]
   1356c:	str	r3, [sp, #4]
   13570:	beq	13580 <strspn@plt+0x2150>
   13574:	ldrsb	r3, [r4]
   13578:	cmp	r3, r5
   1357c:	bne	135a8 <strspn@plt+0x2178>
   13580:	bl	112ec <__errno_location@plt>
   13584:	ldr	r3, [r0]
   13588:	cmp	r3, #0
   1358c:	bne	135d0 <strspn@plt+0x21a0>
   13590:	ldr	r1, [pc, #148]	; 1362c <strspn@plt+0x21fc>
   13594:	mov	r2, r7
   13598:	mov	r3, r4
   1359c:	mov	r0, #1
   135a0:	add	r1, pc, r1
   135a4:	bl	1137c <errx@plt>
   135a8:	bl	112ec <__errno_location@plt>
   135ac:	mov	r1, sp
   135b0:	mov	r2, #10
   135b4:	mov	r8, r0
   135b8:	str	r5, [r0]
   135bc:	mov	r0, r4
   135c0:	bl	11130 <strtol@plt>
   135c4:	ldr	r3, [r8]
   135c8:	cmp	r3, r5
   135cc:	beq	135e8 <strspn@plt+0x21b8>
   135d0:	ldr	r1, [pc, #88]	; 13630 <strspn@plt+0x2200>
   135d4:	mov	r2, r7
   135d8:	mov	r3, r4
   135dc:	mov	r0, #1
   135e0:	add	r1, pc, r1
   135e4:	bl	111e4 <err@plt>
   135e8:	ldr	r3, [sp]
   135ec:	cmp	r4, r3
   135f0:	beq	13590 <strspn@plt+0x2160>
   135f4:	cmp	r3, #0
   135f8:	beq	13608 <strspn@plt+0x21d8>
   135fc:	ldrsb	r3, [r3]
   13600:	cmp	r3, #0
   13604:	bne	13590 <strspn@plt+0x2160>
   13608:	ldr	r2, [sp, #4]
   1360c:	ldr	r3, [r6]
   13610:	cmp	r2, r3
   13614:	bne	13620 <strspn@plt+0x21f0>
   13618:	add	sp, sp, #8
   1361c:	pop	{r4, r5, r6, r7, r8, pc}
   13620:	bl	111c0 <__stack_chk_fail@plt>
   13624:	andeq	r3, r1, r8, lsr #21
   13628:	andeq	r0, r0, r4, lsr #2
   1362c:			; <UNDEFINED> instruction: 0x000027b0
   13630:	andeq	r2, r0, r0, ror r7
   13634:	ldr	r3, [pc, #220]	; 13718 <strspn@plt+0x22e8>
   13638:	push	{r4, r5, r6, r7, r8, lr}
   1363c:	subs	r4, r0, #0
   13640:	ldr	r0, [pc, #212]	; 1371c <strspn@plt+0x22ec>
   13644:	add	r3, pc, r3
   13648:	sub	sp, sp, #8
   1364c:	mov	r5, #0
   13650:	mov	r7, r1
   13654:	ldr	r6, [r3, r0]
   13658:	str	r5, [sp]
   1365c:	ldr	r3, [r6]
   13660:	str	r3, [sp, #4]
   13664:	beq	13674 <strspn@plt+0x2244>
   13668:	ldrsb	r3, [r4]
   1366c:	cmp	r3, r5
   13670:	bne	1369c <strspn@plt+0x226c>
   13674:	bl	112ec <__errno_location@plt>
   13678:	ldr	r3, [r0]
   1367c:	cmp	r3, #0
   13680:	bne	136c4 <strspn@plt+0x2294>
   13684:	ldr	r1, [pc, #148]	; 13720 <strspn@plt+0x22f0>
   13688:	mov	r2, r7
   1368c:	mov	r3, r4
   13690:	mov	r0, #1
   13694:	add	r1, pc, r1
   13698:	bl	1137c <errx@plt>
   1369c:	bl	112ec <__errno_location@plt>
   136a0:	mov	r1, sp
   136a4:	mov	r2, #10
   136a8:	mov	r8, r0
   136ac:	str	r5, [r0]
   136b0:	mov	r0, r4
   136b4:	bl	112b0 <strtoul@plt>
   136b8:	ldr	r3, [r8]
   136bc:	cmp	r3, r5
   136c0:	beq	136dc <strspn@plt+0x22ac>
   136c4:	ldr	r1, [pc, #88]	; 13724 <strspn@plt+0x22f4>
   136c8:	mov	r2, r7
   136cc:	mov	r3, r4
   136d0:	mov	r0, #1
   136d4:	add	r1, pc, r1
   136d8:	bl	111e4 <err@plt>
   136dc:	ldr	r3, [sp]
   136e0:	cmp	r4, r3
   136e4:	beq	13684 <strspn@plt+0x2254>
   136e8:	cmp	r3, #0
   136ec:	beq	136fc <strspn@plt+0x22cc>
   136f0:	ldrsb	r3, [r3]
   136f4:	cmp	r3, #0
   136f8:	bne	13684 <strspn@plt+0x2254>
   136fc:	ldr	r2, [sp, #4]
   13700:	ldr	r3, [r6]
   13704:	cmp	r2, r3
   13708:	bne	13714 <strspn@plt+0x22e4>
   1370c:	add	sp, sp, #8
   13710:	pop	{r4, r5, r6, r7, r8, pc}
   13714:	bl	111c0 <__stack_chk_fail@plt>
   13718:			; <UNDEFINED> instruction: 0x000139b4
   1371c:	andeq	r0, r0, r4, lsr #2
   13720:			; <UNDEFINED> instruction: 0x000026bc
   13724:	andeq	r2, r0, ip, ror r6
   13728:	ldr	ip, [pc, #132]	; 137b4 <strspn@plt+0x2384>
   1372c:	push	{r4, r5, r6, lr}
   13730:	add	ip, pc, ip
   13734:	ldr	lr, [pc, #124]	; 137b8 <strspn@plt+0x2388>
   13738:	sub	sp, sp, #16
   1373c:	mov	r6, r1
   13740:	mov	r5, r0
   13744:	mov	r1, sp
   13748:	ldr	r4, [ip, lr]
   1374c:	ldr	ip, [r4]
   13750:	str	ip, [sp, #12]
   13754:	bl	1311c <strspn@plt+0x1cec>
   13758:	cmp	r0, #0
   1375c:	bne	1377c <strspn@plt+0x234c>
   13760:	ldr	r2, [sp, #12]
   13764:	ldr	r3, [r4]
   13768:	ldrd	r0, [sp]
   1376c:	cmp	r2, r3
   13770:	bne	137b0 <strspn@plt+0x2380>
   13774:	add	sp, sp, #16
   13778:	pop	{r4, r5, r6, pc}
   1377c:	bl	112ec <__errno_location@plt>
   13780:	mov	r2, r6
   13784:	ldr	r3, [r0]
   13788:	mov	r0, #1
   1378c:	cmp	r3, #0
   13790:	mov	r3, r5
   13794:	beq	137a4 <strspn@plt+0x2374>
   13798:	ldr	r1, [pc, #28]	; 137bc <strspn@plt+0x238c>
   1379c:	add	r1, pc, r1
   137a0:	bl	111e4 <err@plt>
   137a4:	ldr	r1, [pc, #20]	; 137c0 <strspn@plt+0x2390>
   137a8:	add	r1, pc, r1
   137ac:	bl	1137c <errx@plt>
   137b0:	bl	111c0 <__stack_chk_fail@plt>
   137b4:	andeq	r3, r1, r8, asr #17
   137b8:	andeq	r0, r0, r4, lsr #2
   137bc:			; <UNDEFINED> instruction: 0x000025b4
   137c0:	andeq	r2, r0, r8, lsr #11
   137c4:	push	{r4, lr}
   137c8:	mov	r4, r1
   137cc:	mov	r1, r2
   137d0:	bl	13450 <strspn@plt+0x2020>
   137d4:	vldr	d7, [pc, #28]	; 137f8 <strspn@plt+0x23c8>
   137d8:	vcvt.s32.f64	s11, d0
   137dc:	vcvt.f64.s32	d6, s11
   137e0:	vstr	s11, [r4]
   137e4:	vsub.f64	d0, d0, d6
   137e8:	vmul.f64	d0, d0, d7
   137ec:	vcvt.s32.f64	s0, d0
   137f0:	vstr	s0, [r4, #4]
   137f4:	pop	{r4, pc}
   137f8:	andeq	r0, r0, r0
   137fc:	smlawbmi	lr, r0, r4, r8
   13800:	and	r3, r0, #61440	; 0xf000
   13804:	cmp	r3, #16384	; 0x4000
   13808:	push	{r4, r5, r6, r7, r8, r9, sl, fp}
   1380c:	moveq	r3, #100	; 0x64
   13810:	beq	13888 <strspn@plt+0x2458>
   13814:	cmp	r3, #40960	; 0xa000
   13818:	moveq	r3, #108	; 0x6c
   1381c:	beq	13888 <strspn@plt+0x2458>
   13820:	cmp	r3, #8192	; 0x2000
   13824:	moveq	r3, #99	; 0x63
   13828:	beq	13888 <strspn@plt+0x2458>
   1382c:	cmp	r3, #24576	; 0x6000
   13830:	moveq	r3, #98	; 0x62
   13834:	beq	13888 <strspn@plt+0x2458>
   13838:	cmp	r3, #49152	; 0xc000
   1383c:	moveq	r3, #115	; 0x73
   13840:	beq	13888 <strspn@plt+0x2458>
   13844:	cmp	r3, #4096	; 0x1000
   13848:	moveq	r3, #112	; 0x70
   1384c:	beq	13888 <strspn@plt+0x2458>
   13850:	cmp	r3, #32768	; 0x8000
   13854:	beq	13884 <strspn@plt+0x2454>
   13858:	mov	r4, #9
   1385c:	mov	r3, #8
   13860:	mov	r6, #7
   13864:	mov	r7, #6
   13868:	mov	r2, #5
   1386c:	mov	r8, #4
   13870:	mov	r9, #3
   13874:	mov	ip, #2
   13878:	mov	sl, #1
   1387c:	mov	fp, #0
   13880:	b	138b4 <strspn@plt+0x2484>
   13884:	mov	r3, #45	; 0x2d
   13888:	strb	r3, [r1]
   1388c:	mov	r4, #10
   13890:	mov	r3, #9
   13894:	mov	r6, #8
   13898:	mov	r7, #7
   1389c:	mov	r2, #6
   138a0:	mov	r8, #5
   138a4:	mov	r9, #4
   138a8:	mov	ip, #3
   138ac:	mov	sl, #2
   138b0:	mov	fp, #1
   138b4:	tst	r0, #256	; 0x100
   138b8:	add	ip, r1, ip
   138bc:	moveq	r5, #45	; 0x2d
   138c0:	movne	r5, #114	; 0x72
   138c4:	tst	r0, #128	; 0x80
   138c8:	strb	r5, [r1, fp]
   138cc:	moveq	r5, #45	; 0x2d
   138d0:	movne	r5, #119	; 0x77
   138d4:	tst	r0, #2048	; 0x800
   138d8:	strb	r5, [r1, sl]
   138dc:	beq	13978 <strspn@plt+0x2548>
   138e0:	tst	r0, #64	; 0x40
   138e4:	moveq	r5, #83	; 0x53
   138e8:	movne	r5, #115	; 0x73
   138ec:	tst	r0, #32
   138f0:	strb	r5, [ip]
   138f4:	add	r2, r1, r2
   138f8:	moveq	ip, #45	; 0x2d
   138fc:	movne	ip, #114	; 0x72
   13900:	tst	r0, #16
   13904:	strb	ip, [r1, r9]
   13908:	moveq	ip, #45	; 0x2d
   1390c:	movne	ip, #119	; 0x77
   13910:	tst	r0, #1024	; 0x400
   13914:	strb	ip, [r1, r8]
   13918:	beq	13998 <strspn@plt+0x2568>
   1391c:	tst	r0, #8
   13920:	moveq	ip, #83	; 0x53
   13924:	movne	ip, #115	; 0x73
   13928:	tst	r0, #4
   1392c:	strb	ip, [r2]
   13930:	add	r3, r1, r3
   13934:	moveq	r2, #45	; 0x2d
   13938:	movne	r2, #114	; 0x72
   1393c:	tst	r0, #2
   13940:	strb	r2, [r1, r7]
   13944:	moveq	r2, #45	; 0x2d
   13948:	movne	r2, #119	; 0x77
   1394c:	tst	r0, #512	; 0x200
   13950:	strb	r2, [r1, r6]
   13954:	beq	13988 <strspn@plt+0x2558>
   13958:	tst	r0, #1
   1395c:	moveq	r2, #84	; 0x54
   13960:	movne	r2, #116	; 0x74
   13964:	strb	r2, [r3]
   13968:	mov	r3, #0
   1396c:	strb	r3, [r1, r4]
   13970:	pop	{r4, r5, r6, r7, r8, r9, sl, fp}
   13974:	bx	lr
   13978:	tst	r0, #64	; 0x40
   1397c:	moveq	r5, #45	; 0x2d
   13980:	movne	r5, #120	; 0x78
   13984:	b	138ec <strspn@plt+0x24bc>
   13988:	tst	r0, #1
   1398c:	moveq	r2, #45	; 0x2d
   13990:	movne	r2, #120	; 0x78
   13994:	b	13964 <strspn@plt+0x2534>
   13998:	tst	r0, #8
   1399c:	moveq	ip, #45	; 0x2d
   139a0:	movne	ip, #120	; 0x78
   139a4:	b	13928 <strspn@plt+0x24f8>
   139a8:	ldr	r1, [pc, #580]	; 13bf4 <strspn@plt+0x27c4>
   139ac:	tst	r0, #2
   139b0:	ldr	ip, [pc, #576]	; 13bf8 <strspn@plt+0x27c8>
   139b4:	add	r1, pc, r1
   139b8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   139bc:	sub	sp, sp, #100	; 0x64
   139c0:	ldr	r6, [r1, ip]
   139c4:	addeq	r7, sp, #52	; 0x34
   139c8:	addne	lr, sp, #53	; 0x35
   139cc:	addne	r7, sp, #52	; 0x34
   139d0:	moveq	lr, r7
   139d4:	mov	ip, #10
   139d8:	ldr	r1, [r6]
   139dc:	str	r1, [sp, #92]	; 0x5c
   139e0:	movne	r1, #32
   139e4:	strbne	r1, [sp, #52]	; 0x34
   139e8:	mov	r1, #1
   139ec:	sub	r9, ip, #32
   139f0:	rsb	r8, ip, #32
   139f4:	lsl	r5, r1, r9
   139f8:	lsl	r4, r1, ip
   139fc:	orr	r5, r5, r1, lsr r8
   13a00:	cmp	r3, r5
   13a04:	cmpeq	r2, r4
   13a08:	bcc	13b74 <strspn@plt+0x2744>
   13a0c:	add	ip, ip, #10
   13a10:	cmp	ip, #70	; 0x46
   13a14:	bne	139ec <strspn@plt+0x25bc>
   13a18:	mov	r1, #60	; 0x3c
   13a1c:	movw	r5, #26215	; 0x6667
   13a20:	movt	r5, #26214	; 0x6666
   13a24:	ldr	r8, [pc, #464]	; 13bfc <strspn@plt+0x27cc>
   13a28:	mov	fp, #1
   13a2c:	smull	sl, r9, r5, r1
   13a30:	add	r8, pc, r8
   13a34:	str	r8, [sp, #36]	; 0x24
   13a38:	sub	r8, r1, #32
   13a3c:	asr	r4, r1, #31
   13a40:	lsl	r5, fp, r8
   13a44:	str	r4, [sp, #44]	; 0x2c
   13a48:	lsl	r4, fp, r1
   13a4c:	subs	r4, r4, #1
   13a50:	str	r9, [sp, #40]	; 0x28
   13a54:	rsb	r9, r1, #32
   13a58:	ldr	sl, [sp, #40]	; 0x28
   13a5c:	orr	r5, r5, fp, lsr r9
   13a60:	ldr	fp, [sp, #44]	; 0x2c
   13a64:	sbc	r5, r5, #0
   13a68:	tst	r0, #1
   13a6c:	lsr	r1, r2, r1
   13a70:	rsb	fp, fp, sl, asr #2
   13a74:	ldr	sl, [sp, #36]	; 0x24
   13a78:	orr	r1, r1, r3, lsl r9
   13a7c:	and	r5, r5, r3
   13a80:	orr	r8, r1, r3, lsr r8
   13a84:	and	r4, r4, r2
   13a88:	ldrb	r0, [sl, fp]
   13a8c:	add	r3, lr, #1
   13a90:	strb	r0, [lr]
   13a94:	bne	13b58 <strspn@plt+0x2728>
   13a98:	orrs	fp, r4, r5
   13a9c:	mov	r2, #0
   13aa0:	strb	r2, [r3]
   13aa4:	beq	13b8c <strspn@plt+0x275c>
   13aa8:	sub	lr, ip, #20
   13aac:	sub	ip, ip, #52	; 0x34
   13ab0:	rsb	r3, lr, #32
   13ab4:	lsr	r0, r4, lr
   13ab8:	orr	r0, r0, r5, lsl r3
   13abc:	lsr	r1, r5, lr
   13ac0:	orr	r0, r0, r5, lsr ip
   13ac4:	mov	r2, #100	; 0x64
   13ac8:	adds	r0, r0, #50	; 0x32
   13acc:	mov	r3, #0
   13ad0:	adc	r1, r1, #0
   13ad4:	bl	14610 <strspn@plt+0x31e0>
   13ad8:	mov	r4, r0
   13adc:	mov	r5, r1
   13ae0:	cmp	r5, #0
   13ae4:	cmpeq	r4, #10
   13ae8:	addeq	r8, r8, #1
   13aec:	beq	13b8c <strspn@plt+0x275c>
   13af0:	orrs	r2, r4, r5
   13af4:	beq	13b8c <strspn@plt+0x275c>
   13af8:	bl	113a0 <localeconv@plt>
   13afc:	cmp	r0, #0
   13b00:	beq	13bd8 <strspn@plt+0x27a8>
   13b04:	ldr	r3, [r0]
   13b08:	cmp	r3, #0
   13b0c:	beq	13be8 <strspn@plt+0x27b8>
   13b10:	ldrsb	r2, [r3]
   13b14:	cmp	r2, #0
   13b18:	ldreq	r3, [pc, #224]	; 13c00 <strspn@plt+0x27d0>
   13b1c:	addeq	r3, pc, r3
   13b20:	add	r9, sp, #60	; 0x3c
   13b24:	ldr	ip, [pc, #216]	; 13c04 <strspn@plt+0x27d4>
   13b28:	mov	r1, #32
   13b2c:	str	r3, [sp, #8]
   13b30:	add	ip, pc, ip
   13b34:	str	r8, [sp, #4]
   13b38:	mov	r0, r9
   13b3c:	strd	r4, [sp, #16]
   13b40:	mov	r3, r1
   13b44:	str	r7, [sp, #24]
   13b48:	mov	r2, #1
   13b4c:	str	ip, [sp]
   13b50:	bl	11418 <__snprintf_chk@plt>
   13b54:	b	13bb8 <strspn@plt+0x2788>
   13b58:	cmp	r0, #66	; 0x42
   13b5c:	addne	r3, lr, #3
   13b60:	movne	r1, #105	; 0x69
   13b64:	movne	r2, #66	; 0x42
   13b68:	strbne	r1, [lr, #1]
   13b6c:	strbne	r2, [lr, #2]
   13b70:	b	13a98 <strspn@plt+0x2668>
   13b74:	subs	r1, ip, #10
   13b78:	strbeq	r1, [lr, #1]
   13b7c:	moveq	r3, #66	; 0x42
   13b80:	moveq	r8, r2
   13b84:	strbeq	r3, [lr]
   13b88:	bne	13a1c <strspn@plt+0x25ec>
   13b8c:	ldr	r3, [pc, #116]	; 13c08 <strspn@plt+0x27d8>
   13b90:	add	r9, sp, #60	; 0x3c
   13b94:	mov	r1, #32
   13b98:	str	r8, [sp, #4]
   13b9c:	add	r3, pc, r3
   13ba0:	str	r7, [sp, #8]
   13ba4:	str	r3, [sp]
   13ba8:	mov	r0, r9
   13bac:	mov	r3, r1
   13bb0:	mov	r2, #1
   13bb4:	bl	11418 <__snprintf_chk@plt>
   13bb8:	mov	r0, r9
   13bbc:	bl	1131c <__strdup@plt>
   13bc0:	ldr	r2, [sp, #92]	; 0x5c
   13bc4:	ldr	r3, [r6]
   13bc8:	cmp	r2, r3
   13bcc:	bne	13be4 <strspn@plt+0x27b4>
   13bd0:	add	sp, sp, #100	; 0x64
   13bd4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13bd8:	ldr	r3, [pc, #44]	; 13c0c <strspn@plt+0x27dc>
   13bdc:	add	r3, pc, r3
   13be0:	b	13b20 <strspn@plt+0x26f0>
   13be4:	bl	111c0 <__stack_chk_fail@plt>
   13be8:	ldr	r3, [pc, #32]	; 13c10 <strspn@plt+0x27e0>
   13bec:	add	r3, pc, r3
   13bf0:	b	13b20 <strspn@plt+0x26f0>
   13bf4:	andeq	r3, r1, r4, asr #12
   13bf8:	andeq	r0, r0, r4, lsr #2
   13bfc:	andeq	r2, r0, r8, asr #6
   13c00:	andeq	r2, r0, r8, asr r2
   13c04:	andeq	r2, r0, r0, asr r2
   13c08:	strdeq	r2, [r0], -r0
   13c0c:	muleq	r0, r8, r1
   13c10:	andeq	r2, r0, r8, lsl #3
   13c14:	cmp	r0, #0
   13c18:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   13c1c:	mov	r8, r1
   13c20:	mov	sl, r2
   13c24:	mov	r9, r3
   13c28:	beq	13ce4 <strspn@plt+0x28b4>
   13c2c:	ldrb	r5, [r0]
   13c30:	cmp	r5, #0
   13c34:	beq	13ce4 <strspn@plt+0x28b4>
   13c38:	cmp	r2, #0
   13c3c:	cmpne	r1, #0
   13c40:	movne	ip, #0
   13c44:	moveq	ip, #1
   13c48:	beq	13ce4 <strspn@plt+0x28b4>
   13c4c:	cmp	r3, #0
   13c50:	movne	r4, r0
   13c54:	movne	r6, ip
   13c58:	bne	13c6c <strspn@plt+0x283c>
   13c5c:	b	13ce4 <strspn@plt+0x28b4>
   13c60:	ldrb	r5, [r4, #1]!
   13c64:	cmp	r5, #0
   13c68:	beq	13cdc <strspn@plt+0x28ac>
   13c6c:	cmp	sl, r6
   13c70:	bls	13cec <strspn@plt+0x28bc>
   13c74:	cmp	ip, #0
   13c78:	ldrsb	r7, [r4, #1]
   13c7c:	moveq	ip, r4
   13c80:	cmp	r5, #44	; 0x2c
   13c84:	mov	r0, ip
   13c88:	moveq	r5, r4
   13c8c:	movne	r5, #0
   13c90:	cmp	r7, #0
   13c94:	addeq	r5, r4, #1
   13c98:	cmp	r5, #0
   13c9c:	rsb	r1, ip, r5
   13ca0:	beq	13cd4 <strspn@plt+0x28a4>
   13ca4:	cmp	ip, r5
   13ca8:	bcs	13ce4 <strspn@plt+0x28b4>
   13cac:	blx	r9
   13cb0:	mov	ip, #0
   13cb4:	add	r3, r6, #1
   13cb8:	cmn	r0, #1
   13cbc:	beq	13ce4 <strspn@plt+0x28b4>
   13cc0:	str	r0, [r8, r6, lsl #2]
   13cc4:	mov	r6, r3
   13cc8:	ldrsb	r2, [r5]
   13ccc:	cmp	r2, ip
   13cd0:	beq	13cf4 <strspn@plt+0x28c4>
   13cd4:	cmn	r4, #1
   13cd8:	bne	13c60 <strspn@plt+0x2830>
   13cdc:	mov	r0, r6
   13ce0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   13ce4:	mvn	r0, #0
   13ce8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   13cec:	mvn	r0, #1
   13cf0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   13cf4:	mov	r6, r3
   13cf8:	b	13cdc <strspn@plt+0x28ac>
   13cfc:	cmp	r0, #0
   13d00:	push	{r4, lr}
   13d04:	mov	r4, r3
   13d08:	beq	13d80 <strspn@plt+0x2950>
   13d0c:	ldrb	ip, [r0]
   13d10:	cmp	ip, #0
   13d14:	beq	13d80 <strspn@plt+0x2950>
   13d18:	cmp	r3, #0
   13d1c:	beq	13d80 <strspn@plt+0x2950>
   13d20:	ldr	r3, [r3]
   13d24:	cmp	r3, #0
   13d28:	blt	13d80 <strspn@plt+0x2950>
   13d2c:	cmp	r3, r2
   13d30:	bhi	13d80 <strspn@plt+0x2950>
   13d34:	cmp	ip, #43	; 0x2b
   13d38:	lsleq	ip, r3, #2
   13d3c:	addeq	r0, r0, #1
   13d40:	movne	ip, #0
   13d44:	strne	ip, [r4]
   13d48:	movne	r3, ip
   13d4c:	add	r1, r1, ip
   13d50:	rsb	r2, r3, r2
   13d54:	ldr	r3, [sp, #8]
   13d58:	bl	13c14 <strspn@plt+0x27e4>
   13d5c:	subs	r3, r0, #0
   13d60:	ble	13d78 <strspn@plt+0x2948>
   13d64:	ldr	r2, [r4]
   13d68:	mov	r0, r3
   13d6c:	add	r3, r2, r3
   13d70:	str	r3, [r4]
   13d74:	pop	{r4, pc}
   13d78:	mov	r0, r3
   13d7c:	pop	{r4, pc}
   13d80:	mvn	r0, #0
   13d84:	pop	{r4, pc}
   13d88:	cmp	r2, #0
   13d8c:	cmpne	r0, #0
   13d90:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   13d94:	mov	r4, r0
   13d98:	mov	r7, r2
   13d9c:	movne	r3, #0
   13da0:	moveq	r3, #1
   13da4:	mov	r9, r1
   13da8:	beq	13e44 <strspn@plt+0x2a14>
   13dac:	cmp	r1, #0
   13db0:	beq	13e44 <strspn@plt+0x2a14>
   13db4:	mov	r6, r0
   13db8:	mov	r8, #1
   13dbc:	ldrb	r5, [r6], #1
   13dc0:	cmp	r5, #0
   13dc4:	beq	13e34 <strspn@plt+0x2a04>
   13dc8:	cmp	r5, #44	; 0x2c
   13dcc:	ldrsb	r0, [r4, #1]
   13dd0:	moveq	r5, r4
   13dd4:	movne	r5, #0
   13dd8:	cmp	r3, #0
   13ddc:	moveq	r3, r4
   13de0:	cmp	r0, #0
   13de4:	mov	r0, r3
   13de8:	moveq	r5, r6
   13dec:	cmp	r5, #0
   13df0:	rsb	r1, r3, r5
   13df4:	beq	13e2c <strspn@plt+0x29fc>
   13df8:	cmp	r3, r5
   13dfc:	bcs	13e3c <strspn@plt+0x2a0c>
   13e00:	blx	r7
   13e04:	mov	r3, #0
   13e08:	cmp	r0, #0
   13e0c:	and	r2, r0, #7
   13e10:	poplt	{r3, r4, r5, r6, r7, r8, r9, pc}
   13e14:	ldrb	r1, [r9, r0, asr #3]
   13e18:	orr	r2, r1, r8, lsl r2
   13e1c:	strb	r2, [r9, r0, asr #3]
   13e20:	ldrsb	r2, [r5]
   13e24:	cmp	r2, r3
   13e28:	beq	13e34 <strspn@plt+0x2a04>
   13e2c:	adds	r4, r4, #1
   13e30:	bne	13dbc <strspn@plt+0x298c>
   13e34:	mov	r0, #0
   13e38:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   13e3c:	mvn	r0, #0
   13e40:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   13e44:	mvn	r0, #21
   13e48:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   13e4c:	cmp	r2, #0
   13e50:	cmpne	r0, #0
   13e54:	push	{r4, r5, r6, r7, r8, lr}
   13e58:	movne	r3, #0
   13e5c:	moveq	r3, #1
   13e60:	mov	r4, r0
   13e64:	mov	r8, r2
   13e68:	mov	r7, r1
   13e6c:	beq	13f00 <strspn@plt+0x2ad0>
   13e70:	cmp	r1, #0
   13e74:	beq	13f00 <strspn@plt+0x2ad0>
   13e78:	mov	r6, r0
   13e7c:	ldrb	r5, [r6], #1
   13e80:	cmp	r5, #0
   13e84:	beq	13ef0 <strspn@plt+0x2ac0>
   13e88:	cmp	r5, #44	; 0x2c
   13e8c:	ldrsb	r0, [r4, #1]
   13e90:	moveq	r5, r4
   13e94:	movne	r5, #0
   13e98:	cmp	r3, #0
   13e9c:	moveq	r3, r4
   13ea0:	cmp	r0, #0
   13ea4:	mov	r0, r3
   13ea8:	moveq	r5, r6
   13eac:	cmp	r5, #0
   13eb0:	rsb	r1, r3, r5
   13eb4:	beq	13ee8 <strspn@plt+0x2ab8>
   13eb8:	cmp	r3, r5
   13ebc:	bcs	13ef8 <strspn@plt+0x2ac8>
   13ec0:	blx	r8
   13ec4:	mov	r3, #0
   13ec8:	cmp	r0, #0
   13ecc:	poplt	{r4, r5, r6, r7, r8, pc}
   13ed0:	ldr	r2, [r7]
   13ed4:	orr	r0, r2, r0
   13ed8:	str	r0, [r7]
   13edc:	ldrsb	r2, [r5]
   13ee0:	cmp	r2, r3
   13ee4:	beq	13ef0 <strspn@plt+0x2ac0>
   13ee8:	adds	r4, r4, #1
   13eec:	bne	13e7c <strspn@plt+0x2a4c>
   13ef0:	mov	r0, #0
   13ef4:	pop	{r4, r5, r6, r7, r8, pc}
   13ef8:	mvn	r0, #0
   13efc:	pop	{r4, r5, r6, r7, r8, pc}
   13f00:	mvn	r0, #21
   13f04:	pop	{r4, r5, r6, r7, r8, pc}
   13f08:	ldr	ip, [pc, #380]	; 1408c <strspn@plt+0x2c5c>
   13f0c:	push	{r4, r5, r6, r7, r8, r9, lr}
   13f10:	subs	r4, r0, #0
   13f14:	ldr	r0, [pc, #372]	; 14090 <strspn@plt+0x2c60>
   13f18:	add	ip, pc, ip
   13f1c:	mov	r6, r2
   13f20:	sub	sp, sp, #12
   13f24:	mov	r2, ip
   13f28:	mov	r8, #0
   13f2c:	ldr	r7, [ip, r0]
   13f30:	mov	r9, r1
   13f34:	str	r8, [sp]
   13f38:	ldr	r2, [r7]
   13f3c:	str	r2, [sp, #4]
   13f40:	beq	13fb0 <strspn@plt+0x2b80>
   13f44:	str	r3, [r1]
   13f48:	str	r3, [r6]
   13f4c:	bl	112ec <__errno_location@plt>
   13f50:	str	r8, [r0]
   13f54:	mov	r5, r0
   13f58:	ldrsb	r3, [r4]
   13f5c:	cmp	r3, #58	; 0x3a
   13f60:	beq	13fcc <strspn@plt+0x2b9c>
   13f64:	mov	r0, r4
   13f68:	mov	r2, #10
   13f6c:	mov	r1, sp
   13f70:	bl	11130 <strtol@plt>
   13f74:	str	r0, [r9]
   13f78:	str	r0, [r6]
   13f7c:	ldr	r0, [r5]
   13f80:	cmp	r0, #0
   13f84:	bne	14080 <strspn@plt+0x2c50>
   13f88:	ldr	r3, [sp]
   13f8c:	cmp	r3, #0
   13f90:	beq	14080 <strspn@plt+0x2c50>
   13f94:	cmp	r4, r3
   13f98:	beq	14080 <strspn@plt+0x2c50>
   13f9c:	ldrsb	r2, [r3]
   13fa0:	cmp	r2, #58	; 0x3a
   13fa4:	beq	14018 <strspn@plt+0x2be8>
   13fa8:	cmp	r2, #45	; 0x2d
   13fac:	beq	14028 <strspn@plt+0x2bf8>
   13fb0:	mov	r0, #0
   13fb4:	ldr	r2, [sp, #4]
   13fb8:	ldr	r3, [r7]
   13fbc:	cmp	r2, r3
   13fc0:	bne	14088 <strspn@plt+0x2c58>
   13fc4:	add	sp, sp, #12
   13fc8:	pop	{r4, r5, r6, r7, r8, r9, pc}
   13fcc:	add	r4, r4, #1
   13fd0:	mov	r1, sp
   13fd4:	mov	r2, #10
   13fd8:	mov	r0, r4
   13fdc:	bl	11130 <strtol@plt>
   13fe0:	str	r0, [r6]
   13fe4:	ldr	r3, [r5]
   13fe8:	cmp	r3, #0
   13fec:	bne	14080 <strspn@plt+0x2c50>
   13ff0:	ldr	r3, [sp]
   13ff4:	cmp	r3, #0
   13ff8:	beq	14080 <strspn@plt+0x2c50>
   13ffc:	ldrsb	r2, [r3]
   14000:	cmp	r2, #0
   14004:	bne	14080 <strspn@plt+0x2c50>
   14008:	cmp	r4, r3
   1400c:	movne	r0, #0
   14010:	mvneq	r0, #0
   14014:	b	13fb4 <strspn@plt+0x2b84>
   14018:	ldrsb	r2, [r3, #1]
   1401c:	cmp	r2, #0
   14020:	streq	r0, [r6]
   14024:	beq	13fb4 <strspn@plt+0x2b84>
   14028:	add	r4, r3, #1
   1402c:	mov	ip, #0
   14030:	mov	r1, sp
   14034:	mov	r2, #10
   14038:	mov	r0, r4
   1403c:	str	ip, [r5]
   14040:	str	ip, [sp]
   14044:	bl	11130 <strtol@plt>
   14048:	str	r0, [r6]
   1404c:	ldr	r3, [r5]
   14050:	cmp	r3, #0
   14054:	bne	14080 <strspn@plt+0x2c50>
   14058:	ldr	r2, [sp]
   1405c:	cmp	r2, #0
   14060:	beq	14080 <strspn@plt+0x2c50>
   14064:	ldrsb	r3, [r2]
   14068:	cmp	r3, #0
   1406c:	bne	14080 <strspn@plt+0x2c50>
   14070:	cmp	r4, r2
   14074:	movne	r0, #0
   14078:	mvneq	r0, #0
   1407c:	b	13fb4 <strspn@plt+0x2b84>
   14080:	mvn	r0, #0
   14084:	b	13fb4 <strspn@plt+0x2b84>
   14088:	bl	111c0 <__stack_chk_fail@plt>
   1408c:	andeq	r3, r1, r0, ror #1
   14090:	andeq	r0, r0, r4, lsr #2
   14094:	rsbs	r2, r0, #1
   14098:	push	{r4, r5, r6, lr}
   1409c:	movcc	r2, #0
   140a0:	rsbs	r3, r1, #1
   140a4:	mov	r5, r0
   140a8:	mov	r4, r1
   140ac:	movcc	r3, #0
   140b0:	ands	ip, r2, r3
   140b4:	bne	14120 <strspn@plt+0x2cf0>
   140b8:	orrs	r3, r2, r3
   140bc:	bne	14128 <strspn@plt+0x2cf8>
   140c0:	bl	11124 <strcmp@plt>
   140c4:	cmp	r0, #0
   140c8:	beq	14120 <strspn@plt+0x2cf0>
   140cc:	mov	r0, r5
   140d0:	bl	112bc <strlen@plt>
   140d4:	mov	r6, r0
   140d8:	mov	r0, r4
   140dc:	bl	112bc <strlen@plt>
   140e0:	cmp	r6, #0
   140e4:	beq	140f8 <strspn@plt+0x2cc8>
   140e8:	sub	r3, r6, #1
   140ec:	ldrsb	r2, [r5, r3]
   140f0:	cmp	r2, #47	; 0x2f
   140f4:	moveq	r6, r3
   140f8:	cmp	r0, #0
   140fc:	beq	14110 <strspn@plt+0x2ce0>
   14100:	sub	r3, r0, #1
   14104:	ldrsb	r2, [r4, r3]
   14108:	cmp	r2, #47	; 0x2f
   1410c:	moveq	r0, r3
   14110:	cmp	r6, r0
   14114:	beq	14130 <strspn@plt+0x2d00>
   14118:	mov	r0, #0
   1411c:	pop	{r4, r5, r6, pc}
   14120:	mov	r0, #1
   14124:	pop	{r4, r5, r6, pc}
   14128:	mov	r0, ip
   1412c:	pop	{r4, r5, r6, pc}
   14130:	mov	r0, r5
   14134:	mov	r1, r4
   14138:	mov	r2, r6
   1413c:	bl	113e8 <strncmp@plt>
   14140:	rsbs	r0, r0, #1
   14144:	movcc	r0, #0
   14148:	pop	{r4, r5, r6, pc}
   1414c:	ldr	r3, [pc, #248]	; 1424c <strspn@plt+0x2e1c>
   14150:	cmp	r0, #0
   14154:	cmpne	r1, #0
   14158:	ldr	r2, [pc, #240]	; 14250 <strspn@plt+0x2e20>
   1415c:	add	r3, pc, r3
   14160:	push	{r4, r5, r6, r7, r8, r9, lr}
   14164:	sub	sp, sp, #20
   14168:	ldr	r9, [r3, r2]
   1416c:	mov	r6, r1
   14170:	addne	r8, sp, #4
   14174:	addne	r7, sp, #8
   14178:	ldr	r3, [r9]
   1417c:	str	r3, [sp, #12]
   14180:	bne	141c8 <strspn@plt+0x2d98>
   14184:	b	14240 <strspn@plt+0x2e10>
   14188:	cmp	r4, r3
   1418c:	bne	14240 <strspn@plt+0x2e10>
   14190:	mov	r0, r5
   14194:	mov	r1, r6
   14198:	mov	r2, r4
   1419c:	bl	113e8 <strncmp@plt>
   141a0:	cmp	r0, #0
   141a4:	bne	14240 <strspn@plt+0x2e10>
   141a8:	adds	r6, r6, r4
   141ac:	moveq	r3, #0
   141b0:	movne	r3, #1
   141b4:	adds	r0, r5, r4
   141b8:	moveq	r3, #0
   141bc:	andne	r3, r3, #1
   141c0:	cmp	r3, #0
   141c4:	beq	14240 <strspn@plt+0x2e10>
   141c8:	mov	r1, r8
   141cc:	bl	12c88 <strspn@plt+0x1858>
   141d0:	mov	r1, r7
   141d4:	mov	r5, r0
   141d8:	mov	r0, r6
   141dc:	bl	12c88 <strspn@plt+0x1858>
   141e0:	ldr	r4, [sp, #4]
   141e4:	ldr	r3, [sp, #8]
   141e8:	mov	r6, r0
   141ec:	adds	r0, r3, r4
   141f0:	beq	14224 <strspn@plt+0x2df4>
   141f4:	cmp	r0, #1
   141f8:	bne	14188 <strspn@plt+0x2d58>
   141fc:	cmp	r5, #0
   14200:	beq	14210 <strspn@plt+0x2de0>
   14204:	ldrsb	r2, [r5]
   14208:	cmp	r2, #47	; 0x2f
   1420c:	beq	14228 <strspn@plt+0x2df8>
   14210:	cmp	r6, #0
   14214:	beq	14188 <strspn@plt+0x2d58>
   14218:	ldrsb	r2, [r6]
   1421c:	cmp	r2, #47	; 0x2f
   14220:	bne	14188 <strspn@plt+0x2d58>
   14224:	mov	r0, #1
   14228:	ldr	r2, [sp, #12]
   1422c:	ldr	r3, [r9]
   14230:	cmp	r2, r3
   14234:	bne	14248 <strspn@plt+0x2e18>
   14238:	add	sp, sp, #20
   1423c:	pop	{r4, r5, r6, r7, r8, r9, pc}
   14240:	mov	r0, #0
   14244:	b	14228 <strspn@plt+0x2df8>
   14248:	bl	111c0 <__stack_chk_fail@plt>
   1424c:	muleq	r1, ip, lr
   14250:	andeq	r0, r0, r4, lsr #2
   14254:	rsbs	r3, r0, #1
   14258:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1425c:	movcc	r3, #0
   14260:	rsbs	r4, r1, #1
   14264:	mov	r7, r1
   14268:	mov	r6, r2
   1426c:	mov	sl, r0
   14270:	movcc	r4, #0
   14274:	tst	r3, r4
   14278:	bne	142dc <strspn@plt+0x2eac>
   1427c:	cmp	r3, #0
   14280:	bne	142f4 <strspn@plt+0x2ec4>
   14284:	cmp	r4, #0
   14288:	bne	14304 <strspn@plt+0x2ed4>
   1428c:	bl	112bc <strlen@plt>
   14290:	mvn	r3, r0
   14294:	cmp	r6, r3
   14298:	mov	r5, r0
   1429c:	bhi	142ec <strspn@plt+0x2ebc>
   142a0:	add	r9, r0, r6
   142a4:	add	r0, r9, #1
   142a8:	bl	11244 <malloc@plt>
   142ac:	subs	r8, r0, #0
   142b0:	beq	1430c <strspn@plt+0x2edc>
   142b4:	mov	r1, sl
   142b8:	mov	r2, r5
   142bc:	bl	11190 <memcpy@plt>
   142c0:	add	r0, r8, r5
   142c4:	mov	r1, r7
   142c8:	mov	r2, r6
   142cc:	bl	11190 <memcpy@plt>
   142d0:	strb	r4, [r8, r9]
   142d4:	mov	r0, r8
   142d8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   142dc:	mov	r0, #1
   142e0:	mov	r1, r0
   142e4:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   142e8:	b	1110c <calloc@plt>
   142ec:	mov	r0, r4
   142f0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   142f4:	mov	r0, r1
   142f8:	mov	r1, r2
   142fc:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   14300:	b	111d8 <__strndup@plt>
   14304:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   14308:	b	1131c <__strdup@plt>
   1430c:	mov	r0, r8
   14310:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   14314:	push	{r3, r4, r5, lr}
   14318:	subs	r4, r1, #0
   1431c:	mov	r5, r0
   14320:	beq	14340 <strspn@plt+0x2f10>
   14324:	mov	r0, r4
   14328:	bl	112bc <strlen@plt>
   1432c:	mov	r1, r4
   14330:	mov	r2, r0
   14334:	mov	r0, r5
   14338:	pop	{r3, r4, r5, lr}
   1433c:	b	14254 <strspn@plt+0x2e24>
   14340:	mov	r2, r4
   14344:	mov	r0, r5
   14348:	mov	r1, r4
   1434c:	pop	{r3, r4, r5, lr}
   14350:	b	14254 <strspn@plt+0x2e24>
   14354:	push	{r1, r2, r3}
   14358:	mov	r1, #1
   1435c:	push	{r4, r5, lr}
   14360:	sub	sp, sp, #16
   14364:	ldr	lr, [pc, #124]	; 143e8 <strspn@plt+0x2fb8>
   14368:	add	ip, sp, #32
   1436c:	ldr	r4, [pc, #120]	; 143ec <strspn@plt+0x2fbc>
   14370:	mov	r5, r0
   14374:	add	lr, pc, lr
   14378:	mov	r3, ip
   1437c:	ldr	r2, [sp, #28]
   14380:	add	r0, sp, #8
   14384:	ldr	r4, [lr, r4]
   14388:	str	ip, [sp, #4]
   1438c:	ldr	ip, [r4]
   14390:	str	ip, [sp, #12]
   14394:	bl	11310 <__vasprintf_chk@plt>
   14398:	subs	r2, r0, #0
   1439c:	blt	143dc <strspn@plt+0x2fac>
   143a0:	mov	r0, r5
   143a4:	ldr	r1, [sp, #8]
   143a8:	bl	14254 <strspn@plt+0x2e24>
   143ac:	mov	r5, r0
   143b0:	ldr	r0, [sp, #8]
   143b4:	bl	11154 <free@plt>
   143b8:	mov	r0, r5
   143bc:	ldr	r2, [sp, #12]
   143c0:	ldr	r3, [r4]
   143c4:	cmp	r2, r3
   143c8:	bne	143e4 <strspn@plt+0x2fb4>
   143cc:	add	sp, sp, #16
   143d0:	pop	{r4, r5, lr}
   143d4:	add	sp, sp, #12
   143d8:	bx	lr
   143dc:	mov	r0, #0
   143e0:	b	143bc <strspn@plt+0x2f8c>
   143e4:	bl	111c0 <__stack_chk_fail@plt>
   143e8:	andeq	r2, r1, r4, lsl #25
   143ec:	andeq	r0, r0, r4, lsr #2
   143f0:	ldr	ip, [pc, #372]	; 1456c <strspn@plt+0x313c>
   143f4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   143f8:	mov	r6, r0
   143fc:	ldr	r0, [pc, #364]	; 14570 <strspn@plt+0x3140>
   14400:	add	ip, pc, ip
   14404:	ldr	r4, [r6]
   14408:	mov	r9, r3
   1440c:	sub	sp, sp, #12
   14410:	mov	r7, r1
   14414:	ldr	r5, [ip, r0]
   14418:	mov	r8, r2
   1441c:	ldrsb	ip, [r4]
   14420:	ldr	r3, [r5]
   14424:	cmp	ip, #0
   14428:	moveq	r0, ip
   1442c:	str	r3, [sp, #4]
   14430:	beq	144e0 <strspn@plt+0x30b0>
   14434:	mov	r0, r4
   14438:	mov	r1, r2
   1443c:	bl	11430 <strspn@plt>
   14440:	ldrb	sl, [r4, r0]
   14444:	add	r4, r4, r0
   14448:	cmp	sl, #0
   1444c:	beq	1455c <strspn@plt+0x312c>
   14450:	cmp	r9, #0
   14454:	beq	144f8 <strspn@plt+0x30c8>
   14458:	sxtb	r9, sl
   1445c:	ldr	r0, [pc, #272]	; 14574 <strspn@plt+0x3144>
   14460:	mov	r1, r9
   14464:	add	r0, pc, r0
   14468:	bl	112d4 <strchr@plt>
   1446c:	cmp	r0, #0
   14470:	beq	1451c <strspn@plt+0x30ec>
   14474:	add	fp, r4, #1
   14478:	mov	r1, sp
   1447c:	mov	r3, #0
   14480:	strb	sl, [sp]
   14484:	mov	r0, fp
   14488:	strb	r3, [sp, #1]
   1448c:	bl	12d28 <strspn@plt+0x18f8>
   14490:	add	r3, r4, r0
   14494:	str	r0, [r7]
   14498:	ldrb	r3, [r3, #1]
   1449c:	cmp	r3, #0
   144a0:	beq	1455c <strspn@plt+0x312c>
   144a4:	sxtb	r3, r3
   144a8:	cmp	r9, r3
   144ac:	bne	1455c <strspn@plt+0x312c>
   144b0:	add	r0, r0, #2
   144b4:	add	r7, r4, r0
   144b8:	ldrb	r1, [r4, r0]
   144bc:	cmp	r1, #0
   144c0:	beq	144d8 <strspn@plt+0x30a8>
   144c4:	mov	r0, r8
   144c8:	sxtb	r1, r1
   144cc:	bl	112d4 <strchr@plt>
   144d0:	cmp	r0, #0
   144d4:	beq	1455c <strspn@plt+0x312c>
   144d8:	mov	r0, fp
   144dc:	str	r7, [r6]
   144e0:	ldr	r2, [sp, #4]
   144e4:	ldr	r3, [r5]
   144e8:	cmp	r2, r3
   144ec:	bne	14568 <strspn@plt+0x3138>
   144f0:	add	sp, sp, #12
   144f4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   144f8:	mov	r0, r4
   144fc:	mov	r1, r8
   14500:	bl	1113c <strcspn@plt>
   14504:	mov	r3, r0
   14508:	mov	r0, r4
   1450c:	add	r4, r4, r3
   14510:	str	r3, [r7]
   14514:	str	r4, [r6]
   14518:	b	144e0 <strspn@plt+0x30b0>
   1451c:	mov	r1, r8
   14520:	mov	r0, r4
   14524:	bl	12d28 <strspn@plt+0x18f8>
   14528:	str	r0, [r7]
   1452c:	add	r7, r4, r0
   14530:	ldrb	r1, [r4, r0]
   14534:	cmp	r1, #0
   14538:	beq	14550 <strspn@plt+0x3120>
   1453c:	mov	r0, r8
   14540:	sxtb	r1, r1
   14544:	bl	112d4 <strchr@plt>
   14548:	cmp	r0, #0
   1454c:	beq	14514 <strspn@plt+0x30e4>
   14550:	str	r7, [r6]
   14554:	mov	r0, r4
   14558:	b	144e0 <strspn@plt+0x30b0>
   1455c:	str	r4, [r6]
   14560:	mov	r0, #0
   14564:	b	144e0 <strspn@plt+0x30b0>
   14568:	bl	111c0 <__stack_chk_fail@plt>
   1456c:	strdeq	r2, [r1], -r8
   14570:	andeq	r0, r0, r4, lsr #2
   14574:	andeq	r1, r0, r0, lsr r9
   14578:	push	{r4, lr}
   1457c:	mov	r4, r0
   14580:	b	1458c <strspn@plt+0x315c>
   14584:	cmp	r0, #10
   14588:	beq	145a4 <strspn@plt+0x3174>
   1458c:	mov	r0, r4
   14590:	bl	11334 <fgetc@plt>
   14594:	cmn	r0, #1
   14598:	bne	14584 <strspn@plt+0x3154>
   1459c:	mov	r0, #1
   145a0:	pop	{r4, pc}
   145a4:	mov	r0, #0
   145a8:	pop	{r4, pc}
   145ac:	ldr	ip, [sp]
   145b0:	mov	r1, r0
   145b4:	mov	r0, #3
   145b8:	cmp	ip, #0
   145bc:	movne	ip, #256	; 0x100
   145c0:	moveq	ip, #0
   145c4:	str	ip, [sp]
   145c8:	b	111f0 <__fxstatat64@plt>
   145cc:	mov	r1, r2
   145d0:	mov	r2, r3
   145d4:	b	11178 <__openat64_2@plt>
   145d8:	push	{r4, lr}
   145dc:	ldr	r4, [sp, #8]
   145e0:	bl	145cc <strspn@plt+0x319c>
   145e4:	cmp	r0, #0
   145e8:	blt	145f8 <strspn@plt+0x31c8>
   145ec:	mov	r1, r4
   145f0:	pop	{r4, lr}
   145f4:	b	110f4 <fdopen@plt>
   145f8:	mov	r0, #0
   145fc:	pop	{r4, pc}
   14600:	mov	r1, r2
   14604:	mov	r2, r3
   14608:	ldr	r3, [sp]
   1460c:	b	1125c <readlinkat@plt>
   14610:	cmp	r3, #0
   14614:	cmpeq	r2, #0
   14618:	bne	14630 <strspn@plt+0x3200>
   1461c:	cmp	r1, #0
   14620:	cmpeq	r0, #0
   14624:	mvnne	r1, #0
   14628:	mvnne	r0, #0
   1462c:	b	1464c <strspn@plt+0x321c>
   14630:	sub	sp, sp, #8
   14634:	push	{sp, lr}
   14638:	bl	14698 <strspn@plt+0x3268>
   1463c:	ldr	lr, [sp, #4]
   14640:	add	sp, sp, #8
   14644:	pop	{r2, r3}
   14648:	bx	lr
   1464c:	push	{r1, lr}
   14650:	mov	r0, #8
   14654:	bl	11118 <raise@plt>
   14658:	pop	{r1, pc}
   1465c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   14660:	mov	r8, r2
   14664:	mov	r6, r0
   14668:	mov	r7, r1
   1466c:	mov	sl, r3
   14670:	ldr	r9, [sp, #32]
   14674:	bl	146d4 <strspn@plt+0x32a4>
   14678:	umull	r4, r5, r8, r0
   1467c:	mul	r8, r8, r1
   14680:	mla	r2, r0, sl, r8
   14684:	add	r5, r2, r5
   14688:	subs	r4, r6, r4
   1468c:	sbc	r5, r7, r5
   14690:	strd	r4, [r9]
   14694:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   14698:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   1469c:	mov	r8, r2
   146a0:	mov	r6, r0
   146a4:	mov	r7, r1
   146a8:	mov	r5, r3
   146ac:	ldr	r9, [sp, #32]
   146b0:	bl	14b60 <strspn@plt+0x3730>
   146b4:	mul	r3, r0, r5
   146b8:	umull	r4, r5, r0, r8
   146bc:	mla	r8, r8, r1, r3
   146c0:	add	r5, r8, r5
   146c4:	subs	r4, r6, r4
   146c8:	sbc	r5, r7, r5
   146cc:	strd	r4, [r9]
   146d0:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   146d4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   146d8:	rsbs	r4, r0, #0
   146dc:	rsc	r5, r1, #0
   146e0:	cmp	r1, #0
   146e4:	mvn	r6, #0
   146e8:	sub	sp, sp, #12
   146ec:	movge	r4, r0
   146f0:	movge	r5, r1
   146f4:	movge	r6, #0
   146f8:	cmp	r3, #0
   146fc:	blt	14934 <strspn@plt+0x3504>
   14700:	cmp	r3, #0
   14704:	mov	sl, r4
   14708:	mov	ip, r5
   1470c:	mov	r0, r2
   14710:	mov	r1, r3
   14714:	mov	r8, r2
   14718:	mov	r7, r4
   1471c:	mov	r9, r5
   14720:	bne	14818 <strspn@plt+0x33e8>
   14724:	cmp	r2, r5
   14728:	bls	14854 <strspn@plt+0x3424>
   1472c:	clz	r3, r2
   14730:	cmp	r3, #0
   14734:	rsbne	r2, r3, #32
   14738:	lslne	r8, r0, r3
   1473c:	lsrne	r2, r4, r2
   14740:	lslne	r7, r4, r3
   14744:	orrne	r9, r2, r5, lsl r3
   14748:	lsr	r4, r8, #16
   1474c:	uxth	sl, r8
   14750:	mov	r1, r4
   14754:	mov	r0, r9
   14758:	bl	14f90 <strspn@plt+0x3b60>
   1475c:	mov	r1, r4
   14760:	mov	fp, r0
   14764:	mov	r0, r9
   14768:	bl	1517c <strspn@plt+0x3d4c>
   1476c:	mul	r0, sl, fp
   14770:	lsr	r2, r7, #16
   14774:	orr	r1, r2, r1, lsl #16
   14778:	cmp	r0, r1
   1477c:	bls	147a0 <strspn@plt+0x3370>
   14780:	adds	r1, r1, r8
   14784:	sub	r3, fp, #1
   14788:	bcs	1479c <strspn@plt+0x336c>
   1478c:	cmp	r0, r1
   14790:	subhi	fp, fp, #2
   14794:	addhi	r1, r1, r8
   14798:	bhi	147a0 <strspn@plt+0x3370>
   1479c:	mov	fp, r3
   147a0:	rsb	r9, r0, r1
   147a4:	mov	r1, r4
   147a8:	uxth	r7, r7
   147ac:	mov	r0, r9
   147b0:	bl	14f90 <strspn@plt+0x3b60>
   147b4:	mov	r1, r4
   147b8:	mov	r5, r0
   147bc:	mov	r0, r9
   147c0:	bl	1517c <strspn@plt+0x3d4c>
   147c4:	mul	sl, sl, r5
   147c8:	orr	r1, r7, r1, lsl #16
   147cc:	cmp	sl, r1
   147d0:	bls	147f0 <strspn@plt+0x33c0>
   147d4:	adds	r8, r1, r8
   147d8:	sub	r3, r5, #1
   147dc:	bcs	147ec <strspn@plt+0x33bc>
   147e0:	cmp	sl, r8
   147e4:	subhi	r5, r5, #2
   147e8:	bhi	147f0 <strspn@plt+0x33c0>
   147ec:	mov	r5, r3
   147f0:	orr	r3, r5, fp, lsl #16
   147f4:	mov	r4, #0
   147f8:	cmp	r6, #0
   147fc:	mov	r0, r3
   14800:	mov	r1, r4
   14804:	beq	14810 <strspn@plt+0x33e0>
   14808:	rsbs	r0, r0, #0
   1480c:	rsc	r1, r1, #0
   14810:	add	sp, sp, #12
   14814:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14818:	cmp	r3, r5
   1481c:	movhi	r4, #0
   14820:	movhi	r3, r4
   14824:	bhi	147f8 <strspn@plt+0x33c8>
   14828:	clz	r5, r1
   1482c:	cmp	r5, #0
   14830:	bne	14a20 <strspn@plt+0x35f0>
   14834:	cmp	r1, ip
   14838:	cmpcs	r2, sl
   1483c:	movhi	r4, #0
   14840:	movls	r4, #1
   14844:	movls	r3, #1
   14848:	movls	r4, r5
   1484c:	movhi	r3, r4
   14850:	b	147f8 <strspn@plt+0x33c8>
   14854:	cmp	r2, #0
   14858:	bne	1486c <strspn@plt+0x343c>
   1485c:	mov	r1, r2
   14860:	mov	r0, #1
   14864:	bl	14f90 <strspn@plt+0x3b60>
   14868:	mov	r8, r0
   1486c:	clz	r3, r8
   14870:	cmp	r3, #0
   14874:	bne	14944 <strspn@plt+0x3514>
   14878:	rsb	r9, r8, r9
   1487c:	lsr	r5, r8, #16
   14880:	uxth	sl, r8
   14884:	mov	r4, #1
   14888:	mov	r1, r5
   1488c:	mov	r0, r9
   14890:	bl	14f90 <strspn@plt+0x3b60>
   14894:	mov	r1, r5
   14898:	mov	fp, r0
   1489c:	mov	r0, r9
   148a0:	bl	1517c <strspn@plt+0x3d4c>
   148a4:	mul	r0, sl, fp
   148a8:	lsr	r2, r7, #16
   148ac:	orr	r1, r2, r1, lsl #16
   148b0:	cmp	r0, r1
   148b4:	bls	148d4 <strspn@plt+0x34a4>
   148b8:	adds	r1, r1, r8
   148bc:	sub	r3, fp, #1
   148c0:	bcs	14b40 <strspn@plt+0x3710>
   148c4:	cmp	r0, r1
   148c8:	subhi	fp, fp, #2
   148cc:	addhi	r1, r1, r8
   148d0:	bls	14b40 <strspn@plt+0x3710>
   148d4:	rsb	r2, r0, r1
   148d8:	mov	r1, r5
   148dc:	str	r2, [sp]
   148e0:	uxth	r7, r7
   148e4:	mov	r0, r2
   148e8:	bl	14f90 <strspn@plt+0x3b60>
   148ec:	ldr	r2, [sp]
   148f0:	mov	r1, r5
   148f4:	mov	r9, r0
   148f8:	mov	r0, r2
   148fc:	bl	1517c <strspn@plt+0x3d4c>
   14900:	mul	sl, sl, r9
   14904:	orr	r1, r7, r1, lsl #16
   14908:	cmp	sl, r1
   1490c:	bls	1492c <strspn@plt+0x34fc>
   14910:	adds	r8, r1, r8
   14914:	sub	r3, r9, #1
   14918:	bcs	14928 <strspn@plt+0x34f8>
   1491c:	cmp	sl, r8
   14920:	subhi	r9, r9, #2
   14924:	bhi	1492c <strspn@plt+0x34fc>
   14928:	mov	r9, r3
   1492c:	orr	r3, r9, fp, lsl #16
   14930:	b	147f8 <strspn@plt+0x33c8>
   14934:	mvn	r6, r6
   14938:	rsbs	r2, r2, #0
   1493c:	rsc	r3, r3, #0
   14940:	b	14700 <strspn@plt+0x32d0>
   14944:	lsl	r8, r8, r3
   14948:	rsb	fp, r3, #32
   1494c:	lsr	r4, r9, fp
   14950:	lsr	fp, r7, fp
   14954:	lsr	r5, r8, #16
   14958:	orr	fp, fp, r9, lsl r3
   1495c:	mov	r0, r4
   14960:	lsl	r7, r7, r3
   14964:	mov	r1, r5
   14968:	uxth	sl, r8
   1496c:	bl	14f90 <strspn@plt+0x3b60>
   14970:	mov	r1, r5
   14974:	mov	r3, r0
   14978:	mov	r0, r4
   1497c:	str	r3, [sp]
   14980:	bl	1517c <strspn@plt+0x3d4c>
   14984:	ldr	r3, [sp]
   14988:	lsr	r2, fp, #16
   1498c:	mul	r0, sl, r3
   14990:	orr	r1, r2, r1, lsl #16
   14994:	cmp	r0, r1
   14998:	bls	149b8 <strspn@plt+0x3588>
   1499c:	adds	r1, r1, r8
   149a0:	sub	r2, r3, #1
   149a4:	bcs	14b58 <strspn@plt+0x3728>
   149a8:	cmp	r0, r1
   149ac:	subhi	r3, r3, #2
   149b0:	addhi	r1, r1, r8
   149b4:	bls	14b58 <strspn@plt+0x3728>
   149b8:	rsb	r9, r0, r1
   149bc:	mov	r1, r5
   149c0:	str	r3, [sp]
   149c4:	uxth	fp, fp
   149c8:	mov	r0, r9
   149cc:	bl	14f90 <strspn@plt+0x3b60>
   149d0:	mov	r1, r5
   149d4:	mov	r4, r0
   149d8:	mov	r0, r9
   149dc:	bl	1517c <strspn@plt+0x3d4c>
   149e0:	mul	r9, sl, r4
   149e4:	ldr	r3, [sp]
   149e8:	orr	r1, fp, r1, lsl #16
   149ec:	cmp	r9, r1
   149f0:	bls	14a14 <strspn@plt+0x35e4>
   149f4:	adds	r1, r1, r8
   149f8:	sub	r2, r4, #1
   149fc:	bcs	14a10 <strspn@plt+0x35e0>
   14a00:	cmp	r9, r1
   14a04:	subhi	r4, r4, #2
   14a08:	addhi	r1, r1, r8
   14a0c:	bhi	14a14 <strspn@plt+0x35e4>
   14a10:	mov	r4, r2
   14a14:	rsb	r9, r9, r1
   14a18:	orr	r4, r4, r3, lsl #16
   14a1c:	b	14888 <strspn@plt+0x3458>
   14a20:	rsb	sl, r5, #32
   14a24:	lsl	r3, r2, r5
   14a28:	lsr	r0, r2, sl
   14a2c:	lsr	r2, ip, sl
   14a30:	orr	r4, r0, r1, lsl r5
   14a34:	lsr	sl, r7, sl
   14a38:	mov	r0, r2
   14a3c:	orr	sl, sl, ip, lsl r5
   14a40:	lsr	r9, r4, #16
   14a44:	str	r3, [sp, #4]
   14a48:	str	r2, [sp]
   14a4c:	uxth	fp, r4
   14a50:	mov	r1, r9
   14a54:	bl	14f90 <strspn@plt+0x3b60>
   14a58:	ldr	r2, [sp]
   14a5c:	mov	r1, r9
   14a60:	mov	r8, r0
   14a64:	mov	r0, r2
   14a68:	bl	1517c <strspn@plt+0x3d4c>
   14a6c:	mul	r0, fp, r8
   14a70:	lsr	r2, sl, #16
   14a74:	orr	r1, r2, r1, lsl #16
   14a78:	cmp	r0, r1
   14a7c:	bls	14a9c <strspn@plt+0x366c>
   14a80:	adds	r1, r1, r4
   14a84:	sub	r2, r8, #1
   14a88:	bcs	14b50 <strspn@plt+0x3720>
   14a8c:	cmp	r0, r1
   14a90:	subhi	r8, r8, #2
   14a94:	addhi	r1, r1, r4
   14a98:	bls	14b50 <strspn@plt+0x3720>
   14a9c:	rsb	ip, r0, r1
   14aa0:	mov	r1, r9
   14aa4:	str	ip, [sp]
   14aa8:	mov	r0, ip
   14aac:	bl	14f90 <strspn@plt+0x3b60>
   14ab0:	ldr	ip, [sp]
   14ab4:	mov	r1, r9
   14ab8:	mov	r2, r0
   14abc:	mov	r0, ip
   14ac0:	str	r2, [sp]
   14ac4:	bl	1517c <strspn@plt+0x3d4c>
   14ac8:	ldr	r2, [sp]
   14acc:	uxth	ip, sl
   14ad0:	mul	fp, fp, r2
   14ad4:	orr	ip, ip, r1, lsl #16
   14ad8:	cmp	fp, ip
   14adc:	bls	14afc <strspn@plt+0x36cc>
   14ae0:	adds	ip, ip, r4
   14ae4:	sub	r1, r2, #1
   14ae8:	bcs	14b48 <strspn@plt+0x3718>
   14aec:	cmp	fp, ip
   14af0:	subhi	r2, r2, #2
   14af4:	addhi	ip, ip, r4
   14af8:	bls	14b48 <strspn@plt+0x3718>
   14afc:	ldr	r0, [sp, #4]
   14b00:	orr	r1, r2, r8, lsl #16
   14b04:	rsb	fp, fp, ip
   14b08:	umull	r2, r3, r1, r0
   14b0c:	cmp	fp, r3
   14b10:	bcc	14b34 <strspn@plt+0x3704>
   14b14:	movne	r4, #0
   14b18:	moveq	r4, #1
   14b1c:	cmp	r2, r7, lsl r5
   14b20:	movls	r4, #0
   14b24:	andhi	r4, r4, #1
   14b28:	cmp	r4, #0
   14b2c:	moveq	r3, r1
   14b30:	beq	147f8 <strspn@plt+0x33c8>
   14b34:	sub	r3, r1, #1
   14b38:	mov	r4, #0
   14b3c:	b	147f8 <strspn@plt+0x33c8>
   14b40:	mov	fp, r3
   14b44:	b	148d4 <strspn@plt+0x34a4>
   14b48:	mov	r2, r1
   14b4c:	b	14afc <strspn@plt+0x36cc>
   14b50:	mov	r8, r2
   14b54:	b	14a9c <strspn@plt+0x366c>
   14b58:	mov	r3, r2
   14b5c:	b	149b8 <strspn@plt+0x3588>
   14b60:	cmp	r3, #0
   14b64:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14b68:	mov	r6, r0
   14b6c:	sub	sp, sp, #12
   14b70:	mov	r5, r1
   14b74:	mov	r7, r0
   14b78:	mov	r4, r2
   14b7c:	mov	r8, r1
   14b80:	bne	14c60 <strspn@plt+0x3830>
   14b84:	cmp	r2, r1
   14b88:	bls	14c9c <strspn@plt+0x386c>
   14b8c:	clz	r3, r2
   14b90:	cmp	r3, #0
   14b94:	rsbne	r8, r3, #32
   14b98:	lslne	r4, r2, r3
   14b9c:	lsrne	r8, r0, r8
   14ba0:	lslne	r7, r0, r3
   14ba4:	orrne	r8, r8, r1, lsl r3
   14ba8:	lsr	r5, r4, #16
   14bac:	uxth	sl, r4
   14bb0:	mov	r1, r5
   14bb4:	mov	r0, r8
   14bb8:	bl	14f90 <strspn@plt+0x3b60>
   14bbc:	mov	r1, r5
   14bc0:	mov	r9, r0
   14bc4:	mov	r0, r8
   14bc8:	bl	1517c <strspn@plt+0x3d4c>
   14bcc:	mul	r0, sl, r9
   14bd0:	lsr	r3, r7, #16
   14bd4:	orr	r1, r3, r1, lsl #16
   14bd8:	cmp	r0, r1
   14bdc:	bls	14c00 <strspn@plt+0x37d0>
   14be0:	adds	r1, r1, r4
   14be4:	sub	r2, r9, #1
   14be8:	bcs	14bfc <strspn@plt+0x37cc>
   14bec:	cmp	r0, r1
   14bf0:	subhi	r9, r9, #2
   14bf4:	addhi	r1, r1, r4
   14bf8:	bhi	14c00 <strspn@plt+0x37d0>
   14bfc:	mov	r9, r2
   14c00:	rsb	r8, r0, r1
   14c04:	mov	r1, r5
   14c08:	uxth	r7, r7
   14c0c:	mov	r0, r8
   14c10:	bl	14f90 <strspn@plt+0x3b60>
   14c14:	mov	r1, r5
   14c18:	mov	r6, r0
   14c1c:	mov	r0, r8
   14c20:	bl	1517c <strspn@plt+0x3d4c>
   14c24:	mul	sl, sl, r6
   14c28:	orr	r1, r7, r1, lsl #16
   14c2c:	cmp	sl, r1
   14c30:	bls	14c4c <strspn@plt+0x381c>
   14c34:	adds	r4, r1, r4
   14c38:	sub	r3, r6, #1
   14c3c:	bcs	14f48 <strspn@plt+0x3b18>
   14c40:	cmp	sl, r4
   14c44:	subhi	r6, r6, #2
   14c48:	bls	14f48 <strspn@plt+0x3b18>
   14c4c:	orr	r0, r6, r9, lsl #16
   14c50:	mov	r6, #0
   14c54:	mov	r1, r6
   14c58:	add	sp, sp, #12
   14c5c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14c60:	cmp	r3, r1
   14c64:	movhi	r6, #0
   14c68:	movhi	r0, r6
   14c6c:	bhi	14c54 <strspn@plt+0x3824>
   14c70:	clz	r7, r3
   14c74:	cmp	r7, #0
   14c78:	bne	14d78 <strspn@plt+0x3948>
   14c7c:	cmp	r3, r1
   14c80:	cmpcs	r2, r6
   14c84:	movhi	r6, #0
   14c88:	movls	r6, #1
   14c8c:	movls	r0, #1
   14c90:	movls	r6, r7
   14c94:	movhi	r0, r6
   14c98:	b	14c54 <strspn@plt+0x3824>
   14c9c:	cmp	r2, #0
   14ca0:	bne	14cb4 <strspn@plt+0x3884>
   14ca4:	mov	r1, r2
   14ca8:	mov	r0, #1
   14cac:	bl	14f90 <strspn@plt+0x3b60>
   14cb0:	mov	r4, r0
   14cb4:	clz	r3, r4
   14cb8:	cmp	r3, #0
   14cbc:	bne	14e74 <strspn@plt+0x3a44>
   14cc0:	rsb	r5, r4, r5
   14cc4:	lsr	r8, r4, #16
   14cc8:	uxth	sl, r4
   14ccc:	mov	r6, #1
   14cd0:	mov	r1, r8
   14cd4:	mov	r0, r5
   14cd8:	bl	14f90 <strspn@plt+0x3b60>
   14cdc:	mov	r1, r8
   14ce0:	mov	r9, r0
   14ce4:	mov	r0, r5
   14ce8:	bl	1517c <strspn@plt+0x3d4c>
   14cec:	mul	r0, sl, r9
   14cf0:	lsr	r3, r7, #16
   14cf4:	orr	r1, r3, r1, lsl #16
   14cf8:	cmp	r0, r1
   14cfc:	bls	14d1c <strspn@plt+0x38ec>
   14d00:	adds	r1, r1, r4
   14d04:	sub	r2, r9, #1
   14d08:	bcs	14f50 <strspn@plt+0x3b20>
   14d0c:	cmp	r0, r1
   14d10:	subhi	r9, r9, #2
   14d14:	addhi	r1, r1, r4
   14d18:	bls	14f50 <strspn@plt+0x3b20>
   14d1c:	rsb	fp, r0, r1
   14d20:	mov	r1, r8
   14d24:	uxth	r7, r7
   14d28:	mov	r0, fp
   14d2c:	bl	14f90 <strspn@plt+0x3b60>
   14d30:	mov	r1, r8
   14d34:	mov	r5, r0
   14d38:	mov	r0, fp
   14d3c:	bl	1517c <strspn@plt+0x3d4c>
   14d40:	mul	sl, sl, r5
   14d44:	orr	r1, r7, r1, lsl #16
   14d48:	cmp	sl, r1
   14d4c:	bls	14d68 <strspn@plt+0x3938>
   14d50:	adds	r4, r1, r4
   14d54:	sub	r3, r5, #1
   14d58:	bcs	14f58 <strspn@plt+0x3b28>
   14d5c:	cmp	sl, r4
   14d60:	subhi	r5, r5, #2
   14d64:	bls	14f58 <strspn@plt+0x3b28>
   14d68:	orr	r0, r5, r9, lsl #16
   14d6c:	mov	r1, r6
   14d70:	add	sp, sp, #12
   14d74:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14d78:	rsb	r1, r7, #32
   14d7c:	lsl	r0, r2, r7
   14d80:	lsr	r2, r2, r1
   14d84:	lsr	fp, r5, r1
   14d88:	orr	r8, r2, r3, lsl r7
   14d8c:	lsr	r1, r6, r1
   14d90:	str	r0, [sp, #4]
   14d94:	orr	r5, r1, r5, lsl r7
   14d98:	lsr	r9, r8, #16
   14d9c:	mov	r0, fp
   14da0:	uxth	sl, r8
   14da4:	mov	r1, r9
   14da8:	bl	14f90 <strspn@plt+0x3b60>
   14dac:	mov	r1, r9
   14db0:	mov	r4, r0
   14db4:	mov	r0, fp
   14db8:	bl	1517c <strspn@plt+0x3d4c>
   14dbc:	mul	r0, sl, r4
   14dc0:	lsr	ip, r5, #16
   14dc4:	orr	r1, ip, r1, lsl #16
   14dc8:	cmp	r0, r1
   14dcc:	bls	14de0 <strspn@plt+0x39b0>
   14dd0:	adds	r1, r1, r8
   14dd4:	sub	r2, r4, #1
   14dd8:	bcc	14f74 <strspn@plt+0x3b44>
   14ddc:	mov	r4, r2
   14de0:	rsb	ip, r0, r1
   14de4:	mov	r1, r9
   14de8:	str	ip, [sp]
   14dec:	uxth	r5, r5
   14df0:	mov	r0, ip
   14df4:	bl	14f90 <strspn@plt+0x3b60>
   14df8:	ldr	ip, [sp]
   14dfc:	mov	r1, r9
   14e00:	mov	fp, r0
   14e04:	mov	r0, ip
   14e08:	bl	1517c <strspn@plt+0x3d4c>
   14e0c:	mul	sl, sl, fp
   14e10:	orr	r1, r5, r1, lsl #16
   14e14:	cmp	sl, r1
   14e18:	bls	14e2c <strspn@plt+0x39fc>
   14e1c:	adds	r1, r1, r8
   14e20:	sub	r2, fp, #1
   14e24:	bcc	14f60 <strspn@plt+0x3b30>
   14e28:	mov	fp, r2
   14e2c:	ldr	r3, [sp, #4]
   14e30:	orr	r0, fp, r4, lsl #16
   14e34:	rsb	sl, sl, r1
   14e38:	umull	r4, r5, r0, r3
   14e3c:	cmp	sl, r5
   14e40:	bcc	14e60 <strspn@plt+0x3a30>
   14e44:	movne	r3, #0
   14e48:	moveq	r3, #1
   14e4c:	cmp	r4, r6, lsl r7
   14e50:	movls	r6, #0
   14e54:	andhi	r6, r3, #1
   14e58:	cmp	r6, #0
   14e5c:	beq	14c54 <strspn@plt+0x3824>
   14e60:	mov	r6, #0
   14e64:	sub	r0, r0, #1
   14e68:	mov	r1, r6
   14e6c:	add	sp, sp, #12
   14e70:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14e74:	lsl	r4, r4, r3
   14e78:	rsb	r9, r3, #32
   14e7c:	lsr	r2, r5, r9
   14e80:	lsr	r9, r6, r9
   14e84:	lsr	r8, r4, #16
   14e88:	orr	r9, r9, r5, lsl r3
   14e8c:	mov	r0, r2
   14e90:	lsl	r7, r6, r3
   14e94:	mov	r1, r8
   14e98:	str	r2, [sp]
   14e9c:	bl	14f90 <strspn@plt+0x3b60>
   14ea0:	ldr	r2, [sp]
   14ea4:	mov	r1, r8
   14ea8:	uxth	sl, r4
   14eac:	mov	fp, r0
   14eb0:	mov	r0, r2
   14eb4:	bl	1517c <strspn@plt+0x3d4c>
   14eb8:	mul	r0, sl, fp
   14ebc:	lsr	r3, r9, #16
   14ec0:	orr	r1, r3, r1, lsl #16
   14ec4:	cmp	r0, r1
   14ec8:	bls	14ee8 <strspn@plt+0x3ab8>
   14ecc:	adds	r1, r1, r4
   14ed0:	sub	r3, fp, #1
   14ed4:	bcs	14f88 <strspn@plt+0x3b58>
   14ed8:	cmp	r0, r1
   14edc:	subhi	fp, fp, #2
   14ee0:	addhi	r1, r1, r4
   14ee4:	bls	14f88 <strspn@plt+0x3b58>
   14ee8:	rsb	r5, r0, r1
   14eec:	mov	r1, r8
   14ef0:	uxth	r9, r9
   14ef4:	mov	r0, r5
   14ef8:	bl	14f90 <strspn@plt+0x3b60>
   14efc:	mov	r1, r8
   14f00:	mov	r6, r0
   14f04:	mov	r0, r5
   14f08:	bl	1517c <strspn@plt+0x3d4c>
   14f0c:	mul	r5, sl, r6
   14f10:	orr	r1, r9, r1, lsl #16
   14f14:	cmp	r5, r1
   14f18:	bls	14f3c <strspn@plt+0x3b0c>
   14f1c:	adds	r1, r1, r4
   14f20:	sub	r3, r6, #1
   14f24:	bcs	14f38 <strspn@plt+0x3b08>
   14f28:	cmp	r5, r1
   14f2c:	subhi	r6, r6, #2
   14f30:	addhi	r1, r1, r4
   14f34:	bhi	14f3c <strspn@plt+0x3b0c>
   14f38:	mov	r6, r3
   14f3c:	rsb	r5, r5, r1
   14f40:	orr	r6, r6, fp, lsl #16
   14f44:	b	14cd0 <strspn@plt+0x38a0>
   14f48:	mov	r6, r3
   14f4c:	b	14c4c <strspn@plt+0x381c>
   14f50:	mov	r9, r2
   14f54:	b	14d1c <strspn@plt+0x38ec>
   14f58:	mov	r5, r3
   14f5c:	b	14d68 <strspn@plt+0x3938>
   14f60:	cmp	sl, r1
   14f64:	subhi	fp, fp, #2
   14f68:	addhi	r1, r1, r8
   14f6c:	bhi	14e2c <strspn@plt+0x39fc>
   14f70:	b	14e28 <strspn@plt+0x39f8>
   14f74:	cmp	r0, r1
   14f78:	subhi	r4, r4, #2
   14f7c:	addhi	r1, r1, r8
   14f80:	bhi	14de0 <strspn@plt+0x39b0>
   14f84:	b	14ddc <strspn@plt+0x39ac>
   14f88:	mov	fp, r3
   14f8c:	b	14ee8 <strspn@plt+0x3ab8>
   14f90:	subs	r2, r1, #1
   14f94:	bxeq	lr
   14f98:	bcc	15170 <strspn@plt+0x3d40>
   14f9c:	cmp	r0, r1
   14fa0:	bls	15154 <strspn@plt+0x3d24>
   14fa4:	tst	r1, r2
   14fa8:	beq	15160 <strspn@plt+0x3d30>
   14fac:	clz	r3, r0
   14fb0:	clz	r2, r1
   14fb4:	sub	r3, r2, r3
   14fb8:	rsbs	r3, r3, #31
   14fbc:	addne	r3, r3, r3, lsl #1
   14fc0:	mov	r2, #0
   14fc4:	addne	pc, pc, r3, lsl #2
   14fc8:	nop	{0}
   14fcc:	cmp	r0, r1, lsl #31
   14fd0:	adc	r2, r2, r2
   14fd4:	subcs	r0, r0, r1, lsl #31
   14fd8:	cmp	r0, r1, lsl #30
   14fdc:	adc	r2, r2, r2
   14fe0:	subcs	r0, r0, r1, lsl #30
   14fe4:	cmp	r0, r1, lsl #29
   14fe8:	adc	r2, r2, r2
   14fec:	subcs	r0, r0, r1, lsl #29
   14ff0:	cmp	r0, r1, lsl #28
   14ff4:	adc	r2, r2, r2
   14ff8:	subcs	r0, r0, r1, lsl #28
   14ffc:	cmp	r0, r1, lsl #27
   15000:	adc	r2, r2, r2
   15004:	subcs	r0, r0, r1, lsl #27
   15008:	cmp	r0, r1, lsl #26
   1500c:	adc	r2, r2, r2
   15010:	subcs	r0, r0, r1, lsl #26
   15014:	cmp	r0, r1, lsl #25
   15018:	adc	r2, r2, r2
   1501c:	subcs	r0, r0, r1, lsl #25
   15020:	cmp	r0, r1, lsl #24
   15024:	adc	r2, r2, r2
   15028:	subcs	r0, r0, r1, lsl #24
   1502c:	cmp	r0, r1, lsl #23
   15030:	adc	r2, r2, r2
   15034:	subcs	r0, r0, r1, lsl #23
   15038:	cmp	r0, r1, lsl #22
   1503c:	adc	r2, r2, r2
   15040:	subcs	r0, r0, r1, lsl #22
   15044:	cmp	r0, r1, lsl #21
   15048:	adc	r2, r2, r2
   1504c:	subcs	r0, r0, r1, lsl #21
   15050:	cmp	r0, r1, lsl #20
   15054:	adc	r2, r2, r2
   15058:	subcs	r0, r0, r1, lsl #20
   1505c:	cmp	r0, r1, lsl #19
   15060:	adc	r2, r2, r2
   15064:	subcs	r0, r0, r1, lsl #19
   15068:	cmp	r0, r1, lsl #18
   1506c:	adc	r2, r2, r2
   15070:	subcs	r0, r0, r1, lsl #18
   15074:	cmp	r0, r1, lsl #17
   15078:	adc	r2, r2, r2
   1507c:	subcs	r0, r0, r1, lsl #17
   15080:	cmp	r0, r1, lsl #16
   15084:	adc	r2, r2, r2
   15088:	subcs	r0, r0, r1, lsl #16
   1508c:	cmp	r0, r1, lsl #15
   15090:	adc	r2, r2, r2
   15094:	subcs	r0, r0, r1, lsl #15
   15098:	cmp	r0, r1, lsl #14
   1509c:	adc	r2, r2, r2
   150a0:	subcs	r0, r0, r1, lsl #14
   150a4:	cmp	r0, r1, lsl #13
   150a8:	adc	r2, r2, r2
   150ac:	subcs	r0, r0, r1, lsl #13
   150b0:	cmp	r0, r1, lsl #12
   150b4:	adc	r2, r2, r2
   150b8:	subcs	r0, r0, r1, lsl #12
   150bc:	cmp	r0, r1, lsl #11
   150c0:	adc	r2, r2, r2
   150c4:	subcs	r0, r0, r1, lsl #11
   150c8:	cmp	r0, r1, lsl #10
   150cc:	adc	r2, r2, r2
   150d0:	subcs	r0, r0, r1, lsl #10
   150d4:	cmp	r0, r1, lsl #9
   150d8:	adc	r2, r2, r2
   150dc:	subcs	r0, r0, r1, lsl #9
   150e0:	cmp	r0, r1, lsl #8
   150e4:	adc	r2, r2, r2
   150e8:	subcs	r0, r0, r1, lsl #8
   150ec:	cmp	r0, r1, lsl #7
   150f0:	adc	r2, r2, r2
   150f4:	subcs	r0, r0, r1, lsl #7
   150f8:	cmp	r0, r1, lsl #6
   150fc:	adc	r2, r2, r2
   15100:	subcs	r0, r0, r1, lsl #6
   15104:	cmp	r0, r1, lsl #5
   15108:	adc	r2, r2, r2
   1510c:	subcs	r0, r0, r1, lsl #5
   15110:	cmp	r0, r1, lsl #4
   15114:	adc	r2, r2, r2
   15118:	subcs	r0, r0, r1, lsl #4
   1511c:	cmp	r0, r1, lsl #3
   15120:	adc	r2, r2, r2
   15124:	subcs	r0, r0, r1, lsl #3
   15128:	cmp	r0, r1, lsl #2
   1512c:	adc	r2, r2, r2
   15130:	subcs	r0, r0, r1, lsl #2
   15134:	cmp	r0, r1, lsl #1
   15138:	adc	r2, r2, r2
   1513c:	subcs	r0, r0, r1, lsl #1
   15140:	cmp	r0, r1
   15144:	adc	r2, r2, r2
   15148:	subcs	r0, r0, r1
   1514c:	mov	r0, r2
   15150:	bx	lr
   15154:	moveq	r0, #1
   15158:	movne	r0, #0
   1515c:	bx	lr
   15160:	clz	r2, r1
   15164:	rsb	r2, r2, #31
   15168:	lsr	r0, r0, r2
   1516c:	bx	lr
   15170:	cmp	r0, #0
   15174:	mvnne	r0, #0
   15178:	b	1464c <strspn@plt+0x321c>
   1517c:	cmp	r1, #0
   15180:	beq	15170 <strspn@plt+0x3d40>
   15184:	push	{r0, r1, lr}
   15188:	bl	14f90 <strspn@plt+0x3b60>
   1518c:	pop	{r1, r2, lr}
   15190:	mul	r3, r2, r0
   15194:	sub	r1, r1, r3
   15198:	bx	lr
   1519c:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   151a0:	mov	r7, r0
   151a4:	ldr	r6, [pc, #76]	; 151f8 <strspn@plt+0x3dc8>
   151a8:	mov	r8, r1
   151ac:	ldr	r5, [pc, #72]	; 151fc <strspn@plt+0x3dcc>
   151b0:	mov	r9, r2
   151b4:	add	r6, pc, r6
   151b8:	bl	110d4 <fdopen@plt-0x20>
   151bc:	add	r5, pc, r5
   151c0:	rsb	r6, r5, r6
   151c4:	asrs	r6, r6, #2
   151c8:	popeq	{r3, r4, r5, r6, r7, r8, r9, pc}
   151cc:	sub	r5, r5, #4
   151d0:	mov	r4, #0
   151d4:	add	r4, r4, #1
   151d8:	ldr	r3, [r5, #4]!
   151dc:	mov	r0, r7
   151e0:	mov	r1, r8
   151e4:	mov	r2, r9
   151e8:	blx	r3
   151ec:	cmp	r4, r6
   151f0:	bne	151d4 <strspn@plt+0x3da4>
   151f4:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   151f8:	andeq	r1, r1, r4, asr #26
   151fc:	andeq	r1, r1, r8, lsr sp
   15200:	bx	lr
   15204:	ldr	r3, [pc, #28]	; 15228 <strspn@plt+0x3df8>
   15208:	mov	r1, #0
   1520c:	ldr	r2, [pc, #24]	; 1522c <strspn@plt+0x3dfc>
   15210:	add	r3, pc, r3
   15214:	ldr	r3, [r3, r2]
   15218:	cmp	r3, #0
   1521c:	ldrne	r2, [r3]
   15220:	moveq	r2, r3
   15224:	b	11304 <__cxa_atexit@plt>
   15228:	andeq	r1, r1, r8, ror #27
   1522c:	andeq	r0, r0, ip, lsr #2

Disassembly of section .fini:

00015230 <.fini>:
   15230:	push	{r3, lr}
   15234:	pop	{r3, pc}
