set_max_delay 10 -from [get_clocks {core_clk}] -rise_from [get_ports clk*] -rise_through * -fall_through ff* -to [get_clocks {core_clk}] -rise_to * -fall_to pin1 -ignore_clock_latency -probe -reset_path
