
IR_receiver.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007864  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003e8  080079f8  080079f8  000089f8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007de0  08007de0  000091d4  2**0
                  CONTENTS
  4 .ARM          00000008  08007de0  08007de0  00008de0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007de8  08007de8  000091d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007de8  08007de8  00008de8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007dec  08007dec  00008dec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  08007df0  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000a1c  200001d4  08007fc4  000091d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000bf0  08007fc4  00009bf0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000091d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000fd9d  00000000  00000000  00009204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002060  00000000  00000000  00018fa1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f00  00000000  00000000  0001b008  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000bc2  00000000  00000000  0001bf08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00002b7d  00000000  00000000  0001caca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000114f3  00000000  00000000  0001f647  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f40d3  00000000  00000000  00030b3a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00124c0d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004fd0  00000000  00000000  00124c50  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005d  00000000  00000000  00129c20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001d4 	.word	0x200001d4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080079dc 	.word	0x080079dc

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001d8 	.word	0x200001d8
 80001cc:	080079dc 	.word	0x080079dc

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b96a 	b.w	8000e94 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9d08      	ldr	r5, [sp, #32]
 8000bde:	460c      	mov	r4, r1
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	d14e      	bne.n	8000c82 <__udivmoddi4+0xaa>
 8000be4:	4694      	mov	ip, r2
 8000be6:	458c      	cmp	ip, r1
 8000be8:	4686      	mov	lr, r0
 8000bea:	fab2 f282 	clz	r2, r2
 8000bee:	d962      	bls.n	8000cb6 <__udivmoddi4+0xde>
 8000bf0:	b14a      	cbz	r2, 8000c06 <__udivmoddi4+0x2e>
 8000bf2:	f1c2 0320 	rsb	r3, r2, #32
 8000bf6:	4091      	lsls	r1, r2
 8000bf8:	fa20 f303 	lsr.w	r3, r0, r3
 8000bfc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c00:	4319      	orrs	r1, r3
 8000c02:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c06:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c0a:	fa1f f68c 	uxth.w	r6, ip
 8000c0e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c12:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c16:	fb07 1114 	mls	r1, r7, r4, r1
 8000c1a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c1e:	fb04 f106 	mul.w	r1, r4, r6
 8000c22:	4299      	cmp	r1, r3
 8000c24:	d90a      	bls.n	8000c3c <__udivmoddi4+0x64>
 8000c26:	eb1c 0303 	adds.w	r3, ip, r3
 8000c2a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000c2e:	f080 8112 	bcs.w	8000e56 <__udivmoddi4+0x27e>
 8000c32:	4299      	cmp	r1, r3
 8000c34:	f240 810f 	bls.w	8000e56 <__udivmoddi4+0x27e>
 8000c38:	3c02      	subs	r4, #2
 8000c3a:	4463      	add	r3, ip
 8000c3c:	1a59      	subs	r1, r3, r1
 8000c3e:	fa1f f38e 	uxth.w	r3, lr
 8000c42:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c46:	fb07 1110 	mls	r1, r7, r0, r1
 8000c4a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c4e:	fb00 f606 	mul.w	r6, r0, r6
 8000c52:	429e      	cmp	r6, r3
 8000c54:	d90a      	bls.n	8000c6c <__udivmoddi4+0x94>
 8000c56:	eb1c 0303 	adds.w	r3, ip, r3
 8000c5a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000c5e:	f080 80fc 	bcs.w	8000e5a <__udivmoddi4+0x282>
 8000c62:	429e      	cmp	r6, r3
 8000c64:	f240 80f9 	bls.w	8000e5a <__udivmoddi4+0x282>
 8000c68:	4463      	add	r3, ip
 8000c6a:	3802      	subs	r0, #2
 8000c6c:	1b9b      	subs	r3, r3, r6
 8000c6e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000c72:	2100      	movs	r1, #0
 8000c74:	b11d      	cbz	r5, 8000c7e <__udivmoddi4+0xa6>
 8000c76:	40d3      	lsrs	r3, r2
 8000c78:	2200      	movs	r2, #0
 8000c7a:	e9c5 3200 	strd	r3, r2, [r5]
 8000c7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c82:	428b      	cmp	r3, r1
 8000c84:	d905      	bls.n	8000c92 <__udivmoddi4+0xba>
 8000c86:	b10d      	cbz	r5, 8000c8c <__udivmoddi4+0xb4>
 8000c88:	e9c5 0100 	strd	r0, r1, [r5]
 8000c8c:	2100      	movs	r1, #0
 8000c8e:	4608      	mov	r0, r1
 8000c90:	e7f5      	b.n	8000c7e <__udivmoddi4+0xa6>
 8000c92:	fab3 f183 	clz	r1, r3
 8000c96:	2900      	cmp	r1, #0
 8000c98:	d146      	bne.n	8000d28 <__udivmoddi4+0x150>
 8000c9a:	42a3      	cmp	r3, r4
 8000c9c:	d302      	bcc.n	8000ca4 <__udivmoddi4+0xcc>
 8000c9e:	4290      	cmp	r0, r2
 8000ca0:	f0c0 80f0 	bcc.w	8000e84 <__udivmoddi4+0x2ac>
 8000ca4:	1a86      	subs	r6, r0, r2
 8000ca6:	eb64 0303 	sbc.w	r3, r4, r3
 8000caa:	2001      	movs	r0, #1
 8000cac:	2d00      	cmp	r5, #0
 8000cae:	d0e6      	beq.n	8000c7e <__udivmoddi4+0xa6>
 8000cb0:	e9c5 6300 	strd	r6, r3, [r5]
 8000cb4:	e7e3      	b.n	8000c7e <__udivmoddi4+0xa6>
 8000cb6:	2a00      	cmp	r2, #0
 8000cb8:	f040 8090 	bne.w	8000ddc <__udivmoddi4+0x204>
 8000cbc:	eba1 040c 	sub.w	r4, r1, ip
 8000cc0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cc4:	fa1f f78c 	uxth.w	r7, ip
 8000cc8:	2101      	movs	r1, #1
 8000cca:	fbb4 f6f8 	udiv	r6, r4, r8
 8000cce:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000cd2:	fb08 4416 	mls	r4, r8, r6, r4
 8000cd6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000cda:	fb07 f006 	mul.w	r0, r7, r6
 8000cde:	4298      	cmp	r0, r3
 8000ce0:	d908      	bls.n	8000cf4 <__udivmoddi4+0x11c>
 8000ce2:	eb1c 0303 	adds.w	r3, ip, r3
 8000ce6:	f106 34ff 	add.w	r4, r6, #4294967295
 8000cea:	d202      	bcs.n	8000cf2 <__udivmoddi4+0x11a>
 8000cec:	4298      	cmp	r0, r3
 8000cee:	f200 80cd 	bhi.w	8000e8c <__udivmoddi4+0x2b4>
 8000cf2:	4626      	mov	r6, r4
 8000cf4:	1a1c      	subs	r4, r3, r0
 8000cf6:	fa1f f38e 	uxth.w	r3, lr
 8000cfa:	fbb4 f0f8 	udiv	r0, r4, r8
 8000cfe:	fb08 4410 	mls	r4, r8, r0, r4
 8000d02:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d06:	fb00 f707 	mul.w	r7, r0, r7
 8000d0a:	429f      	cmp	r7, r3
 8000d0c:	d908      	bls.n	8000d20 <__udivmoddi4+0x148>
 8000d0e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d12:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d16:	d202      	bcs.n	8000d1e <__udivmoddi4+0x146>
 8000d18:	429f      	cmp	r7, r3
 8000d1a:	f200 80b0 	bhi.w	8000e7e <__udivmoddi4+0x2a6>
 8000d1e:	4620      	mov	r0, r4
 8000d20:	1bdb      	subs	r3, r3, r7
 8000d22:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d26:	e7a5      	b.n	8000c74 <__udivmoddi4+0x9c>
 8000d28:	f1c1 0620 	rsb	r6, r1, #32
 8000d2c:	408b      	lsls	r3, r1
 8000d2e:	fa22 f706 	lsr.w	r7, r2, r6
 8000d32:	431f      	orrs	r7, r3
 8000d34:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d38:	fa04 f301 	lsl.w	r3, r4, r1
 8000d3c:	ea43 030c 	orr.w	r3, r3, ip
 8000d40:	40f4      	lsrs	r4, r6
 8000d42:	fa00 f801 	lsl.w	r8, r0, r1
 8000d46:	0c38      	lsrs	r0, r7, #16
 8000d48:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d4c:	fbb4 fef0 	udiv	lr, r4, r0
 8000d50:	fa1f fc87 	uxth.w	ip, r7
 8000d54:	fb00 441e 	mls	r4, r0, lr, r4
 8000d58:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d5c:	fb0e f90c 	mul.w	r9, lr, ip
 8000d60:	45a1      	cmp	r9, r4
 8000d62:	fa02 f201 	lsl.w	r2, r2, r1
 8000d66:	d90a      	bls.n	8000d7e <__udivmoddi4+0x1a6>
 8000d68:	193c      	adds	r4, r7, r4
 8000d6a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000d6e:	f080 8084 	bcs.w	8000e7a <__udivmoddi4+0x2a2>
 8000d72:	45a1      	cmp	r9, r4
 8000d74:	f240 8081 	bls.w	8000e7a <__udivmoddi4+0x2a2>
 8000d78:	f1ae 0e02 	sub.w	lr, lr, #2
 8000d7c:	443c      	add	r4, r7
 8000d7e:	eba4 0409 	sub.w	r4, r4, r9
 8000d82:	fa1f f983 	uxth.w	r9, r3
 8000d86:	fbb4 f3f0 	udiv	r3, r4, r0
 8000d8a:	fb00 4413 	mls	r4, r0, r3, r4
 8000d8e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d92:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d96:	45a4      	cmp	ip, r4
 8000d98:	d907      	bls.n	8000daa <__udivmoddi4+0x1d2>
 8000d9a:	193c      	adds	r4, r7, r4
 8000d9c:	f103 30ff 	add.w	r0, r3, #4294967295
 8000da0:	d267      	bcs.n	8000e72 <__udivmoddi4+0x29a>
 8000da2:	45a4      	cmp	ip, r4
 8000da4:	d965      	bls.n	8000e72 <__udivmoddi4+0x29a>
 8000da6:	3b02      	subs	r3, #2
 8000da8:	443c      	add	r4, r7
 8000daa:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000dae:	fba0 9302 	umull	r9, r3, r0, r2
 8000db2:	eba4 040c 	sub.w	r4, r4, ip
 8000db6:	429c      	cmp	r4, r3
 8000db8:	46ce      	mov	lr, r9
 8000dba:	469c      	mov	ip, r3
 8000dbc:	d351      	bcc.n	8000e62 <__udivmoddi4+0x28a>
 8000dbe:	d04e      	beq.n	8000e5e <__udivmoddi4+0x286>
 8000dc0:	b155      	cbz	r5, 8000dd8 <__udivmoddi4+0x200>
 8000dc2:	ebb8 030e 	subs.w	r3, r8, lr
 8000dc6:	eb64 040c 	sbc.w	r4, r4, ip
 8000dca:	fa04 f606 	lsl.w	r6, r4, r6
 8000dce:	40cb      	lsrs	r3, r1
 8000dd0:	431e      	orrs	r6, r3
 8000dd2:	40cc      	lsrs	r4, r1
 8000dd4:	e9c5 6400 	strd	r6, r4, [r5]
 8000dd8:	2100      	movs	r1, #0
 8000dda:	e750      	b.n	8000c7e <__udivmoddi4+0xa6>
 8000ddc:	f1c2 0320 	rsb	r3, r2, #32
 8000de0:	fa20 f103 	lsr.w	r1, r0, r3
 8000de4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000de8:	fa24 f303 	lsr.w	r3, r4, r3
 8000dec:	4094      	lsls	r4, r2
 8000dee:	430c      	orrs	r4, r1
 8000df0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000df4:	fa00 fe02 	lsl.w	lr, r0, r2
 8000df8:	fa1f f78c 	uxth.w	r7, ip
 8000dfc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e00:	fb08 3110 	mls	r1, r8, r0, r3
 8000e04:	0c23      	lsrs	r3, r4, #16
 8000e06:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e0a:	fb00 f107 	mul.w	r1, r0, r7
 8000e0e:	4299      	cmp	r1, r3
 8000e10:	d908      	bls.n	8000e24 <__udivmoddi4+0x24c>
 8000e12:	eb1c 0303 	adds.w	r3, ip, r3
 8000e16:	f100 36ff 	add.w	r6, r0, #4294967295
 8000e1a:	d22c      	bcs.n	8000e76 <__udivmoddi4+0x29e>
 8000e1c:	4299      	cmp	r1, r3
 8000e1e:	d92a      	bls.n	8000e76 <__udivmoddi4+0x29e>
 8000e20:	3802      	subs	r0, #2
 8000e22:	4463      	add	r3, ip
 8000e24:	1a5b      	subs	r3, r3, r1
 8000e26:	b2a4      	uxth	r4, r4
 8000e28:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e2c:	fb08 3311 	mls	r3, r8, r1, r3
 8000e30:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e34:	fb01 f307 	mul.w	r3, r1, r7
 8000e38:	42a3      	cmp	r3, r4
 8000e3a:	d908      	bls.n	8000e4e <__udivmoddi4+0x276>
 8000e3c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e40:	f101 36ff 	add.w	r6, r1, #4294967295
 8000e44:	d213      	bcs.n	8000e6e <__udivmoddi4+0x296>
 8000e46:	42a3      	cmp	r3, r4
 8000e48:	d911      	bls.n	8000e6e <__udivmoddi4+0x296>
 8000e4a:	3902      	subs	r1, #2
 8000e4c:	4464      	add	r4, ip
 8000e4e:	1ae4      	subs	r4, r4, r3
 8000e50:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000e54:	e739      	b.n	8000cca <__udivmoddi4+0xf2>
 8000e56:	4604      	mov	r4, r0
 8000e58:	e6f0      	b.n	8000c3c <__udivmoddi4+0x64>
 8000e5a:	4608      	mov	r0, r1
 8000e5c:	e706      	b.n	8000c6c <__udivmoddi4+0x94>
 8000e5e:	45c8      	cmp	r8, r9
 8000e60:	d2ae      	bcs.n	8000dc0 <__udivmoddi4+0x1e8>
 8000e62:	ebb9 0e02 	subs.w	lr, r9, r2
 8000e66:	eb63 0c07 	sbc.w	ip, r3, r7
 8000e6a:	3801      	subs	r0, #1
 8000e6c:	e7a8      	b.n	8000dc0 <__udivmoddi4+0x1e8>
 8000e6e:	4631      	mov	r1, r6
 8000e70:	e7ed      	b.n	8000e4e <__udivmoddi4+0x276>
 8000e72:	4603      	mov	r3, r0
 8000e74:	e799      	b.n	8000daa <__udivmoddi4+0x1d2>
 8000e76:	4630      	mov	r0, r6
 8000e78:	e7d4      	b.n	8000e24 <__udivmoddi4+0x24c>
 8000e7a:	46d6      	mov	lr, sl
 8000e7c:	e77f      	b.n	8000d7e <__udivmoddi4+0x1a6>
 8000e7e:	4463      	add	r3, ip
 8000e80:	3802      	subs	r0, #2
 8000e82:	e74d      	b.n	8000d20 <__udivmoddi4+0x148>
 8000e84:	4606      	mov	r6, r0
 8000e86:	4623      	mov	r3, r4
 8000e88:	4608      	mov	r0, r1
 8000e8a:	e70f      	b.n	8000cac <__udivmoddi4+0xd4>
 8000e8c:	3e02      	subs	r6, #2
 8000e8e:	4463      	add	r3, ip
 8000e90:	e730      	b.n	8000cf4 <__udivmoddi4+0x11c>
 8000e92:	bf00      	nop

08000e94 <__aeabi_idiv0>:
 8000e94:	4770      	bx	lr
 8000e96:	bf00      	nop

08000e98 <__io_putchar>:


/* USER CODE BEGIN PFP */

PUTCHAR_PROTOTYPE
{
 8000e98:	b580      	push	{r7, lr}
 8000e9a:	b082      	sub	sp, #8
 8000e9c:	af00      	add	r7, sp, #0
 8000e9e:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8000ea0:	1d39      	adds	r1, r7, #4
 8000ea2:	f04f 33ff 	mov.w	r3, #4294967295
 8000ea6:	2201      	movs	r2, #1
 8000ea8:	4803      	ldr	r0, [pc, #12]	@ (8000eb8 <__io_putchar+0x20>)
 8000eaa:	f003 fb6d 	bl	8004588 <HAL_UART_Transmit>
  return ch;
 8000eae:	687b      	ldr	r3, [r7, #4]
}
 8000eb0:	4618      	mov	r0, r3
 8000eb2:	3708      	adds	r7, #8
 8000eb4:	46bd      	mov	sp, r7
 8000eb6:	bd80      	pop	{r7, pc}
 8000eb8:	2000023c 	.word	0x2000023c

08000ebc <HAL_TIM_IC_CaptureCallback>:
uint32_t last_capture = 0;
uint32_t period_length = 0;
float period[500];


void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim) {
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	b084      	sub	sp, #16
 8000ec0:	af00      	add	r7, sp, #0
 8000ec2:	6078      	str	r0, [r7, #4]

    if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1) {
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	7f1b      	ldrb	r3, [r3, #28]
 8000ec8:	2b01      	cmp	r3, #1
 8000eca:	d12e      	bne.n	8000f2a <HAL_TIM_IC_CaptureCallback+0x6e>
        uint32_t capture_value = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 8000ecc:	2100      	movs	r1, #0
 8000ece:	6878      	ldr	r0, [r7, #4]
 8000ed0:	f002 ff70 	bl	8003db4 <HAL_TIM_ReadCapturedValue>
 8000ed4:	60f8      	str	r0, [r7, #12]

        float pulse_duration = (float)(capture_value-last_capture)/1000;
 8000ed6:	4b17      	ldr	r3, [pc, #92]	@ (8000f34 <HAL_TIM_IC_CaptureCallback+0x78>)
 8000ed8:	681b      	ldr	r3, [r3, #0]
 8000eda:	68fa      	ldr	r2, [r7, #12]
 8000edc:	1ad3      	subs	r3, r2, r3
 8000ede:	ee07 3a90 	vmov	s15, r3
 8000ee2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000ee6:	eddf 6a14 	vldr	s13, [pc, #80]	@ 8000f38 <HAL_TIM_IC_CaptureCallback+0x7c>
 8000eea:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000eee:	edc7 7a02 	vstr	s15, [r7, #8]

        last_capture = capture_value;
 8000ef2:	4a10      	ldr	r2, [pc, #64]	@ (8000f34 <HAL_TIM_IC_CaptureCallback+0x78>)
 8000ef4:	68fb      	ldr	r3, [r7, #12]
 8000ef6:	6013      	str	r3, [r2, #0]

        if (pulse_duration>1000){
 8000ef8:	edd7 7a02 	vldr	s15, [r7, #8]
 8000efc:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8000f38 <HAL_TIM_IC_CaptureCallback+0x7c>
 8000f00:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000f04:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f08:	dd03      	ble.n	8000f12 <HAL_TIM_IC_CaptureCallback+0x56>
        	period_length = 0;
 8000f0a:	4b0c      	ldr	r3, [pc, #48]	@ (8000f3c <HAL_TIM_IC_CaptureCallback+0x80>)
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	601a      	str	r2, [r3, #0]
        else {
        	period[period_length]=pulse_duration;
        	period_length+=1;
        }
    }
}
 8000f10:	e00b      	b.n	8000f2a <HAL_TIM_IC_CaptureCallback+0x6e>
        	period[period_length]=pulse_duration;
 8000f12:	4b0a      	ldr	r3, [pc, #40]	@ (8000f3c <HAL_TIM_IC_CaptureCallback+0x80>)
 8000f14:	681b      	ldr	r3, [r3, #0]
 8000f16:	4a0a      	ldr	r2, [pc, #40]	@ (8000f40 <HAL_TIM_IC_CaptureCallback+0x84>)
 8000f18:	009b      	lsls	r3, r3, #2
 8000f1a:	4413      	add	r3, r2
 8000f1c:	68ba      	ldr	r2, [r7, #8]
 8000f1e:	601a      	str	r2, [r3, #0]
        	period_length+=1;
 8000f20:	4b06      	ldr	r3, [pc, #24]	@ (8000f3c <HAL_TIM_IC_CaptureCallback+0x80>)
 8000f22:	681b      	ldr	r3, [r3, #0]
 8000f24:	3301      	adds	r3, #1
 8000f26:	4a05      	ldr	r2, [pc, #20]	@ (8000f3c <HAL_TIM_IC_CaptureCallback+0x80>)
 8000f28:	6013      	str	r3, [r2, #0]
}
 8000f2a:	bf00      	nop
 8000f2c:	3710      	adds	r7, #16
 8000f2e:	46bd      	mov	sp, r7
 8000f30:	bd80      	pop	{r7, pc}
 8000f32:	bf00      	nop
 8000f34:	200002c4 	.word	0x200002c4
 8000f38:	447a0000 	.word	0x447a0000
 8000f3c:	200002c8 	.word	0x200002c8
 8000f40:	200002cc 	.word	0x200002cc
 8000f44:	00000000 	.word	0x00000000

08000f48 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f48:	b5b0      	push	{r4, r5, r7, lr}
 8000f4a:	b082      	sub	sp, #8
 8000f4c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f4e:	f000 fc6b 	bl	8001828 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f52:	f000 f90b 	bl	800116c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f56:	f000 f9fb 	bl	8001350 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000f5a:	f000 f9c9 	bl	80012f0 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 8000f5e:	f000 f957 	bl	8001210 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  printf("\n\n\r Starting\n\n\r");
 8000f62:	487b      	ldr	r0, [pc, #492]	@ (8001150 <main+0x208>)
 8000f64:	f004 fd86 	bl	8005a74 <iprintf>

  // starting the input capture timer
  HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_1);
 8000f68:	2100      	movs	r1, #0
 8000f6a:	487a      	ldr	r0, [pc, #488]	@ (8001154 <main+0x20c>)
 8000f6c:	f002 fb6c 	bl	8003648 <HAL_TIM_IC_Start_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if (period_length>=82){
 8000f70:	4b79      	ldr	r3, [pc, #484]	@ (8001158 <main+0x210>)
 8000f72:	681b      	ldr	r3, [r3, #0]
 8000f74:	2b51      	cmp	r3, #81	@ 0x51
 8000f76:	d9fb      	bls.n	8000f70 <main+0x28>
//		  }
//		  printf("\n\r");
//		  period_length = 0;

//
		  if (period[0]>2.1 & period[0]<2.7 & period[1]>0.3 & period[1]<0.9){
 8000f78:	4b78      	ldr	r3, [pc, #480]	@ (800115c <main+0x214>)
 8000f7a:	681b      	ldr	r3, [r3, #0]
 8000f7c:	4618      	mov	r0, r3
 8000f7e:	f7ff fae3 	bl	8000548 <__aeabi_f2d>
 8000f82:	2301      	movs	r3, #1
 8000f84:	461c      	mov	r4, r3
 8000f86:	a36a      	add	r3, pc, #424	@ (adr r3, 8001130 <main+0x1e8>)
 8000f88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f8c:	f7ff fdc4 	bl	8000b18 <__aeabi_dcmpgt>
 8000f90:	4603      	mov	r3, r0
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	d101      	bne.n	8000f9a <main+0x52>
 8000f96:	2300      	movs	r3, #0
 8000f98:	461c      	mov	r4, r3
 8000f9a:	b2e4      	uxtb	r4, r4
 8000f9c:	4b6f      	ldr	r3, [pc, #444]	@ (800115c <main+0x214>)
 8000f9e:	681b      	ldr	r3, [r3, #0]
 8000fa0:	4618      	mov	r0, r3
 8000fa2:	f7ff fad1 	bl	8000548 <__aeabi_f2d>
 8000fa6:	2301      	movs	r3, #1
 8000fa8:	461d      	mov	r5, r3
 8000faa:	a363      	add	r3, pc, #396	@ (adr r3, 8001138 <main+0x1f0>)
 8000fac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000fb0:	f7ff fd94 	bl	8000adc <__aeabi_dcmplt>
 8000fb4:	4603      	mov	r3, r0
 8000fb6:	2b00      	cmp	r3, #0
 8000fb8:	d101      	bne.n	8000fbe <main+0x76>
 8000fba:	2300      	movs	r3, #0
 8000fbc:	461d      	mov	r5, r3
 8000fbe:	b2eb      	uxtb	r3, r5
 8000fc0:	4023      	ands	r3, r4
 8000fc2:	b2db      	uxtb	r3, r3
 8000fc4:	461c      	mov	r4, r3
 8000fc6:	4b65      	ldr	r3, [pc, #404]	@ (800115c <main+0x214>)
 8000fc8:	685b      	ldr	r3, [r3, #4]
 8000fca:	4618      	mov	r0, r3
 8000fcc:	f7ff fabc 	bl	8000548 <__aeabi_f2d>
 8000fd0:	2301      	movs	r3, #1
 8000fd2:	461d      	mov	r5, r3
 8000fd4:	a35a      	add	r3, pc, #360	@ (adr r3, 8001140 <main+0x1f8>)
 8000fd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000fda:	f7ff fd9d 	bl	8000b18 <__aeabi_dcmpgt>
 8000fde:	4603      	mov	r3, r0
 8000fe0:	2b00      	cmp	r3, #0
 8000fe2:	d101      	bne.n	8000fe8 <main+0xa0>
 8000fe4:	2300      	movs	r3, #0
 8000fe6:	461d      	mov	r5, r3
 8000fe8:	b2eb      	uxtb	r3, r5
 8000fea:	401c      	ands	r4, r3
 8000fec:	4b5b      	ldr	r3, [pc, #364]	@ (800115c <main+0x214>)
 8000fee:	685b      	ldr	r3, [r3, #4]
 8000ff0:	4618      	mov	r0, r3
 8000ff2:	f7ff faa9 	bl	8000548 <__aeabi_f2d>
 8000ff6:	2301      	movs	r3, #1
 8000ff8:	461d      	mov	r5, r3
 8000ffa:	a353      	add	r3, pc, #332	@ (adr r3, 8001148 <main+0x200>)
 8000ffc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001000:	f7ff fd6c 	bl	8000adc <__aeabi_dcmplt>
 8001004:	4603      	mov	r3, r0
 8001006:	2b00      	cmp	r3, #0
 8001008:	d101      	bne.n	800100e <main+0xc6>
 800100a:	2300      	movs	r3, #0
 800100c:	461d      	mov	r5, r3
 800100e:	b2eb      	uxtb	r3, r5
 8001010:	4023      	ands	r3, r4
 8001012:	2b00      	cmp	r3, #0
 8001014:	d0ac      	beq.n	8000f70 <main+0x28>
		  		  printf("Valid Sequence :");
 8001016:	4852      	ldr	r0, [pc, #328]	@ (8001160 <main+0x218>)
 8001018:	f004 fd2c 	bl	8005a74 <iprintf>

		  		  for (int i = 2; i<period_length;i+=2){
 800101c:	2302      	movs	r3, #2
 800101e:	607b      	str	r3, [r7, #4]
 8001020:	e077      	b.n	8001112 <main+0x1ca>
//		  			float a = period[i];
//		  			float b = period[i+1];
//
//		  			printf(" %f %f ", a, b);
		  			if((i-2)%16==0){
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	3b02      	subs	r3, #2
 8001026:	f003 030f 	and.w	r3, r3, #15
 800102a:	2b00      	cmp	r3, #0
 800102c:	d102      	bne.n	8001034 <main+0xec>
		  				printf(" ");
 800102e:	2020      	movs	r0, #32
 8001030:	f004 fd32 	bl	8005a98 <putchar>
		  			}
		  			if (period[i]>0.90 & period[i]<1.5){
 8001034:	4a49      	ldr	r2, [pc, #292]	@ (800115c <main+0x214>)
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	009b      	lsls	r3, r3, #2
 800103a:	4413      	add	r3, r2
 800103c:	681b      	ldr	r3, [r3, #0]
 800103e:	4618      	mov	r0, r3
 8001040:	f7ff fa82 	bl	8000548 <__aeabi_f2d>
 8001044:	2301      	movs	r3, #1
 8001046:	461c      	mov	r4, r3
 8001048:	a33f      	add	r3, pc, #252	@ (adr r3, 8001148 <main+0x200>)
 800104a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800104e:	f7ff fd63 	bl	8000b18 <__aeabi_dcmpgt>
 8001052:	4603      	mov	r3, r0
 8001054:	2b00      	cmp	r3, #0
 8001056:	d101      	bne.n	800105c <main+0x114>
 8001058:	2300      	movs	r3, #0
 800105a:	461c      	mov	r4, r3
 800105c:	b2e2      	uxtb	r2, r4
 800105e:	493f      	ldr	r1, [pc, #252]	@ (800115c <main+0x214>)
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	009b      	lsls	r3, r3, #2
 8001064:	440b      	add	r3, r1
 8001066:	edd3 7a00 	vldr	s15, [r3]
 800106a:	eeb7 7a08 	vmov.f32	s14, #120	@ 0x3fc00000  1.5
 800106e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001072:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001076:	bf4c      	ite	mi
 8001078:	2301      	movmi	r3, #1
 800107a:	2300      	movpl	r3, #0
 800107c:	b2db      	uxtb	r3, r3
 800107e:	4013      	ands	r3, r2
 8001080:	b2db      	uxtb	r3, r3
 8001082:	2b00      	cmp	r3, #0
 8001084:	d003      	beq.n	800108e <main+0x146>
		  				  printf("1");
 8001086:	2031      	movs	r0, #49	@ 0x31
 8001088:	f004 fd06 	bl	8005a98 <putchar>
 800108c:	e03e      	b.n	800110c <main+0x1c4>
		  			}
		  			else if (period[i]>0.30 & period[i]<0.90){
 800108e:	4a33      	ldr	r2, [pc, #204]	@ (800115c <main+0x214>)
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	009b      	lsls	r3, r3, #2
 8001094:	4413      	add	r3, r2
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	4618      	mov	r0, r3
 800109a:	f7ff fa55 	bl	8000548 <__aeabi_f2d>
 800109e:	2301      	movs	r3, #1
 80010a0:	461c      	mov	r4, r3
 80010a2:	a327      	add	r3, pc, #156	@ (adr r3, 8001140 <main+0x1f8>)
 80010a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010a8:	f7ff fd36 	bl	8000b18 <__aeabi_dcmpgt>
 80010ac:	4603      	mov	r3, r0
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	d101      	bne.n	80010b6 <main+0x16e>
 80010b2:	2300      	movs	r3, #0
 80010b4:	461c      	mov	r4, r3
 80010b6:	b2e4      	uxtb	r4, r4
 80010b8:	4a28      	ldr	r2, [pc, #160]	@ (800115c <main+0x214>)
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	009b      	lsls	r3, r3, #2
 80010be:	4413      	add	r3, r2
 80010c0:	681b      	ldr	r3, [r3, #0]
 80010c2:	4618      	mov	r0, r3
 80010c4:	f7ff fa40 	bl	8000548 <__aeabi_f2d>
 80010c8:	2301      	movs	r3, #1
 80010ca:	461d      	mov	r5, r3
 80010cc:	a31e      	add	r3, pc, #120	@ (adr r3, 8001148 <main+0x200>)
 80010ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010d2:	f7ff fd03 	bl	8000adc <__aeabi_dcmplt>
 80010d6:	4603      	mov	r3, r0
 80010d8:	2b00      	cmp	r3, #0
 80010da:	d101      	bne.n	80010e0 <main+0x198>
 80010dc:	2300      	movs	r3, #0
 80010de:	461d      	mov	r5, r3
 80010e0:	b2eb      	uxtb	r3, r5
 80010e2:	4023      	ands	r3, r4
 80010e4:	b2db      	uxtb	r3, r3
 80010e6:	2b00      	cmp	r3, #0
 80010e8:	d003      	beq.n	80010f2 <main+0x1aa>
		  				printf("0");
 80010ea:	2030      	movs	r0, #48	@ 0x30
 80010ec:	f004 fcd4 	bl	8005a98 <putchar>
 80010f0:	e00c      	b.n	800110c <main+0x1c4>
		  			}
		  			else {
		  				printf(" %f ", period[i]);
 80010f2:	4a1a      	ldr	r2, [pc, #104]	@ (800115c <main+0x214>)
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	009b      	lsls	r3, r3, #2
 80010f8:	4413      	add	r3, r2
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	4618      	mov	r0, r3
 80010fe:	f7ff fa23 	bl	8000548 <__aeabi_f2d>
 8001102:	4602      	mov	r2, r0
 8001104:	460b      	mov	r3, r1
 8001106:	4817      	ldr	r0, [pc, #92]	@ (8001164 <main+0x21c>)
 8001108:	f004 fcb4 	bl	8005a74 <iprintf>
		  		  for (int i = 2; i<period_length;i+=2){
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	3302      	adds	r3, #2
 8001110:	607b      	str	r3, [r7, #4]
 8001112:	687a      	ldr	r2, [r7, #4]
 8001114:	4b10      	ldr	r3, [pc, #64]	@ (8001158 <main+0x210>)
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	429a      	cmp	r2, r3
 800111a:	d382      	bcc.n	8001022 <main+0xda>
		  			}

		  		  }
		  		  printf("\n\n\r");
 800111c:	4812      	ldr	r0, [pc, #72]	@ (8001168 <main+0x220>)
 800111e:	f004 fca9 	bl	8005a74 <iprintf>
		  		  period_length = 0;
 8001122:	4b0d      	ldr	r3, [pc, #52]	@ (8001158 <main+0x210>)
 8001124:	2200      	movs	r2, #0
 8001126:	601a      	str	r2, [r3, #0]
	  if (period_length>=82){
 8001128:	e722      	b.n	8000f70 <main+0x28>
 800112a:	bf00      	nop
 800112c:	f3af 8000 	nop.w
 8001130:	cccccccd 	.word	0xcccccccd
 8001134:	4000cccc 	.word	0x4000cccc
 8001138:	9999999a 	.word	0x9999999a
 800113c:	40059999 	.word	0x40059999
 8001140:	33333333 	.word	0x33333333
 8001144:	3fd33333 	.word	0x3fd33333
 8001148:	cccccccd 	.word	0xcccccccd
 800114c:	3feccccc 	.word	0x3feccccc
 8001150:	080079f8 	.word	0x080079f8
 8001154:	200001f0 	.word	0x200001f0
 8001158:	200002c8 	.word	0x200002c8
 800115c:	200002cc 	.word	0x200002cc
 8001160:	08007a08 	.word	0x08007a08
 8001164:	08007a1c 	.word	0x08007a1c
 8001168:	08007a24 	.word	0x08007a24

0800116c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800116c:	b580      	push	{r7, lr}
 800116e:	b096      	sub	sp, #88	@ 0x58
 8001170:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001172:	f107 0314 	add.w	r3, r7, #20
 8001176:	2244      	movs	r2, #68	@ 0x44
 8001178:	2100      	movs	r1, #0
 800117a:	4618      	mov	r0, r3
 800117c:	f004 fcd7 	bl	8005b2e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001180:	463b      	mov	r3, r7
 8001182:	2200      	movs	r2, #0
 8001184:	601a      	str	r2, [r3, #0]
 8001186:	605a      	str	r2, [r3, #4]
 8001188:	609a      	str	r2, [r3, #8]
 800118a:	60da      	str	r2, [r3, #12]
 800118c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800118e:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001192:	f000 fe8f 	bl	8001eb4 <HAL_PWREx_ControlVoltageScaling>
 8001196:	4603      	mov	r3, r0
 8001198:	2b00      	cmp	r3, #0
 800119a:	d001      	beq.n	80011a0 <SystemClock_Config+0x34>
  {
    Error_Handler();
 800119c:	f000 f93a 	bl	8001414 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80011a0:	2302      	movs	r3, #2
 80011a2:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80011a4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80011a8:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80011aa:	2310      	movs	r3, #16
 80011ac:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80011ae:	2302      	movs	r3, #2
 80011b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80011b2:	2302      	movs	r3, #2
 80011b4:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80011b6:	2301      	movs	r3, #1
 80011b8:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 80011ba:	230a      	movs	r3, #10
 80011bc:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80011be:	2307      	movs	r3, #7
 80011c0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80011c2:	2302      	movs	r3, #2
 80011c4:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80011c6:	2302      	movs	r3, #2
 80011c8:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80011ca:	f107 0314 	add.w	r3, r7, #20
 80011ce:	4618      	mov	r0, r3
 80011d0:	f000 fec6 	bl	8001f60 <HAL_RCC_OscConfig>
 80011d4:	4603      	mov	r3, r0
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	d001      	beq.n	80011de <SystemClock_Config+0x72>
  {
    Error_Handler();
 80011da:	f000 f91b 	bl	8001414 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80011de:	230f      	movs	r3, #15
 80011e0:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80011e2:	2303      	movs	r3, #3
 80011e4:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80011e6:	2300      	movs	r3, #0
 80011e8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80011ea:	2300      	movs	r3, #0
 80011ec:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80011ee:	2300      	movs	r3, #0
 80011f0:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80011f2:	463b      	mov	r3, r7
 80011f4:	2104      	movs	r1, #4
 80011f6:	4618      	mov	r0, r3
 80011f8:	f001 fa8e 	bl	8002718 <HAL_RCC_ClockConfig>
 80011fc:	4603      	mov	r3, r0
 80011fe:	2b00      	cmp	r3, #0
 8001200:	d001      	beq.n	8001206 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8001202:	f000 f907 	bl	8001414 <Error_Handler>
  }
}
 8001206:	bf00      	nop
 8001208:	3758      	adds	r7, #88	@ 0x58
 800120a:	46bd      	mov	sp, r7
 800120c:	bd80      	pop	{r7, pc}
	...

08001210 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001210:	b580      	push	{r7, lr}
 8001212:	b08c      	sub	sp, #48	@ 0x30
 8001214:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001216:	f107 0320 	add.w	r3, r7, #32
 800121a:	2200      	movs	r2, #0
 800121c:	601a      	str	r2, [r3, #0]
 800121e:	605a      	str	r2, [r3, #4]
 8001220:	609a      	str	r2, [r3, #8]
 8001222:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001224:	f107 0314 	add.w	r3, r7, #20
 8001228:	2200      	movs	r2, #0
 800122a:	601a      	str	r2, [r3, #0]
 800122c:	605a      	str	r2, [r3, #4]
 800122e:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001230:	1d3b      	adds	r3, r7, #4
 8001232:	2200      	movs	r2, #0
 8001234:	601a      	str	r2, [r3, #0]
 8001236:	605a      	str	r2, [r3, #4]
 8001238:	609a      	str	r2, [r3, #8]
 800123a:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800123c:	4b2b      	ldr	r3, [pc, #172]	@ (80012ec <MX_TIM2_Init+0xdc>)
 800123e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001242:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 80-1;
 8001244:	4b29      	ldr	r3, [pc, #164]	@ (80012ec <MX_TIM2_Init+0xdc>)
 8001246:	224f      	movs	r2, #79	@ 0x4f
 8001248:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800124a:	4b28      	ldr	r3, [pc, #160]	@ (80012ec <MX_TIM2_Init+0xdc>)
 800124c:	2200      	movs	r2, #0
 800124e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8001250:	4b26      	ldr	r3, [pc, #152]	@ (80012ec <MX_TIM2_Init+0xdc>)
 8001252:	f04f 32ff 	mov.w	r2, #4294967295
 8001256:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001258:	4b24      	ldr	r3, [pc, #144]	@ (80012ec <MX_TIM2_Init+0xdc>)
 800125a:	2200      	movs	r2, #0
 800125c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800125e:	4b23      	ldr	r3, [pc, #140]	@ (80012ec <MX_TIM2_Init+0xdc>)
 8001260:	2200      	movs	r2, #0
 8001262:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001264:	4821      	ldr	r0, [pc, #132]	@ (80012ec <MX_TIM2_Init+0xdc>)
 8001266:	f002 f937 	bl	80034d8 <HAL_TIM_Base_Init>
 800126a:	4603      	mov	r3, r0
 800126c:	2b00      	cmp	r3, #0
 800126e:	d001      	beq.n	8001274 <MX_TIM2_Init+0x64>
  {
    Error_Handler();
 8001270:	f000 f8d0 	bl	8001414 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001274:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001278:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800127a:	f107 0320 	add.w	r3, r7, #32
 800127e:	4619      	mov	r1, r3
 8001280:	481a      	ldr	r0, [pc, #104]	@ (80012ec <MX_TIM2_Init+0xdc>)
 8001282:	f002 fcce 	bl	8003c22 <HAL_TIM_ConfigClockSource>
 8001286:	4603      	mov	r3, r0
 8001288:	2b00      	cmp	r3, #0
 800128a:	d001      	beq.n	8001290 <MX_TIM2_Init+0x80>
  {
    Error_Handler();
 800128c:	f000 f8c2 	bl	8001414 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8001290:	4816      	ldr	r0, [pc, #88]	@ (80012ec <MX_TIM2_Init+0xdc>)
 8001292:	f002 f978 	bl	8003586 <HAL_TIM_IC_Init>
 8001296:	4603      	mov	r3, r0
 8001298:	2b00      	cmp	r3, #0
 800129a:	d001      	beq.n	80012a0 <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 800129c:	f000 f8ba 	bl	8001414 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80012a0:	2300      	movs	r3, #0
 80012a2:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80012a4:	2300      	movs	r3, #0
 80012a6:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80012a8:	f107 0314 	add.w	r3, r7, #20
 80012ac:	4619      	mov	r1, r3
 80012ae:	480f      	ldr	r0, [pc, #60]	@ (80012ec <MX_TIM2_Init+0xdc>)
 80012b0:	f003 f876 	bl	80043a0 <HAL_TIMEx_MasterConfigSynchronization>
 80012b4:	4603      	mov	r3, r0
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	d001      	beq.n	80012be <MX_TIM2_Init+0xae>
  {
    Error_Handler();
 80012ba:	f000 f8ab 	bl	8001414 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 80012be:	230a      	movs	r3, #10
 80012c0:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80012c2:	2301      	movs	r3, #1
 80012c4:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80012c6:	2300      	movs	r3, #0
 80012c8:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 80012ca:	2300      	movs	r3, #0
 80012cc:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80012ce:	1d3b      	adds	r3, r7, #4
 80012d0:	2200      	movs	r2, #0
 80012d2:	4619      	mov	r1, r3
 80012d4:	4805      	ldr	r0, [pc, #20]	@ (80012ec <MX_TIM2_Init+0xdc>)
 80012d6:	f002 fc08 	bl	8003aea <HAL_TIM_IC_ConfigChannel>
 80012da:	4603      	mov	r3, r0
 80012dc:	2b00      	cmp	r3, #0
 80012de:	d001      	beq.n	80012e4 <MX_TIM2_Init+0xd4>
  {
    Error_Handler();
 80012e0:	f000 f898 	bl	8001414 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80012e4:	bf00      	nop
 80012e6:	3730      	adds	r7, #48	@ 0x30
 80012e8:	46bd      	mov	sp, r7
 80012ea:	bd80      	pop	{r7, pc}
 80012ec:	200001f0 	.word	0x200001f0

080012f0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80012f0:	b580      	push	{r7, lr}
 80012f2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80012f4:	4b14      	ldr	r3, [pc, #80]	@ (8001348 <MX_USART2_UART_Init+0x58>)
 80012f6:	4a15      	ldr	r2, [pc, #84]	@ (800134c <MX_USART2_UART_Init+0x5c>)
 80012f8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80012fa:	4b13      	ldr	r3, [pc, #76]	@ (8001348 <MX_USART2_UART_Init+0x58>)
 80012fc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001300:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001302:	4b11      	ldr	r3, [pc, #68]	@ (8001348 <MX_USART2_UART_Init+0x58>)
 8001304:	2200      	movs	r2, #0
 8001306:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001308:	4b0f      	ldr	r3, [pc, #60]	@ (8001348 <MX_USART2_UART_Init+0x58>)
 800130a:	2200      	movs	r2, #0
 800130c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800130e:	4b0e      	ldr	r3, [pc, #56]	@ (8001348 <MX_USART2_UART_Init+0x58>)
 8001310:	2200      	movs	r2, #0
 8001312:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001314:	4b0c      	ldr	r3, [pc, #48]	@ (8001348 <MX_USART2_UART_Init+0x58>)
 8001316:	220c      	movs	r2, #12
 8001318:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800131a:	4b0b      	ldr	r3, [pc, #44]	@ (8001348 <MX_USART2_UART_Init+0x58>)
 800131c:	2200      	movs	r2, #0
 800131e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001320:	4b09      	ldr	r3, [pc, #36]	@ (8001348 <MX_USART2_UART_Init+0x58>)
 8001322:	2200      	movs	r2, #0
 8001324:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001326:	4b08      	ldr	r3, [pc, #32]	@ (8001348 <MX_USART2_UART_Init+0x58>)
 8001328:	2200      	movs	r2, #0
 800132a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800132c:	4b06      	ldr	r3, [pc, #24]	@ (8001348 <MX_USART2_UART_Init+0x58>)
 800132e:	2200      	movs	r2, #0
 8001330:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001332:	4805      	ldr	r0, [pc, #20]	@ (8001348 <MX_USART2_UART_Init+0x58>)
 8001334:	f003 f8da 	bl	80044ec <HAL_UART_Init>
 8001338:	4603      	mov	r3, r0
 800133a:	2b00      	cmp	r3, #0
 800133c:	d001      	beq.n	8001342 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800133e:	f000 f869 	bl	8001414 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001342:	bf00      	nop
 8001344:	bd80      	pop	{r7, pc}
 8001346:	bf00      	nop
 8001348:	2000023c 	.word	0x2000023c
 800134c:	40004400 	.word	0x40004400

08001350 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001350:	b580      	push	{r7, lr}
 8001352:	b08a      	sub	sp, #40	@ 0x28
 8001354:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001356:	f107 0314 	add.w	r3, r7, #20
 800135a:	2200      	movs	r2, #0
 800135c:	601a      	str	r2, [r3, #0]
 800135e:	605a      	str	r2, [r3, #4]
 8001360:	609a      	str	r2, [r3, #8]
 8001362:	60da      	str	r2, [r3, #12]
 8001364:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001366:	4b29      	ldr	r3, [pc, #164]	@ (800140c <MX_GPIO_Init+0xbc>)
 8001368:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800136a:	4a28      	ldr	r2, [pc, #160]	@ (800140c <MX_GPIO_Init+0xbc>)
 800136c:	f043 0304 	orr.w	r3, r3, #4
 8001370:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001372:	4b26      	ldr	r3, [pc, #152]	@ (800140c <MX_GPIO_Init+0xbc>)
 8001374:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001376:	f003 0304 	and.w	r3, r3, #4
 800137a:	613b      	str	r3, [r7, #16]
 800137c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800137e:	4b23      	ldr	r3, [pc, #140]	@ (800140c <MX_GPIO_Init+0xbc>)
 8001380:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001382:	4a22      	ldr	r2, [pc, #136]	@ (800140c <MX_GPIO_Init+0xbc>)
 8001384:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001388:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800138a:	4b20      	ldr	r3, [pc, #128]	@ (800140c <MX_GPIO_Init+0xbc>)
 800138c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800138e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001392:	60fb      	str	r3, [r7, #12]
 8001394:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001396:	4b1d      	ldr	r3, [pc, #116]	@ (800140c <MX_GPIO_Init+0xbc>)
 8001398:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800139a:	4a1c      	ldr	r2, [pc, #112]	@ (800140c <MX_GPIO_Init+0xbc>)
 800139c:	f043 0301 	orr.w	r3, r3, #1
 80013a0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80013a2:	4b1a      	ldr	r3, [pc, #104]	@ (800140c <MX_GPIO_Init+0xbc>)
 80013a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013a6:	f003 0301 	and.w	r3, r3, #1
 80013aa:	60bb      	str	r3, [r7, #8]
 80013ac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80013ae:	4b17      	ldr	r3, [pc, #92]	@ (800140c <MX_GPIO_Init+0xbc>)
 80013b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013b2:	4a16      	ldr	r2, [pc, #88]	@ (800140c <MX_GPIO_Init+0xbc>)
 80013b4:	f043 0302 	orr.w	r3, r3, #2
 80013b8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80013ba:	4b14      	ldr	r3, [pc, #80]	@ (800140c <MX_GPIO_Init+0xbc>)
 80013bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013be:	f003 0302 	and.w	r3, r3, #2
 80013c2:	607b      	str	r3, [r7, #4]
 80013c4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80013c6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80013ca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80013cc:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80013d0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013d2:	2300      	movs	r3, #0
 80013d4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80013d6:	f107 0314 	add.w	r3, r7, #20
 80013da:	4619      	mov	r1, r3
 80013dc:	480c      	ldr	r0, [pc, #48]	@ (8001410 <MX_GPIO_Init+0xc0>)
 80013de:	f000 fbb1 	bl	8001b44 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 80013e2:	2340      	movs	r3, #64	@ 0x40
 80013e4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013e6:	2302      	movs	r3, #2
 80013e8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013ea:	2300      	movs	r3, #0
 80013ec:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013ee:	2300      	movs	r3, #0
 80013f0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF14_TIM16;
 80013f2:	230e      	movs	r3, #14
 80013f4:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013f6:	f107 0314 	add.w	r3, r7, #20
 80013fa:	4619      	mov	r1, r3
 80013fc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001400:	f000 fba0 	bl	8001b44 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001404:	bf00      	nop
 8001406:	3728      	adds	r7, #40	@ 0x28
 8001408:	46bd      	mov	sp, r7
 800140a:	bd80      	pop	{r7, pc}
 800140c:	40021000 	.word	0x40021000
 8001410:	48000800 	.word	0x48000800

08001414 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001414:	b480      	push	{r7}
 8001416:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001418:	b672      	cpsid	i
}
 800141a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800141c:	bf00      	nop
 800141e:	e7fd      	b.n	800141c <Error_Handler+0x8>

08001420 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001420:	b480      	push	{r7}
 8001422:	b083      	sub	sp, #12
 8001424:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001426:	4b0f      	ldr	r3, [pc, #60]	@ (8001464 <HAL_MspInit+0x44>)
 8001428:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800142a:	4a0e      	ldr	r2, [pc, #56]	@ (8001464 <HAL_MspInit+0x44>)
 800142c:	f043 0301 	orr.w	r3, r3, #1
 8001430:	6613      	str	r3, [r2, #96]	@ 0x60
 8001432:	4b0c      	ldr	r3, [pc, #48]	@ (8001464 <HAL_MspInit+0x44>)
 8001434:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001436:	f003 0301 	and.w	r3, r3, #1
 800143a:	607b      	str	r3, [r7, #4]
 800143c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800143e:	4b09      	ldr	r3, [pc, #36]	@ (8001464 <HAL_MspInit+0x44>)
 8001440:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001442:	4a08      	ldr	r2, [pc, #32]	@ (8001464 <HAL_MspInit+0x44>)
 8001444:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001448:	6593      	str	r3, [r2, #88]	@ 0x58
 800144a:	4b06      	ldr	r3, [pc, #24]	@ (8001464 <HAL_MspInit+0x44>)
 800144c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800144e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001452:	603b      	str	r3, [r7, #0]
 8001454:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001456:	bf00      	nop
 8001458:	370c      	adds	r7, #12
 800145a:	46bd      	mov	sp, r7
 800145c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001460:	4770      	bx	lr
 8001462:	bf00      	nop
 8001464:	40021000 	.word	0x40021000

08001468 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001468:	b580      	push	{r7, lr}
 800146a:	b08a      	sub	sp, #40	@ 0x28
 800146c:	af00      	add	r7, sp, #0
 800146e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001470:	f107 0314 	add.w	r3, r7, #20
 8001474:	2200      	movs	r2, #0
 8001476:	601a      	str	r2, [r3, #0]
 8001478:	605a      	str	r2, [r3, #4]
 800147a:	609a      	str	r2, [r3, #8]
 800147c:	60da      	str	r2, [r3, #12]
 800147e:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM2)
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001488:	d130      	bne.n	80014ec <HAL_TIM_Base_MspInit+0x84>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800148a:	4b1a      	ldr	r3, [pc, #104]	@ (80014f4 <HAL_TIM_Base_MspInit+0x8c>)
 800148c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800148e:	4a19      	ldr	r2, [pc, #100]	@ (80014f4 <HAL_TIM_Base_MspInit+0x8c>)
 8001490:	f043 0301 	orr.w	r3, r3, #1
 8001494:	6593      	str	r3, [r2, #88]	@ 0x58
 8001496:	4b17      	ldr	r3, [pc, #92]	@ (80014f4 <HAL_TIM_Base_MspInit+0x8c>)
 8001498:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800149a:	f003 0301 	and.w	r3, r3, #1
 800149e:	613b      	str	r3, [r7, #16]
 80014a0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80014a2:	4b14      	ldr	r3, [pc, #80]	@ (80014f4 <HAL_TIM_Base_MspInit+0x8c>)
 80014a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014a6:	4a13      	ldr	r2, [pc, #76]	@ (80014f4 <HAL_TIM_Base_MspInit+0x8c>)
 80014a8:	f043 0301 	orr.w	r3, r3, #1
 80014ac:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80014ae:	4b11      	ldr	r3, [pc, #68]	@ (80014f4 <HAL_TIM_Base_MspInit+0x8c>)
 80014b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014b2:	f003 0301 	and.w	r3, r3, #1
 80014b6:	60fb      	str	r3, [r7, #12]
 80014b8:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA5     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 80014ba:	2320      	movs	r3, #32
 80014bc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014be:	2302      	movs	r3, #2
 80014c0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014c2:	2300      	movs	r3, #0
 80014c4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014c6:	2300      	movs	r3, #0
 80014c8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80014ca:	2301      	movs	r3, #1
 80014cc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014ce:	f107 0314 	add.w	r3, r7, #20
 80014d2:	4619      	mov	r1, r3
 80014d4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80014d8:	f000 fb34 	bl	8001b44 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80014dc:	2200      	movs	r2, #0
 80014de:	2100      	movs	r1, #0
 80014e0:	201c      	movs	r0, #28
 80014e2:	f000 faf8 	bl	8001ad6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80014e6:	201c      	movs	r0, #28
 80014e8:	f000 fb11 	bl	8001b0e <HAL_NVIC_EnableIRQ>

  /* USER CODE END TIM2_MspInit 1 */

  }

}
 80014ec:	bf00      	nop
 80014ee:	3728      	adds	r7, #40	@ 0x28
 80014f0:	46bd      	mov	sp, r7
 80014f2:	bd80      	pop	{r7, pc}
 80014f4:	40021000 	.word	0x40021000

080014f8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80014f8:	b580      	push	{r7, lr}
 80014fa:	b0ac      	sub	sp, #176	@ 0xb0
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001500:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001504:	2200      	movs	r2, #0
 8001506:	601a      	str	r2, [r3, #0]
 8001508:	605a      	str	r2, [r3, #4]
 800150a:	609a      	str	r2, [r3, #8]
 800150c:	60da      	str	r2, [r3, #12]
 800150e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001510:	f107 0314 	add.w	r3, r7, #20
 8001514:	2288      	movs	r2, #136	@ 0x88
 8001516:	2100      	movs	r1, #0
 8001518:	4618      	mov	r0, r3
 800151a:	f004 fb08 	bl	8005b2e <memset>
  if(huart->Instance==USART2)
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	4a21      	ldr	r2, [pc, #132]	@ (80015a8 <HAL_UART_MspInit+0xb0>)
 8001524:	4293      	cmp	r3, r2
 8001526:	d13b      	bne.n	80015a0 <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001528:	2302      	movs	r3, #2
 800152a:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800152c:	2300      	movs	r3, #0
 800152e:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001530:	f107 0314 	add.w	r3, r7, #20
 8001534:	4618      	mov	r0, r3
 8001536:	f001 fb13 	bl	8002b60 <HAL_RCCEx_PeriphCLKConfig>
 800153a:	4603      	mov	r3, r0
 800153c:	2b00      	cmp	r3, #0
 800153e:	d001      	beq.n	8001544 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001540:	f7ff ff68 	bl	8001414 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001544:	4b19      	ldr	r3, [pc, #100]	@ (80015ac <HAL_UART_MspInit+0xb4>)
 8001546:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001548:	4a18      	ldr	r2, [pc, #96]	@ (80015ac <HAL_UART_MspInit+0xb4>)
 800154a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800154e:	6593      	str	r3, [r2, #88]	@ 0x58
 8001550:	4b16      	ldr	r3, [pc, #88]	@ (80015ac <HAL_UART_MspInit+0xb4>)
 8001552:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001554:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001558:	613b      	str	r3, [r7, #16]
 800155a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800155c:	4b13      	ldr	r3, [pc, #76]	@ (80015ac <HAL_UART_MspInit+0xb4>)
 800155e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001560:	4a12      	ldr	r2, [pc, #72]	@ (80015ac <HAL_UART_MspInit+0xb4>)
 8001562:	f043 0301 	orr.w	r3, r3, #1
 8001566:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001568:	4b10      	ldr	r3, [pc, #64]	@ (80015ac <HAL_UART_MspInit+0xb4>)
 800156a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800156c:	f003 0301 	and.w	r3, r3, #1
 8001570:	60fb      	str	r3, [r7, #12]
 8001572:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001574:	230c      	movs	r3, #12
 8001576:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800157a:	2302      	movs	r3, #2
 800157c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001580:	2300      	movs	r3, #0
 8001582:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001586:	2303      	movs	r3, #3
 8001588:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800158c:	2307      	movs	r3, #7
 800158e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001592:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001596:	4619      	mov	r1, r3
 8001598:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800159c:	f000 fad2 	bl	8001b44 <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 80015a0:	bf00      	nop
 80015a2:	37b0      	adds	r7, #176	@ 0xb0
 80015a4:	46bd      	mov	sp, r7
 80015a6:	bd80      	pop	{r7, pc}
 80015a8:	40004400 	.word	0x40004400
 80015ac:	40021000 	.word	0x40021000

080015b0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80015b0:	b480      	push	{r7}
 80015b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80015b4:	bf00      	nop
 80015b6:	e7fd      	b.n	80015b4 <NMI_Handler+0x4>

080015b8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80015b8:	b480      	push	{r7}
 80015ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80015bc:	bf00      	nop
 80015be:	e7fd      	b.n	80015bc <HardFault_Handler+0x4>

080015c0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80015c0:	b480      	push	{r7}
 80015c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80015c4:	bf00      	nop
 80015c6:	e7fd      	b.n	80015c4 <MemManage_Handler+0x4>

080015c8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80015c8:	b480      	push	{r7}
 80015ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80015cc:	bf00      	nop
 80015ce:	e7fd      	b.n	80015cc <BusFault_Handler+0x4>

080015d0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80015d0:	b480      	push	{r7}
 80015d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80015d4:	bf00      	nop
 80015d6:	e7fd      	b.n	80015d4 <UsageFault_Handler+0x4>

080015d8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80015d8:	b480      	push	{r7}
 80015da:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80015dc:	bf00      	nop
 80015de:	46bd      	mov	sp, r7
 80015e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e4:	4770      	bx	lr

080015e6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80015e6:	b480      	push	{r7}
 80015e8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80015ea:	bf00      	nop
 80015ec:	46bd      	mov	sp, r7
 80015ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f2:	4770      	bx	lr

080015f4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80015f4:	b480      	push	{r7}
 80015f6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80015f8:	bf00      	nop
 80015fa:	46bd      	mov	sp, r7
 80015fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001600:	4770      	bx	lr

08001602 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001602:	b580      	push	{r7, lr}
 8001604:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001606:	f000 f96b 	bl	80018e0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800160a:	bf00      	nop
 800160c:	bd80      	pop	{r7, pc}
	...

08001610 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001610:	b580      	push	{r7, lr}
 8001612:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001614:	4802      	ldr	r0, [pc, #8]	@ (8001620 <TIM2_IRQHandler+0x10>)
 8001616:	f002 f961 	bl	80038dc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800161a:	bf00      	nop
 800161c:	bd80      	pop	{r7, pc}
 800161e:	bf00      	nop
 8001620:	200001f0 	.word	0x200001f0

08001624 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001624:	b480      	push	{r7}
 8001626:	af00      	add	r7, sp, #0
  return 1;
 8001628:	2301      	movs	r3, #1
}
 800162a:	4618      	mov	r0, r3
 800162c:	46bd      	mov	sp, r7
 800162e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001632:	4770      	bx	lr

08001634 <_kill>:

int _kill(int pid, int sig)
{
 8001634:	b580      	push	{r7, lr}
 8001636:	b082      	sub	sp, #8
 8001638:	af00      	add	r7, sp, #0
 800163a:	6078      	str	r0, [r7, #4]
 800163c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800163e:	f004 fac9 	bl	8005bd4 <__errno>
 8001642:	4603      	mov	r3, r0
 8001644:	2216      	movs	r2, #22
 8001646:	601a      	str	r2, [r3, #0]
  return -1;
 8001648:	f04f 33ff 	mov.w	r3, #4294967295
}
 800164c:	4618      	mov	r0, r3
 800164e:	3708      	adds	r7, #8
 8001650:	46bd      	mov	sp, r7
 8001652:	bd80      	pop	{r7, pc}

08001654 <_exit>:

void _exit (int status)
{
 8001654:	b580      	push	{r7, lr}
 8001656:	b082      	sub	sp, #8
 8001658:	af00      	add	r7, sp, #0
 800165a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800165c:	f04f 31ff 	mov.w	r1, #4294967295
 8001660:	6878      	ldr	r0, [r7, #4]
 8001662:	f7ff ffe7 	bl	8001634 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001666:	bf00      	nop
 8001668:	e7fd      	b.n	8001666 <_exit+0x12>

0800166a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800166a:	b580      	push	{r7, lr}
 800166c:	b086      	sub	sp, #24
 800166e:	af00      	add	r7, sp, #0
 8001670:	60f8      	str	r0, [r7, #12]
 8001672:	60b9      	str	r1, [r7, #8]
 8001674:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001676:	2300      	movs	r3, #0
 8001678:	617b      	str	r3, [r7, #20]
 800167a:	e00a      	b.n	8001692 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800167c:	f3af 8000 	nop.w
 8001680:	4601      	mov	r1, r0
 8001682:	68bb      	ldr	r3, [r7, #8]
 8001684:	1c5a      	adds	r2, r3, #1
 8001686:	60ba      	str	r2, [r7, #8]
 8001688:	b2ca      	uxtb	r2, r1
 800168a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800168c:	697b      	ldr	r3, [r7, #20]
 800168e:	3301      	adds	r3, #1
 8001690:	617b      	str	r3, [r7, #20]
 8001692:	697a      	ldr	r2, [r7, #20]
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	429a      	cmp	r2, r3
 8001698:	dbf0      	blt.n	800167c <_read+0x12>
  }

  return len;
 800169a:	687b      	ldr	r3, [r7, #4]
}
 800169c:	4618      	mov	r0, r3
 800169e:	3718      	adds	r7, #24
 80016a0:	46bd      	mov	sp, r7
 80016a2:	bd80      	pop	{r7, pc}

080016a4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80016a4:	b580      	push	{r7, lr}
 80016a6:	b086      	sub	sp, #24
 80016a8:	af00      	add	r7, sp, #0
 80016aa:	60f8      	str	r0, [r7, #12]
 80016ac:	60b9      	str	r1, [r7, #8]
 80016ae:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016b0:	2300      	movs	r3, #0
 80016b2:	617b      	str	r3, [r7, #20]
 80016b4:	e009      	b.n	80016ca <_write+0x26>
  {
    __io_putchar(*ptr++);
 80016b6:	68bb      	ldr	r3, [r7, #8]
 80016b8:	1c5a      	adds	r2, r3, #1
 80016ba:	60ba      	str	r2, [r7, #8]
 80016bc:	781b      	ldrb	r3, [r3, #0]
 80016be:	4618      	mov	r0, r3
 80016c0:	f7ff fbea 	bl	8000e98 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016c4:	697b      	ldr	r3, [r7, #20]
 80016c6:	3301      	adds	r3, #1
 80016c8:	617b      	str	r3, [r7, #20]
 80016ca:	697a      	ldr	r2, [r7, #20]
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	429a      	cmp	r2, r3
 80016d0:	dbf1      	blt.n	80016b6 <_write+0x12>
  }
  return len;
 80016d2:	687b      	ldr	r3, [r7, #4]
}
 80016d4:	4618      	mov	r0, r3
 80016d6:	3718      	adds	r7, #24
 80016d8:	46bd      	mov	sp, r7
 80016da:	bd80      	pop	{r7, pc}

080016dc <_close>:

int _close(int file)
{
 80016dc:	b480      	push	{r7}
 80016de:	b083      	sub	sp, #12
 80016e0:	af00      	add	r7, sp, #0
 80016e2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80016e4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80016e8:	4618      	mov	r0, r3
 80016ea:	370c      	adds	r7, #12
 80016ec:	46bd      	mov	sp, r7
 80016ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f2:	4770      	bx	lr

080016f4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80016f4:	b480      	push	{r7}
 80016f6:	b083      	sub	sp, #12
 80016f8:	af00      	add	r7, sp, #0
 80016fa:	6078      	str	r0, [r7, #4]
 80016fc:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80016fe:	683b      	ldr	r3, [r7, #0]
 8001700:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001704:	605a      	str	r2, [r3, #4]
  return 0;
 8001706:	2300      	movs	r3, #0
}
 8001708:	4618      	mov	r0, r3
 800170a:	370c      	adds	r7, #12
 800170c:	46bd      	mov	sp, r7
 800170e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001712:	4770      	bx	lr

08001714 <_isatty>:

int _isatty(int file)
{
 8001714:	b480      	push	{r7}
 8001716:	b083      	sub	sp, #12
 8001718:	af00      	add	r7, sp, #0
 800171a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800171c:	2301      	movs	r3, #1
}
 800171e:	4618      	mov	r0, r3
 8001720:	370c      	adds	r7, #12
 8001722:	46bd      	mov	sp, r7
 8001724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001728:	4770      	bx	lr

0800172a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800172a:	b480      	push	{r7}
 800172c:	b085      	sub	sp, #20
 800172e:	af00      	add	r7, sp, #0
 8001730:	60f8      	str	r0, [r7, #12]
 8001732:	60b9      	str	r1, [r7, #8]
 8001734:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001736:	2300      	movs	r3, #0
}
 8001738:	4618      	mov	r0, r3
 800173a:	3714      	adds	r7, #20
 800173c:	46bd      	mov	sp, r7
 800173e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001742:	4770      	bx	lr

08001744 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001744:	b580      	push	{r7, lr}
 8001746:	b086      	sub	sp, #24
 8001748:	af00      	add	r7, sp, #0
 800174a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800174c:	4a14      	ldr	r2, [pc, #80]	@ (80017a0 <_sbrk+0x5c>)
 800174e:	4b15      	ldr	r3, [pc, #84]	@ (80017a4 <_sbrk+0x60>)
 8001750:	1ad3      	subs	r3, r2, r3
 8001752:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001754:	697b      	ldr	r3, [r7, #20]
 8001756:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001758:	4b13      	ldr	r3, [pc, #76]	@ (80017a8 <_sbrk+0x64>)
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	2b00      	cmp	r3, #0
 800175e:	d102      	bne.n	8001766 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001760:	4b11      	ldr	r3, [pc, #68]	@ (80017a8 <_sbrk+0x64>)
 8001762:	4a12      	ldr	r2, [pc, #72]	@ (80017ac <_sbrk+0x68>)
 8001764:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001766:	4b10      	ldr	r3, [pc, #64]	@ (80017a8 <_sbrk+0x64>)
 8001768:	681a      	ldr	r2, [r3, #0]
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	4413      	add	r3, r2
 800176e:	693a      	ldr	r2, [r7, #16]
 8001770:	429a      	cmp	r2, r3
 8001772:	d207      	bcs.n	8001784 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001774:	f004 fa2e 	bl	8005bd4 <__errno>
 8001778:	4603      	mov	r3, r0
 800177a:	220c      	movs	r2, #12
 800177c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800177e:	f04f 33ff 	mov.w	r3, #4294967295
 8001782:	e009      	b.n	8001798 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001784:	4b08      	ldr	r3, [pc, #32]	@ (80017a8 <_sbrk+0x64>)
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800178a:	4b07      	ldr	r3, [pc, #28]	@ (80017a8 <_sbrk+0x64>)
 800178c:	681a      	ldr	r2, [r3, #0]
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	4413      	add	r3, r2
 8001792:	4a05      	ldr	r2, [pc, #20]	@ (80017a8 <_sbrk+0x64>)
 8001794:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001796:	68fb      	ldr	r3, [r7, #12]
}
 8001798:	4618      	mov	r0, r3
 800179a:	3718      	adds	r7, #24
 800179c:	46bd      	mov	sp, r7
 800179e:	bd80      	pop	{r7, pc}
 80017a0:	20018000 	.word	0x20018000
 80017a4:	00000400 	.word	0x00000400
 80017a8:	20000a9c 	.word	0x20000a9c
 80017ac:	20000bf0 	.word	0x20000bf0

080017b0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80017b0:	b480      	push	{r7}
 80017b2:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80017b4:	4b06      	ldr	r3, [pc, #24]	@ (80017d0 <SystemInit+0x20>)
 80017b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80017ba:	4a05      	ldr	r2, [pc, #20]	@ (80017d0 <SystemInit+0x20>)
 80017bc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80017c0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 80017c4:	bf00      	nop
 80017c6:	46bd      	mov	sp, r7
 80017c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017cc:	4770      	bx	lr
 80017ce:	bf00      	nop
 80017d0:	e000ed00 	.word	0xe000ed00

080017d4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80017d4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800180c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80017d8:	f7ff ffea 	bl	80017b0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80017dc:	480c      	ldr	r0, [pc, #48]	@ (8001810 <LoopForever+0x6>)
  ldr r1, =_edata
 80017de:	490d      	ldr	r1, [pc, #52]	@ (8001814 <LoopForever+0xa>)
  ldr r2, =_sidata
 80017e0:	4a0d      	ldr	r2, [pc, #52]	@ (8001818 <LoopForever+0xe>)
  movs r3, #0
 80017e2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80017e4:	e002      	b.n	80017ec <LoopCopyDataInit>

080017e6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80017e6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80017e8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80017ea:	3304      	adds	r3, #4

080017ec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80017ec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80017ee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80017f0:	d3f9      	bcc.n	80017e6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80017f2:	4a0a      	ldr	r2, [pc, #40]	@ (800181c <LoopForever+0x12>)
  ldr r4, =_ebss
 80017f4:	4c0a      	ldr	r4, [pc, #40]	@ (8001820 <LoopForever+0x16>)
  movs r3, #0
 80017f6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80017f8:	e001      	b.n	80017fe <LoopFillZerobss>

080017fa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80017fa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80017fc:	3204      	adds	r2, #4

080017fe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80017fe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001800:	d3fb      	bcc.n	80017fa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001802:	f004 f9ed 	bl	8005be0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001806:	f7ff fb9f 	bl	8000f48 <main>

0800180a <LoopForever>:

LoopForever:
    b LoopForever
 800180a:	e7fe      	b.n	800180a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 800180c:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001810:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001814:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001818:	08007df0 	.word	0x08007df0
  ldr r2, =_sbss
 800181c:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001820:	20000bf0 	.word	0x20000bf0

08001824 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001824:	e7fe      	b.n	8001824 <ADC1_2_IRQHandler>
	...

08001828 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001828:	b580      	push	{r7, lr}
 800182a:	b082      	sub	sp, #8
 800182c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800182e:	2300      	movs	r3, #0
 8001830:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001832:	4b0c      	ldr	r3, [pc, #48]	@ (8001864 <HAL_Init+0x3c>)
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	4a0b      	ldr	r2, [pc, #44]	@ (8001864 <HAL_Init+0x3c>)
 8001838:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800183c:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800183e:	2003      	movs	r0, #3
 8001840:	f000 f93e 	bl	8001ac0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001844:	2000      	movs	r0, #0
 8001846:	f000 f80f 	bl	8001868 <HAL_InitTick>
 800184a:	4603      	mov	r3, r0
 800184c:	2b00      	cmp	r3, #0
 800184e:	d002      	beq.n	8001856 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001850:	2301      	movs	r3, #1
 8001852:	71fb      	strb	r3, [r7, #7]
 8001854:	e001      	b.n	800185a <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001856:	f7ff fde3 	bl	8001420 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800185a:	79fb      	ldrb	r3, [r7, #7]
}
 800185c:	4618      	mov	r0, r3
 800185e:	3708      	adds	r7, #8
 8001860:	46bd      	mov	sp, r7
 8001862:	bd80      	pop	{r7, pc}
 8001864:	40022000 	.word	0x40022000

08001868 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001868:	b580      	push	{r7, lr}
 800186a:	b084      	sub	sp, #16
 800186c:	af00      	add	r7, sp, #0
 800186e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001870:	2300      	movs	r3, #0
 8001872:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001874:	4b17      	ldr	r3, [pc, #92]	@ (80018d4 <HAL_InitTick+0x6c>)
 8001876:	781b      	ldrb	r3, [r3, #0]
 8001878:	2b00      	cmp	r3, #0
 800187a:	d023      	beq.n	80018c4 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 800187c:	4b16      	ldr	r3, [pc, #88]	@ (80018d8 <HAL_InitTick+0x70>)
 800187e:	681a      	ldr	r2, [r3, #0]
 8001880:	4b14      	ldr	r3, [pc, #80]	@ (80018d4 <HAL_InitTick+0x6c>)
 8001882:	781b      	ldrb	r3, [r3, #0]
 8001884:	4619      	mov	r1, r3
 8001886:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800188a:	fbb3 f3f1 	udiv	r3, r3, r1
 800188e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001892:	4618      	mov	r0, r3
 8001894:	f000 f949 	bl	8001b2a <HAL_SYSTICK_Config>
 8001898:	4603      	mov	r3, r0
 800189a:	2b00      	cmp	r3, #0
 800189c:	d10f      	bne.n	80018be <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	2b0f      	cmp	r3, #15
 80018a2:	d809      	bhi.n	80018b8 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80018a4:	2200      	movs	r2, #0
 80018a6:	6879      	ldr	r1, [r7, #4]
 80018a8:	f04f 30ff 	mov.w	r0, #4294967295
 80018ac:	f000 f913 	bl	8001ad6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80018b0:	4a0a      	ldr	r2, [pc, #40]	@ (80018dc <HAL_InitTick+0x74>)
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	6013      	str	r3, [r2, #0]
 80018b6:	e007      	b.n	80018c8 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80018b8:	2301      	movs	r3, #1
 80018ba:	73fb      	strb	r3, [r7, #15]
 80018bc:	e004      	b.n	80018c8 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80018be:	2301      	movs	r3, #1
 80018c0:	73fb      	strb	r3, [r7, #15]
 80018c2:	e001      	b.n	80018c8 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80018c4:	2301      	movs	r3, #1
 80018c6:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80018c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80018ca:	4618      	mov	r0, r3
 80018cc:	3710      	adds	r7, #16
 80018ce:	46bd      	mov	sp, r7
 80018d0:	bd80      	pop	{r7, pc}
 80018d2:	bf00      	nop
 80018d4:	20000008 	.word	0x20000008
 80018d8:	20000000 	.word	0x20000000
 80018dc:	20000004 	.word	0x20000004

080018e0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80018e0:	b480      	push	{r7}
 80018e2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80018e4:	4b06      	ldr	r3, [pc, #24]	@ (8001900 <HAL_IncTick+0x20>)
 80018e6:	781b      	ldrb	r3, [r3, #0]
 80018e8:	461a      	mov	r2, r3
 80018ea:	4b06      	ldr	r3, [pc, #24]	@ (8001904 <HAL_IncTick+0x24>)
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	4413      	add	r3, r2
 80018f0:	4a04      	ldr	r2, [pc, #16]	@ (8001904 <HAL_IncTick+0x24>)
 80018f2:	6013      	str	r3, [r2, #0]
}
 80018f4:	bf00      	nop
 80018f6:	46bd      	mov	sp, r7
 80018f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018fc:	4770      	bx	lr
 80018fe:	bf00      	nop
 8001900:	20000008 	.word	0x20000008
 8001904:	20000aa0 	.word	0x20000aa0

08001908 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001908:	b480      	push	{r7}
 800190a:	af00      	add	r7, sp, #0
  return uwTick;
 800190c:	4b03      	ldr	r3, [pc, #12]	@ (800191c <HAL_GetTick+0x14>)
 800190e:	681b      	ldr	r3, [r3, #0]
}
 8001910:	4618      	mov	r0, r3
 8001912:	46bd      	mov	sp, r7
 8001914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001918:	4770      	bx	lr
 800191a:	bf00      	nop
 800191c:	20000aa0 	.word	0x20000aa0

08001920 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001920:	b480      	push	{r7}
 8001922:	b085      	sub	sp, #20
 8001924:	af00      	add	r7, sp, #0
 8001926:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	f003 0307 	and.w	r3, r3, #7
 800192e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001930:	4b0c      	ldr	r3, [pc, #48]	@ (8001964 <__NVIC_SetPriorityGrouping+0x44>)
 8001932:	68db      	ldr	r3, [r3, #12]
 8001934:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001936:	68ba      	ldr	r2, [r7, #8]
 8001938:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800193c:	4013      	ands	r3, r2
 800193e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001940:	68fb      	ldr	r3, [r7, #12]
 8001942:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001944:	68bb      	ldr	r3, [r7, #8]
 8001946:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001948:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800194c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001950:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001952:	4a04      	ldr	r2, [pc, #16]	@ (8001964 <__NVIC_SetPriorityGrouping+0x44>)
 8001954:	68bb      	ldr	r3, [r7, #8]
 8001956:	60d3      	str	r3, [r2, #12]
}
 8001958:	bf00      	nop
 800195a:	3714      	adds	r7, #20
 800195c:	46bd      	mov	sp, r7
 800195e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001962:	4770      	bx	lr
 8001964:	e000ed00 	.word	0xe000ed00

08001968 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001968:	b480      	push	{r7}
 800196a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800196c:	4b04      	ldr	r3, [pc, #16]	@ (8001980 <__NVIC_GetPriorityGrouping+0x18>)
 800196e:	68db      	ldr	r3, [r3, #12]
 8001970:	0a1b      	lsrs	r3, r3, #8
 8001972:	f003 0307 	and.w	r3, r3, #7
}
 8001976:	4618      	mov	r0, r3
 8001978:	46bd      	mov	sp, r7
 800197a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800197e:	4770      	bx	lr
 8001980:	e000ed00 	.word	0xe000ed00

08001984 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001984:	b480      	push	{r7}
 8001986:	b083      	sub	sp, #12
 8001988:	af00      	add	r7, sp, #0
 800198a:	4603      	mov	r3, r0
 800198c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800198e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001992:	2b00      	cmp	r3, #0
 8001994:	db0b      	blt.n	80019ae <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001996:	79fb      	ldrb	r3, [r7, #7]
 8001998:	f003 021f 	and.w	r2, r3, #31
 800199c:	4907      	ldr	r1, [pc, #28]	@ (80019bc <__NVIC_EnableIRQ+0x38>)
 800199e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019a2:	095b      	lsrs	r3, r3, #5
 80019a4:	2001      	movs	r0, #1
 80019a6:	fa00 f202 	lsl.w	r2, r0, r2
 80019aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80019ae:	bf00      	nop
 80019b0:	370c      	adds	r7, #12
 80019b2:	46bd      	mov	sp, r7
 80019b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b8:	4770      	bx	lr
 80019ba:	bf00      	nop
 80019bc:	e000e100 	.word	0xe000e100

080019c0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80019c0:	b480      	push	{r7}
 80019c2:	b083      	sub	sp, #12
 80019c4:	af00      	add	r7, sp, #0
 80019c6:	4603      	mov	r3, r0
 80019c8:	6039      	str	r1, [r7, #0]
 80019ca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80019cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	db0a      	blt.n	80019ea <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019d4:	683b      	ldr	r3, [r7, #0]
 80019d6:	b2da      	uxtb	r2, r3
 80019d8:	490c      	ldr	r1, [pc, #48]	@ (8001a0c <__NVIC_SetPriority+0x4c>)
 80019da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019de:	0112      	lsls	r2, r2, #4
 80019e0:	b2d2      	uxtb	r2, r2
 80019e2:	440b      	add	r3, r1
 80019e4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80019e8:	e00a      	b.n	8001a00 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019ea:	683b      	ldr	r3, [r7, #0]
 80019ec:	b2da      	uxtb	r2, r3
 80019ee:	4908      	ldr	r1, [pc, #32]	@ (8001a10 <__NVIC_SetPriority+0x50>)
 80019f0:	79fb      	ldrb	r3, [r7, #7]
 80019f2:	f003 030f 	and.w	r3, r3, #15
 80019f6:	3b04      	subs	r3, #4
 80019f8:	0112      	lsls	r2, r2, #4
 80019fa:	b2d2      	uxtb	r2, r2
 80019fc:	440b      	add	r3, r1
 80019fe:	761a      	strb	r2, [r3, #24]
}
 8001a00:	bf00      	nop
 8001a02:	370c      	adds	r7, #12
 8001a04:	46bd      	mov	sp, r7
 8001a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a0a:	4770      	bx	lr
 8001a0c:	e000e100 	.word	0xe000e100
 8001a10:	e000ed00 	.word	0xe000ed00

08001a14 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001a14:	b480      	push	{r7}
 8001a16:	b089      	sub	sp, #36	@ 0x24
 8001a18:	af00      	add	r7, sp, #0
 8001a1a:	60f8      	str	r0, [r7, #12]
 8001a1c:	60b9      	str	r1, [r7, #8]
 8001a1e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001a20:	68fb      	ldr	r3, [r7, #12]
 8001a22:	f003 0307 	and.w	r3, r3, #7
 8001a26:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001a28:	69fb      	ldr	r3, [r7, #28]
 8001a2a:	f1c3 0307 	rsb	r3, r3, #7
 8001a2e:	2b04      	cmp	r3, #4
 8001a30:	bf28      	it	cs
 8001a32:	2304      	movcs	r3, #4
 8001a34:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001a36:	69fb      	ldr	r3, [r7, #28]
 8001a38:	3304      	adds	r3, #4
 8001a3a:	2b06      	cmp	r3, #6
 8001a3c:	d902      	bls.n	8001a44 <NVIC_EncodePriority+0x30>
 8001a3e:	69fb      	ldr	r3, [r7, #28]
 8001a40:	3b03      	subs	r3, #3
 8001a42:	e000      	b.n	8001a46 <NVIC_EncodePriority+0x32>
 8001a44:	2300      	movs	r3, #0
 8001a46:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a48:	f04f 32ff 	mov.w	r2, #4294967295
 8001a4c:	69bb      	ldr	r3, [r7, #24]
 8001a4e:	fa02 f303 	lsl.w	r3, r2, r3
 8001a52:	43da      	mvns	r2, r3
 8001a54:	68bb      	ldr	r3, [r7, #8]
 8001a56:	401a      	ands	r2, r3
 8001a58:	697b      	ldr	r3, [r7, #20]
 8001a5a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001a5c:	f04f 31ff 	mov.w	r1, #4294967295
 8001a60:	697b      	ldr	r3, [r7, #20]
 8001a62:	fa01 f303 	lsl.w	r3, r1, r3
 8001a66:	43d9      	mvns	r1, r3
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a6c:	4313      	orrs	r3, r2
         );
}
 8001a6e:	4618      	mov	r0, r3
 8001a70:	3724      	adds	r7, #36	@ 0x24
 8001a72:	46bd      	mov	sp, r7
 8001a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a78:	4770      	bx	lr
	...

08001a7c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	b082      	sub	sp, #8
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	3b01      	subs	r3, #1
 8001a88:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001a8c:	d301      	bcc.n	8001a92 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001a8e:	2301      	movs	r3, #1
 8001a90:	e00f      	b.n	8001ab2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001a92:	4a0a      	ldr	r2, [pc, #40]	@ (8001abc <SysTick_Config+0x40>)
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	3b01      	subs	r3, #1
 8001a98:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001a9a:	210f      	movs	r1, #15
 8001a9c:	f04f 30ff 	mov.w	r0, #4294967295
 8001aa0:	f7ff ff8e 	bl	80019c0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001aa4:	4b05      	ldr	r3, [pc, #20]	@ (8001abc <SysTick_Config+0x40>)
 8001aa6:	2200      	movs	r2, #0
 8001aa8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001aaa:	4b04      	ldr	r3, [pc, #16]	@ (8001abc <SysTick_Config+0x40>)
 8001aac:	2207      	movs	r2, #7
 8001aae:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001ab0:	2300      	movs	r3, #0
}
 8001ab2:	4618      	mov	r0, r3
 8001ab4:	3708      	adds	r7, #8
 8001ab6:	46bd      	mov	sp, r7
 8001ab8:	bd80      	pop	{r7, pc}
 8001aba:	bf00      	nop
 8001abc:	e000e010 	.word	0xe000e010

08001ac0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ac0:	b580      	push	{r7, lr}
 8001ac2:	b082      	sub	sp, #8
 8001ac4:	af00      	add	r7, sp, #0
 8001ac6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001ac8:	6878      	ldr	r0, [r7, #4]
 8001aca:	f7ff ff29 	bl	8001920 <__NVIC_SetPriorityGrouping>
}
 8001ace:	bf00      	nop
 8001ad0:	3708      	adds	r7, #8
 8001ad2:	46bd      	mov	sp, r7
 8001ad4:	bd80      	pop	{r7, pc}

08001ad6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001ad6:	b580      	push	{r7, lr}
 8001ad8:	b086      	sub	sp, #24
 8001ada:	af00      	add	r7, sp, #0
 8001adc:	4603      	mov	r3, r0
 8001ade:	60b9      	str	r1, [r7, #8]
 8001ae0:	607a      	str	r2, [r7, #4]
 8001ae2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001ae4:	2300      	movs	r3, #0
 8001ae6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001ae8:	f7ff ff3e 	bl	8001968 <__NVIC_GetPriorityGrouping>
 8001aec:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001aee:	687a      	ldr	r2, [r7, #4]
 8001af0:	68b9      	ldr	r1, [r7, #8]
 8001af2:	6978      	ldr	r0, [r7, #20]
 8001af4:	f7ff ff8e 	bl	8001a14 <NVIC_EncodePriority>
 8001af8:	4602      	mov	r2, r0
 8001afa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001afe:	4611      	mov	r1, r2
 8001b00:	4618      	mov	r0, r3
 8001b02:	f7ff ff5d 	bl	80019c0 <__NVIC_SetPriority>
}
 8001b06:	bf00      	nop
 8001b08:	3718      	adds	r7, #24
 8001b0a:	46bd      	mov	sp, r7
 8001b0c:	bd80      	pop	{r7, pc}

08001b0e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b0e:	b580      	push	{r7, lr}
 8001b10:	b082      	sub	sp, #8
 8001b12:	af00      	add	r7, sp, #0
 8001b14:	4603      	mov	r3, r0
 8001b16:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001b18:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b1c:	4618      	mov	r0, r3
 8001b1e:	f7ff ff31 	bl	8001984 <__NVIC_EnableIRQ>
}
 8001b22:	bf00      	nop
 8001b24:	3708      	adds	r7, #8
 8001b26:	46bd      	mov	sp, r7
 8001b28:	bd80      	pop	{r7, pc}

08001b2a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001b2a:	b580      	push	{r7, lr}
 8001b2c:	b082      	sub	sp, #8
 8001b2e:	af00      	add	r7, sp, #0
 8001b30:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001b32:	6878      	ldr	r0, [r7, #4]
 8001b34:	f7ff ffa2 	bl	8001a7c <SysTick_Config>
 8001b38:	4603      	mov	r3, r0
}
 8001b3a:	4618      	mov	r0, r3
 8001b3c:	3708      	adds	r7, #8
 8001b3e:	46bd      	mov	sp, r7
 8001b40:	bd80      	pop	{r7, pc}
	...

08001b44 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001b44:	b480      	push	{r7}
 8001b46:	b087      	sub	sp, #28
 8001b48:	af00      	add	r7, sp, #0
 8001b4a:	6078      	str	r0, [r7, #4]
 8001b4c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001b4e:	2300      	movs	r3, #0
 8001b50:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001b52:	e17f      	b.n	8001e54 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001b54:	683b      	ldr	r3, [r7, #0]
 8001b56:	681a      	ldr	r2, [r3, #0]
 8001b58:	2101      	movs	r1, #1
 8001b5a:	697b      	ldr	r3, [r7, #20]
 8001b5c:	fa01 f303 	lsl.w	r3, r1, r3
 8001b60:	4013      	ands	r3, r2
 8001b62:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001b64:	68fb      	ldr	r3, [r7, #12]
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	f000 8171 	beq.w	8001e4e <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001b6c:	683b      	ldr	r3, [r7, #0]
 8001b6e:	685b      	ldr	r3, [r3, #4]
 8001b70:	f003 0303 	and.w	r3, r3, #3
 8001b74:	2b01      	cmp	r3, #1
 8001b76:	d005      	beq.n	8001b84 <HAL_GPIO_Init+0x40>
 8001b78:	683b      	ldr	r3, [r7, #0]
 8001b7a:	685b      	ldr	r3, [r3, #4]
 8001b7c:	f003 0303 	and.w	r3, r3, #3
 8001b80:	2b02      	cmp	r3, #2
 8001b82:	d130      	bne.n	8001be6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	689b      	ldr	r3, [r3, #8]
 8001b88:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001b8a:	697b      	ldr	r3, [r7, #20]
 8001b8c:	005b      	lsls	r3, r3, #1
 8001b8e:	2203      	movs	r2, #3
 8001b90:	fa02 f303 	lsl.w	r3, r2, r3
 8001b94:	43db      	mvns	r3, r3
 8001b96:	693a      	ldr	r2, [r7, #16]
 8001b98:	4013      	ands	r3, r2
 8001b9a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001b9c:	683b      	ldr	r3, [r7, #0]
 8001b9e:	68da      	ldr	r2, [r3, #12]
 8001ba0:	697b      	ldr	r3, [r7, #20]
 8001ba2:	005b      	lsls	r3, r3, #1
 8001ba4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ba8:	693a      	ldr	r2, [r7, #16]
 8001baa:	4313      	orrs	r3, r2
 8001bac:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	693a      	ldr	r2, [r7, #16]
 8001bb2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	685b      	ldr	r3, [r3, #4]
 8001bb8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001bba:	2201      	movs	r2, #1
 8001bbc:	697b      	ldr	r3, [r7, #20]
 8001bbe:	fa02 f303 	lsl.w	r3, r2, r3
 8001bc2:	43db      	mvns	r3, r3
 8001bc4:	693a      	ldr	r2, [r7, #16]
 8001bc6:	4013      	ands	r3, r2
 8001bc8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001bca:	683b      	ldr	r3, [r7, #0]
 8001bcc:	685b      	ldr	r3, [r3, #4]
 8001bce:	091b      	lsrs	r3, r3, #4
 8001bd0:	f003 0201 	and.w	r2, r3, #1
 8001bd4:	697b      	ldr	r3, [r7, #20]
 8001bd6:	fa02 f303 	lsl.w	r3, r2, r3
 8001bda:	693a      	ldr	r2, [r7, #16]
 8001bdc:	4313      	orrs	r3, r2
 8001bde:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	693a      	ldr	r2, [r7, #16]
 8001be4:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8001be6:	683b      	ldr	r3, [r7, #0]
 8001be8:	685b      	ldr	r3, [r3, #4]
 8001bea:	f003 0303 	and.w	r3, r3, #3
 8001bee:	2b03      	cmp	r3, #3
 8001bf0:	d118      	bne.n	8001c24 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001bf6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8001bf8:	2201      	movs	r2, #1
 8001bfa:	697b      	ldr	r3, [r7, #20]
 8001bfc:	fa02 f303 	lsl.w	r3, r2, r3
 8001c00:	43db      	mvns	r3, r3
 8001c02:	693a      	ldr	r2, [r7, #16]
 8001c04:	4013      	ands	r3, r2
 8001c06:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8001c08:	683b      	ldr	r3, [r7, #0]
 8001c0a:	685b      	ldr	r3, [r3, #4]
 8001c0c:	08db      	lsrs	r3, r3, #3
 8001c0e:	f003 0201 	and.w	r2, r3, #1
 8001c12:	697b      	ldr	r3, [r7, #20]
 8001c14:	fa02 f303 	lsl.w	r3, r2, r3
 8001c18:	693a      	ldr	r2, [r7, #16]
 8001c1a:	4313      	orrs	r3, r2
 8001c1c:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	693a      	ldr	r2, [r7, #16]
 8001c22:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001c24:	683b      	ldr	r3, [r7, #0]
 8001c26:	685b      	ldr	r3, [r3, #4]
 8001c28:	f003 0303 	and.w	r3, r3, #3
 8001c2c:	2b03      	cmp	r3, #3
 8001c2e:	d017      	beq.n	8001c60 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	68db      	ldr	r3, [r3, #12]
 8001c34:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001c36:	697b      	ldr	r3, [r7, #20]
 8001c38:	005b      	lsls	r3, r3, #1
 8001c3a:	2203      	movs	r2, #3
 8001c3c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c40:	43db      	mvns	r3, r3
 8001c42:	693a      	ldr	r2, [r7, #16]
 8001c44:	4013      	ands	r3, r2
 8001c46:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001c48:	683b      	ldr	r3, [r7, #0]
 8001c4a:	689a      	ldr	r2, [r3, #8]
 8001c4c:	697b      	ldr	r3, [r7, #20]
 8001c4e:	005b      	lsls	r3, r3, #1
 8001c50:	fa02 f303 	lsl.w	r3, r2, r3
 8001c54:	693a      	ldr	r2, [r7, #16]
 8001c56:	4313      	orrs	r3, r2
 8001c58:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	693a      	ldr	r2, [r7, #16]
 8001c5e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001c60:	683b      	ldr	r3, [r7, #0]
 8001c62:	685b      	ldr	r3, [r3, #4]
 8001c64:	f003 0303 	and.w	r3, r3, #3
 8001c68:	2b02      	cmp	r3, #2
 8001c6a:	d123      	bne.n	8001cb4 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001c6c:	697b      	ldr	r3, [r7, #20]
 8001c6e:	08da      	lsrs	r2, r3, #3
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	3208      	adds	r2, #8
 8001c74:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001c78:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001c7a:	697b      	ldr	r3, [r7, #20]
 8001c7c:	f003 0307 	and.w	r3, r3, #7
 8001c80:	009b      	lsls	r3, r3, #2
 8001c82:	220f      	movs	r2, #15
 8001c84:	fa02 f303 	lsl.w	r3, r2, r3
 8001c88:	43db      	mvns	r3, r3
 8001c8a:	693a      	ldr	r2, [r7, #16]
 8001c8c:	4013      	ands	r3, r2
 8001c8e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001c90:	683b      	ldr	r3, [r7, #0]
 8001c92:	691a      	ldr	r2, [r3, #16]
 8001c94:	697b      	ldr	r3, [r7, #20]
 8001c96:	f003 0307 	and.w	r3, r3, #7
 8001c9a:	009b      	lsls	r3, r3, #2
 8001c9c:	fa02 f303 	lsl.w	r3, r2, r3
 8001ca0:	693a      	ldr	r2, [r7, #16]
 8001ca2:	4313      	orrs	r3, r2
 8001ca4:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001ca6:	697b      	ldr	r3, [r7, #20]
 8001ca8:	08da      	lsrs	r2, r3, #3
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	3208      	adds	r2, #8
 8001cae:	6939      	ldr	r1, [r7, #16]
 8001cb0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001cba:	697b      	ldr	r3, [r7, #20]
 8001cbc:	005b      	lsls	r3, r3, #1
 8001cbe:	2203      	movs	r2, #3
 8001cc0:	fa02 f303 	lsl.w	r3, r2, r3
 8001cc4:	43db      	mvns	r3, r3
 8001cc6:	693a      	ldr	r2, [r7, #16]
 8001cc8:	4013      	ands	r3, r2
 8001cca:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001ccc:	683b      	ldr	r3, [r7, #0]
 8001cce:	685b      	ldr	r3, [r3, #4]
 8001cd0:	f003 0203 	and.w	r2, r3, #3
 8001cd4:	697b      	ldr	r3, [r7, #20]
 8001cd6:	005b      	lsls	r3, r3, #1
 8001cd8:	fa02 f303 	lsl.w	r3, r2, r3
 8001cdc:	693a      	ldr	r2, [r7, #16]
 8001cde:	4313      	orrs	r3, r2
 8001ce0:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	693a      	ldr	r2, [r7, #16]
 8001ce6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001ce8:	683b      	ldr	r3, [r7, #0]
 8001cea:	685b      	ldr	r3, [r3, #4]
 8001cec:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	f000 80ac 	beq.w	8001e4e <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001cf6:	4b5f      	ldr	r3, [pc, #380]	@ (8001e74 <HAL_GPIO_Init+0x330>)
 8001cf8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001cfa:	4a5e      	ldr	r2, [pc, #376]	@ (8001e74 <HAL_GPIO_Init+0x330>)
 8001cfc:	f043 0301 	orr.w	r3, r3, #1
 8001d00:	6613      	str	r3, [r2, #96]	@ 0x60
 8001d02:	4b5c      	ldr	r3, [pc, #368]	@ (8001e74 <HAL_GPIO_Init+0x330>)
 8001d04:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001d06:	f003 0301 	and.w	r3, r3, #1
 8001d0a:	60bb      	str	r3, [r7, #8]
 8001d0c:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001d0e:	4a5a      	ldr	r2, [pc, #360]	@ (8001e78 <HAL_GPIO_Init+0x334>)
 8001d10:	697b      	ldr	r3, [r7, #20]
 8001d12:	089b      	lsrs	r3, r3, #2
 8001d14:	3302      	adds	r3, #2
 8001d16:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d1a:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001d1c:	697b      	ldr	r3, [r7, #20]
 8001d1e:	f003 0303 	and.w	r3, r3, #3
 8001d22:	009b      	lsls	r3, r3, #2
 8001d24:	220f      	movs	r2, #15
 8001d26:	fa02 f303 	lsl.w	r3, r2, r3
 8001d2a:	43db      	mvns	r3, r3
 8001d2c:	693a      	ldr	r2, [r7, #16]
 8001d2e:	4013      	ands	r3, r2
 8001d30:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001d38:	d025      	beq.n	8001d86 <HAL_GPIO_Init+0x242>
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	4a4f      	ldr	r2, [pc, #316]	@ (8001e7c <HAL_GPIO_Init+0x338>)
 8001d3e:	4293      	cmp	r3, r2
 8001d40:	d01f      	beq.n	8001d82 <HAL_GPIO_Init+0x23e>
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	4a4e      	ldr	r2, [pc, #312]	@ (8001e80 <HAL_GPIO_Init+0x33c>)
 8001d46:	4293      	cmp	r3, r2
 8001d48:	d019      	beq.n	8001d7e <HAL_GPIO_Init+0x23a>
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	4a4d      	ldr	r2, [pc, #308]	@ (8001e84 <HAL_GPIO_Init+0x340>)
 8001d4e:	4293      	cmp	r3, r2
 8001d50:	d013      	beq.n	8001d7a <HAL_GPIO_Init+0x236>
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	4a4c      	ldr	r2, [pc, #304]	@ (8001e88 <HAL_GPIO_Init+0x344>)
 8001d56:	4293      	cmp	r3, r2
 8001d58:	d00d      	beq.n	8001d76 <HAL_GPIO_Init+0x232>
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	4a4b      	ldr	r2, [pc, #300]	@ (8001e8c <HAL_GPIO_Init+0x348>)
 8001d5e:	4293      	cmp	r3, r2
 8001d60:	d007      	beq.n	8001d72 <HAL_GPIO_Init+0x22e>
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	4a4a      	ldr	r2, [pc, #296]	@ (8001e90 <HAL_GPIO_Init+0x34c>)
 8001d66:	4293      	cmp	r3, r2
 8001d68:	d101      	bne.n	8001d6e <HAL_GPIO_Init+0x22a>
 8001d6a:	2306      	movs	r3, #6
 8001d6c:	e00c      	b.n	8001d88 <HAL_GPIO_Init+0x244>
 8001d6e:	2307      	movs	r3, #7
 8001d70:	e00a      	b.n	8001d88 <HAL_GPIO_Init+0x244>
 8001d72:	2305      	movs	r3, #5
 8001d74:	e008      	b.n	8001d88 <HAL_GPIO_Init+0x244>
 8001d76:	2304      	movs	r3, #4
 8001d78:	e006      	b.n	8001d88 <HAL_GPIO_Init+0x244>
 8001d7a:	2303      	movs	r3, #3
 8001d7c:	e004      	b.n	8001d88 <HAL_GPIO_Init+0x244>
 8001d7e:	2302      	movs	r3, #2
 8001d80:	e002      	b.n	8001d88 <HAL_GPIO_Init+0x244>
 8001d82:	2301      	movs	r3, #1
 8001d84:	e000      	b.n	8001d88 <HAL_GPIO_Init+0x244>
 8001d86:	2300      	movs	r3, #0
 8001d88:	697a      	ldr	r2, [r7, #20]
 8001d8a:	f002 0203 	and.w	r2, r2, #3
 8001d8e:	0092      	lsls	r2, r2, #2
 8001d90:	4093      	lsls	r3, r2
 8001d92:	693a      	ldr	r2, [r7, #16]
 8001d94:	4313      	orrs	r3, r2
 8001d96:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001d98:	4937      	ldr	r1, [pc, #220]	@ (8001e78 <HAL_GPIO_Init+0x334>)
 8001d9a:	697b      	ldr	r3, [r7, #20]
 8001d9c:	089b      	lsrs	r3, r3, #2
 8001d9e:	3302      	adds	r3, #2
 8001da0:	693a      	ldr	r2, [r7, #16]
 8001da2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001da6:	4b3b      	ldr	r3, [pc, #236]	@ (8001e94 <HAL_GPIO_Init+0x350>)
 8001da8:	689b      	ldr	r3, [r3, #8]
 8001daa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001dac:	68fb      	ldr	r3, [r7, #12]
 8001dae:	43db      	mvns	r3, r3
 8001db0:	693a      	ldr	r2, [r7, #16]
 8001db2:	4013      	ands	r3, r2
 8001db4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001db6:	683b      	ldr	r3, [r7, #0]
 8001db8:	685b      	ldr	r3, [r3, #4]
 8001dba:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d003      	beq.n	8001dca <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8001dc2:	693a      	ldr	r2, [r7, #16]
 8001dc4:	68fb      	ldr	r3, [r7, #12]
 8001dc6:	4313      	orrs	r3, r2
 8001dc8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001dca:	4a32      	ldr	r2, [pc, #200]	@ (8001e94 <HAL_GPIO_Init+0x350>)
 8001dcc:	693b      	ldr	r3, [r7, #16]
 8001dce:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001dd0:	4b30      	ldr	r3, [pc, #192]	@ (8001e94 <HAL_GPIO_Init+0x350>)
 8001dd2:	68db      	ldr	r3, [r3, #12]
 8001dd4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001dd6:	68fb      	ldr	r3, [r7, #12]
 8001dd8:	43db      	mvns	r3, r3
 8001dda:	693a      	ldr	r2, [r7, #16]
 8001ddc:	4013      	ands	r3, r2
 8001dde:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001de0:	683b      	ldr	r3, [r7, #0]
 8001de2:	685b      	ldr	r3, [r3, #4]
 8001de4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d003      	beq.n	8001df4 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001dec:	693a      	ldr	r2, [r7, #16]
 8001dee:	68fb      	ldr	r3, [r7, #12]
 8001df0:	4313      	orrs	r3, r2
 8001df2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001df4:	4a27      	ldr	r2, [pc, #156]	@ (8001e94 <HAL_GPIO_Init+0x350>)
 8001df6:	693b      	ldr	r3, [r7, #16]
 8001df8:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001dfa:	4b26      	ldr	r3, [pc, #152]	@ (8001e94 <HAL_GPIO_Init+0x350>)
 8001dfc:	685b      	ldr	r3, [r3, #4]
 8001dfe:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001e00:	68fb      	ldr	r3, [r7, #12]
 8001e02:	43db      	mvns	r3, r3
 8001e04:	693a      	ldr	r2, [r7, #16]
 8001e06:	4013      	ands	r3, r2
 8001e08:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001e0a:	683b      	ldr	r3, [r7, #0]
 8001e0c:	685b      	ldr	r3, [r3, #4]
 8001e0e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d003      	beq.n	8001e1e <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8001e16:	693a      	ldr	r2, [r7, #16]
 8001e18:	68fb      	ldr	r3, [r7, #12]
 8001e1a:	4313      	orrs	r3, r2
 8001e1c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001e1e:	4a1d      	ldr	r2, [pc, #116]	@ (8001e94 <HAL_GPIO_Init+0x350>)
 8001e20:	693b      	ldr	r3, [r7, #16]
 8001e22:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001e24:	4b1b      	ldr	r3, [pc, #108]	@ (8001e94 <HAL_GPIO_Init+0x350>)
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001e2a:	68fb      	ldr	r3, [r7, #12]
 8001e2c:	43db      	mvns	r3, r3
 8001e2e:	693a      	ldr	r2, [r7, #16]
 8001e30:	4013      	ands	r3, r2
 8001e32:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001e34:	683b      	ldr	r3, [r7, #0]
 8001e36:	685b      	ldr	r3, [r3, #4]
 8001e38:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d003      	beq.n	8001e48 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8001e40:	693a      	ldr	r2, [r7, #16]
 8001e42:	68fb      	ldr	r3, [r7, #12]
 8001e44:	4313      	orrs	r3, r2
 8001e46:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001e48:	4a12      	ldr	r2, [pc, #72]	@ (8001e94 <HAL_GPIO_Init+0x350>)
 8001e4a:	693b      	ldr	r3, [r7, #16]
 8001e4c:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001e4e:	697b      	ldr	r3, [r7, #20]
 8001e50:	3301      	adds	r3, #1
 8001e52:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001e54:	683b      	ldr	r3, [r7, #0]
 8001e56:	681a      	ldr	r2, [r3, #0]
 8001e58:	697b      	ldr	r3, [r7, #20]
 8001e5a:	fa22 f303 	lsr.w	r3, r2, r3
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	f47f ae78 	bne.w	8001b54 <HAL_GPIO_Init+0x10>
  }
}
 8001e64:	bf00      	nop
 8001e66:	bf00      	nop
 8001e68:	371c      	adds	r7, #28
 8001e6a:	46bd      	mov	sp, r7
 8001e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e70:	4770      	bx	lr
 8001e72:	bf00      	nop
 8001e74:	40021000 	.word	0x40021000
 8001e78:	40010000 	.word	0x40010000
 8001e7c:	48000400 	.word	0x48000400
 8001e80:	48000800 	.word	0x48000800
 8001e84:	48000c00 	.word	0x48000c00
 8001e88:	48001000 	.word	0x48001000
 8001e8c:	48001400 	.word	0x48001400
 8001e90:	48001800 	.word	0x48001800
 8001e94:	40010400 	.word	0x40010400

08001e98 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001e98:	b480      	push	{r7}
 8001e9a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001e9c:	4b04      	ldr	r3, [pc, #16]	@ (8001eb0 <HAL_PWREx_GetVoltageRange+0x18>)
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8001ea4:	4618      	mov	r0, r3
 8001ea6:	46bd      	mov	sp, r7
 8001ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eac:	4770      	bx	lr
 8001eae:	bf00      	nop
 8001eb0:	40007000 	.word	0x40007000

08001eb4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001eb4:	b480      	push	{r7}
 8001eb6:	b085      	sub	sp, #20
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001ec2:	d130      	bne.n	8001f26 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001ec4:	4b23      	ldr	r3, [pc, #140]	@ (8001f54 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001ecc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001ed0:	d038      	beq.n	8001f44 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001ed2:	4b20      	ldr	r3, [pc, #128]	@ (8001f54 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001eda:	4a1e      	ldr	r2, [pc, #120]	@ (8001f54 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001edc:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001ee0:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001ee2:	4b1d      	ldr	r3, [pc, #116]	@ (8001f58 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	2232      	movs	r2, #50	@ 0x32
 8001ee8:	fb02 f303 	mul.w	r3, r2, r3
 8001eec:	4a1b      	ldr	r2, [pc, #108]	@ (8001f5c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8001eee:	fba2 2303 	umull	r2, r3, r2, r3
 8001ef2:	0c9b      	lsrs	r3, r3, #18
 8001ef4:	3301      	adds	r3, #1
 8001ef6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001ef8:	e002      	b.n	8001f00 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8001efa:	68fb      	ldr	r3, [r7, #12]
 8001efc:	3b01      	subs	r3, #1
 8001efe:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001f00:	4b14      	ldr	r3, [pc, #80]	@ (8001f54 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001f02:	695b      	ldr	r3, [r3, #20]
 8001f04:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001f08:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001f0c:	d102      	bne.n	8001f14 <HAL_PWREx_ControlVoltageScaling+0x60>
 8001f0e:	68fb      	ldr	r3, [r7, #12]
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d1f2      	bne.n	8001efa <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001f14:	4b0f      	ldr	r3, [pc, #60]	@ (8001f54 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001f16:	695b      	ldr	r3, [r3, #20]
 8001f18:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001f1c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001f20:	d110      	bne.n	8001f44 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8001f22:	2303      	movs	r3, #3
 8001f24:	e00f      	b.n	8001f46 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8001f26:	4b0b      	ldr	r3, [pc, #44]	@ (8001f54 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001f2e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001f32:	d007      	beq.n	8001f44 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001f34:	4b07      	ldr	r3, [pc, #28]	@ (8001f54 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001f3c:	4a05      	ldr	r2, [pc, #20]	@ (8001f54 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001f3e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001f42:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001f44:	2300      	movs	r3, #0
}
 8001f46:	4618      	mov	r0, r3
 8001f48:	3714      	adds	r7, #20
 8001f4a:	46bd      	mov	sp, r7
 8001f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f50:	4770      	bx	lr
 8001f52:	bf00      	nop
 8001f54:	40007000 	.word	0x40007000
 8001f58:	20000000 	.word	0x20000000
 8001f5c:	431bde83 	.word	0x431bde83

08001f60 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001f60:	b580      	push	{r7, lr}
 8001f62:	b088      	sub	sp, #32
 8001f64:	af00      	add	r7, sp, #0
 8001f66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d101      	bne.n	8001f72 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001f6e:	2301      	movs	r3, #1
 8001f70:	e3ca      	b.n	8002708 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001f72:	4b97      	ldr	r3, [pc, #604]	@ (80021d0 <HAL_RCC_OscConfig+0x270>)
 8001f74:	689b      	ldr	r3, [r3, #8]
 8001f76:	f003 030c 	and.w	r3, r3, #12
 8001f7a:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001f7c:	4b94      	ldr	r3, [pc, #592]	@ (80021d0 <HAL_RCC_OscConfig+0x270>)
 8001f7e:	68db      	ldr	r3, [r3, #12]
 8001f80:	f003 0303 	and.w	r3, r3, #3
 8001f84:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	f003 0310 	and.w	r3, r3, #16
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	f000 80e4 	beq.w	800215c <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001f94:	69bb      	ldr	r3, [r7, #24]
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d007      	beq.n	8001faa <HAL_RCC_OscConfig+0x4a>
 8001f9a:	69bb      	ldr	r3, [r7, #24]
 8001f9c:	2b0c      	cmp	r3, #12
 8001f9e:	f040 808b 	bne.w	80020b8 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001fa2:	697b      	ldr	r3, [r7, #20]
 8001fa4:	2b01      	cmp	r3, #1
 8001fa6:	f040 8087 	bne.w	80020b8 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001faa:	4b89      	ldr	r3, [pc, #548]	@ (80021d0 <HAL_RCC_OscConfig+0x270>)
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	f003 0302 	and.w	r3, r3, #2
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d005      	beq.n	8001fc2 <HAL_RCC_OscConfig+0x62>
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	699b      	ldr	r3, [r3, #24]
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d101      	bne.n	8001fc2 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8001fbe:	2301      	movs	r3, #1
 8001fc0:	e3a2      	b.n	8002708 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	6a1a      	ldr	r2, [r3, #32]
 8001fc6:	4b82      	ldr	r3, [pc, #520]	@ (80021d0 <HAL_RCC_OscConfig+0x270>)
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	f003 0308 	and.w	r3, r3, #8
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d004      	beq.n	8001fdc <HAL_RCC_OscConfig+0x7c>
 8001fd2:	4b7f      	ldr	r3, [pc, #508]	@ (80021d0 <HAL_RCC_OscConfig+0x270>)
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001fda:	e005      	b.n	8001fe8 <HAL_RCC_OscConfig+0x88>
 8001fdc:	4b7c      	ldr	r3, [pc, #496]	@ (80021d0 <HAL_RCC_OscConfig+0x270>)
 8001fde:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001fe2:	091b      	lsrs	r3, r3, #4
 8001fe4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001fe8:	4293      	cmp	r3, r2
 8001fea:	d223      	bcs.n	8002034 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	6a1b      	ldr	r3, [r3, #32]
 8001ff0:	4618      	mov	r0, r3
 8001ff2:	f000 fd55 	bl	8002aa0 <RCC_SetFlashLatencyFromMSIRange>
 8001ff6:	4603      	mov	r3, r0
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d001      	beq.n	8002000 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8001ffc:	2301      	movs	r3, #1
 8001ffe:	e383      	b.n	8002708 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002000:	4b73      	ldr	r3, [pc, #460]	@ (80021d0 <HAL_RCC_OscConfig+0x270>)
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	4a72      	ldr	r2, [pc, #456]	@ (80021d0 <HAL_RCC_OscConfig+0x270>)
 8002006:	f043 0308 	orr.w	r3, r3, #8
 800200a:	6013      	str	r3, [r2, #0]
 800200c:	4b70      	ldr	r3, [pc, #448]	@ (80021d0 <HAL_RCC_OscConfig+0x270>)
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	6a1b      	ldr	r3, [r3, #32]
 8002018:	496d      	ldr	r1, [pc, #436]	@ (80021d0 <HAL_RCC_OscConfig+0x270>)
 800201a:	4313      	orrs	r3, r2
 800201c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800201e:	4b6c      	ldr	r3, [pc, #432]	@ (80021d0 <HAL_RCC_OscConfig+0x270>)
 8002020:	685b      	ldr	r3, [r3, #4]
 8002022:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	69db      	ldr	r3, [r3, #28]
 800202a:	021b      	lsls	r3, r3, #8
 800202c:	4968      	ldr	r1, [pc, #416]	@ (80021d0 <HAL_RCC_OscConfig+0x270>)
 800202e:	4313      	orrs	r3, r2
 8002030:	604b      	str	r3, [r1, #4]
 8002032:	e025      	b.n	8002080 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002034:	4b66      	ldr	r3, [pc, #408]	@ (80021d0 <HAL_RCC_OscConfig+0x270>)
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	4a65      	ldr	r2, [pc, #404]	@ (80021d0 <HAL_RCC_OscConfig+0x270>)
 800203a:	f043 0308 	orr.w	r3, r3, #8
 800203e:	6013      	str	r3, [r2, #0]
 8002040:	4b63      	ldr	r3, [pc, #396]	@ (80021d0 <HAL_RCC_OscConfig+0x270>)
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	6a1b      	ldr	r3, [r3, #32]
 800204c:	4960      	ldr	r1, [pc, #384]	@ (80021d0 <HAL_RCC_OscConfig+0x270>)
 800204e:	4313      	orrs	r3, r2
 8002050:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002052:	4b5f      	ldr	r3, [pc, #380]	@ (80021d0 <HAL_RCC_OscConfig+0x270>)
 8002054:	685b      	ldr	r3, [r3, #4]
 8002056:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	69db      	ldr	r3, [r3, #28]
 800205e:	021b      	lsls	r3, r3, #8
 8002060:	495b      	ldr	r1, [pc, #364]	@ (80021d0 <HAL_RCC_OscConfig+0x270>)
 8002062:	4313      	orrs	r3, r2
 8002064:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002066:	69bb      	ldr	r3, [r7, #24]
 8002068:	2b00      	cmp	r3, #0
 800206a:	d109      	bne.n	8002080 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	6a1b      	ldr	r3, [r3, #32]
 8002070:	4618      	mov	r0, r3
 8002072:	f000 fd15 	bl	8002aa0 <RCC_SetFlashLatencyFromMSIRange>
 8002076:	4603      	mov	r3, r0
 8002078:	2b00      	cmp	r3, #0
 800207a:	d001      	beq.n	8002080 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 800207c:	2301      	movs	r3, #1
 800207e:	e343      	b.n	8002708 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002080:	f000 fc4a 	bl	8002918 <HAL_RCC_GetSysClockFreq>
 8002084:	4602      	mov	r2, r0
 8002086:	4b52      	ldr	r3, [pc, #328]	@ (80021d0 <HAL_RCC_OscConfig+0x270>)
 8002088:	689b      	ldr	r3, [r3, #8]
 800208a:	091b      	lsrs	r3, r3, #4
 800208c:	f003 030f 	and.w	r3, r3, #15
 8002090:	4950      	ldr	r1, [pc, #320]	@ (80021d4 <HAL_RCC_OscConfig+0x274>)
 8002092:	5ccb      	ldrb	r3, [r1, r3]
 8002094:	f003 031f 	and.w	r3, r3, #31
 8002098:	fa22 f303 	lsr.w	r3, r2, r3
 800209c:	4a4e      	ldr	r2, [pc, #312]	@ (80021d8 <HAL_RCC_OscConfig+0x278>)
 800209e:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80020a0:	4b4e      	ldr	r3, [pc, #312]	@ (80021dc <HAL_RCC_OscConfig+0x27c>)
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	4618      	mov	r0, r3
 80020a6:	f7ff fbdf 	bl	8001868 <HAL_InitTick>
 80020aa:	4603      	mov	r3, r0
 80020ac:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80020ae:	7bfb      	ldrb	r3, [r7, #15]
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d052      	beq.n	800215a <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 80020b4:	7bfb      	ldrb	r3, [r7, #15]
 80020b6:	e327      	b.n	8002708 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	699b      	ldr	r3, [r3, #24]
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d032      	beq.n	8002126 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80020c0:	4b43      	ldr	r3, [pc, #268]	@ (80021d0 <HAL_RCC_OscConfig+0x270>)
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	4a42      	ldr	r2, [pc, #264]	@ (80021d0 <HAL_RCC_OscConfig+0x270>)
 80020c6:	f043 0301 	orr.w	r3, r3, #1
 80020ca:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80020cc:	f7ff fc1c 	bl	8001908 <HAL_GetTick>
 80020d0:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80020d2:	e008      	b.n	80020e6 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80020d4:	f7ff fc18 	bl	8001908 <HAL_GetTick>
 80020d8:	4602      	mov	r2, r0
 80020da:	693b      	ldr	r3, [r7, #16]
 80020dc:	1ad3      	subs	r3, r2, r3
 80020de:	2b02      	cmp	r3, #2
 80020e0:	d901      	bls.n	80020e6 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 80020e2:	2303      	movs	r3, #3
 80020e4:	e310      	b.n	8002708 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80020e6:	4b3a      	ldr	r3, [pc, #232]	@ (80021d0 <HAL_RCC_OscConfig+0x270>)
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	f003 0302 	and.w	r3, r3, #2
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d0f0      	beq.n	80020d4 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80020f2:	4b37      	ldr	r3, [pc, #220]	@ (80021d0 <HAL_RCC_OscConfig+0x270>)
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	4a36      	ldr	r2, [pc, #216]	@ (80021d0 <HAL_RCC_OscConfig+0x270>)
 80020f8:	f043 0308 	orr.w	r3, r3, #8
 80020fc:	6013      	str	r3, [r2, #0]
 80020fe:	4b34      	ldr	r3, [pc, #208]	@ (80021d0 <HAL_RCC_OscConfig+0x270>)
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	6a1b      	ldr	r3, [r3, #32]
 800210a:	4931      	ldr	r1, [pc, #196]	@ (80021d0 <HAL_RCC_OscConfig+0x270>)
 800210c:	4313      	orrs	r3, r2
 800210e:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002110:	4b2f      	ldr	r3, [pc, #188]	@ (80021d0 <HAL_RCC_OscConfig+0x270>)
 8002112:	685b      	ldr	r3, [r3, #4]
 8002114:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	69db      	ldr	r3, [r3, #28]
 800211c:	021b      	lsls	r3, r3, #8
 800211e:	492c      	ldr	r1, [pc, #176]	@ (80021d0 <HAL_RCC_OscConfig+0x270>)
 8002120:	4313      	orrs	r3, r2
 8002122:	604b      	str	r3, [r1, #4]
 8002124:	e01a      	b.n	800215c <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002126:	4b2a      	ldr	r3, [pc, #168]	@ (80021d0 <HAL_RCC_OscConfig+0x270>)
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	4a29      	ldr	r2, [pc, #164]	@ (80021d0 <HAL_RCC_OscConfig+0x270>)
 800212c:	f023 0301 	bic.w	r3, r3, #1
 8002130:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002132:	f7ff fbe9 	bl	8001908 <HAL_GetTick>
 8002136:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002138:	e008      	b.n	800214c <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800213a:	f7ff fbe5 	bl	8001908 <HAL_GetTick>
 800213e:	4602      	mov	r2, r0
 8002140:	693b      	ldr	r3, [r7, #16]
 8002142:	1ad3      	subs	r3, r2, r3
 8002144:	2b02      	cmp	r3, #2
 8002146:	d901      	bls.n	800214c <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8002148:	2303      	movs	r3, #3
 800214a:	e2dd      	b.n	8002708 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800214c:	4b20      	ldr	r3, [pc, #128]	@ (80021d0 <HAL_RCC_OscConfig+0x270>)
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	f003 0302 	and.w	r3, r3, #2
 8002154:	2b00      	cmp	r3, #0
 8002156:	d1f0      	bne.n	800213a <HAL_RCC_OscConfig+0x1da>
 8002158:	e000      	b.n	800215c <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800215a:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	f003 0301 	and.w	r3, r3, #1
 8002164:	2b00      	cmp	r3, #0
 8002166:	d074      	beq.n	8002252 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002168:	69bb      	ldr	r3, [r7, #24]
 800216a:	2b08      	cmp	r3, #8
 800216c:	d005      	beq.n	800217a <HAL_RCC_OscConfig+0x21a>
 800216e:	69bb      	ldr	r3, [r7, #24]
 8002170:	2b0c      	cmp	r3, #12
 8002172:	d10e      	bne.n	8002192 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002174:	697b      	ldr	r3, [r7, #20]
 8002176:	2b03      	cmp	r3, #3
 8002178:	d10b      	bne.n	8002192 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800217a:	4b15      	ldr	r3, [pc, #84]	@ (80021d0 <HAL_RCC_OscConfig+0x270>)
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002182:	2b00      	cmp	r3, #0
 8002184:	d064      	beq.n	8002250 <HAL_RCC_OscConfig+0x2f0>
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	685b      	ldr	r3, [r3, #4]
 800218a:	2b00      	cmp	r3, #0
 800218c:	d160      	bne.n	8002250 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800218e:	2301      	movs	r3, #1
 8002190:	e2ba      	b.n	8002708 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	685b      	ldr	r3, [r3, #4]
 8002196:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800219a:	d106      	bne.n	80021aa <HAL_RCC_OscConfig+0x24a>
 800219c:	4b0c      	ldr	r3, [pc, #48]	@ (80021d0 <HAL_RCC_OscConfig+0x270>)
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	4a0b      	ldr	r2, [pc, #44]	@ (80021d0 <HAL_RCC_OscConfig+0x270>)
 80021a2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80021a6:	6013      	str	r3, [r2, #0]
 80021a8:	e026      	b.n	80021f8 <HAL_RCC_OscConfig+0x298>
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	685b      	ldr	r3, [r3, #4]
 80021ae:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80021b2:	d115      	bne.n	80021e0 <HAL_RCC_OscConfig+0x280>
 80021b4:	4b06      	ldr	r3, [pc, #24]	@ (80021d0 <HAL_RCC_OscConfig+0x270>)
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	4a05      	ldr	r2, [pc, #20]	@ (80021d0 <HAL_RCC_OscConfig+0x270>)
 80021ba:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80021be:	6013      	str	r3, [r2, #0]
 80021c0:	4b03      	ldr	r3, [pc, #12]	@ (80021d0 <HAL_RCC_OscConfig+0x270>)
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	4a02      	ldr	r2, [pc, #8]	@ (80021d0 <HAL_RCC_OscConfig+0x270>)
 80021c6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80021ca:	6013      	str	r3, [r2, #0]
 80021cc:	e014      	b.n	80021f8 <HAL_RCC_OscConfig+0x298>
 80021ce:	bf00      	nop
 80021d0:	40021000 	.word	0x40021000
 80021d4:	08007a28 	.word	0x08007a28
 80021d8:	20000000 	.word	0x20000000
 80021dc:	20000004 	.word	0x20000004
 80021e0:	4ba0      	ldr	r3, [pc, #640]	@ (8002464 <HAL_RCC_OscConfig+0x504>)
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	4a9f      	ldr	r2, [pc, #636]	@ (8002464 <HAL_RCC_OscConfig+0x504>)
 80021e6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80021ea:	6013      	str	r3, [r2, #0]
 80021ec:	4b9d      	ldr	r3, [pc, #628]	@ (8002464 <HAL_RCC_OscConfig+0x504>)
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	4a9c      	ldr	r2, [pc, #624]	@ (8002464 <HAL_RCC_OscConfig+0x504>)
 80021f2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80021f6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	685b      	ldr	r3, [r3, #4]
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d013      	beq.n	8002228 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002200:	f7ff fb82 	bl	8001908 <HAL_GetTick>
 8002204:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002206:	e008      	b.n	800221a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002208:	f7ff fb7e 	bl	8001908 <HAL_GetTick>
 800220c:	4602      	mov	r2, r0
 800220e:	693b      	ldr	r3, [r7, #16]
 8002210:	1ad3      	subs	r3, r2, r3
 8002212:	2b64      	cmp	r3, #100	@ 0x64
 8002214:	d901      	bls.n	800221a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002216:	2303      	movs	r3, #3
 8002218:	e276      	b.n	8002708 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800221a:	4b92      	ldr	r3, [pc, #584]	@ (8002464 <HAL_RCC_OscConfig+0x504>)
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002222:	2b00      	cmp	r3, #0
 8002224:	d0f0      	beq.n	8002208 <HAL_RCC_OscConfig+0x2a8>
 8002226:	e014      	b.n	8002252 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002228:	f7ff fb6e 	bl	8001908 <HAL_GetTick>
 800222c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800222e:	e008      	b.n	8002242 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002230:	f7ff fb6a 	bl	8001908 <HAL_GetTick>
 8002234:	4602      	mov	r2, r0
 8002236:	693b      	ldr	r3, [r7, #16]
 8002238:	1ad3      	subs	r3, r2, r3
 800223a:	2b64      	cmp	r3, #100	@ 0x64
 800223c:	d901      	bls.n	8002242 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800223e:	2303      	movs	r3, #3
 8002240:	e262      	b.n	8002708 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002242:	4b88      	ldr	r3, [pc, #544]	@ (8002464 <HAL_RCC_OscConfig+0x504>)
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800224a:	2b00      	cmp	r3, #0
 800224c:	d1f0      	bne.n	8002230 <HAL_RCC_OscConfig+0x2d0>
 800224e:	e000      	b.n	8002252 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002250:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	f003 0302 	and.w	r3, r3, #2
 800225a:	2b00      	cmp	r3, #0
 800225c:	d060      	beq.n	8002320 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800225e:	69bb      	ldr	r3, [r7, #24]
 8002260:	2b04      	cmp	r3, #4
 8002262:	d005      	beq.n	8002270 <HAL_RCC_OscConfig+0x310>
 8002264:	69bb      	ldr	r3, [r7, #24]
 8002266:	2b0c      	cmp	r3, #12
 8002268:	d119      	bne.n	800229e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800226a:	697b      	ldr	r3, [r7, #20]
 800226c:	2b02      	cmp	r3, #2
 800226e:	d116      	bne.n	800229e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002270:	4b7c      	ldr	r3, [pc, #496]	@ (8002464 <HAL_RCC_OscConfig+0x504>)
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002278:	2b00      	cmp	r3, #0
 800227a:	d005      	beq.n	8002288 <HAL_RCC_OscConfig+0x328>
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	68db      	ldr	r3, [r3, #12]
 8002280:	2b00      	cmp	r3, #0
 8002282:	d101      	bne.n	8002288 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002284:	2301      	movs	r3, #1
 8002286:	e23f      	b.n	8002708 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002288:	4b76      	ldr	r3, [pc, #472]	@ (8002464 <HAL_RCC_OscConfig+0x504>)
 800228a:	685b      	ldr	r3, [r3, #4]
 800228c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	691b      	ldr	r3, [r3, #16]
 8002294:	061b      	lsls	r3, r3, #24
 8002296:	4973      	ldr	r1, [pc, #460]	@ (8002464 <HAL_RCC_OscConfig+0x504>)
 8002298:	4313      	orrs	r3, r2
 800229a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800229c:	e040      	b.n	8002320 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	68db      	ldr	r3, [r3, #12]
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d023      	beq.n	80022ee <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80022a6:	4b6f      	ldr	r3, [pc, #444]	@ (8002464 <HAL_RCC_OscConfig+0x504>)
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	4a6e      	ldr	r2, [pc, #440]	@ (8002464 <HAL_RCC_OscConfig+0x504>)
 80022ac:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80022b0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022b2:	f7ff fb29 	bl	8001908 <HAL_GetTick>
 80022b6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80022b8:	e008      	b.n	80022cc <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80022ba:	f7ff fb25 	bl	8001908 <HAL_GetTick>
 80022be:	4602      	mov	r2, r0
 80022c0:	693b      	ldr	r3, [r7, #16]
 80022c2:	1ad3      	subs	r3, r2, r3
 80022c4:	2b02      	cmp	r3, #2
 80022c6:	d901      	bls.n	80022cc <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80022c8:	2303      	movs	r3, #3
 80022ca:	e21d      	b.n	8002708 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80022cc:	4b65      	ldr	r3, [pc, #404]	@ (8002464 <HAL_RCC_OscConfig+0x504>)
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d0f0      	beq.n	80022ba <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80022d8:	4b62      	ldr	r3, [pc, #392]	@ (8002464 <HAL_RCC_OscConfig+0x504>)
 80022da:	685b      	ldr	r3, [r3, #4]
 80022dc:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	691b      	ldr	r3, [r3, #16]
 80022e4:	061b      	lsls	r3, r3, #24
 80022e6:	495f      	ldr	r1, [pc, #380]	@ (8002464 <HAL_RCC_OscConfig+0x504>)
 80022e8:	4313      	orrs	r3, r2
 80022ea:	604b      	str	r3, [r1, #4]
 80022ec:	e018      	b.n	8002320 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80022ee:	4b5d      	ldr	r3, [pc, #372]	@ (8002464 <HAL_RCC_OscConfig+0x504>)
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	4a5c      	ldr	r2, [pc, #368]	@ (8002464 <HAL_RCC_OscConfig+0x504>)
 80022f4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80022f8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022fa:	f7ff fb05 	bl	8001908 <HAL_GetTick>
 80022fe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002300:	e008      	b.n	8002314 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002302:	f7ff fb01 	bl	8001908 <HAL_GetTick>
 8002306:	4602      	mov	r2, r0
 8002308:	693b      	ldr	r3, [r7, #16]
 800230a:	1ad3      	subs	r3, r2, r3
 800230c:	2b02      	cmp	r3, #2
 800230e:	d901      	bls.n	8002314 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002310:	2303      	movs	r3, #3
 8002312:	e1f9      	b.n	8002708 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002314:	4b53      	ldr	r3, [pc, #332]	@ (8002464 <HAL_RCC_OscConfig+0x504>)
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800231c:	2b00      	cmp	r3, #0
 800231e:	d1f0      	bne.n	8002302 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	f003 0308 	and.w	r3, r3, #8
 8002328:	2b00      	cmp	r3, #0
 800232a:	d03c      	beq.n	80023a6 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	695b      	ldr	r3, [r3, #20]
 8002330:	2b00      	cmp	r3, #0
 8002332:	d01c      	beq.n	800236e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002334:	4b4b      	ldr	r3, [pc, #300]	@ (8002464 <HAL_RCC_OscConfig+0x504>)
 8002336:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800233a:	4a4a      	ldr	r2, [pc, #296]	@ (8002464 <HAL_RCC_OscConfig+0x504>)
 800233c:	f043 0301 	orr.w	r3, r3, #1
 8002340:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002344:	f7ff fae0 	bl	8001908 <HAL_GetTick>
 8002348:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800234a:	e008      	b.n	800235e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800234c:	f7ff fadc 	bl	8001908 <HAL_GetTick>
 8002350:	4602      	mov	r2, r0
 8002352:	693b      	ldr	r3, [r7, #16]
 8002354:	1ad3      	subs	r3, r2, r3
 8002356:	2b02      	cmp	r3, #2
 8002358:	d901      	bls.n	800235e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800235a:	2303      	movs	r3, #3
 800235c:	e1d4      	b.n	8002708 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800235e:	4b41      	ldr	r3, [pc, #260]	@ (8002464 <HAL_RCC_OscConfig+0x504>)
 8002360:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002364:	f003 0302 	and.w	r3, r3, #2
 8002368:	2b00      	cmp	r3, #0
 800236a:	d0ef      	beq.n	800234c <HAL_RCC_OscConfig+0x3ec>
 800236c:	e01b      	b.n	80023a6 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800236e:	4b3d      	ldr	r3, [pc, #244]	@ (8002464 <HAL_RCC_OscConfig+0x504>)
 8002370:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002374:	4a3b      	ldr	r2, [pc, #236]	@ (8002464 <HAL_RCC_OscConfig+0x504>)
 8002376:	f023 0301 	bic.w	r3, r3, #1
 800237a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800237e:	f7ff fac3 	bl	8001908 <HAL_GetTick>
 8002382:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002384:	e008      	b.n	8002398 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002386:	f7ff fabf 	bl	8001908 <HAL_GetTick>
 800238a:	4602      	mov	r2, r0
 800238c:	693b      	ldr	r3, [r7, #16]
 800238e:	1ad3      	subs	r3, r2, r3
 8002390:	2b02      	cmp	r3, #2
 8002392:	d901      	bls.n	8002398 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002394:	2303      	movs	r3, #3
 8002396:	e1b7      	b.n	8002708 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002398:	4b32      	ldr	r3, [pc, #200]	@ (8002464 <HAL_RCC_OscConfig+0x504>)
 800239a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800239e:	f003 0302 	and.w	r3, r3, #2
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d1ef      	bne.n	8002386 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	f003 0304 	and.w	r3, r3, #4
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	f000 80a6 	beq.w	8002500 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80023b4:	2300      	movs	r3, #0
 80023b6:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80023b8:	4b2a      	ldr	r3, [pc, #168]	@ (8002464 <HAL_RCC_OscConfig+0x504>)
 80023ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80023bc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d10d      	bne.n	80023e0 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80023c4:	4b27      	ldr	r3, [pc, #156]	@ (8002464 <HAL_RCC_OscConfig+0x504>)
 80023c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80023c8:	4a26      	ldr	r2, [pc, #152]	@ (8002464 <HAL_RCC_OscConfig+0x504>)
 80023ca:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80023ce:	6593      	str	r3, [r2, #88]	@ 0x58
 80023d0:	4b24      	ldr	r3, [pc, #144]	@ (8002464 <HAL_RCC_OscConfig+0x504>)
 80023d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80023d4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80023d8:	60bb      	str	r3, [r7, #8]
 80023da:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80023dc:	2301      	movs	r3, #1
 80023de:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80023e0:	4b21      	ldr	r3, [pc, #132]	@ (8002468 <HAL_RCC_OscConfig+0x508>)
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d118      	bne.n	800241e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80023ec:	4b1e      	ldr	r3, [pc, #120]	@ (8002468 <HAL_RCC_OscConfig+0x508>)
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	4a1d      	ldr	r2, [pc, #116]	@ (8002468 <HAL_RCC_OscConfig+0x508>)
 80023f2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80023f6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80023f8:	f7ff fa86 	bl	8001908 <HAL_GetTick>
 80023fc:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80023fe:	e008      	b.n	8002412 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002400:	f7ff fa82 	bl	8001908 <HAL_GetTick>
 8002404:	4602      	mov	r2, r0
 8002406:	693b      	ldr	r3, [r7, #16]
 8002408:	1ad3      	subs	r3, r2, r3
 800240a:	2b02      	cmp	r3, #2
 800240c:	d901      	bls.n	8002412 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800240e:	2303      	movs	r3, #3
 8002410:	e17a      	b.n	8002708 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002412:	4b15      	ldr	r3, [pc, #84]	@ (8002468 <HAL_RCC_OscConfig+0x508>)
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800241a:	2b00      	cmp	r3, #0
 800241c:	d0f0      	beq.n	8002400 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	689b      	ldr	r3, [r3, #8]
 8002422:	2b01      	cmp	r3, #1
 8002424:	d108      	bne.n	8002438 <HAL_RCC_OscConfig+0x4d8>
 8002426:	4b0f      	ldr	r3, [pc, #60]	@ (8002464 <HAL_RCC_OscConfig+0x504>)
 8002428:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800242c:	4a0d      	ldr	r2, [pc, #52]	@ (8002464 <HAL_RCC_OscConfig+0x504>)
 800242e:	f043 0301 	orr.w	r3, r3, #1
 8002432:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002436:	e029      	b.n	800248c <HAL_RCC_OscConfig+0x52c>
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	689b      	ldr	r3, [r3, #8]
 800243c:	2b05      	cmp	r3, #5
 800243e:	d115      	bne.n	800246c <HAL_RCC_OscConfig+0x50c>
 8002440:	4b08      	ldr	r3, [pc, #32]	@ (8002464 <HAL_RCC_OscConfig+0x504>)
 8002442:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002446:	4a07      	ldr	r2, [pc, #28]	@ (8002464 <HAL_RCC_OscConfig+0x504>)
 8002448:	f043 0304 	orr.w	r3, r3, #4
 800244c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002450:	4b04      	ldr	r3, [pc, #16]	@ (8002464 <HAL_RCC_OscConfig+0x504>)
 8002452:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002456:	4a03      	ldr	r2, [pc, #12]	@ (8002464 <HAL_RCC_OscConfig+0x504>)
 8002458:	f043 0301 	orr.w	r3, r3, #1
 800245c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002460:	e014      	b.n	800248c <HAL_RCC_OscConfig+0x52c>
 8002462:	bf00      	nop
 8002464:	40021000 	.word	0x40021000
 8002468:	40007000 	.word	0x40007000
 800246c:	4b9c      	ldr	r3, [pc, #624]	@ (80026e0 <HAL_RCC_OscConfig+0x780>)
 800246e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002472:	4a9b      	ldr	r2, [pc, #620]	@ (80026e0 <HAL_RCC_OscConfig+0x780>)
 8002474:	f023 0301 	bic.w	r3, r3, #1
 8002478:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800247c:	4b98      	ldr	r3, [pc, #608]	@ (80026e0 <HAL_RCC_OscConfig+0x780>)
 800247e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002482:	4a97      	ldr	r2, [pc, #604]	@ (80026e0 <HAL_RCC_OscConfig+0x780>)
 8002484:	f023 0304 	bic.w	r3, r3, #4
 8002488:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	689b      	ldr	r3, [r3, #8]
 8002490:	2b00      	cmp	r3, #0
 8002492:	d016      	beq.n	80024c2 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002494:	f7ff fa38 	bl	8001908 <HAL_GetTick>
 8002498:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800249a:	e00a      	b.n	80024b2 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800249c:	f7ff fa34 	bl	8001908 <HAL_GetTick>
 80024a0:	4602      	mov	r2, r0
 80024a2:	693b      	ldr	r3, [r7, #16]
 80024a4:	1ad3      	subs	r3, r2, r3
 80024a6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80024aa:	4293      	cmp	r3, r2
 80024ac:	d901      	bls.n	80024b2 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80024ae:	2303      	movs	r3, #3
 80024b0:	e12a      	b.n	8002708 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80024b2:	4b8b      	ldr	r3, [pc, #556]	@ (80026e0 <HAL_RCC_OscConfig+0x780>)
 80024b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80024b8:	f003 0302 	and.w	r3, r3, #2
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d0ed      	beq.n	800249c <HAL_RCC_OscConfig+0x53c>
 80024c0:	e015      	b.n	80024ee <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80024c2:	f7ff fa21 	bl	8001908 <HAL_GetTick>
 80024c6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80024c8:	e00a      	b.n	80024e0 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80024ca:	f7ff fa1d 	bl	8001908 <HAL_GetTick>
 80024ce:	4602      	mov	r2, r0
 80024d0:	693b      	ldr	r3, [r7, #16]
 80024d2:	1ad3      	subs	r3, r2, r3
 80024d4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80024d8:	4293      	cmp	r3, r2
 80024da:	d901      	bls.n	80024e0 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80024dc:	2303      	movs	r3, #3
 80024de:	e113      	b.n	8002708 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80024e0:	4b7f      	ldr	r3, [pc, #508]	@ (80026e0 <HAL_RCC_OscConfig+0x780>)
 80024e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80024e6:	f003 0302 	and.w	r3, r3, #2
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d1ed      	bne.n	80024ca <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80024ee:	7ffb      	ldrb	r3, [r7, #31]
 80024f0:	2b01      	cmp	r3, #1
 80024f2:	d105      	bne.n	8002500 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80024f4:	4b7a      	ldr	r3, [pc, #488]	@ (80026e0 <HAL_RCC_OscConfig+0x780>)
 80024f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80024f8:	4a79      	ldr	r2, [pc, #484]	@ (80026e0 <HAL_RCC_OscConfig+0x780>)
 80024fa:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80024fe:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002504:	2b00      	cmp	r3, #0
 8002506:	f000 80fe 	beq.w	8002706 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800250e:	2b02      	cmp	r3, #2
 8002510:	f040 80d0 	bne.w	80026b4 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002514:	4b72      	ldr	r3, [pc, #456]	@ (80026e0 <HAL_RCC_OscConfig+0x780>)
 8002516:	68db      	ldr	r3, [r3, #12]
 8002518:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800251a:	697b      	ldr	r3, [r7, #20]
 800251c:	f003 0203 	and.w	r2, r3, #3
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002524:	429a      	cmp	r2, r3
 8002526:	d130      	bne.n	800258a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002528:	697b      	ldr	r3, [r7, #20]
 800252a:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002532:	3b01      	subs	r3, #1
 8002534:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002536:	429a      	cmp	r2, r3
 8002538:	d127      	bne.n	800258a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800253a:	697b      	ldr	r3, [r7, #20]
 800253c:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002544:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002546:	429a      	cmp	r2, r3
 8002548:	d11f      	bne.n	800258a <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800254a:	697b      	ldr	r3, [r7, #20]
 800254c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002550:	687a      	ldr	r2, [r7, #4]
 8002552:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002554:	2a07      	cmp	r2, #7
 8002556:	bf14      	ite	ne
 8002558:	2201      	movne	r2, #1
 800255a:	2200      	moveq	r2, #0
 800255c:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800255e:	4293      	cmp	r3, r2
 8002560:	d113      	bne.n	800258a <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002562:	697b      	ldr	r3, [r7, #20]
 8002564:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800256c:	085b      	lsrs	r3, r3, #1
 800256e:	3b01      	subs	r3, #1
 8002570:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002572:	429a      	cmp	r2, r3
 8002574:	d109      	bne.n	800258a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002576:	697b      	ldr	r3, [r7, #20]
 8002578:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002580:	085b      	lsrs	r3, r3, #1
 8002582:	3b01      	subs	r3, #1
 8002584:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002586:	429a      	cmp	r2, r3
 8002588:	d06e      	beq.n	8002668 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800258a:	69bb      	ldr	r3, [r7, #24]
 800258c:	2b0c      	cmp	r3, #12
 800258e:	d069      	beq.n	8002664 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002590:	4b53      	ldr	r3, [pc, #332]	@ (80026e0 <HAL_RCC_OscConfig+0x780>)
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002598:	2b00      	cmp	r3, #0
 800259a:	d105      	bne.n	80025a8 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 800259c:	4b50      	ldr	r3, [pc, #320]	@ (80026e0 <HAL_RCC_OscConfig+0x780>)
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d001      	beq.n	80025ac <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 80025a8:	2301      	movs	r3, #1
 80025aa:	e0ad      	b.n	8002708 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80025ac:	4b4c      	ldr	r3, [pc, #304]	@ (80026e0 <HAL_RCC_OscConfig+0x780>)
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	4a4b      	ldr	r2, [pc, #300]	@ (80026e0 <HAL_RCC_OscConfig+0x780>)
 80025b2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80025b6:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80025b8:	f7ff f9a6 	bl	8001908 <HAL_GetTick>
 80025bc:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80025be:	e008      	b.n	80025d2 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80025c0:	f7ff f9a2 	bl	8001908 <HAL_GetTick>
 80025c4:	4602      	mov	r2, r0
 80025c6:	693b      	ldr	r3, [r7, #16]
 80025c8:	1ad3      	subs	r3, r2, r3
 80025ca:	2b02      	cmp	r3, #2
 80025cc:	d901      	bls.n	80025d2 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 80025ce:	2303      	movs	r3, #3
 80025d0:	e09a      	b.n	8002708 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80025d2:	4b43      	ldr	r3, [pc, #268]	@ (80026e0 <HAL_RCC_OscConfig+0x780>)
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d1f0      	bne.n	80025c0 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80025de:	4b40      	ldr	r3, [pc, #256]	@ (80026e0 <HAL_RCC_OscConfig+0x780>)
 80025e0:	68da      	ldr	r2, [r3, #12]
 80025e2:	4b40      	ldr	r3, [pc, #256]	@ (80026e4 <HAL_RCC_OscConfig+0x784>)
 80025e4:	4013      	ands	r3, r2
 80025e6:	687a      	ldr	r2, [r7, #4]
 80025e8:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 80025ea:	687a      	ldr	r2, [r7, #4]
 80025ec:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80025ee:	3a01      	subs	r2, #1
 80025f0:	0112      	lsls	r2, r2, #4
 80025f2:	4311      	orrs	r1, r2
 80025f4:	687a      	ldr	r2, [r7, #4]
 80025f6:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80025f8:	0212      	lsls	r2, r2, #8
 80025fa:	4311      	orrs	r1, r2
 80025fc:	687a      	ldr	r2, [r7, #4]
 80025fe:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002600:	0852      	lsrs	r2, r2, #1
 8002602:	3a01      	subs	r2, #1
 8002604:	0552      	lsls	r2, r2, #21
 8002606:	4311      	orrs	r1, r2
 8002608:	687a      	ldr	r2, [r7, #4]
 800260a:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800260c:	0852      	lsrs	r2, r2, #1
 800260e:	3a01      	subs	r2, #1
 8002610:	0652      	lsls	r2, r2, #25
 8002612:	4311      	orrs	r1, r2
 8002614:	687a      	ldr	r2, [r7, #4]
 8002616:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002618:	0912      	lsrs	r2, r2, #4
 800261a:	0452      	lsls	r2, r2, #17
 800261c:	430a      	orrs	r2, r1
 800261e:	4930      	ldr	r1, [pc, #192]	@ (80026e0 <HAL_RCC_OscConfig+0x780>)
 8002620:	4313      	orrs	r3, r2
 8002622:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002624:	4b2e      	ldr	r3, [pc, #184]	@ (80026e0 <HAL_RCC_OscConfig+0x780>)
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	4a2d      	ldr	r2, [pc, #180]	@ (80026e0 <HAL_RCC_OscConfig+0x780>)
 800262a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800262e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002630:	4b2b      	ldr	r3, [pc, #172]	@ (80026e0 <HAL_RCC_OscConfig+0x780>)
 8002632:	68db      	ldr	r3, [r3, #12]
 8002634:	4a2a      	ldr	r2, [pc, #168]	@ (80026e0 <HAL_RCC_OscConfig+0x780>)
 8002636:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800263a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800263c:	f7ff f964 	bl	8001908 <HAL_GetTick>
 8002640:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002642:	e008      	b.n	8002656 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002644:	f7ff f960 	bl	8001908 <HAL_GetTick>
 8002648:	4602      	mov	r2, r0
 800264a:	693b      	ldr	r3, [r7, #16]
 800264c:	1ad3      	subs	r3, r2, r3
 800264e:	2b02      	cmp	r3, #2
 8002650:	d901      	bls.n	8002656 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8002652:	2303      	movs	r3, #3
 8002654:	e058      	b.n	8002708 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002656:	4b22      	ldr	r3, [pc, #136]	@ (80026e0 <HAL_RCC_OscConfig+0x780>)
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800265e:	2b00      	cmp	r3, #0
 8002660:	d0f0      	beq.n	8002644 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002662:	e050      	b.n	8002706 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002664:	2301      	movs	r3, #1
 8002666:	e04f      	b.n	8002708 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002668:	4b1d      	ldr	r3, [pc, #116]	@ (80026e0 <HAL_RCC_OscConfig+0x780>)
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002670:	2b00      	cmp	r3, #0
 8002672:	d148      	bne.n	8002706 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002674:	4b1a      	ldr	r3, [pc, #104]	@ (80026e0 <HAL_RCC_OscConfig+0x780>)
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	4a19      	ldr	r2, [pc, #100]	@ (80026e0 <HAL_RCC_OscConfig+0x780>)
 800267a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800267e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002680:	4b17      	ldr	r3, [pc, #92]	@ (80026e0 <HAL_RCC_OscConfig+0x780>)
 8002682:	68db      	ldr	r3, [r3, #12]
 8002684:	4a16      	ldr	r2, [pc, #88]	@ (80026e0 <HAL_RCC_OscConfig+0x780>)
 8002686:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800268a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800268c:	f7ff f93c 	bl	8001908 <HAL_GetTick>
 8002690:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002692:	e008      	b.n	80026a6 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002694:	f7ff f938 	bl	8001908 <HAL_GetTick>
 8002698:	4602      	mov	r2, r0
 800269a:	693b      	ldr	r3, [r7, #16]
 800269c:	1ad3      	subs	r3, r2, r3
 800269e:	2b02      	cmp	r3, #2
 80026a0:	d901      	bls.n	80026a6 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 80026a2:	2303      	movs	r3, #3
 80026a4:	e030      	b.n	8002708 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80026a6:	4b0e      	ldr	r3, [pc, #56]	@ (80026e0 <HAL_RCC_OscConfig+0x780>)
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d0f0      	beq.n	8002694 <HAL_RCC_OscConfig+0x734>
 80026b2:	e028      	b.n	8002706 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80026b4:	69bb      	ldr	r3, [r7, #24]
 80026b6:	2b0c      	cmp	r3, #12
 80026b8:	d023      	beq.n	8002702 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80026ba:	4b09      	ldr	r3, [pc, #36]	@ (80026e0 <HAL_RCC_OscConfig+0x780>)
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	4a08      	ldr	r2, [pc, #32]	@ (80026e0 <HAL_RCC_OscConfig+0x780>)
 80026c0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80026c4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026c6:	f7ff f91f 	bl	8001908 <HAL_GetTick>
 80026ca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80026cc:	e00c      	b.n	80026e8 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80026ce:	f7ff f91b 	bl	8001908 <HAL_GetTick>
 80026d2:	4602      	mov	r2, r0
 80026d4:	693b      	ldr	r3, [r7, #16]
 80026d6:	1ad3      	subs	r3, r2, r3
 80026d8:	2b02      	cmp	r3, #2
 80026da:	d905      	bls.n	80026e8 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 80026dc:	2303      	movs	r3, #3
 80026de:	e013      	b.n	8002708 <HAL_RCC_OscConfig+0x7a8>
 80026e0:	40021000 	.word	0x40021000
 80026e4:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80026e8:	4b09      	ldr	r3, [pc, #36]	@ (8002710 <HAL_RCC_OscConfig+0x7b0>)
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d1ec      	bne.n	80026ce <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80026f4:	4b06      	ldr	r3, [pc, #24]	@ (8002710 <HAL_RCC_OscConfig+0x7b0>)
 80026f6:	68da      	ldr	r2, [r3, #12]
 80026f8:	4905      	ldr	r1, [pc, #20]	@ (8002710 <HAL_RCC_OscConfig+0x7b0>)
 80026fa:	4b06      	ldr	r3, [pc, #24]	@ (8002714 <HAL_RCC_OscConfig+0x7b4>)
 80026fc:	4013      	ands	r3, r2
 80026fe:	60cb      	str	r3, [r1, #12]
 8002700:	e001      	b.n	8002706 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002702:	2301      	movs	r3, #1
 8002704:	e000      	b.n	8002708 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8002706:	2300      	movs	r3, #0
}
 8002708:	4618      	mov	r0, r3
 800270a:	3720      	adds	r7, #32
 800270c:	46bd      	mov	sp, r7
 800270e:	bd80      	pop	{r7, pc}
 8002710:	40021000 	.word	0x40021000
 8002714:	feeefffc 	.word	0xfeeefffc

08002718 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002718:	b580      	push	{r7, lr}
 800271a:	b084      	sub	sp, #16
 800271c:	af00      	add	r7, sp, #0
 800271e:	6078      	str	r0, [r7, #4]
 8002720:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	2b00      	cmp	r3, #0
 8002726:	d101      	bne.n	800272c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002728:	2301      	movs	r3, #1
 800272a:	e0e7      	b.n	80028fc <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800272c:	4b75      	ldr	r3, [pc, #468]	@ (8002904 <HAL_RCC_ClockConfig+0x1ec>)
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	f003 0307 	and.w	r3, r3, #7
 8002734:	683a      	ldr	r2, [r7, #0]
 8002736:	429a      	cmp	r2, r3
 8002738:	d910      	bls.n	800275c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800273a:	4b72      	ldr	r3, [pc, #456]	@ (8002904 <HAL_RCC_ClockConfig+0x1ec>)
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	f023 0207 	bic.w	r2, r3, #7
 8002742:	4970      	ldr	r1, [pc, #448]	@ (8002904 <HAL_RCC_ClockConfig+0x1ec>)
 8002744:	683b      	ldr	r3, [r7, #0]
 8002746:	4313      	orrs	r3, r2
 8002748:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800274a:	4b6e      	ldr	r3, [pc, #440]	@ (8002904 <HAL_RCC_ClockConfig+0x1ec>)
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	f003 0307 	and.w	r3, r3, #7
 8002752:	683a      	ldr	r2, [r7, #0]
 8002754:	429a      	cmp	r2, r3
 8002756:	d001      	beq.n	800275c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002758:	2301      	movs	r3, #1
 800275a:	e0cf      	b.n	80028fc <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	f003 0302 	and.w	r3, r3, #2
 8002764:	2b00      	cmp	r3, #0
 8002766:	d010      	beq.n	800278a <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	689a      	ldr	r2, [r3, #8]
 800276c:	4b66      	ldr	r3, [pc, #408]	@ (8002908 <HAL_RCC_ClockConfig+0x1f0>)
 800276e:	689b      	ldr	r3, [r3, #8]
 8002770:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002774:	429a      	cmp	r2, r3
 8002776:	d908      	bls.n	800278a <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002778:	4b63      	ldr	r3, [pc, #396]	@ (8002908 <HAL_RCC_ClockConfig+0x1f0>)
 800277a:	689b      	ldr	r3, [r3, #8]
 800277c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	689b      	ldr	r3, [r3, #8]
 8002784:	4960      	ldr	r1, [pc, #384]	@ (8002908 <HAL_RCC_ClockConfig+0x1f0>)
 8002786:	4313      	orrs	r3, r2
 8002788:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	f003 0301 	and.w	r3, r3, #1
 8002792:	2b00      	cmp	r3, #0
 8002794:	d04c      	beq.n	8002830 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	685b      	ldr	r3, [r3, #4]
 800279a:	2b03      	cmp	r3, #3
 800279c:	d107      	bne.n	80027ae <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800279e:	4b5a      	ldr	r3, [pc, #360]	@ (8002908 <HAL_RCC_ClockConfig+0x1f0>)
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d121      	bne.n	80027ee <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80027aa:	2301      	movs	r3, #1
 80027ac:	e0a6      	b.n	80028fc <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	685b      	ldr	r3, [r3, #4]
 80027b2:	2b02      	cmp	r3, #2
 80027b4:	d107      	bne.n	80027c6 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80027b6:	4b54      	ldr	r3, [pc, #336]	@ (8002908 <HAL_RCC_ClockConfig+0x1f0>)
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d115      	bne.n	80027ee <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80027c2:	2301      	movs	r3, #1
 80027c4:	e09a      	b.n	80028fc <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	685b      	ldr	r3, [r3, #4]
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d107      	bne.n	80027de <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80027ce:	4b4e      	ldr	r3, [pc, #312]	@ (8002908 <HAL_RCC_ClockConfig+0x1f0>)
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	f003 0302 	and.w	r3, r3, #2
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d109      	bne.n	80027ee <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80027da:	2301      	movs	r3, #1
 80027dc:	e08e      	b.n	80028fc <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80027de:	4b4a      	ldr	r3, [pc, #296]	@ (8002908 <HAL_RCC_ClockConfig+0x1f0>)
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d101      	bne.n	80027ee <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80027ea:	2301      	movs	r3, #1
 80027ec:	e086      	b.n	80028fc <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80027ee:	4b46      	ldr	r3, [pc, #280]	@ (8002908 <HAL_RCC_ClockConfig+0x1f0>)
 80027f0:	689b      	ldr	r3, [r3, #8]
 80027f2:	f023 0203 	bic.w	r2, r3, #3
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	685b      	ldr	r3, [r3, #4]
 80027fa:	4943      	ldr	r1, [pc, #268]	@ (8002908 <HAL_RCC_ClockConfig+0x1f0>)
 80027fc:	4313      	orrs	r3, r2
 80027fe:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002800:	f7ff f882 	bl	8001908 <HAL_GetTick>
 8002804:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002806:	e00a      	b.n	800281e <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002808:	f7ff f87e 	bl	8001908 <HAL_GetTick>
 800280c:	4602      	mov	r2, r0
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	1ad3      	subs	r3, r2, r3
 8002812:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002816:	4293      	cmp	r3, r2
 8002818:	d901      	bls.n	800281e <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800281a:	2303      	movs	r3, #3
 800281c:	e06e      	b.n	80028fc <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800281e:	4b3a      	ldr	r3, [pc, #232]	@ (8002908 <HAL_RCC_ClockConfig+0x1f0>)
 8002820:	689b      	ldr	r3, [r3, #8]
 8002822:	f003 020c 	and.w	r2, r3, #12
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	685b      	ldr	r3, [r3, #4]
 800282a:	009b      	lsls	r3, r3, #2
 800282c:	429a      	cmp	r2, r3
 800282e:	d1eb      	bne.n	8002808 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	f003 0302 	and.w	r3, r3, #2
 8002838:	2b00      	cmp	r3, #0
 800283a:	d010      	beq.n	800285e <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	689a      	ldr	r2, [r3, #8]
 8002840:	4b31      	ldr	r3, [pc, #196]	@ (8002908 <HAL_RCC_ClockConfig+0x1f0>)
 8002842:	689b      	ldr	r3, [r3, #8]
 8002844:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002848:	429a      	cmp	r2, r3
 800284a:	d208      	bcs.n	800285e <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800284c:	4b2e      	ldr	r3, [pc, #184]	@ (8002908 <HAL_RCC_ClockConfig+0x1f0>)
 800284e:	689b      	ldr	r3, [r3, #8]
 8002850:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	689b      	ldr	r3, [r3, #8]
 8002858:	492b      	ldr	r1, [pc, #172]	@ (8002908 <HAL_RCC_ClockConfig+0x1f0>)
 800285a:	4313      	orrs	r3, r2
 800285c:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800285e:	4b29      	ldr	r3, [pc, #164]	@ (8002904 <HAL_RCC_ClockConfig+0x1ec>)
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	f003 0307 	and.w	r3, r3, #7
 8002866:	683a      	ldr	r2, [r7, #0]
 8002868:	429a      	cmp	r2, r3
 800286a:	d210      	bcs.n	800288e <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800286c:	4b25      	ldr	r3, [pc, #148]	@ (8002904 <HAL_RCC_ClockConfig+0x1ec>)
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	f023 0207 	bic.w	r2, r3, #7
 8002874:	4923      	ldr	r1, [pc, #140]	@ (8002904 <HAL_RCC_ClockConfig+0x1ec>)
 8002876:	683b      	ldr	r3, [r7, #0]
 8002878:	4313      	orrs	r3, r2
 800287a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800287c:	4b21      	ldr	r3, [pc, #132]	@ (8002904 <HAL_RCC_ClockConfig+0x1ec>)
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	f003 0307 	and.w	r3, r3, #7
 8002884:	683a      	ldr	r2, [r7, #0]
 8002886:	429a      	cmp	r2, r3
 8002888:	d001      	beq.n	800288e <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800288a:	2301      	movs	r3, #1
 800288c:	e036      	b.n	80028fc <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	f003 0304 	and.w	r3, r3, #4
 8002896:	2b00      	cmp	r3, #0
 8002898:	d008      	beq.n	80028ac <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800289a:	4b1b      	ldr	r3, [pc, #108]	@ (8002908 <HAL_RCC_ClockConfig+0x1f0>)
 800289c:	689b      	ldr	r3, [r3, #8]
 800289e:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	68db      	ldr	r3, [r3, #12]
 80028a6:	4918      	ldr	r1, [pc, #96]	@ (8002908 <HAL_RCC_ClockConfig+0x1f0>)
 80028a8:	4313      	orrs	r3, r2
 80028aa:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	f003 0308 	and.w	r3, r3, #8
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d009      	beq.n	80028cc <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80028b8:	4b13      	ldr	r3, [pc, #76]	@ (8002908 <HAL_RCC_ClockConfig+0x1f0>)
 80028ba:	689b      	ldr	r3, [r3, #8]
 80028bc:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	691b      	ldr	r3, [r3, #16]
 80028c4:	00db      	lsls	r3, r3, #3
 80028c6:	4910      	ldr	r1, [pc, #64]	@ (8002908 <HAL_RCC_ClockConfig+0x1f0>)
 80028c8:	4313      	orrs	r3, r2
 80028ca:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80028cc:	f000 f824 	bl	8002918 <HAL_RCC_GetSysClockFreq>
 80028d0:	4602      	mov	r2, r0
 80028d2:	4b0d      	ldr	r3, [pc, #52]	@ (8002908 <HAL_RCC_ClockConfig+0x1f0>)
 80028d4:	689b      	ldr	r3, [r3, #8]
 80028d6:	091b      	lsrs	r3, r3, #4
 80028d8:	f003 030f 	and.w	r3, r3, #15
 80028dc:	490b      	ldr	r1, [pc, #44]	@ (800290c <HAL_RCC_ClockConfig+0x1f4>)
 80028de:	5ccb      	ldrb	r3, [r1, r3]
 80028e0:	f003 031f 	and.w	r3, r3, #31
 80028e4:	fa22 f303 	lsr.w	r3, r2, r3
 80028e8:	4a09      	ldr	r2, [pc, #36]	@ (8002910 <HAL_RCC_ClockConfig+0x1f8>)
 80028ea:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80028ec:	4b09      	ldr	r3, [pc, #36]	@ (8002914 <HAL_RCC_ClockConfig+0x1fc>)
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	4618      	mov	r0, r3
 80028f2:	f7fe ffb9 	bl	8001868 <HAL_InitTick>
 80028f6:	4603      	mov	r3, r0
 80028f8:	72fb      	strb	r3, [r7, #11]

  return status;
 80028fa:	7afb      	ldrb	r3, [r7, #11]
}
 80028fc:	4618      	mov	r0, r3
 80028fe:	3710      	adds	r7, #16
 8002900:	46bd      	mov	sp, r7
 8002902:	bd80      	pop	{r7, pc}
 8002904:	40022000 	.word	0x40022000
 8002908:	40021000 	.word	0x40021000
 800290c:	08007a28 	.word	0x08007a28
 8002910:	20000000 	.word	0x20000000
 8002914:	20000004 	.word	0x20000004

08002918 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002918:	b480      	push	{r7}
 800291a:	b089      	sub	sp, #36	@ 0x24
 800291c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800291e:	2300      	movs	r3, #0
 8002920:	61fb      	str	r3, [r7, #28]
 8002922:	2300      	movs	r3, #0
 8002924:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002926:	4b3e      	ldr	r3, [pc, #248]	@ (8002a20 <HAL_RCC_GetSysClockFreq+0x108>)
 8002928:	689b      	ldr	r3, [r3, #8]
 800292a:	f003 030c 	and.w	r3, r3, #12
 800292e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002930:	4b3b      	ldr	r3, [pc, #236]	@ (8002a20 <HAL_RCC_GetSysClockFreq+0x108>)
 8002932:	68db      	ldr	r3, [r3, #12]
 8002934:	f003 0303 	and.w	r3, r3, #3
 8002938:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800293a:	693b      	ldr	r3, [r7, #16]
 800293c:	2b00      	cmp	r3, #0
 800293e:	d005      	beq.n	800294c <HAL_RCC_GetSysClockFreq+0x34>
 8002940:	693b      	ldr	r3, [r7, #16]
 8002942:	2b0c      	cmp	r3, #12
 8002944:	d121      	bne.n	800298a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	2b01      	cmp	r3, #1
 800294a:	d11e      	bne.n	800298a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800294c:	4b34      	ldr	r3, [pc, #208]	@ (8002a20 <HAL_RCC_GetSysClockFreq+0x108>)
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	f003 0308 	and.w	r3, r3, #8
 8002954:	2b00      	cmp	r3, #0
 8002956:	d107      	bne.n	8002968 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002958:	4b31      	ldr	r3, [pc, #196]	@ (8002a20 <HAL_RCC_GetSysClockFreq+0x108>)
 800295a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800295e:	0a1b      	lsrs	r3, r3, #8
 8002960:	f003 030f 	and.w	r3, r3, #15
 8002964:	61fb      	str	r3, [r7, #28]
 8002966:	e005      	b.n	8002974 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002968:	4b2d      	ldr	r3, [pc, #180]	@ (8002a20 <HAL_RCC_GetSysClockFreq+0x108>)
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	091b      	lsrs	r3, r3, #4
 800296e:	f003 030f 	and.w	r3, r3, #15
 8002972:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002974:	4a2b      	ldr	r2, [pc, #172]	@ (8002a24 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002976:	69fb      	ldr	r3, [r7, #28]
 8002978:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800297c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800297e:	693b      	ldr	r3, [r7, #16]
 8002980:	2b00      	cmp	r3, #0
 8002982:	d10d      	bne.n	80029a0 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002984:	69fb      	ldr	r3, [r7, #28]
 8002986:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002988:	e00a      	b.n	80029a0 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800298a:	693b      	ldr	r3, [r7, #16]
 800298c:	2b04      	cmp	r3, #4
 800298e:	d102      	bne.n	8002996 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002990:	4b25      	ldr	r3, [pc, #148]	@ (8002a28 <HAL_RCC_GetSysClockFreq+0x110>)
 8002992:	61bb      	str	r3, [r7, #24]
 8002994:	e004      	b.n	80029a0 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002996:	693b      	ldr	r3, [r7, #16]
 8002998:	2b08      	cmp	r3, #8
 800299a:	d101      	bne.n	80029a0 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800299c:	4b23      	ldr	r3, [pc, #140]	@ (8002a2c <HAL_RCC_GetSysClockFreq+0x114>)
 800299e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80029a0:	693b      	ldr	r3, [r7, #16]
 80029a2:	2b0c      	cmp	r3, #12
 80029a4:	d134      	bne.n	8002a10 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80029a6:	4b1e      	ldr	r3, [pc, #120]	@ (8002a20 <HAL_RCC_GetSysClockFreq+0x108>)
 80029a8:	68db      	ldr	r3, [r3, #12]
 80029aa:	f003 0303 	and.w	r3, r3, #3
 80029ae:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80029b0:	68bb      	ldr	r3, [r7, #8]
 80029b2:	2b02      	cmp	r3, #2
 80029b4:	d003      	beq.n	80029be <HAL_RCC_GetSysClockFreq+0xa6>
 80029b6:	68bb      	ldr	r3, [r7, #8]
 80029b8:	2b03      	cmp	r3, #3
 80029ba:	d003      	beq.n	80029c4 <HAL_RCC_GetSysClockFreq+0xac>
 80029bc:	e005      	b.n	80029ca <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80029be:	4b1a      	ldr	r3, [pc, #104]	@ (8002a28 <HAL_RCC_GetSysClockFreq+0x110>)
 80029c0:	617b      	str	r3, [r7, #20]
      break;
 80029c2:	e005      	b.n	80029d0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80029c4:	4b19      	ldr	r3, [pc, #100]	@ (8002a2c <HAL_RCC_GetSysClockFreq+0x114>)
 80029c6:	617b      	str	r3, [r7, #20]
      break;
 80029c8:	e002      	b.n	80029d0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80029ca:	69fb      	ldr	r3, [r7, #28]
 80029cc:	617b      	str	r3, [r7, #20]
      break;
 80029ce:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80029d0:	4b13      	ldr	r3, [pc, #76]	@ (8002a20 <HAL_RCC_GetSysClockFreq+0x108>)
 80029d2:	68db      	ldr	r3, [r3, #12]
 80029d4:	091b      	lsrs	r3, r3, #4
 80029d6:	f003 0307 	and.w	r3, r3, #7
 80029da:	3301      	adds	r3, #1
 80029dc:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80029de:	4b10      	ldr	r3, [pc, #64]	@ (8002a20 <HAL_RCC_GetSysClockFreq+0x108>)
 80029e0:	68db      	ldr	r3, [r3, #12]
 80029e2:	0a1b      	lsrs	r3, r3, #8
 80029e4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80029e8:	697a      	ldr	r2, [r7, #20]
 80029ea:	fb03 f202 	mul.w	r2, r3, r2
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80029f4:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80029f6:	4b0a      	ldr	r3, [pc, #40]	@ (8002a20 <HAL_RCC_GetSysClockFreq+0x108>)
 80029f8:	68db      	ldr	r3, [r3, #12]
 80029fa:	0e5b      	lsrs	r3, r3, #25
 80029fc:	f003 0303 	and.w	r3, r3, #3
 8002a00:	3301      	adds	r3, #1
 8002a02:	005b      	lsls	r3, r3, #1
 8002a04:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002a06:	697a      	ldr	r2, [r7, #20]
 8002a08:	683b      	ldr	r3, [r7, #0]
 8002a0a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a0e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002a10:	69bb      	ldr	r3, [r7, #24]
}
 8002a12:	4618      	mov	r0, r3
 8002a14:	3724      	adds	r7, #36	@ 0x24
 8002a16:	46bd      	mov	sp, r7
 8002a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a1c:	4770      	bx	lr
 8002a1e:	bf00      	nop
 8002a20:	40021000 	.word	0x40021000
 8002a24:	08007a40 	.word	0x08007a40
 8002a28:	00f42400 	.word	0x00f42400
 8002a2c:	007a1200 	.word	0x007a1200

08002a30 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002a30:	b480      	push	{r7}
 8002a32:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002a34:	4b03      	ldr	r3, [pc, #12]	@ (8002a44 <HAL_RCC_GetHCLKFreq+0x14>)
 8002a36:	681b      	ldr	r3, [r3, #0]
}
 8002a38:	4618      	mov	r0, r3
 8002a3a:	46bd      	mov	sp, r7
 8002a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a40:	4770      	bx	lr
 8002a42:	bf00      	nop
 8002a44:	20000000 	.word	0x20000000

08002a48 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002a48:	b580      	push	{r7, lr}
 8002a4a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002a4c:	f7ff fff0 	bl	8002a30 <HAL_RCC_GetHCLKFreq>
 8002a50:	4602      	mov	r2, r0
 8002a52:	4b06      	ldr	r3, [pc, #24]	@ (8002a6c <HAL_RCC_GetPCLK1Freq+0x24>)
 8002a54:	689b      	ldr	r3, [r3, #8]
 8002a56:	0a1b      	lsrs	r3, r3, #8
 8002a58:	f003 0307 	and.w	r3, r3, #7
 8002a5c:	4904      	ldr	r1, [pc, #16]	@ (8002a70 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002a5e:	5ccb      	ldrb	r3, [r1, r3]
 8002a60:	f003 031f 	and.w	r3, r3, #31
 8002a64:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002a68:	4618      	mov	r0, r3
 8002a6a:	bd80      	pop	{r7, pc}
 8002a6c:	40021000 	.word	0x40021000
 8002a70:	08007a38 	.word	0x08007a38

08002a74 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002a74:	b580      	push	{r7, lr}
 8002a76:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002a78:	f7ff ffda 	bl	8002a30 <HAL_RCC_GetHCLKFreq>
 8002a7c:	4602      	mov	r2, r0
 8002a7e:	4b06      	ldr	r3, [pc, #24]	@ (8002a98 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002a80:	689b      	ldr	r3, [r3, #8]
 8002a82:	0adb      	lsrs	r3, r3, #11
 8002a84:	f003 0307 	and.w	r3, r3, #7
 8002a88:	4904      	ldr	r1, [pc, #16]	@ (8002a9c <HAL_RCC_GetPCLK2Freq+0x28>)
 8002a8a:	5ccb      	ldrb	r3, [r1, r3]
 8002a8c:	f003 031f 	and.w	r3, r3, #31
 8002a90:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002a94:	4618      	mov	r0, r3
 8002a96:	bd80      	pop	{r7, pc}
 8002a98:	40021000 	.word	0x40021000
 8002a9c:	08007a38 	.word	0x08007a38

08002aa0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002aa0:	b580      	push	{r7, lr}
 8002aa2:	b086      	sub	sp, #24
 8002aa4:	af00      	add	r7, sp, #0
 8002aa6:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002aa8:	2300      	movs	r3, #0
 8002aaa:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002aac:	4b2a      	ldr	r3, [pc, #168]	@ (8002b58 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002aae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ab0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d003      	beq.n	8002ac0 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002ab8:	f7ff f9ee 	bl	8001e98 <HAL_PWREx_GetVoltageRange>
 8002abc:	6178      	str	r0, [r7, #20]
 8002abe:	e014      	b.n	8002aea <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002ac0:	4b25      	ldr	r3, [pc, #148]	@ (8002b58 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002ac2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ac4:	4a24      	ldr	r2, [pc, #144]	@ (8002b58 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002ac6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002aca:	6593      	str	r3, [r2, #88]	@ 0x58
 8002acc:	4b22      	ldr	r3, [pc, #136]	@ (8002b58 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002ace:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ad0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002ad4:	60fb      	str	r3, [r7, #12]
 8002ad6:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002ad8:	f7ff f9de 	bl	8001e98 <HAL_PWREx_GetVoltageRange>
 8002adc:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002ade:	4b1e      	ldr	r3, [pc, #120]	@ (8002b58 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002ae0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ae2:	4a1d      	ldr	r2, [pc, #116]	@ (8002b58 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002ae4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002ae8:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002aea:	697b      	ldr	r3, [r7, #20]
 8002aec:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002af0:	d10b      	bne.n	8002b0a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	2b80      	cmp	r3, #128	@ 0x80
 8002af6:	d919      	bls.n	8002b2c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	2ba0      	cmp	r3, #160	@ 0xa0
 8002afc:	d902      	bls.n	8002b04 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002afe:	2302      	movs	r3, #2
 8002b00:	613b      	str	r3, [r7, #16]
 8002b02:	e013      	b.n	8002b2c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002b04:	2301      	movs	r3, #1
 8002b06:	613b      	str	r3, [r7, #16]
 8002b08:	e010      	b.n	8002b2c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	2b80      	cmp	r3, #128	@ 0x80
 8002b0e:	d902      	bls.n	8002b16 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8002b10:	2303      	movs	r3, #3
 8002b12:	613b      	str	r3, [r7, #16]
 8002b14:	e00a      	b.n	8002b2c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	2b80      	cmp	r3, #128	@ 0x80
 8002b1a:	d102      	bne.n	8002b22 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002b1c:	2302      	movs	r3, #2
 8002b1e:	613b      	str	r3, [r7, #16]
 8002b20:	e004      	b.n	8002b2c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	2b70      	cmp	r3, #112	@ 0x70
 8002b26:	d101      	bne.n	8002b2c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002b28:	2301      	movs	r3, #1
 8002b2a:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002b2c:	4b0b      	ldr	r3, [pc, #44]	@ (8002b5c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	f023 0207 	bic.w	r2, r3, #7
 8002b34:	4909      	ldr	r1, [pc, #36]	@ (8002b5c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002b36:	693b      	ldr	r3, [r7, #16]
 8002b38:	4313      	orrs	r3, r2
 8002b3a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002b3c:	4b07      	ldr	r3, [pc, #28]	@ (8002b5c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	f003 0307 	and.w	r3, r3, #7
 8002b44:	693a      	ldr	r2, [r7, #16]
 8002b46:	429a      	cmp	r2, r3
 8002b48:	d001      	beq.n	8002b4e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8002b4a:	2301      	movs	r3, #1
 8002b4c:	e000      	b.n	8002b50 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8002b4e:	2300      	movs	r3, #0
}
 8002b50:	4618      	mov	r0, r3
 8002b52:	3718      	adds	r7, #24
 8002b54:	46bd      	mov	sp, r7
 8002b56:	bd80      	pop	{r7, pc}
 8002b58:	40021000 	.word	0x40021000
 8002b5c:	40022000 	.word	0x40022000

08002b60 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002b60:	b580      	push	{r7, lr}
 8002b62:	b086      	sub	sp, #24
 8002b64:	af00      	add	r7, sp, #0
 8002b66:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002b68:	2300      	movs	r3, #0
 8002b6a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002b6c:	2300      	movs	r3, #0
 8002b6e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d041      	beq.n	8002c00 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002b80:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002b84:	d02a      	beq.n	8002bdc <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8002b86:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002b8a:	d824      	bhi.n	8002bd6 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002b8c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002b90:	d008      	beq.n	8002ba4 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8002b92:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002b96:	d81e      	bhi.n	8002bd6 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d00a      	beq.n	8002bb2 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8002b9c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002ba0:	d010      	beq.n	8002bc4 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8002ba2:	e018      	b.n	8002bd6 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002ba4:	4b86      	ldr	r3, [pc, #536]	@ (8002dc0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002ba6:	68db      	ldr	r3, [r3, #12]
 8002ba8:	4a85      	ldr	r2, [pc, #532]	@ (8002dc0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002baa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002bae:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002bb0:	e015      	b.n	8002bde <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	3304      	adds	r3, #4
 8002bb6:	2100      	movs	r1, #0
 8002bb8:	4618      	mov	r0, r3
 8002bba:	f000 fabb 	bl	8003134 <RCCEx_PLLSAI1_Config>
 8002bbe:	4603      	mov	r3, r0
 8002bc0:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002bc2:	e00c      	b.n	8002bde <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	3320      	adds	r3, #32
 8002bc8:	2100      	movs	r1, #0
 8002bca:	4618      	mov	r0, r3
 8002bcc:	f000 fba6 	bl	800331c <RCCEx_PLLSAI2_Config>
 8002bd0:	4603      	mov	r3, r0
 8002bd2:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002bd4:	e003      	b.n	8002bde <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002bd6:	2301      	movs	r3, #1
 8002bd8:	74fb      	strb	r3, [r7, #19]
      break;
 8002bda:	e000      	b.n	8002bde <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8002bdc:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002bde:	7cfb      	ldrb	r3, [r7, #19]
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d10b      	bne.n	8002bfc <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002be4:	4b76      	ldr	r3, [pc, #472]	@ (8002dc0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002be6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002bea:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002bf2:	4973      	ldr	r1, [pc, #460]	@ (8002dc0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002bf4:	4313      	orrs	r3, r2
 8002bf6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8002bfa:	e001      	b.n	8002c00 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002bfc:	7cfb      	ldrb	r3, [r7, #19]
 8002bfe:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d041      	beq.n	8002c90 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002c10:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002c14:	d02a      	beq.n	8002c6c <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8002c16:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002c1a:	d824      	bhi.n	8002c66 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002c1c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002c20:	d008      	beq.n	8002c34 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8002c22:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002c26:	d81e      	bhi.n	8002c66 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d00a      	beq.n	8002c42 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8002c2c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002c30:	d010      	beq.n	8002c54 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8002c32:	e018      	b.n	8002c66 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002c34:	4b62      	ldr	r3, [pc, #392]	@ (8002dc0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002c36:	68db      	ldr	r3, [r3, #12]
 8002c38:	4a61      	ldr	r2, [pc, #388]	@ (8002dc0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002c3a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002c3e:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002c40:	e015      	b.n	8002c6e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	3304      	adds	r3, #4
 8002c46:	2100      	movs	r1, #0
 8002c48:	4618      	mov	r0, r3
 8002c4a:	f000 fa73 	bl	8003134 <RCCEx_PLLSAI1_Config>
 8002c4e:	4603      	mov	r3, r0
 8002c50:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002c52:	e00c      	b.n	8002c6e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	3320      	adds	r3, #32
 8002c58:	2100      	movs	r1, #0
 8002c5a:	4618      	mov	r0, r3
 8002c5c:	f000 fb5e 	bl	800331c <RCCEx_PLLSAI2_Config>
 8002c60:	4603      	mov	r3, r0
 8002c62:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002c64:	e003      	b.n	8002c6e <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002c66:	2301      	movs	r3, #1
 8002c68:	74fb      	strb	r3, [r7, #19]
      break;
 8002c6a:	e000      	b.n	8002c6e <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8002c6c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002c6e:	7cfb      	ldrb	r3, [r7, #19]
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d10b      	bne.n	8002c8c <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002c74:	4b52      	ldr	r3, [pc, #328]	@ (8002dc0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002c76:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c7a:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002c82:	494f      	ldr	r1, [pc, #316]	@ (8002dc0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002c84:	4313      	orrs	r3, r2
 8002c86:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8002c8a:	e001      	b.n	8002c90 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002c8c:	7cfb      	ldrb	r3, [r7, #19]
 8002c8e:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	f000 80a0 	beq.w	8002dde <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002c9e:	2300      	movs	r3, #0
 8002ca0:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002ca2:	4b47      	ldr	r3, [pc, #284]	@ (8002dc0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002ca4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ca6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d101      	bne.n	8002cb2 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8002cae:	2301      	movs	r3, #1
 8002cb0:	e000      	b.n	8002cb4 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8002cb2:	2300      	movs	r3, #0
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d00d      	beq.n	8002cd4 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002cb8:	4b41      	ldr	r3, [pc, #260]	@ (8002dc0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002cba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002cbc:	4a40      	ldr	r2, [pc, #256]	@ (8002dc0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002cbe:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002cc2:	6593      	str	r3, [r2, #88]	@ 0x58
 8002cc4:	4b3e      	ldr	r3, [pc, #248]	@ (8002dc0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002cc6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002cc8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002ccc:	60bb      	str	r3, [r7, #8]
 8002cce:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002cd0:	2301      	movs	r3, #1
 8002cd2:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002cd4:	4b3b      	ldr	r3, [pc, #236]	@ (8002dc4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	4a3a      	ldr	r2, [pc, #232]	@ (8002dc4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002cda:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002cde:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002ce0:	f7fe fe12 	bl	8001908 <HAL_GetTick>
 8002ce4:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002ce6:	e009      	b.n	8002cfc <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002ce8:	f7fe fe0e 	bl	8001908 <HAL_GetTick>
 8002cec:	4602      	mov	r2, r0
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	1ad3      	subs	r3, r2, r3
 8002cf2:	2b02      	cmp	r3, #2
 8002cf4:	d902      	bls.n	8002cfc <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8002cf6:	2303      	movs	r3, #3
 8002cf8:	74fb      	strb	r3, [r7, #19]
        break;
 8002cfa:	e005      	b.n	8002d08 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002cfc:	4b31      	ldr	r3, [pc, #196]	@ (8002dc4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d0ef      	beq.n	8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8002d08:	7cfb      	ldrb	r3, [r7, #19]
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d15c      	bne.n	8002dc8 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002d0e:	4b2c      	ldr	r3, [pc, #176]	@ (8002dc0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002d10:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d14:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002d18:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002d1a:	697b      	ldr	r3, [r7, #20]
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d01f      	beq.n	8002d60 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002d26:	697a      	ldr	r2, [r7, #20]
 8002d28:	429a      	cmp	r2, r3
 8002d2a:	d019      	beq.n	8002d60 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002d2c:	4b24      	ldr	r3, [pc, #144]	@ (8002dc0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002d2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d32:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002d36:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002d38:	4b21      	ldr	r3, [pc, #132]	@ (8002dc0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002d3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d3e:	4a20      	ldr	r2, [pc, #128]	@ (8002dc0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002d40:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002d44:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002d48:	4b1d      	ldr	r3, [pc, #116]	@ (8002dc0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002d4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d4e:	4a1c      	ldr	r2, [pc, #112]	@ (8002dc0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002d50:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002d54:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002d58:	4a19      	ldr	r2, [pc, #100]	@ (8002dc0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002d5a:	697b      	ldr	r3, [r7, #20]
 8002d5c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002d60:	697b      	ldr	r3, [r7, #20]
 8002d62:	f003 0301 	and.w	r3, r3, #1
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d016      	beq.n	8002d98 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d6a:	f7fe fdcd 	bl	8001908 <HAL_GetTick>
 8002d6e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002d70:	e00b      	b.n	8002d8a <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d72:	f7fe fdc9 	bl	8001908 <HAL_GetTick>
 8002d76:	4602      	mov	r2, r0
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	1ad3      	subs	r3, r2, r3
 8002d7c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d80:	4293      	cmp	r3, r2
 8002d82:	d902      	bls.n	8002d8a <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8002d84:	2303      	movs	r3, #3
 8002d86:	74fb      	strb	r3, [r7, #19]
            break;
 8002d88:	e006      	b.n	8002d98 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002d8a:	4b0d      	ldr	r3, [pc, #52]	@ (8002dc0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002d8c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d90:	f003 0302 	and.w	r3, r3, #2
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d0ec      	beq.n	8002d72 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8002d98:	7cfb      	ldrb	r3, [r7, #19]
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d10c      	bne.n	8002db8 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002d9e:	4b08      	ldr	r3, [pc, #32]	@ (8002dc0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002da0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002da4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002dae:	4904      	ldr	r1, [pc, #16]	@ (8002dc0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002db0:	4313      	orrs	r3, r2
 8002db2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8002db6:	e009      	b.n	8002dcc <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002db8:	7cfb      	ldrb	r3, [r7, #19]
 8002dba:	74bb      	strb	r3, [r7, #18]
 8002dbc:	e006      	b.n	8002dcc <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8002dbe:	bf00      	nop
 8002dc0:	40021000 	.word	0x40021000
 8002dc4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002dc8:	7cfb      	ldrb	r3, [r7, #19]
 8002dca:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002dcc:	7c7b      	ldrb	r3, [r7, #17]
 8002dce:	2b01      	cmp	r3, #1
 8002dd0:	d105      	bne.n	8002dde <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002dd2:	4b9e      	ldr	r3, [pc, #632]	@ (800304c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002dd4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002dd6:	4a9d      	ldr	r2, [pc, #628]	@ (800304c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002dd8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002ddc:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	f003 0301 	and.w	r3, r3, #1
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d00a      	beq.n	8002e00 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002dea:	4b98      	ldr	r3, [pc, #608]	@ (800304c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002dec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002df0:	f023 0203 	bic.w	r2, r3, #3
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002df8:	4994      	ldr	r1, [pc, #592]	@ (800304c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002dfa:	4313      	orrs	r3, r2
 8002dfc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	f003 0302 	and.w	r3, r3, #2
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d00a      	beq.n	8002e22 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002e0c:	4b8f      	ldr	r3, [pc, #572]	@ (800304c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002e12:	f023 020c 	bic.w	r2, r3, #12
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e1a:	498c      	ldr	r1, [pc, #560]	@ (800304c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e1c:	4313      	orrs	r3, r2
 8002e1e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	f003 0304 	and.w	r3, r3, #4
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d00a      	beq.n	8002e44 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002e2e:	4b87      	ldr	r3, [pc, #540]	@ (800304c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e30:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002e34:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e3c:	4983      	ldr	r1, [pc, #524]	@ (800304c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e3e:	4313      	orrs	r3, r2
 8002e40:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	f003 0308 	and.w	r3, r3, #8
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d00a      	beq.n	8002e66 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002e50:	4b7e      	ldr	r3, [pc, #504]	@ (800304c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e52:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002e56:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e5e:	497b      	ldr	r1, [pc, #492]	@ (800304c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e60:	4313      	orrs	r3, r2
 8002e62:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	f003 0310 	and.w	r3, r3, #16
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d00a      	beq.n	8002e88 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002e72:	4b76      	ldr	r3, [pc, #472]	@ (800304c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e74:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002e78:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002e80:	4972      	ldr	r1, [pc, #456]	@ (800304c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e82:	4313      	orrs	r3, r2
 8002e84:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	f003 0320 	and.w	r3, r3, #32
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d00a      	beq.n	8002eaa <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002e94:	4b6d      	ldr	r3, [pc, #436]	@ (800304c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e96:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002e9a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ea2:	496a      	ldr	r1, [pc, #424]	@ (800304c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ea4:	4313      	orrs	r3, r2
 8002ea6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d00a      	beq.n	8002ecc <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002eb6:	4b65      	ldr	r3, [pc, #404]	@ (800304c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002eb8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002ebc:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ec4:	4961      	ldr	r1, [pc, #388]	@ (800304c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ec6:	4313      	orrs	r3, r2
 8002ec8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d00a      	beq.n	8002eee <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002ed8:	4b5c      	ldr	r3, [pc, #368]	@ (800304c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002eda:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002ede:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002ee6:	4959      	ldr	r1, [pc, #356]	@ (800304c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ee8:	4313      	orrs	r3, r2
 8002eea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d00a      	beq.n	8002f10 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002efa:	4b54      	ldr	r3, [pc, #336]	@ (800304c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002efc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f00:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002f08:	4950      	ldr	r1, [pc, #320]	@ (800304c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f0a:	4313      	orrs	r3, r2
 8002f0c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d00a      	beq.n	8002f32 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002f1c:	4b4b      	ldr	r3, [pc, #300]	@ (800304c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f22:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f2a:	4948      	ldr	r1, [pc, #288]	@ (800304c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f2c:	4313      	orrs	r3, r2
 8002f2e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d00a      	beq.n	8002f54 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002f3e:	4b43      	ldr	r3, [pc, #268]	@ (800304c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f40:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f44:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f4c:	493f      	ldr	r1, [pc, #252]	@ (800304c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f4e:	4313      	orrs	r3, r2
 8002f50:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d028      	beq.n	8002fb2 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002f60:	4b3a      	ldr	r3, [pc, #232]	@ (800304c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f62:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f66:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002f6e:	4937      	ldr	r1, [pc, #220]	@ (800304c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f70:	4313      	orrs	r3, r2
 8002f72:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002f7a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002f7e:	d106      	bne.n	8002f8e <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002f80:	4b32      	ldr	r3, [pc, #200]	@ (800304c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f82:	68db      	ldr	r3, [r3, #12]
 8002f84:	4a31      	ldr	r2, [pc, #196]	@ (800304c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f86:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002f8a:	60d3      	str	r3, [r2, #12]
 8002f8c:	e011      	b.n	8002fb2 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002f92:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002f96:	d10c      	bne.n	8002fb2 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	3304      	adds	r3, #4
 8002f9c:	2101      	movs	r1, #1
 8002f9e:	4618      	mov	r0, r3
 8002fa0:	f000 f8c8 	bl	8003134 <RCCEx_PLLSAI1_Config>
 8002fa4:	4603      	mov	r3, r0
 8002fa6:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8002fa8:	7cfb      	ldrb	r3, [r7, #19]
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d001      	beq.n	8002fb2 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8002fae:	7cfb      	ldrb	r3, [r7, #19]
 8002fb0:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d028      	beq.n	8003010 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002fbe:	4b23      	ldr	r3, [pc, #140]	@ (800304c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002fc0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002fc4:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002fcc:	491f      	ldr	r1, [pc, #124]	@ (800304c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002fce:	4313      	orrs	r3, r2
 8002fd0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002fd8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002fdc:	d106      	bne.n	8002fec <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002fde:	4b1b      	ldr	r3, [pc, #108]	@ (800304c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002fe0:	68db      	ldr	r3, [r3, #12]
 8002fe2:	4a1a      	ldr	r2, [pc, #104]	@ (800304c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002fe4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002fe8:	60d3      	str	r3, [r2, #12]
 8002fea:	e011      	b.n	8003010 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ff0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002ff4:	d10c      	bne.n	8003010 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	3304      	adds	r3, #4
 8002ffa:	2101      	movs	r1, #1
 8002ffc:	4618      	mov	r0, r3
 8002ffe:	f000 f899 	bl	8003134 <RCCEx_PLLSAI1_Config>
 8003002:	4603      	mov	r3, r0
 8003004:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003006:	7cfb      	ldrb	r3, [r7, #19]
 8003008:	2b00      	cmp	r3, #0
 800300a:	d001      	beq.n	8003010 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 800300c:	7cfb      	ldrb	r3, [r7, #19]
 800300e:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003018:	2b00      	cmp	r3, #0
 800301a:	d02b      	beq.n	8003074 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800301c:	4b0b      	ldr	r3, [pc, #44]	@ (800304c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800301e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003022:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800302a:	4908      	ldr	r1, [pc, #32]	@ (800304c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800302c:	4313      	orrs	r3, r2
 800302e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003036:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800303a:	d109      	bne.n	8003050 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800303c:	4b03      	ldr	r3, [pc, #12]	@ (800304c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800303e:	68db      	ldr	r3, [r3, #12]
 8003040:	4a02      	ldr	r2, [pc, #8]	@ (800304c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003042:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003046:	60d3      	str	r3, [r2, #12]
 8003048:	e014      	b.n	8003074 <HAL_RCCEx_PeriphCLKConfig+0x514>
 800304a:	bf00      	nop
 800304c:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003054:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003058:	d10c      	bne.n	8003074 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	3304      	adds	r3, #4
 800305e:	2101      	movs	r1, #1
 8003060:	4618      	mov	r0, r3
 8003062:	f000 f867 	bl	8003134 <RCCEx_PLLSAI1_Config>
 8003066:	4603      	mov	r3, r0
 8003068:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800306a:	7cfb      	ldrb	r3, [r7, #19]
 800306c:	2b00      	cmp	r3, #0
 800306e:	d001      	beq.n	8003074 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8003070:	7cfb      	ldrb	r3, [r7, #19]
 8003072:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800307c:	2b00      	cmp	r3, #0
 800307e:	d02f      	beq.n	80030e0 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003080:	4b2b      	ldr	r3, [pc, #172]	@ (8003130 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003082:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003086:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800308e:	4928      	ldr	r1, [pc, #160]	@ (8003130 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003090:	4313      	orrs	r3, r2
 8003092:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800309a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800309e:	d10d      	bne.n	80030bc <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	3304      	adds	r3, #4
 80030a4:	2102      	movs	r1, #2
 80030a6:	4618      	mov	r0, r3
 80030a8:	f000 f844 	bl	8003134 <RCCEx_PLLSAI1_Config>
 80030ac:	4603      	mov	r3, r0
 80030ae:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80030b0:	7cfb      	ldrb	r3, [r7, #19]
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d014      	beq.n	80030e0 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80030b6:	7cfb      	ldrb	r3, [r7, #19]
 80030b8:	74bb      	strb	r3, [r7, #18]
 80030ba:	e011      	b.n	80030e0 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80030c0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80030c4:	d10c      	bne.n	80030e0 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	3320      	adds	r3, #32
 80030ca:	2102      	movs	r1, #2
 80030cc:	4618      	mov	r0, r3
 80030ce:	f000 f925 	bl	800331c <RCCEx_PLLSAI2_Config>
 80030d2:	4603      	mov	r3, r0
 80030d4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80030d6:	7cfb      	ldrb	r3, [r7, #19]
 80030d8:	2b00      	cmp	r3, #0
 80030da:	d001      	beq.n	80030e0 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80030dc:	7cfb      	ldrb	r3, [r7, #19]
 80030de:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d00a      	beq.n	8003102 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80030ec:	4b10      	ldr	r3, [pc, #64]	@ (8003130 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80030ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80030f2:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80030fa:	490d      	ldr	r1, [pc, #52]	@ (8003130 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80030fc:	4313      	orrs	r3, r2
 80030fe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800310a:	2b00      	cmp	r3, #0
 800310c:	d00b      	beq.n	8003126 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800310e:	4b08      	ldr	r3, [pc, #32]	@ (8003130 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003110:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003114:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800311e:	4904      	ldr	r1, [pc, #16]	@ (8003130 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003120:	4313      	orrs	r3, r2
 8003122:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003126:	7cbb      	ldrb	r3, [r7, #18]
}
 8003128:	4618      	mov	r0, r3
 800312a:	3718      	adds	r7, #24
 800312c:	46bd      	mov	sp, r7
 800312e:	bd80      	pop	{r7, pc}
 8003130:	40021000 	.word	0x40021000

08003134 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003134:	b580      	push	{r7, lr}
 8003136:	b084      	sub	sp, #16
 8003138:	af00      	add	r7, sp, #0
 800313a:	6078      	str	r0, [r7, #4]
 800313c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800313e:	2300      	movs	r3, #0
 8003140:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003142:	4b75      	ldr	r3, [pc, #468]	@ (8003318 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003144:	68db      	ldr	r3, [r3, #12]
 8003146:	f003 0303 	and.w	r3, r3, #3
 800314a:	2b00      	cmp	r3, #0
 800314c:	d018      	beq.n	8003180 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800314e:	4b72      	ldr	r3, [pc, #456]	@ (8003318 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003150:	68db      	ldr	r3, [r3, #12]
 8003152:	f003 0203 	and.w	r2, r3, #3
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	429a      	cmp	r2, r3
 800315c:	d10d      	bne.n	800317a <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	681b      	ldr	r3, [r3, #0]
       ||
 8003162:	2b00      	cmp	r3, #0
 8003164:	d009      	beq.n	800317a <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8003166:	4b6c      	ldr	r3, [pc, #432]	@ (8003318 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003168:	68db      	ldr	r3, [r3, #12]
 800316a:	091b      	lsrs	r3, r3, #4
 800316c:	f003 0307 	and.w	r3, r3, #7
 8003170:	1c5a      	adds	r2, r3, #1
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	685b      	ldr	r3, [r3, #4]
       ||
 8003176:	429a      	cmp	r2, r3
 8003178:	d047      	beq.n	800320a <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800317a:	2301      	movs	r3, #1
 800317c:	73fb      	strb	r3, [r7, #15]
 800317e:	e044      	b.n	800320a <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	2b03      	cmp	r3, #3
 8003186:	d018      	beq.n	80031ba <RCCEx_PLLSAI1_Config+0x86>
 8003188:	2b03      	cmp	r3, #3
 800318a:	d825      	bhi.n	80031d8 <RCCEx_PLLSAI1_Config+0xa4>
 800318c:	2b01      	cmp	r3, #1
 800318e:	d002      	beq.n	8003196 <RCCEx_PLLSAI1_Config+0x62>
 8003190:	2b02      	cmp	r3, #2
 8003192:	d009      	beq.n	80031a8 <RCCEx_PLLSAI1_Config+0x74>
 8003194:	e020      	b.n	80031d8 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003196:	4b60      	ldr	r3, [pc, #384]	@ (8003318 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	f003 0302 	and.w	r3, r3, #2
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d11d      	bne.n	80031de <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80031a2:	2301      	movs	r3, #1
 80031a4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80031a6:	e01a      	b.n	80031de <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80031a8:	4b5b      	ldr	r3, [pc, #364]	@ (8003318 <RCCEx_PLLSAI1_Config+0x1e4>)
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d116      	bne.n	80031e2 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80031b4:	2301      	movs	r3, #1
 80031b6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80031b8:	e013      	b.n	80031e2 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80031ba:	4b57      	ldr	r3, [pc, #348]	@ (8003318 <RCCEx_PLLSAI1_Config+0x1e4>)
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d10f      	bne.n	80031e6 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80031c6:	4b54      	ldr	r3, [pc, #336]	@ (8003318 <RCCEx_PLLSAI1_Config+0x1e4>)
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d109      	bne.n	80031e6 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 80031d2:	2301      	movs	r3, #1
 80031d4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80031d6:	e006      	b.n	80031e6 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 80031d8:	2301      	movs	r3, #1
 80031da:	73fb      	strb	r3, [r7, #15]
      break;
 80031dc:	e004      	b.n	80031e8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80031de:	bf00      	nop
 80031e0:	e002      	b.n	80031e8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80031e2:	bf00      	nop
 80031e4:	e000      	b.n	80031e8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80031e6:	bf00      	nop
    }

    if(status == HAL_OK)
 80031e8:	7bfb      	ldrb	r3, [r7, #15]
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d10d      	bne.n	800320a <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80031ee:	4b4a      	ldr	r3, [pc, #296]	@ (8003318 <RCCEx_PLLSAI1_Config+0x1e4>)
 80031f0:	68db      	ldr	r3, [r3, #12]
 80031f2:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	6819      	ldr	r1, [r3, #0]
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	685b      	ldr	r3, [r3, #4]
 80031fe:	3b01      	subs	r3, #1
 8003200:	011b      	lsls	r3, r3, #4
 8003202:	430b      	orrs	r3, r1
 8003204:	4944      	ldr	r1, [pc, #272]	@ (8003318 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003206:	4313      	orrs	r3, r2
 8003208:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800320a:	7bfb      	ldrb	r3, [r7, #15]
 800320c:	2b00      	cmp	r3, #0
 800320e:	d17d      	bne.n	800330c <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003210:	4b41      	ldr	r3, [pc, #260]	@ (8003318 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	4a40      	ldr	r2, [pc, #256]	@ (8003318 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003216:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800321a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800321c:	f7fe fb74 	bl	8001908 <HAL_GetTick>
 8003220:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003222:	e009      	b.n	8003238 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003224:	f7fe fb70 	bl	8001908 <HAL_GetTick>
 8003228:	4602      	mov	r2, r0
 800322a:	68bb      	ldr	r3, [r7, #8]
 800322c:	1ad3      	subs	r3, r2, r3
 800322e:	2b02      	cmp	r3, #2
 8003230:	d902      	bls.n	8003238 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003232:	2303      	movs	r3, #3
 8003234:	73fb      	strb	r3, [r7, #15]
        break;
 8003236:	e005      	b.n	8003244 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003238:	4b37      	ldr	r3, [pc, #220]	@ (8003318 <RCCEx_PLLSAI1_Config+0x1e4>)
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003240:	2b00      	cmp	r3, #0
 8003242:	d1ef      	bne.n	8003224 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003244:	7bfb      	ldrb	r3, [r7, #15]
 8003246:	2b00      	cmp	r3, #0
 8003248:	d160      	bne.n	800330c <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800324a:	683b      	ldr	r3, [r7, #0]
 800324c:	2b00      	cmp	r3, #0
 800324e:	d111      	bne.n	8003274 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003250:	4b31      	ldr	r3, [pc, #196]	@ (8003318 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003252:	691b      	ldr	r3, [r3, #16]
 8003254:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8003258:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800325c:	687a      	ldr	r2, [r7, #4]
 800325e:	6892      	ldr	r2, [r2, #8]
 8003260:	0211      	lsls	r1, r2, #8
 8003262:	687a      	ldr	r2, [r7, #4]
 8003264:	68d2      	ldr	r2, [r2, #12]
 8003266:	0912      	lsrs	r2, r2, #4
 8003268:	0452      	lsls	r2, r2, #17
 800326a:	430a      	orrs	r2, r1
 800326c:	492a      	ldr	r1, [pc, #168]	@ (8003318 <RCCEx_PLLSAI1_Config+0x1e4>)
 800326e:	4313      	orrs	r3, r2
 8003270:	610b      	str	r3, [r1, #16]
 8003272:	e027      	b.n	80032c4 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003274:	683b      	ldr	r3, [r7, #0]
 8003276:	2b01      	cmp	r3, #1
 8003278:	d112      	bne.n	80032a0 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800327a:	4b27      	ldr	r3, [pc, #156]	@ (8003318 <RCCEx_PLLSAI1_Config+0x1e4>)
 800327c:	691b      	ldr	r3, [r3, #16]
 800327e:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8003282:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003286:	687a      	ldr	r2, [r7, #4]
 8003288:	6892      	ldr	r2, [r2, #8]
 800328a:	0211      	lsls	r1, r2, #8
 800328c:	687a      	ldr	r2, [r7, #4]
 800328e:	6912      	ldr	r2, [r2, #16]
 8003290:	0852      	lsrs	r2, r2, #1
 8003292:	3a01      	subs	r2, #1
 8003294:	0552      	lsls	r2, r2, #21
 8003296:	430a      	orrs	r2, r1
 8003298:	491f      	ldr	r1, [pc, #124]	@ (8003318 <RCCEx_PLLSAI1_Config+0x1e4>)
 800329a:	4313      	orrs	r3, r2
 800329c:	610b      	str	r3, [r1, #16]
 800329e:	e011      	b.n	80032c4 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80032a0:	4b1d      	ldr	r3, [pc, #116]	@ (8003318 <RCCEx_PLLSAI1_Config+0x1e4>)
 80032a2:	691b      	ldr	r3, [r3, #16]
 80032a4:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80032a8:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80032ac:	687a      	ldr	r2, [r7, #4]
 80032ae:	6892      	ldr	r2, [r2, #8]
 80032b0:	0211      	lsls	r1, r2, #8
 80032b2:	687a      	ldr	r2, [r7, #4]
 80032b4:	6952      	ldr	r2, [r2, #20]
 80032b6:	0852      	lsrs	r2, r2, #1
 80032b8:	3a01      	subs	r2, #1
 80032ba:	0652      	lsls	r2, r2, #25
 80032bc:	430a      	orrs	r2, r1
 80032be:	4916      	ldr	r1, [pc, #88]	@ (8003318 <RCCEx_PLLSAI1_Config+0x1e4>)
 80032c0:	4313      	orrs	r3, r2
 80032c2:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80032c4:	4b14      	ldr	r3, [pc, #80]	@ (8003318 <RCCEx_PLLSAI1_Config+0x1e4>)
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	4a13      	ldr	r2, [pc, #76]	@ (8003318 <RCCEx_PLLSAI1_Config+0x1e4>)
 80032ca:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80032ce:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80032d0:	f7fe fb1a 	bl	8001908 <HAL_GetTick>
 80032d4:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80032d6:	e009      	b.n	80032ec <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80032d8:	f7fe fb16 	bl	8001908 <HAL_GetTick>
 80032dc:	4602      	mov	r2, r0
 80032de:	68bb      	ldr	r3, [r7, #8]
 80032e0:	1ad3      	subs	r3, r2, r3
 80032e2:	2b02      	cmp	r3, #2
 80032e4:	d902      	bls.n	80032ec <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 80032e6:	2303      	movs	r3, #3
 80032e8:	73fb      	strb	r3, [r7, #15]
          break;
 80032ea:	e005      	b.n	80032f8 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80032ec:	4b0a      	ldr	r3, [pc, #40]	@ (8003318 <RCCEx_PLLSAI1_Config+0x1e4>)
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d0ef      	beq.n	80032d8 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 80032f8:	7bfb      	ldrb	r3, [r7, #15]
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d106      	bne.n	800330c <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80032fe:	4b06      	ldr	r3, [pc, #24]	@ (8003318 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003300:	691a      	ldr	r2, [r3, #16]
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	699b      	ldr	r3, [r3, #24]
 8003306:	4904      	ldr	r1, [pc, #16]	@ (8003318 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003308:	4313      	orrs	r3, r2
 800330a:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800330c:	7bfb      	ldrb	r3, [r7, #15]
}
 800330e:	4618      	mov	r0, r3
 8003310:	3710      	adds	r7, #16
 8003312:	46bd      	mov	sp, r7
 8003314:	bd80      	pop	{r7, pc}
 8003316:	bf00      	nop
 8003318:	40021000 	.word	0x40021000

0800331c <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 800331c:	b580      	push	{r7, lr}
 800331e:	b084      	sub	sp, #16
 8003320:	af00      	add	r7, sp, #0
 8003322:	6078      	str	r0, [r7, #4]
 8003324:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003326:	2300      	movs	r3, #0
 8003328:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800332a:	4b6a      	ldr	r3, [pc, #424]	@ (80034d4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800332c:	68db      	ldr	r3, [r3, #12]
 800332e:	f003 0303 	and.w	r3, r3, #3
 8003332:	2b00      	cmp	r3, #0
 8003334:	d018      	beq.n	8003368 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8003336:	4b67      	ldr	r3, [pc, #412]	@ (80034d4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003338:	68db      	ldr	r3, [r3, #12]
 800333a:	f003 0203 	and.w	r2, r3, #3
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	429a      	cmp	r2, r3
 8003344:	d10d      	bne.n	8003362 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
       ||
 800334a:	2b00      	cmp	r3, #0
 800334c:	d009      	beq.n	8003362 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800334e:	4b61      	ldr	r3, [pc, #388]	@ (80034d4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003350:	68db      	ldr	r3, [r3, #12]
 8003352:	091b      	lsrs	r3, r3, #4
 8003354:	f003 0307 	and.w	r3, r3, #7
 8003358:	1c5a      	adds	r2, r3, #1
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	685b      	ldr	r3, [r3, #4]
       ||
 800335e:	429a      	cmp	r2, r3
 8003360:	d047      	beq.n	80033f2 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003362:	2301      	movs	r3, #1
 8003364:	73fb      	strb	r3, [r7, #15]
 8003366:	e044      	b.n	80033f2 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	2b03      	cmp	r3, #3
 800336e:	d018      	beq.n	80033a2 <RCCEx_PLLSAI2_Config+0x86>
 8003370:	2b03      	cmp	r3, #3
 8003372:	d825      	bhi.n	80033c0 <RCCEx_PLLSAI2_Config+0xa4>
 8003374:	2b01      	cmp	r3, #1
 8003376:	d002      	beq.n	800337e <RCCEx_PLLSAI2_Config+0x62>
 8003378:	2b02      	cmp	r3, #2
 800337a:	d009      	beq.n	8003390 <RCCEx_PLLSAI2_Config+0x74>
 800337c:	e020      	b.n	80033c0 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800337e:	4b55      	ldr	r3, [pc, #340]	@ (80034d4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	f003 0302 	and.w	r3, r3, #2
 8003386:	2b00      	cmp	r3, #0
 8003388:	d11d      	bne.n	80033c6 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 800338a:	2301      	movs	r3, #1
 800338c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800338e:	e01a      	b.n	80033c6 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003390:	4b50      	ldr	r3, [pc, #320]	@ (80034d4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003398:	2b00      	cmp	r3, #0
 800339a:	d116      	bne.n	80033ca <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 800339c:	2301      	movs	r3, #1
 800339e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80033a0:	e013      	b.n	80033ca <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80033a2:	4b4c      	ldr	r3, [pc, #304]	@ (80034d4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d10f      	bne.n	80033ce <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80033ae:	4b49      	ldr	r3, [pc, #292]	@ (80034d4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d109      	bne.n	80033ce <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 80033ba:	2301      	movs	r3, #1
 80033bc:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80033be:	e006      	b.n	80033ce <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 80033c0:	2301      	movs	r3, #1
 80033c2:	73fb      	strb	r3, [r7, #15]
      break;
 80033c4:	e004      	b.n	80033d0 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80033c6:	bf00      	nop
 80033c8:	e002      	b.n	80033d0 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80033ca:	bf00      	nop
 80033cc:	e000      	b.n	80033d0 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80033ce:	bf00      	nop
    }

    if(status == HAL_OK)
 80033d0:	7bfb      	ldrb	r3, [r7, #15]
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d10d      	bne.n	80033f2 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80033d6:	4b3f      	ldr	r3, [pc, #252]	@ (80034d4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80033d8:	68db      	ldr	r3, [r3, #12]
 80033da:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	6819      	ldr	r1, [r3, #0]
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	685b      	ldr	r3, [r3, #4]
 80033e6:	3b01      	subs	r3, #1
 80033e8:	011b      	lsls	r3, r3, #4
 80033ea:	430b      	orrs	r3, r1
 80033ec:	4939      	ldr	r1, [pc, #228]	@ (80034d4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80033ee:	4313      	orrs	r3, r2
 80033f0:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80033f2:	7bfb      	ldrb	r3, [r7, #15]
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d167      	bne.n	80034c8 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80033f8:	4b36      	ldr	r3, [pc, #216]	@ (80034d4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	4a35      	ldr	r2, [pc, #212]	@ (80034d4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80033fe:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003402:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003404:	f7fe fa80 	bl	8001908 <HAL_GetTick>
 8003408:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800340a:	e009      	b.n	8003420 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800340c:	f7fe fa7c 	bl	8001908 <HAL_GetTick>
 8003410:	4602      	mov	r2, r0
 8003412:	68bb      	ldr	r3, [r7, #8]
 8003414:	1ad3      	subs	r3, r2, r3
 8003416:	2b02      	cmp	r3, #2
 8003418:	d902      	bls.n	8003420 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800341a:	2303      	movs	r3, #3
 800341c:	73fb      	strb	r3, [r7, #15]
        break;
 800341e:	e005      	b.n	800342c <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003420:	4b2c      	ldr	r3, [pc, #176]	@ (80034d4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003428:	2b00      	cmp	r3, #0
 800342a:	d1ef      	bne.n	800340c <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800342c:	7bfb      	ldrb	r3, [r7, #15]
 800342e:	2b00      	cmp	r3, #0
 8003430:	d14a      	bne.n	80034c8 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003432:	683b      	ldr	r3, [r7, #0]
 8003434:	2b00      	cmp	r3, #0
 8003436:	d111      	bne.n	800345c <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003438:	4b26      	ldr	r3, [pc, #152]	@ (80034d4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800343a:	695b      	ldr	r3, [r3, #20]
 800343c:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8003440:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003444:	687a      	ldr	r2, [r7, #4]
 8003446:	6892      	ldr	r2, [r2, #8]
 8003448:	0211      	lsls	r1, r2, #8
 800344a:	687a      	ldr	r2, [r7, #4]
 800344c:	68d2      	ldr	r2, [r2, #12]
 800344e:	0912      	lsrs	r2, r2, #4
 8003450:	0452      	lsls	r2, r2, #17
 8003452:	430a      	orrs	r2, r1
 8003454:	491f      	ldr	r1, [pc, #124]	@ (80034d4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003456:	4313      	orrs	r3, r2
 8003458:	614b      	str	r3, [r1, #20]
 800345a:	e011      	b.n	8003480 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800345c:	4b1d      	ldr	r3, [pc, #116]	@ (80034d4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800345e:	695b      	ldr	r3, [r3, #20]
 8003460:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8003464:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003468:	687a      	ldr	r2, [r7, #4]
 800346a:	6892      	ldr	r2, [r2, #8]
 800346c:	0211      	lsls	r1, r2, #8
 800346e:	687a      	ldr	r2, [r7, #4]
 8003470:	6912      	ldr	r2, [r2, #16]
 8003472:	0852      	lsrs	r2, r2, #1
 8003474:	3a01      	subs	r2, #1
 8003476:	0652      	lsls	r2, r2, #25
 8003478:	430a      	orrs	r2, r1
 800347a:	4916      	ldr	r1, [pc, #88]	@ (80034d4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800347c:	4313      	orrs	r3, r2
 800347e:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8003480:	4b14      	ldr	r3, [pc, #80]	@ (80034d4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	4a13      	ldr	r2, [pc, #76]	@ (80034d4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003486:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800348a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800348c:	f7fe fa3c 	bl	8001908 <HAL_GetTick>
 8003490:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003492:	e009      	b.n	80034a8 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003494:	f7fe fa38 	bl	8001908 <HAL_GetTick>
 8003498:	4602      	mov	r2, r0
 800349a:	68bb      	ldr	r3, [r7, #8]
 800349c:	1ad3      	subs	r3, r2, r3
 800349e:	2b02      	cmp	r3, #2
 80034a0:	d902      	bls.n	80034a8 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 80034a2:	2303      	movs	r3, #3
 80034a4:	73fb      	strb	r3, [r7, #15]
          break;
 80034a6:	e005      	b.n	80034b4 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80034a8:	4b0a      	ldr	r3, [pc, #40]	@ (80034d4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d0ef      	beq.n	8003494 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 80034b4:	7bfb      	ldrb	r3, [r7, #15]
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d106      	bne.n	80034c8 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80034ba:	4b06      	ldr	r3, [pc, #24]	@ (80034d4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80034bc:	695a      	ldr	r2, [r3, #20]
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	695b      	ldr	r3, [r3, #20]
 80034c2:	4904      	ldr	r1, [pc, #16]	@ (80034d4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80034c4:	4313      	orrs	r3, r2
 80034c6:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80034c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80034ca:	4618      	mov	r0, r3
 80034cc:	3710      	adds	r7, #16
 80034ce:	46bd      	mov	sp, r7
 80034d0:	bd80      	pop	{r7, pc}
 80034d2:	bf00      	nop
 80034d4:	40021000 	.word	0x40021000

080034d8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80034d8:	b580      	push	{r7, lr}
 80034da:	b082      	sub	sp, #8
 80034dc:	af00      	add	r7, sp, #0
 80034de:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d101      	bne.n	80034ea <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80034e6:	2301      	movs	r3, #1
 80034e8:	e049      	b.n	800357e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80034f0:	b2db      	uxtb	r3, r3
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d106      	bne.n	8003504 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	2200      	movs	r2, #0
 80034fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80034fe:	6878      	ldr	r0, [r7, #4]
 8003500:	f7fd ffb2 	bl	8001468 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	2202      	movs	r2, #2
 8003508:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681a      	ldr	r2, [r3, #0]
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	3304      	adds	r3, #4
 8003514:	4619      	mov	r1, r3
 8003516:	4610      	mov	r0, r2
 8003518:	f000 fcb8 	bl	8003e8c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	2201      	movs	r2, #1
 8003520:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	2201      	movs	r2, #1
 8003528:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	2201      	movs	r2, #1
 8003530:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	2201      	movs	r2, #1
 8003538:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	2201      	movs	r2, #1
 8003540:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	2201      	movs	r2, #1
 8003548:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	2201      	movs	r2, #1
 8003550:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	2201      	movs	r2, #1
 8003558:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	2201      	movs	r2, #1
 8003560:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	2201      	movs	r2, #1
 8003568:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	2201      	movs	r2, #1
 8003570:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	2201      	movs	r2, #1
 8003578:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800357c:	2300      	movs	r3, #0
}
 800357e:	4618      	mov	r0, r3
 8003580:	3708      	adds	r7, #8
 8003582:	46bd      	mov	sp, r7
 8003584:	bd80      	pop	{r7, pc}

08003586 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8003586:	b580      	push	{r7, lr}
 8003588:	b082      	sub	sp, #8
 800358a:	af00      	add	r7, sp, #0
 800358c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	2b00      	cmp	r3, #0
 8003592:	d101      	bne.n	8003598 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8003594:	2301      	movs	r3, #1
 8003596:	e049      	b.n	800362c <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800359e:	b2db      	uxtb	r3, r3
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d106      	bne.n	80035b2 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	2200      	movs	r2, #0
 80035a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 80035ac:	6878      	ldr	r0, [r7, #4]
 80035ae:	f000 f841 	bl	8003634 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	2202      	movs	r2, #2
 80035b6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681a      	ldr	r2, [r3, #0]
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	3304      	adds	r3, #4
 80035c2:	4619      	mov	r1, r3
 80035c4:	4610      	mov	r0, r2
 80035c6:	f000 fc61 	bl	8003e8c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	2201      	movs	r2, #1
 80035ce:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	2201      	movs	r2, #1
 80035d6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	2201      	movs	r2, #1
 80035de:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	2201      	movs	r2, #1
 80035e6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	2201      	movs	r2, #1
 80035ee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	2201      	movs	r2, #1
 80035f6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	2201      	movs	r2, #1
 80035fe:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	2201      	movs	r2, #1
 8003606:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	2201      	movs	r2, #1
 800360e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	2201      	movs	r2, #1
 8003616:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	2201      	movs	r2, #1
 800361e:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	2201      	movs	r2, #1
 8003626:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800362a:	2300      	movs	r3, #0
}
 800362c:	4618      	mov	r0, r3
 800362e:	3708      	adds	r7, #8
 8003630:	46bd      	mov	sp, r7
 8003632:	bd80      	pop	{r7, pc}

08003634 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8003634:	b480      	push	{r7}
 8003636:	b083      	sub	sp, #12
 8003638:	af00      	add	r7, sp, #0
 800363a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 800363c:	bf00      	nop
 800363e:	370c      	adds	r7, #12
 8003640:	46bd      	mov	sp, r7
 8003642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003646:	4770      	bx	lr

08003648 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003648:	b580      	push	{r7, lr}
 800364a:	b084      	sub	sp, #16
 800364c:	af00      	add	r7, sp, #0
 800364e:	6078      	str	r0, [r7, #4]
 8003650:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003652:	2300      	movs	r3, #0
 8003654:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8003656:	683b      	ldr	r3, [r7, #0]
 8003658:	2b00      	cmp	r3, #0
 800365a:	d104      	bne.n	8003666 <HAL_TIM_IC_Start_IT+0x1e>
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003662:	b2db      	uxtb	r3, r3
 8003664:	e023      	b.n	80036ae <HAL_TIM_IC_Start_IT+0x66>
 8003666:	683b      	ldr	r3, [r7, #0]
 8003668:	2b04      	cmp	r3, #4
 800366a:	d104      	bne.n	8003676 <HAL_TIM_IC_Start_IT+0x2e>
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003672:	b2db      	uxtb	r3, r3
 8003674:	e01b      	b.n	80036ae <HAL_TIM_IC_Start_IT+0x66>
 8003676:	683b      	ldr	r3, [r7, #0]
 8003678:	2b08      	cmp	r3, #8
 800367a:	d104      	bne.n	8003686 <HAL_TIM_IC_Start_IT+0x3e>
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003682:	b2db      	uxtb	r3, r3
 8003684:	e013      	b.n	80036ae <HAL_TIM_IC_Start_IT+0x66>
 8003686:	683b      	ldr	r3, [r7, #0]
 8003688:	2b0c      	cmp	r3, #12
 800368a:	d104      	bne.n	8003696 <HAL_TIM_IC_Start_IT+0x4e>
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003692:	b2db      	uxtb	r3, r3
 8003694:	e00b      	b.n	80036ae <HAL_TIM_IC_Start_IT+0x66>
 8003696:	683b      	ldr	r3, [r7, #0]
 8003698:	2b10      	cmp	r3, #16
 800369a:	d104      	bne.n	80036a6 <HAL_TIM_IC_Start_IT+0x5e>
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80036a2:	b2db      	uxtb	r3, r3
 80036a4:	e003      	b.n	80036ae <HAL_TIM_IC_Start_IT+0x66>
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80036ac:	b2db      	uxtb	r3, r3
 80036ae:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 80036b0:	683b      	ldr	r3, [r7, #0]
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d104      	bne.n	80036c0 <HAL_TIM_IC_Start_IT+0x78>
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80036bc:	b2db      	uxtb	r3, r3
 80036be:	e013      	b.n	80036e8 <HAL_TIM_IC_Start_IT+0xa0>
 80036c0:	683b      	ldr	r3, [r7, #0]
 80036c2:	2b04      	cmp	r3, #4
 80036c4:	d104      	bne.n	80036d0 <HAL_TIM_IC_Start_IT+0x88>
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80036cc:	b2db      	uxtb	r3, r3
 80036ce:	e00b      	b.n	80036e8 <HAL_TIM_IC_Start_IT+0xa0>
 80036d0:	683b      	ldr	r3, [r7, #0]
 80036d2:	2b08      	cmp	r3, #8
 80036d4:	d104      	bne.n	80036e0 <HAL_TIM_IC_Start_IT+0x98>
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 80036dc:	b2db      	uxtb	r3, r3
 80036de:	e003      	b.n	80036e8 <HAL_TIM_IC_Start_IT+0xa0>
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 80036e6:	b2db      	uxtb	r3, r3
 80036e8:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 80036ea:	7bbb      	ldrb	r3, [r7, #14]
 80036ec:	2b01      	cmp	r3, #1
 80036ee:	d102      	bne.n	80036f6 <HAL_TIM_IC_Start_IT+0xae>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 80036f0:	7b7b      	ldrb	r3, [r7, #13]
 80036f2:	2b01      	cmp	r3, #1
 80036f4:	d001      	beq.n	80036fa <HAL_TIM_IC_Start_IT+0xb2>
  {
    return HAL_ERROR;
 80036f6:	2301      	movs	r3, #1
 80036f8:	e0dd      	b.n	80038b6 <HAL_TIM_IC_Start_IT+0x26e>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80036fa:	683b      	ldr	r3, [r7, #0]
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d104      	bne.n	800370a <HAL_TIM_IC_Start_IT+0xc2>
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	2202      	movs	r2, #2
 8003704:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003708:	e023      	b.n	8003752 <HAL_TIM_IC_Start_IT+0x10a>
 800370a:	683b      	ldr	r3, [r7, #0]
 800370c:	2b04      	cmp	r3, #4
 800370e:	d104      	bne.n	800371a <HAL_TIM_IC_Start_IT+0xd2>
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	2202      	movs	r2, #2
 8003714:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003718:	e01b      	b.n	8003752 <HAL_TIM_IC_Start_IT+0x10a>
 800371a:	683b      	ldr	r3, [r7, #0]
 800371c:	2b08      	cmp	r3, #8
 800371e:	d104      	bne.n	800372a <HAL_TIM_IC_Start_IT+0xe2>
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	2202      	movs	r2, #2
 8003724:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003728:	e013      	b.n	8003752 <HAL_TIM_IC_Start_IT+0x10a>
 800372a:	683b      	ldr	r3, [r7, #0]
 800372c:	2b0c      	cmp	r3, #12
 800372e:	d104      	bne.n	800373a <HAL_TIM_IC_Start_IT+0xf2>
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	2202      	movs	r2, #2
 8003734:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003738:	e00b      	b.n	8003752 <HAL_TIM_IC_Start_IT+0x10a>
 800373a:	683b      	ldr	r3, [r7, #0]
 800373c:	2b10      	cmp	r3, #16
 800373e:	d104      	bne.n	800374a <HAL_TIM_IC_Start_IT+0x102>
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	2202      	movs	r2, #2
 8003744:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003748:	e003      	b.n	8003752 <HAL_TIM_IC_Start_IT+0x10a>
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	2202      	movs	r2, #2
 800374e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003752:	683b      	ldr	r3, [r7, #0]
 8003754:	2b00      	cmp	r3, #0
 8003756:	d104      	bne.n	8003762 <HAL_TIM_IC_Start_IT+0x11a>
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	2202      	movs	r2, #2
 800375c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003760:	e013      	b.n	800378a <HAL_TIM_IC_Start_IT+0x142>
 8003762:	683b      	ldr	r3, [r7, #0]
 8003764:	2b04      	cmp	r3, #4
 8003766:	d104      	bne.n	8003772 <HAL_TIM_IC_Start_IT+0x12a>
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	2202      	movs	r2, #2
 800376c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003770:	e00b      	b.n	800378a <HAL_TIM_IC_Start_IT+0x142>
 8003772:	683b      	ldr	r3, [r7, #0]
 8003774:	2b08      	cmp	r3, #8
 8003776:	d104      	bne.n	8003782 <HAL_TIM_IC_Start_IT+0x13a>
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	2202      	movs	r2, #2
 800377c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8003780:	e003      	b.n	800378a <HAL_TIM_IC_Start_IT+0x142>
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	2202      	movs	r2, #2
 8003786:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  switch (Channel)
 800378a:	683b      	ldr	r3, [r7, #0]
 800378c:	2b0c      	cmp	r3, #12
 800378e:	d841      	bhi.n	8003814 <HAL_TIM_IC_Start_IT+0x1cc>
 8003790:	a201      	add	r2, pc, #4	@ (adr r2, 8003798 <HAL_TIM_IC_Start_IT+0x150>)
 8003792:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003796:	bf00      	nop
 8003798:	080037cd 	.word	0x080037cd
 800379c:	08003815 	.word	0x08003815
 80037a0:	08003815 	.word	0x08003815
 80037a4:	08003815 	.word	0x08003815
 80037a8:	080037df 	.word	0x080037df
 80037ac:	08003815 	.word	0x08003815
 80037b0:	08003815 	.word	0x08003815
 80037b4:	08003815 	.word	0x08003815
 80037b8:	080037f1 	.word	0x080037f1
 80037bc:	08003815 	.word	0x08003815
 80037c0:	08003815 	.word	0x08003815
 80037c4:	08003815 	.word	0x08003815
 80037c8:	08003803 	.word	0x08003803
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	68da      	ldr	r2, [r3, #12]
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	f042 0202 	orr.w	r2, r2, #2
 80037da:	60da      	str	r2, [r3, #12]
      break;
 80037dc:	e01d      	b.n	800381a <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	68da      	ldr	r2, [r3, #12]
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	f042 0204 	orr.w	r2, r2, #4
 80037ec:	60da      	str	r2, [r3, #12]
      break;
 80037ee:	e014      	b.n	800381a <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	68da      	ldr	r2, [r3, #12]
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	f042 0208 	orr.w	r2, r2, #8
 80037fe:	60da      	str	r2, [r3, #12]
      break;
 8003800:	e00b      	b.n	800381a <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	68da      	ldr	r2, [r3, #12]
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	f042 0210 	orr.w	r2, r2, #16
 8003810:	60da      	str	r2, [r3, #12]
      break;
 8003812:	e002      	b.n	800381a <HAL_TIM_IC_Start_IT+0x1d2>
    }

    default:
      status = HAL_ERROR;
 8003814:	2301      	movs	r3, #1
 8003816:	73fb      	strb	r3, [r7, #15]
      break;
 8003818:	bf00      	nop
  }

  if (status == HAL_OK)
 800381a:	7bfb      	ldrb	r3, [r7, #15]
 800381c:	2b00      	cmp	r3, #0
 800381e:	d149      	bne.n	80038b4 <HAL_TIM_IC_Start_IT+0x26c>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	2201      	movs	r2, #1
 8003826:	6839      	ldr	r1, [r7, #0]
 8003828:	4618      	mov	r0, r3
 800382a:	f000 fd93 	bl	8004354 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	4a23      	ldr	r2, [pc, #140]	@ (80038c0 <HAL_TIM_IC_Start_IT+0x278>)
 8003834:	4293      	cmp	r3, r2
 8003836:	d01d      	beq.n	8003874 <HAL_TIM_IC_Start_IT+0x22c>
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003840:	d018      	beq.n	8003874 <HAL_TIM_IC_Start_IT+0x22c>
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	4a1f      	ldr	r2, [pc, #124]	@ (80038c4 <HAL_TIM_IC_Start_IT+0x27c>)
 8003848:	4293      	cmp	r3, r2
 800384a:	d013      	beq.n	8003874 <HAL_TIM_IC_Start_IT+0x22c>
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	4a1d      	ldr	r2, [pc, #116]	@ (80038c8 <HAL_TIM_IC_Start_IT+0x280>)
 8003852:	4293      	cmp	r3, r2
 8003854:	d00e      	beq.n	8003874 <HAL_TIM_IC_Start_IT+0x22c>
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	4a1c      	ldr	r2, [pc, #112]	@ (80038cc <HAL_TIM_IC_Start_IT+0x284>)
 800385c:	4293      	cmp	r3, r2
 800385e:	d009      	beq.n	8003874 <HAL_TIM_IC_Start_IT+0x22c>
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	4a1a      	ldr	r2, [pc, #104]	@ (80038d0 <HAL_TIM_IC_Start_IT+0x288>)
 8003866:	4293      	cmp	r3, r2
 8003868:	d004      	beq.n	8003874 <HAL_TIM_IC_Start_IT+0x22c>
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	4a19      	ldr	r2, [pc, #100]	@ (80038d4 <HAL_TIM_IC_Start_IT+0x28c>)
 8003870:	4293      	cmp	r3, r2
 8003872:	d115      	bne.n	80038a0 <HAL_TIM_IC_Start_IT+0x258>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	689a      	ldr	r2, [r3, #8]
 800387a:	4b17      	ldr	r3, [pc, #92]	@ (80038d8 <HAL_TIM_IC_Start_IT+0x290>)
 800387c:	4013      	ands	r3, r2
 800387e:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003880:	68bb      	ldr	r3, [r7, #8]
 8003882:	2b06      	cmp	r3, #6
 8003884:	d015      	beq.n	80038b2 <HAL_TIM_IC_Start_IT+0x26a>
 8003886:	68bb      	ldr	r3, [r7, #8]
 8003888:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800388c:	d011      	beq.n	80038b2 <HAL_TIM_IC_Start_IT+0x26a>
      {
        __HAL_TIM_ENABLE(htim);
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	681a      	ldr	r2, [r3, #0]
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	f042 0201 	orr.w	r2, r2, #1
 800389c:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800389e:	e008      	b.n	80038b2 <HAL_TIM_IC_Start_IT+0x26a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	681a      	ldr	r2, [r3, #0]
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	f042 0201 	orr.w	r2, r2, #1
 80038ae:	601a      	str	r2, [r3, #0]
 80038b0:	e000      	b.n	80038b4 <HAL_TIM_IC_Start_IT+0x26c>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80038b2:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 80038b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80038b6:	4618      	mov	r0, r3
 80038b8:	3710      	adds	r7, #16
 80038ba:	46bd      	mov	sp, r7
 80038bc:	bd80      	pop	{r7, pc}
 80038be:	bf00      	nop
 80038c0:	40012c00 	.word	0x40012c00
 80038c4:	40000400 	.word	0x40000400
 80038c8:	40000800 	.word	0x40000800
 80038cc:	40000c00 	.word	0x40000c00
 80038d0:	40013400 	.word	0x40013400
 80038d4:	40014000 	.word	0x40014000
 80038d8:	00010007 	.word	0x00010007

080038dc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80038dc:	b580      	push	{r7, lr}
 80038de:	b084      	sub	sp, #16
 80038e0:	af00      	add	r7, sp, #0
 80038e2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	68db      	ldr	r3, [r3, #12]
 80038ea:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	691b      	ldr	r3, [r3, #16]
 80038f2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80038f4:	68bb      	ldr	r3, [r7, #8]
 80038f6:	f003 0302 	and.w	r3, r3, #2
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d020      	beq.n	8003940 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	f003 0302 	and.w	r3, r3, #2
 8003904:	2b00      	cmp	r3, #0
 8003906:	d01b      	beq.n	8003940 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	f06f 0202 	mvn.w	r2, #2
 8003910:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	2201      	movs	r2, #1
 8003916:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	699b      	ldr	r3, [r3, #24]
 800391e:	f003 0303 	and.w	r3, r3, #3
 8003922:	2b00      	cmp	r3, #0
 8003924:	d003      	beq.n	800392e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003926:	6878      	ldr	r0, [r7, #4]
 8003928:	f7fd fac8 	bl	8000ebc <HAL_TIM_IC_CaptureCallback>
 800392c:	e005      	b.n	800393a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800392e:	6878      	ldr	r0, [r7, #4]
 8003930:	f000 fa8e 	bl	8003e50 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003934:	6878      	ldr	r0, [r7, #4]
 8003936:	f000 fa95 	bl	8003e64 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	2200      	movs	r2, #0
 800393e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003940:	68bb      	ldr	r3, [r7, #8]
 8003942:	f003 0304 	and.w	r3, r3, #4
 8003946:	2b00      	cmp	r3, #0
 8003948:	d020      	beq.n	800398c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	f003 0304 	and.w	r3, r3, #4
 8003950:	2b00      	cmp	r3, #0
 8003952:	d01b      	beq.n	800398c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	f06f 0204 	mvn.w	r2, #4
 800395c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	2202      	movs	r2, #2
 8003962:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	699b      	ldr	r3, [r3, #24]
 800396a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800396e:	2b00      	cmp	r3, #0
 8003970:	d003      	beq.n	800397a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003972:	6878      	ldr	r0, [r7, #4]
 8003974:	f7fd faa2 	bl	8000ebc <HAL_TIM_IC_CaptureCallback>
 8003978:	e005      	b.n	8003986 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800397a:	6878      	ldr	r0, [r7, #4]
 800397c:	f000 fa68 	bl	8003e50 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003980:	6878      	ldr	r0, [r7, #4]
 8003982:	f000 fa6f 	bl	8003e64 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	2200      	movs	r2, #0
 800398a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800398c:	68bb      	ldr	r3, [r7, #8]
 800398e:	f003 0308 	and.w	r3, r3, #8
 8003992:	2b00      	cmp	r3, #0
 8003994:	d020      	beq.n	80039d8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	f003 0308 	and.w	r3, r3, #8
 800399c:	2b00      	cmp	r3, #0
 800399e:	d01b      	beq.n	80039d8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	f06f 0208 	mvn.w	r2, #8
 80039a8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	2204      	movs	r2, #4
 80039ae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	69db      	ldr	r3, [r3, #28]
 80039b6:	f003 0303 	and.w	r3, r3, #3
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d003      	beq.n	80039c6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80039be:	6878      	ldr	r0, [r7, #4]
 80039c0:	f7fd fa7c 	bl	8000ebc <HAL_TIM_IC_CaptureCallback>
 80039c4:	e005      	b.n	80039d2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80039c6:	6878      	ldr	r0, [r7, #4]
 80039c8:	f000 fa42 	bl	8003e50 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80039cc:	6878      	ldr	r0, [r7, #4]
 80039ce:	f000 fa49 	bl	8003e64 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	2200      	movs	r2, #0
 80039d6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80039d8:	68bb      	ldr	r3, [r7, #8]
 80039da:	f003 0310 	and.w	r3, r3, #16
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d020      	beq.n	8003a24 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	f003 0310 	and.w	r3, r3, #16
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d01b      	beq.n	8003a24 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	f06f 0210 	mvn.w	r2, #16
 80039f4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	2208      	movs	r2, #8
 80039fa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	69db      	ldr	r3, [r3, #28]
 8003a02:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d003      	beq.n	8003a12 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003a0a:	6878      	ldr	r0, [r7, #4]
 8003a0c:	f7fd fa56 	bl	8000ebc <HAL_TIM_IC_CaptureCallback>
 8003a10:	e005      	b.n	8003a1e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003a12:	6878      	ldr	r0, [r7, #4]
 8003a14:	f000 fa1c 	bl	8003e50 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003a18:	6878      	ldr	r0, [r7, #4]
 8003a1a:	f000 fa23 	bl	8003e64 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	2200      	movs	r2, #0
 8003a22:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003a24:	68bb      	ldr	r3, [r7, #8]
 8003a26:	f003 0301 	and.w	r3, r3, #1
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d00c      	beq.n	8003a48 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	f003 0301 	and.w	r3, r3, #1
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d007      	beq.n	8003a48 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	f06f 0201 	mvn.w	r2, #1
 8003a40:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003a42:	6878      	ldr	r0, [r7, #4]
 8003a44:	f000 f9fa 	bl	8003e3c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8003a48:	68bb      	ldr	r3, [r7, #8]
 8003a4a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d104      	bne.n	8003a5c <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8003a52:	68bb      	ldr	r3, [r7, #8]
 8003a54:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d00c      	beq.n	8003a76 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d007      	beq.n	8003a76 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8003a6e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003a70:	6878      	ldr	r0, [r7, #4]
 8003a72:	f000 fd27 	bl	80044c4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8003a76:	68bb      	ldr	r3, [r7, #8]
 8003a78:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d00c      	beq.n	8003a9a <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d007      	beq.n	8003a9a <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8003a92:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8003a94:	6878      	ldr	r0, [r7, #4]
 8003a96:	f000 fd1f 	bl	80044d8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003a9a:	68bb      	ldr	r3, [r7, #8]
 8003a9c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d00c      	beq.n	8003abe <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d007      	beq.n	8003abe <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003ab6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003ab8:	6878      	ldr	r0, [r7, #4]
 8003aba:	f000 f9dd 	bl	8003e78 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003abe:	68bb      	ldr	r3, [r7, #8]
 8003ac0:	f003 0320 	and.w	r3, r3, #32
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d00c      	beq.n	8003ae2 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	f003 0320 	and.w	r3, r3, #32
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d007      	beq.n	8003ae2 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	f06f 0220 	mvn.w	r2, #32
 8003ada:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003adc:	6878      	ldr	r0, [r7, #4]
 8003ade:	f000 fce7 	bl	80044b0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003ae2:	bf00      	nop
 8003ae4:	3710      	adds	r7, #16
 8003ae6:	46bd      	mov	sp, r7
 8003ae8:	bd80      	pop	{r7, pc}

08003aea <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8003aea:	b580      	push	{r7, lr}
 8003aec:	b086      	sub	sp, #24
 8003aee:	af00      	add	r7, sp, #0
 8003af0:	60f8      	str	r0, [r7, #12]
 8003af2:	60b9      	str	r1, [r7, #8]
 8003af4:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003af6:	2300      	movs	r3, #0
 8003af8:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003b00:	2b01      	cmp	r3, #1
 8003b02:	d101      	bne.n	8003b08 <HAL_TIM_IC_ConfigChannel+0x1e>
 8003b04:	2302      	movs	r3, #2
 8003b06:	e088      	b.n	8003c1a <HAL_TIM_IC_ConfigChannel+0x130>
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	2201      	movs	r2, #1
 8003b0c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d11b      	bne.n	8003b4e <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8003b1a:	68bb      	ldr	r3, [r7, #8]
 8003b1c:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8003b1e:	68bb      	ldr	r3, [r7, #8]
 8003b20:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8003b22:	68bb      	ldr	r3, [r7, #8]
 8003b24:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8003b26:	f000 fa57 	bl	8003fd8 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	699a      	ldr	r2, [r3, #24]
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	f022 020c 	bic.w	r2, r2, #12
 8003b38:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	6999      	ldr	r1, [r3, #24]
 8003b40:	68bb      	ldr	r3, [r7, #8]
 8003b42:	689a      	ldr	r2, [r3, #8]
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	430a      	orrs	r2, r1
 8003b4a:	619a      	str	r2, [r3, #24]
 8003b4c:	e060      	b.n	8003c10 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	2b04      	cmp	r3, #4
 8003b52:	d11c      	bne.n	8003b8e <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8003b58:	68bb      	ldr	r3, [r7, #8]
 8003b5a:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8003b5c:	68bb      	ldr	r3, [r7, #8]
 8003b5e:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8003b60:	68bb      	ldr	r3, [r7, #8]
 8003b62:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8003b64:	f000 fad5 	bl	8004112 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	699a      	ldr	r2, [r3, #24]
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8003b76:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	6999      	ldr	r1, [r3, #24]
 8003b7e:	68bb      	ldr	r3, [r7, #8]
 8003b80:	689b      	ldr	r3, [r3, #8]
 8003b82:	021a      	lsls	r2, r3, #8
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	430a      	orrs	r2, r1
 8003b8a:	619a      	str	r2, [r3, #24]
 8003b8c:	e040      	b.n	8003c10 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	2b08      	cmp	r3, #8
 8003b92:	d11b      	bne.n	8003bcc <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8003b98:	68bb      	ldr	r3, [r7, #8]
 8003b9a:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8003b9c:	68bb      	ldr	r3, [r7, #8]
 8003b9e:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8003ba0:	68bb      	ldr	r3, [r7, #8]
 8003ba2:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8003ba4:	f000 fb22 	bl	80041ec <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	69da      	ldr	r2, [r3, #28]
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	f022 020c 	bic.w	r2, r2, #12
 8003bb6:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	69d9      	ldr	r1, [r3, #28]
 8003bbe:	68bb      	ldr	r3, [r7, #8]
 8003bc0:	689a      	ldr	r2, [r3, #8]
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	430a      	orrs	r2, r1
 8003bc8:	61da      	str	r2, [r3, #28]
 8003bca:	e021      	b.n	8003c10 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	2b0c      	cmp	r3, #12
 8003bd0:	d11c      	bne.n	8003c0c <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8003bd6:	68bb      	ldr	r3, [r7, #8]
 8003bd8:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8003bda:	68bb      	ldr	r3, [r7, #8]
 8003bdc:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8003bde:	68bb      	ldr	r3, [r7, #8]
 8003be0:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8003be2:	f000 fb3f 	bl	8004264 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	69da      	ldr	r2, [r3, #28]
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8003bf4:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	69d9      	ldr	r1, [r3, #28]
 8003bfc:	68bb      	ldr	r3, [r7, #8]
 8003bfe:	689b      	ldr	r3, [r3, #8]
 8003c00:	021a      	lsls	r2, r3, #8
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	430a      	orrs	r2, r1
 8003c08:	61da      	str	r2, [r3, #28]
 8003c0a:	e001      	b.n	8003c10 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8003c0c:	2301      	movs	r3, #1
 8003c0e:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	2200      	movs	r2, #0
 8003c14:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003c18:	7dfb      	ldrb	r3, [r7, #23]
}
 8003c1a:	4618      	mov	r0, r3
 8003c1c:	3718      	adds	r7, #24
 8003c1e:	46bd      	mov	sp, r7
 8003c20:	bd80      	pop	{r7, pc}

08003c22 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003c22:	b580      	push	{r7, lr}
 8003c24:	b084      	sub	sp, #16
 8003c26:	af00      	add	r7, sp, #0
 8003c28:	6078      	str	r0, [r7, #4]
 8003c2a:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003c2c:	2300      	movs	r3, #0
 8003c2e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003c36:	2b01      	cmp	r3, #1
 8003c38:	d101      	bne.n	8003c3e <HAL_TIM_ConfigClockSource+0x1c>
 8003c3a:	2302      	movs	r3, #2
 8003c3c:	e0b6      	b.n	8003dac <HAL_TIM_ConfigClockSource+0x18a>
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	2201      	movs	r2, #1
 8003c42:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	2202      	movs	r2, #2
 8003c4a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	689b      	ldr	r3, [r3, #8]
 8003c54:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003c56:	68bb      	ldr	r3, [r7, #8]
 8003c58:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003c5c:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8003c60:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003c62:	68bb      	ldr	r3, [r7, #8]
 8003c64:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003c68:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	68ba      	ldr	r2, [r7, #8]
 8003c70:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003c72:	683b      	ldr	r3, [r7, #0]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003c7a:	d03e      	beq.n	8003cfa <HAL_TIM_ConfigClockSource+0xd8>
 8003c7c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003c80:	f200 8087 	bhi.w	8003d92 <HAL_TIM_ConfigClockSource+0x170>
 8003c84:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003c88:	f000 8086 	beq.w	8003d98 <HAL_TIM_ConfigClockSource+0x176>
 8003c8c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003c90:	d87f      	bhi.n	8003d92 <HAL_TIM_ConfigClockSource+0x170>
 8003c92:	2b70      	cmp	r3, #112	@ 0x70
 8003c94:	d01a      	beq.n	8003ccc <HAL_TIM_ConfigClockSource+0xaa>
 8003c96:	2b70      	cmp	r3, #112	@ 0x70
 8003c98:	d87b      	bhi.n	8003d92 <HAL_TIM_ConfigClockSource+0x170>
 8003c9a:	2b60      	cmp	r3, #96	@ 0x60
 8003c9c:	d050      	beq.n	8003d40 <HAL_TIM_ConfigClockSource+0x11e>
 8003c9e:	2b60      	cmp	r3, #96	@ 0x60
 8003ca0:	d877      	bhi.n	8003d92 <HAL_TIM_ConfigClockSource+0x170>
 8003ca2:	2b50      	cmp	r3, #80	@ 0x50
 8003ca4:	d03c      	beq.n	8003d20 <HAL_TIM_ConfigClockSource+0xfe>
 8003ca6:	2b50      	cmp	r3, #80	@ 0x50
 8003ca8:	d873      	bhi.n	8003d92 <HAL_TIM_ConfigClockSource+0x170>
 8003caa:	2b40      	cmp	r3, #64	@ 0x40
 8003cac:	d058      	beq.n	8003d60 <HAL_TIM_ConfigClockSource+0x13e>
 8003cae:	2b40      	cmp	r3, #64	@ 0x40
 8003cb0:	d86f      	bhi.n	8003d92 <HAL_TIM_ConfigClockSource+0x170>
 8003cb2:	2b30      	cmp	r3, #48	@ 0x30
 8003cb4:	d064      	beq.n	8003d80 <HAL_TIM_ConfigClockSource+0x15e>
 8003cb6:	2b30      	cmp	r3, #48	@ 0x30
 8003cb8:	d86b      	bhi.n	8003d92 <HAL_TIM_ConfigClockSource+0x170>
 8003cba:	2b20      	cmp	r3, #32
 8003cbc:	d060      	beq.n	8003d80 <HAL_TIM_ConfigClockSource+0x15e>
 8003cbe:	2b20      	cmp	r3, #32
 8003cc0:	d867      	bhi.n	8003d92 <HAL_TIM_ConfigClockSource+0x170>
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d05c      	beq.n	8003d80 <HAL_TIM_ConfigClockSource+0x15e>
 8003cc6:	2b10      	cmp	r3, #16
 8003cc8:	d05a      	beq.n	8003d80 <HAL_TIM_ConfigClockSource+0x15e>
 8003cca:	e062      	b.n	8003d92 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003cd0:	683b      	ldr	r3, [r7, #0]
 8003cd2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003cd4:	683b      	ldr	r3, [r7, #0]
 8003cd6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003cd8:	683b      	ldr	r3, [r7, #0]
 8003cda:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003cdc:	f000 fb1a 	bl	8004314 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	689b      	ldr	r3, [r3, #8]
 8003ce6:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003ce8:	68bb      	ldr	r3, [r7, #8]
 8003cea:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8003cee:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	68ba      	ldr	r2, [r7, #8]
 8003cf6:	609a      	str	r2, [r3, #8]
      break;
 8003cf8:	e04f      	b.n	8003d9a <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003cfe:	683b      	ldr	r3, [r7, #0]
 8003d00:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003d02:	683b      	ldr	r3, [r7, #0]
 8003d04:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003d06:	683b      	ldr	r3, [r7, #0]
 8003d08:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003d0a:	f000 fb03 	bl	8004314 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	689a      	ldr	r2, [r3, #8]
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003d1c:	609a      	str	r2, [r3, #8]
      break;
 8003d1e:	e03c      	b.n	8003d9a <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003d24:	683b      	ldr	r3, [r7, #0]
 8003d26:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003d28:	683b      	ldr	r3, [r7, #0]
 8003d2a:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003d2c:	461a      	mov	r2, r3
 8003d2e:	f000 f9c1 	bl	80040b4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	2150      	movs	r1, #80	@ 0x50
 8003d38:	4618      	mov	r0, r3
 8003d3a:	f000 fad0 	bl	80042de <TIM_ITRx_SetConfig>
      break;
 8003d3e:	e02c      	b.n	8003d9a <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003d44:	683b      	ldr	r3, [r7, #0]
 8003d46:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003d48:	683b      	ldr	r3, [r7, #0]
 8003d4a:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003d4c:	461a      	mov	r2, r3
 8003d4e:	f000 fa1d 	bl	800418c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	2160      	movs	r1, #96	@ 0x60
 8003d58:	4618      	mov	r0, r3
 8003d5a:	f000 fac0 	bl	80042de <TIM_ITRx_SetConfig>
      break;
 8003d5e:	e01c      	b.n	8003d9a <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003d64:	683b      	ldr	r3, [r7, #0]
 8003d66:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003d68:	683b      	ldr	r3, [r7, #0]
 8003d6a:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003d6c:	461a      	mov	r2, r3
 8003d6e:	f000 f9a1 	bl	80040b4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	2140      	movs	r1, #64	@ 0x40
 8003d78:	4618      	mov	r0, r3
 8003d7a:	f000 fab0 	bl	80042de <TIM_ITRx_SetConfig>
      break;
 8003d7e:	e00c      	b.n	8003d9a <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681a      	ldr	r2, [r3, #0]
 8003d84:	683b      	ldr	r3, [r7, #0]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	4619      	mov	r1, r3
 8003d8a:	4610      	mov	r0, r2
 8003d8c:	f000 faa7 	bl	80042de <TIM_ITRx_SetConfig>
      break;
 8003d90:	e003      	b.n	8003d9a <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8003d92:	2301      	movs	r3, #1
 8003d94:	73fb      	strb	r3, [r7, #15]
      break;
 8003d96:	e000      	b.n	8003d9a <HAL_TIM_ConfigClockSource+0x178>
      break;
 8003d98:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	2201      	movs	r2, #1
 8003d9e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	2200      	movs	r2, #0
 8003da6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003daa:	7bfb      	ldrb	r3, [r7, #15]
}
 8003dac:	4618      	mov	r0, r3
 8003dae:	3710      	adds	r7, #16
 8003db0:	46bd      	mov	sp, r7
 8003db2:	bd80      	pop	{r7, pc}

08003db4 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003db4:	b480      	push	{r7}
 8003db6:	b085      	sub	sp, #20
 8003db8:	af00      	add	r7, sp, #0
 8003dba:	6078      	str	r0, [r7, #4]
 8003dbc:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8003dbe:	2300      	movs	r3, #0
 8003dc0:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8003dc2:	683b      	ldr	r3, [r7, #0]
 8003dc4:	2b0c      	cmp	r3, #12
 8003dc6:	d831      	bhi.n	8003e2c <HAL_TIM_ReadCapturedValue+0x78>
 8003dc8:	a201      	add	r2, pc, #4	@ (adr r2, 8003dd0 <HAL_TIM_ReadCapturedValue+0x1c>)
 8003dca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003dce:	bf00      	nop
 8003dd0:	08003e05 	.word	0x08003e05
 8003dd4:	08003e2d 	.word	0x08003e2d
 8003dd8:	08003e2d 	.word	0x08003e2d
 8003ddc:	08003e2d 	.word	0x08003e2d
 8003de0:	08003e0f 	.word	0x08003e0f
 8003de4:	08003e2d 	.word	0x08003e2d
 8003de8:	08003e2d 	.word	0x08003e2d
 8003dec:	08003e2d 	.word	0x08003e2d
 8003df0:	08003e19 	.word	0x08003e19
 8003df4:	08003e2d 	.word	0x08003e2d
 8003df8:	08003e2d 	.word	0x08003e2d
 8003dfc:	08003e2d 	.word	0x08003e2d
 8003e00:	08003e23 	.word	0x08003e23
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003e0a:	60fb      	str	r3, [r7, #12]

      break;
 8003e0c:	e00f      	b.n	8003e2e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e14:	60fb      	str	r3, [r7, #12]

      break;
 8003e16:	e00a      	b.n	8003e2e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e1e:	60fb      	str	r3, [r7, #12]

      break;
 8003e20:	e005      	b.n	8003e2e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e28:	60fb      	str	r3, [r7, #12]

      break;
 8003e2a:	e000      	b.n	8003e2e <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8003e2c:	bf00      	nop
  }

  return tmpreg;
 8003e2e:	68fb      	ldr	r3, [r7, #12]
}
 8003e30:	4618      	mov	r0, r3
 8003e32:	3714      	adds	r7, #20
 8003e34:	46bd      	mov	sp, r7
 8003e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e3a:	4770      	bx	lr

08003e3c <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003e3c:	b480      	push	{r7}
 8003e3e:	b083      	sub	sp, #12
 8003e40:	af00      	add	r7, sp, #0
 8003e42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8003e44:	bf00      	nop
 8003e46:	370c      	adds	r7, #12
 8003e48:	46bd      	mov	sp, r7
 8003e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e4e:	4770      	bx	lr

08003e50 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003e50:	b480      	push	{r7}
 8003e52:	b083      	sub	sp, #12
 8003e54:	af00      	add	r7, sp, #0
 8003e56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003e58:	bf00      	nop
 8003e5a:	370c      	adds	r7, #12
 8003e5c:	46bd      	mov	sp, r7
 8003e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e62:	4770      	bx	lr

08003e64 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003e64:	b480      	push	{r7}
 8003e66:	b083      	sub	sp, #12
 8003e68:	af00      	add	r7, sp, #0
 8003e6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003e6c:	bf00      	nop
 8003e6e:	370c      	adds	r7, #12
 8003e70:	46bd      	mov	sp, r7
 8003e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e76:	4770      	bx	lr

08003e78 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003e78:	b480      	push	{r7}
 8003e7a:	b083      	sub	sp, #12
 8003e7c:	af00      	add	r7, sp, #0
 8003e7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003e80:	bf00      	nop
 8003e82:	370c      	adds	r7, #12
 8003e84:	46bd      	mov	sp, r7
 8003e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e8a:	4770      	bx	lr

08003e8c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003e8c:	b480      	push	{r7}
 8003e8e:	b085      	sub	sp, #20
 8003e90:	af00      	add	r7, sp, #0
 8003e92:	6078      	str	r0, [r7, #4]
 8003e94:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	4a46      	ldr	r2, [pc, #280]	@ (8003fb8 <TIM_Base_SetConfig+0x12c>)
 8003ea0:	4293      	cmp	r3, r2
 8003ea2:	d013      	beq.n	8003ecc <TIM_Base_SetConfig+0x40>
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003eaa:	d00f      	beq.n	8003ecc <TIM_Base_SetConfig+0x40>
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	4a43      	ldr	r2, [pc, #268]	@ (8003fbc <TIM_Base_SetConfig+0x130>)
 8003eb0:	4293      	cmp	r3, r2
 8003eb2:	d00b      	beq.n	8003ecc <TIM_Base_SetConfig+0x40>
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	4a42      	ldr	r2, [pc, #264]	@ (8003fc0 <TIM_Base_SetConfig+0x134>)
 8003eb8:	4293      	cmp	r3, r2
 8003eba:	d007      	beq.n	8003ecc <TIM_Base_SetConfig+0x40>
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	4a41      	ldr	r2, [pc, #260]	@ (8003fc4 <TIM_Base_SetConfig+0x138>)
 8003ec0:	4293      	cmp	r3, r2
 8003ec2:	d003      	beq.n	8003ecc <TIM_Base_SetConfig+0x40>
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	4a40      	ldr	r2, [pc, #256]	@ (8003fc8 <TIM_Base_SetConfig+0x13c>)
 8003ec8:	4293      	cmp	r3, r2
 8003eca:	d108      	bne.n	8003ede <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003ed2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003ed4:	683b      	ldr	r3, [r7, #0]
 8003ed6:	685b      	ldr	r3, [r3, #4]
 8003ed8:	68fa      	ldr	r2, [r7, #12]
 8003eda:	4313      	orrs	r3, r2
 8003edc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	4a35      	ldr	r2, [pc, #212]	@ (8003fb8 <TIM_Base_SetConfig+0x12c>)
 8003ee2:	4293      	cmp	r3, r2
 8003ee4:	d01f      	beq.n	8003f26 <TIM_Base_SetConfig+0x9a>
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003eec:	d01b      	beq.n	8003f26 <TIM_Base_SetConfig+0x9a>
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	4a32      	ldr	r2, [pc, #200]	@ (8003fbc <TIM_Base_SetConfig+0x130>)
 8003ef2:	4293      	cmp	r3, r2
 8003ef4:	d017      	beq.n	8003f26 <TIM_Base_SetConfig+0x9a>
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	4a31      	ldr	r2, [pc, #196]	@ (8003fc0 <TIM_Base_SetConfig+0x134>)
 8003efa:	4293      	cmp	r3, r2
 8003efc:	d013      	beq.n	8003f26 <TIM_Base_SetConfig+0x9a>
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	4a30      	ldr	r2, [pc, #192]	@ (8003fc4 <TIM_Base_SetConfig+0x138>)
 8003f02:	4293      	cmp	r3, r2
 8003f04:	d00f      	beq.n	8003f26 <TIM_Base_SetConfig+0x9a>
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	4a2f      	ldr	r2, [pc, #188]	@ (8003fc8 <TIM_Base_SetConfig+0x13c>)
 8003f0a:	4293      	cmp	r3, r2
 8003f0c:	d00b      	beq.n	8003f26 <TIM_Base_SetConfig+0x9a>
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	4a2e      	ldr	r2, [pc, #184]	@ (8003fcc <TIM_Base_SetConfig+0x140>)
 8003f12:	4293      	cmp	r3, r2
 8003f14:	d007      	beq.n	8003f26 <TIM_Base_SetConfig+0x9a>
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	4a2d      	ldr	r2, [pc, #180]	@ (8003fd0 <TIM_Base_SetConfig+0x144>)
 8003f1a:	4293      	cmp	r3, r2
 8003f1c:	d003      	beq.n	8003f26 <TIM_Base_SetConfig+0x9a>
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	4a2c      	ldr	r2, [pc, #176]	@ (8003fd4 <TIM_Base_SetConfig+0x148>)
 8003f22:	4293      	cmp	r3, r2
 8003f24:	d108      	bne.n	8003f38 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003f2c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003f2e:	683b      	ldr	r3, [r7, #0]
 8003f30:	68db      	ldr	r3, [r3, #12]
 8003f32:	68fa      	ldr	r2, [r7, #12]
 8003f34:	4313      	orrs	r3, r2
 8003f36:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003f3e:	683b      	ldr	r3, [r7, #0]
 8003f40:	695b      	ldr	r3, [r3, #20]
 8003f42:	4313      	orrs	r3, r2
 8003f44:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	68fa      	ldr	r2, [r7, #12]
 8003f4a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003f4c:	683b      	ldr	r3, [r7, #0]
 8003f4e:	689a      	ldr	r2, [r3, #8]
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003f54:	683b      	ldr	r3, [r7, #0]
 8003f56:	681a      	ldr	r2, [r3, #0]
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	4a16      	ldr	r2, [pc, #88]	@ (8003fb8 <TIM_Base_SetConfig+0x12c>)
 8003f60:	4293      	cmp	r3, r2
 8003f62:	d00f      	beq.n	8003f84 <TIM_Base_SetConfig+0xf8>
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	4a18      	ldr	r2, [pc, #96]	@ (8003fc8 <TIM_Base_SetConfig+0x13c>)
 8003f68:	4293      	cmp	r3, r2
 8003f6a:	d00b      	beq.n	8003f84 <TIM_Base_SetConfig+0xf8>
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	4a17      	ldr	r2, [pc, #92]	@ (8003fcc <TIM_Base_SetConfig+0x140>)
 8003f70:	4293      	cmp	r3, r2
 8003f72:	d007      	beq.n	8003f84 <TIM_Base_SetConfig+0xf8>
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	4a16      	ldr	r2, [pc, #88]	@ (8003fd0 <TIM_Base_SetConfig+0x144>)
 8003f78:	4293      	cmp	r3, r2
 8003f7a:	d003      	beq.n	8003f84 <TIM_Base_SetConfig+0xf8>
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	4a15      	ldr	r2, [pc, #84]	@ (8003fd4 <TIM_Base_SetConfig+0x148>)
 8003f80:	4293      	cmp	r3, r2
 8003f82:	d103      	bne.n	8003f8c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003f84:	683b      	ldr	r3, [r7, #0]
 8003f86:	691a      	ldr	r2, [r3, #16]
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	2201      	movs	r2, #1
 8003f90:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	691b      	ldr	r3, [r3, #16]
 8003f96:	f003 0301 	and.w	r3, r3, #1
 8003f9a:	2b01      	cmp	r3, #1
 8003f9c:	d105      	bne.n	8003faa <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	691b      	ldr	r3, [r3, #16]
 8003fa2:	f023 0201 	bic.w	r2, r3, #1
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	611a      	str	r2, [r3, #16]
  }
}
 8003faa:	bf00      	nop
 8003fac:	3714      	adds	r7, #20
 8003fae:	46bd      	mov	sp, r7
 8003fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fb4:	4770      	bx	lr
 8003fb6:	bf00      	nop
 8003fb8:	40012c00 	.word	0x40012c00
 8003fbc:	40000400 	.word	0x40000400
 8003fc0:	40000800 	.word	0x40000800
 8003fc4:	40000c00 	.word	0x40000c00
 8003fc8:	40013400 	.word	0x40013400
 8003fcc:	40014000 	.word	0x40014000
 8003fd0:	40014400 	.word	0x40014400
 8003fd4:	40014800 	.word	0x40014800

08003fd8 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8003fd8:	b480      	push	{r7}
 8003fda:	b087      	sub	sp, #28
 8003fdc:	af00      	add	r7, sp, #0
 8003fde:	60f8      	str	r0, [r7, #12]
 8003fe0:	60b9      	str	r1, [r7, #8]
 8003fe2:	607a      	str	r2, [r7, #4]
 8003fe4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	6a1b      	ldr	r3, [r3, #32]
 8003fea:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	6a1b      	ldr	r3, [r3, #32]
 8003ff0:	f023 0201 	bic.w	r2, r3, #1
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	699b      	ldr	r3, [r3, #24]
 8003ffc:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	4a26      	ldr	r2, [pc, #152]	@ (800409c <TIM_TI1_SetConfig+0xc4>)
 8004002:	4293      	cmp	r3, r2
 8004004:	d017      	beq.n	8004036 <TIM_TI1_SetConfig+0x5e>
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800400c:	d013      	beq.n	8004036 <TIM_TI1_SetConfig+0x5e>
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	4a23      	ldr	r2, [pc, #140]	@ (80040a0 <TIM_TI1_SetConfig+0xc8>)
 8004012:	4293      	cmp	r3, r2
 8004014:	d00f      	beq.n	8004036 <TIM_TI1_SetConfig+0x5e>
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	4a22      	ldr	r2, [pc, #136]	@ (80040a4 <TIM_TI1_SetConfig+0xcc>)
 800401a:	4293      	cmp	r3, r2
 800401c:	d00b      	beq.n	8004036 <TIM_TI1_SetConfig+0x5e>
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	4a21      	ldr	r2, [pc, #132]	@ (80040a8 <TIM_TI1_SetConfig+0xd0>)
 8004022:	4293      	cmp	r3, r2
 8004024:	d007      	beq.n	8004036 <TIM_TI1_SetConfig+0x5e>
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	4a20      	ldr	r2, [pc, #128]	@ (80040ac <TIM_TI1_SetConfig+0xd4>)
 800402a:	4293      	cmp	r3, r2
 800402c:	d003      	beq.n	8004036 <TIM_TI1_SetConfig+0x5e>
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	4a1f      	ldr	r2, [pc, #124]	@ (80040b0 <TIM_TI1_SetConfig+0xd8>)
 8004032:	4293      	cmp	r3, r2
 8004034:	d101      	bne.n	800403a <TIM_TI1_SetConfig+0x62>
 8004036:	2301      	movs	r3, #1
 8004038:	e000      	b.n	800403c <TIM_TI1_SetConfig+0x64>
 800403a:	2300      	movs	r3, #0
 800403c:	2b00      	cmp	r3, #0
 800403e:	d008      	beq.n	8004052 <TIM_TI1_SetConfig+0x7a>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8004040:	697b      	ldr	r3, [r7, #20]
 8004042:	f023 0303 	bic.w	r3, r3, #3
 8004046:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8004048:	697a      	ldr	r2, [r7, #20]
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	4313      	orrs	r3, r2
 800404e:	617b      	str	r3, [r7, #20]
 8004050:	e003      	b.n	800405a <TIM_TI1_SetConfig+0x82>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8004052:	697b      	ldr	r3, [r7, #20]
 8004054:	f043 0301 	orr.w	r3, r3, #1
 8004058:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800405a:	697b      	ldr	r3, [r7, #20]
 800405c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004060:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8004062:	683b      	ldr	r3, [r7, #0]
 8004064:	011b      	lsls	r3, r3, #4
 8004066:	b2db      	uxtb	r3, r3
 8004068:	697a      	ldr	r2, [r7, #20]
 800406a:	4313      	orrs	r3, r2
 800406c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800406e:	693b      	ldr	r3, [r7, #16]
 8004070:	f023 030a 	bic.w	r3, r3, #10
 8004074:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8004076:	68bb      	ldr	r3, [r7, #8]
 8004078:	f003 030a 	and.w	r3, r3, #10
 800407c:	693a      	ldr	r2, [r7, #16]
 800407e:	4313      	orrs	r3, r2
 8004080:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	697a      	ldr	r2, [r7, #20]
 8004086:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	693a      	ldr	r2, [r7, #16]
 800408c:	621a      	str	r2, [r3, #32]
}
 800408e:	bf00      	nop
 8004090:	371c      	adds	r7, #28
 8004092:	46bd      	mov	sp, r7
 8004094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004098:	4770      	bx	lr
 800409a:	bf00      	nop
 800409c:	40012c00 	.word	0x40012c00
 80040a0:	40000400 	.word	0x40000400
 80040a4:	40000800 	.word	0x40000800
 80040a8:	40000c00 	.word	0x40000c00
 80040ac:	40013400 	.word	0x40013400
 80040b0:	40014000 	.word	0x40014000

080040b4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80040b4:	b480      	push	{r7}
 80040b6:	b087      	sub	sp, #28
 80040b8:	af00      	add	r7, sp, #0
 80040ba:	60f8      	str	r0, [r7, #12]
 80040bc:	60b9      	str	r1, [r7, #8]
 80040be:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	6a1b      	ldr	r3, [r3, #32]
 80040c4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	6a1b      	ldr	r3, [r3, #32]
 80040ca:	f023 0201 	bic.w	r2, r3, #1
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	699b      	ldr	r3, [r3, #24]
 80040d6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80040d8:	693b      	ldr	r3, [r7, #16]
 80040da:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80040de:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	011b      	lsls	r3, r3, #4
 80040e4:	693a      	ldr	r2, [r7, #16]
 80040e6:	4313      	orrs	r3, r2
 80040e8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80040ea:	697b      	ldr	r3, [r7, #20]
 80040ec:	f023 030a 	bic.w	r3, r3, #10
 80040f0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80040f2:	697a      	ldr	r2, [r7, #20]
 80040f4:	68bb      	ldr	r3, [r7, #8]
 80040f6:	4313      	orrs	r3, r2
 80040f8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	693a      	ldr	r2, [r7, #16]
 80040fe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	697a      	ldr	r2, [r7, #20]
 8004104:	621a      	str	r2, [r3, #32]
}
 8004106:	bf00      	nop
 8004108:	371c      	adds	r7, #28
 800410a:	46bd      	mov	sp, r7
 800410c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004110:	4770      	bx	lr

08004112 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004112:	b480      	push	{r7}
 8004114:	b087      	sub	sp, #28
 8004116:	af00      	add	r7, sp, #0
 8004118:	60f8      	str	r0, [r7, #12]
 800411a:	60b9      	str	r1, [r7, #8]
 800411c:	607a      	str	r2, [r7, #4]
 800411e:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	6a1b      	ldr	r3, [r3, #32]
 8004124:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	6a1b      	ldr	r3, [r3, #32]
 800412a:	f023 0210 	bic.w	r2, r3, #16
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	699b      	ldr	r3, [r3, #24]
 8004136:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8004138:	693b      	ldr	r3, [r7, #16]
 800413a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800413e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	021b      	lsls	r3, r3, #8
 8004144:	693a      	ldr	r2, [r7, #16]
 8004146:	4313      	orrs	r3, r2
 8004148:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800414a:	693b      	ldr	r3, [r7, #16]
 800414c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004150:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8004152:	683b      	ldr	r3, [r7, #0]
 8004154:	031b      	lsls	r3, r3, #12
 8004156:	b29b      	uxth	r3, r3
 8004158:	693a      	ldr	r2, [r7, #16]
 800415a:	4313      	orrs	r3, r2
 800415c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800415e:	697b      	ldr	r3, [r7, #20]
 8004160:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004164:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8004166:	68bb      	ldr	r3, [r7, #8]
 8004168:	011b      	lsls	r3, r3, #4
 800416a:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 800416e:	697a      	ldr	r2, [r7, #20]
 8004170:	4313      	orrs	r3, r2
 8004172:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	693a      	ldr	r2, [r7, #16]
 8004178:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	697a      	ldr	r2, [r7, #20]
 800417e:	621a      	str	r2, [r3, #32]
}
 8004180:	bf00      	nop
 8004182:	371c      	adds	r7, #28
 8004184:	46bd      	mov	sp, r7
 8004186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800418a:	4770      	bx	lr

0800418c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800418c:	b480      	push	{r7}
 800418e:	b087      	sub	sp, #28
 8004190:	af00      	add	r7, sp, #0
 8004192:	60f8      	str	r0, [r7, #12]
 8004194:	60b9      	str	r1, [r7, #8]
 8004196:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	6a1b      	ldr	r3, [r3, #32]
 800419c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	6a1b      	ldr	r3, [r3, #32]
 80041a2:	f023 0210 	bic.w	r2, r3, #16
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	699b      	ldr	r3, [r3, #24]
 80041ae:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80041b0:	693b      	ldr	r3, [r7, #16]
 80041b2:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80041b6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	031b      	lsls	r3, r3, #12
 80041bc:	693a      	ldr	r2, [r7, #16]
 80041be:	4313      	orrs	r3, r2
 80041c0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80041c2:	697b      	ldr	r3, [r7, #20]
 80041c4:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80041c8:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80041ca:	68bb      	ldr	r3, [r7, #8]
 80041cc:	011b      	lsls	r3, r3, #4
 80041ce:	697a      	ldr	r2, [r7, #20]
 80041d0:	4313      	orrs	r3, r2
 80041d2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	693a      	ldr	r2, [r7, #16]
 80041d8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	697a      	ldr	r2, [r7, #20]
 80041de:	621a      	str	r2, [r3, #32]
}
 80041e0:	bf00      	nop
 80041e2:	371c      	adds	r7, #28
 80041e4:	46bd      	mov	sp, r7
 80041e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ea:	4770      	bx	lr

080041ec <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80041ec:	b480      	push	{r7}
 80041ee:	b087      	sub	sp, #28
 80041f0:	af00      	add	r7, sp, #0
 80041f2:	60f8      	str	r0, [r7, #12]
 80041f4:	60b9      	str	r1, [r7, #8]
 80041f6:	607a      	str	r2, [r7, #4]
 80041f8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	6a1b      	ldr	r3, [r3, #32]
 80041fe:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	6a1b      	ldr	r3, [r3, #32]
 8004204:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	69db      	ldr	r3, [r3, #28]
 8004210:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8004212:	693b      	ldr	r3, [r7, #16]
 8004214:	f023 0303 	bic.w	r3, r3, #3
 8004218:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 800421a:	693a      	ldr	r2, [r7, #16]
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	4313      	orrs	r3, r2
 8004220:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8004222:	693b      	ldr	r3, [r7, #16]
 8004224:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004228:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800422a:	683b      	ldr	r3, [r7, #0]
 800422c:	011b      	lsls	r3, r3, #4
 800422e:	b2db      	uxtb	r3, r3
 8004230:	693a      	ldr	r2, [r7, #16]
 8004232:	4313      	orrs	r3, r2
 8004234:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8004236:	697b      	ldr	r3, [r7, #20]
 8004238:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 800423c:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800423e:	68bb      	ldr	r3, [r7, #8]
 8004240:	021b      	lsls	r3, r3, #8
 8004242:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 8004246:	697a      	ldr	r2, [r7, #20]
 8004248:	4313      	orrs	r3, r2
 800424a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	693a      	ldr	r2, [r7, #16]
 8004250:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	697a      	ldr	r2, [r7, #20]
 8004256:	621a      	str	r2, [r3, #32]
}
 8004258:	bf00      	nop
 800425a:	371c      	adds	r7, #28
 800425c:	46bd      	mov	sp, r7
 800425e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004262:	4770      	bx	lr

08004264 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004264:	b480      	push	{r7}
 8004266:	b087      	sub	sp, #28
 8004268:	af00      	add	r7, sp, #0
 800426a:	60f8      	str	r0, [r7, #12]
 800426c:	60b9      	str	r1, [r7, #8]
 800426e:	607a      	str	r2, [r7, #4]
 8004270:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	6a1b      	ldr	r3, [r3, #32]
 8004276:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	6a1b      	ldr	r3, [r3, #32]
 800427c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	69db      	ldr	r3, [r3, #28]
 8004288:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800428a:	693b      	ldr	r3, [r7, #16]
 800428c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004290:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	021b      	lsls	r3, r3, #8
 8004296:	693a      	ldr	r2, [r7, #16]
 8004298:	4313      	orrs	r3, r2
 800429a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800429c:	693b      	ldr	r3, [r7, #16]
 800429e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80042a2:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80042a4:	683b      	ldr	r3, [r7, #0]
 80042a6:	031b      	lsls	r3, r3, #12
 80042a8:	b29b      	uxth	r3, r3
 80042aa:	693a      	ldr	r2, [r7, #16]
 80042ac:	4313      	orrs	r3, r2
 80042ae:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 80042b0:	697b      	ldr	r3, [r7, #20]
 80042b2:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 80042b6:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 80042b8:	68bb      	ldr	r3, [r7, #8]
 80042ba:	031b      	lsls	r3, r3, #12
 80042bc:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 80042c0:	697a      	ldr	r2, [r7, #20]
 80042c2:	4313      	orrs	r3, r2
 80042c4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	693a      	ldr	r2, [r7, #16]
 80042ca:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	697a      	ldr	r2, [r7, #20]
 80042d0:	621a      	str	r2, [r3, #32]
}
 80042d2:	bf00      	nop
 80042d4:	371c      	adds	r7, #28
 80042d6:	46bd      	mov	sp, r7
 80042d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042dc:	4770      	bx	lr

080042de <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80042de:	b480      	push	{r7}
 80042e0:	b085      	sub	sp, #20
 80042e2:	af00      	add	r7, sp, #0
 80042e4:	6078      	str	r0, [r7, #4]
 80042e6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	689b      	ldr	r3, [r3, #8]
 80042ec:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80042f4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80042f6:	683a      	ldr	r2, [r7, #0]
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	4313      	orrs	r3, r2
 80042fc:	f043 0307 	orr.w	r3, r3, #7
 8004300:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	68fa      	ldr	r2, [r7, #12]
 8004306:	609a      	str	r2, [r3, #8]
}
 8004308:	bf00      	nop
 800430a:	3714      	adds	r7, #20
 800430c:	46bd      	mov	sp, r7
 800430e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004312:	4770      	bx	lr

08004314 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004314:	b480      	push	{r7}
 8004316:	b087      	sub	sp, #28
 8004318:	af00      	add	r7, sp, #0
 800431a:	60f8      	str	r0, [r7, #12]
 800431c:	60b9      	str	r1, [r7, #8]
 800431e:	607a      	str	r2, [r7, #4]
 8004320:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	689b      	ldr	r3, [r3, #8]
 8004326:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004328:	697b      	ldr	r3, [r7, #20]
 800432a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800432e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004330:	683b      	ldr	r3, [r7, #0]
 8004332:	021a      	lsls	r2, r3, #8
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	431a      	orrs	r2, r3
 8004338:	68bb      	ldr	r3, [r7, #8]
 800433a:	4313      	orrs	r3, r2
 800433c:	697a      	ldr	r2, [r7, #20]
 800433e:	4313      	orrs	r3, r2
 8004340:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	697a      	ldr	r2, [r7, #20]
 8004346:	609a      	str	r2, [r3, #8]
}
 8004348:	bf00      	nop
 800434a:	371c      	adds	r7, #28
 800434c:	46bd      	mov	sp, r7
 800434e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004352:	4770      	bx	lr

08004354 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004354:	b480      	push	{r7}
 8004356:	b087      	sub	sp, #28
 8004358:	af00      	add	r7, sp, #0
 800435a:	60f8      	str	r0, [r7, #12]
 800435c:	60b9      	str	r1, [r7, #8]
 800435e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004360:	68bb      	ldr	r3, [r7, #8]
 8004362:	f003 031f 	and.w	r3, r3, #31
 8004366:	2201      	movs	r2, #1
 8004368:	fa02 f303 	lsl.w	r3, r2, r3
 800436c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	6a1a      	ldr	r2, [r3, #32]
 8004372:	697b      	ldr	r3, [r7, #20]
 8004374:	43db      	mvns	r3, r3
 8004376:	401a      	ands	r2, r3
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	6a1a      	ldr	r2, [r3, #32]
 8004380:	68bb      	ldr	r3, [r7, #8]
 8004382:	f003 031f 	and.w	r3, r3, #31
 8004386:	6879      	ldr	r1, [r7, #4]
 8004388:	fa01 f303 	lsl.w	r3, r1, r3
 800438c:	431a      	orrs	r2, r3
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	621a      	str	r2, [r3, #32]
}
 8004392:	bf00      	nop
 8004394:	371c      	adds	r7, #28
 8004396:	46bd      	mov	sp, r7
 8004398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800439c:	4770      	bx	lr
	...

080043a0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80043a0:	b480      	push	{r7}
 80043a2:	b085      	sub	sp, #20
 80043a4:	af00      	add	r7, sp, #0
 80043a6:	6078      	str	r0, [r7, #4]
 80043a8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80043b0:	2b01      	cmp	r3, #1
 80043b2:	d101      	bne.n	80043b8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80043b4:	2302      	movs	r3, #2
 80043b6:	e068      	b.n	800448a <HAL_TIMEx_MasterConfigSynchronization+0xea>
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	2201      	movs	r2, #1
 80043bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	2202      	movs	r2, #2
 80043c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	685b      	ldr	r3, [r3, #4]
 80043ce:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	689b      	ldr	r3, [r3, #8]
 80043d6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	4a2e      	ldr	r2, [pc, #184]	@ (8004498 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80043de:	4293      	cmp	r3, r2
 80043e0:	d004      	beq.n	80043ec <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	4a2d      	ldr	r2, [pc, #180]	@ (800449c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80043e8:	4293      	cmp	r3, r2
 80043ea:	d108      	bne.n	80043fe <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80043f2:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80043f4:	683b      	ldr	r3, [r7, #0]
 80043f6:	685b      	ldr	r3, [r3, #4]
 80043f8:	68fa      	ldr	r2, [r7, #12]
 80043fa:	4313      	orrs	r3, r2
 80043fc:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004404:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004406:	683b      	ldr	r3, [r7, #0]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	68fa      	ldr	r2, [r7, #12]
 800440c:	4313      	orrs	r3, r2
 800440e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	68fa      	ldr	r2, [r7, #12]
 8004416:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	4a1e      	ldr	r2, [pc, #120]	@ (8004498 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800441e:	4293      	cmp	r3, r2
 8004420:	d01d      	beq.n	800445e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800442a:	d018      	beq.n	800445e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	4a1b      	ldr	r2, [pc, #108]	@ (80044a0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8004432:	4293      	cmp	r3, r2
 8004434:	d013      	beq.n	800445e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	4a1a      	ldr	r2, [pc, #104]	@ (80044a4 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800443c:	4293      	cmp	r3, r2
 800443e:	d00e      	beq.n	800445e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	4a18      	ldr	r2, [pc, #96]	@ (80044a8 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8004446:	4293      	cmp	r3, r2
 8004448:	d009      	beq.n	800445e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	4a13      	ldr	r2, [pc, #76]	@ (800449c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8004450:	4293      	cmp	r3, r2
 8004452:	d004      	beq.n	800445e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	4a14      	ldr	r2, [pc, #80]	@ (80044ac <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800445a:	4293      	cmp	r3, r2
 800445c:	d10c      	bne.n	8004478 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800445e:	68bb      	ldr	r3, [r7, #8]
 8004460:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004464:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004466:	683b      	ldr	r3, [r7, #0]
 8004468:	689b      	ldr	r3, [r3, #8]
 800446a:	68ba      	ldr	r2, [r7, #8]
 800446c:	4313      	orrs	r3, r2
 800446e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	68ba      	ldr	r2, [r7, #8]
 8004476:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	2201      	movs	r2, #1
 800447c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	2200      	movs	r2, #0
 8004484:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004488:	2300      	movs	r3, #0
}
 800448a:	4618      	mov	r0, r3
 800448c:	3714      	adds	r7, #20
 800448e:	46bd      	mov	sp, r7
 8004490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004494:	4770      	bx	lr
 8004496:	bf00      	nop
 8004498:	40012c00 	.word	0x40012c00
 800449c:	40013400 	.word	0x40013400
 80044a0:	40000400 	.word	0x40000400
 80044a4:	40000800 	.word	0x40000800
 80044a8:	40000c00 	.word	0x40000c00
 80044ac:	40014000 	.word	0x40014000

080044b0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80044b0:	b480      	push	{r7}
 80044b2:	b083      	sub	sp, #12
 80044b4:	af00      	add	r7, sp, #0
 80044b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80044b8:	bf00      	nop
 80044ba:	370c      	adds	r7, #12
 80044bc:	46bd      	mov	sp, r7
 80044be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044c2:	4770      	bx	lr

080044c4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80044c4:	b480      	push	{r7}
 80044c6:	b083      	sub	sp, #12
 80044c8:	af00      	add	r7, sp, #0
 80044ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80044cc:	bf00      	nop
 80044ce:	370c      	adds	r7, #12
 80044d0:	46bd      	mov	sp, r7
 80044d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044d6:	4770      	bx	lr

080044d8 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80044d8:	b480      	push	{r7}
 80044da:	b083      	sub	sp, #12
 80044dc:	af00      	add	r7, sp, #0
 80044de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80044e0:	bf00      	nop
 80044e2:	370c      	adds	r7, #12
 80044e4:	46bd      	mov	sp, r7
 80044e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ea:	4770      	bx	lr

080044ec <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80044ec:	b580      	push	{r7, lr}
 80044ee:	b082      	sub	sp, #8
 80044f0:	af00      	add	r7, sp, #0
 80044f2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d101      	bne.n	80044fe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80044fa:	2301      	movs	r3, #1
 80044fc:	e040      	b.n	8004580 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004502:	2b00      	cmp	r3, #0
 8004504:	d106      	bne.n	8004514 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	2200      	movs	r2, #0
 800450a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800450e:	6878      	ldr	r0, [r7, #4]
 8004510:	f7fc fff2 	bl	80014f8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	2224      	movs	r2, #36	@ 0x24
 8004518:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	681a      	ldr	r2, [r3, #0]
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	f022 0201 	bic.w	r2, r2, #1
 8004528:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800452e:	2b00      	cmp	r3, #0
 8004530:	d002      	beq.n	8004538 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8004532:	6878      	ldr	r0, [r7, #4]
 8004534:	f000 fb6a 	bl	8004c0c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004538:	6878      	ldr	r0, [r7, #4]
 800453a:	f000 f8af 	bl	800469c <UART_SetConfig>
 800453e:	4603      	mov	r3, r0
 8004540:	2b01      	cmp	r3, #1
 8004542:	d101      	bne.n	8004548 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8004544:	2301      	movs	r3, #1
 8004546:	e01b      	b.n	8004580 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	685a      	ldr	r2, [r3, #4]
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004556:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	689a      	ldr	r2, [r3, #8]
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004566:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	681a      	ldr	r2, [r3, #0]
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	f042 0201 	orr.w	r2, r2, #1
 8004576:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004578:	6878      	ldr	r0, [r7, #4]
 800457a:	f000 fbe9 	bl	8004d50 <UART_CheckIdleState>
 800457e:	4603      	mov	r3, r0
}
 8004580:	4618      	mov	r0, r3
 8004582:	3708      	adds	r7, #8
 8004584:	46bd      	mov	sp, r7
 8004586:	bd80      	pop	{r7, pc}

08004588 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004588:	b580      	push	{r7, lr}
 800458a:	b08a      	sub	sp, #40	@ 0x28
 800458c:	af02      	add	r7, sp, #8
 800458e:	60f8      	str	r0, [r7, #12]
 8004590:	60b9      	str	r1, [r7, #8]
 8004592:	603b      	str	r3, [r7, #0]
 8004594:	4613      	mov	r3, r2
 8004596:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800459c:	2b20      	cmp	r3, #32
 800459e:	d177      	bne.n	8004690 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 80045a0:	68bb      	ldr	r3, [r7, #8]
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d002      	beq.n	80045ac <HAL_UART_Transmit+0x24>
 80045a6:	88fb      	ldrh	r3, [r7, #6]
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d101      	bne.n	80045b0 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 80045ac:	2301      	movs	r3, #1
 80045ae:	e070      	b.n	8004692 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	2200      	movs	r2, #0
 80045b4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	2221      	movs	r2, #33	@ 0x21
 80045bc:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80045be:	f7fd f9a3 	bl	8001908 <HAL_GetTick>
 80045c2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	88fa      	ldrh	r2, [r7, #6]
 80045c8:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	88fa      	ldrh	r2, [r7, #6]
 80045d0:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	689b      	ldr	r3, [r3, #8]
 80045d8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80045dc:	d108      	bne.n	80045f0 <HAL_UART_Transmit+0x68>
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	691b      	ldr	r3, [r3, #16]
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d104      	bne.n	80045f0 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 80045e6:	2300      	movs	r3, #0
 80045e8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80045ea:	68bb      	ldr	r3, [r7, #8]
 80045ec:	61bb      	str	r3, [r7, #24]
 80045ee:	e003      	b.n	80045f8 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 80045f0:	68bb      	ldr	r3, [r7, #8]
 80045f2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80045f4:	2300      	movs	r3, #0
 80045f6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80045f8:	e02f      	b.n	800465a <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80045fa:	683b      	ldr	r3, [r7, #0]
 80045fc:	9300      	str	r3, [sp, #0]
 80045fe:	697b      	ldr	r3, [r7, #20]
 8004600:	2200      	movs	r2, #0
 8004602:	2180      	movs	r1, #128	@ 0x80
 8004604:	68f8      	ldr	r0, [r7, #12]
 8004606:	f000 fc4b 	bl	8004ea0 <UART_WaitOnFlagUntilTimeout>
 800460a:	4603      	mov	r3, r0
 800460c:	2b00      	cmp	r3, #0
 800460e:	d004      	beq.n	800461a <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	2220      	movs	r2, #32
 8004614:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8004616:	2303      	movs	r3, #3
 8004618:	e03b      	b.n	8004692 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 800461a:	69fb      	ldr	r3, [r7, #28]
 800461c:	2b00      	cmp	r3, #0
 800461e:	d10b      	bne.n	8004638 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004620:	69bb      	ldr	r3, [r7, #24]
 8004622:	881a      	ldrh	r2, [r3, #0]
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800462c:	b292      	uxth	r2, r2
 800462e:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8004630:	69bb      	ldr	r3, [r7, #24]
 8004632:	3302      	adds	r3, #2
 8004634:	61bb      	str	r3, [r7, #24]
 8004636:	e007      	b.n	8004648 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004638:	69fb      	ldr	r3, [r7, #28]
 800463a:	781a      	ldrb	r2, [r3, #0]
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8004642:	69fb      	ldr	r3, [r7, #28]
 8004644:	3301      	adds	r3, #1
 8004646:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800464e:	b29b      	uxth	r3, r3
 8004650:	3b01      	subs	r3, #1
 8004652:	b29a      	uxth	r2, r3
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8004660:	b29b      	uxth	r3, r3
 8004662:	2b00      	cmp	r3, #0
 8004664:	d1c9      	bne.n	80045fa <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004666:	683b      	ldr	r3, [r7, #0]
 8004668:	9300      	str	r3, [sp, #0]
 800466a:	697b      	ldr	r3, [r7, #20]
 800466c:	2200      	movs	r2, #0
 800466e:	2140      	movs	r1, #64	@ 0x40
 8004670:	68f8      	ldr	r0, [r7, #12]
 8004672:	f000 fc15 	bl	8004ea0 <UART_WaitOnFlagUntilTimeout>
 8004676:	4603      	mov	r3, r0
 8004678:	2b00      	cmp	r3, #0
 800467a:	d004      	beq.n	8004686 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	2220      	movs	r2, #32
 8004680:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8004682:	2303      	movs	r3, #3
 8004684:	e005      	b.n	8004692 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	2220      	movs	r2, #32
 800468a:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 800468c:	2300      	movs	r3, #0
 800468e:	e000      	b.n	8004692 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8004690:	2302      	movs	r3, #2
  }
}
 8004692:	4618      	mov	r0, r3
 8004694:	3720      	adds	r7, #32
 8004696:	46bd      	mov	sp, r7
 8004698:	bd80      	pop	{r7, pc}
	...

0800469c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800469c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80046a0:	b08a      	sub	sp, #40	@ 0x28
 80046a2:	af00      	add	r7, sp, #0
 80046a4:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80046a6:	2300      	movs	r3, #0
 80046a8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	689a      	ldr	r2, [r3, #8]
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	691b      	ldr	r3, [r3, #16]
 80046b4:	431a      	orrs	r2, r3
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	695b      	ldr	r3, [r3, #20]
 80046ba:	431a      	orrs	r2, r3
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	69db      	ldr	r3, [r3, #28]
 80046c0:	4313      	orrs	r3, r2
 80046c2:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	681a      	ldr	r2, [r3, #0]
 80046ca:	4ba4      	ldr	r3, [pc, #656]	@ (800495c <UART_SetConfig+0x2c0>)
 80046cc:	4013      	ands	r3, r2
 80046ce:	68fa      	ldr	r2, [r7, #12]
 80046d0:	6812      	ldr	r2, [r2, #0]
 80046d2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80046d4:	430b      	orrs	r3, r1
 80046d6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	685b      	ldr	r3, [r3, #4]
 80046de:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	68da      	ldr	r2, [r3, #12]
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	430a      	orrs	r2, r1
 80046ec:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	699b      	ldr	r3, [r3, #24]
 80046f2:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	4a99      	ldr	r2, [pc, #612]	@ (8004960 <UART_SetConfig+0x2c4>)
 80046fa:	4293      	cmp	r3, r2
 80046fc:	d004      	beq.n	8004708 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	6a1b      	ldr	r3, [r3, #32]
 8004702:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004704:	4313      	orrs	r3, r2
 8004706:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	689b      	ldr	r3, [r3, #8]
 800470e:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004718:	430a      	orrs	r2, r1
 800471a:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	4a90      	ldr	r2, [pc, #576]	@ (8004964 <UART_SetConfig+0x2c8>)
 8004722:	4293      	cmp	r3, r2
 8004724:	d126      	bne.n	8004774 <UART_SetConfig+0xd8>
 8004726:	4b90      	ldr	r3, [pc, #576]	@ (8004968 <UART_SetConfig+0x2cc>)
 8004728:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800472c:	f003 0303 	and.w	r3, r3, #3
 8004730:	2b03      	cmp	r3, #3
 8004732:	d81b      	bhi.n	800476c <UART_SetConfig+0xd0>
 8004734:	a201      	add	r2, pc, #4	@ (adr r2, 800473c <UART_SetConfig+0xa0>)
 8004736:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800473a:	bf00      	nop
 800473c:	0800474d 	.word	0x0800474d
 8004740:	0800475d 	.word	0x0800475d
 8004744:	08004755 	.word	0x08004755
 8004748:	08004765 	.word	0x08004765
 800474c:	2301      	movs	r3, #1
 800474e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004752:	e116      	b.n	8004982 <UART_SetConfig+0x2e6>
 8004754:	2302      	movs	r3, #2
 8004756:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800475a:	e112      	b.n	8004982 <UART_SetConfig+0x2e6>
 800475c:	2304      	movs	r3, #4
 800475e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004762:	e10e      	b.n	8004982 <UART_SetConfig+0x2e6>
 8004764:	2308      	movs	r3, #8
 8004766:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800476a:	e10a      	b.n	8004982 <UART_SetConfig+0x2e6>
 800476c:	2310      	movs	r3, #16
 800476e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004772:	e106      	b.n	8004982 <UART_SetConfig+0x2e6>
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	4a7c      	ldr	r2, [pc, #496]	@ (800496c <UART_SetConfig+0x2d0>)
 800477a:	4293      	cmp	r3, r2
 800477c:	d138      	bne.n	80047f0 <UART_SetConfig+0x154>
 800477e:	4b7a      	ldr	r3, [pc, #488]	@ (8004968 <UART_SetConfig+0x2cc>)
 8004780:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004784:	f003 030c 	and.w	r3, r3, #12
 8004788:	2b0c      	cmp	r3, #12
 800478a:	d82d      	bhi.n	80047e8 <UART_SetConfig+0x14c>
 800478c:	a201      	add	r2, pc, #4	@ (adr r2, 8004794 <UART_SetConfig+0xf8>)
 800478e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004792:	bf00      	nop
 8004794:	080047c9 	.word	0x080047c9
 8004798:	080047e9 	.word	0x080047e9
 800479c:	080047e9 	.word	0x080047e9
 80047a0:	080047e9 	.word	0x080047e9
 80047a4:	080047d9 	.word	0x080047d9
 80047a8:	080047e9 	.word	0x080047e9
 80047ac:	080047e9 	.word	0x080047e9
 80047b0:	080047e9 	.word	0x080047e9
 80047b4:	080047d1 	.word	0x080047d1
 80047b8:	080047e9 	.word	0x080047e9
 80047bc:	080047e9 	.word	0x080047e9
 80047c0:	080047e9 	.word	0x080047e9
 80047c4:	080047e1 	.word	0x080047e1
 80047c8:	2300      	movs	r3, #0
 80047ca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80047ce:	e0d8      	b.n	8004982 <UART_SetConfig+0x2e6>
 80047d0:	2302      	movs	r3, #2
 80047d2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80047d6:	e0d4      	b.n	8004982 <UART_SetConfig+0x2e6>
 80047d8:	2304      	movs	r3, #4
 80047da:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80047de:	e0d0      	b.n	8004982 <UART_SetConfig+0x2e6>
 80047e0:	2308      	movs	r3, #8
 80047e2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80047e6:	e0cc      	b.n	8004982 <UART_SetConfig+0x2e6>
 80047e8:	2310      	movs	r3, #16
 80047ea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80047ee:	e0c8      	b.n	8004982 <UART_SetConfig+0x2e6>
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	4a5e      	ldr	r2, [pc, #376]	@ (8004970 <UART_SetConfig+0x2d4>)
 80047f6:	4293      	cmp	r3, r2
 80047f8:	d125      	bne.n	8004846 <UART_SetConfig+0x1aa>
 80047fa:	4b5b      	ldr	r3, [pc, #364]	@ (8004968 <UART_SetConfig+0x2cc>)
 80047fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004800:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8004804:	2b30      	cmp	r3, #48	@ 0x30
 8004806:	d016      	beq.n	8004836 <UART_SetConfig+0x19a>
 8004808:	2b30      	cmp	r3, #48	@ 0x30
 800480a:	d818      	bhi.n	800483e <UART_SetConfig+0x1a2>
 800480c:	2b20      	cmp	r3, #32
 800480e:	d00a      	beq.n	8004826 <UART_SetConfig+0x18a>
 8004810:	2b20      	cmp	r3, #32
 8004812:	d814      	bhi.n	800483e <UART_SetConfig+0x1a2>
 8004814:	2b00      	cmp	r3, #0
 8004816:	d002      	beq.n	800481e <UART_SetConfig+0x182>
 8004818:	2b10      	cmp	r3, #16
 800481a:	d008      	beq.n	800482e <UART_SetConfig+0x192>
 800481c:	e00f      	b.n	800483e <UART_SetConfig+0x1a2>
 800481e:	2300      	movs	r3, #0
 8004820:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004824:	e0ad      	b.n	8004982 <UART_SetConfig+0x2e6>
 8004826:	2302      	movs	r3, #2
 8004828:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800482c:	e0a9      	b.n	8004982 <UART_SetConfig+0x2e6>
 800482e:	2304      	movs	r3, #4
 8004830:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004834:	e0a5      	b.n	8004982 <UART_SetConfig+0x2e6>
 8004836:	2308      	movs	r3, #8
 8004838:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800483c:	e0a1      	b.n	8004982 <UART_SetConfig+0x2e6>
 800483e:	2310      	movs	r3, #16
 8004840:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004844:	e09d      	b.n	8004982 <UART_SetConfig+0x2e6>
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	4a4a      	ldr	r2, [pc, #296]	@ (8004974 <UART_SetConfig+0x2d8>)
 800484c:	4293      	cmp	r3, r2
 800484e:	d125      	bne.n	800489c <UART_SetConfig+0x200>
 8004850:	4b45      	ldr	r3, [pc, #276]	@ (8004968 <UART_SetConfig+0x2cc>)
 8004852:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004856:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800485a:	2bc0      	cmp	r3, #192	@ 0xc0
 800485c:	d016      	beq.n	800488c <UART_SetConfig+0x1f0>
 800485e:	2bc0      	cmp	r3, #192	@ 0xc0
 8004860:	d818      	bhi.n	8004894 <UART_SetConfig+0x1f8>
 8004862:	2b80      	cmp	r3, #128	@ 0x80
 8004864:	d00a      	beq.n	800487c <UART_SetConfig+0x1e0>
 8004866:	2b80      	cmp	r3, #128	@ 0x80
 8004868:	d814      	bhi.n	8004894 <UART_SetConfig+0x1f8>
 800486a:	2b00      	cmp	r3, #0
 800486c:	d002      	beq.n	8004874 <UART_SetConfig+0x1d8>
 800486e:	2b40      	cmp	r3, #64	@ 0x40
 8004870:	d008      	beq.n	8004884 <UART_SetConfig+0x1e8>
 8004872:	e00f      	b.n	8004894 <UART_SetConfig+0x1f8>
 8004874:	2300      	movs	r3, #0
 8004876:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800487a:	e082      	b.n	8004982 <UART_SetConfig+0x2e6>
 800487c:	2302      	movs	r3, #2
 800487e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004882:	e07e      	b.n	8004982 <UART_SetConfig+0x2e6>
 8004884:	2304      	movs	r3, #4
 8004886:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800488a:	e07a      	b.n	8004982 <UART_SetConfig+0x2e6>
 800488c:	2308      	movs	r3, #8
 800488e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004892:	e076      	b.n	8004982 <UART_SetConfig+0x2e6>
 8004894:	2310      	movs	r3, #16
 8004896:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800489a:	e072      	b.n	8004982 <UART_SetConfig+0x2e6>
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	4a35      	ldr	r2, [pc, #212]	@ (8004978 <UART_SetConfig+0x2dc>)
 80048a2:	4293      	cmp	r3, r2
 80048a4:	d12a      	bne.n	80048fc <UART_SetConfig+0x260>
 80048a6:	4b30      	ldr	r3, [pc, #192]	@ (8004968 <UART_SetConfig+0x2cc>)
 80048a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80048ac:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80048b0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80048b4:	d01a      	beq.n	80048ec <UART_SetConfig+0x250>
 80048b6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80048ba:	d81b      	bhi.n	80048f4 <UART_SetConfig+0x258>
 80048bc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80048c0:	d00c      	beq.n	80048dc <UART_SetConfig+0x240>
 80048c2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80048c6:	d815      	bhi.n	80048f4 <UART_SetConfig+0x258>
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	d003      	beq.n	80048d4 <UART_SetConfig+0x238>
 80048cc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80048d0:	d008      	beq.n	80048e4 <UART_SetConfig+0x248>
 80048d2:	e00f      	b.n	80048f4 <UART_SetConfig+0x258>
 80048d4:	2300      	movs	r3, #0
 80048d6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80048da:	e052      	b.n	8004982 <UART_SetConfig+0x2e6>
 80048dc:	2302      	movs	r3, #2
 80048de:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80048e2:	e04e      	b.n	8004982 <UART_SetConfig+0x2e6>
 80048e4:	2304      	movs	r3, #4
 80048e6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80048ea:	e04a      	b.n	8004982 <UART_SetConfig+0x2e6>
 80048ec:	2308      	movs	r3, #8
 80048ee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80048f2:	e046      	b.n	8004982 <UART_SetConfig+0x2e6>
 80048f4:	2310      	movs	r3, #16
 80048f6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80048fa:	e042      	b.n	8004982 <UART_SetConfig+0x2e6>
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	4a17      	ldr	r2, [pc, #92]	@ (8004960 <UART_SetConfig+0x2c4>)
 8004902:	4293      	cmp	r3, r2
 8004904:	d13a      	bne.n	800497c <UART_SetConfig+0x2e0>
 8004906:	4b18      	ldr	r3, [pc, #96]	@ (8004968 <UART_SetConfig+0x2cc>)
 8004908:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800490c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8004910:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004914:	d01a      	beq.n	800494c <UART_SetConfig+0x2b0>
 8004916:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800491a:	d81b      	bhi.n	8004954 <UART_SetConfig+0x2b8>
 800491c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004920:	d00c      	beq.n	800493c <UART_SetConfig+0x2a0>
 8004922:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004926:	d815      	bhi.n	8004954 <UART_SetConfig+0x2b8>
 8004928:	2b00      	cmp	r3, #0
 800492a:	d003      	beq.n	8004934 <UART_SetConfig+0x298>
 800492c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004930:	d008      	beq.n	8004944 <UART_SetConfig+0x2a8>
 8004932:	e00f      	b.n	8004954 <UART_SetConfig+0x2b8>
 8004934:	2300      	movs	r3, #0
 8004936:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800493a:	e022      	b.n	8004982 <UART_SetConfig+0x2e6>
 800493c:	2302      	movs	r3, #2
 800493e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004942:	e01e      	b.n	8004982 <UART_SetConfig+0x2e6>
 8004944:	2304      	movs	r3, #4
 8004946:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800494a:	e01a      	b.n	8004982 <UART_SetConfig+0x2e6>
 800494c:	2308      	movs	r3, #8
 800494e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004952:	e016      	b.n	8004982 <UART_SetConfig+0x2e6>
 8004954:	2310      	movs	r3, #16
 8004956:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800495a:	e012      	b.n	8004982 <UART_SetConfig+0x2e6>
 800495c:	efff69f3 	.word	0xefff69f3
 8004960:	40008000 	.word	0x40008000
 8004964:	40013800 	.word	0x40013800
 8004968:	40021000 	.word	0x40021000
 800496c:	40004400 	.word	0x40004400
 8004970:	40004800 	.word	0x40004800
 8004974:	40004c00 	.word	0x40004c00
 8004978:	40005000 	.word	0x40005000
 800497c:	2310      	movs	r3, #16
 800497e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	4a9f      	ldr	r2, [pc, #636]	@ (8004c04 <UART_SetConfig+0x568>)
 8004988:	4293      	cmp	r3, r2
 800498a:	d17a      	bne.n	8004a82 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800498c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004990:	2b08      	cmp	r3, #8
 8004992:	d824      	bhi.n	80049de <UART_SetConfig+0x342>
 8004994:	a201      	add	r2, pc, #4	@ (adr r2, 800499c <UART_SetConfig+0x300>)
 8004996:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800499a:	bf00      	nop
 800499c:	080049c1 	.word	0x080049c1
 80049a0:	080049df 	.word	0x080049df
 80049a4:	080049c9 	.word	0x080049c9
 80049a8:	080049df 	.word	0x080049df
 80049ac:	080049cf 	.word	0x080049cf
 80049b0:	080049df 	.word	0x080049df
 80049b4:	080049df 	.word	0x080049df
 80049b8:	080049df 	.word	0x080049df
 80049bc:	080049d7 	.word	0x080049d7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80049c0:	f7fe f842 	bl	8002a48 <HAL_RCC_GetPCLK1Freq>
 80049c4:	61f8      	str	r0, [r7, #28]
        break;
 80049c6:	e010      	b.n	80049ea <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80049c8:	4b8f      	ldr	r3, [pc, #572]	@ (8004c08 <UART_SetConfig+0x56c>)
 80049ca:	61fb      	str	r3, [r7, #28]
        break;
 80049cc:	e00d      	b.n	80049ea <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80049ce:	f7fd ffa3 	bl	8002918 <HAL_RCC_GetSysClockFreq>
 80049d2:	61f8      	str	r0, [r7, #28]
        break;
 80049d4:	e009      	b.n	80049ea <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80049d6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80049da:	61fb      	str	r3, [r7, #28]
        break;
 80049dc:	e005      	b.n	80049ea <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 80049de:	2300      	movs	r3, #0
 80049e0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80049e2:	2301      	movs	r3, #1
 80049e4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80049e8:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80049ea:	69fb      	ldr	r3, [r7, #28]
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	f000 80fb 	beq.w	8004be8 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	685a      	ldr	r2, [r3, #4]
 80049f6:	4613      	mov	r3, r2
 80049f8:	005b      	lsls	r3, r3, #1
 80049fa:	4413      	add	r3, r2
 80049fc:	69fa      	ldr	r2, [r7, #28]
 80049fe:	429a      	cmp	r2, r3
 8004a00:	d305      	bcc.n	8004a0e <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	685b      	ldr	r3, [r3, #4]
 8004a06:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004a08:	69fa      	ldr	r2, [r7, #28]
 8004a0a:	429a      	cmp	r2, r3
 8004a0c:	d903      	bls.n	8004a16 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8004a0e:	2301      	movs	r3, #1
 8004a10:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8004a14:	e0e8      	b.n	8004be8 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8004a16:	69fb      	ldr	r3, [r7, #28]
 8004a18:	2200      	movs	r2, #0
 8004a1a:	461c      	mov	r4, r3
 8004a1c:	4615      	mov	r5, r2
 8004a1e:	f04f 0200 	mov.w	r2, #0
 8004a22:	f04f 0300 	mov.w	r3, #0
 8004a26:	022b      	lsls	r3, r5, #8
 8004a28:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8004a2c:	0222      	lsls	r2, r4, #8
 8004a2e:	68f9      	ldr	r1, [r7, #12]
 8004a30:	6849      	ldr	r1, [r1, #4]
 8004a32:	0849      	lsrs	r1, r1, #1
 8004a34:	2000      	movs	r0, #0
 8004a36:	4688      	mov	r8, r1
 8004a38:	4681      	mov	r9, r0
 8004a3a:	eb12 0a08 	adds.w	sl, r2, r8
 8004a3e:	eb43 0b09 	adc.w	fp, r3, r9
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	685b      	ldr	r3, [r3, #4]
 8004a46:	2200      	movs	r2, #0
 8004a48:	603b      	str	r3, [r7, #0]
 8004a4a:	607a      	str	r2, [r7, #4]
 8004a4c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004a50:	4650      	mov	r0, sl
 8004a52:	4659      	mov	r1, fp
 8004a54:	f7fc f8a8 	bl	8000ba8 <__aeabi_uldivmod>
 8004a58:	4602      	mov	r2, r0
 8004a5a:	460b      	mov	r3, r1
 8004a5c:	4613      	mov	r3, r2
 8004a5e:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004a60:	69bb      	ldr	r3, [r7, #24]
 8004a62:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004a66:	d308      	bcc.n	8004a7a <UART_SetConfig+0x3de>
 8004a68:	69bb      	ldr	r3, [r7, #24]
 8004a6a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004a6e:	d204      	bcs.n	8004a7a <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	69ba      	ldr	r2, [r7, #24]
 8004a76:	60da      	str	r2, [r3, #12]
 8004a78:	e0b6      	b.n	8004be8 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8004a7a:	2301      	movs	r3, #1
 8004a7c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8004a80:	e0b2      	b.n	8004be8 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	69db      	ldr	r3, [r3, #28]
 8004a86:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004a8a:	d15e      	bne.n	8004b4a <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8004a8c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004a90:	2b08      	cmp	r3, #8
 8004a92:	d828      	bhi.n	8004ae6 <UART_SetConfig+0x44a>
 8004a94:	a201      	add	r2, pc, #4	@ (adr r2, 8004a9c <UART_SetConfig+0x400>)
 8004a96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a9a:	bf00      	nop
 8004a9c:	08004ac1 	.word	0x08004ac1
 8004aa0:	08004ac9 	.word	0x08004ac9
 8004aa4:	08004ad1 	.word	0x08004ad1
 8004aa8:	08004ae7 	.word	0x08004ae7
 8004aac:	08004ad7 	.word	0x08004ad7
 8004ab0:	08004ae7 	.word	0x08004ae7
 8004ab4:	08004ae7 	.word	0x08004ae7
 8004ab8:	08004ae7 	.word	0x08004ae7
 8004abc:	08004adf 	.word	0x08004adf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004ac0:	f7fd ffc2 	bl	8002a48 <HAL_RCC_GetPCLK1Freq>
 8004ac4:	61f8      	str	r0, [r7, #28]
        break;
 8004ac6:	e014      	b.n	8004af2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004ac8:	f7fd ffd4 	bl	8002a74 <HAL_RCC_GetPCLK2Freq>
 8004acc:	61f8      	str	r0, [r7, #28]
        break;
 8004ace:	e010      	b.n	8004af2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004ad0:	4b4d      	ldr	r3, [pc, #308]	@ (8004c08 <UART_SetConfig+0x56c>)
 8004ad2:	61fb      	str	r3, [r7, #28]
        break;
 8004ad4:	e00d      	b.n	8004af2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004ad6:	f7fd ff1f 	bl	8002918 <HAL_RCC_GetSysClockFreq>
 8004ada:	61f8      	str	r0, [r7, #28]
        break;
 8004adc:	e009      	b.n	8004af2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004ade:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004ae2:	61fb      	str	r3, [r7, #28]
        break;
 8004ae4:	e005      	b.n	8004af2 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8004ae6:	2300      	movs	r3, #0
 8004ae8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004aea:	2301      	movs	r3, #1
 8004aec:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8004af0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004af2:	69fb      	ldr	r3, [r7, #28]
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d077      	beq.n	8004be8 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004af8:	69fb      	ldr	r3, [r7, #28]
 8004afa:	005a      	lsls	r2, r3, #1
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	685b      	ldr	r3, [r3, #4]
 8004b00:	085b      	lsrs	r3, r3, #1
 8004b02:	441a      	add	r2, r3
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	685b      	ldr	r3, [r3, #4]
 8004b08:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b0c:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004b0e:	69bb      	ldr	r3, [r7, #24]
 8004b10:	2b0f      	cmp	r3, #15
 8004b12:	d916      	bls.n	8004b42 <UART_SetConfig+0x4a6>
 8004b14:	69bb      	ldr	r3, [r7, #24]
 8004b16:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004b1a:	d212      	bcs.n	8004b42 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004b1c:	69bb      	ldr	r3, [r7, #24]
 8004b1e:	b29b      	uxth	r3, r3
 8004b20:	f023 030f 	bic.w	r3, r3, #15
 8004b24:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004b26:	69bb      	ldr	r3, [r7, #24]
 8004b28:	085b      	lsrs	r3, r3, #1
 8004b2a:	b29b      	uxth	r3, r3
 8004b2c:	f003 0307 	and.w	r3, r3, #7
 8004b30:	b29a      	uxth	r2, r3
 8004b32:	8afb      	ldrh	r3, [r7, #22]
 8004b34:	4313      	orrs	r3, r2
 8004b36:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	8afa      	ldrh	r2, [r7, #22]
 8004b3e:	60da      	str	r2, [r3, #12]
 8004b40:	e052      	b.n	8004be8 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8004b42:	2301      	movs	r3, #1
 8004b44:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8004b48:	e04e      	b.n	8004be8 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004b4a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004b4e:	2b08      	cmp	r3, #8
 8004b50:	d827      	bhi.n	8004ba2 <UART_SetConfig+0x506>
 8004b52:	a201      	add	r2, pc, #4	@ (adr r2, 8004b58 <UART_SetConfig+0x4bc>)
 8004b54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b58:	08004b7d 	.word	0x08004b7d
 8004b5c:	08004b85 	.word	0x08004b85
 8004b60:	08004b8d 	.word	0x08004b8d
 8004b64:	08004ba3 	.word	0x08004ba3
 8004b68:	08004b93 	.word	0x08004b93
 8004b6c:	08004ba3 	.word	0x08004ba3
 8004b70:	08004ba3 	.word	0x08004ba3
 8004b74:	08004ba3 	.word	0x08004ba3
 8004b78:	08004b9b 	.word	0x08004b9b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004b7c:	f7fd ff64 	bl	8002a48 <HAL_RCC_GetPCLK1Freq>
 8004b80:	61f8      	str	r0, [r7, #28]
        break;
 8004b82:	e014      	b.n	8004bae <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004b84:	f7fd ff76 	bl	8002a74 <HAL_RCC_GetPCLK2Freq>
 8004b88:	61f8      	str	r0, [r7, #28]
        break;
 8004b8a:	e010      	b.n	8004bae <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004b8c:	4b1e      	ldr	r3, [pc, #120]	@ (8004c08 <UART_SetConfig+0x56c>)
 8004b8e:	61fb      	str	r3, [r7, #28]
        break;
 8004b90:	e00d      	b.n	8004bae <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004b92:	f7fd fec1 	bl	8002918 <HAL_RCC_GetSysClockFreq>
 8004b96:	61f8      	str	r0, [r7, #28]
        break;
 8004b98:	e009      	b.n	8004bae <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004b9a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004b9e:	61fb      	str	r3, [r7, #28]
        break;
 8004ba0:	e005      	b.n	8004bae <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8004ba2:	2300      	movs	r3, #0
 8004ba4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004ba6:	2301      	movs	r3, #1
 8004ba8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8004bac:	bf00      	nop
    }

    if (pclk != 0U)
 8004bae:	69fb      	ldr	r3, [r7, #28]
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d019      	beq.n	8004be8 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	685b      	ldr	r3, [r3, #4]
 8004bb8:	085a      	lsrs	r2, r3, #1
 8004bba:	69fb      	ldr	r3, [r7, #28]
 8004bbc:	441a      	add	r2, r3
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	685b      	ldr	r3, [r3, #4]
 8004bc2:	fbb2 f3f3 	udiv	r3, r2, r3
 8004bc6:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004bc8:	69bb      	ldr	r3, [r7, #24]
 8004bca:	2b0f      	cmp	r3, #15
 8004bcc:	d909      	bls.n	8004be2 <UART_SetConfig+0x546>
 8004bce:	69bb      	ldr	r3, [r7, #24]
 8004bd0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004bd4:	d205      	bcs.n	8004be2 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004bd6:	69bb      	ldr	r3, [r7, #24]
 8004bd8:	b29a      	uxth	r2, r3
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	60da      	str	r2, [r3, #12]
 8004be0:	e002      	b.n	8004be8 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8004be2:	2301      	movs	r3, #1
 8004be4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	2200      	movs	r2, #0
 8004bec:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	2200      	movs	r2, #0
 8004bf2:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8004bf4:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8004bf8:	4618      	mov	r0, r3
 8004bfa:	3728      	adds	r7, #40	@ 0x28
 8004bfc:	46bd      	mov	sp, r7
 8004bfe:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004c02:	bf00      	nop
 8004c04:	40008000 	.word	0x40008000
 8004c08:	00f42400 	.word	0x00f42400

08004c0c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004c0c:	b480      	push	{r7}
 8004c0e:	b083      	sub	sp, #12
 8004c10:	af00      	add	r7, sp, #0
 8004c12:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c18:	f003 0308 	and.w	r3, r3, #8
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d00a      	beq.n	8004c36 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	685b      	ldr	r3, [r3, #4]
 8004c26:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	430a      	orrs	r2, r1
 8004c34:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c3a:	f003 0301 	and.w	r3, r3, #1
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d00a      	beq.n	8004c58 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	685b      	ldr	r3, [r3, #4]
 8004c48:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	430a      	orrs	r2, r1
 8004c56:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c5c:	f003 0302 	and.w	r3, r3, #2
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	d00a      	beq.n	8004c7a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	685b      	ldr	r3, [r3, #4]
 8004c6a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	430a      	orrs	r2, r1
 8004c78:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c7e:	f003 0304 	and.w	r3, r3, #4
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d00a      	beq.n	8004c9c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	685b      	ldr	r3, [r3, #4]
 8004c8c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	430a      	orrs	r2, r1
 8004c9a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ca0:	f003 0310 	and.w	r3, r3, #16
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	d00a      	beq.n	8004cbe <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	689b      	ldr	r3, [r3, #8]
 8004cae:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	430a      	orrs	r2, r1
 8004cbc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cc2:	f003 0320 	and.w	r3, r3, #32
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d00a      	beq.n	8004ce0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	689b      	ldr	r3, [r3, #8]
 8004cd0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	430a      	orrs	r2, r1
 8004cde:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ce4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	d01a      	beq.n	8004d22 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	685b      	ldr	r3, [r3, #4]
 8004cf2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	430a      	orrs	r2, r1
 8004d00:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d06:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004d0a:	d10a      	bne.n	8004d22 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	685b      	ldr	r3, [r3, #4]
 8004d12:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	430a      	orrs	r2, r1
 8004d20:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d26:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d00a      	beq.n	8004d44 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	685b      	ldr	r3, [r3, #4]
 8004d34:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	430a      	orrs	r2, r1
 8004d42:	605a      	str	r2, [r3, #4]
  }
}
 8004d44:	bf00      	nop
 8004d46:	370c      	adds	r7, #12
 8004d48:	46bd      	mov	sp, r7
 8004d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d4e:	4770      	bx	lr

08004d50 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004d50:	b580      	push	{r7, lr}
 8004d52:	b098      	sub	sp, #96	@ 0x60
 8004d54:	af02      	add	r7, sp, #8
 8004d56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	2200      	movs	r2, #0
 8004d5c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004d60:	f7fc fdd2 	bl	8001908 <HAL_GetTick>
 8004d64:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	f003 0308 	and.w	r3, r3, #8
 8004d70:	2b08      	cmp	r3, #8
 8004d72:	d12e      	bne.n	8004dd2 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004d74:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004d78:	9300      	str	r3, [sp, #0]
 8004d7a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004d7c:	2200      	movs	r2, #0
 8004d7e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8004d82:	6878      	ldr	r0, [r7, #4]
 8004d84:	f000 f88c 	bl	8004ea0 <UART_WaitOnFlagUntilTimeout>
 8004d88:	4603      	mov	r3, r0
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d021      	beq.n	8004dd2 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d96:	e853 3f00 	ldrex	r3, [r3]
 8004d9a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004d9c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004d9e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004da2:	653b      	str	r3, [r7, #80]	@ 0x50
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	461a      	mov	r2, r3
 8004daa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004dac:	647b      	str	r3, [r7, #68]	@ 0x44
 8004dae:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004db0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004db2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004db4:	e841 2300 	strex	r3, r2, [r1]
 8004db8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004dba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d1e6      	bne.n	8004d8e <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	2220      	movs	r2, #32
 8004dc4:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	2200      	movs	r2, #0
 8004dca:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004dce:	2303      	movs	r3, #3
 8004dd0:	e062      	b.n	8004e98 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	f003 0304 	and.w	r3, r3, #4
 8004ddc:	2b04      	cmp	r3, #4
 8004dde:	d149      	bne.n	8004e74 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004de0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004de4:	9300      	str	r3, [sp, #0]
 8004de6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004de8:	2200      	movs	r2, #0
 8004dea:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8004dee:	6878      	ldr	r0, [r7, #4]
 8004df0:	f000 f856 	bl	8004ea0 <UART_WaitOnFlagUntilTimeout>
 8004df4:	4603      	mov	r3, r0
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d03c      	beq.n	8004e74 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e02:	e853 3f00 	ldrex	r3, [r3]
 8004e06:	623b      	str	r3, [r7, #32]
   return(result);
 8004e08:	6a3b      	ldr	r3, [r7, #32]
 8004e0a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004e0e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	461a      	mov	r2, r3
 8004e16:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004e18:	633b      	str	r3, [r7, #48]	@ 0x30
 8004e1a:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e1c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004e1e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004e20:	e841 2300 	strex	r3, r2, [r1]
 8004e24:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004e26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d1e6      	bne.n	8004dfa <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	3308      	adds	r3, #8
 8004e32:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e34:	693b      	ldr	r3, [r7, #16]
 8004e36:	e853 3f00 	ldrex	r3, [r3]
 8004e3a:	60fb      	str	r3, [r7, #12]
   return(result);
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	f023 0301 	bic.w	r3, r3, #1
 8004e42:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	3308      	adds	r3, #8
 8004e4a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004e4c:	61fa      	str	r2, [r7, #28]
 8004e4e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e50:	69b9      	ldr	r1, [r7, #24]
 8004e52:	69fa      	ldr	r2, [r7, #28]
 8004e54:	e841 2300 	strex	r3, r2, [r1]
 8004e58:	617b      	str	r3, [r7, #20]
   return(result);
 8004e5a:	697b      	ldr	r3, [r7, #20]
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	d1e5      	bne.n	8004e2c <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	2220      	movs	r2, #32
 8004e64:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	2200      	movs	r2, #0
 8004e6c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004e70:	2303      	movs	r3, #3
 8004e72:	e011      	b.n	8004e98 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	2220      	movs	r2, #32
 8004e78:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	2220      	movs	r2, #32
 8004e7e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	2200      	movs	r2, #0
 8004e86:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	2200      	movs	r2, #0
 8004e8c:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	2200      	movs	r2, #0
 8004e92:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8004e96:	2300      	movs	r3, #0
}
 8004e98:	4618      	mov	r0, r3
 8004e9a:	3758      	adds	r7, #88	@ 0x58
 8004e9c:	46bd      	mov	sp, r7
 8004e9e:	bd80      	pop	{r7, pc}

08004ea0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004ea0:	b580      	push	{r7, lr}
 8004ea2:	b084      	sub	sp, #16
 8004ea4:	af00      	add	r7, sp, #0
 8004ea6:	60f8      	str	r0, [r7, #12]
 8004ea8:	60b9      	str	r1, [r7, #8]
 8004eaa:	603b      	str	r3, [r7, #0]
 8004eac:	4613      	mov	r3, r2
 8004eae:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004eb0:	e04f      	b.n	8004f52 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004eb2:	69bb      	ldr	r3, [r7, #24]
 8004eb4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004eb8:	d04b      	beq.n	8004f52 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004eba:	f7fc fd25 	bl	8001908 <HAL_GetTick>
 8004ebe:	4602      	mov	r2, r0
 8004ec0:	683b      	ldr	r3, [r7, #0]
 8004ec2:	1ad3      	subs	r3, r2, r3
 8004ec4:	69ba      	ldr	r2, [r7, #24]
 8004ec6:	429a      	cmp	r2, r3
 8004ec8:	d302      	bcc.n	8004ed0 <UART_WaitOnFlagUntilTimeout+0x30>
 8004eca:	69bb      	ldr	r3, [r7, #24]
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d101      	bne.n	8004ed4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004ed0:	2303      	movs	r3, #3
 8004ed2:	e04e      	b.n	8004f72 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	f003 0304 	and.w	r3, r3, #4
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d037      	beq.n	8004f52 <UART_WaitOnFlagUntilTimeout+0xb2>
 8004ee2:	68bb      	ldr	r3, [r7, #8]
 8004ee4:	2b80      	cmp	r3, #128	@ 0x80
 8004ee6:	d034      	beq.n	8004f52 <UART_WaitOnFlagUntilTimeout+0xb2>
 8004ee8:	68bb      	ldr	r3, [r7, #8]
 8004eea:	2b40      	cmp	r3, #64	@ 0x40
 8004eec:	d031      	beq.n	8004f52 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	69db      	ldr	r3, [r3, #28]
 8004ef4:	f003 0308 	and.w	r3, r3, #8
 8004ef8:	2b08      	cmp	r3, #8
 8004efa:	d110      	bne.n	8004f1e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	2208      	movs	r2, #8
 8004f02:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004f04:	68f8      	ldr	r0, [r7, #12]
 8004f06:	f000 f838 	bl	8004f7a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	2208      	movs	r2, #8
 8004f0e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	2200      	movs	r2, #0
 8004f16:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8004f1a:	2301      	movs	r3, #1
 8004f1c:	e029      	b.n	8004f72 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	69db      	ldr	r3, [r3, #28]
 8004f24:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004f28:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004f2c:	d111      	bne.n	8004f52 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004f36:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004f38:	68f8      	ldr	r0, [r7, #12]
 8004f3a:	f000 f81e 	bl	8004f7a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	2220      	movs	r2, #32
 8004f42:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	2200      	movs	r2, #0
 8004f4a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8004f4e:	2303      	movs	r3, #3
 8004f50:	e00f      	b.n	8004f72 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	69da      	ldr	r2, [r3, #28]
 8004f58:	68bb      	ldr	r3, [r7, #8]
 8004f5a:	4013      	ands	r3, r2
 8004f5c:	68ba      	ldr	r2, [r7, #8]
 8004f5e:	429a      	cmp	r2, r3
 8004f60:	bf0c      	ite	eq
 8004f62:	2301      	moveq	r3, #1
 8004f64:	2300      	movne	r3, #0
 8004f66:	b2db      	uxtb	r3, r3
 8004f68:	461a      	mov	r2, r3
 8004f6a:	79fb      	ldrb	r3, [r7, #7]
 8004f6c:	429a      	cmp	r2, r3
 8004f6e:	d0a0      	beq.n	8004eb2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004f70:	2300      	movs	r3, #0
}
 8004f72:	4618      	mov	r0, r3
 8004f74:	3710      	adds	r7, #16
 8004f76:	46bd      	mov	sp, r7
 8004f78:	bd80      	pop	{r7, pc}

08004f7a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004f7a:	b480      	push	{r7}
 8004f7c:	b095      	sub	sp, #84	@ 0x54
 8004f7e:	af00      	add	r7, sp, #0
 8004f80:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f88:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004f8a:	e853 3f00 	ldrex	r3, [r3]
 8004f8e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004f90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f92:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004f96:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	461a      	mov	r2, r3
 8004f9e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004fa0:	643b      	str	r3, [r7, #64]	@ 0x40
 8004fa2:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004fa4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004fa6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004fa8:	e841 2300 	strex	r3, r2, [r1]
 8004fac:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004fae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	d1e6      	bne.n	8004f82 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	3308      	adds	r3, #8
 8004fba:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004fbc:	6a3b      	ldr	r3, [r7, #32]
 8004fbe:	e853 3f00 	ldrex	r3, [r3]
 8004fc2:	61fb      	str	r3, [r7, #28]
   return(result);
 8004fc4:	69fb      	ldr	r3, [r7, #28]
 8004fc6:	f023 0301 	bic.w	r3, r3, #1
 8004fca:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	3308      	adds	r3, #8
 8004fd2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004fd4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004fd6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004fd8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004fda:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004fdc:	e841 2300 	strex	r3, r2, [r1]
 8004fe0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004fe2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fe4:	2b00      	cmp	r3, #0
 8004fe6:	d1e5      	bne.n	8004fb4 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004fec:	2b01      	cmp	r3, #1
 8004fee:	d118      	bne.n	8005022 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	e853 3f00 	ldrex	r3, [r3]
 8004ffc:	60bb      	str	r3, [r7, #8]
   return(result);
 8004ffe:	68bb      	ldr	r3, [r7, #8]
 8005000:	f023 0310 	bic.w	r3, r3, #16
 8005004:	647b      	str	r3, [r7, #68]	@ 0x44
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	461a      	mov	r2, r3
 800500c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800500e:	61bb      	str	r3, [r7, #24]
 8005010:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005012:	6979      	ldr	r1, [r7, #20]
 8005014:	69ba      	ldr	r2, [r7, #24]
 8005016:	e841 2300 	strex	r3, r2, [r1]
 800501a:	613b      	str	r3, [r7, #16]
   return(result);
 800501c:	693b      	ldr	r3, [r7, #16]
 800501e:	2b00      	cmp	r3, #0
 8005020:	d1e6      	bne.n	8004ff0 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	2220      	movs	r2, #32
 8005026:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	2200      	movs	r2, #0
 800502e:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	2200      	movs	r2, #0
 8005034:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8005036:	bf00      	nop
 8005038:	3754      	adds	r7, #84	@ 0x54
 800503a:	46bd      	mov	sp, r7
 800503c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005040:	4770      	bx	lr

08005042 <__cvt>:
 8005042:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005046:	ec57 6b10 	vmov	r6, r7, d0
 800504a:	2f00      	cmp	r7, #0
 800504c:	460c      	mov	r4, r1
 800504e:	4619      	mov	r1, r3
 8005050:	463b      	mov	r3, r7
 8005052:	bfbb      	ittet	lt
 8005054:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8005058:	461f      	movlt	r7, r3
 800505a:	2300      	movge	r3, #0
 800505c:	232d      	movlt	r3, #45	@ 0x2d
 800505e:	700b      	strb	r3, [r1, #0]
 8005060:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005062:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8005066:	4691      	mov	r9, r2
 8005068:	f023 0820 	bic.w	r8, r3, #32
 800506c:	bfbc      	itt	lt
 800506e:	4632      	movlt	r2, r6
 8005070:	4616      	movlt	r6, r2
 8005072:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005076:	d005      	beq.n	8005084 <__cvt+0x42>
 8005078:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800507c:	d100      	bne.n	8005080 <__cvt+0x3e>
 800507e:	3401      	adds	r4, #1
 8005080:	2102      	movs	r1, #2
 8005082:	e000      	b.n	8005086 <__cvt+0x44>
 8005084:	2103      	movs	r1, #3
 8005086:	ab03      	add	r3, sp, #12
 8005088:	9301      	str	r3, [sp, #4]
 800508a:	ab02      	add	r3, sp, #8
 800508c:	9300      	str	r3, [sp, #0]
 800508e:	ec47 6b10 	vmov	d0, r6, r7
 8005092:	4653      	mov	r3, sl
 8005094:	4622      	mov	r2, r4
 8005096:	f000 fe53 	bl	8005d40 <_dtoa_r>
 800509a:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800509e:	4605      	mov	r5, r0
 80050a0:	d119      	bne.n	80050d6 <__cvt+0x94>
 80050a2:	f019 0f01 	tst.w	r9, #1
 80050a6:	d00e      	beq.n	80050c6 <__cvt+0x84>
 80050a8:	eb00 0904 	add.w	r9, r0, r4
 80050ac:	2200      	movs	r2, #0
 80050ae:	2300      	movs	r3, #0
 80050b0:	4630      	mov	r0, r6
 80050b2:	4639      	mov	r1, r7
 80050b4:	f7fb fd08 	bl	8000ac8 <__aeabi_dcmpeq>
 80050b8:	b108      	cbz	r0, 80050be <__cvt+0x7c>
 80050ba:	f8cd 900c 	str.w	r9, [sp, #12]
 80050be:	2230      	movs	r2, #48	@ 0x30
 80050c0:	9b03      	ldr	r3, [sp, #12]
 80050c2:	454b      	cmp	r3, r9
 80050c4:	d31e      	bcc.n	8005104 <__cvt+0xc2>
 80050c6:	9b03      	ldr	r3, [sp, #12]
 80050c8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80050ca:	1b5b      	subs	r3, r3, r5
 80050cc:	4628      	mov	r0, r5
 80050ce:	6013      	str	r3, [r2, #0]
 80050d0:	b004      	add	sp, #16
 80050d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80050d6:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80050da:	eb00 0904 	add.w	r9, r0, r4
 80050de:	d1e5      	bne.n	80050ac <__cvt+0x6a>
 80050e0:	7803      	ldrb	r3, [r0, #0]
 80050e2:	2b30      	cmp	r3, #48	@ 0x30
 80050e4:	d10a      	bne.n	80050fc <__cvt+0xba>
 80050e6:	2200      	movs	r2, #0
 80050e8:	2300      	movs	r3, #0
 80050ea:	4630      	mov	r0, r6
 80050ec:	4639      	mov	r1, r7
 80050ee:	f7fb fceb 	bl	8000ac8 <__aeabi_dcmpeq>
 80050f2:	b918      	cbnz	r0, 80050fc <__cvt+0xba>
 80050f4:	f1c4 0401 	rsb	r4, r4, #1
 80050f8:	f8ca 4000 	str.w	r4, [sl]
 80050fc:	f8da 3000 	ldr.w	r3, [sl]
 8005100:	4499      	add	r9, r3
 8005102:	e7d3      	b.n	80050ac <__cvt+0x6a>
 8005104:	1c59      	adds	r1, r3, #1
 8005106:	9103      	str	r1, [sp, #12]
 8005108:	701a      	strb	r2, [r3, #0]
 800510a:	e7d9      	b.n	80050c0 <__cvt+0x7e>

0800510c <__exponent>:
 800510c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800510e:	2900      	cmp	r1, #0
 8005110:	bfba      	itte	lt
 8005112:	4249      	neglt	r1, r1
 8005114:	232d      	movlt	r3, #45	@ 0x2d
 8005116:	232b      	movge	r3, #43	@ 0x2b
 8005118:	2909      	cmp	r1, #9
 800511a:	7002      	strb	r2, [r0, #0]
 800511c:	7043      	strb	r3, [r0, #1]
 800511e:	dd29      	ble.n	8005174 <__exponent+0x68>
 8005120:	f10d 0307 	add.w	r3, sp, #7
 8005124:	461d      	mov	r5, r3
 8005126:	270a      	movs	r7, #10
 8005128:	461a      	mov	r2, r3
 800512a:	fbb1 f6f7 	udiv	r6, r1, r7
 800512e:	fb07 1416 	mls	r4, r7, r6, r1
 8005132:	3430      	adds	r4, #48	@ 0x30
 8005134:	f802 4c01 	strb.w	r4, [r2, #-1]
 8005138:	460c      	mov	r4, r1
 800513a:	2c63      	cmp	r4, #99	@ 0x63
 800513c:	f103 33ff 	add.w	r3, r3, #4294967295
 8005140:	4631      	mov	r1, r6
 8005142:	dcf1      	bgt.n	8005128 <__exponent+0x1c>
 8005144:	3130      	adds	r1, #48	@ 0x30
 8005146:	1e94      	subs	r4, r2, #2
 8005148:	f803 1c01 	strb.w	r1, [r3, #-1]
 800514c:	1c41      	adds	r1, r0, #1
 800514e:	4623      	mov	r3, r4
 8005150:	42ab      	cmp	r3, r5
 8005152:	d30a      	bcc.n	800516a <__exponent+0x5e>
 8005154:	f10d 0309 	add.w	r3, sp, #9
 8005158:	1a9b      	subs	r3, r3, r2
 800515a:	42ac      	cmp	r4, r5
 800515c:	bf88      	it	hi
 800515e:	2300      	movhi	r3, #0
 8005160:	3302      	adds	r3, #2
 8005162:	4403      	add	r3, r0
 8005164:	1a18      	subs	r0, r3, r0
 8005166:	b003      	add	sp, #12
 8005168:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800516a:	f813 6b01 	ldrb.w	r6, [r3], #1
 800516e:	f801 6f01 	strb.w	r6, [r1, #1]!
 8005172:	e7ed      	b.n	8005150 <__exponent+0x44>
 8005174:	2330      	movs	r3, #48	@ 0x30
 8005176:	3130      	adds	r1, #48	@ 0x30
 8005178:	7083      	strb	r3, [r0, #2]
 800517a:	70c1      	strb	r1, [r0, #3]
 800517c:	1d03      	adds	r3, r0, #4
 800517e:	e7f1      	b.n	8005164 <__exponent+0x58>

08005180 <_printf_float>:
 8005180:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005184:	b08d      	sub	sp, #52	@ 0x34
 8005186:	460c      	mov	r4, r1
 8005188:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800518c:	4616      	mov	r6, r2
 800518e:	461f      	mov	r7, r3
 8005190:	4605      	mov	r5, r0
 8005192:	f000 fcd5 	bl	8005b40 <_localeconv_r>
 8005196:	6803      	ldr	r3, [r0, #0]
 8005198:	9304      	str	r3, [sp, #16]
 800519a:	4618      	mov	r0, r3
 800519c:	f7fb f868 	bl	8000270 <strlen>
 80051a0:	2300      	movs	r3, #0
 80051a2:	930a      	str	r3, [sp, #40]	@ 0x28
 80051a4:	f8d8 3000 	ldr.w	r3, [r8]
 80051a8:	9005      	str	r0, [sp, #20]
 80051aa:	3307      	adds	r3, #7
 80051ac:	f023 0307 	bic.w	r3, r3, #7
 80051b0:	f103 0208 	add.w	r2, r3, #8
 80051b4:	f894 a018 	ldrb.w	sl, [r4, #24]
 80051b8:	f8d4 b000 	ldr.w	fp, [r4]
 80051bc:	f8c8 2000 	str.w	r2, [r8]
 80051c0:	e9d3 8900 	ldrd	r8, r9, [r3]
 80051c4:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80051c8:	9307      	str	r3, [sp, #28]
 80051ca:	f8cd 8018 	str.w	r8, [sp, #24]
 80051ce:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80051d2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80051d6:	4b9c      	ldr	r3, [pc, #624]	@ (8005448 <_printf_float+0x2c8>)
 80051d8:	f04f 32ff 	mov.w	r2, #4294967295
 80051dc:	f7fb fca6 	bl	8000b2c <__aeabi_dcmpun>
 80051e0:	bb70      	cbnz	r0, 8005240 <_printf_float+0xc0>
 80051e2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80051e6:	4b98      	ldr	r3, [pc, #608]	@ (8005448 <_printf_float+0x2c8>)
 80051e8:	f04f 32ff 	mov.w	r2, #4294967295
 80051ec:	f7fb fc80 	bl	8000af0 <__aeabi_dcmple>
 80051f0:	bb30      	cbnz	r0, 8005240 <_printf_float+0xc0>
 80051f2:	2200      	movs	r2, #0
 80051f4:	2300      	movs	r3, #0
 80051f6:	4640      	mov	r0, r8
 80051f8:	4649      	mov	r1, r9
 80051fa:	f7fb fc6f 	bl	8000adc <__aeabi_dcmplt>
 80051fe:	b110      	cbz	r0, 8005206 <_printf_float+0x86>
 8005200:	232d      	movs	r3, #45	@ 0x2d
 8005202:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005206:	4a91      	ldr	r2, [pc, #580]	@ (800544c <_printf_float+0x2cc>)
 8005208:	4b91      	ldr	r3, [pc, #580]	@ (8005450 <_printf_float+0x2d0>)
 800520a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800520e:	bf94      	ite	ls
 8005210:	4690      	movls	r8, r2
 8005212:	4698      	movhi	r8, r3
 8005214:	2303      	movs	r3, #3
 8005216:	6123      	str	r3, [r4, #16]
 8005218:	f02b 0304 	bic.w	r3, fp, #4
 800521c:	6023      	str	r3, [r4, #0]
 800521e:	f04f 0900 	mov.w	r9, #0
 8005222:	9700      	str	r7, [sp, #0]
 8005224:	4633      	mov	r3, r6
 8005226:	aa0b      	add	r2, sp, #44	@ 0x2c
 8005228:	4621      	mov	r1, r4
 800522a:	4628      	mov	r0, r5
 800522c:	f000 f9d2 	bl	80055d4 <_printf_common>
 8005230:	3001      	adds	r0, #1
 8005232:	f040 808d 	bne.w	8005350 <_printf_float+0x1d0>
 8005236:	f04f 30ff 	mov.w	r0, #4294967295
 800523a:	b00d      	add	sp, #52	@ 0x34
 800523c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005240:	4642      	mov	r2, r8
 8005242:	464b      	mov	r3, r9
 8005244:	4640      	mov	r0, r8
 8005246:	4649      	mov	r1, r9
 8005248:	f7fb fc70 	bl	8000b2c <__aeabi_dcmpun>
 800524c:	b140      	cbz	r0, 8005260 <_printf_float+0xe0>
 800524e:	464b      	mov	r3, r9
 8005250:	2b00      	cmp	r3, #0
 8005252:	bfbc      	itt	lt
 8005254:	232d      	movlt	r3, #45	@ 0x2d
 8005256:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800525a:	4a7e      	ldr	r2, [pc, #504]	@ (8005454 <_printf_float+0x2d4>)
 800525c:	4b7e      	ldr	r3, [pc, #504]	@ (8005458 <_printf_float+0x2d8>)
 800525e:	e7d4      	b.n	800520a <_printf_float+0x8a>
 8005260:	6863      	ldr	r3, [r4, #4]
 8005262:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8005266:	9206      	str	r2, [sp, #24]
 8005268:	1c5a      	adds	r2, r3, #1
 800526a:	d13b      	bne.n	80052e4 <_printf_float+0x164>
 800526c:	2306      	movs	r3, #6
 800526e:	6063      	str	r3, [r4, #4]
 8005270:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8005274:	2300      	movs	r3, #0
 8005276:	6022      	str	r2, [r4, #0]
 8005278:	9303      	str	r3, [sp, #12]
 800527a:	ab0a      	add	r3, sp, #40	@ 0x28
 800527c:	e9cd a301 	strd	sl, r3, [sp, #4]
 8005280:	ab09      	add	r3, sp, #36	@ 0x24
 8005282:	9300      	str	r3, [sp, #0]
 8005284:	6861      	ldr	r1, [r4, #4]
 8005286:	ec49 8b10 	vmov	d0, r8, r9
 800528a:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800528e:	4628      	mov	r0, r5
 8005290:	f7ff fed7 	bl	8005042 <__cvt>
 8005294:	9b06      	ldr	r3, [sp, #24]
 8005296:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005298:	2b47      	cmp	r3, #71	@ 0x47
 800529a:	4680      	mov	r8, r0
 800529c:	d129      	bne.n	80052f2 <_printf_float+0x172>
 800529e:	1cc8      	adds	r0, r1, #3
 80052a0:	db02      	blt.n	80052a8 <_printf_float+0x128>
 80052a2:	6863      	ldr	r3, [r4, #4]
 80052a4:	4299      	cmp	r1, r3
 80052a6:	dd41      	ble.n	800532c <_printf_float+0x1ac>
 80052a8:	f1aa 0a02 	sub.w	sl, sl, #2
 80052ac:	fa5f fa8a 	uxtb.w	sl, sl
 80052b0:	3901      	subs	r1, #1
 80052b2:	4652      	mov	r2, sl
 80052b4:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80052b8:	9109      	str	r1, [sp, #36]	@ 0x24
 80052ba:	f7ff ff27 	bl	800510c <__exponent>
 80052be:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80052c0:	1813      	adds	r3, r2, r0
 80052c2:	2a01      	cmp	r2, #1
 80052c4:	4681      	mov	r9, r0
 80052c6:	6123      	str	r3, [r4, #16]
 80052c8:	dc02      	bgt.n	80052d0 <_printf_float+0x150>
 80052ca:	6822      	ldr	r2, [r4, #0]
 80052cc:	07d2      	lsls	r2, r2, #31
 80052ce:	d501      	bpl.n	80052d4 <_printf_float+0x154>
 80052d0:	3301      	adds	r3, #1
 80052d2:	6123      	str	r3, [r4, #16]
 80052d4:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d0a2      	beq.n	8005222 <_printf_float+0xa2>
 80052dc:	232d      	movs	r3, #45	@ 0x2d
 80052de:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80052e2:	e79e      	b.n	8005222 <_printf_float+0xa2>
 80052e4:	9a06      	ldr	r2, [sp, #24]
 80052e6:	2a47      	cmp	r2, #71	@ 0x47
 80052e8:	d1c2      	bne.n	8005270 <_printf_float+0xf0>
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	d1c0      	bne.n	8005270 <_printf_float+0xf0>
 80052ee:	2301      	movs	r3, #1
 80052f0:	e7bd      	b.n	800526e <_printf_float+0xee>
 80052f2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80052f6:	d9db      	bls.n	80052b0 <_printf_float+0x130>
 80052f8:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80052fc:	d118      	bne.n	8005330 <_printf_float+0x1b0>
 80052fe:	2900      	cmp	r1, #0
 8005300:	6863      	ldr	r3, [r4, #4]
 8005302:	dd0b      	ble.n	800531c <_printf_float+0x19c>
 8005304:	6121      	str	r1, [r4, #16]
 8005306:	b913      	cbnz	r3, 800530e <_printf_float+0x18e>
 8005308:	6822      	ldr	r2, [r4, #0]
 800530a:	07d0      	lsls	r0, r2, #31
 800530c:	d502      	bpl.n	8005314 <_printf_float+0x194>
 800530e:	3301      	adds	r3, #1
 8005310:	440b      	add	r3, r1
 8005312:	6123      	str	r3, [r4, #16]
 8005314:	65a1      	str	r1, [r4, #88]	@ 0x58
 8005316:	f04f 0900 	mov.w	r9, #0
 800531a:	e7db      	b.n	80052d4 <_printf_float+0x154>
 800531c:	b913      	cbnz	r3, 8005324 <_printf_float+0x1a4>
 800531e:	6822      	ldr	r2, [r4, #0]
 8005320:	07d2      	lsls	r2, r2, #31
 8005322:	d501      	bpl.n	8005328 <_printf_float+0x1a8>
 8005324:	3302      	adds	r3, #2
 8005326:	e7f4      	b.n	8005312 <_printf_float+0x192>
 8005328:	2301      	movs	r3, #1
 800532a:	e7f2      	b.n	8005312 <_printf_float+0x192>
 800532c:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8005330:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005332:	4299      	cmp	r1, r3
 8005334:	db05      	blt.n	8005342 <_printf_float+0x1c2>
 8005336:	6823      	ldr	r3, [r4, #0]
 8005338:	6121      	str	r1, [r4, #16]
 800533a:	07d8      	lsls	r0, r3, #31
 800533c:	d5ea      	bpl.n	8005314 <_printf_float+0x194>
 800533e:	1c4b      	adds	r3, r1, #1
 8005340:	e7e7      	b.n	8005312 <_printf_float+0x192>
 8005342:	2900      	cmp	r1, #0
 8005344:	bfd4      	ite	le
 8005346:	f1c1 0202 	rsble	r2, r1, #2
 800534a:	2201      	movgt	r2, #1
 800534c:	4413      	add	r3, r2
 800534e:	e7e0      	b.n	8005312 <_printf_float+0x192>
 8005350:	6823      	ldr	r3, [r4, #0]
 8005352:	055a      	lsls	r2, r3, #21
 8005354:	d407      	bmi.n	8005366 <_printf_float+0x1e6>
 8005356:	6923      	ldr	r3, [r4, #16]
 8005358:	4642      	mov	r2, r8
 800535a:	4631      	mov	r1, r6
 800535c:	4628      	mov	r0, r5
 800535e:	47b8      	blx	r7
 8005360:	3001      	adds	r0, #1
 8005362:	d12b      	bne.n	80053bc <_printf_float+0x23c>
 8005364:	e767      	b.n	8005236 <_printf_float+0xb6>
 8005366:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800536a:	f240 80dd 	bls.w	8005528 <_printf_float+0x3a8>
 800536e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005372:	2200      	movs	r2, #0
 8005374:	2300      	movs	r3, #0
 8005376:	f7fb fba7 	bl	8000ac8 <__aeabi_dcmpeq>
 800537a:	2800      	cmp	r0, #0
 800537c:	d033      	beq.n	80053e6 <_printf_float+0x266>
 800537e:	4a37      	ldr	r2, [pc, #220]	@ (800545c <_printf_float+0x2dc>)
 8005380:	2301      	movs	r3, #1
 8005382:	4631      	mov	r1, r6
 8005384:	4628      	mov	r0, r5
 8005386:	47b8      	blx	r7
 8005388:	3001      	adds	r0, #1
 800538a:	f43f af54 	beq.w	8005236 <_printf_float+0xb6>
 800538e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8005392:	4543      	cmp	r3, r8
 8005394:	db02      	blt.n	800539c <_printf_float+0x21c>
 8005396:	6823      	ldr	r3, [r4, #0]
 8005398:	07d8      	lsls	r0, r3, #31
 800539a:	d50f      	bpl.n	80053bc <_printf_float+0x23c>
 800539c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80053a0:	4631      	mov	r1, r6
 80053a2:	4628      	mov	r0, r5
 80053a4:	47b8      	blx	r7
 80053a6:	3001      	adds	r0, #1
 80053a8:	f43f af45 	beq.w	8005236 <_printf_float+0xb6>
 80053ac:	f04f 0900 	mov.w	r9, #0
 80053b0:	f108 38ff 	add.w	r8, r8, #4294967295
 80053b4:	f104 0a1a 	add.w	sl, r4, #26
 80053b8:	45c8      	cmp	r8, r9
 80053ba:	dc09      	bgt.n	80053d0 <_printf_float+0x250>
 80053bc:	6823      	ldr	r3, [r4, #0]
 80053be:	079b      	lsls	r3, r3, #30
 80053c0:	f100 8103 	bmi.w	80055ca <_printf_float+0x44a>
 80053c4:	68e0      	ldr	r0, [r4, #12]
 80053c6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80053c8:	4298      	cmp	r0, r3
 80053ca:	bfb8      	it	lt
 80053cc:	4618      	movlt	r0, r3
 80053ce:	e734      	b.n	800523a <_printf_float+0xba>
 80053d0:	2301      	movs	r3, #1
 80053d2:	4652      	mov	r2, sl
 80053d4:	4631      	mov	r1, r6
 80053d6:	4628      	mov	r0, r5
 80053d8:	47b8      	blx	r7
 80053da:	3001      	adds	r0, #1
 80053dc:	f43f af2b 	beq.w	8005236 <_printf_float+0xb6>
 80053e0:	f109 0901 	add.w	r9, r9, #1
 80053e4:	e7e8      	b.n	80053b8 <_printf_float+0x238>
 80053e6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	dc39      	bgt.n	8005460 <_printf_float+0x2e0>
 80053ec:	4a1b      	ldr	r2, [pc, #108]	@ (800545c <_printf_float+0x2dc>)
 80053ee:	2301      	movs	r3, #1
 80053f0:	4631      	mov	r1, r6
 80053f2:	4628      	mov	r0, r5
 80053f4:	47b8      	blx	r7
 80053f6:	3001      	adds	r0, #1
 80053f8:	f43f af1d 	beq.w	8005236 <_printf_float+0xb6>
 80053fc:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8005400:	ea59 0303 	orrs.w	r3, r9, r3
 8005404:	d102      	bne.n	800540c <_printf_float+0x28c>
 8005406:	6823      	ldr	r3, [r4, #0]
 8005408:	07d9      	lsls	r1, r3, #31
 800540a:	d5d7      	bpl.n	80053bc <_printf_float+0x23c>
 800540c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005410:	4631      	mov	r1, r6
 8005412:	4628      	mov	r0, r5
 8005414:	47b8      	blx	r7
 8005416:	3001      	adds	r0, #1
 8005418:	f43f af0d 	beq.w	8005236 <_printf_float+0xb6>
 800541c:	f04f 0a00 	mov.w	sl, #0
 8005420:	f104 0b1a 	add.w	fp, r4, #26
 8005424:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005426:	425b      	negs	r3, r3
 8005428:	4553      	cmp	r3, sl
 800542a:	dc01      	bgt.n	8005430 <_printf_float+0x2b0>
 800542c:	464b      	mov	r3, r9
 800542e:	e793      	b.n	8005358 <_printf_float+0x1d8>
 8005430:	2301      	movs	r3, #1
 8005432:	465a      	mov	r2, fp
 8005434:	4631      	mov	r1, r6
 8005436:	4628      	mov	r0, r5
 8005438:	47b8      	blx	r7
 800543a:	3001      	adds	r0, #1
 800543c:	f43f aefb 	beq.w	8005236 <_printf_float+0xb6>
 8005440:	f10a 0a01 	add.w	sl, sl, #1
 8005444:	e7ee      	b.n	8005424 <_printf_float+0x2a4>
 8005446:	bf00      	nop
 8005448:	7fefffff 	.word	0x7fefffff
 800544c:	08007a70 	.word	0x08007a70
 8005450:	08007a74 	.word	0x08007a74
 8005454:	08007a78 	.word	0x08007a78
 8005458:	08007a7c 	.word	0x08007a7c
 800545c:	08007a80 	.word	0x08007a80
 8005460:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005462:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8005466:	4553      	cmp	r3, sl
 8005468:	bfa8      	it	ge
 800546a:	4653      	movge	r3, sl
 800546c:	2b00      	cmp	r3, #0
 800546e:	4699      	mov	r9, r3
 8005470:	dc36      	bgt.n	80054e0 <_printf_float+0x360>
 8005472:	f04f 0b00 	mov.w	fp, #0
 8005476:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800547a:	f104 021a 	add.w	r2, r4, #26
 800547e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005480:	9306      	str	r3, [sp, #24]
 8005482:	eba3 0309 	sub.w	r3, r3, r9
 8005486:	455b      	cmp	r3, fp
 8005488:	dc31      	bgt.n	80054ee <_printf_float+0x36e>
 800548a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800548c:	459a      	cmp	sl, r3
 800548e:	dc3a      	bgt.n	8005506 <_printf_float+0x386>
 8005490:	6823      	ldr	r3, [r4, #0]
 8005492:	07da      	lsls	r2, r3, #31
 8005494:	d437      	bmi.n	8005506 <_printf_float+0x386>
 8005496:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005498:	ebaa 0903 	sub.w	r9, sl, r3
 800549c:	9b06      	ldr	r3, [sp, #24]
 800549e:	ebaa 0303 	sub.w	r3, sl, r3
 80054a2:	4599      	cmp	r9, r3
 80054a4:	bfa8      	it	ge
 80054a6:	4699      	movge	r9, r3
 80054a8:	f1b9 0f00 	cmp.w	r9, #0
 80054ac:	dc33      	bgt.n	8005516 <_printf_float+0x396>
 80054ae:	f04f 0800 	mov.w	r8, #0
 80054b2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80054b6:	f104 0b1a 	add.w	fp, r4, #26
 80054ba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80054bc:	ebaa 0303 	sub.w	r3, sl, r3
 80054c0:	eba3 0309 	sub.w	r3, r3, r9
 80054c4:	4543      	cmp	r3, r8
 80054c6:	f77f af79 	ble.w	80053bc <_printf_float+0x23c>
 80054ca:	2301      	movs	r3, #1
 80054cc:	465a      	mov	r2, fp
 80054ce:	4631      	mov	r1, r6
 80054d0:	4628      	mov	r0, r5
 80054d2:	47b8      	blx	r7
 80054d4:	3001      	adds	r0, #1
 80054d6:	f43f aeae 	beq.w	8005236 <_printf_float+0xb6>
 80054da:	f108 0801 	add.w	r8, r8, #1
 80054de:	e7ec      	b.n	80054ba <_printf_float+0x33a>
 80054e0:	4642      	mov	r2, r8
 80054e2:	4631      	mov	r1, r6
 80054e4:	4628      	mov	r0, r5
 80054e6:	47b8      	blx	r7
 80054e8:	3001      	adds	r0, #1
 80054ea:	d1c2      	bne.n	8005472 <_printf_float+0x2f2>
 80054ec:	e6a3      	b.n	8005236 <_printf_float+0xb6>
 80054ee:	2301      	movs	r3, #1
 80054f0:	4631      	mov	r1, r6
 80054f2:	4628      	mov	r0, r5
 80054f4:	9206      	str	r2, [sp, #24]
 80054f6:	47b8      	blx	r7
 80054f8:	3001      	adds	r0, #1
 80054fa:	f43f ae9c 	beq.w	8005236 <_printf_float+0xb6>
 80054fe:	9a06      	ldr	r2, [sp, #24]
 8005500:	f10b 0b01 	add.w	fp, fp, #1
 8005504:	e7bb      	b.n	800547e <_printf_float+0x2fe>
 8005506:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800550a:	4631      	mov	r1, r6
 800550c:	4628      	mov	r0, r5
 800550e:	47b8      	blx	r7
 8005510:	3001      	adds	r0, #1
 8005512:	d1c0      	bne.n	8005496 <_printf_float+0x316>
 8005514:	e68f      	b.n	8005236 <_printf_float+0xb6>
 8005516:	9a06      	ldr	r2, [sp, #24]
 8005518:	464b      	mov	r3, r9
 800551a:	4442      	add	r2, r8
 800551c:	4631      	mov	r1, r6
 800551e:	4628      	mov	r0, r5
 8005520:	47b8      	blx	r7
 8005522:	3001      	adds	r0, #1
 8005524:	d1c3      	bne.n	80054ae <_printf_float+0x32e>
 8005526:	e686      	b.n	8005236 <_printf_float+0xb6>
 8005528:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800552c:	f1ba 0f01 	cmp.w	sl, #1
 8005530:	dc01      	bgt.n	8005536 <_printf_float+0x3b6>
 8005532:	07db      	lsls	r3, r3, #31
 8005534:	d536      	bpl.n	80055a4 <_printf_float+0x424>
 8005536:	2301      	movs	r3, #1
 8005538:	4642      	mov	r2, r8
 800553a:	4631      	mov	r1, r6
 800553c:	4628      	mov	r0, r5
 800553e:	47b8      	blx	r7
 8005540:	3001      	adds	r0, #1
 8005542:	f43f ae78 	beq.w	8005236 <_printf_float+0xb6>
 8005546:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800554a:	4631      	mov	r1, r6
 800554c:	4628      	mov	r0, r5
 800554e:	47b8      	blx	r7
 8005550:	3001      	adds	r0, #1
 8005552:	f43f ae70 	beq.w	8005236 <_printf_float+0xb6>
 8005556:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800555a:	2200      	movs	r2, #0
 800555c:	2300      	movs	r3, #0
 800555e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005562:	f7fb fab1 	bl	8000ac8 <__aeabi_dcmpeq>
 8005566:	b9c0      	cbnz	r0, 800559a <_printf_float+0x41a>
 8005568:	4653      	mov	r3, sl
 800556a:	f108 0201 	add.w	r2, r8, #1
 800556e:	4631      	mov	r1, r6
 8005570:	4628      	mov	r0, r5
 8005572:	47b8      	blx	r7
 8005574:	3001      	adds	r0, #1
 8005576:	d10c      	bne.n	8005592 <_printf_float+0x412>
 8005578:	e65d      	b.n	8005236 <_printf_float+0xb6>
 800557a:	2301      	movs	r3, #1
 800557c:	465a      	mov	r2, fp
 800557e:	4631      	mov	r1, r6
 8005580:	4628      	mov	r0, r5
 8005582:	47b8      	blx	r7
 8005584:	3001      	adds	r0, #1
 8005586:	f43f ae56 	beq.w	8005236 <_printf_float+0xb6>
 800558a:	f108 0801 	add.w	r8, r8, #1
 800558e:	45d0      	cmp	r8, sl
 8005590:	dbf3      	blt.n	800557a <_printf_float+0x3fa>
 8005592:	464b      	mov	r3, r9
 8005594:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8005598:	e6df      	b.n	800535a <_printf_float+0x1da>
 800559a:	f04f 0800 	mov.w	r8, #0
 800559e:	f104 0b1a 	add.w	fp, r4, #26
 80055a2:	e7f4      	b.n	800558e <_printf_float+0x40e>
 80055a4:	2301      	movs	r3, #1
 80055a6:	4642      	mov	r2, r8
 80055a8:	e7e1      	b.n	800556e <_printf_float+0x3ee>
 80055aa:	2301      	movs	r3, #1
 80055ac:	464a      	mov	r2, r9
 80055ae:	4631      	mov	r1, r6
 80055b0:	4628      	mov	r0, r5
 80055b2:	47b8      	blx	r7
 80055b4:	3001      	adds	r0, #1
 80055b6:	f43f ae3e 	beq.w	8005236 <_printf_float+0xb6>
 80055ba:	f108 0801 	add.w	r8, r8, #1
 80055be:	68e3      	ldr	r3, [r4, #12]
 80055c0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80055c2:	1a5b      	subs	r3, r3, r1
 80055c4:	4543      	cmp	r3, r8
 80055c6:	dcf0      	bgt.n	80055aa <_printf_float+0x42a>
 80055c8:	e6fc      	b.n	80053c4 <_printf_float+0x244>
 80055ca:	f04f 0800 	mov.w	r8, #0
 80055ce:	f104 0919 	add.w	r9, r4, #25
 80055d2:	e7f4      	b.n	80055be <_printf_float+0x43e>

080055d4 <_printf_common>:
 80055d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80055d8:	4616      	mov	r6, r2
 80055da:	4698      	mov	r8, r3
 80055dc:	688a      	ldr	r2, [r1, #8]
 80055de:	690b      	ldr	r3, [r1, #16]
 80055e0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80055e4:	4293      	cmp	r3, r2
 80055e6:	bfb8      	it	lt
 80055e8:	4613      	movlt	r3, r2
 80055ea:	6033      	str	r3, [r6, #0]
 80055ec:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80055f0:	4607      	mov	r7, r0
 80055f2:	460c      	mov	r4, r1
 80055f4:	b10a      	cbz	r2, 80055fa <_printf_common+0x26>
 80055f6:	3301      	adds	r3, #1
 80055f8:	6033      	str	r3, [r6, #0]
 80055fa:	6823      	ldr	r3, [r4, #0]
 80055fc:	0699      	lsls	r1, r3, #26
 80055fe:	bf42      	ittt	mi
 8005600:	6833      	ldrmi	r3, [r6, #0]
 8005602:	3302      	addmi	r3, #2
 8005604:	6033      	strmi	r3, [r6, #0]
 8005606:	6825      	ldr	r5, [r4, #0]
 8005608:	f015 0506 	ands.w	r5, r5, #6
 800560c:	d106      	bne.n	800561c <_printf_common+0x48>
 800560e:	f104 0a19 	add.w	sl, r4, #25
 8005612:	68e3      	ldr	r3, [r4, #12]
 8005614:	6832      	ldr	r2, [r6, #0]
 8005616:	1a9b      	subs	r3, r3, r2
 8005618:	42ab      	cmp	r3, r5
 800561a:	dc26      	bgt.n	800566a <_printf_common+0x96>
 800561c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005620:	6822      	ldr	r2, [r4, #0]
 8005622:	3b00      	subs	r3, #0
 8005624:	bf18      	it	ne
 8005626:	2301      	movne	r3, #1
 8005628:	0692      	lsls	r2, r2, #26
 800562a:	d42b      	bmi.n	8005684 <_printf_common+0xb0>
 800562c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005630:	4641      	mov	r1, r8
 8005632:	4638      	mov	r0, r7
 8005634:	47c8      	blx	r9
 8005636:	3001      	adds	r0, #1
 8005638:	d01e      	beq.n	8005678 <_printf_common+0xa4>
 800563a:	6823      	ldr	r3, [r4, #0]
 800563c:	6922      	ldr	r2, [r4, #16]
 800563e:	f003 0306 	and.w	r3, r3, #6
 8005642:	2b04      	cmp	r3, #4
 8005644:	bf02      	ittt	eq
 8005646:	68e5      	ldreq	r5, [r4, #12]
 8005648:	6833      	ldreq	r3, [r6, #0]
 800564a:	1aed      	subeq	r5, r5, r3
 800564c:	68a3      	ldr	r3, [r4, #8]
 800564e:	bf0c      	ite	eq
 8005650:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005654:	2500      	movne	r5, #0
 8005656:	4293      	cmp	r3, r2
 8005658:	bfc4      	itt	gt
 800565a:	1a9b      	subgt	r3, r3, r2
 800565c:	18ed      	addgt	r5, r5, r3
 800565e:	2600      	movs	r6, #0
 8005660:	341a      	adds	r4, #26
 8005662:	42b5      	cmp	r5, r6
 8005664:	d11a      	bne.n	800569c <_printf_common+0xc8>
 8005666:	2000      	movs	r0, #0
 8005668:	e008      	b.n	800567c <_printf_common+0xa8>
 800566a:	2301      	movs	r3, #1
 800566c:	4652      	mov	r2, sl
 800566e:	4641      	mov	r1, r8
 8005670:	4638      	mov	r0, r7
 8005672:	47c8      	blx	r9
 8005674:	3001      	adds	r0, #1
 8005676:	d103      	bne.n	8005680 <_printf_common+0xac>
 8005678:	f04f 30ff 	mov.w	r0, #4294967295
 800567c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005680:	3501      	adds	r5, #1
 8005682:	e7c6      	b.n	8005612 <_printf_common+0x3e>
 8005684:	18e1      	adds	r1, r4, r3
 8005686:	1c5a      	adds	r2, r3, #1
 8005688:	2030      	movs	r0, #48	@ 0x30
 800568a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800568e:	4422      	add	r2, r4
 8005690:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005694:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005698:	3302      	adds	r3, #2
 800569a:	e7c7      	b.n	800562c <_printf_common+0x58>
 800569c:	2301      	movs	r3, #1
 800569e:	4622      	mov	r2, r4
 80056a0:	4641      	mov	r1, r8
 80056a2:	4638      	mov	r0, r7
 80056a4:	47c8      	blx	r9
 80056a6:	3001      	adds	r0, #1
 80056a8:	d0e6      	beq.n	8005678 <_printf_common+0xa4>
 80056aa:	3601      	adds	r6, #1
 80056ac:	e7d9      	b.n	8005662 <_printf_common+0x8e>
	...

080056b0 <_printf_i>:
 80056b0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80056b4:	7e0f      	ldrb	r7, [r1, #24]
 80056b6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80056b8:	2f78      	cmp	r7, #120	@ 0x78
 80056ba:	4691      	mov	r9, r2
 80056bc:	4680      	mov	r8, r0
 80056be:	460c      	mov	r4, r1
 80056c0:	469a      	mov	sl, r3
 80056c2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80056c6:	d807      	bhi.n	80056d8 <_printf_i+0x28>
 80056c8:	2f62      	cmp	r7, #98	@ 0x62
 80056ca:	d80a      	bhi.n	80056e2 <_printf_i+0x32>
 80056cc:	2f00      	cmp	r7, #0
 80056ce:	f000 80d2 	beq.w	8005876 <_printf_i+0x1c6>
 80056d2:	2f58      	cmp	r7, #88	@ 0x58
 80056d4:	f000 80b9 	beq.w	800584a <_printf_i+0x19a>
 80056d8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80056dc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80056e0:	e03a      	b.n	8005758 <_printf_i+0xa8>
 80056e2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80056e6:	2b15      	cmp	r3, #21
 80056e8:	d8f6      	bhi.n	80056d8 <_printf_i+0x28>
 80056ea:	a101      	add	r1, pc, #4	@ (adr r1, 80056f0 <_printf_i+0x40>)
 80056ec:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80056f0:	08005749 	.word	0x08005749
 80056f4:	0800575d 	.word	0x0800575d
 80056f8:	080056d9 	.word	0x080056d9
 80056fc:	080056d9 	.word	0x080056d9
 8005700:	080056d9 	.word	0x080056d9
 8005704:	080056d9 	.word	0x080056d9
 8005708:	0800575d 	.word	0x0800575d
 800570c:	080056d9 	.word	0x080056d9
 8005710:	080056d9 	.word	0x080056d9
 8005714:	080056d9 	.word	0x080056d9
 8005718:	080056d9 	.word	0x080056d9
 800571c:	0800585d 	.word	0x0800585d
 8005720:	08005787 	.word	0x08005787
 8005724:	08005817 	.word	0x08005817
 8005728:	080056d9 	.word	0x080056d9
 800572c:	080056d9 	.word	0x080056d9
 8005730:	0800587f 	.word	0x0800587f
 8005734:	080056d9 	.word	0x080056d9
 8005738:	08005787 	.word	0x08005787
 800573c:	080056d9 	.word	0x080056d9
 8005740:	080056d9 	.word	0x080056d9
 8005744:	0800581f 	.word	0x0800581f
 8005748:	6833      	ldr	r3, [r6, #0]
 800574a:	1d1a      	adds	r2, r3, #4
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	6032      	str	r2, [r6, #0]
 8005750:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005754:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005758:	2301      	movs	r3, #1
 800575a:	e09d      	b.n	8005898 <_printf_i+0x1e8>
 800575c:	6833      	ldr	r3, [r6, #0]
 800575e:	6820      	ldr	r0, [r4, #0]
 8005760:	1d19      	adds	r1, r3, #4
 8005762:	6031      	str	r1, [r6, #0]
 8005764:	0606      	lsls	r6, r0, #24
 8005766:	d501      	bpl.n	800576c <_printf_i+0xbc>
 8005768:	681d      	ldr	r5, [r3, #0]
 800576a:	e003      	b.n	8005774 <_printf_i+0xc4>
 800576c:	0645      	lsls	r5, r0, #25
 800576e:	d5fb      	bpl.n	8005768 <_printf_i+0xb8>
 8005770:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005774:	2d00      	cmp	r5, #0
 8005776:	da03      	bge.n	8005780 <_printf_i+0xd0>
 8005778:	232d      	movs	r3, #45	@ 0x2d
 800577a:	426d      	negs	r5, r5
 800577c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005780:	4859      	ldr	r0, [pc, #356]	@ (80058e8 <_printf_i+0x238>)
 8005782:	230a      	movs	r3, #10
 8005784:	e011      	b.n	80057aa <_printf_i+0xfa>
 8005786:	6821      	ldr	r1, [r4, #0]
 8005788:	6833      	ldr	r3, [r6, #0]
 800578a:	0608      	lsls	r0, r1, #24
 800578c:	f853 5b04 	ldr.w	r5, [r3], #4
 8005790:	d402      	bmi.n	8005798 <_printf_i+0xe8>
 8005792:	0649      	lsls	r1, r1, #25
 8005794:	bf48      	it	mi
 8005796:	b2ad      	uxthmi	r5, r5
 8005798:	2f6f      	cmp	r7, #111	@ 0x6f
 800579a:	4853      	ldr	r0, [pc, #332]	@ (80058e8 <_printf_i+0x238>)
 800579c:	6033      	str	r3, [r6, #0]
 800579e:	bf14      	ite	ne
 80057a0:	230a      	movne	r3, #10
 80057a2:	2308      	moveq	r3, #8
 80057a4:	2100      	movs	r1, #0
 80057a6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80057aa:	6866      	ldr	r6, [r4, #4]
 80057ac:	60a6      	str	r6, [r4, #8]
 80057ae:	2e00      	cmp	r6, #0
 80057b0:	bfa2      	ittt	ge
 80057b2:	6821      	ldrge	r1, [r4, #0]
 80057b4:	f021 0104 	bicge.w	r1, r1, #4
 80057b8:	6021      	strge	r1, [r4, #0]
 80057ba:	b90d      	cbnz	r5, 80057c0 <_printf_i+0x110>
 80057bc:	2e00      	cmp	r6, #0
 80057be:	d04b      	beq.n	8005858 <_printf_i+0x1a8>
 80057c0:	4616      	mov	r6, r2
 80057c2:	fbb5 f1f3 	udiv	r1, r5, r3
 80057c6:	fb03 5711 	mls	r7, r3, r1, r5
 80057ca:	5dc7      	ldrb	r7, [r0, r7]
 80057cc:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80057d0:	462f      	mov	r7, r5
 80057d2:	42bb      	cmp	r3, r7
 80057d4:	460d      	mov	r5, r1
 80057d6:	d9f4      	bls.n	80057c2 <_printf_i+0x112>
 80057d8:	2b08      	cmp	r3, #8
 80057da:	d10b      	bne.n	80057f4 <_printf_i+0x144>
 80057dc:	6823      	ldr	r3, [r4, #0]
 80057de:	07df      	lsls	r7, r3, #31
 80057e0:	d508      	bpl.n	80057f4 <_printf_i+0x144>
 80057e2:	6923      	ldr	r3, [r4, #16]
 80057e4:	6861      	ldr	r1, [r4, #4]
 80057e6:	4299      	cmp	r1, r3
 80057e8:	bfde      	ittt	le
 80057ea:	2330      	movle	r3, #48	@ 0x30
 80057ec:	f806 3c01 	strble.w	r3, [r6, #-1]
 80057f0:	f106 36ff 	addle.w	r6, r6, #4294967295
 80057f4:	1b92      	subs	r2, r2, r6
 80057f6:	6122      	str	r2, [r4, #16]
 80057f8:	f8cd a000 	str.w	sl, [sp]
 80057fc:	464b      	mov	r3, r9
 80057fe:	aa03      	add	r2, sp, #12
 8005800:	4621      	mov	r1, r4
 8005802:	4640      	mov	r0, r8
 8005804:	f7ff fee6 	bl	80055d4 <_printf_common>
 8005808:	3001      	adds	r0, #1
 800580a:	d14a      	bne.n	80058a2 <_printf_i+0x1f2>
 800580c:	f04f 30ff 	mov.w	r0, #4294967295
 8005810:	b004      	add	sp, #16
 8005812:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005816:	6823      	ldr	r3, [r4, #0]
 8005818:	f043 0320 	orr.w	r3, r3, #32
 800581c:	6023      	str	r3, [r4, #0]
 800581e:	4833      	ldr	r0, [pc, #204]	@ (80058ec <_printf_i+0x23c>)
 8005820:	2778      	movs	r7, #120	@ 0x78
 8005822:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005826:	6823      	ldr	r3, [r4, #0]
 8005828:	6831      	ldr	r1, [r6, #0]
 800582a:	061f      	lsls	r7, r3, #24
 800582c:	f851 5b04 	ldr.w	r5, [r1], #4
 8005830:	d402      	bmi.n	8005838 <_printf_i+0x188>
 8005832:	065f      	lsls	r7, r3, #25
 8005834:	bf48      	it	mi
 8005836:	b2ad      	uxthmi	r5, r5
 8005838:	6031      	str	r1, [r6, #0]
 800583a:	07d9      	lsls	r1, r3, #31
 800583c:	bf44      	itt	mi
 800583e:	f043 0320 	orrmi.w	r3, r3, #32
 8005842:	6023      	strmi	r3, [r4, #0]
 8005844:	b11d      	cbz	r5, 800584e <_printf_i+0x19e>
 8005846:	2310      	movs	r3, #16
 8005848:	e7ac      	b.n	80057a4 <_printf_i+0xf4>
 800584a:	4827      	ldr	r0, [pc, #156]	@ (80058e8 <_printf_i+0x238>)
 800584c:	e7e9      	b.n	8005822 <_printf_i+0x172>
 800584e:	6823      	ldr	r3, [r4, #0]
 8005850:	f023 0320 	bic.w	r3, r3, #32
 8005854:	6023      	str	r3, [r4, #0]
 8005856:	e7f6      	b.n	8005846 <_printf_i+0x196>
 8005858:	4616      	mov	r6, r2
 800585a:	e7bd      	b.n	80057d8 <_printf_i+0x128>
 800585c:	6833      	ldr	r3, [r6, #0]
 800585e:	6825      	ldr	r5, [r4, #0]
 8005860:	6961      	ldr	r1, [r4, #20]
 8005862:	1d18      	adds	r0, r3, #4
 8005864:	6030      	str	r0, [r6, #0]
 8005866:	062e      	lsls	r6, r5, #24
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	d501      	bpl.n	8005870 <_printf_i+0x1c0>
 800586c:	6019      	str	r1, [r3, #0]
 800586e:	e002      	b.n	8005876 <_printf_i+0x1c6>
 8005870:	0668      	lsls	r0, r5, #25
 8005872:	d5fb      	bpl.n	800586c <_printf_i+0x1bc>
 8005874:	8019      	strh	r1, [r3, #0]
 8005876:	2300      	movs	r3, #0
 8005878:	6123      	str	r3, [r4, #16]
 800587a:	4616      	mov	r6, r2
 800587c:	e7bc      	b.n	80057f8 <_printf_i+0x148>
 800587e:	6833      	ldr	r3, [r6, #0]
 8005880:	1d1a      	adds	r2, r3, #4
 8005882:	6032      	str	r2, [r6, #0]
 8005884:	681e      	ldr	r6, [r3, #0]
 8005886:	6862      	ldr	r2, [r4, #4]
 8005888:	2100      	movs	r1, #0
 800588a:	4630      	mov	r0, r6
 800588c:	f7fa fca0 	bl	80001d0 <memchr>
 8005890:	b108      	cbz	r0, 8005896 <_printf_i+0x1e6>
 8005892:	1b80      	subs	r0, r0, r6
 8005894:	6060      	str	r0, [r4, #4]
 8005896:	6863      	ldr	r3, [r4, #4]
 8005898:	6123      	str	r3, [r4, #16]
 800589a:	2300      	movs	r3, #0
 800589c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80058a0:	e7aa      	b.n	80057f8 <_printf_i+0x148>
 80058a2:	6923      	ldr	r3, [r4, #16]
 80058a4:	4632      	mov	r2, r6
 80058a6:	4649      	mov	r1, r9
 80058a8:	4640      	mov	r0, r8
 80058aa:	47d0      	blx	sl
 80058ac:	3001      	adds	r0, #1
 80058ae:	d0ad      	beq.n	800580c <_printf_i+0x15c>
 80058b0:	6823      	ldr	r3, [r4, #0]
 80058b2:	079b      	lsls	r3, r3, #30
 80058b4:	d413      	bmi.n	80058de <_printf_i+0x22e>
 80058b6:	68e0      	ldr	r0, [r4, #12]
 80058b8:	9b03      	ldr	r3, [sp, #12]
 80058ba:	4298      	cmp	r0, r3
 80058bc:	bfb8      	it	lt
 80058be:	4618      	movlt	r0, r3
 80058c0:	e7a6      	b.n	8005810 <_printf_i+0x160>
 80058c2:	2301      	movs	r3, #1
 80058c4:	4632      	mov	r2, r6
 80058c6:	4649      	mov	r1, r9
 80058c8:	4640      	mov	r0, r8
 80058ca:	47d0      	blx	sl
 80058cc:	3001      	adds	r0, #1
 80058ce:	d09d      	beq.n	800580c <_printf_i+0x15c>
 80058d0:	3501      	adds	r5, #1
 80058d2:	68e3      	ldr	r3, [r4, #12]
 80058d4:	9903      	ldr	r1, [sp, #12]
 80058d6:	1a5b      	subs	r3, r3, r1
 80058d8:	42ab      	cmp	r3, r5
 80058da:	dcf2      	bgt.n	80058c2 <_printf_i+0x212>
 80058dc:	e7eb      	b.n	80058b6 <_printf_i+0x206>
 80058de:	2500      	movs	r5, #0
 80058e0:	f104 0619 	add.w	r6, r4, #25
 80058e4:	e7f5      	b.n	80058d2 <_printf_i+0x222>
 80058e6:	bf00      	nop
 80058e8:	08007a82 	.word	0x08007a82
 80058ec:	08007a93 	.word	0x08007a93

080058f0 <std>:
 80058f0:	2300      	movs	r3, #0
 80058f2:	b510      	push	{r4, lr}
 80058f4:	4604      	mov	r4, r0
 80058f6:	e9c0 3300 	strd	r3, r3, [r0]
 80058fa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80058fe:	6083      	str	r3, [r0, #8]
 8005900:	8181      	strh	r1, [r0, #12]
 8005902:	6643      	str	r3, [r0, #100]	@ 0x64
 8005904:	81c2      	strh	r2, [r0, #14]
 8005906:	6183      	str	r3, [r0, #24]
 8005908:	4619      	mov	r1, r3
 800590a:	2208      	movs	r2, #8
 800590c:	305c      	adds	r0, #92	@ 0x5c
 800590e:	f000 f90e 	bl	8005b2e <memset>
 8005912:	4b0d      	ldr	r3, [pc, #52]	@ (8005948 <std+0x58>)
 8005914:	6263      	str	r3, [r4, #36]	@ 0x24
 8005916:	4b0d      	ldr	r3, [pc, #52]	@ (800594c <std+0x5c>)
 8005918:	62a3      	str	r3, [r4, #40]	@ 0x28
 800591a:	4b0d      	ldr	r3, [pc, #52]	@ (8005950 <std+0x60>)
 800591c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800591e:	4b0d      	ldr	r3, [pc, #52]	@ (8005954 <std+0x64>)
 8005920:	6323      	str	r3, [r4, #48]	@ 0x30
 8005922:	4b0d      	ldr	r3, [pc, #52]	@ (8005958 <std+0x68>)
 8005924:	6224      	str	r4, [r4, #32]
 8005926:	429c      	cmp	r4, r3
 8005928:	d006      	beq.n	8005938 <std+0x48>
 800592a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800592e:	4294      	cmp	r4, r2
 8005930:	d002      	beq.n	8005938 <std+0x48>
 8005932:	33d0      	adds	r3, #208	@ 0xd0
 8005934:	429c      	cmp	r4, r3
 8005936:	d105      	bne.n	8005944 <std+0x54>
 8005938:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800593c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005940:	f000 b972 	b.w	8005c28 <__retarget_lock_init_recursive>
 8005944:	bd10      	pop	{r4, pc}
 8005946:	bf00      	nop
 8005948:	08005aa9 	.word	0x08005aa9
 800594c:	08005acb 	.word	0x08005acb
 8005950:	08005b03 	.word	0x08005b03
 8005954:	08005b27 	.word	0x08005b27
 8005958:	20000aa4 	.word	0x20000aa4

0800595c <stdio_exit_handler>:
 800595c:	4a02      	ldr	r2, [pc, #8]	@ (8005968 <stdio_exit_handler+0xc>)
 800595e:	4903      	ldr	r1, [pc, #12]	@ (800596c <stdio_exit_handler+0x10>)
 8005960:	4803      	ldr	r0, [pc, #12]	@ (8005970 <stdio_exit_handler+0x14>)
 8005962:	f000 b869 	b.w	8005a38 <_fwalk_sglue>
 8005966:	bf00      	nop
 8005968:	2000000c 	.word	0x2000000c
 800596c:	08007559 	.word	0x08007559
 8005970:	2000001c 	.word	0x2000001c

08005974 <cleanup_stdio>:
 8005974:	6841      	ldr	r1, [r0, #4]
 8005976:	4b0c      	ldr	r3, [pc, #48]	@ (80059a8 <cleanup_stdio+0x34>)
 8005978:	4299      	cmp	r1, r3
 800597a:	b510      	push	{r4, lr}
 800597c:	4604      	mov	r4, r0
 800597e:	d001      	beq.n	8005984 <cleanup_stdio+0x10>
 8005980:	f001 fdea 	bl	8007558 <_fflush_r>
 8005984:	68a1      	ldr	r1, [r4, #8]
 8005986:	4b09      	ldr	r3, [pc, #36]	@ (80059ac <cleanup_stdio+0x38>)
 8005988:	4299      	cmp	r1, r3
 800598a:	d002      	beq.n	8005992 <cleanup_stdio+0x1e>
 800598c:	4620      	mov	r0, r4
 800598e:	f001 fde3 	bl	8007558 <_fflush_r>
 8005992:	68e1      	ldr	r1, [r4, #12]
 8005994:	4b06      	ldr	r3, [pc, #24]	@ (80059b0 <cleanup_stdio+0x3c>)
 8005996:	4299      	cmp	r1, r3
 8005998:	d004      	beq.n	80059a4 <cleanup_stdio+0x30>
 800599a:	4620      	mov	r0, r4
 800599c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80059a0:	f001 bdda 	b.w	8007558 <_fflush_r>
 80059a4:	bd10      	pop	{r4, pc}
 80059a6:	bf00      	nop
 80059a8:	20000aa4 	.word	0x20000aa4
 80059ac:	20000b0c 	.word	0x20000b0c
 80059b0:	20000b74 	.word	0x20000b74

080059b4 <global_stdio_init.part.0>:
 80059b4:	b510      	push	{r4, lr}
 80059b6:	4b0b      	ldr	r3, [pc, #44]	@ (80059e4 <global_stdio_init.part.0+0x30>)
 80059b8:	4c0b      	ldr	r4, [pc, #44]	@ (80059e8 <global_stdio_init.part.0+0x34>)
 80059ba:	4a0c      	ldr	r2, [pc, #48]	@ (80059ec <global_stdio_init.part.0+0x38>)
 80059bc:	601a      	str	r2, [r3, #0]
 80059be:	4620      	mov	r0, r4
 80059c0:	2200      	movs	r2, #0
 80059c2:	2104      	movs	r1, #4
 80059c4:	f7ff ff94 	bl	80058f0 <std>
 80059c8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80059cc:	2201      	movs	r2, #1
 80059ce:	2109      	movs	r1, #9
 80059d0:	f7ff ff8e 	bl	80058f0 <std>
 80059d4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80059d8:	2202      	movs	r2, #2
 80059da:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80059de:	2112      	movs	r1, #18
 80059e0:	f7ff bf86 	b.w	80058f0 <std>
 80059e4:	20000bdc 	.word	0x20000bdc
 80059e8:	20000aa4 	.word	0x20000aa4
 80059ec:	0800595d 	.word	0x0800595d

080059f0 <__sfp_lock_acquire>:
 80059f0:	4801      	ldr	r0, [pc, #4]	@ (80059f8 <__sfp_lock_acquire+0x8>)
 80059f2:	f000 b91a 	b.w	8005c2a <__retarget_lock_acquire_recursive>
 80059f6:	bf00      	nop
 80059f8:	20000be5 	.word	0x20000be5

080059fc <__sfp_lock_release>:
 80059fc:	4801      	ldr	r0, [pc, #4]	@ (8005a04 <__sfp_lock_release+0x8>)
 80059fe:	f000 b915 	b.w	8005c2c <__retarget_lock_release_recursive>
 8005a02:	bf00      	nop
 8005a04:	20000be5 	.word	0x20000be5

08005a08 <__sinit>:
 8005a08:	b510      	push	{r4, lr}
 8005a0a:	4604      	mov	r4, r0
 8005a0c:	f7ff fff0 	bl	80059f0 <__sfp_lock_acquire>
 8005a10:	6a23      	ldr	r3, [r4, #32]
 8005a12:	b11b      	cbz	r3, 8005a1c <__sinit+0x14>
 8005a14:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005a18:	f7ff bff0 	b.w	80059fc <__sfp_lock_release>
 8005a1c:	4b04      	ldr	r3, [pc, #16]	@ (8005a30 <__sinit+0x28>)
 8005a1e:	6223      	str	r3, [r4, #32]
 8005a20:	4b04      	ldr	r3, [pc, #16]	@ (8005a34 <__sinit+0x2c>)
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	2b00      	cmp	r3, #0
 8005a26:	d1f5      	bne.n	8005a14 <__sinit+0xc>
 8005a28:	f7ff ffc4 	bl	80059b4 <global_stdio_init.part.0>
 8005a2c:	e7f2      	b.n	8005a14 <__sinit+0xc>
 8005a2e:	bf00      	nop
 8005a30:	08005975 	.word	0x08005975
 8005a34:	20000bdc 	.word	0x20000bdc

08005a38 <_fwalk_sglue>:
 8005a38:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005a3c:	4607      	mov	r7, r0
 8005a3e:	4688      	mov	r8, r1
 8005a40:	4614      	mov	r4, r2
 8005a42:	2600      	movs	r6, #0
 8005a44:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005a48:	f1b9 0901 	subs.w	r9, r9, #1
 8005a4c:	d505      	bpl.n	8005a5a <_fwalk_sglue+0x22>
 8005a4e:	6824      	ldr	r4, [r4, #0]
 8005a50:	2c00      	cmp	r4, #0
 8005a52:	d1f7      	bne.n	8005a44 <_fwalk_sglue+0xc>
 8005a54:	4630      	mov	r0, r6
 8005a56:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005a5a:	89ab      	ldrh	r3, [r5, #12]
 8005a5c:	2b01      	cmp	r3, #1
 8005a5e:	d907      	bls.n	8005a70 <_fwalk_sglue+0x38>
 8005a60:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005a64:	3301      	adds	r3, #1
 8005a66:	d003      	beq.n	8005a70 <_fwalk_sglue+0x38>
 8005a68:	4629      	mov	r1, r5
 8005a6a:	4638      	mov	r0, r7
 8005a6c:	47c0      	blx	r8
 8005a6e:	4306      	orrs	r6, r0
 8005a70:	3568      	adds	r5, #104	@ 0x68
 8005a72:	e7e9      	b.n	8005a48 <_fwalk_sglue+0x10>

08005a74 <iprintf>:
 8005a74:	b40f      	push	{r0, r1, r2, r3}
 8005a76:	b507      	push	{r0, r1, r2, lr}
 8005a78:	4906      	ldr	r1, [pc, #24]	@ (8005a94 <iprintf+0x20>)
 8005a7a:	ab04      	add	r3, sp, #16
 8005a7c:	6808      	ldr	r0, [r1, #0]
 8005a7e:	f853 2b04 	ldr.w	r2, [r3], #4
 8005a82:	6881      	ldr	r1, [r0, #8]
 8005a84:	9301      	str	r3, [sp, #4]
 8005a86:	f001 fbcb 	bl	8007220 <_vfiprintf_r>
 8005a8a:	b003      	add	sp, #12
 8005a8c:	f85d eb04 	ldr.w	lr, [sp], #4
 8005a90:	b004      	add	sp, #16
 8005a92:	4770      	bx	lr
 8005a94:	20000018 	.word	0x20000018

08005a98 <putchar>:
 8005a98:	4b02      	ldr	r3, [pc, #8]	@ (8005aa4 <putchar+0xc>)
 8005a9a:	4601      	mov	r1, r0
 8005a9c:	6818      	ldr	r0, [r3, #0]
 8005a9e:	6882      	ldr	r2, [r0, #8]
 8005aa0:	f001 bd82 	b.w	80075a8 <_putc_r>
 8005aa4:	20000018 	.word	0x20000018

08005aa8 <__sread>:
 8005aa8:	b510      	push	{r4, lr}
 8005aaa:	460c      	mov	r4, r1
 8005aac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005ab0:	f000 f86c 	bl	8005b8c <_read_r>
 8005ab4:	2800      	cmp	r0, #0
 8005ab6:	bfab      	itete	ge
 8005ab8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005aba:	89a3      	ldrhlt	r3, [r4, #12]
 8005abc:	181b      	addge	r3, r3, r0
 8005abe:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8005ac2:	bfac      	ite	ge
 8005ac4:	6563      	strge	r3, [r4, #84]	@ 0x54
 8005ac6:	81a3      	strhlt	r3, [r4, #12]
 8005ac8:	bd10      	pop	{r4, pc}

08005aca <__swrite>:
 8005aca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005ace:	461f      	mov	r7, r3
 8005ad0:	898b      	ldrh	r3, [r1, #12]
 8005ad2:	05db      	lsls	r3, r3, #23
 8005ad4:	4605      	mov	r5, r0
 8005ad6:	460c      	mov	r4, r1
 8005ad8:	4616      	mov	r6, r2
 8005ada:	d505      	bpl.n	8005ae8 <__swrite+0x1e>
 8005adc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005ae0:	2302      	movs	r3, #2
 8005ae2:	2200      	movs	r2, #0
 8005ae4:	f000 f840 	bl	8005b68 <_lseek_r>
 8005ae8:	89a3      	ldrh	r3, [r4, #12]
 8005aea:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005aee:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005af2:	81a3      	strh	r3, [r4, #12]
 8005af4:	4632      	mov	r2, r6
 8005af6:	463b      	mov	r3, r7
 8005af8:	4628      	mov	r0, r5
 8005afa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005afe:	f000 b857 	b.w	8005bb0 <_write_r>

08005b02 <__sseek>:
 8005b02:	b510      	push	{r4, lr}
 8005b04:	460c      	mov	r4, r1
 8005b06:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005b0a:	f000 f82d 	bl	8005b68 <_lseek_r>
 8005b0e:	1c43      	adds	r3, r0, #1
 8005b10:	89a3      	ldrh	r3, [r4, #12]
 8005b12:	bf15      	itete	ne
 8005b14:	6560      	strne	r0, [r4, #84]	@ 0x54
 8005b16:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8005b1a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8005b1e:	81a3      	strheq	r3, [r4, #12]
 8005b20:	bf18      	it	ne
 8005b22:	81a3      	strhne	r3, [r4, #12]
 8005b24:	bd10      	pop	{r4, pc}

08005b26 <__sclose>:
 8005b26:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005b2a:	f000 b80d 	b.w	8005b48 <_close_r>

08005b2e <memset>:
 8005b2e:	4402      	add	r2, r0
 8005b30:	4603      	mov	r3, r0
 8005b32:	4293      	cmp	r3, r2
 8005b34:	d100      	bne.n	8005b38 <memset+0xa>
 8005b36:	4770      	bx	lr
 8005b38:	f803 1b01 	strb.w	r1, [r3], #1
 8005b3c:	e7f9      	b.n	8005b32 <memset+0x4>
	...

08005b40 <_localeconv_r>:
 8005b40:	4800      	ldr	r0, [pc, #0]	@ (8005b44 <_localeconv_r+0x4>)
 8005b42:	4770      	bx	lr
 8005b44:	20000158 	.word	0x20000158

08005b48 <_close_r>:
 8005b48:	b538      	push	{r3, r4, r5, lr}
 8005b4a:	4d06      	ldr	r5, [pc, #24]	@ (8005b64 <_close_r+0x1c>)
 8005b4c:	2300      	movs	r3, #0
 8005b4e:	4604      	mov	r4, r0
 8005b50:	4608      	mov	r0, r1
 8005b52:	602b      	str	r3, [r5, #0]
 8005b54:	f7fb fdc2 	bl	80016dc <_close>
 8005b58:	1c43      	adds	r3, r0, #1
 8005b5a:	d102      	bne.n	8005b62 <_close_r+0x1a>
 8005b5c:	682b      	ldr	r3, [r5, #0]
 8005b5e:	b103      	cbz	r3, 8005b62 <_close_r+0x1a>
 8005b60:	6023      	str	r3, [r4, #0]
 8005b62:	bd38      	pop	{r3, r4, r5, pc}
 8005b64:	20000be0 	.word	0x20000be0

08005b68 <_lseek_r>:
 8005b68:	b538      	push	{r3, r4, r5, lr}
 8005b6a:	4d07      	ldr	r5, [pc, #28]	@ (8005b88 <_lseek_r+0x20>)
 8005b6c:	4604      	mov	r4, r0
 8005b6e:	4608      	mov	r0, r1
 8005b70:	4611      	mov	r1, r2
 8005b72:	2200      	movs	r2, #0
 8005b74:	602a      	str	r2, [r5, #0]
 8005b76:	461a      	mov	r2, r3
 8005b78:	f7fb fdd7 	bl	800172a <_lseek>
 8005b7c:	1c43      	adds	r3, r0, #1
 8005b7e:	d102      	bne.n	8005b86 <_lseek_r+0x1e>
 8005b80:	682b      	ldr	r3, [r5, #0]
 8005b82:	b103      	cbz	r3, 8005b86 <_lseek_r+0x1e>
 8005b84:	6023      	str	r3, [r4, #0]
 8005b86:	bd38      	pop	{r3, r4, r5, pc}
 8005b88:	20000be0 	.word	0x20000be0

08005b8c <_read_r>:
 8005b8c:	b538      	push	{r3, r4, r5, lr}
 8005b8e:	4d07      	ldr	r5, [pc, #28]	@ (8005bac <_read_r+0x20>)
 8005b90:	4604      	mov	r4, r0
 8005b92:	4608      	mov	r0, r1
 8005b94:	4611      	mov	r1, r2
 8005b96:	2200      	movs	r2, #0
 8005b98:	602a      	str	r2, [r5, #0]
 8005b9a:	461a      	mov	r2, r3
 8005b9c:	f7fb fd65 	bl	800166a <_read>
 8005ba0:	1c43      	adds	r3, r0, #1
 8005ba2:	d102      	bne.n	8005baa <_read_r+0x1e>
 8005ba4:	682b      	ldr	r3, [r5, #0]
 8005ba6:	b103      	cbz	r3, 8005baa <_read_r+0x1e>
 8005ba8:	6023      	str	r3, [r4, #0]
 8005baa:	bd38      	pop	{r3, r4, r5, pc}
 8005bac:	20000be0 	.word	0x20000be0

08005bb0 <_write_r>:
 8005bb0:	b538      	push	{r3, r4, r5, lr}
 8005bb2:	4d07      	ldr	r5, [pc, #28]	@ (8005bd0 <_write_r+0x20>)
 8005bb4:	4604      	mov	r4, r0
 8005bb6:	4608      	mov	r0, r1
 8005bb8:	4611      	mov	r1, r2
 8005bba:	2200      	movs	r2, #0
 8005bbc:	602a      	str	r2, [r5, #0]
 8005bbe:	461a      	mov	r2, r3
 8005bc0:	f7fb fd70 	bl	80016a4 <_write>
 8005bc4:	1c43      	adds	r3, r0, #1
 8005bc6:	d102      	bne.n	8005bce <_write_r+0x1e>
 8005bc8:	682b      	ldr	r3, [r5, #0]
 8005bca:	b103      	cbz	r3, 8005bce <_write_r+0x1e>
 8005bcc:	6023      	str	r3, [r4, #0]
 8005bce:	bd38      	pop	{r3, r4, r5, pc}
 8005bd0:	20000be0 	.word	0x20000be0

08005bd4 <__errno>:
 8005bd4:	4b01      	ldr	r3, [pc, #4]	@ (8005bdc <__errno+0x8>)
 8005bd6:	6818      	ldr	r0, [r3, #0]
 8005bd8:	4770      	bx	lr
 8005bda:	bf00      	nop
 8005bdc:	20000018 	.word	0x20000018

08005be0 <__libc_init_array>:
 8005be0:	b570      	push	{r4, r5, r6, lr}
 8005be2:	4d0d      	ldr	r5, [pc, #52]	@ (8005c18 <__libc_init_array+0x38>)
 8005be4:	4c0d      	ldr	r4, [pc, #52]	@ (8005c1c <__libc_init_array+0x3c>)
 8005be6:	1b64      	subs	r4, r4, r5
 8005be8:	10a4      	asrs	r4, r4, #2
 8005bea:	2600      	movs	r6, #0
 8005bec:	42a6      	cmp	r6, r4
 8005bee:	d109      	bne.n	8005c04 <__libc_init_array+0x24>
 8005bf0:	4d0b      	ldr	r5, [pc, #44]	@ (8005c20 <__libc_init_array+0x40>)
 8005bf2:	4c0c      	ldr	r4, [pc, #48]	@ (8005c24 <__libc_init_array+0x44>)
 8005bf4:	f001 fef2 	bl	80079dc <_init>
 8005bf8:	1b64      	subs	r4, r4, r5
 8005bfa:	10a4      	asrs	r4, r4, #2
 8005bfc:	2600      	movs	r6, #0
 8005bfe:	42a6      	cmp	r6, r4
 8005c00:	d105      	bne.n	8005c0e <__libc_init_array+0x2e>
 8005c02:	bd70      	pop	{r4, r5, r6, pc}
 8005c04:	f855 3b04 	ldr.w	r3, [r5], #4
 8005c08:	4798      	blx	r3
 8005c0a:	3601      	adds	r6, #1
 8005c0c:	e7ee      	b.n	8005bec <__libc_init_array+0xc>
 8005c0e:	f855 3b04 	ldr.w	r3, [r5], #4
 8005c12:	4798      	blx	r3
 8005c14:	3601      	adds	r6, #1
 8005c16:	e7f2      	b.n	8005bfe <__libc_init_array+0x1e>
 8005c18:	08007de8 	.word	0x08007de8
 8005c1c:	08007de8 	.word	0x08007de8
 8005c20:	08007de8 	.word	0x08007de8
 8005c24:	08007dec 	.word	0x08007dec

08005c28 <__retarget_lock_init_recursive>:
 8005c28:	4770      	bx	lr

08005c2a <__retarget_lock_acquire_recursive>:
 8005c2a:	4770      	bx	lr

08005c2c <__retarget_lock_release_recursive>:
 8005c2c:	4770      	bx	lr

08005c2e <quorem>:
 8005c2e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005c32:	6903      	ldr	r3, [r0, #16]
 8005c34:	690c      	ldr	r4, [r1, #16]
 8005c36:	42a3      	cmp	r3, r4
 8005c38:	4607      	mov	r7, r0
 8005c3a:	db7e      	blt.n	8005d3a <quorem+0x10c>
 8005c3c:	3c01      	subs	r4, #1
 8005c3e:	f101 0814 	add.w	r8, r1, #20
 8005c42:	00a3      	lsls	r3, r4, #2
 8005c44:	f100 0514 	add.w	r5, r0, #20
 8005c48:	9300      	str	r3, [sp, #0]
 8005c4a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005c4e:	9301      	str	r3, [sp, #4]
 8005c50:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005c54:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005c58:	3301      	adds	r3, #1
 8005c5a:	429a      	cmp	r2, r3
 8005c5c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005c60:	fbb2 f6f3 	udiv	r6, r2, r3
 8005c64:	d32e      	bcc.n	8005cc4 <quorem+0x96>
 8005c66:	f04f 0a00 	mov.w	sl, #0
 8005c6a:	46c4      	mov	ip, r8
 8005c6c:	46ae      	mov	lr, r5
 8005c6e:	46d3      	mov	fp, sl
 8005c70:	f85c 3b04 	ldr.w	r3, [ip], #4
 8005c74:	b298      	uxth	r0, r3
 8005c76:	fb06 a000 	mla	r0, r6, r0, sl
 8005c7a:	0c02      	lsrs	r2, r0, #16
 8005c7c:	0c1b      	lsrs	r3, r3, #16
 8005c7e:	fb06 2303 	mla	r3, r6, r3, r2
 8005c82:	f8de 2000 	ldr.w	r2, [lr]
 8005c86:	b280      	uxth	r0, r0
 8005c88:	b292      	uxth	r2, r2
 8005c8a:	1a12      	subs	r2, r2, r0
 8005c8c:	445a      	add	r2, fp
 8005c8e:	f8de 0000 	ldr.w	r0, [lr]
 8005c92:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005c96:	b29b      	uxth	r3, r3
 8005c98:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8005c9c:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8005ca0:	b292      	uxth	r2, r2
 8005ca2:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8005ca6:	45e1      	cmp	r9, ip
 8005ca8:	f84e 2b04 	str.w	r2, [lr], #4
 8005cac:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8005cb0:	d2de      	bcs.n	8005c70 <quorem+0x42>
 8005cb2:	9b00      	ldr	r3, [sp, #0]
 8005cb4:	58eb      	ldr	r3, [r5, r3]
 8005cb6:	b92b      	cbnz	r3, 8005cc4 <quorem+0x96>
 8005cb8:	9b01      	ldr	r3, [sp, #4]
 8005cba:	3b04      	subs	r3, #4
 8005cbc:	429d      	cmp	r5, r3
 8005cbe:	461a      	mov	r2, r3
 8005cc0:	d32f      	bcc.n	8005d22 <quorem+0xf4>
 8005cc2:	613c      	str	r4, [r7, #16]
 8005cc4:	4638      	mov	r0, r7
 8005cc6:	f001 f979 	bl	8006fbc <__mcmp>
 8005cca:	2800      	cmp	r0, #0
 8005ccc:	db25      	blt.n	8005d1a <quorem+0xec>
 8005cce:	4629      	mov	r1, r5
 8005cd0:	2000      	movs	r0, #0
 8005cd2:	f858 2b04 	ldr.w	r2, [r8], #4
 8005cd6:	f8d1 c000 	ldr.w	ip, [r1]
 8005cda:	fa1f fe82 	uxth.w	lr, r2
 8005cde:	fa1f f38c 	uxth.w	r3, ip
 8005ce2:	eba3 030e 	sub.w	r3, r3, lr
 8005ce6:	4403      	add	r3, r0
 8005ce8:	0c12      	lsrs	r2, r2, #16
 8005cea:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8005cee:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8005cf2:	b29b      	uxth	r3, r3
 8005cf4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005cf8:	45c1      	cmp	r9, r8
 8005cfa:	f841 3b04 	str.w	r3, [r1], #4
 8005cfe:	ea4f 4022 	mov.w	r0, r2, asr #16
 8005d02:	d2e6      	bcs.n	8005cd2 <quorem+0xa4>
 8005d04:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005d08:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005d0c:	b922      	cbnz	r2, 8005d18 <quorem+0xea>
 8005d0e:	3b04      	subs	r3, #4
 8005d10:	429d      	cmp	r5, r3
 8005d12:	461a      	mov	r2, r3
 8005d14:	d30b      	bcc.n	8005d2e <quorem+0x100>
 8005d16:	613c      	str	r4, [r7, #16]
 8005d18:	3601      	adds	r6, #1
 8005d1a:	4630      	mov	r0, r6
 8005d1c:	b003      	add	sp, #12
 8005d1e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005d22:	6812      	ldr	r2, [r2, #0]
 8005d24:	3b04      	subs	r3, #4
 8005d26:	2a00      	cmp	r2, #0
 8005d28:	d1cb      	bne.n	8005cc2 <quorem+0x94>
 8005d2a:	3c01      	subs	r4, #1
 8005d2c:	e7c6      	b.n	8005cbc <quorem+0x8e>
 8005d2e:	6812      	ldr	r2, [r2, #0]
 8005d30:	3b04      	subs	r3, #4
 8005d32:	2a00      	cmp	r2, #0
 8005d34:	d1ef      	bne.n	8005d16 <quorem+0xe8>
 8005d36:	3c01      	subs	r4, #1
 8005d38:	e7ea      	b.n	8005d10 <quorem+0xe2>
 8005d3a:	2000      	movs	r0, #0
 8005d3c:	e7ee      	b.n	8005d1c <quorem+0xee>
	...

08005d40 <_dtoa_r>:
 8005d40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d44:	69c7      	ldr	r7, [r0, #28]
 8005d46:	b099      	sub	sp, #100	@ 0x64
 8005d48:	ed8d 0b02 	vstr	d0, [sp, #8]
 8005d4c:	ec55 4b10 	vmov	r4, r5, d0
 8005d50:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8005d52:	9109      	str	r1, [sp, #36]	@ 0x24
 8005d54:	4683      	mov	fp, r0
 8005d56:	920e      	str	r2, [sp, #56]	@ 0x38
 8005d58:	9313      	str	r3, [sp, #76]	@ 0x4c
 8005d5a:	b97f      	cbnz	r7, 8005d7c <_dtoa_r+0x3c>
 8005d5c:	2010      	movs	r0, #16
 8005d5e:	f000 fdfd 	bl	800695c <malloc>
 8005d62:	4602      	mov	r2, r0
 8005d64:	f8cb 001c 	str.w	r0, [fp, #28]
 8005d68:	b920      	cbnz	r0, 8005d74 <_dtoa_r+0x34>
 8005d6a:	4ba7      	ldr	r3, [pc, #668]	@ (8006008 <_dtoa_r+0x2c8>)
 8005d6c:	21ef      	movs	r1, #239	@ 0xef
 8005d6e:	48a7      	ldr	r0, [pc, #668]	@ (800600c <_dtoa_r+0x2cc>)
 8005d70:	f001 fd00 	bl	8007774 <__assert_func>
 8005d74:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8005d78:	6007      	str	r7, [r0, #0]
 8005d7a:	60c7      	str	r7, [r0, #12]
 8005d7c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8005d80:	6819      	ldr	r1, [r3, #0]
 8005d82:	b159      	cbz	r1, 8005d9c <_dtoa_r+0x5c>
 8005d84:	685a      	ldr	r2, [r3, #4]
 8005d86:	604a      	str	r2, [r1, #4]
 8005d88:	2301      	movs	r3, #1
 8005d8a:	4093      	lsls	r3, r2
 8005d8c:	608b      	str	r3, [r1, #8]
 8005d8e:	4658      	mov	r0, fp
 8005d90:	f000 feda 	bl	8006b48 <_Bfree>
 8005d94:	f8db 301c 	ldr.w	r3, [fp, #28]
 8005d98:	2200      	movs	r2, #0
 8005d9a:	601a      	str	r2, [r3, #0]
 8005d9c:	1e2b      	subs	r3, r5, #0
 8005d9e:	bfb9      	ittee	lt
 8005da0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8005da4:	9303      	strlt	r3, [sp, #12]
 8005da6:	2300      	movge	r3, #0
 8005da8:	6033      	strge	r3, [r6, #0]
 8005daa:	9f03      	ldr	r7, [sp, #12]
 8005dac:	4b98      	ldr	r3, [pc, #608]	@ (8006010 <_dtoa_r+0x2d0>)
 8005dae:	bfbc      	itt	lt
 8005db0:	2201      	movlt	r2, #1
 8005db2:	6032      	strlt	r2, [r6, #0]
 8005db4:	43bb      	bics	r3, r7
 8005db6:	d112      	bne.n	8005dde <_dtoa_r+0x9e>
 8005db8:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8005dba:	f242 730f 	movw	r3, #9999	@ 0x270f
 8005dbe:	6013      	str	r3, [r2, #0]
 8005dc0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8005dc4:	4323      	orrs	r3, r4
 8005dc6:	f000 854d 	beq.w	8006864 <_dtoa_r+0xb24>
 8005dca:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8005dcc:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8006024 <_dtoa_r+0x2e4>
 8005dd0:	2b00      	cmp	r3, #0
 8005dd2:	f000 854f 	beq.w	8006874 <_dtoa_r+0xb34>
 8005dd6:	f10a 0303 	add.w	r3, sl, #3
 8005dda:	f000 bd49 	b.w	8006870 <_dtoa_r+0xb30>
 8005dde:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005de2:	2200      	movs	r2, #0
 8005de4:	ec51 0b17 	vmov	r0, r1, d7
 8005de8:	2300      	movs	r3, #0
 8005dea:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8005dee:	f7fa fe6b 	bl	8000ac8 <__aeabi_dcmpeq>
 8005df2:	4680      	mov	r8, r0
 8005df4:	b158      	cbz	r0, 8005e0e <_dtoa_r+0xce>
 8005df6:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8005df8:	2301      	movs	r3, #1
 8005dfa:	6013      	str	r3, [r2, #0]
 8005dfc:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8005dfe:	b113      	cbz	r3, 8005e06 <_dtoa_r+0xc6>
 8005e00:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8005e02:	4b84      	ldr	r3, [pc, #528]	@ (8006014 <_dtoa_r+0x2d4>)
 8005e04:	6013      	str	r3, [r2, #0]
 8005e06:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8006028 <_dtoa_r+0x2e8>
 8005e0a:	f000 bd33 	b.w	8006874 <_dtoa_r+0xb34>
 8005e0e:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8005e12:	aa16      	add	r2, sp, #88	@ 0x58
 8005e14:	a917      	add	r1, sp, #92	@ 0x5c
 8005e16:	4658      	mov	r0, fp
 8005e18:	f001 f980 	bl	800711c <__d2b>
 8005e1c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8005e20:	4681      	mov	r9, r0
 8005e22:	2e00      	cmp	r6, #0
 8005e24:	d077      	beq.n	8005f16 <_dtoa_r+0x1d6>
 8005e26:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005e28:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8005e2c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005e30:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005e34:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8005e38:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8005e3c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8005e40:	4619      	mov	r1, r3
 8005e42:	2200      	movs	r2, #0
 8005e44:	4b74      	ldr	r3, [pc, #464]	@ (8006018 <_dtoa_r+0x2d8>)
 8005e46:	f7fa fa1f 	bl	8000288 <__aeabi_dsub>
 8005e4a:	a369      	add	r3, pc, #420	@ (adr r3, 8005ff0 <_dtoa_r+0x2b0>)
 8005e4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e50:	f7fa fbd2 	bl	80005f8 <__aeabi_dmul>
 8005e54:	a368      	add	r3, pc, #416	@ (adr r3, 8005ff8 <_dtoa_r+0x2b8>)
 8005e56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e5a:	f7fa fa17 	bl	800028c <__adddf3>
 8005e5e:	4604      	mov	r4, r0
 8005e60:	4630      	mov	r0, r6
 8005e62:	460d      	mov	r5, r1
 8005e64:	f7fa fb5e 	bl	8000524 <__aeabi_i2d>
 8005e68:	a365      	add	r3, pc, #404	@ (adr r3, 8006000 <_dtoa_r+0x2c0>)
 8005e6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e6e:	f7fa fbc3 	bl	80005f8 <__aeabi_dmul>
 8005e72:	4602      	mov	r2, r0
 8005e74:	460b      	mov	r3, r1
 8005e76:	4620      	mov	r0, r4
 8005e78:	4629      	mov	r1, r5
 8005e7a:	f7fa fa07 	bl	800028c <__adddf3>
 8005e7e:	4604      	mov	r4, r0
 8005e80:	460d      	mov	r5, r1
 8005e82:	f7fa fe69 	bl	8000b58 <__aeabi_d2iz>
 8005e86:	2200      	movs	r2, #0
 8005e88:	4607      	mov	r7, r0
 8005e8a:	2300      	movs	r3, #0
 8005e8c:	4620      	mov	r0, r4
 8005e8e:	4629      	mov	r1, r5
 8005e90:	f7fa fe24 	bl	8000adc <__aeabi_dcmplt>
 8005e94:	b140      	cbz	r0, 8005ea8 <_dtoa_r+0x168>
 8005e96:	4638      	mov	r0, r7
 8005e98:	f7fa fb44 	bl	8000524 <__aeabi_i2d>
 8005e9c:	4622      	mov	r2, r4
 8005e9e:	462b      	mov	r3, r5
 8005ea0:	f7fa fe12 	bl	8000ac8 <__aeabi_dcmpeq>
 8005ea4:	b900      	cbnz	r0, 8005ea8 <_dtoa_r+0x168>
 8005ea6:	3f01      	subs	r7, #1
 8005ea8:	2f16      	cmp	r7, #22
 8005eaa:	d851      	bhi.n	8005f50 <_dtoa_r+0x210>
 8005eac:	4b5b      	ldr	r3, [pc, #364]	@ (800601c <_dtoa_r+0x2dc>)
 8005eae:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005eb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005eb6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005eba:	f7fa fe0f 	bl	8000adc <__aeabi_dcmplt>
 8005ebe:	2800      	cmp	r0, #0
 8005ec0:	d048      	beq.n	8005f54 <_dtoa_r+0x214>
 8005ec2:	3f01      	subs	r7, #1
 8005ec4:	2300      	movs	r3, #0
 8005ec6:	9312      	str	r3, [sp, #72]	@ 0x48
 8005ec8:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8005eca:	1b9b      	subs	r3, r3, r6
 8005ecc:	1e5a      	subs	r2, r3, #1
 8005ece:	bf44      	itt	mi
 8005ed0:	f1c3 0801 	rsbmi	r8, r3, #1
 8005ed4:	2300      	movmi	r3, #0
 8005ed6:	9208      	str	r2, [sp, #32]
 8005ed8:	bf54      	ite	pl
 8005eda:	f04f 0800 	movpl.w	r8, #0
 8005ede:	9308      	strmi	r3, [sp, #32]
 8005ee0:	2f00      	cmp	r7, #0
 8005ee2:	db39      	blt.n	8005f58 <_dtoa_r+0x218>
 8005ee4:	9b08      	ldr	r3, [sp, #32]
 8005ee6:	970f      	str	r7, [sp, #60]	@ 0x3c
 8005ee8:	443b      	add	r3, r7
 8005eea:	9308      	str	r3, [sp, #32]
 8005eec:	2300      	movs	r3, #0
 8005eee:	930a      	str	r3, [sp, #40]	@ 0x28
 8005ef0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005ef2:	2b09      	cmp	r3, #9
 8005ef4:	d864      	bhi.n	8005fc0 <_dtoa_r+0x280>
 8005ef6:	2b05      	cmp	r3, #5
 8005ef8:	bfc4      	itt	gt
 8005efa:	3b04      	subgt	r3, #4
 8005efc:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8005efe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005f00:	f1a3 0302 	sub.w	r3, r3, #2
 8005f04:	bfcc      	ite	gt
 8005f06:	2400      	movgt	r4, #0
 8005f08:	2401      	movle	r4, #1
 8005f0a:	2b03      	cmp	r3, #3
 8005f0c:	d863      	bhi.n	8005fd6 <_dtoa_r+0x296>
 8005f0e:	e8df f003 	tbb	[pc, r3]
 8005f12:	372a      	.short	0x372a
 8005f14:	5535      	.short	0x5535
 8005f16:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8005f1a:	441e      	add	r6, r3
 8005f1c:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8005f20:	2b20      	cmp	r3, #32
 8005f22:	bfc1      	itttt	gt
 8005f24:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8005f28:	409f      	lslgt	r7, r3
 8005f2a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8005f2e:	fa24 f303 	lsrgt.w	r3, r4, r3
 8005f32:	bfd6      	itet	le
 8005f34:	f1c3 0320 	rsble	r3, r3, #32
 8005f38:	ea47 0003 	orrgt.w	r0, r7, r3
 8005f3c:	fa04 f003 	lslle.w	r0, r4, r3
 8005f40:	f7fa fae0 	bl	8000504 <__aeabi_ui2d>
 8005f44:	2201      	movs	r2, #1
 8005f46:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8005f4a:	3e01      	subs	r6, #1
 8005f4c:	9214      	str	r2, [sp, #80]	@ 0x50
 8005f4e:	e777      	b.n	8005e40 <_dtoa_r+0x100>
 8005f50:	2301      	movs	r3, #1
 8005f52:	e7b8      	b.n	8005ec6 <_dtoa_r+0x186>
 8005f54:	9012      	str	r0, [sp, #72]	@ 0x48
 8005f56:	e7b7      	b.n	8005ec8 <_dtoa_r+0x188>
 8005f58:	427b      	negs	r3, r7
 8005f5a:	930a      	str	r3, [sp, #40]	@ 0x28
 8005f5c:	2300      	movs	r3, #0
 8005f5e:	eba8 0807 	sub.w	r8, r8, r7
 8005f62:	930f      	str	r3, [sp, #60]	@ 0x3c
 8005f64:	e7c4      	b.n	8005ef0 <_dtoa_r+0x1b0>
 8005f66:	2300      	movs	r3, #0
 8005f68:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005f6a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	dc35      	bgt.n	8005fdc <_dtoa_r+0x29c>
 8005f70:	2301      	movs	r3, #1
 8005f72:	9300      	str	r3, [sp, #0]
 8005f74:	9307      	str	r3, [sp, #28]
 8005f76:	461a      	mov	r2, r3
 8005f78:	920e      	str	r2, [sp, #56]	@ 0x38
 8005f7a:	e00b      	b.n	8005f94 <_dtoa_r+0x254>
 8005f7c:	2301      	movs	r3, #1
 8005f7e:	e7f3      	b.n	8005f68 <_dtoa_r+0x228>
 8005f80:	2300      	movs	r3, #0
 8005f82:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005f84:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005f86:	18fb      	adds	r3, r7, r3
 8005f88:	9300      	str	r3, [sp, #0]
 8005f8a:	3301      	adds	r3, #1
 8005f8c:	2b01      	cmp	r3, #1
 8005f8e:	9307      	str	r3, [sp, #28]
 8005f90:	bfb8      	it	lt
 8005f92:	2301      	movlt	r3, #1
 8005f94:	f8db 001c 	ldr.w	r0, [fp, #28]
 8005f98:	2100      	movs	r1, #0
 8005f9a:	2204      	movs	r2, #4
 8005f9c:	f102 0514 	add.w	r5, r2, #20
 8005fa0:	429d      	cmp	r5, r3
 8005fa2:	d91f      	bls.n	8005fe4 <_dtoa_r+0x2a4>
 8005fa4:	6041      	str	r1, [r0, #4]
 8005fa6:	4658      	mov	r0, fp
 8005fa8:	f000 fd8e 	bl	8006ac8 <_Balloc>
 8005fac:	4682      	mov	sl, r0
 8005fae:	2800      	cmp	r0, #0
 8005fb0:	d13c      	bne.n	800602c <_dtoa_r+0x2ec>
 8005fb2:	4b1b      	ldr	r3, [pc, #108]	@ (8006020 <_dtoa_r+0x2e0>)
 8005fb4:	4602      	mov	r2, r0
 8005fb6:	f240 11af 	movw	r1, #431	@ 0x1af
 8005fba:	e6d8      	b.n	8005d6e <_dtoa_r+0x2e>
 8005fbc:	2301      	movs	r3, #1
 8005fbe:	e7e0      	b.n	8005f82 <_dtoa_r+0x242>
 8005fc0:	2401      	movs	r4, #1
 8005fc2:	2300      	movs	r3, #0
 8005fc4:	9309      	str	r3, [sp, #36]	@ 0x24
 8005fc6:	940b      	str	r4, [sp, #44]	@ 0x2c
 8005fc8:	f04f 33ff 	mov.w	r3, #4294967295
 8005fcc:	9300      	str	r3, [sp, #0]
 8005fce:	9307      	str	r3, [sp, #28]
 8005fd0:	2200      	movs	r2, #0
 8005fd2:	2312      	movs	r3, #18
 8005fd4:	e7d0      	b.n	8005f78 <_dtoa_r+0x238>
 8005fd6:	2301      	movs	r3, #1
 8005fd8:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005fda:	e7f5      	b.n	8005fc8 <_dtoa_r+0x288>
 8005fdc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005fde:	9300      	str	r3, [sp, #0]
 8005fe0:	9307      	str	r3, [sp, #28]
 8005fe2:	e7d7      	b.n	8005f94 <_dtoa_r+0x254>
 8005fe4:	3101      	adds	r1, #1
 8005fe6:	0052      	lsls	r2, r2, #1
 8005fe8:	e7d8      	b.n	8005f9c <_dtoa_r+0x25c>
 8005fea:	bf00      	nop
 8005fec:	f3af 8000 	nop.w
 8005ff0:	636f4361 	.word	0x636f4361
 8005ff4:	3fd287a7 	.word	0x3fd287a7
 8005ff8:	8b60c8b3 	.word	0x8b60c8b3
 8005ffc:	3fc68a28 	.word	0x3fc68a28
 8006000:	509f79fb 	.word	0x509f79fb
 8006004:	3fd34413 	.word	0x3fd34413
 8006008:	08007ab1 	.word	0x08007ab1
 800600c:	08007ac8 	.word	0x08007ac8
 8006010:	7ff00000 	.word	0x7ff00000
 8006014:	08007a81 	.word	0x08007a81
 8006018:	3ff80000 	.word	0x3ff80000
 800601c:	08007bc0 	.word	0x08007bc0
 8006020:	08007b20 	.word	0x08007b20
 8006024:	08007aad 	.word	0x08007aad
 8006028:	08007a80 	.word	0x08007a80
 800602c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006030:	6018      	str	r0, [r3, #0]
 8006032:	9b07      	ldr	r3, [sp, #28]
 8006034:	2b0e      	cmp	r3, #14
 8006036:	f200 80a4 	bhi.w	8006182 <_dtoa_r+0x442>
 800603a:	2c00      	cmp	r4, #0
 800603c:	f000 80a1 	beq.w	8006182 <_dtoa_r+0x442>
 8006040:	2f00      	cmp	r7, #0
 8006042:	dd33      	ble.n	80060ac <_dtoa_r+0x36c>
 8006044:	4bad      	ldr	r3, [pc, #692]	@ (80062fc <_dtoa_r+0x5bc>)
 8006046:	f007 020f 	and.w	r2, r7, #15
 800604a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800604e:	ed93 7b00 	vldr	d7, [r3]
 8006052:	05f8      	lsls	r0, r7, #23
 8006054:	ed8d 7b04 	vstr	d7, [sp, #16]
 8006058:	ea4f 1427 	mov.w	r4, r7, asr #4
 800605c:	d516      	bpl.n	800608c <_dtoa_r+0x34c>
 800605e:	4ba8      	ldr	r3, [pc, #672]	@ (8006300 <_dtoa_r+0x5c0>)
 8006060:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006064:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006068:	f7fa fbf0 	bl	800084c <__aeabi_ddiv>
 800606c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006070:	f004 040f 	and.w	r4, r4, #15
 8006074:	2603      	movs	r6, #3
 8006076:	4da2      	ldr	r5, [pc, #648]	@ (8006300 <_dtoa_r+0x5c0>)
 8006078:	b954      	cbnz	r4, 8006090 <_dtoa_r+0x350>
 800607a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800607e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006082:	f7fa fbe3 	bl	800084c <__aeabi_ddiv>
 8006086:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800608a:	e028      	b.n	80060de <_dtoa_r+0x39e>
 800608c:	2602      	movs	r6, #2
 800608e:	e7f2      	b.n	8006076 <_dtoa_r+0x336>
 8006090:	07e1      	lsls	r1, r4, #31
 8006092:	d508      	bpl.n	80060a6 <_dtoa_r+0x366>
 8006094:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006098:	e9d5 2300 	ldrd	r2, r3, [r5]
 800609c:	f7fa faac 	bl	80005f8 <__aeabi_dmul>
 80060a0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80060a4:	3601      	adds	r6, #1
 80060a6:	1064      	asrs	r4, r4, #1
 80060a8:	3508      	adds	r5, #8
 80060aa:	e7e5      	b.n	8006078 <_dtoa_r+0x338>
 80060ac:	f000 80d2 	beq.w	8006254 <_dtoa_r+0x514>
 80060b0:	427c      	negs	r4, r7
 80060b2:	4b92      	ldr	r3, [pc, #584]	@ (80062fc <_dtoa_r+0x5bc>)
 80060b4:	4d92      	ldr	r5, [pc, #584]	@ (8006300 <_dtoa_r+0x5c0>)
 80060b6:	f004 020f 	and.w	r2, r4, #15
 80060ba:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80060be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060c2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80060c6:	f7fa fa97 	bl	80005f8 <__aeabi_dmul>
 80060ca:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80060ce:	1124      	asrs	r4, r4, #4
 80060d0:	2300      	movs	r3, #0
 80060d2:	2602      	movs	r6, #2
 80060d4:	2c00      	cmp	r4, #0
 80060d6:	f040 80b2 	bne.w	800623e <_dtoa_r+0x4fe>
 80060da:	2b00      	cmp	r3, #0
 80060dc:	d1d3      	bne.n	8006086 <_dtoa_r+0x346>
 80060de:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80060e0:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80060e4:	2b00      	cmp	r3, #0
 80060e6:	f000 80b7 	beq.w	8006258 <_dtoa_r+0x518>
 80060ea:	4b86      	ldr	r3, [pc, #536]	@ (8006304 <_dtoa_r+0x5c4>)
 80060ec:	2200      	movs	r2, #0
 80060ee:	4620      	mov	r0, r4
 80060f0:	4629      	mov	r1, r5
 80060f2:	f7fa fcf3 	bl	8000adc <__aeabi_dcmplt>
 80060f6:	2800      	cmp	r0, #0
 80060f8:	f000 80ae 	beq.w	8006258 <_dtoa_r+0x518>
 80060fc:	9b07      	ldr	r3, [sp, #28]
 80060fe:	2b00      	cmp	r3, #0
 8006100:	f000 80aa 	beq.w	8006258 <_dtoa_r+0x518>
 8006104:	9b00      	ldr	r3, [sp, #0]
 8006106:	2b00      	cmp	r3, #0
 8006108:	dd37      	ble.n	800617a <_dtoa_r+0x43a>
 800610a:	1e7b      	subs	r3, r7, #1
 800610c:	9304      	str	r3, [sp, #16]
 800610e:	4620      	mov	r0, r4
 8006110:	4b7d      	ldr	r3, [pc, #500]	@ (8006308 <_dtoa_r+0x5c8>)
 8006112:	2200      	movs	r2, #0
 8006114:	4629      	mov	r1, r5
 8006116:	f7fa fa6f 	bl	80005f8 <__aeabi_dmul>
 800611a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800611e:	9c00      	ldr	r4, [sp, #0]
 8006120:	3601      	adds	r6, #1
 8006122:	4630      	mov	r0, r6
 8006124:	f7fa f9fe 	bl	8000524 <__aeabi_i2d>
 8006128:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800612c:	f7fa fa64 	bl	80005f8 <__aeabi_dmul>
 8006130:	4b76      	ldr	r3, [pc, #472]	@ (800630c <_dtoa_r+0x5cc>)
 8006132:	2200      	movs	r2, #0
 8006134:	f7fa f8aa 	bl	800028c <__adddf3>
 8006138:	4605      	mov	r5, r0
 800613a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800613e:	2c00      	cmp	r4, #0
 8006140:	f040 808d 	bne.w	800625e <_dtoa_r+0x51e>
 8006144:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006148:	4b71      	ldr	r3, [pc, #452]	@ (8006310 <_dtoa_r+0x5d0>)
 800614a:	2200      	movs	r2, #0
 800614c:	f7fa f89c 	bl	8000288 <__aeabi_dsub>
 8006150:	4602      	mov	r2, r0
 8006152:	460b      	mov	r3, r1
 8006154:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006158:	462a      	mov	r2, r5
 800615a:	4633      	mov	r3, r6
 800615c:	f7fa fcdc 	bl	8000b18 <__aeabi_dcmpgt>
 8006160:	2800      	cmp	r0, #0
 8006162:	f040 828b 	bne.w	800667c <_dtoa_r+0x93c>
 8006166:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800616a:	462a      	mov	r2, r5
 800616c:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8006170:	f7fa fcb4 	bl	8000adc <__aeabi_dcmplt>
 8006174:	2800      	cmp	r0, #0
 8006176:	f040 8128 	bne.w	80063ca <_dtoa_r+0x68a>
 800617a:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800617e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8006182:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8006184:	2b00      	cmp	r3, #0
 8006186:	f2c0 815a 	blt.w	800643e <_dtoa_r+0x6fe>
 800618a:	2f0e      	cmp	r7, #14
 800618c:	f300 8157 	bgt.w	800643e <_dtoa_r+0x6fe>
 8006190:	4b5a      	ldr	r3, [pc, #360]	@ (80062fc <_dtoa_r+0x5bc>)
 8006192:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006196:	ed93 7b00 	vldr	d7, [r3]
 800619a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800619c:	2b00      	cmp	r3, #0
 800619e:	ed8d 7b00 	vstr	d7, [sp]
 80061a2:	da03      	bge.n	80061ac <_dtoa_r+0x46c>
 80061a4:	9b07      	ldr	r3, [sp, #28]
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	f340 8101 	ble.w	80063ae <_dtoa_r+0x66e>
 80061ac:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80061b0:	4656      	mov	r6, sl
 80061b2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80061b6:	4620      	mov	r0, r4
 80061b8:	4629      	mov	r1, r5
 80061ba:	f7fa fb47 	bl	800084c <__aeabi_ddiv>
 80061be:	f7fa fccb 	bl	8000b58 <__aeabi_d2iz>
 80061c2:	4680      	mov	r8, r0
 80061c4:	f7fa f9ae 	bl	8000524 <__aeabi_i2d>
 80061c8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80061cc:	f7fa fa14 	bl	80005f8 <__aeabi_dmul>
 80061d0:	4602      	mov	r2, r0
 80061d2:	460b      	mov	r3, r1
 80061d4:	4620      	mov	r0, r4
 80061d6:	4629      	mov	r1, r5
 80061d8:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80061dc:	f7fa f854 	bl	8000288 <__aeabi_dsub>
 80061e0:	f806 4b01 	strb.w	r4, [r6], #1
 80061e4:	9d07      	ldr	r5, [sp, #28]
 80061e6:	eba6 040a 	sub.w	r4, r6, sl
 80061ea:	42a5      	cmp	r5, r4
 80061ec:	4602      	mov	r2, r0
 80061ee:	460b      	mov	r3, r1
 80061f0:	f040 8117 	bne.w	8006422 <_dtoa_r+0x6e2>
 80061f4:	f7fa f84a 	bl	800028c <__adddf3>
 80061f8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80061fc:	4604      	mov	r4, r0
 80061fe:	460d      	mov	r5, r1
 8006200:	f7fa fc8a 	bl	8000b18 <__aeabi_dcmpgt>
 8006204:	2800      	cmp	r0, #0
 8006206:	f040 80f9 	bne.w	80063fc <_dtoa_r+0x6bc>
 800620a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800620e:	4620      	mov	r0, r4
 8006210:	4629      	mov	r1, r5
 8006212:	f7fa fc59 	bl	8000ac8 <__aeabi_dcmpeq>
 8006216:	b118      	cbz	r0, 8006220 <_dtoa_r+0x4e0>
 8006218:	f018 0f01 	tst.w	r8, #1
 800621c:	f040 80ee 	bne.w	80063fc <_dtoa_r+0x6bc>
 8006220:	4649      	mov	r1, r9
 8006222:	4658      	mov	r0, fp
 8006224:	f000 fc90 	bl	8006b48 <_Bfree>
 8006228:	2300      	movs	r3, #0
 800622a:	7033      	strb	r3, [r6, #0]
 800622c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800622e:	3701      	adds	r7, #1
 8006230:	601f      	str	r7, [r3, #0]
 8006232:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8006234:	2b00      	cmp	r3, #0
 8006236:	f000 831d 	beq.w	8006874 <_dtoa_r+0xb34>
 800623a:	601e      	str	r6, [r3, #0]
 800623c:	e31a      	b.n	8006874 <_dtoa_r+0xb34>
 800623e:	07e2      	lsls	r2, r4, #31
 8006240:	d505      	bpl.n	800624e <_dtoa_r+0x50e>
 8006242:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006246:	f7fa f9d7 	bl	80005f8 <__aeabi_dmul>
 800624a:	3601      	adds	r6, #1
 800624c:	2301      	movs	r3, #1
 800624e:	1064      	asrs	r4, r4, #1
 8006250:	3508      	adds	r5, #8
 8006252:	e73f      	b.n	80060d4 <_dtoa_r+0x394>
 8006254:	2602      	movs	r6, #2
 8006256:	e742      	b.n	80060de <_dtoa_r+0x39e>
 8006258:	9c07      	ldr	r4, [sp, #28]
 800625a:	9704      	str	r7, [sp, #16]
 800625c:	e761      	b.n	8006122 <_dtoa_r+0x3e2>
 800625e:	4b27      	ldr	r3, [pc, #156]	@ (80062fc <_dtoa_r+0x5bc>)
 8006260:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006262:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006266:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800626a:	4454      	add	r4, sl
 800626c:	2900      	cmp	r1, #0
 800626e:	d053      	beq.n	8006318 <_dtoa_r+0x5d8>
 8006270:	4928      	ldr	r1, [pc, #160]	@ (8006314 <_dtoa_r+0x5d4>)
 8006272:	2000      	movs	r0, #0
 8006274:	f7fa faea 	bl	800084c <__aeabi_ddiv>
 8006278:	4633      	mov	r3, r6
 800627a:	462a      	mov	r2, r5
 800627c:	f7fa f804 	bl	8000288 <__aeabi_dsub>
 8006280:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006284:	4656      	mov	r6, sl
 8006286:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800628a:	f7fa fc65 	bl	8000b58 <__aeabi_d2iz>
 800628e:	4605      	mov	r5, r0
 8006290:	f7fa f948 	bl	8000524 <__aeabi_i2d>
 8006294:	4602      	mov	r2, r0
 8006296:	460b      	mov	r3, r1
 8006298:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800629c:	f7f9 fff4 	bl	8000288 <__aeabi_dsub>
 80062a0:	3530      	adds	r5, #48	@ 0x30
 80062a2:	4602      	mov	r2, r0
 80062a4:	460b      	mov	r3, r1
 80062a6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80062aa:	f806 5b01 	strb.w	r5, [r6], #1
 80062ae:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80062b2:	f7fa fc13 	bl	8000adc <__aeabi_dcmplt>
 80062b6:	2800      	cmp	r0, #0
 80062b8:	d171      	bne.n	800639e <_dtoa_r+0x65e>
 80062ba:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80062be:	4911      	ldr	r1, [pc, #68]	@ (8006304 <_dtoa_r+0x5c4>)
 80062c0:	2000      	movs	r0, #0
 80062c2:	f7f9 ffe1 	bl	8000288 <__aeabi_dsub>
 80062c6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80062ca:	f7fa fc07 	bl	8000adc <__aeabi_dcmplt>
 80062ce:	2800      	cmp	r0, #0
 80062d0:	f040 8095 	bne.w	80063fe <_dtoa_r+0x6be>
 80062d4:	42a6      	cmp	r6, r4
 80062d6:	f43f af50 	beq.w	800617a <_dtoa_r+0x43a>
 80062da:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80062de:	4b0a      	ldr	r3, [pc, #40]	@ (8006308 <_dtoa_r+0x5c8>)
 80062e0:	2200      	movs	r2, #0
 80062e2:	f7fa f989 	bl	80005f8 <__aeabi_dmul>
 80062e6:	4b08      	ldr	r3, [pc, #32]	@ (8006308 <_dtoa_r+0x5c8>)
 80062e8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80062ec:	2200      	movs	r2, #0
 80062ee:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80062f2:	f7fa f981 	bl	80005f8 <__aeabi_dmul>
 80062f6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80062fa:	e7c4      	b.n	8006286 <_dtoa_r+0x546>
 80062fc:	08007bc0 	.word	0x08007bc0
 8006300:	08007b98 	.word	0x08007b98
 8006304:	3ff00000 	.word	0x3ff00000
 8006308:	40240000 	.word	0x40240000
 800630c:	401c0000 	.word	0x401c0000
 8006310:	40140000 	.word	0x40140000
 8006314:	3fe00000 	.word	0x3fe00000
 8006318:	4631      	mov	r1, r6
 800631a:	4628      	mov	r0, r5
 800631c:	f7fa f96c 	bl	80005f8 <__aeabi_dmul>
 8006320:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006324:	9415      	str	r4, [sp, #84]	@ 0x54
 8006326:	4656      	mov	r6, sl
 8006328:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800632c:	f7fa fc14 	bl	8000b58 <__aeabi_d2iz>
 8006330:	4605      	mov	r5, r0
 8006332:	f7fa f8f7 	bl	8000524 <__aeabi_i2d>
 8006336:	4602      	mov	r2, r0
 8006338:	460b      	mov	r3, r1
 800633a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800633e:	f7f9 ffa3 	bl	8000288 <__aeabi_dsub>
 8006342:	3530      	adds	r5, #48	@ 0x30
 8006344:	f806 5b01 	strb.w	r5, [r6], #1
 8006348:	4602      	mov	r2, r0
 800634a:	460b      	mov	r3, r1
 800634c:	42a6      	cmp	r6, r4
 800634e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006352:	f04f 0200 	mov.w	r2, #0
 8006356:	d124      	bne.n	80063a2 <_dtoa_r+0x662>
 8006358:	4bac      	ldr	r3, [pc, #688]	@ (800660c <_dtoa_r+0x8cc>)
 800635a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800635e:	f7f9 ff95 	bl	800028c <__adddf3>
 8006362:	4602      	mov	r2, r0
 8006364:	460b      	mov	r3, r1
 8006366:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800636a:	f7fa fbd5 	bl	8000b18 <__aeabi_dcmpgt>
 800636e:	2800      	cmp	r0, #0
 8006370:	d145      	bne.n	80063fe <_dtoa_r+0x6be>
 8006372:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006376:	49a5      	ldr	r1, [pc, #660]	@ (800660c <_dtoa_r+0x8cc>)
 8006378:	2000      	movs	r0, #0
 800637a:	f7f9 ff85 	bl	8000288 <__aeabi_dsub>
 800637e:	4602      	mov	r2, r0
 8006380:	460b      	mov	r3, r1
 8006382:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006386:	f7fa fba9 	bl	8000adc <__aeabi_dcmplt>
 800638a:	2800      	cmp	r0, #0
 800638c:	f43f aef5 	beq.w	800617a <_dtoa_r+0x43a>
 8006390:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8006392:	1e73      	subs	r3, r6, #1
 8006394:	9315      	str	r3, [sp, #84]	@ 0x54
 8006396:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800639a:	2b30      	cmp	r3, #48	@ 0x30
 800639c:	d0f8      	beq.n	8006390 <_dtoa_r+0x650>
 800639e:	9f04      	ldr	r7, [sp, #16]
 80063a0:	e73e      	b.n	8006220 <_dtoa_r+0x4e0>
 80063a2:	4b9b      	ldr	r3, [pc, #620]	@ (8006610 <_dtoa_r+0x8d0>)
 80063a4:	f7fa f928 	bl	80005f8 <__aeabi_dmul>
 80063a8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80063ac:	e7bc      	b.n	8006328 <_dtoa_r+0x5e8>
 80063ae:	d10c      	bne.n	80063ca <_dtoa_r+0x68a>
 80063b0:	4b98      	ldr	r3, [pc, #608]	@ (8006614 <_dtoa_r+0x8d4>)
 80063b2:	2200      	movs	r2, #0
 80063b4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80063b8:	f7fa f91e 	bl	80005f8 <__aeabi_dmul>
 80063bc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80063c0:	f7fa fba0 	bl	8000b04 <__aeabi_dcmpge>
 80063c4:	2800      	cmp	r0, #0
 80063c6:	f000 8157 	beq.w	8006678 <_dtoa_r+0x938>
 80063ca:	2400      	movs	r4, #0
 80063cc:	4625      	mov	r5, r4
 80063ce:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80063d0:	43db      	mvns	r3, r3
 80063d2:	9304      	str	r3, [sp, #16]
 80063d4:	4656      	mov	r6, sl
 80063d6:	2700      	movs	r7, #0
 80063d8:	4621      	mov	r1, r4
 80063da:	4658      	mov	r0, fp
 80063dc:	f000 fbb4 	bl	8006b48 <_Bfree>
 80063e0:	2d00      	cmp	r5, #0
 80063e2:	d0dc      	beq.n	800639e <_dtoa_r+0x65e>
 80063e4:	b12f      	cbz	r7, 80063f2 <_dtoa_r+0x6b2>
 80063e6:	42af      	cmp	r7, r5
 80063e8:	d003      	beq.n	80063f2 <_dtoa_r+0x6b2>
 80063ea:	4639      	mov	r1, r7
 80063ec:	4658      	mov	r0, fp
 80063ee:	f000 fbab 	bl	8006b48 <_Bfree>
 80063f2:	4629      	mov	r1, r5
 80063f4:	4658      	mov	r0, fp
 80063f6:	f000 fba7 	bl	8006b48 <_Bfree>
 80063fa:	e7d0      	b.n	800639e <_dtoa_r+0x65e>
 80063fc:	9704      	str	r7, [sp, #16]
 80063fe:	4633      	mov	r3, r6
 8006400:	461e      	mov	r6, r3
 8006402:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006406:	2a39      	cmp	r2, #57	@ 0x39
 8006408:	d107      	bne.n	800641a <_dtoa_r+0x6da>
 800640a:	459a      	cmp	sl, r3
 800640c:	d1f8      	bne.n	8006400 <_dtoa_r+0x6c0>
 800640e:	9a04      	ldr	r2, [sp, #16]
 8006410:	3201      	adds	r2, #1
 8006412:	9204      	str	r2, [sp, #16]
 8006414:	2230      	movs	r2, #48	@ 0x30
 8006416:	f88a 2000 	strb.w	r2, [sl]
 800641a:	781a      	ldrb	r2, [r3, #0]
 800641c:	3201      	adds	r2, #1
 800641e:	701a      	strb	r2, [r3, #0]
 8006420:	e7bd      	b.n	800639e <_dtoa_r+0x65e>
 8006422:	4b7b      	ldr	r3, [pc, #492]	@ (8006610 <_dtoa_r+0x8d0>)
 8006424:	2200      	movs	r2, #0
 8006426:	f7fa f8e7 	bl	80005f8 <__aeabi_dmul>
 800642a:	2200      	movs	r2, #0
 800642c:	2300      	movs	r3, #0
 800642e:	4604      	mov	r4, r0
 8006430:	460d      	mov	r5, r1
 8006432:	f7fa fb49 	bl	8000ac8 <__aeabi_dcmpeq>
 8006436:	2800      	cmp	r0, #0
 8006438:	f43f aebb 	beq.w	80061b2 <_dtoa_r+0x472>
 800643c:	e6f0      	b.n	8006220 <_dtoa_r+0x4e0>
 800643e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8006440:	2a00      	cmp	r2, #0
 8006442:	f000 80db 	beq.w	80065fc <_dtoa_r+0x8bc>
 8006446:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006448:	2a01      	cmp	r2, #1
 800644a:	f300 80bf 	bgt.w	80065cc <_dtoa_r+0x88c>
 800644e:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8006450:	2a00      	cmp	r2, #0
 8006452:	f000 80b7 	beq.w	80065c4 <_dtoa_r+0x884>
 8006456:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800645a:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800645c:	4646      	mov	r6, r8
 800645e:	9a08      	ldr	r2, [sp, #32]
 8006460:	2101      	movs	r1, #1
 8006462:	441a      	add	r2, r3
 8006464:	4658      	mov	r0, fp
 8006466:	4498      	add	r8, r3
 8006468:	9208      	str	r2, [sp, #32]
 800646a:	f000 fc21 	bl	8006cb0 <__i2b>
 800646e:	4605      	mov	r5, r0
 8006470:	b15e      	cbz	r6, 800648a <_dtoa_r+0x74a>
 8006472:	9b08      	ldr	r3, [sp, #32]
 8006474:	2b00      	cmp	r3, #0
 8006476:	dd08      	ble.n	800648a <_dtoa_r+0x74a>
 8006478:	42b3      	cmp	r3, r6
 800647a:	9a08      	ldr	r2, [sp, #32]
 800647c:	bfa8      	it	ge
 800647e:	4633      	movge	r3, r6
 8006480:	eba8 0803 	sub.w	r8, r8, r3
 8006484:	1af6      	subs	r6, r6, r3
 8006486:	1ad3      	subs	r3, r2, r3
 8006488:	9308      	str	r3, [sp, #32]
 800648a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800648c:	b1f3      	cbz	r3, 80064cc <_dtoa_r+0x78c>
 800648e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006490:	2b00      	cmp	r3, #0
 8006492:	f000 80b7 	beq.w	8006604 <_dtoa_r+0x8c4>
 8006496:	b18c      	cbz	r4, 80064bc <_dtoa_r+0x77c>
 8006498:	4629      	mov	r1, r5
 800649a:	4622      	mov	r2, r4
 800649c:	4658      	mov	r0, fp
 800649e:	f000 fcc7 	bl	8006e30 <__pow5mult>
 80064a2:	464a      	mov	r2, r9
 80064a4:	4601      	mov	r1, r0
 80064a6:	4605      	mov	r5, r0
 80064a8:	4658      	mov	r0, fp
 80064aa:	f000 fc17 	bl	8006cdc <__multiply>
 80064ae:	4649      	mov	r1, r9
 80064b0:	9004      	str	r0, [sp, #16]
 80064b2:	4658      	mov	r0, fp
 80064b4:	f000 fb48 	bl	8006b48 <_Bfree>
 80064b8:	9b04      	ldr	r3, [sp, #16]
 80064ba:	4699      	mov	r9, r3
 80064bc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80064be:	1b1a      	subs	r2, r3, r4
 80064c0:	d004      	beq.n	80064cc <_dtoa_r+0x78c>
 80064c2:	4649      	mov	r1, r9
 80064c4:	4658      	mov	r0, fp
 80064c6:	f000 fcb3 	bl	8006e30 <__pow5mult>
 80064ca:	4681      	mov	r9, r0
 80064cc:	2101      	movs	r1, #1
 80064ce:	4658      	mov	r0, fp
 80064d0:	f000 fbee 	bl	8006cb0 <__i2b>
 80064d4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80064d6:	4604      	mov	r4, r0
 80064d8:	2b00      	cmp	r3, #0
 80064da:	f000 81cf 	beq.w	800687c <_dtoa_r+0xb3c>
 80064de:	461a      	mov	r2, r3
 80064e0:	4601      	mov	r1, r0
 80064e2:	4658      	mov	r0, fp
 80064e4:	f000 fca4 	bl	8006e30 <__pow5mult>
 80064e8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80064ea:	2b01      	cmp	r3, #1
 80064ec:	4604      	mov	r4, r0
 80064ee:	f300 8095 	bgt.w	800661c <_dtoa_r+0x8dc>
 80064f2:	9b02      	ldr	r3, [sp, #8]
 80064f4:	2b00      	cmp	r3, #0
 80064f6:	f040 8087 	bne.w	8006608 <_dtoa_r+0x8c8>
 80064fa:	9b03      	ldr	r3, [sp, #12]
 80064fc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006500:	2b00      	cmp	r3, #0
 8006502:	f040 8089 	bne.w	8006618 <_dtoa_r+0x8d8>
 8006506:	9b03      	ldr	r3, [sp, #12]
 8006508:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800650c:	0d1b      	lsrs	r3, r3, #20
 800650e:	051b      	lsls	r3, r3, #20
 8006510:	b12b      	cbz	r3, 800651e <_dtoa_r+0x7de>
 8006512:	9b08      	ldr	r3, [sp, #32]
 8006514:	3301      	adds	r3, #1
 8006516:	9308      	str	r3, [sp, #32]
 8006518:	f108 0801 	add.w	r8, r8, #1
 800651c:	2301      	movs	r3, #1
 800651e:	930a      	str	r3, [sp, #40]	@ 0x28
 8006520:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006522:	2b00      	cmp	r3, #0
 8006524:	f000 81b0 	beq.w	8006888 <_dtoa_r+0xb48>
 8006528:	6923      	ldr	r3, [r4, #16]
 800652a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800652e:	6918      	ldr	r0, [r3, #16]
 8006530:	f000 fb72 	bl	8006c18 <__hi0bits>
 8006534:	f1c0 0020 	rsb	r0, r0, #32
 8006538:	9b08      	ldr	r3, [sp, #32]
 800653a:	4418      	add	r0, r3
 800653c:	f010 001f 	ands.w	r0, r0, #31
 8006540:	d077      	beq.n	8006632 <_dtoa_r+0x8f2>
 8006542:	f1c0 0320 	rsb	r3, r0, #32
 8006546:	2b04      	cmp	r3, #4
 8006548:	dd6b      	ble.n	8006622 <_dtoa_r+0x8e2>
 800654a:	9b08      	ldr	r3, [sp, #32]
 800654c:	f1c0 001c 	rsb	r0, r0, #28
 8006550:	4403      	add	r3, r0
 8006552:	4480      	add	r8, r0
 8006554:	4406      	add	r6, r0
 8006556:	9308      	str	r3, [sp, #32]
 8006558:	f1b8 0f00 	cmp.w	r8, #0
 800655c:	dd05      	ble.n	800656a <_dtoa_r+0x82a>
 800655e:	4649      	mov	r1, r9
 8006560:	4642      	mov	r2, r8
 8006562:	4658      	mov	r0, fp
 8006564:	f000 fcbe 	bl	8006ee4 <__lshift>
 8006568:	4681      	mov	r9, r0
 800656a:	9b08      	ldr	r3, [sp, #32]
 800656c:	2b00      	cmp	r3, #0
 800656e:	dd05      	ble.n	800657c <_dtoa_r+0x83c>
 8006570:	4621      	mov	r1, r4
 8006572:	461a      	mov	r2, r3
 8006574:	4658      	mov	r0, fp
 8006576:	f000 fcb5 	bl	8006ee4 <__lshift>
 800657a:	4604      	mov	r4, r0
 800657c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800657e:	2b00      	cmp	r3, #0
 8006580:	d059      	beq.n	8006636 <_dtoa_r+0x8f6>
 8006582:	4621      	mov	r1, r4
 8006584:	4648      	mov	r0, r9
 8006586:	f000 fd19 	bl	8006fbc <__mcmp>
 800658a:	2800      	cmp	r0, #0
 800658c:	da53      	bge.n	8006636 <_dtoa_r+0x8f6>
 800658e:	1e7b      	subs	r3, r7, #1
 8006590:	9304      	str	r3, [sp, #16]
 8006592:	4649      	mov	r1, r9
 8006594:	2300      	movs	r3, #0
 8006596:	220a      	movs	r2, #10
 8006598:	4658      	mov	r0, fp
 800659a:	f000 faf7 	bl	8006b8c <__multadd>
 800659e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80065a0:	4681      	mov	r9, r0
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	f000 8172 	beq.w	800688c <_dtoa_r+0xb4c>
 80065a8:	2300      	movs	r3, #0
 80065aa:	4629      	mov	r1, r5
 80065ac:	220a      	movs	r2, #10
 80065ae:	4658      	mov	r0, fp
 80065b0:	f000 faec 	bl	8006b8c <__multadd>
 80065b4:	9b00      	ldr	r3, [sp, #0]
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	4605      	mov	r5, r0
 80065ba:	dc67      	bgt.n	800668c <_dtoa_r+0x94c>
 80065bc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80065be:	2b02      	cmp	r3, #2
 80065c0:	dc41      	bgt.n	8006646 <_dtoa_r+0x906>
 80065c2:	e063      	b.n	800668c <_dtoa_r+0x94c>
 80065c4:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80065c6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80065ca:	e746      	b.n	800645a <_dtoa_r+0x71a>
 80065cc:	9b07      	ldr	r3, [sp, #28]
 80065ce:	1e5c      	subs	r4, r3, #1
 80065d0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80065d2:	42a3      	cmp	r3, r4
 80065d4:	bfbf      	itttt	lt
 80065d6:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 80065d8:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 80065da:	940a      	strlt	r4, [sp, #40]	@ 0x28
 80065dc:	1ae3      	sublt	r3, r4, r3
 80065de:	bfb4      	ite	lt
 80065e0:	18d2      	addlt	r2, r2, r3
 80065e2:	1b1c      	subge	r4, r3, r4
 80065e4:	9b07      	ldr	r3, [sp, #28]
 80065e6:	bfbc      	itt	lt
 80065e8:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 80065ea:	2400      	movlt	r4, #0
 80065ec:	2b00      	cmp	r3, #0
 80065ee:	bfb5      	itete	lt
 80065f0:	eba8 0603 	sublt.w	r6, r8, r3
 80065f4:	9b07      	ldrge	r3, [sp, #28]
 80065f6:	2300      	movlt	r3, #0
 80065f8:	4646      	movge	r6, r8
 80065fa:	e730      	b.n	800645e <_dtoa_r+0x71e>
 80065fc:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80065fe:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8006600:	4646      	mov	r6, r8
 8006602:	e735      	b.n	8006470 <_dtoa_r+0x730>
 8006604:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006606:	e75c      	b.n	80064c2 <_dtoa_r+0x782>
 8006608:	2300      	movs	r3, #0
 800660a:	e788      	b.n	800651e <_dtoa_r+0x7de>
 800660c:	3fe00000 	.word	0x3fe00000
 8006610:	40240000 	.word	0x40240000
 8006614:	40140000 	.word	0x40140000
 8006618:	9b02      	ldr	r3, [sp, #8]
 800661a:	e780      	b.n	800651e <_dtoa_r+0x7de>
 800661c:	2300      	movs	r3, #0
 800661e:	930a      	str	r3, [sp, #40]	@ 0x28
 8006620:	e782      	b.n	8006528 <_dtoa_r+0x7e8>
 8006622:	d099      	beq.n	8006558 <_dtoa_r+0x818>
 8006624:	9a08      	ldr	r2, [sp, #32]
 8006626:	331c      	adds	r3, #28
 8006628:	441a      	add	r2, r3
 800662a:	4498      	add	r8, r3
 800662c:	441e      	add	r6, r3
 800662e:	9208      	str	r2, [sp, #32]
 8006630:	e792      	b.n	8006558 <_dtoa_r+0x818>
 8006632:	4603      	mov	r3, r0
 8006634:	e7f6      	b.n	8006624 <_dtoa_r+0x8e4>
 8006636:	9b07      	ldr	r3, [sp, #28]
 8006638:	9704      	str	r7, [sp, #16]
 800663a:	2b00      	cmp	r3, #0
 800663c:	dc20      	bgt.n	8006680 <_dtoa_r+0x940>
 800663e:	9300      	str	r3, [sp, #0]
 8006640:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006642:	2b02      	cmp	r3, #2
 8006644:	dd1e      	ble.n	8006684 <_dtoa_r+0x944>
 8006646:	9b00      	ldr	r3, [sp, #0]
 8006648:	2b00      	cmp	r3, #0
 800664a:	f47f aec0 	bne.w	80063ce <_dtoa_r+0x68e>
 800664e:	4621      	mov	r1, r4
 8006650:	2205      	movs	r2, #5
 8006652:	4658      	mov	r0, fp
 8006654:	f000 fa9a 	bl	8006b8c <__multadd>
 8006658:	4601      	mov	r1, r0
 800665a:	4604      	mov	r4, r0
 800665c:	4648      	mov	r0, r9
 800665e:	f000 fcad 	bl	8006fbc <__mcmp>
 8006662:	2800      	cmp	r0, #0
 8006664:	f77f aeb3 	ble.w	80063ce <_dtoa_r+0x68e>
 8006668:	4656      	mov	r6, sl
 800666a:	2331      	movs	r3, #49	@ 0x31
 800666c:	f806 3b01 	strb.w	r3, [r6], #1
 8006670:	9b04      	ldr	r3, [sp, #16]
 8006672:	3301      	adds	r3, #1
 8006674:	9304      	str	r3, [sp, #16]
 8006676:	e6ae      	b.n	80063d6 <_dtoa_r+0x696>
 8006678:	9c07      	ldr	r4, [sp, #28]
 800667a:	9704      	str	r7, [sp, #16]
 800667c:	4625      	mov	r5, r4
 800667e:	e7f3      	b.n	8006668 <_dtoa_r+0x928>
 8006680:	9b07      	ldr	r3, [sp, #28]
 8006682:	9300      	str	r3, [sp, #0]
 8006684:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006686:	2b00      	cmp	r3, #0
 8006688:	f000 8104 	beq.w	8006894 <_dtoa_r+0xb54>
 800668c:	2e00      	cmp	r6, #0
 800668e:	dd05      	ble.n	800669c <_dtoa_r+0x95c>
 8006690:	4629      	mov	r1, r5
 8006692:	4632      	mov	r2, r6
 8006694:	4658      	mov	r0, fp
 8006696:	f000 fc25 	bl	8006ee4 <__lshift>
 800669a:	4605      	mov	r5, r0
 800669c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800669e:	2b00      	cmp	r3, #0
 80066a0:	d05a      	beq.n	8006758 <_dtoa_r+0xa18>
 80066a2:	6869      	ldr	r1, [r5, #4]
 80066a4:	4658      	mov	r0, fp
 80066a6:	f000 fa0f 	bl	8006ac8 <_Balloc>
 80066aa:	4606      	mov	r6, r0
 80066ac:	b928      	cbnz	r0, 80066ba <_dtoa_r+0x97a>
 80066ae:	4b84      	ldr	r3, [pc, #528]	@ (80068c0 <_dtoa_r+0xb80>)
 80066b0:	4602      	mov	r2, r0
 80066b2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80066b6:	f7ff bb5a 	b.w	8005d6e <_dtoa_r+0x2e>
 80066ba:	692a      	ldr	r2, [r5, #16]
 80066bc:	3202      	adds	r2, #2
 80066be:	0092      	lsls	r2, r2, #2
 80066c0:	f105 010c 	add.w	r1, r5, #12
 80066c4:	300c      	adds	r0, #12
 80066c6:	f001 f847 	bl	8007758 <memcpy>
 80066ca:	2201      	movs	r2, #1
 80066cc:	4631      	mov	r1, r6
 80066ce:	4658      	mov	r0, fp
 80066d0:	f000 fc08 	bl	8006ee4 <__lshift>
 80066d4:	f10a 0301 	add.w	r3, sl, #1
 80066d8:	9307      	str	r3, [sp, #28]
 80066da:	9b00      	ldr	r3, [sp, #0]
 80066dc:	4453      	add	r3, sl
 80066de:	930b      	str	r3, [sp, #44]	@ 0x2c
 80066e0:	9b02      	ldr	r3, [sp, #8]
 80066e2:	f003 0301 	and.w	r3, r3, #1
 80066e6:	462f      	mov	r7, r5
 80066e8:	930a      	str	r3, [sp, #40]	@ 0x28
 80066ea:	4605      	mov	r5, r0
 80066ec:	9b07      	ldr	r3, [sp, #28]
 80066ee:	4621      	mov	r1, r4
 80066f0:	3b01      	subs	r3, #1
 80066f2:	4648      	mov	r0, r9
 80066f4:	9300      	str	r3, [sp, #0]
 80066f6:	f7ff fa9a 	bl	8005c2e <quorem>
 80066fa:	4639      	mov	r1, r7
 80066fc:	9002      	str	r0, [sp, #8]
 80066fe:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8006702:	4648      	mov	r0, r9
 8006704:	f000 fc5a 	bl	8006fbc <__mcmp>
 8006708:	462a      	mov	r2, r5
 800670a:	9008      	str	r0, [sp, #32]
 800670c:	4621      	mov	r1, r4
 800670e:	4658      	mov	r0, fp
 8006710:	f000 fc70 	bl	8006ff4 <__mdiff>
 8006714:	68c2      	ldr	r2, [r0, #12]
 8006716:	4606      	mov	r6, r0
 8006718:	bb02      	cbnz	r2, 800675c <_dtoa_r+0xa1c>
 800671a:	4601      	mov	r1, r0
 800671c:	4648      	mov	r0, r9
 800671e:	f000 fc4d 	bl	8006fbc <__mcmp>
 8006722:	4602      	mov	r2, r0
 8006724:	4631      	mov	r1, r6
 8006726:	4658      	mov	r0, fp
 8006728:	920e      	str	r2, [sp, #56]	@ 0x38
 800672a:	f000 fa0d 	bl	8006b48 <_Bfree>
 800672e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006730:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006732:	9e07      	ldr	r6, [sp, #28]
 8006734:	ea43 0102 	orr.w	r1, r3, r2
 8006738:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800673a:	4319      	orrs	r1, r3
 800673c:	d110      	bne.n	8006760 <_dtoa_r+0xa20>
 800673e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8006742:	d029      	beq.n	8006798 <_dtoa_r+0xa58>
 8006744:	9b08      	ldr	r3, [sp, #32]
 8006746:	2b00      	cmp	r3, #0
 8006748:	dd02      	ble.n	8006750 <_dtoa_r+0xa10>
 800674a:	9b02      	ldr	r3, [sp, #8]
 800674c:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8006750:	9b00      	ldr	r3, [sp, #0]
 8006752:	f883 8000 	strb.w	r8, [r3]
 8006756:	e63f      	b.n	80063d8 <_dtoa_r+0x698>
 8006758:	4628      	mov	r0, r5
 800675a:	e7bb      	b.n	80066d4 <_dtoa_r+0x994>
 800675c:	2201      	movs	r2, #1
 800675e:	e7e1      	b.n	8006724 <_dtoa_r+0x9e4>
 8006760:	9b08      	ldr	r3, [sp, #32]
 8006762:	2b00      	cmp	r3, #0
 8006764:	db04      	blt.n	8006770 <_dtoa_r+0xa30>
 8006766:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006768:	430b      	orrs	r3, r1
 800676a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800676c:	430b      	orrs	r3, r1
 800676e:	d120      	bne.n	80067b2 <_dtoa_r+0xa72>
 8006770:	2a00      	cmp	r2, #0
 8006772:	dded      	ble.n	8006750 <_dtoa_r+0xa10>
 8006774:	4649      	mov	r1, r9
 8006776:	2201      	movs	r2, #1
 8006778:	4658      	mov	r0, fp
 800677a:	f000 fbb3 	bl	8006ee4 <__lshift>
 800677e:	4621      	mov	r1, r4
 8006780:	4681      	mov	r9, r0
 8006782:	f000 fc1b 	bl	8006fbc <__mcmp>
 8006786:	2800      	cmp	r0, #0
 8006788:	dc03      	bgt.n	8006792 <_dtoa_r+0xa52>
 800678a:	d1e1      	bne.n	8006750 <_dtoa_r+0xa10>
 800678c:	f018 0f01 	tst.w	r8, #1
 8006790:	d0de      	beq.n	8006750 <_dtoa_r+0xa10>
 8006792:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8006796:	d1d8      	bne.n	800674a <_dtoa_r+0xa0a>
 8006798:	9a00      	ldr	r2, [sp, #0]
 800679a:	2339      	movs	r3, #57	@ 0x39
 800679c:	7013      	strb	r3, [r2, #0]
 800679e:	4633      	mov	r3, r6
 80067a0:	461e      	mov	r6, r3
 80067a2:	3b01      	subs	r3, #1
 80067a4:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80067a8:	2a39      	cmp	r2, #57	@ 0x39
 80067aa:	d052      	beq.n	8006852 <_dtoa_r+0xb12>
 80067ac:	3201      	adds	r2, #1
 80067ae:	701a      	strb	r2, [r3, #0]
 80067b0:	e612      	b.n	80063d8 <_dtoa_r+0x698>
 80067b2:	2a00      	cmp	r2, #0
 80067b4:	dd07      	ble.n	80067c6 <_dtoa_r+0xa86>
 80067b6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80067ba:	d0ed      	beq.n	8006798 <_dtoa_r+0xa58>
 80067bc:	9a00      	ldr	r2, [sp, #0]
 80067be:	f108 0301 	add.w	r3, r8, #1
 80067c2:	7013      	strb	r3, [r2, #0]
 80067c4:	e608      	b.n	80063d8 <_dtoa_r+0x698>
 80067c6:	9b07      	ldr	r3, [sp, #28]
 80067c8:	9a07      	ldr	r2, [sp, #28]
 80067ca:	f803 8c01 	strb.w	r8, [r3, #-1]
 80067ce:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80067d0:	4293      	cmp	r3, r2
 80067d2:	d028      	beq.n	8006826 <_dtoa_r+0xae6>
 80067d4:	4649      	mov	r1, r9
 80067d6:	2300      	movs	r3, #0
 80067d8:	220a      	movs	r2, #10
 80067da:	4658      	mov	r0, fp
 80067dc:	f000 f9d6 	bl	8006b8c <__multadd>
 80067e0:	42af      	cmp	r7, r5
 80067e2:	4681      	mov	r9, r0
 80067e4:	f04f 0300 	mov.w	r3, #0
 80067e8:	f04f 020a 	mov.w	r2, #10
 80067ec:	4639      	mov	r1, r7
 80067ee:	4658      	mov	r0, fp
 80067f0:	d107      	bne.n	8006802 <_dtoa_r+0xac2>
 80067f2:	f000 f9cb 	bl	8006b8c <__multadd>
 80067f6:	4607      	mov	r7, r0
 80067f8:	4605      	mov	r5, r0
 80067fa:	9b07      	ldr	r3, [sp, #28]
 80067fc:	3301      	adds	r3, #1
 80067fe:	9307      	str	r3, [sp, #28]
 8006800:	e774      	b.n	80066ec <_dtoa_r+0x9ac>
 8006802:	f000 f9c3 	bl	8006b8c <__multadd>
 8006806:	4629      	mov	r1, r5
 8006808:	4607      	mov	r7, r0
 800680a:	2300      	movs	r3, #0
 800680c:	220a      	movs	r2, #10
 800680e:	4658      	mov	r0, fp
 8006810:	f000 f9bc 	bl	8006b8c <__multadd>
 8006814:	4605      	mov	r5, r0
 8006816:	e7f0      	b.n	80067fa <_dtoa_r+0xaba>
 8006818:	9b00      	ldr	r3, [sp, #0]
 800681a:	2b00      	cmp	r3, #0
 800681c:	bfcc      	ite	gt
 800681e:	461e      	movgt	r6, r3
 8006820:	2601      	movle	r6, #1
 8006822:	4456      	add	r6, sl
 8006824:	2700      	movs	r7, #0
 8006826:	4649      	mov	r1, r9
 8006828:	2201      	movs	r2, #1
 800682a:	4658      	mov	r0, fp
 800682c:	f000 fb5a 	bl	8006ee4 <__lshift>
 8006830:	4621      	mov	r1, r4
 8006832:	4681      	mov	r9, r0
 8006834:	f000 fbc2 	bl	8006fbc <__mcmp>
 8006838:	2800      	cmp	r0, #0
 800683a:	dcb0      	bgt.n	800679e <_dtoa_r+0xa5e>
 800683c:	d102      	bne.n	8006844 <_dtoa_r+0xb04>
 800683e:	f018 0f01 	tst.w	r8, #1
 8006842:	d1ac      	bne.n	800679e <_dtoa_r+0xa5e>
 8006844:	4633      	mov	r3, r6
 8006846:	461e      	mov	r6, r3
 8006848:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800684c:	2a30      	cmp	r2, #48	@ 0x30
 800684e:	d0fa      	beq.n	8006846 <_dtoa_r+0xb06>
 8006850:	e5c2      	b.n	80063d8 <_dtoa_r+0x698>
 8006852:	459a      	cmp	sl, r3
 8006854:	d1a4      	bne.n	80067a0 <_dtoa_r+0xa60>
 8006856:	9b04      	ldr	r3, [sp, #16]
 8006858:	3301      	adds	r3, #1
 800685a:	9304      	str	r3, [sp, #16]
 800685c:	2331      	movs	r3, #49	@ 0x31
 800685e:	f88a 3000 	strb.w	r3, [sl]
 8006862:	e5b9      	b.n	80063d8 <_dtoa_r+0x698>
 8006864:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8006866:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 80068c4 <_dtoa_r+0xb84>
 800686a:	b11b      	cbz	r3, 8006874 <_dtoa_r+0xb34>
 800686c:	f10a 0308 	add.w	r3, sl, #8
 8006870:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8006872:	6013      	str	r3, [r2, #0]
 8006874:	4650      	mov	r0, sl
 8006876:	b019      	add	sp, #100	@ 0x64
 8006878:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800687c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800687e:	2b01      	cmp	r3, #1
 8006880:	f77f ae37 	ble.w	80064f2 <_dtoa_r+0x7b2>
 8006884:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006886:	930a      	str	r3, [sp, #40]	@ 0x28
 8006888:	2001      	movs	r0, #1
 800688a:	e655      	b.n	8006538 <_dtoa_r+0x7f8>
 800688c:	9b00      	ldr	r3, [sp, #0]
 800688e:	2b00      	cmp	r3, #0
 8006890:	f77f aed6 	ble.w	8006640 <_dtoa_r+0x900>
 8006894:	4656      	mov	r6, sl
 8006896:	4621      	mov	r1, r4
 8006898:	4648      	mov	r0, r9
 800689a:	f7ff f9c8 	bl	8005c2e <quorem>
 800689e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80068a2:	f806 8b01 	strb.w	r8, [r6], #1
 80068a6:	9b00      	ldr	r3, [sp, #0]
 80068a8:	eba6 020a 	sub.w	r2, r6, sl
 80068ac:	4293      	cmp	r3, r2
 80068ae:	ddb3      	ble.n	8006818 <_dtoa_r+0xad8>
 80068b0:	4649      	mov	r1, r9
 80068b2:	2300      	movs	r3, #0
 80068b4:	220a      	movs	r2, #10
 80068b6:	4658      	mov	r0, fp
 80068b8:	f000 f968 	bl	8006b8c <__multadd>
 80068bc:	4681      	mov	r9, r0
 80068be:	e7ea      	b.n	8006896 <_dtoa_r+0xb56>
 80068c0:	08007b20 	.word	0x08007b20
 80068c4:	08007aa4 	.word	0x08007aa4

080068c8 <_free_r>:
 80068c8:	b538      	push	{r3, r4, r5, lr}
 80068ca:	4605      	mov	r5, r0
 80068cc:	2900      	cmp	r1, #0
 80068ce:	d041      	beq.n	8006954 <_free_r+0x8c>
 80068d0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80068d4:	1f0c      	subs	r4, r1, #4
 80068d6:	2b00      	cmp	r3, #0
 80068d8:	bfb8      	it	lt
 80068da:	18e4      	addlt	r4, r4, r3
 80068dc:	f000 f8e8 	bl	8006ab0 <__malloc_lock>
 80068e0:	4a1d      	ldr	r2, [pc, #116]	@ (8006958 <_free_r+0x90>)
 80068e2:	6813      	ldr	r3, [r2, #0]
 80068e4:	b933      	cbnz	r3, 80068f4 <_free_r+0x2c>
 80068e6:	6063      	str	r3, [r4, #4]
 80068e8:	6014      	str	r4, [r2, #0]
 80068ea:	4628      	mov	r0, r5
 80068ec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80068f0:	f000 b8e4 	b.w	8006abc <__malloc_unlock>
 80068f4:	42a3      	cmp	r3, r4
 80068f6:	d908      	bls.n	800690a <_free_r+0x42>
 80068f8:	6820      	ldr	r0, [r4, #0]
 80068fa:	1821      	adds	r1, r4, r0
 80068fc:	428b      	cmp	r3, r1
 80068fe:	bf01      	itttt	eq
 8006900:	6819      	ldreq	r1, [r3, #0]
 8006902:	685b      	ldreq	r3, [r3, #4]
 8006904:	1809      	addeq	r1, r1, r0
 8006906:	6021      	streq	r1, [r4, #0]
 8006908:	e7ed      	b.n	80068e6 <_free_r+0x1e>
 800690a:	461a      	mov	r2, r3
 800690c:	685b      	ldr	r3, [r3, #4]
 800690e:	b10b      	cbz	r3, 8006914 <_free_r+0x4c>
 8006910:	42a3      	cmp	r3, r4
 8006912:	d9fa      	bls.n	800690a <_free_r+0x42>
 8006914:	6811      	ldr	r1, [r2, #0]
 8006916:	1850      	adds	r0, r2, r1
 8006918:	42a0      	cmp	r0, r4
 800691a:	d10b      	bne.n	8006934 <_free_r+0x6c>
 800691c:	6820      	ldr	r0, [r4, #0]
 800691e:	4401      	add	r1, r0
 8006920:	1850      	adds	r0, r2, r1
 8006922:	4283      	cmp	r3, r0
 8006924:	6011      	str	r1, [r2, #0]
 8006926:	d1e0      	bne.n	80068ea <_free_r+0x22>
 8006928:	6818      	ldr	r0, [r3, #0]
 800692a:	685b      	ldr	r3, [r3, #4]
 800692c:	6053      	str	r3, [r2, #4]
 800692e:	4408      	add	r0, r1
 8006930:	6010      	str	r0, [r2, #0]
 8006932:	e7da      	b.n	80068ea <_free_r+0x22>
 8006934:	d902      	bls.n	800693c <_free_r+0x74>
 8006936:	230c      	movs	r3, #12
 8006938:	602b      	str	r3, [r5, #0]
 800693a:	e7d6      	b.n	80068ea <_free_r+0x22>
 800693c:	6820      	ldr	r0, [r4, #0]
 800693e:	1821      	adds	r1, r4, r0
 8006940:	428b      	cmp	r3, r1
 8006942:	bf04      	itt	eq
 8006944:	6819      	ldreq	r1, [r3, #0]
 8006946:	685b      	ldreq	r3, [r3, #4]
 8006948:	6063      	str	r3, [r4, #4]
 800694a:	bf04      	itt	eq
 800694c:	1809      	addeq	r1, r1, r0
 800694e:	6021      	streq	r1, [r4, #0]
 8006950:	6054      	str	r4, [r2, #4]
 8006952:	e7ca      	b.n	80068ea <_free_r+0x22>
 8006954:	bd38      	pop	{r3, r4, r5, pc}
 8006956:	bf00      	nop
 8006958:	20000bec 	.word	0x20000bec

0800695c <malloc>:
 800695c:	4b02      	ldr	r3, [pc, #8]	@ (8006968 <malloc+0xc>)
 800695e:	4601      	mov	r1, r0
 8006960:	6818      	ldr	r0, [r3, #0]
 8006962:	f000 b825 	b.w	80069b0 <_malloc_r>
 8006966:	bf00      	nop
 8006968:	20000018 	.word	0x20000018

0800696c <sbrk_aligned>:
 800696c:	b570      	push	{r4, r5, r6, lr}
 800696e:	4e0f      	ldr	r6, [pc, #60]	@ (80069ac <sbrk_aligned+0x40>)
 8006970:	460c      	mov	r4, r1
 8006972:	6831      	ldr	r1, [r6, #0]
 8006974:	4605      	mov	r5, r0
 8006976:	b911      	cbnz	r1, 800697e <sbrk_aligned+0x12>
 8006978:	f000 fede 	bl	8007738 <_sbrk_r>
 800697c:	6030      	str	r0, [r6, #0]
 800697e:	4621      	mov	r1, r4
 8006980:	4628      	mov	r0, r5
 8006982:	f000 fed9 	bl	8007738 <_sbrk_r>
 8006986:	1c43      	adds	r3, r0, #1
 8006988:	d103      	bne.n	8006992 <sbrk_aligned+0x26>
 800698a:	f04f 34ff 	mov.w	r4, #4294967295
 800698e:	4620      	mov	r0, r4
 8006990:	bd70      	pop	{r4, r5, r6, pc}
 8006992:	1cc4      	adds	r4, r0, #3
 8006994:	f024 0403 	bic.w	r4, r4, #3
 8006998:	42a0      	cmp	r0, r4
 800699a:	d0f8      	beq.n	800698e <sbrk_aligned+0x22>
 800699c:	1a21      	subs	r1, r4, r0
 800699e:	4628      	mov	r0, r5
 80069a0:	f000 feca 	bl	8007738 <_sbrk_r>
 80069a4:	3001      	adds	r0, #1
 80069a6:	d1f2      	bne.n	800698e <sbrk_aligned+0x22>
 80069a8:	e7ef      	b.n	800698a <sbrk_aligned+0x1e>
 80069aa:	bf00      	nop
 80069ac:	20000be8 	.word	0x20000be8

080069b0 <_malloc_r>:
 80069b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80069b4:	1ccd      	adds	r5, r1, #3
 80069b6:	f025 0503 	bic.w	r5, r5, #3
 80069ba:	3508      	adds	r5, #8
 80069bc:	2d0c      	cmp	r5, #12
 80069be:	bf38      	it	cc
 80069c0:	250c      	movcc	r5, #12
 80069c2:	2d00      	cmp	r5, #0
 80069c4:	4606      	mov	r6, r0
 80069c6:	db01      	blt.n	80069cc <_malloc_r+0x1c>
 80069c8:	42a9      	cmp	r1, r5
 80069ca:	d904      	bls.n	80069d6 <_malloc_r+0x26>
 80069cc:	230c      	movs	r3, #12
 80069ce:	6033      	str	r3, [r6, #0]
 80069d0:	2000      	movs	r0, #0
 80069d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80069d6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006aac <_malloc_r+0xfc>
 80069da:	f000 f869 	bl	8006ab0 <__malloc_lock>
 80069de:	f8d8 3000 	ldr.w	r3, [r8]
 80069e2:	461c      	mov	r4, r3
 80069e4:	bb44      	cbnz	r4, 8006a38 <_malloc_r+0x88>
 80069e6:	4629      	mov	r1, r5
 80069e8:	4630      	mov	r0, r6
 80069ea:	f7ff ffbf 	bl	800696c <sbrk_aligned>
 80069ee:	1c43      	adds	r3, r0, #1
 80069f0:	4604      	mov	r4, r0
 80069f2:	d158      	bne.n	8006aa6 <_malloc_r+0xf6>
 80069f4:	f8d8 4000 	ldr.w	r4, [r8]
 80069f8:	4627      	mov	r7, r4
 80069fa:	2f00      	cmp	r7, #0
 80069fc:	d143      	bne.n	8006a86 <_malloc_r+0xd6>
 80069fe:	2c00      	cmp	r4, #0
 8006a00:	d04b      	beq.n	8006a9a <_malloc_r+0xea>
 8006a02:	6823      	ldr	r3, [r4, #0]
 8006a04:	4639      	mov	r1, r7
 8006a06:	4630      	mov	r0, r6
 8006a08:	eb04 0903 	add.w	r9, r4, r3
 8006a0c:	f000 fe94 	bl	8007738 <_sbrk_r>
 8006a10:	4581      	cmp	r9, r0
 8006a12:	d142      	bne.n	8006a9a <_malloc_r+0xea>
 8006a14:	6821      	ldr	r1, [r4, #0]
 8006a16:	1a6d      	subs	r5, r5, r1
 8006a18:	4629      	mov	r1, r5
 8006a1a:	4630      	mov	r0, r6
 8006a1c:	f7ff ffa6 	bl	800696c <sbrk_aligned>
 8006a20:	3001      	adds	r0, #1
 8006a22:	d03a      	beq.n	8006a9a <_malloc_r+0xea>
 8006a24:	6823      	ldr	r3, [r4, #0]
 8006a26:	442b      	add	r3, r5
 8006a28:	6023      	str	r3, [r4, #0]
 8006a2a:	f8d8 3000 	ldr.w	r3, [r8]
 8006a2e:	685a      	ldr	r2, [r3, #4]
 8006a30:	bb62      	cbnz	r2, 8006a8c <_malloc_r+0xdc>
 8006a32:	f8c8 7000 	str.w	r7, [r8]
 8006a36:	e00f      	b.n	8006a58 <_malloc_r+0xa8>
 8006a38:	6822      	ldr	r2, [r4, #0]
 8006a3a:	1b52      	subs	r2, r2, r5
 8006a3c:	d420      	bmi.n	8006a80 <_malloc_r+0xd0>
 8006a3e:	2a0b      	cmp	r2, #11
 8006a40:	d917      	bls.n	8006a72 <_malloc_r+0xc2>
 8006a42:	1961      	adds	r1, r4, r5
 8006a44:	42a3      	cmp	r3, r4
 8006a46:	6025      	str	r5, [r4, #0]
 8006a48:	bf18      	it	ne
 8006a4a:	6059      	strne	r1, [r3, #4]
 8006a4c:	6863      	ldr	r3, [r4, #4]
 8006a4e:	bf08      	it	eq
 8006a50:	f8c8 1000 	streq.w	r1, [r8]
 8006a54:	5162      	str	r2, [r4, r5]
 8006a56:	604b      	str	r3, [r1, #4]
 8006a58:	4630      	mov	r0, r6
 8006a5a:	f000 f82f 	bl	8006abc <__malloc_unlock>
 8006a5e:	f104 000b 	add.w	r0, r4, #11
 8006a62:	1d23      	adds	r3, r4, #4
 8006a64:	f020 0007 	bic.w	r0, r0, #7
 8006a68:	1ac2      	subs	r2, r0, r3
 8006a6a:	bf1c      	itt	ne
 8006a6c:	1a1b      	subne	r3, r3, r0
 8006a6e:	50a3      	strne	r3, [r4, r2]
 8006a70:	e7af      	b.n	80069d2 <_malloc_r+0x22>
 8006a72:	6862      	ldr	r2, [r4, #4]
 8006a74:	42a3      	cmp	r3, r4
 8006a76:	bf0c      	ite	eq
 8006a78:	f8c8 2000 	streq.w	r2, [r8]
 8006a7c:	605a      	strne	r2, [r3, #4]
 8006a7e:	e7eb      	b.n	8006a58 <_malloc_r+0xa8>
 8006a80:	4623      	mov	r3, r4
 8006a82:	6864      	ldr	r4, [r4, #4]
 8006a84:	e7ae      	b.n	80069e4 <_malloc_r+0x34>
 8006a86:	463c      	mov	r4, r7
 8006a88:	687f      	ldr	r7, [r7, #4]
 8006a8a:	e7b6      	b.n	80069fa <_malloc_r+0x4a>
 8006a8c:	461a      	mov	r2, r3
 8006a8e:	685b      	ldr	r3, [r3, #4]
 8006a90:	42a3      	cmp	r3, r4
 8006a92:	d1fb      	bne.n	8006a8c <_malloc_r+0xdc>
 8006a94:	2300      	movs	r3, #0
 8006a96:	6053      	str	r3, [r2, #4]
 8006a98:	e7de      	b.n	8006a58 <_malloc_r+0xa8>
 8006a9a:	230c      	movs	r3, #12
 8006a9c:	6033      	str	r3, [r6, #0]
 8006a9e:	4630      	mov	r0, r6
 8006aa0:	f000 f80c 	bl	8006abc <__malloc_unlock>
 8006aa4:	e794      	b.n	80069d0 <_malloc_r+0x20>
 8006aa6:	6005      	str	r5, [r0, #0]
 8006aa8:	e7d6      	b.n	8006a58 <_malloc_r+0xa8>
 8006aaa:	bf00      	nop
 8006aac:	20000bec 	.word	0x20000bec

08006ab0 <__malloc_lock>:
 8006ab0:	4801      	ldr	r0, [pc, #4]	@ (8006ab8 <__malloc_lock+0x8>)
 8006ab2:	f7ff b8ba 	b.w	8005c2a <__retarget_lock_acquire_recursive>
 8006ab6:	bf00      	nop
 8006ab8:	20000be4 	.word	0x20000be4

08006abc <__malloc_unlock>:
 8006abc:	4801      	ldr	r0, [pc, #4]	@ (8006ac4 <__malloc_unlock+0x8>)
 8006abe:	f7ff b8b5 	b.w	8005c2c <__retarget_lock_release_recursive>
 8006ac2:	bf00      	nop
 8006ac4:	20000be4 	.word	0x20000be4

08006ac8 <_Balloc>:
 8006ac8:	b570      	push	{r4, r5, r6, lr}
 8006aca:	69c6      	ldr	r6, [r0, #28]
 8006acc:	4604      	mov	r4, r0
 8006ace:	460d      	mov	r5, r1
 8006ad0:	b976      	cbnz	r6, 8006af0 <_Balloc+0x28>
 8006ad2:	2010      	movs	r0, #16
 8006ad4:	f7ff ff42 	bl	800695c <malloc>
 8006ad8:	4602      	mov	r2, r0
 8006ada:	61e0      	str	r0, [r4, #28]
 8006adc:	b920      	cbnz	r0, 8006ae8 <_Balloc+0x20>
 8006ade:	4b18      	ldr	r3, [pc, #96]	@ (8006b40 <_Balloc+0x78>)
 8006ae0:	4818      	ldr	r0, [pc, #96]	@ (8006b44 <_Balloc+0x7c>)
 8006ae2:	216b      	movs	r1, #107	@ 0x6b
 8006ae4:	f000 fe46 	bl	8007774 <__assert_func>
 8006ae8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006aec:	6006      	str	r6, [r0, #0]
 8006aee:	60c6      	str	r6, [r0, #12]
 8006af0:	69e6      	ldr	r6, [r4, #28]
 8006af2:	68f3      	ldr	r3, [r6, #12]
 8006af4:	b183      	cbz	r3, 8006b18 <_Balloc+0x50>
 8006af6:	69e3      	ldr	r3, [r4, #28]
 8006af8:	68db      	ldr	r3, [r3, #12]
 8006afa:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006afe:	b9b8      	cbnz	r0, 8006b30 <_Balloc+0x68>
 8006b00:	2101      	movs	r1, #1
 8006b02:	fa01 f605 	lsl.w	r6, r1, r5
 8006b06:	1d72      	adds	r2, r6, #5
 8006b08:	0092      	lsls	r2, r2, #2
 8006b0a:	4620      	mov	r0, r4
 8006b0c:	f000 fe50 	bl	80077b0 <_calloc_r>
 8006b10:	b160      	cbz	r0, 8006b2c <_Balloc+0x64>
 8006b12:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006b16:	e00e      	b.n	8006b36 <_Balloc+0x6e>
 8006b18:	2221      	movs	r2, #33	@ 0x21
 8006b1a:	2104      	movs	r1, #4
 8006b1c:	4620      	mov	r0, r4
 8006b1e:	f000 fe47 	bl	80077b0 <_calloc_r>
 8006b22:	69e3      	ldr	r3, [r4, #28]
 8006b24:	60f0      	str	r0, [r6, #12]
 8006b26:	68db      	ldr	r3, [r3, #12]
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	d1e4      	bne.n	8006af6 <_Balloc+0x2e>
 8006b2c:	2000      	movs	r0, #0
 8006b2e:	bd70      	pop	{r4, r5, r6, pc}
 8006b30:	6802      	ldr	r2, [r0, #0]
 8006b32:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006b36:	2300      	movs	r3, #0
 8006b38:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006b3c:	e7f7      	b.n	8006b2e <_Balloc+0x66>
 8006b3e:	bf00      	nop
 8006b40:	08007ab1 	.word	0x08007ab1
 8006b44:	08007b31 	.word	0x08007b31

08006b48 <_Bfree>:
 8006b48:	b570      	push	{r4, r5, r6, lr}
 8006b4a:	69c6      	ldr	r6, [r0, #28]
 8006b4c:	4605      	mov	r5, r0
 8006b4e:	460c      	mov	r4, r1
 8006b50:	b976      	cbnz	r6, 8006b70 <_Bfree+0x28>
 8006b52:	2010      	movs	r0, #16
 8006b54:	f7ff ff02 	bl	800695c <malloc>
 8006b58:	4602      	mov	r2, r0
 8006b5a:	61e8      	str	r0, [r5, #28]
 8006b5c:	b920      	cbnz	r0, 8006b68 <_Bfree+0x20>
 8006b5e:	4b09      	ldr	r3, [pc, #36]	@ (8006b84 <_Bfree+0x3c>)
 8006b60:	4809      	ldr	r0, [pc, #36]	@ (8006b88 <_Bfree+0x40>)
 8006b62:	218f      	movs	r1, #143	@ 0x8f
 8006b64:	f000 fe06 	bl	8007774 <__assert_func>
 8006b68:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006b6c:	6006      	str	r6, [r0, #0]
 8006b6e:	60c6      	str	r6, [r0, #12]
 8006b70:	b13c      	cbz	r4, 8006b82 <_Bfree+0x3a>
 8006b72:	69eb      	ldr	r3, [r5, #28]
 8006b74:	6862      	ldr	r2, [r4, #4]
 8006b76:	68db      	ldr	r3, [r3, #12]
 8006b78:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006b7c:	6021      	str	r1, [r4, #0]
 8006b7e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006b82:	bd70      	pop	{r4, r5, r6, pc}
 8006b84:	08007ab1 	.word	0x08007ab1
 8006b88:	08007b31 	.word	0x08007b31

08006b8c <__multadd>:
 8006b8c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006b90:	690d      	ldr	r5, [r1, #16]
 8006b92:	4607      	mov	r7, r0
 8006b94:	460c      	mov	r4, r1
 8006b96:	461e      	mov	r6, r3
 8006b98:	f101 0c14 	add.w	ip, r1, #20
 8006b9c:	2000      	movs	r0, #0
 8006b9e:	f8dc 3000 	ldr.w	r3, [ip]
 8006ba2:	b299      	uxth	r1, r3
 8006ba4:	fb02 6101 	mla	r1, r2, r1, r6
 8006ba8:	0c1e      	lsrs	r6, r3, #16
 8006baa:	0c0b      	lsrs	r3, r1, #16
 8006bac:	fb02 3306 	mla	r3, r2, r6, r3
 8006bb0:	b289      	uxth	r1, r1
 8006bb2:	3001      	adds	r0, #1
 8006bb4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006bb8:	4285      	cmp	r5, r0
 8006bba:	f84c 1b04 	str.w	r1, [ip], #4
 8006bbe:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006bc2:	dcec      	bgt.n	8006b9e <__multadd+0x12>
 8006bc4:	b30e      	cbz	r6, 8006c0a <__multadd+0x7e>
 8006bc6:	68a3      	ldr	r3, [r4, #8]
 8006bc8:	42ab      	cmp	r3, r5
 8006bca:	dc19      	bgt.n	8006c00 <__multadd+0x74>
 8006bcc:	6861      	ldr	r1, [r4, #4]
 8006bce:	4638      	mov	r0, r7
 8006bd0:	3101      	adds	r1, #1
 8006bd2:	f7ff ff79 	bl	8006ac8 <_Balloc>
 8006bd6:	4680      	mov	r8, r0
 8006bd8:	b928      	cbnz	r0, 8006be6 <__multadd+0x5a>
 8006bda:	4602      	mov	r2, r0
 8006bdc:	4b0c      	ldr	r3, [pc, #48]	@ (8006c10 <__multadd+0x84>)
 8006bde:	480d      	ldr	r0, [pc, #52]	@ (8006c14 <__multadd+0x88>)
 8006be0:	21ba      	movs	r1, #186	@ 0xba
 8006be2:	f000 fdc7 	bl	8007774 <__assert_func>
 8006be6:	6922      	ldr	r2, [r4, #16]
 8006be8:	3202      	adds	r2, #2
 8006bea:	f104 010c 	add.w	r1, r4, #12
 8006bee:	0092      	lsls	r2, r2, #2
 8006bf0:	300c      	adds	r0, #12
 8006bf2:	f000 fdb1 	bl	8007758 <memcpy>
 8006bf6:	4621      	mov	r1, r4
 8006bf8:	4638      	mov	r0, r7
 8006bfa:	f7ff ffa5 	bl	8006b48 <_Bfree>
 8006bfe:	4644      	mov	r4, r8
 8006c00:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006c04:	3501      	adds	r5, #1
 8006c06:	615e      	str	r6, [r3, #20]
 8006c08:	6125      	str	r5, [r4, #16]
 8006c0a:	4620      	mov	r0, r4
 8006c0c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006c10:	08007b20 	.word	0x08007b20
 8006c14:	08007b31 	.word	0x08007b31

08006c18 <__hi0bits>:
 8006c18:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8006c1c:	4603      	mov	r3, r0
 8006c1e:	bf36      	itet	cc
 8006c20:	0403      	lslcc	r3, r0, #16
 8006c22:	2000      	movcs	r0, #0
 8006c24:	2010      	movcc	r0, #16
 8006c26:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006c2a:	bf3c      	itt	cc
 8006c2c:	021b      	lslcc	r3, r3, #8
 8006c2e:	3008      	addcc	r0, #8
 8006c30:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006c34:	bf3c      	itt	cc
 8006c36:	011b      	lslcc	r3, r3, #4
 8006c38:	3004      	addcc	r0, #4
 8006c3a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006c3e:	bf3c      	itt	cc
 8006c40:	009b      	lslcc	r3, r3, #2
 8006c42:	3002      	addcc	r0, #2
 8006c44:	2b00      	cmp	r3, #0
 8006c46:	db05      	blt.n	8006c54 <__hi0bits+0x3c>
 8006c48:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8006c4c:	f100 0001 	add.w	r0, r0, #1
 8006c50:	bf08      	it	eq
 8006c52:	2020      	moveq	r0, #32
 8006c54:	4770      	bx	lr

08006c56 <__lo0bits>:
 8006c56:	6803      	ldr	r3, [r0, #0]
 8006c58:	4602      	mov	r2, r0
 8006c5a:	f013 0007 	ands.w	r0, r3, #7
 8006c5e:	d00b      	beq.n	8006c78 <__lo0bits+0x22>
 8006c60:	07d9      	lsls	r1, r3, #31
 8006c62:	d421      	bmi.n	8006ca8 <__lo0bits+0x52>
 8006c64:	0798      	lsls	r0, r3, #30
 8006c66:	bf49      	itett	mi
 8006c68:	085b      	lsrmi	r3, r3, #1
 8006c6a:	089b      	lsrpl	r3, r3, #2
 8006c6c:	2001      	movmi	r0, #1
 8006c6e:	6013      	strmi	r3, [r2, #0]
 8006c70:	bf5c      	itt	pl
 8006c72:	6013      	strpl	r3, [r2, #0]
 8006c74:	2002      	movpl	r0, #2
 8006c76:	4770      	bx	lr
 8006c78:	b299      	uxth	r1, r3
 8006c7a:	b909      	cbnz	r1, 8006c80 <__lo0bits+0x2a>
 8006c7c:	0c1b      	lsrs	r3, r3, #16
 8006c7e:	2010      	movs	r0, #16
 8006c80:	b2d9      	uxtb	r1, r3
 8006c82:	b909      	cbnz	r1, 8006c88 <__lo0bits+0x32>
 8006c84:	3008      	adds	r0, #8
 8006c86:	0a1b      	lsrs	r3, r3, #8
 8006c88:	0719      	lsls	r1, r3, #28
 8006c8a:	bf04      	itt	eq
 8006c8c:	091b      	lsreq	r3, r3, #4
 8006c8e:	3004      	addeq	r0, #4
 8006c90:	0799      	lsls	r1, r3, #30
 8006c92:	bf04      	itt	eq
 8006c94:	089b      	lsreq	r3, r3, #2
 8006c96:	3002      	addeq	r0, #2
 8006c98:	07d9      	lsls	r1, r3, #31
 8006c9a:	d403      	bmi.n	8006ca4 <__lo0bits+0x4e>
 8006c9c:	085b      	lsrs	r3, r3, #1
 8006c9e:	f100 0001 	add.w	r0, r0, #1
 8006ca2:	d003      	beq.n	8006cac <__lo0bits+0x56>
 8006ca4:	6013      	str	r3, [r2, #0]
 8006ca6:	4770      	bx	lr
 8006ca8:	2000      	movs	r0, #0
 8006caa:	4770      	bx	lr
 8006cac:	2020      	movs	r0, #32
 8006cae:	4770      	bx	lr

08006cb0 <__i2b>:
 8006cb0:	b510      	push	{r4, lr}
 8006cb2:	460c      	mov	r4, r1
 8006cb4:	2101      	movs	r1, #1
 8006cb6:	f7ff ff07 	bl	8006ac8 <_Balloc>
 8006cba:	4602      	mov	r2, r0
 8006cbc:	b928      	cbnz	r0, 8006cca <__i2b+0x1a>
 8006cbe:	4b05      	ldr	r3, [pc, #20]	@ (8006cd4 <__i2b+0x24>)
 8006cc0:	4805      	ldr	r0, [pc, #20]	@ (8006cd8 <__i2b+0x28>)
 8006cc2:	f240 1145 	movw	r1, #325	@ 0x145
 8006cc6:	f000 fd55 	bl	8007774 <__assert_func>
 8006cca:	2301      	movs	r3, #1
 8006ccc:	6144      	str	r4, [r0, #20]
 8006cce:	6103      	str	r3, [r0, #16]
 8006cd0:	bd10      	pop	{r4, pc}
 8006cd2:	bf00      	nop
 8006cd4:	08007b20 	.word	0x08007b20
 8006cd8:	08007b31 	.word	0x08007b31

08006cdc <__multiply>:
 8006cdc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ce0:	4614      	mov	r4, r2
 8006ce2:	690a      	ldr	r2, [r1, #16]
 8006ce4:	6923      	ldr	r3, [r4, #16]
 8006ce6:	429a      	cmp	r2, r3
 8006ce8:	bfa8      	it	ge
 8006cea:	4623      	movge	r3, r4
 8006cec:	460f      	mov	r7, r1
 8006cee:	bfa4      	itt	ge
 8006cf0:	460c      	movge	r4, r1
 8006cf2:	461f      	movge	r7, r3
 8006cf4:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8006cf8:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8006cfc:	68a3      	ldr	r3, [r4, #8]
 8006cfe:	6861      	ldr	r1, [r4, #4]
 8006d00:	eb0a 0609 	add.w	r6, sl, r9
 8006d04:	42b3      	cmp	r3, r6
 8006d06:	b085      	sub	sp, #20
 8006d08:	bfb8      	it	lt
 8006d0a:	3101      	addlt	r1, #1
 8006d0c:	f7ff fedc 	bl	8006ac8 <_Balloc>
 8006d10:	b930      	cbnz	r0, 8006d20 <__multiply+0x44>
 8006d12:	4602      	mov	r2, r0
 8006d14:	4b44      	ldr	r3, [pc, #272]	@ (8006e28 <__multiply+0x14c>)
 8006d16:	4845      	ldr	r0, [pc, #276]	@ (8006e2c <__multiply+0x150>)
 8006d18:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8006d1c:	f000 fd2a 	bl	8007774 <__assert_func>
 8006d20:	f100 0514 	add.w	r5, r0, #20
 8006d24:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8006d28:	462b      	mov	r3, r5
 8006d2a:	2200      	movs	r2, #0
 8006d2c:	4543      	cmp	r3, r8
 8006d2e:	d321      	bcc.n	8006d74 <__multiply+0x98>
 8006d30:	f107 0114 	add.w	r1, r7, #20
 8006d34:	f104 0214 	add.w	r2, r4, #20
 8006d38:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8006d3c:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8006d40:	9302      	str	r3, [sp, #8]
 8006d42:	1b13      	subs	r3, r2, r4
 8006d44:	3b15      	subs	r3, #21
 8006d46:	f023 0303 	bic.w	r3, r3, #3
 8006d4a:	3304      	adds	r3, #4
 8006d4c:	f104 0715 	add.w	r7, r4, #21
 8006d50:	42ba      	cmp	r2, r7
 8006d52:	bf38      	it	cc
 8006d54:	2304      	movcc	r3, #4
 8006d56:	9301      	str	r3, [sp, #4]
 8006d58:	9b02      	ldr	r3, [sp, #8]
 8006d5a:	9103      	str	r1, [sp, #12]
 8006d5c:	428b      	cmp	r3, r1
 8006d5e:	d80c      	bhi.n	8006d7a <__multiply+0x9e>
 8006d60:	2e00      	cmp	r6, #0
 8006d62:	dd03      	ble.n	8006d6c <__multiply+0x90>
 8006d64:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8006d68:	2b00      	cmp	r3, #0
 8006d6a:	d05b      	beq.n	8006e24 <__multiply+0x148>
 8006d6c:	6106      	str	r6, [r0, #16]
 8006d6e:	b005      	add	sp, #20
 8006d70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d74:	f843 2b04 	str.w	r2, [r3], #4
 8006d78:	e7d8      	b.n	8006d2c <__multiply+0x50>
 8006d7a:	f8b1 a000 	ldrh.w	sl, [r1]
 8006d7e:	f1ba 0f00 	cmp.w	sl, #0
 8006d82:	d024      	beq.n	8006dce <__multiply+0xf2>
 8006d84:	f104 0e14 	add.w	lr, r4, #20
 8006d88:	46a9      	mov	r9, r5
 8006d8a:	f04f 0c00 	mov.w	ip, #0
 8006d8e:	f85e 7b04 	ldr.w	r7, [lr], #4
 8006d92:	f8d9 3000 	ldr.w	r3, [r9]
 8006d96:	fa1f fb87 	uxth.w	fp, r7
 8006d9a:	b29b      	uxth	r3, r3
 8006d9c:	fb0a 330b 	mla	r3, sl, fp, r3
 8006da0:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8006da4:	f8d9 7000 	ldr.w	r7, [r9]
 8006da8:	4463      	add	r3, ip
 8006daa:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8006dae:	fb0a c70b 	mla	r7, sl, fp, ip
 8006db2:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8006db6:	b29b      	uxth	r3, r3
 8006db8:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8006dbc:	4572      	cmp	r2, lr
 8006dbe:	f849 3b04 	str.w	r3, [r9], #4
 8006dc2:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8006dc6:	d8e2      	bhi.n	8006d8e <__multiply+0xb2>
 8006dc8:	9b01      	ldr	r3, [sp, #4]
 8006dca:	f845 c003 	str.w	ip, [r5, r3]
 8006dce:	9b03      	ldr	r3, [sp, #12]
 8006dd0:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8006dd4:	3104      	adds	r1, #4
 8006dd6:	f1b9 0f00 	cmp.w	r9, #0
 8006dda:	d021      	beq.n	8006e20 <__multiply+0x144>
 8006ddc:	682b      	ldr	r3, [r5, #0]
 8006dde:	f104 0c14 	add.w	ip, r4, #20
 8006de2:	46ae      	mov	lr, r5
 8006de4:	f04f 0a00 	mov.w	sl, #0
 8006de8:	f8bc b000 	ldrh.w	fp, [ip]
 8006dec:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8006df0:	fb09 770b 	mla	r7, r9, fp, r7
 8006df4:	4457      	add	r7, sl
 8006df6:	b29b      	uxth	r3, r3
 8006df8:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8006dfc:	f84e 3b04 	str.w	r3, [lr], #4
 8006e00:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006e04:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006e08:	f8be 3000 	ldrh.w	r3, [lr]
 8006e0c:	fb09 330a 	mla	r3, r9, sl, r3
 8006e10:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8006e14:	4562      	cmp	r2, ip
 8006e16:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006e1a:	d8e5      	bhi.n	8006de8 <__multiply+0x10c>
 8006e1c:	9f01      	ldr	r7, [sp, #4]
 8006e1e:	51eb      	str	r3, [r5, r7]
 8006e20:	3504      	adds	r5, #4
 8006e22:	e799      	b.n	8006d58 <__multiply+0x7c>
 8006e24:	3e01      	subs	r6, #1
 8006e26:	e79b      	b.n	8006d60 <__multiply+0x84>
 8006e28:	08007b20 	.word	0x08007b20
 8006e2c:	08007b31 	.word	0x08007b31

08006e30 <__pow5mult>:
 8006e30:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006e34:	4615      	mov	r5, r2
 8006e36:	f012 0203 	ands.w	r2, r2, #3
 8006e3a:	4607      	mov	r7, r0
 8006e3c:	460e      	mov	r6, r1
 8006e3e:	d007      	beq.n	8006e50 <__pow5mult+0x20>
 8006e40:	4c25      	ldr	r4, [pc, #148]	@ (8006ed8 <__pow5mult+0xa8>)
 8006e42:	3a01      	subs	r2, #1
 8006e44:	2300      	movs	r3, #0
 8006e46:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006e4a:	f7ff fe9f 	bl	8006b8c <__multadd>
 8006e4e:	4606      	mov	r6, r0
 8006e50:	10ad      	asrs	r5, r5, #2
 8006e52:	d03d      	beq.n	8006ed0 <__pow5mult+0xa0>
 8006e54:	69fc      	ldr	r4, [r7, #28]
 8006e56:	b97c      	cbnz	r4, 8006e78 <__pow5mult+0x48>
 8006e58:	2010      	movs	r0, #16
 8006e5a:	f7ff fd7f 	bl	800695c <malloc>
 8006e5e:	4602      	mov	r2, r0
 8006e60:	61f8      	str	r0, [r7, #28]
 8006e62:	b928      	cbnz	r0, 8006e70 <__pow5mult+0x40>
 8006e64:	4b1d      	ldr	r3, [pc, #116]	@ (8006edc <__pow5mult+0xac>)
 8006e66:	481e      	ldr	r0, [pc, #120]	@ (8006ee0 <__pow5mult+0xb0>)
 8006e68:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8006e6c:	f000 fc82 	bl	8007774 <__assert_func>
 8006e70:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006e74:	6004      	str	r4, [r0, #0]
 8006e76:	60c4      	str	r4, [r0, #12]
 8006e78:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8006e7c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006e80:	b94c      	cbnz	r4, 8006e96 <__pow5mult+0x66>
 8006e82:	f240 2171 	movw	r1, #625	@ 0x271
 8006e86:	4638      	mov	r0, r7
 8006e88:	f7ff ff12 	bl	8006cb0 <__i2b>
 8006e8c:	2300      	movs	r3, #0
 8006e8e:	f8c8 0008 	str.w	r0, [r8, #8]
 8006e92:	4604      	mov	r4, r0
 8006e94:	6003      	str	r3, [r0, #0]
 8006e96:	f04f 0900 	mov.w	r9, #0
 8006e9a:	07eb      	lsls	r3, r5, #31
 8006e9c:	d50a      	bpl.n	8006eb4 <__pow5mult+0x84>
 8006e9e:	4631      	mov	r1, r6
 8006ea0:	4622      	mov	r2, r4
 8006ea2:	4638      	mov	r0, r7
 8006ea4:	f7ff ff1a 	bl	8006cdc <__multiply>
 8006ea8:	4631      	mov	r1, r6
 8006eaa:	4680      	mov	r8, r0
 8006eac:	4638      	mov	r0, r7
 8006eae:	f7ff fe4b 	bl	8006b48 <_Bfree>
 8006eb2:	4646      	mov	r6, r8
 8006eb4:	106d      	asrs	r5, r5, #1
 8006eb6:	d00b      	beq.n	8006ed0 <__pow5mult+0xa0>
 8006eb8:	6820      	ldr	r0, [r4, #0]
 8006eba:	b938      	cbnz	r0, 8006ecc <__pow5mult+0x9c>
 8006ebc:	4622      	mov	r2, r4
 8006ebe:	4621      	mov	r1, r4
 8006ec0:	4638      	mov	r0, r7
 8006ec2:	f7ff ff0b 	bl	8006cdc <__multiply>
 8006ec6:	6020      	str	r0, [r4, #0]
 8006ec8:	f8c0 9000 	str.w	r9, [r0]
 8006ecc:	4604      	mov	r4, r0
 8006ece:	e7e4      	b.n	8006e9a <__pow5mult+0x6a>
 8006ed0:	4630      	mov	r0, r6
 8006ed2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006ed6:	bf00      	nop
 8006ed8:	08007b8c 	.word	0x08007b8c
 8006edc:	08007ab1 	.word	0x08007ab1
 8006ee0:	08007b31 	.word	0x08007b31

08006ee4 <__lshift>:
 8006ee4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006ee8:	460c      	mov	r4, r1
 8006eea:	6849      	ldr	r1, [r1, #4]
 8006eec:	6923      	ldr	r3, [r4, #16]
 8006eee:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006ef2:	68a3      	ldr	r3, [r4, #8]
 8006ef4:	4607      	mov	r7, r0
 8006ef6:	4691      	mov	r9, r2
 8006ef8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006efc:	f108 0601 	add.w	r6, r8, #1
 8006f00:	42b3      	cmp	r3, r6
 8006f02:	db0b      	blt.n	8006f1c <__lshift+0x38>
 8006f04:	4638      	mov	r0, r7
 8006f06:	f7ff fddf 	bl	8006ac8 <_Balloc>
 8006f0a:	4605      	mov	r5, r0
 8006f0c:	b948      	cbnz	r0, 8006f22 <__lshift+0x3e>
 8006f0e:	4602      	mov	r2, r0
 8006f10:	4b28      	ldr	r3, [pc, #160]	@ (8006fb4 <__lshift+0xd0>)
 8006f12:	4829      	ldr	r0, [pc, #164]	@ (8006fb8 <__lshift+0xd4>)
 8006f14:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8006f18:	f000 fc2c 	bl	8007774 <__assert_func>
 8006f1c:	3101      	adds	r1, #1
 8006f1e:	005b      	lsls	r3, r3, #1
 8006f20:	e7ee      	b.n	8006f00 <__lshift+0x1c>
 8006f22:	2300      	movs	r3, #0
 8006f24:	f100 0114 	add.w	r1, r0, #20
 8006f28:	f100 0210 	add.w	r2, r0, #16
 8006f2c:	4618      	mov	r0, r3
 8006f2e:	4553      	cmp	r3, sl
 8006f30:	db33      	blt.n	8006f9a <__lshift+0xb6>
 8006f32:	6920      	ldr	r0, [r4, #16]
 8006f34:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006f38:	f104 0314 	add.w	r3, r4, #20
 8006f3c:	f019 091f 	ands.w	r9, r9, #31
 8006f40:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006f44:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006f48:	d02b      	beq.n	8006fa2 <__lshift+0xbe>
 8006f4a:	f1c9 0e20 	rsb	lr, r9, #32
 8006f4e:	468a      	mov	sl, r1
 8006f50:	2200      	movs	r2, #0
 8006f52:	6818      	ldr	r0, [r3, #0]
 8006f54:	fa00 f009 	lsl.w	r0, r0, r9
 8006f58:	4310      	orrs	r0, r2
 8006f5a:	f84a 0b04 	str.w	r0, [sl], #4
 8006f5e:	f853 2b04 	ldr.w	r2, [r3], #4
 8006f62:	459c      	cmp	ip, r3
 8006f64:	fa22 f20e 	lsr.w	r2, r2, lr
 8006f68:	d8f3      	bhi.n	8006f52 <__lshift+0x6e>
 8006f6a:	ebac 0304 	sub.w	r3, ip, r4
 8006f6e:	3b15      	subs	r3, #21
 8006f70:	f023 0303 	bic.w	r3, r3, #3
 8006f74:	3304      	adds	r3, #4
 8006f76:	f104 0015 	add.w	r0, r4, #21
 8006f7a:	4584      	cmp	ip, r0
 8006f7c:	bf38      	it	cc
 8006f7e:	2304      	movcc	r3, #4
 8006f80:	50ca      	str	r2, [r1, r3]
 8006f82:	b10a      	cbz	r2, 8006f88 <__lshift+0xa4>
 8006f84:	f108 0602 	add.w	r6, r8, #2
 8006f88:	3e01      	subs	r6, #1
 8006f8a:	4638      	mov	r0, r7
 8006f8c:	612e      	str	r6, [r5, #16]
 8006f8e:	4621      	mov	r1, r4
 8006f90:	f7ff fdda 	bl	8006b48 <_Bfree>
 8006f94:	4628      	mov	r0, r5
 8006f96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006f9a:	f842 0f04 	str.w	r0, [r2, #4]!
 8006f9e:	3301      	adds	r3, #1
 8006fa0:	e7c5      	b.n	8006f2e <__lshift+0x4a>
 8006fa2:	3904      	subs	r1, #4
 8006fa4:	f853 2b04 	ldr.w	r2, [r3], #4
 8006fa8:	f841 2f04 	str.w	r2, [r1, #4]!
 8006fac:	459c      	cmp	ip, r3
 8006fae:	d8f9      	bhi.n	8006fa4 <__lshift+0xc0>
 8006fb0:	e7ea      	b.n	8006f88 <__lshift+0xa4>
 8006fb2:	bf00      	nop
 8006fb4:	08007b20 	.word	0x08007b20
 8006fb8:	08007b31 	.word	0x08007b31

08006fbc <__mcmp>:
 8006fbc:	690a      	ldr	r2, [r1, #16]
 8006fbe:	4603      	mov	r3, r0
 8006fc0:	6900      	ldr	r0, [r0, #16]
 8006fc2:	1a80      	subs	r0, r0, r2
 8006fc4:	b530      	push	{r4, r5, lr}
 8006fc6:	d10e      	bne.n	8006fe6 <__mcmp+0x2a>
 8006fc8:	3314      	adds	r3, #20
 8006fca:	3114      	adds	r1, #20
 8006fcc:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8006fd0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8006fd4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8006fd8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8006fdc:	4295      	cmp	r5, r2
 8006fde:	d003      	beq.n	8006fe8 <__mcmp+0x2c>
 8006fe0:	d205      	bcs.n	8006fee <__mcmp+0x32>
 8006fe2:	f04f 30ff 	mov.w	r0, #4294967295
 8006fe6:	bd30      	pop	{r4, r5, pc}
 8006fe8:	42a3      	cmp	r3, r4
 8006fea:	d3f3      	bcc.n	8006fd4 <__mcmp+0x18>
 8006fec:	e7fb      	b.n	8006fe6 <__mcmp+0x2a>
 8006fee:	2001      	movs	r0, #1
 8006ff0:	e7f9      	b.n	8006fe6 <__mcmp+0x2a>
	...

08006ff4 <__mdiff>:
 8006ff4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ff8:	4689      	mov	r9, r1
 8006ffa:	4606      	mov	r6, r0
 8006ffc:	4611      	mov	r1, r2
 8006ffe:	4648      	mov	r0, r9
 8007000:	4614      	mov	r4, r2
 8007002:	f7ff ffdb 	bl	8006fbc <__mcmp>
 8007006:	1e05      	subs	r5, r0, #0
 8007008:	d112      	bne.n	8007030 <__mdiff+0x3c>
 800700a:	4629      	mov	r1, r5
 800700c:	4630      	mov	r0, r6
 800700e:	f7ff fd5b 	bl	8006ac8 <_Balloc>
 8007012:	4602      	mov	r2, r0
 8007014:	b928      	cbnz	r0, 8007022 <__mdiff+0x2e>
 8007016:	4b3f      	ldr	r3, [pc, #252]	@ (8007114 <__mdiff+0x120>)
 8007018:	f240 2137 	movw	r1, #567	@ 0x237
 800701c:	483e      	ldr	r0, [pc, #248]	@ (8007118 <__mdiff+0x124>)
 800701e:	f000 fba9 	bl	8007774 <__assert_func>
 8007022:	2301      	movs	r3, #1
 8007024:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007028:	4610      	mov	r0, r2
 800702a:	b003      	add	sp, #12
 800702c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007030:	bfbc      	itt	lt
 8007032:	464b      	movlt	r3, r9
 8007034:	46a1      	movlt	r9, r4
 8007036:	4630      	mov	r0, r6
 8007038:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800703c:	bfba      	itte	lt
 800703e:	461c      	movlt	r4, r3
 8007040:	2501      	movlt	r5, #1
 8007042:	2500      	movge	r5, #0
 8007044:	f7ff fd40 	bl	8006ac8 <_Balloc>
 8007048:	4602      	mov	r2, r0
 800704a:	b918      	cbnz	r0, 8007054 <__mdiff+0x60>
 800704c:	4b31      	ldr	r3, [pc, #196]	@ (8007114 <__mdiff+0x120>)
 800704e:	f240 2145 	movw	r1, #581	@ 0x245
 8007052:	e7e3      	b.n	800701c <__mdiff+0x28>
 8007054:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8007058:	6926      	ldr	r6, [r4, #16]
 800705a:	60c5      	str	r5, [r0, #12]
 800705c:	f109 0310 	add.w	r3, r9, #16
 8007060:	f109 0514 	add.w	r5, r9, #20
 8007064:	f104 0e14 	add.w	lr, r4, #20
 8007068:	f100 0b14 	add.w	fp, r0, #20
 800706c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8007070:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8007074:	9301      	str	r3, [sp, #4]
 8007076:	46d9      	mov	r9, fp
 8007078:	f04f 0c00 	mov.w	ip, #0
 800707c:	9b01      	ldr	r3, [sp, #4]
 800707e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8007082:	f853 af04 	ldr.w	sl, [r3, #4]!
 8007086:	9301      	str	r3, [sp, #4]
 8007088:	fa1f f38a 	uxth.w	r3, sl
 800708c:	4619      	mov	r1, r3
 800708e:	b283      	uxth	r3, r0
 8007090:	1acb      	subs	r3, r1, r3
 8007092:	0c00      	lsrs	r0, r0, #16
 8007094:	4463      	add	r3, ip
 8007096:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800709a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800709e:	b29b      	uxth	r3, r3
 80070a0:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80070a4:	4576      	cmp	r6, lr
 80070a6:	f849 3b04 	str.w	r3, [r9], #4
 80070aa:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80070ae:	d8e5      	bhi.n	800707c <__mdiff+0x88>
 80070b0:	1b33      	subs	r3, r6, r4
 80070b2:	3b15      	subs	r3, #21
 80070b4:	f023 0303 	bic.w	r3, r3, #3
 80070b8:	3415      	adds	r4, #21
 80070ba:	3304      	adds	r3, #4
 80070bc:	42a6      	cmp	r6, r4
 80070be:	bf38      	it	cc
 80070c0:	2304      	movcc	r3, #4
 80070c2:	441d      	add	r5, r3
 80070c4:	445b      	add	r3, fp
 80070c6:	461e      	mov	r6, r3
 80070c8:	462c      	mov	r4, r5
 80070ca:	4544      	cmp	r4, r8
 80070cc:	d30e      	bcc.n	80070ec <__mdiff+0xf8>
 80070ce:	f108 0103 	add.w	r1, r8, #3
 80070d2:	1b49      	subs	r1, r1, r5
 80070d4:	f021 0103 	bic.w	r1, r1, #3
 80070d8:	3d03      	subs	r5, #3
 80070da:	45a8      	cmp	r8, r5
 80070dc:	bf38      	it	cc
 80070de:	2100      	movcc	r1, #0
 80070e0:	440b      	add	r3, r1
 80070e2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80070e6:	b191      	cbz	r1, 800710e <__mdiff+0x11a>
 80070e8:	6117      	str	r7, [r2, #16]
 80070ea:	e79d      	b.n	8007028 <__mdiff+0x34>
 80070ec:	f854 1b04 	ldr.w	r1, [r4], #4
 80070f0:	46e6      	mov	lr, ip
 80070f2:	0c08      	lsrs	r0, r1, #16
 80070f4:	fa1c fc81 	uxtah	ip, ip, r1
 80070f8:	4471      	add	r1, lr
 80070fa:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80070fe:	b289      	uxth	r1, r1
 8007100:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8007104:	f846 1b04 	str.w	r1, [r6], #4
 8007108:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800710c:	e7dd      	b.n	80070ca <__mdiff+0xd6>
 800710e:	3f01      	subs	r7, #1
 8007110:	e7e7      	b.n	80070e2 <__mdiff+0xee>
 8007112:	bf00      	nop
 8007114:	08007b20 	.word	0x08007b20
 8007118:	08007b31 	.word	0x08007b31

0800711c <__d2b>:
 800711c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007120:	460f      	mov	r7, r1
 8007122:	2101      	movs	r1, #1
 8007124:	ec59 8b10 	vmov	r8, r9, d0
 8007128:	4616      	mov	r6, r2
 800712a:	f7ff fccd 	bl	8006ac8 <_Balloc>
 800712e:	4604      	mov	r4, r0
 8007130:	b930      	cbnz	r0, 8007140 <__d2b+0x24>
 8007132:	4602      	mov	r2, r0
 8007134:	4b23      	ldr	r3, [pc, #140]	@ (80071c4 <__d2b+0xa8>)
 8007136:	4824      	ldr	r0, [pc, #144]	@ (80071c8 <__d2b+0xac>)
 8007138:	f240 310f 	movw	r1, #783	@ 0x30f
 800713c:	f000 fb1a 	bl	8007774 <__assert_func>
 8007140:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007144:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007148:	b10d      	cbz	r5, 800714e <__d2b+0x32>
 800714a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800714e:	9301      	str	r3, [sp, #4]
 8007150:	f1b8 0300 	subs.w	r3, r8, #0
 8007154:	d023      	beq.n	800719e <__d2b+0x82>
 8007156:	4668      	mov	r0, sp
 8007158:	9300      	str	r3, [sp, #0]
 800715a:	f7ff fd7c 	bl	8006c56 <__lo0bits>
 800715e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8007162:	b1d0      	cbz	r0, 800719a <__d2b+0x7e>
 8007164:	f1c0 0320 	rsb	r3, r0, #32
 8007168:	fa02 f303 	lsl.w	r3, r2, r3
 800716c:	430b      	orrs	r3, r1
 800716e:	40c2      	lsrs	r2, r0
 8007170:	6163      	str	r3, [r4, #20]
 8007172:	9201      	str	r2, [sp, #4]
 8007174:	9b01      	ldr	r3, [sp, #4]
 8007176:	61a3      	str	r3, [r4, #24]
 8007178:	2b00      	cmp	r3, #0
 800717a:	bf0c      	ite	eq
 800717c:	2201      	moveq	r2, #1
 800717e:	2202      	movne	r2, #2
 8007180:	6122      	str	r2, [r4, #16]
 8007182:	b1a5      	cbz	r5, 80071ae <__d2b+0x92>
 8007184:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8007188:	4405      	add	r5, r0
 800718a:	603d      	str	r5, [r7, #0]
 800718c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8007190:	6030      	str	r0, [r6, #0]
 8007192:	4620      	mov	r0, r4
 8007194:	b003      	add	sp, #12
 8007196:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800719a:	6161      	str	r1, [r4, #20]
 800719c:	e7ea      	b.n	8007174 <__d2b+0x58>
 800719e:	a801      	add	r0, sp, #4
 80071a0:	f7ff fd59 	bl	8006c56 <__lo0bits>
 80071a4:	9b01      	ldr	r3, [sp, #4]
 80071a6:	6163      	str	r3, [r4, #20]
 80071a8:	3020      	adds	r0, #32
 80071aa:	2201      	movs	r2, #1
 80071ac:	e7e8      	b.n	8007180 <__d2b+0x64>
 80071ae:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80071b2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80071b6:	6038      	str	r0, [r7, #0]
 80071b8:	6918      	ldr	r0, [r3, #16]
 80071ba:	f7ff fd2d 	bl	8006c18 <__hi0bits>
 80071be:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80071c2:	e7e5      	b.n	8007190 <__d2b+0x74>
 80071c4:	08007b20 	.word	0x08007b20
 80071c8:	08007b31 	.word	0x08007b31

080071cc <__sfputc_r>:
 80071cc:	6893      	ldr	r3, [r2, #8]
 80071ce:	3b01      	subs	r3, #1
 80071d0:	2b00      	cmp	r3, #0
 80071d2:	b410      	push	{r4}
 80071d4:	6093      	str	r3, [r2, #8]
 80071d6:	da08      	bge.n	80071ea <__sfputc_r+0x1e>
 80071d8:	6994      	ldr	r4, [r2, #24]
 80071da:	42a3      	cmp	r3, r4
 80071dc:	db01      	blt.n	80071e2 <__sfputc_r+0x16>
 80071de:	290a      	cmp	r1, #10
 80071e0:	d103      	bne.n	80071ea <__sfputc_r+0x1e>
 80071e2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80071e6:	f000 ba13 	b.w	8007610 <__swbuf_r>
 80071ea:	6813      	ldr	r3, [r2, #0]
 80071ec:	1c58      	adds	r0, r3, #1
 80071ee:	6010      	str	r0, [r2, #0]
 80071f0:	7019      	strb	r1, [r3, #0]
 80071f2:	4608      	mov	r0, r1
 80071f4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80071f8:	4770      	bx	lr

080071fa <__sfputs_r>:
 80071fa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80071fc:	4606      	mov	r6, r0
 80071fe:	460f      	mov	r7, r1
 8007200:	4614      	mov	r4, r2
 8007202:	18d5      	adds	r5, r2, r3
 8007204:	42ac      	cmp	r4, r5
 8007206:	d101      	bne.n	800720c <__sfputs_r+0x12>
 8007208:	2000      	movs	r0, #0
 800720a:	e007      	b.n	800721c <__sfputs_r+0x22>
 800720c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007210:	463a      	mov	r2, r7
 8007212:	4630      	mov	r0, r6
 8007214:	f7ff ffda 	bl	80071cc <__sfputc_r>
 8007218:	1c43      	adds	r3, r0, #1
 800721a:	d1f3      	bne.n	8007204 <__sfputs_r+0xa>
 800721c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007220 <_vfiprintf_r>:
 8007220:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007224:	460d      	mov	r5, r1
 8007226:	b09d      	sub	sp, #116	@ 0x74
 8007228:	4614      	mov	r4, r2
 800722a:	4698      	mov	r8, r3
 800722c:	4606      	mov	r6, r0
 800722e:	b118      	cbz	r0, 8007238 <_vfiprintf_r+0x18>
 8007230:	6a03      	ldr	r3, [r0, #32]
 8007232:	b90b      	cbnz	r3, 8007238 <_vfiprintf_r+0x18>
 8007234:	f7fe fbe8 	bl	8005a08 <__sinit>
 8007238:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800723a:	07d9      	lsls	r1, r3, #31
 800723c:	d405      	bmi.n	800724a <_vfiprintf_r+0x2a>
 800723e:	89ab      	ldrh	r3, [r5, #12]
 8007240:	059a      	lsls	r2, r3, #22
 8007242:	d402      	bmi.n	800724a <_vfiprintf_r+0x2a>
 8007244:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007246:	f7fe fcf0 	bl	8005c2a <__retarget_lock_acquire_recursive>
 800724a:	89ab      	ldrh	r3, [r5, #12]
 800724c:	071b      	lsls	r3, r3, #28
 800724e:	d501      	bpl.n	8007254 <_vfiprintf_r+0x34>
 8007250:	692b      	ldr	r3, [r5, #16]
 8007252:	b99b      	cbnz	r3, 800727c <_vfiprintf_r+0x5c>
 8007254:	4629      	mov	r1, r5
 8007256:	4630      	mov	r0, r6
 8007258:	f000 fa18 	bl	800768c <__swsetup_r>
 800725c:	b170      	cbz	r0, 800727c <_vfiprintf_r+0x5c>
 800725e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007260:	07dc      	lsls	r4, r3, #31
 8007262:	d504      	bpl.n	800726e <_vfiprintf_r+0x4e>
 8007264:	f04f 30ff 	mov.w	r0, #4294967295
 8007268:	b01d      	add	sp, #116	@ 0x74
 800726a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800726e:	89ab      	ldrh	r3, [r5, #12]
 8007270:	0598      	lsls	r0, r3, #22
 8007272:	d4f7      	bmi.n	8007264 <_vfiprintf_r+0x44>
 8007274:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007276:	f7fe fcd9 	bl	8005c2c <__retarget_lock_release_recursive>
 800727a:	e7f3      	b.n	8007264 <_vfiprintf_r+0x44>
 800727c:	2300      	movs	r3, #0
 800727e:	9309      	str	r3, [sp, #36]	@ 0x24
 8007280:	2320      	movs	r3, #32
 8007282:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007286:	f8cd 800c 	str.w	r8, [sp, #12]
 800728a:	2330      	movs	r3, #48	@ 0x30
 800728c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800743c <_vfiprintf_r+0x21c>
 8007290:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007294:	f04f 0901 	mov.w	r9, #1
 8007298:	4623      	mov	r3, r4
 800729a:	469a      	mov	sl, r3
 800729c:	f813 2b01 	ldrb.w	r2, [r3], #1
 80072a0:	b10a      	cbz	r2, 80072a6 <_vfiprintf_r+0x86>
 80072a2:	2a25      	cmp	r2, #37	@ 0x25
 80072a4:	d1f9      	bne.n	800729a <_vfiprintf_r+0x7a>
 80072a6:	ebba 0b04 	subs.w	fp, sl, r4
 80072aa:	d00b      	beq.n	80072c4 <_vfiprintf_r+0xa4>
 80072ac:	465b      	mov	r3, fp
 80072ae:	4622      	mov	r2, r4
 80072b0:	4629      	mov	r1, r5
 80072b2:	4630      	mov	r0, r6
 80072b4:	f7ff ffa1 	bl	80071fa <__sfputs_r>
 80072b8:	3001      	adds	r0, #1
 80072ba:	f000 80a7 	beq.w	800740c <_vfiprintf_r+0x1ec>
 80072be:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80072c0:	445a      	add	r2, fp
 80072c2:	9209      	str	r2, [sp, #36]	@ 0x24
 80072c4:	f89a 3000 	ldrb.w	r3, [sl]
 80072c8:	2b00      	cmp	r3, #0
 80072ca:	f000 809f 	beq.w	800740c <_vfiprintf_r+0x1ec>
 80072ce:	2300      	movs	r3, #0
 80072d0:	f04f 32ff 	mov.w	r2, #4294967295
 80072d4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80072d8:	f10a 0a01 	add.w	sl, sl, #1
 80072dc:	9304      	str	r3, [sp, #16]
 80072de:	9307      	str	r3, [sp, #28]
 80072e0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80072e4:	931a      	str	r3, [sp, #104]	@ 0x68
 80072e6:	4654      	mov	r4, sl
 80072e8:	2205      	movs	r2, #5
 80072ea:	f814 1b01 	ldrb.w	r1, [r4], #1
 80072ee:	4853      	ldr	r0, [pc, #332]	@ (800743c <_vfiprintf_r+0x21c>)
 80072f0:	f7f8 ff6e 	bl	80001d0 <memchr>
 80072f4:	9a04      	ldr	r2, [sp, #16]
 80072f6:	b9d8      	cbnz	r0, 8007330 <_vfiprintf_r+0x110>
 80072f8:	06d1      	lsls	r1, r2, #27
 80072fa:	bf44      	itt	mi
 80072fc:	2320      	movmi	r3, #32
 80072fe:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007302:	0713      	lsls	r3, r2, #28
 8007304:	bf44      	itt	mi
 8007306:	232b      	movmi	r3, #43	@ 0x2b
 8007308:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800730c:	f89a 3000 	ldrb.w	r3, [sl]
 8007310:	2b2a      	cmp	r3, #42	@ 0x2a
 8007312:	d015      	beq.n	8007340 <_vfiprintf_r+0x120>
 8007314:	9a07      	ldr	r2, [sp, #28]
 8007316:	4654      	mov	r4, sl
 8007318:	2000      	movs	r0, #0
 800731a:	f04f 0c0a 	mov.w	ip, #10
 800731e:	4621      	mov	r1, r4
 8007320:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007324:	3b30      	subs	r3, #48	@ 0x30
 8007326:	2b09      	cmp	r3, #9
 8007328:	d94b      	bls.n	80073c2 <_vfiprintf_r+0x1a2>
 800732a:	b1b0      	cbz	r0, 800735a <_vfiprintf_r+0x13a>
 800732c:	9207      	str	r2, [sp, #28]
 800732e:	e014      	b.n	800735a <_vfiprintf_r+0x13a>
 8007330:	eba0 0308 	sub.w	r3, r0, r8
 8007334:	fa09 f303 	lsl.w	r3, r9, r3
 8007338:	4313      	orrs	r3, r2
 800733a:	9304      	str	r3, [sp, #16]
 800733c:	46a2      	mov	sl, r4
 800733e:	e7d2      	b.n	80072e6 <_vfiprintf_r+0xc6>
 8007340:	9b03      	ldr	r3, [sp, #12]
 8007342:	1d19      	adds	r1, r3, #4
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	9103      	str	r1, [sp, #12]
 8007348:	2b00      	cmp	r3, #0
 800734a:	bfbb      	ittet	lt
 800734c:	425b      	neglt	r3, r3
 800734e:	f042 0202 	orrlt.w	r2, r2, #2
 8007352:	9307      	strge	r3, [sp, #28]
 8007354:	9307      	strlt	r3, [sp, #28]
 8007356:	bfb8      	it	lt
 8007358:	9204      	strlt	r2, [sp, #16]
 800735a:	7823      	ldrb	r3, [r4, #0]
 800735c:	2b2e      	cmp	r3, #46	@ 0x2e
 800735e:	d10a      	bne.n	8007376 <_vfiprintf_r+0x156>
 8007360:	7863      	ldrb	r3, [r4, #1]
 8007362:	2b2a      	cmp	r3, #42	@ 0x2a
 8007364:	d132      	bne.n	80073cc <_vfiprintf_r+0x1ac>
 8007366:	9b03      	ldr	r3, [sp, #12]
 8007368:	1d1a      	adds	r2, r3, #4
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	9203      	str	r2, [sp, #12]
 800736e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007372:	3402      	adds	r4, #2
 8007374:	9305      	str	r3, [sp, #20]
 8007376:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800744c <_vfiprintf_r+0x22c>
 800737a:	7821      	ldrb	r1, [r4, #0]
 800737c:	2203      	movs	r2, #3
 800737e:	4650      	mov	r0, sl
 8007380:	f7f8 ff26 	bl	80001d0 <memchr>
 8007384:	b138      	cbz	r0, 8007396 <_vfiprintf_r+0x176>
 8007386:	9b04      	ldr	r3, [sp, #16]
 8007388:	eba0 000a 	sub.w	r0, r0, sl
 800738c:	2240      	movs	r2, #64	@ 0x40
 800738e:	4082      	lsls	r2, r0
 8007390:	4313      	orrs	r3, r2
 8007392:	3401      	adds	r4, #1
 8007394:	9304      	str	r3, [sp, #16]
 8007396:	f814 1b01 	ldrb.w	r1, [r4], #1
 800739a:	4829      	ldr	r0, [pc, #164]	@ (8007440 <_vfiprintf_r+0x220>)
 800739c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80073a0:	2206      	movs	r2, #6
 80073a2:	f7f8 ff15 	bl	80001d0 <memchr>
 80073a6:	2800      	cmp	r0, #0
 80073a8:	d03f      	beq.n	800742a <_vfiprintf_r+0x20a>
 80073aa:	4b26      	ldr	r3, [pc, #152]	@ (8007444 <_vfiprintf_r+0x224>)
 80073ac:	bb1b      	cbnz	r3, 80073f6 <_vfiprintf_r+0x1d6>
 80073ae:	9b03      	ldr	r3, [sp, #12]
 80073b0:	3307      	adds	r3, #7
 80073b2:	f023 0307 	bic.w	r3, r3, #7
 80073b6:	3308      	adds	r3, #8
 80073b8:	9303      	str	r3, [sp, #12]
 80073ba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80073bc:	443b      	add	r3, r7
 80073be:	9309      	str	r3, [sp, #36]	@ 0x24
 80073c0:	e76a      	b.n	8007298 <_vfiprintf_r+0x78>
 80073c2:	fb0c 3202 	mla	r2, ip, r2, r3
 80073c6:	460c      	mov	r4, r1
 80073c8:	2001      	movs	r0, #1
 80073ca:	e7a8      	b.n	800731e <_vfiprintf_r+0xfe>
 80073cc:	2300      	movs	r3, #0
 80073ce:	3401      	adds	r4, #1
 80073d0:	9305      	str	r3, [sp, #20]
 80073d2:	4619      	mov	r1, r3
 80073d4:	f04f 0c0a 	mov.w	ip, #10
 80073d8:	4620      	mov	r0, r4
 80073da:	f810 2b01 	ldrb.w	r2, [r0], #1
 80073de:	3a30      	subs	r2, #48	@ 0x30
 80073e0:	2a09      	cmp	r2, #9
 80073e2:	d903      	bls.n	80073ec <_vfiprintf_r+0x1cc>
 80073e4:	2b00      	cmp	r3, #0
 80073e6:	d0c6      	beq.n	8007376 <_vfiprintf_r+0x156>
 80073e8:	9105      	str	r1, [sp, #20]
 80073ea:	e7c4      	b.n	8007376 <_vfiprintf_r+0x156>
 80073ec:	fb0c 2101 	mla	r1, ip, r1, r2
 80073f0:	4604      	mov	r4, r0
 80073f2:	2301      	movs	r3, #1
 80073f4:	e7f0      	b.n	80073d8 <_vfiprintf_r+0x1b8>
 80073f6:	ab03      	add	r3, sp, #12
 80073f8:	9300      	str	r3, [sp, #0]
 80073fa:	462a      	mov	r2, r5
 80073fc:	4b12      	ldr	r3, [pc, #72]	@ (8007448 <_vfiprintf_r+0x228>)
 80073fe:	a904      	add	r1, sp, #16
 8007400:	4630      	mov	r0, r6
 8007402:	f7fd febd 	bl	8005180 <_printf_float>
 8007406:	4607      	mov	r7, r0
 8007408:	1c78      	adds	r0, r7, #1
 800740a:	d1d6      	bne.n	80073ba <_vfiprintf_r+0x19a>
 800740c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800740e:	07d9      	lsls	r1, r3, #31
 8007410:	d405      	bmi.n	800741e <_vfiprintf_r+0x1fe>
 8007412:	89ab      	ldrh	r3, [r5, #12]
 8007414:	059a      	lsls	r2, r3, #22
 8007416:	d402      	bmi.n	800741e <_vfiprintf_r+0x1fe>
 8007418:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800741a:	f7fe fc07 	bl	8005c2c <__retarget_lock_release_recursive>
 800741e:	89ab      	ldrh	r3, [r5, #12]
 8007420:	065b      	lsls	r3, r3, #25
 8007422:	f53f af1f 	bmi.w	8007264 <_vfiprintf_r+0x44>
 8007426:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007428:	e71e      	b.n	8007268 <_vfiprintf_r+0x48>
 800742a:	ab03      	add	r3, sp, #12
 800742c:	9300      	str	r3, [sp, #0]
 800742e:	462a      	mov	r2, r5
 8007430:	4b05      	ldr	r3, [pc, #20]	@ (8007448 <_vfiprintf_r+0x228>)
 8007432:	a904      	add	r1, sp, #16
 8007434:	4630      	mov	r0, r6
 8007436:	f7fe f93b 	bl	80056b0 <_printf_i>
 800743a:	e7e4      	b.n	8007406 <_vfiprintf_r+0x1e6>
 800743c:	08007c88 	.word	0x08007c88
 8007440:	08007c92 	.word	0x08007c92
 8007444:	08005181 	.word	0x08005181
 8007448:	080071fb 	.word	0x080071fb
 800744c:	08007c8e 	.word	0x08007c8e

08007450 <__sflush_r>:
 8007450:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007454:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007458:	0716      	lsls	r6, r2, #28
 800745a:	4605      	mov	r5, r0
 800745c:	460c      	mov	r4, r1
 800745e:	d454      	bmi.n	800750a <__sflush_r+0xba>
 8007460:	684b      	ldr	r3, [r1, #4]
 8007462:	2b00      	cmp	r3, #0
 8007464:	dc02      	bgt.n	800746c <__sflush_r+0x1c>
 8007466:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007468:	2b00      	cmp	r3, #0
 800746a:	dd48      	ble.n	80074fe <__sflush_r+0xae>
 800746c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800746e:	2e00      	cmp	r6, #0
 8007470:	d045      	beq.n	80074fe <__sflush_r+0xae>
 8007472:	2300      	movs	r3, #0
 8007474:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007478:	682f      	ldr	r7, [r5, #0]
 800747a:	6a21      	ldr	r1, [r4, #32]
 800747c:	602b      	str	r3, [r5, #0]
 800747e:	d030      	beq.n	80074e2 <__sflush_r+0x92>
 8007480:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007482:	89a3      	ldrh	r3, [r4, #12]
 8007484:	0759      	lsls	r1, r3, #29
 8007486:	d505      	bpl.n	8007494 <__sflush_r+0x44>
 8007488:	6863      	ldr	r3, [r4, #4]
 800748a:	1ad2      	subs	r2, r2, r3
 800748c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800748e:	b10b      	cbz	r3, 8007494 <__sflush_r+0x44>
 8007490:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007492:	1ad2      	subs	r2, r2, r3
 8007494:	2300      	movs	r3, #0
 8007496:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007498:	6a21      	ldr	r1, [r4, #32]
 800749a:	4628      	mov	r0, r5
 800749c:	47b0      	blx	r6
 800749e:	1c43      	adds	r3, r0, #1
 80074a0:	89a3      	ldrh	r3, [r4, #12]
 80074a2:	d106      	bne.n	80074b2 <__sflush_r+0x62>
 80074a4:	6829      	ldr	r1, [r5, #0]
 80074a6:	291d      	cmp	r1, #29
 80074a8:	d82b      	bhi.n	8007502 <__sflush_r+0xb2>
 80074aa:	4a2a      	ldr	r2, [pc, #168]	@ (8007554 <__sflush_r+0x104>)
 80074ac:	410a      	asrs	r2, r1
 80074ae:	07d6      	lsls	r6, r2, #31
 80074b0:	d427      	bmi.n	8007502 <__sflush_r+0xb2>
 80074b2:	2200      	movs	r2, #0
 80074b4:	6062      	str	r2, [r4, #4]
 80074b6:	04d9      	lsls	r1, r3, #19
 80074b8:	6922      	ldr	r2, [r4, #16]
 80074ba:	6022      	str	r2, [r4, #0]
 80074bc:	d504      	bpl.n	80074c8 <__sflush_r+0x78>
 80074be:	1c42      	adds	r2, r0, #1
 80074c0:	d101      	bne.n	80074c6 <__sflush_r+0x76>
 80074c2:	682b      	ldr	r3, [r5, #0]
 80074c4:	b903      	cbnz	r3, 80074c8 <__sflush_r+0x78>
 80074c6:	6560      	str	r0, [r4, #84]	@ 0x54
 80074c8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80074ca:	602f      	str	r7, [r5, #0]
 80074cc:	b1b9      	cbz	r1, 80074fe <__sflush_r+0xae>
 80074ce:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80074d2:	4299      	cmp	r1, r3
 80074d4:	d002      	beq.n	80074dc <__sflush_r+0x8c>
 80074d6:	4628      	mov	r0, r5
 80074d8:	f7ff f9f6 	bl	80068c8 <_free_r>
 80074dc:	2300      	movs	r3, #0
 80074de:	6363      	str	r3, [r4, #52]	@ 0x34
 80074e0:	e00d      	b.n	80074fe <__sflush_r+0xae>
 80074e2:	2301      	movs	r3, #1
 80074e4:	4628      	mov	r0, r5
 80074e6:	47b0      	blx	r6
 80074e8:	4602      	mov	r2, r0
 80074ea:	1c50      	adds	r0, r2, #1
 80074ec:	d1c9      	bne.n	8007482 <__sflush_r+0x32>
 80074ee:	682b      	ldr	r3, [r5, #0]
 80074f0:	2b00      	cmp	r3, #0
 80074f2:	d0c6      	beq.n	8007482 <__sflush_r+0x32>
 80074f4:	2b1d      	cmp	r3, #29
 80074f6:	d001      	beq.n	80074fc <__sflush_r+0xac>
 80074f8:	2b16      	cmp	r3, #22
 80074fa:	d11e      	bne.n	800753a <__sflush_r+0xea>
 80074fc:	602f      	str	r7, [r5, #0]
 80074fe:	2000      	movs	r0, #0
 8007500:	e022      	b.n	8007548 <__sflush_r+0xf8>
 8007502:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007506:	b21b      	sxth	r3, r3
 8007508:	e01b      	b.n	8007542 <__sflush_r+0xf2>
 800750a:	690f      	ldr	r7, [r1, #16]
 800750c:	2f00      	cmp	r7, #0
 800750e:	d0f6      	beq.n	80074fe <__sflush_r+0xae>
 8007510:	0793      	lsls	r3, r2, #30
 8007512:	680e      	ldr	r6, [r1, #0]
 8007514:	bf08      	it	eq
 8007516:	694b      	ldreq	r3, [r1, #20]
 8007518:	600f      	str	r7, [r1, #0]
 800751a:	bf18      	it	ne
 800751c:	2300      	movne	r3, #0
 800751e:	eba6 0807 	sub.w	r8, r6, r7
 8007522:	608b      	str	r3, [r1, #8]
 8007524:	f1b8 0f00 	cmp.w	r8, #0
 8007528:	dde9      	ble.n	80074fe <__sflush_r+0xae>
 800752a:	6a21      	ldr	r1, [r4, #32]
 800752c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800752e:	4643      	mov	r3, r8
 8007530:	463a      	mov	r2, r7
 8007532:	4628      	mov	r0, r5
 8007534:	47b0      	blx	r6
 8007536:	2800      	cmp	r0, #0
 8007538:	dc08      	bgt.n	800754c <__sflush_r+0xfc>
 800753a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800753e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007542:	81a3      	strh	r3, [r4, #12]
 8007544:	f04f 30ff 	mov.w	r0, #4294967295
 8007548:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800754c:	4407      	add	r7, r0
 800754e:	eba8 0800 	sub.w	r8, r8, r0
 8007552:	e7e7      	b.n	8007524 <__sflush_r+0xd4>
 8007554:	dfbffffe 	.word	0xdfbffffe

08007558 <_fflush_r>:
 8007558:	b538      	push	{r3, r4, r5, lr}
 800755a:	690b      	ldr	r3, [r1, #16]
 800755c:	4605      	mov	r5, r0
 800755e:	460c      	mov	r4, r1
 8007560:	b913      	cbnz	r3, 8007568 <_fflush_r+0x10>
 8007562:	2500      	movs	r5, #0
 8007564:	4628      	mov	r0, r5
 8007566:	bd38      	pop	{r3, r4, r5, pc}
 8007568:	b118      	cbz	r0, 8007572 <_fflush_r+0x1a>
 800756a:	6a03      	ldr	r3, [r0, #32]
 800756c:	b90b      	cbnz	r3, 8007572 <_fflush_r+0x1a>
 800756e:	f7fe fa4b 	bl	8005a08 <__sinit>
 8007572:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007576:	2b00      	cmp	r3, #0
 8007578:	d0f3      	beq.n	8007562 <_fflush_r+0xa>
 800757a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800757c:	07d0      	lsls	r0, r2, #31
 800757e:	d404      	bmi.n	800758a <_fflush_r+0x32>
 8007580:	0599      	lsls	r1, r3, #22
 8007582:	d402      	bmi.n	800758a <_fflush_r+0x32>
 8007584:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007586:	f7fe fb50 	bl	8005c2a <__retarget_lock_acquire_recursive>
 800758a:	4628      	mov	r0, r5
 800758c:	4621      	mov	r1, r4
 800758e:	f7ff ff5f 	bl	8007450 <__sflush_r>
 8007592:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007594:	07da      	lsls	r2, r3, #31
 8007596:	4605      	mov	r5, r0
 8007598:	d4e4      	bmi.n	8007564 <_fflush_r+0xc>
 800759a:	89a3      	ldrh	r3, [r4, #12]
 800759c:	059b      	lsls	r3, r3, #22
 800759e:	d4e1      	bmi.n	8007564 <_fflush_r+0xc>
 80075a0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80075a2:	f7fe fb43 	bl	8005c2c <__retarget_lock_release_recursive>
 80075a6:	e7dd      	b.n	8007564 <_fflush_r+0xc>

080075a8 <_putc_r>:
 80075a8:	b570      	push	{r4, r5, r6, lr}
 80075aa:	460d      	mov	r5, r1
 80075ac:	4614      	mov	r4, r2
 80075ae:	4606      	mov	r6, r0
 80075b0:	b118      	cbz	r0, 80075ba <_putc_r+0x12>
 80075b2:	6a03      	ldr	r3, [r0, #32]
 80075b4:	b90b      	cbnz	r3, 80075ba <_putc_r+0x12>
 80075b6:	f7fe fa27 	bl	8005a08 <__sinit>
 80075ba:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80075bc:	07d8      	lsls	r0, r3, #31
 80075be:	d405      	bmi.n	80075cc <_putc_r+0x24>
 80075c0:	89a3      	ldrh	r3, [r4, #12]
 80075c2:	0599      	lsls	r1, r3, #22
 80075c4:	d402      	bmi.n	80075cc <_putc_r+0x24>
 80075c6:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80075c8:	f7fe fb2f 	bl	8005c2a <__retarget_lock_acquire_recursive>
 80075cc:	68a3      	ldr	r3, [r4, #8]
 80075ce:	3b01      	subs	r3, #1
 80075d0:	2b00      	cmp	r3, #0
 80075d2:	60a3      	str	r3, [r4, #8]
 80075d4:	da05      	bge.n	80075e2 <_putc_r+0x3a>
 80075d6:	69a2      	ldr	r2, [r4, #24]
 80075d8:	4293      	cmp	r3, r2
 80075da:	db12      	blt.n	8007602 <_putc_r+0x5a>
 80075dc:	b2eb      	uxtb	r3, r5
 80075de:	2b0a      	cmp	r3, #10
 80075e0:	d00f      	beq.n	8007602 <_putc_r+0x5a>
 80075e2:	6823      	ldr	r3, [r4, #0]
 80075e4:	1c5a      	adds	r2, r3, #1
 80075e6:	6022      	str	r2, [r4, #0]
 80075e8:	701d      	strb	r5, [r3, #0]
 80075ea:	b2ed      	uxtb	r5, r5
 80075ec:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80075ee:	07da      	lsls	r2, r3, #31
 80075f0:	d405      	bmi.n	80075fe <_putc_r+0x56>
 80075f2:	89a3      	ldrh	r3, [r4, #12]
 80075f4:	059b      	lsls	r3, r3, #22
 80075f6:	d402      	bmi.n	80075fe <_putc_r+0x56>
 80075f8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80075fa:	f7fe fb17 	bl	8005c2c <__retarget_lock_release_recursive>
 80075fe:	4628      	mov	r0, r5
 8007600:	bd70      	pop	{r4, r5, r6, pc}
 8007602:	4629      	mov	r1, r5
 8007604:	4622      	mov	r2, r4
 8007606:	4630      	mov	r0, r6
 8007608:	f000 f802 	bl	8007610 <__swbuf_r>
 800760c:	4605      	mov	r5, r0
 800760e:	e7ed      	b.n	80075ec <_putc_r+0x44>

08007610 <__swbuf_r>:
 8007610:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007612:	460e      	mov	r6, r1
 8007614:	4614      	mov	r4, r2
 8007616:	4605      	mov	r5, r0
 8007618:	b118      	cbz	r0, 8007622 <__swbuf_r+0x12>
 800761a:	6a03      	ldr	r3, [r0, #32]
 800761c:	b90b      	cbnz	r3, 8007622 <__swbuf_r+0x12>
 800761e:	f7fe f9f3 	bl	8005a08 <__sinit>
 8007622:	69a3      	ldr	r3, [r4, #24]
 8007624:	60a3      	str	r3, [r4, #8]
 8007626:	89a3      	ldrh	r3, [r4, #12]
 8007628:	071a      	lsls	r2, r3, #28
 800762a:	d501      	bpl.n	8007630 <__swbuf_r+0x20>
 800762c:	6923      	ldr	r3, [r4, #16]
 800762e:	b943      	cbnz	r3, 8007642 <__swbuf_r+0x32>
 8007630:	4621      	mov	r1, r4
 8007632:	4628      	mov	r0, r5
 8007634:	f000 f82a 	bl	800768c <__swsetup_r>
 8007638:	b118      	cbz	r0, 8007642 <__swbuf_r+0x32>
 800763a:	f04f 37ff 	mov.w	r7, #4294967295
 800763e:	4638      	mov	r0, r7
 8007640:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007642:	6823      	ldr	r3, [r4, #0]
 8007644:	6922      	ldr	r2, [r4, #16]
 8007646:	1a98      	subs	r0, r3, r2
 8007648:	6963      	ldr	r3, [r4, #20]
 800764a:	b2f6      	uxtb	r6, r6
 800764c:	4283      	cmp	r3, r0
 800764e:	4637      	mov	r7, r6
 8007650:	dc05      	bgt.n	800765e <__swbuf_r+0x4e>
 8007652:	4621      	mov	r1, r4
 8007654:	4628      	mov	r0, r5
 8007656:	f7ff ff7f 	bl	8007558 <_fflush_r>
 800765a:	2800      	cmp	r0, #0
 800765c:	d1ed      	bne.n	800763a <__swbuf_r+0x2a>
 800765e:	68a3      	ldr	r3, [r4, #8]
 8007660:	3b01      	subs	r3, #1
 8007662:	60a3      	str	r3, [r4, #8]
 8007664:	6823      	ldr	r3, [r4, #0]
 8007666:	1c5a      	adds	r2, r3, #1
 8007668:	6022      	str	r2, [r4, #0]
 800766a:	701e      	strb	r6, [r3, #0]
 800766c:	6962      	ldr	r2, [r4, #20]
 800766e:	1c43      	adds	r3, r0, #1
 8007670:	429a      	cmp	r2, r3
 8007672:	d004      	beq.n	800767e <__swbuf_r+0x6e>
 8007674:	89a3      	ldrh	r3, [r4, #12]
 8007676:	07db      	lsls	r3, r3, #31
 8007678:	d5e1      	bpl.n	800763e <__swbuf_r+0x2e>
 800767a:	2e0a      	cmp	r6, #10
 800767c:	d1df      	bne.n	800763e <__swbuf_r+0x2e>
 800767e:	4621      	mov	r1, r4
 8007680:	4628      	mov	r0, r5
 8007682:	f7ff ff69 	bl	8007558 <_fflush_r>
 8007686:	2800      	cmp	r0, #0
 8007688:	d0d9      	beq.n	800763e <__swbuf_r+0x2e>
 800768a:	e7d6      	b.n	800763a <__swbuf_r+0x2a>

0800768c <__swsetup_r>:
 800768c:	b538      	push	{r3, r4, r5, lr}
 800768e:	4b29      	ldr	r3, [pc, #164]	@ (8007734 <__swsetup_r+0xa8>)
 8007690:	4605      	mov	r5, r0
 8007692:	6818      	ldr	r0, [r3, #0]
 8007694:	460c      	mov	r4, r1
 8007696:	b118      	cbz	r0, 80076a0 <__swsetup_r+0x14>
 8007698:	6a03      	ldr	r3, [r0, #32]
 800769a:	b90b      	cbnz	r3, 80076a0 <__swsetup_r+0x14>
 800769c:	f7fe f9b4 	bl	8005a08 <__sinit>
 80076a0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80076a4:	0719      	lsls	r1, r3, #28
 80076a6:	d422      	bmi.n	80076ee <__swsetup_r+0x62>
 80076a8:	06da      	lsls	r2, r3, #27
 80076aa:	d407      	bmi.n	80076bc <__swsetup_r+0x30>
 80076ac:	2209      	movs	r2, #9
 80076ae:	602a      	str	r2, [r5, #0]
 80076b0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80076b4:	81a3      	strh	r3, [r4, #12]
 80076b6:	f04f 30ff 	mov.w	r0, #4294967295
 80076ba:	e033      	b.n	8007724 <__swsetup_r+0x98>
 80076bc:	0758      	lsls	r0, r3, #29
 80076be:	d512      	bpl.n	80076e6 <__swsetup_r+0x5a>
 80076c0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80076c2:	b141      	cbz	r1, 80076d6 <__swsetup_r+0x4a>
 80076c4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80076c8:	4299      	cmp	r1, r3
 80076ca:	d002      	beq.n	80076d2 <__swsetup_r+0x46>
 80076cc:	4628      	mov	r0, r5
 80076ce:	f7ff f8fb 	bl	80068c8 <_free_r>
 80076d2:	2300      	movs	r3, #0
 80076d4:	6363      	str	r3, [r4, #52]	@ 0x34
 80076d6:	89a3      	ldrh	r3, [r4, #12]
 80076d8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80076dc:	81a3      	strh	r3, [r4, #12]
 80076de:	2300      	movs	r3, #0
 80076e0:	6063      	str	r3, [r4, #4]
 80076e2:	6923      	ldr	r3, [r4, #16]
 80076e4:	6023      	str	r3, [r4, #0]
 80076e6:	89a3      	ldrh	r3, [r4, #12]
 80076e8:	f043 0308 	orr.w	r3, r3, #8
 80076ec:	81a3      	strh	r3, [r4, #12]
 80076ee:	6923      	ldr	r3, [r4, #16]
 80076f0:	b94b      	cbnz	r3, 8007706 <__swsetup_r+0x7a>
 80076f2:	89a3      	ldrh	r3, [r4, #12]
 80076f4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80076f8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80076fc:	d003      	beq.n	8007706 <__swsetup_r+0x7a>
 80076fe:	4621      	mov	r1, r4
 8007700:	4628      	mov	r0, r5
 8007702:	f000 f8c1 	bl	8007888 <__smakebuf_r>
 8007706:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800770a:	f013 0201 	ands.w	r2, r3, #1
 800770e:	d00a      	beq.n	8007726 <__swsetup_r+0x9a>
 8007710:	2200      	movs	r2, #0
 8007712:	60a2      	str	r2, [r4, #8]
 8007714:	6962      	ldr	r2, [r4, #20]
 8007716:	4252      	negs	r2, r2
 8007718:	61a2      	str	r2, [r4, #24]
 800771a:	6922      	ldr	r2, [r4, #16]
 800771c:	b942      	cbnz	r2, 8007730 <__swsetup_r+0xa4>
 800771e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8007722:	d1c5      	bne.n	80076b0 <__swsetup_r+0x24>
 8007724:	bd38      	pop	{r3, r4, r5, pc}
 8007726:	0799      	lsls	r1, r3, #30
 8007728:	bf58      	it	pl
 800772a:	6962      	ldrpl	r2, [r4, #20]
 800772c:	60a2      	str	r2, [r4, #8]
 800772e:	e7f4      	b.n	800771a <__swsetup_r+0x8e>
 8007730:	2000      	movs	r0, #0
 8007732:	e7f7      	b.n	8007724 <__swsetup_r+0x98>
 8007734:	20000018 	.word	0x20000018

08007738 <_sbrk_r>:
 8007738:	b538      	push	{r3, r4, r5, lr}
 800773a:	4d06      	ldr	r5, [pc, #24]	@ (8007754 <_sbrk_r+0x1c>)
 800773c:	2300      	movs	r3, #0
 800773e:	4604      	mov	r4, r0
 8007740:	4608      	mov	r0, r1
 8007742:	602b      	str	r3, [r5, #0]
 8007744:	f7f9 fffe 	bl	8001744 <_sbrk>
 8007748:	1c43      	adds	r3, r0, #1
 800774a:	d102      	bne.n	8007752 <_sbrk_r+0x1a>
 800774c:	682b      	ldr	r3, [r5, #0]
 800774e:	b103      	cbz	r3, 8007752 <_sbrk_r+0x1a>
 8007750:	6023      	str	r3, [r4, #0]
 8007752:	bd38      	pop	{r3, r4, r5, pc}
 8007754:	20000be0 	.word	0x20000be0

08007758 <memcpy>:
 8007758:	440a      	add	r2, r1
 800775a:	4291      	cmp	r1, r2
 800775c:	f100 33ff 	add.w	r3, r0, #4294967295
 8007760:	d100      	bne.n	8007764 <memcpy+0xc>
 8007762:	4770      	bx	lr
 8007764:	b510      	push	{r4, lr}
 8007766:	f811 4b01 	ldrb.w	r4, [r1], #1
 800776a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800776e:	4291      	cmp	r1, r2
 8007770:	d1f9      	bne.n	8007766 <memcpy+0xe>
 8007772:	bd10      	pop	{r4, pc}

08007774 <__assert_func>:
 8007774:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007776:	4614      	mov	r4, r2
 8007778:	461a      	mov	r2, r3
 800777a:	4b09      	ldr	r3, [pc, #36]	@ (80077a0 <__assert_func+0x2c>)
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	4605      	mov	r5, r0
 8007780:	68d8      	ldr	r0, [r3, #12]
 8007782:	b954      	cbnz	r4, 800779a <__assert_func+0x26>
 8007784:	4b07      	ldr	r3, [pc, #28]	@ (80077a4 <__assert_func+0x30>)
 8007786:	461c      	mov	r4, r3
 8007788:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800778c:	9100      	str	r1, [sp, #0]
 800778e:	462b      	mov	r3, r5
 8007790:	4905      	ldr	r1, [pc, #20]	@ (80077a8 <__assert_func+0x34>)
 8007792:	f000 f841 	bl	8007818 <fiprintf>
 8007796:	f000 f8d5 	bl	8007944 <abort>
 800779a:	4b04      	ldr	r3, [pc, #16]	@ (80077ac <__assert_func+0x38>)
 800779c:	e7f4      	b.n	8007788 <__assert_func+0x14>
 800779e:	bf00      	nop
 80077a0:	20000018 	.word	0x20000018
 80077a4:	08007cde 	.word	0x08007cde
 80077a8:	08007cb0 	.word	0x08007cb0
 80077ac:	08007ca3 	.word	0x08007ca3

080077b0 <_calloc_r>:
 80077b0:	b570      	push	{r4, r5, r6, lr}
 80077b2:	fba1 5402 	umull	r5, r4, r1, r2
 80077b6:	b93c      	cbnz	r4, 80077c8 <_calloc_r+0x18>
 80077b8:	4629      	mov	r1, r5
 80077ba:	f7ff f8f9 	bl	80069b0 <_malloc_r>
 80077be:	4606      	mov	r6, r0
 80077c0:	b928      	cbnz	r0, 80077ce <_calloc_r+0x1e>
 80077c2:	2600      	movs	r6, #0
 80077c4:	4630      	mov	r0, r6
 80077c6:	bd70      	pop	{r4, r5, r6, pc}
 80077c8:	220c      	movs	r2, #12
 80077ca:	6002      	str	r2, [r0, #0]
 80077cc:	e7f9      	b.n	80077c2 <_calloc_r+0x12>
 80077ce:	462a      	mov	r2, r5
 80077d0:	4621      	mov	r1, r4
 80077d2:	f7fe f9ac 	bl	8005b2e <memset>
 80077d6:	e7f5      	b.n	80077c4 <_calloc_r+0x14>

080077d8 <__ascii_mbtowc>:
 80077d8:	b082      	sub	sp, #8
 80077da:	b901      	cbnz	r1, 80077de <__ascii_mbtowc+0x6>
 80077dc:	a901      	add	r1, sp, #4
 80077de:	b142      	cbz	r2, 80077f2 <__ascii_mbtowc+0x1a>
 80077e0:	b14b      	cbz	r3, 80077f6 <__ascii_mbtowc+0x1e>
 80077e2:	7813      	ldrb	r3, [r2, #0]
 80077e4:	600b      	str	r3, [r1, #0]
 80077e6:	7812      	ldrb	r2, [r2, #0]
 80077e8:	1e10      	subs	r0, r2, #0
 80077ea:	bf18      	it	ne
 80077ec:	2001      	movne	r0, #1
 80077ee:	b002      	add	sp, #8
 80077f0:	4770      	bx	lr
 80077f2:	4610      	mov	r0, r2
 80077f4:	e7fb      	b.n	80077ee <__ascii_mbtowc+0x16>
 80077f6:	f06f 0001 	mvn.w	r0, #1
 80077fa:	e7f8      	b.n	80077ee <__ascii_mbtowc+0x16>

080077fc <__ascii_wctomb>:
 80077fc:	4603      	mov	r3, r0
 80077fe:	4608      	mov	r0, r1
 8007800:	b141      	cbz	r1, 8007814 <__ascii_wctomb+0x18>
 8007802:	2aff      	cmp	r2, #255	@ 0xff
 8007804:	d904      	bls.n	8007810 <__ascii_wctomb+0x14>
 8007806:	228a      	movs	r2, #138	@ 0x8a
 8007808:	601a      	str	r2, [r3, #0]
 800780a:	f04f 30ff 	mov.w	r0, #4294967295
 800780e:	4770      	bx	lr
 8007810:	700a      	strb	r2, [r1, #0]
 8007812:	2001      	movs	r0, #1
 8007814:	4770      	bx	lr
	...

08007818 <fiprintf>:
 8007818:	b40e      	push	{r1, r2, r3}
 800781a:	b503      	push	{r0, r1, lr}
 800781c:	4601      	mov	r1, r0
 800781e:	ab03      	add	r3, sp, #12
 8007820:	4805      	ldr	r0, [pc, #20]	@ (8007838 <fiprintf+0x20>)
 8007822:	f853 2b04 	ldr.w	r2, [r3], #4
 8007826:	6800      	ldr	r0, [r0, #0]
 8007828:	9301      	str	r3, [sp, #4]
 800782a:	f7ff fcf9 	bl	8007220 <_vfiprintf_r>
 800782e:	b002      	add	sp, #8
 8007830:	f85d eb04 	ldr.w	lr, [sp], #4
 8007834:	b003      	add	sp, #12
 8007836:	4770      	bx	lr
 8007838:	20000018 	.word	0x20000018

0800783c <__swhatbuf_r>:
 800783c:	b570      	push	{r4, r5, r6, lr}
 800783e:	460c      	mov	r4, r1
 8007840:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007844:	2900      	cmp	r1, #0
 8007846:	b096      	sub	sp, #88	@ 0x58
 8007848:	4615      	mov	r5, r2
 800784a:	461e      	mov	r6, r3
 800784c:	da0d      	bge.n	800786a <__swhatbuf_r+0x2e>
 800784e:	89a3      	ldrh	r3, [r4, #12]
 8007850:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8007854:	f04f 0100 	mov.w	r1, #0
 8007858:	bf14      	ite	ne
 800785a:	2340      	movne	r3, #64	@ 0x40
 800785c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8007860:	2000      	movs	r0, #0
 8007862:	6031      	str	r1, [r6, #0]
 8007864:	602b      	str	r3, [r5, #0]
 8007866:	b016      	add	sp, #88	@ 0x58
 8007868:	bd70      	pop	{r4, r5, r6, pc}
 800786a:	466a      	mov	r2, sp
 800786c:	f000 f848 	bl	8007900 <_fstat_r>
 8007870:	2800      	cmp	r0, #0
 8007872:	dbec      	blt.n	800784e <__swhatbuf_r+0x12>
 8007874:	9901      	ldr	r1, [sp, #4]
 8007876:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800787a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800787e:	4259      	negs	r1, r3
 8007880:	4159      	adcs	r1, r3
 8007882:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007886:	e7eb      	b.n	8007860 <__swhatbuf_r+0x24>

08007888 <__smakebuf_r>:
 8007888:	898b      	ldrh	r3, [r1, #12]
 800788a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800788c:	079d      	lsls	r5, r3, #30
 800788e:	4606      	mov	r6, r0
 8007890:	460c      	mov	r4, r1
 8007892:	d507      	bpl.n	80078a4 <__smakebuf_r+0x1c>
 8007894:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8007898:	6023      	str	r3, [r4, #0]
 800789a:	6123      	str	r3, [r4, #16]
 800789c:	2301      	movs	r3, #1
 800789e:	6163      	str	r3, [r4, #20]
 80078a0:	b003      	add	sp, #12
 80078a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80078a4:	ab01      	add	r3, sp, #4
 80078a6:	466a      	mov	r2, sp
 80078a8:	f7ff ffc8 	bl	800783c <__swhatbuf_r>
 80078ac:	9f00      	ldr	r7, [sp, #0]
 80078ae:	4605      	mov	r5, r0
 80078b0:	4639      	mov	r1, r7
 80078b2:	4630      	mov	r0, r6
 80078b4:	f7ff f87c 	bl	80069b0 <_malloc_r>
 80078b8:	b948      	cbnz	r0, 80078ce <__smakebuf_r+0x46>
 80078ba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80078be:	059a      	lsls	r2, r3, #22
 80078c0:	d4ee      	bmi.n	80078a0 <__smakebuf_r+0x18>
 80078c2:	f023 0303 	bic.w	r3, r3, #3
 80078c6:	f043 0302 	orr.w	r3, r3, #2
 80078ca:	81a3      	strh	r3, [r4, #12]
 80078cc:	e7e2      	b.n	8007894 <__smakebuf_r+0xc>
 80078ce:	89a3      	ldrh	r3, [r4, #12]
 80078d0:	6020      	str	r0, [r4, #0]
 80078d2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80078d6:	81a3      	strh	r3, [r4, #12]
 80078d8:	9b01      	ldr	r3, [sp, #4]
 80078da:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80078de:	b15b      	cbz	r3, 80078f8 <__smakebuf_r+0x70>
 80078e0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80078e4:	4630      	mov	r0, r6
 80078e6:	f000 f81d 	bl	8007924 <_isatty_r>
 80078ea:	b128      	cbz	r0, 80078f8 <__smakebuf_r+0x70>
 80078ec:	89a3      	ldrh	r3, [r4, #12]
 80078ee:	f023 0303 	bic.w	r3, r3, #3
 80078f2:	f043 0301 	orr.w	r3, r3, #1
 80078f6:	81a3      	strh	r3, [r4, #12]
 80078f8:	89a3      	ldrh	r3, [r4, #12]
 80078fa:	431d      	orrs	r5, r3
 80078fc:	81a5      	strh	r5, [r4, #12]
 80078fe:	e7cf      	b.n	80078a0 <__smakebuf_r+0x18>

08007900 <_fstat_r>:
 8007900:	b538      	push	{r3, r4, r5, lr}
 8007902:	4d07      	ldr	r5, [pc, #28]	@ (8007920 <_fstat_r+0x20>)
 8007904:	2300      	movs	r3, #0
 8007906:	4604      	mov	r4, r0
 8007908:	4608      	mov	r0, r1
 800790a:	4611      	mov	r1, r2
 800790c:	602b      	str	r3, [r5, #0]
 800790e:	f7f9 fef1 	bl	80016f4 <_fstat>
 8007912:	1c43      	adds	r3, r0, #1
 8007914:	d102      	bne.n	800791c <_fstat_r+0x1c>
 8007916:	682b      	ldr	r3, [r5, #0]
 8007918:	b103      	cbz	r3, 800791c <_fstat_r+0x1c>
 800791a:	6023      	str	r3, [r4, #0]
 800791c:	bd38      	pop	{r3, r4, r5, pc}
 800791e:	bf00      	nop
 8007920:	20000be0 	.word	0x20000be0

08007924 <_isatty_r>:
 8007924:	b538      	push	{r3, r4, r5, lr}
 8007926:	4d06      	ldr	r5, [pc, #24]	@ (8007940 <_isatty_r+0x1c>)
 8007928:	2300      	movs	r3, #0
 800792a:	4604      	mov	r4, r0
 800792c:	4608      	mov	r0, r1
 800792e:	602b      	str	r3, [r5, #0]
 8007930:	f7f9 fef0 	bl	8001714 <_isatty>
 8007934:	1c43      	adds	r3, r0, #1
 8007936:	d102      	bne.n	800793e <_isatty_r+0x1a>
 8007938:	682b      	ldr	r3, [r5, #0]
 800793a:	b103      	cbz	r3, 800793e <_isatty_r+0x1a>
 800793c:	6023      	str	r3, [r4, #0]
 800793e:	bd38      	pop	{r3, r4, r5, pc}
 8007940:	20000be0 	.word	0x20000be0

08007944 <abort>:
 8007944:	b508      	push	{r3, lr}
 8007946:	2006      	movs	r0, #6
 8007948:	f000 f82c 	bl	80079a4 <raise>
 800794c:	2001      	movs	r0, #1
 800794e:	f7f9 fe81 	bl	8001654 <_exit>

08007952 <_raise_r>:
 8007952:	291f      	cmp	r1, #31
 8007954:	b538      	push	{r3, r4, r5, lr}
 8007956:	4605      	mov	r5, r0
 8007958:	460c      	mov	r4, r1
 800795a:	d904      	bls.n	8007966 <_raise_r+0x14>
 800795c:	2316      	movs	r3, #22
 800795e:	6003      	str	r3, [r0, #0]
 8007960:	f04f 30ff 	mov.w	r0, #4294967295
 8007964:	bd38      	pop	{r3, r4, r5, pc}
 8007966:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8007968:	b112      	cbz	r2, 8007970 <_raise_r+0x1e>
 800796a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800796e:	b94b      	cbnz	r3, 8007984 <_raise_r+0x32>
 8007970:	4628      	mov	r0, r5
 8007972:	f000 f831 	bl	80079d8 <_getpid_r>
 8007976:	4622      	mov	r2, r4
 8007978:	4601      	mov	r1, r0
 800797a:	4628      	mov	r0, r5
 800797c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007980:	f000 b818 	b.w	80079b4 <_kill_r>
 8007984:	2b01      	cmp	r3, #1
 8007986:	d00a      	beq.n	800799e <_raise_r+0x4c>
 8007988:	1c59      	adds	r1, r3, #1
 800798a:	d103      	bne.n	8007994 <_raise_r+0x42>
 800798c:	2316      	movs	r3, #22
 800798e:	6003      	str	r3, [r0, #0]
 8007990:	2001      	movs	r0, #1
 8007992:	e7e7      	b.n	8007964 <_raise_r+0x12>
 8007994:	2100      	movs	r1, #0
 8007996:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800799a:	4620      	mov	r0, r4
 800799c:	4798      	blx	r3
 800799e:	2000      	movs	r0, #0
 80079a0:	e7e0      	b.n	8007964 <_raise_r+0x12>
	...

080079a4 <raise>:
 80079a4:	4b02      	ldr	r3, [pc, #8]	@ (80079b0 <raise+0xc>)
 80079a6:	4601      	mov	r1, r0
 80079a8:	6818      	ldr	r0, [r3, #0]
 80079aa:	f7ff bfd2 	b.w	8007952 <_raise_r>
 80079ae:	bf00      	nop
 80079b0:	20000018 	.word	0x20000018

080079b4 <_kill_r>:
 80079b4:	b538      	push	{r3, r4, r5, lr}
 80079b6:	4d07      	ldr	r5, [pc, #28]	@ (80079d4 <_kill_r+0x20>)
 80079b8:	2300      	movs	r3, #0
 80079ba:	4604      	mov	r4, r0
 80079bc:	4608      	mov	r0, r1
 80079be:	4611      	mov	r1, r2
 80079c0:	602b      	str	r3, [r5, #0]
 80079c2:	f7f9 fe37 	bl	8001634 <_kill>
 80079c6:	1c43      	adds	r3, r0, #1
 80079c8:	d102      	bne.n	80079d0 <_kill_r+0x1c>
 80079ca:	682b      	ldr	r3, [r5, #0]
 80079cc:	b103      	cbz	r3, 80079d0 <_kill_r+0x1c>
 80079ce:	6023      	str	r3, [r4, #0]
 80079d0:	bd38      	pop	{r3, r4, r5, pc}
 80079d2:	bf00      	nop
 80079d4:	20000be0 	.word	0x20000be0

080079d8 <_getpid_r>:
 80079d8:	f7f9 be24 	b.w	8001624 <_getpid>

080079dc <_init>:
 80079dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80079de:	bf00      	nop
 80079e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80079e2:	bc08      	pop	{r3}
 80079e4:	469e      	mov	lr, r3
 80079e6:	4770      	bx	lr

080079e8 <_fini>:
 80079e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80079ea:	bf00      	nop
 80079ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80079ee:	bc08      	pop	{r3}
 80079f0:	469e      	mov	lr, r3
 80079f2:	4770      	bx	lr
