%{

#include <stdio.h>
#include <cstring>
#include <string>
#include <cmath>
#include <vector>
#include <iostream>

#include "assert.hpp"
#include "vpr_timing_graph_common.hpp"
#include "TimingGraph.hpp"
#include "TimingConstraints.hpp"

int yyerror(const TimingGraph& tg, const VprArrReqTimes& arr_req_times, const TimingConstraints& tc, const std::vector<BlockId>& node_logical_blocks, const std::vector<float>& edge_delays, const char *msg);
extern int yylex(void);
extern int yylineno;
extern char* yytext;

using std::endl;
using std::cout;

int arr_req_cnt = 0;
int from_clock_domain = 0;
int to_clock_domain = 0;

std::vector<std::vector<edge_t>*> node_out_edges;

%}


/* Verbose error reporting */
%error-verbose
%parse-param{TimingGraph& timing_graph}
%parse-param{VprArrReqTimes& arr_req_times}
%parse-param{TimingConstraints& timing_constraints}
%parse-param{std::vector<BlockId>& node_logical_blocks}
%parse-param{std::vector<float>& edge_delays}

%union {
    char* strVal;
    double floatVal;
    int intVal;
    domain_skew_iodelay_t domainSkewIodelayVal;
    edge_t edgeVal;
    node_arr_req_t nodeArrReqVal;
    timing_graph_level_t timingGraphLevelVal;
    node_t nodeVal;
    TN_Type nodeTypeVal;
    domain_header_t domain_header;
};

/* declare constant tokens */
%token TGRAPH_HEADER          "timing_graph_header"
%token NUM_TNODES             "num_tnodes:"
%token NUM_TNODE_LEVELS       "num_tnode_levels:"
%token LEVEL                  "Level:"
%token NUM_LEVEL_NODES        "Num_nodes:"
%token NODES                  "Nodes:"
%token NET_DRIVER_TNODE_HEADER "Net #\tNet_to_driver_tnode"
%token NODE_ARR_REQ_HEADER    "node_req_arr_header"
%token SRC_DOMAIN             "SRC_Domain:"
%token SINK_DOMAIN            "SINK_Domain:"
%token CLOCK_CONSTRAINTS_HEADER "Clock Constraints"
%token INPUT_CONSTRAINTS_HEADER "Input Constraints"
%token OUTPUT_CONSTRAINTS_HEADER "Output Constraints"
%token CLOCK_CONSTRAINTS_COLS "Src_Clk\tSink_Clk\tConstraint"
%token INPUT_CONSTRAINTS_COLS "tnode_id\tinput_delay"
%token OUTPUT_CONSTRAINTS_COLS "tnode_id\toutput_delay"

%token TN_INPAD_SOURCE        "TN_INPAD_SOURCE"
%token TN_INPAD_OPIN          "TN_INPAD_OPIN"
%token TN_OUTPAD_IPIN         "TN_OUTPAD_IPIN"
%token TN_OUTPAD_SINK         "TN_OUTPAD_SINK"
%token TN_CB_IPIN             "TN_CB_IPIN"
%token TN_CB_OPIN             "TN_CB_OPIN"
%token TN_INTERMEDIATE_NODE   "TN_INTERMEDIATE_NODE"
%token TN_PRIMITIVE_IPIN      "TN_PRIMITIVE_IPIN"
%token TN_PRIMITIVE_OPIN      "TN_PRIMITIVE_OPIN"
%token TN_FF_IPIN             "TN_FF_IPIN"
%token TN_FF_OPIN             "TN_FF_OPIN"
%token TN_FF_SINK             "TN_FF_SINK"
%token TN_FF_SOURCE           "TN_FF_SOURCE"
%token TN_FF_CLOCK            "TN_FF_CLOCK"
%token TN_CLOCK_SOURCE        "TN_CLOCK_SOURCE"
%token TN_CLOCK_OPIN          "TN_CLOCK_OPIN"
%token TN_CONSTANT_GEN_SOURCE "TN_CONSTANT_GEN_SOURCE"

%token EOL "end-of-line"
%token TAB "tab-character"

/* declare variable tokens */
%token <floatVal> FLOAT_NUMBER
%token <intVal> INT_NUMBER

/* declare types */
%type <floatVal> number
%type <floatVal> float_number
%type <intVal> int_number

%type <intVal> num_tnodes
%type <intVal> node_id
%type <intVal> num_out_edges
%type <intVal> num_tnode_levels

%type <nodeTypeVal> tnode_type
%type <strVal> TN_INPAD_SOURCE
%type <strVal> TN_INPAD_OPIN
%type <strVal> TN_OUTPAD_IPIN
%type <strVal> TN_OUTPAD_SINK
%type <strVal> TN_CB_IPIN
%type <strVal> TN_CB_OPIN
%type <strVal> TN_INTERMEDIATE_NODE
%type <strVal> TN_PRIMITIVE_IPIN
%type <strVal> TN_PRIMITIVE_OPIN
%type <strVal> TN_FF_IPIN
%type <strVal> TN_FF_OPIN
%type <strVal> TN_FF_SINK
%type <strVal> TN_FF_SOURCE
%type <strVal> TN_FF_CLOCK
%type <strVal> TN_CLOCK_SOURCE
%type <strVal> TN_CLOCK_OPIN
%type <strVal> TN_CONSTANT_GEN_SOURCE

%type <edgeVal> tedge
%type <nodeArrReqVal> node_arr_req_time
%type <floatVal> t_arr_req
%type <timingGraphLevelVal> timing_graph_level
%type <nodeVal> tnode
%type <intVal> src_domain
%type <intVal> sink_domain
%type <domain_header> domain_header
%type <floatVal> constraint

%type <intVal> is_clk_src
%type <floatVal> io_delay
%type <floatVal> skew
%type <intVal> domain
%type <intVal> ipin
%type <intVal> iblk


/* Top level rule */
%start finish
%%

finish: timing_graph timing_constraints EOL {
                                                /*
                                                 *timing_graph.add_launch_capture_edges();
                                                 *timing_graph.fill_back_edges();
                                                 *timing_graph.levelize();
                                                 */
                                                //Add the edges, now that all nodes have been added
                                                for(NodeId src_node_id = 0; src_node_id < (int) node_out_edges.size(); src_node_id++) {
                                                    for(const auto& edge : *node_out_edges[src_node_id]) {
                                                        EdgeId edge_id = timing_graph.add_edge(edge.src_node, edge.sink_node);

                                                        //Record the edge delay
                                                        if(edge_id >= (int) edge_delays.size()) {
                                                            edge_delays.resize(edge_id+1);
                                                        }
                                                        edge_delays[edge_id] = edge.delay;
                                                    }
                                                    //Clean-up
                                                    delete node_out_edges[src_node_id];
                                                }
                                            }

timing_graph: num_tnodes                    { printf("Loading Timing Graph with %d nodes\n", $1); arr_req_times.set_num_nodes($1); }
    | timing_graph TGRAPH_HEADER EOL        { /*printf("Timing Graph file Header\n");*/ }
    | timing_graph tnode                    {

                                                /*
                                                 *cout << "Node " << $2.node_id << ", ";
                                                 *cout << "Type " << $2.type << ", ";
                                                 *cout << "ipin " << $2.ipin << ", ";
                                                 *cout << "iblk " << $2.iblk << ", ";
                                                 *cout << "domain " << $2.domain << ", ";
                                                 *cout << "is_clk_src " << $2.is_clk_src << ", ";
                                                 *cout << "skew " << $2.skew << ", ";
                                                 *cout << "iodelay " << $2.iodelay << ", ";
                                                 *cout << "edges " << $2.out_edges.size();
                                                 *cout << endl;
                                                 */

                                                //Add the node
                                                NodeId src_node_id = timing_graph.add_node($2.type, $2.domain, $2.is_clk_src);

                                                //Save the edges to be added later
                                                node_out_edges.push_back($2.out_edges);
                                                node_logical_blocks.push_back($2.iblk);

                                                VERIFY(src_node_id == (int) node_out_edges.size() - 1);

                                                if(timing_graph.num_nodes() % 1000000 == 0) {
                                                    std::cout << "Loaded " << timing_graph.num_nodes() / 1e6 << "M nodes..." << std::endl;
                                                }
                                                ASSERT(timing_graph.num_nodes() - 1 == $2.node_id);

                                            }
    | timing_graph num_tnode_levels         {
                                                /*timing_graph.set_num_levels($2);*/
                                                /*printf("Timing Graph Levels %d\n", $2);*/
                                            }
    | timing_graph timing_graph_level EOL   {
                                                /*timing_graph.add_level($2.level, $2.node_ids);*/
                                                /*printf("TG level %d, Nodes %zu\n", $2.level, $2.node_ids.size()); */
                                            }
    | timing_graph NET_DRIVER_TNODE_HEADER  {/*printf("Net to driver Tnode header\n");*/}
    | timing_graph NODE_ARR_REQ_HEADER EOL  {
                                                printf("Loading Arr & Req Times\n");
                                            }
    | timing_graph domain_header EOL        {
                                                printf("Clock Domain SRC->SINK: %d -> %d\n", $2.src_domain, $2.sink_domain);
                                                from_clock_domain = $2.src_domain;
                                                to_clock_domain = $2.sink_domain;

                                            }
    | timing_graph node_arr_req_time        {
                                                VERIFY(from_clock_domain >= 0);
                                                VERIFY(to_clock_domain >= 0);
                                                arr_req_times.add_arr_time(from_clock_domain, $2.node_id, $2.T_arr);
                                                arr_req_times.add_req_time(from_clock_domain, $2.node_id, $2.T_req);

                                                arr_req_cnt++;
                                                if(arr_req_cnt % 1000000 == 0) {
                                                    std::cout << "Loaded " << arr_req_cnt / 1e6 << "M arr/req times..." << std::endl;
                                                }
                                            }
    | timing_graph EOL {}

tnode: node_id tnode_type ipin iblk domain is_clk_src skew io_delay num_out_edges {
                                                                      $$.node_id = $1;
                                                                      $$.type = $2;
                                                                      $$.ipin = $3;
                                                                      $$.iblk = $4;
                                                                      $$.domain = $5;
                                                                      $$.is_clk_src = $6;
                                                                      $$.skew = $7;
                                                                      $$.iodelay = $8;
                                                                      $$.out_edges = new std::vector<edge_t>;
                                                                      $$.out_edges->reserve($9);
                                                                    }
    | tnode tedge {
                    //Edges may be broken by VPR to remove
                    //combinational loops and marked with an invalid 'sink_node'
                    //We skip these edges
                    if($2.sink_node != -1) {
                        $2.src_node = $1.node_id;
                        $$.out_edges->push_back($2);
                    }
                  }

node_id: int_number TAB {$$ = $1;}

num_out_edges: int_number {$$ = $1;}

tedge: TAB int_number TAB number EOL { $$.sink_node = $2; $$.delay = $4; }
    | TAB TAB TAB TAB TAB TAB TAB TAB TAB TAB TAB int_number TAB number EOL { $$.sink_node = $12; $$.delay = $14; }

tnode_type: TN_INPAD_SOURCE TAB     { $$ = TN_Type::INPAD_SOURCE; }
    | TN_INPAD_OPIN TAB             { $$ = TN_Type::INPAD_OPIN; }
    | TN_OUTPAD_IPIN TAB            { $$ = TN_Type::OUTPAD_IPIN; }
    | TN_OUTPAD_SINK TAB            { $$ = TN_Type::OUTPAD_SINK; }
    | TN_CB_IPIN TAB                { $$ = TN_Type::UNKOWN; }
    | TN_CB_OPIN TAB                { $$ = TN_Type::UNKOWN; }
    | TN_INTERMEDIATE_NODE TAB      { $$ = TN_Type::UNKOWN; }
    | TN_PRIMITIVE_IPIN TAB         { $$ = TN_Type::PRIMITIVE_IPIN; }
    | TN_PRIMITIVE_OPIN TAB         { $$ = TN_Type::PRIMITIVE_OPIN; }
    | TN_FF_IPIN TAB                { $$ = TN_Type::FF_IPIN; }
    | TN_FF_OPIN TAB                { $$ = TN_Type::FF_OPIN; }
    | TN_FF_SINK TAB                { $$ = TN_Type::FF_SINK; }
    | TN_FF_SOURCE TAB              { $$ = TN_Type::FF_SOURCE; }
    | TN_FF_CLOCK TAB               { $$ = TN_Type::FF_CLOCK; }
    | TN_CLOCK_SOURCE TAB           { $$ = TN_Type::CLOCK_SOURCE; }
    | TN_CLOCK_OPIN TAB             { $$ = TN_Type::CLOCK_OPIN; }
    | TN_CONSTANT_GEN_SOURCE TAB    { $$ = TN_Type::CONSTANT_GEN_SOURCE; }

num_tnodes: NUM_TNODES int_number {$$ = $2; }

/*
 * Timing Graph Levels
 */

num_tnode_levels: NUM_TNODE_LEVELS int_number {$$ = $2; }

timing_graph_level: LEVEL int_number NUM_LEVEL_NODES int_number EOL { /* $$.level = $2; $$.node_ids->reserve($4); */}
    | timing_graph_level NODES {}
    | timing_graph_level TAB int_number   {
                                            /*
                                             *$$.node_ids->push_back($3);
                                             */
                                          }


/*
 * Arrival/Required time
 */
domain_header: SRC_DOMAIN int_number TAB SINK_DOMAIN int_number {$$.src_domain = $2; $$.sink_domain = $5;}

node_arr_req_time: int_number t_arr_req t_arr_req EOL {$$.node_id = $1; $$.T_arr = $2; $$.T_req = $3;}

t_arr_req: TAB number { $$ = $2; }
    | TAB TAB '-' { $$ = NAN; }

/*
 * Node de-tabbed column values
 */

io_delay: TAB {$$ = NAN; }
    | number TAB { $$ = $1; }

skew: TAB {$$ = NAN; }
    | number TAB { $$ = $1; }

is_clk_src: TAB {$$ = 0;}
    | int_number TAB {$$ = $1;}

domain: TAB {$$ = INVALID_CLOCK_DOMAIN; }
    | int_number TAB { $$ = $1; }

iblk: TAB { $$ = -1; }
    | int_number TAB { $$ = $1; }

ipin: TAB { $$ = -1; }
    | int_number TAB { $$ = $1; }
/*
 * Timing Constraints
 */
timing_constraints: clock_constraints input_constraints output_constraints {}

/*
 * Clock Constraints
 */
clock_constraints: CLOCK_CONSTRAINTS_HEADER EOL {}
    | clock_constraints CLOCK_CONSTRAINTS_COLS EOL {}
    | clock_constraints clock_constraint {}

clock_constraint: src_domain sink_domain constraint EOL {
                    if($3 != -1.0) {
                        //-1 is used to signal invalid constraints that should
                        //not be analyzed
                        timing_constraints.add_setup_clock_constraint($1, $2, $3);

                        //FIXME: Fixing the hold constraint to zero.  This will ignore any
                        //       hold multi-cycles
                        timing_constraints.add_hold_clock_constraint($1, $2, 0.);
                    }
                }

src_domain: int_number TAB { $$ = $1; }
sink_domain: int_number TAB { $$ = $1; }
constraint: number { $$ = $1; }

/*
 * Input Constraints
 */
input_constraints: INPUT_CONSTRAINTS_HEADER EOL {}
    | input_constraints INPUT_CONSTRAINTS_COLS EOL {}
    | input_constraints input_constraint {}
input_constraint: node_id constraint EOL { timing_constraints.add_input_constraint($1, $2); }

/*
 * Output Constraints
 */
output_constraints: OUTPUT_CONSTRAINTS_HEADER EOL {}
    | output_constraints OUTPUT_CONSTRAINTS_COLS EOL {}
    | output_constraints output_constraint {}
output_constraint: node_id constraint EOL { timing_constraints.add_output_constraint($1, $2); }

/*
 * Basic values
 */
number: float_number { $$ = $1; }
    | int_number { $$ = $1; }

float_number: FLOAT_NUMBER { $$ = $1; }

int_number: INT_NUMBER { $$ = $1; }

%%


int yyerror(const TimingGraph& tg, const VprArrReqTimes& arr_req_times, const TimingConstraints& tc, const std::vector<BlockId>& node_logical_blocks, const std::vector<float>& edge_delays, const char *msg) {
    printf("Line: %d, Text: '%s', Error: %s\n",yylineno, yytext, msg);
    return 1;
}
