

================================================================
== Vivado HLS Report for 'filtre2_do_filtre'
================================================================
* Date:           Wed Jan 17 14:58:04 2018

* Version:        2017.3 (Build 2018833 on Wed Oct 04 20:30:40 MDT 2017)
* Project:        main_module
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.61|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   23|   23|   23|   23|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   22|   22|        22|          -|          -|  inf |    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 0
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 23
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	2  / true

* FSM state operations: 

 <State 1> : 2.15ns
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %filtre2_y0), !map !1933"
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %filtre2_x0), !map !1937"
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1 x float]* %filtre2_mem_x), !map !1941"
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1 x float]* %filtre2_mem_y), !map !1945"
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %clk), !map !1949"
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %reset), !map !1953"
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %e), !map !1957"
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %s), !map !1961"
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([8 x i8]* @p_str185, i32 0, [7 x i8]* @p_str1186, [4 x i8]* @p_str2187, i32 0, i32 0, i1* %clk) nounwind" [src/modules/filtre2.cpp:19]
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([8 x i8]* @p_str185, i32 0, [7 x i8]* @p_str1186, [6 x i8]* @p_str3188, i32 0, i32 0, i1* %reset) nounwind" [src/modules/filtre2.cpp:20]
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %e, [8 x i8]* @p_str4189, i32 0, i32 0, [1 x i8]* @p_str5190, i32 0, i32 0, [1 x i8]* @p_str5190, [1 x i8]* @p_str5190, [1 x i8]* @p_str5190, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5190, [1 x i8]* @p_str5190) nounwind" [src/modules/filtre2.cpp:21]
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %s, [8 x i8]* @p_str4189, i32 0, i32 0, [1 x i8]* @p_str5190, i32 0, i32 0, [1 x i8]* @p_str5190, [1 x i8]* @p_str5190, [1 x i8]* @p_str5190, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5190, [1 x i8]* @p_str5190) nounwind" [src/modules/filtre2.cpp:22]
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProcessDef([8 x i8]* @p_str185, i32 2, [10 x i8]* @p_str6191) nounwind" [src/modules/filtre2.cpp:23]
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str7192)" [src/modules/filtre2.cpp:23]
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 1, [1 x i8]* @p_str5190) nounwind" [src/modules/filtre2.cpp:23]
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%p_ssdm_reset_v = call i32 (...)* @_ssdm_op_SpecStateBegin(i32 0, i32 0, i32 1) nounwind" [src/modules/filtre2.cpp:23]
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%filtre2_mem_x_addr = getelementptr [1 x float]* %filtre2_mem_x, i64 0, i64 0" [src/modules/filtre2.cpp:23]
ST_1 : Operation 41 [1/1] (2.15ns)   --->   "store float 0.000000e+00, float* %filtre2_mem_x_addr, align 4" [src/modules/filtre2.cpp:23]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%filtre2_mem_y_addr = getelementptr [1 x float]* %filtre2_mem_y, i64 0, i64 0" [src/modules/filtre2.cpp:24]
ST_1 : Operation 43 [1/1] (2.15ns)   --->   "store float 0.000000e+00, float* %filtre2_mem_y_addr, align 4" [src/modules/filtre2.cpp:24]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecStateEnd(i32 %p_ssdm_reset_v) nounwind" [src/modules/filtre2.cpp:26]
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str7192, i32 %tmp_1)" [src/modules/filtre2.cpp:26]
ST_1 : Operation 46 [1/1] (1.66ns)   --->   "br label %1" [src/modules/filtre2.cpp:26]

 <State 2> : 6.06ns
ST_2 : Operation 47 [1/1] (3.90ns)   --->   "%val = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %e)" [src/modules/filtre2.cpp:32]   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_2 : Operation 48 [1/1] (2.15ns)   --->   "store float %val, float* %filtre2_mem_x_addr, align 4" [src/modules/filtre2.cpp:36]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>

 <State 3> : 5.12ns
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%x1_assign = phi float [ %val, %1 ], [ 0.000000e+00, %0 ]"
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.floatP(float* %filtre2_x0, float %val)" [src/modules/filtre2.cpp:32]
ST_3 : Operation 51 [1/1] (5.12ns)   --->   "%tmp = fpext float %val to double" [src/modules/filtre2.cpp:13->src/modules/filtre2.cpp:34]   --->   Core 106 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.12> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (5.12ns)   --->   "%tmp_2 = fpext float %x1_assign to double" [src/modules/filtre2.cpp:13->src/modules/filtre2.cpp:34]   --->   Core 106 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.12> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

 <State 4> : 7.79ns
ST_4 : Operation 53 [6/6] (7.79ns)   --->   "%tmp_s = fmul double %tmp, 0x3EC0000000000000" [src/modules/filtre2.cpp:13->src/modules/filtre2.cpp:34]   --->   Core 108 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [6/6] (7.79ns)   --->   "%tmp_3 = fmul double %tmp_2, 0x3EC0000000000000" [src/modules/filtre2.cpp:13->src/modules/filtre2.cpp:34]   --->   Core 108 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

 <State 5> : 7.79ns
ST_5 : Operation 55 [5/6] (7.79ns)   --->   "%tmp_s = fmul double %tmp, 0x3EC0000000000000" [src/modules/filtre2.cpp:13->src/modules/filtre2.cpp:34]   --->   Core 108 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [5/6] (7.79ns)   --->   "%tmp_3 = fmul double %tmp_2, 0x3EC0000000000000" [src/modules/filtre2.cpp:13->src/modules/filtre2.cpp:34]   --->   Core 108 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

 <State 6> : 7.79ns
ST_6 : Operation 57 [4/6] (7.79ns)   --->   "%tmp_s = fmul double %tmp, 0x3EC0000000000000" [src/modules/filtre2.cpp:13->src/modules/filtre2.cpp:34]   --->   Core 108 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 58 [4/6] (7.79ns)   --->   "%tmp_3 = fmul double %tmp_2, 0x3EC0000000000000" [src/modules/filtre2.cpp:13->src/modules/filtre2.cpp:34]   --->   Core 108 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

 <State 7> : 7.79ns
ST_7 : Operation 59 [3/6] (7.79ns)   --->   "%tmp_s = fmul double %tmp, 0x3EC0000000000000" [src/modules/filtre2.cpp:13->src/modules/filtre2.cpp:34]   --->   Core 108 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 60 [3/6] (7.79ns)   --->   "%tmp_3 = fmul double %tmp_2, 0x3EC0000000000000" [src/modules/filtre2.cpp:13->src/modules/filtre2.cpp:34]   --->   Core 108 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

 <State 8> : 7.79ns
ST_8 : Operation 61 [2/6] (7.79ns)   --->   "%tmp_s = fmul double %tmp, 0x3EC0000000000000" [src/modules/filtre2.cpp:13->src/modules/filtre2.cpp:34]   --->   Core 108 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 62 [2/6] (7.79ns)   --->   "%tmp_3 = fmul double %tmp_2, 0x3EC0000000000000" [src/modules/filtre2.cpp:13->src/modules/filtre2.cpp:34]   --->   Core 108 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

 <State 9> : 7.79ns
ST_9 : Operation 63 [1/1] (0.00ns)   --->   "%y1_assign = phi float [ %y, %1 ], [ 0.000000e+00, %0 ]"
ST_9 : Operation 64 [1/6] (7.79ns)   --->   "%tmp_s = fmul double %tmp, 0x3EC0000000000000" [src/modules/filtre2.cpp:13->src/modules/filtre2.cpp:34]   --->   Core 108 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 65 [1/6] (7.79ns)   --->   "%tmp_3 = fmul double %tmp_2, 0x3EC0000000000000" [src/modules/filtre2.cpp:13->src/modules/filtre2.cpp:34]   --->   Core 108 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 66 [1/1] (5.12ns)   --->   "%tmp_5 = fpext float %y1_assign to double" [src/modules/filtre2.cpp:13->src/modules/filtre2.cpp:34]   --->   Core 106 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.12> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

 <State 10> : 8.39ns
ST_10 : Operation 67 [6/6] (8.39ns)   --->   "%tmp_4 = fadd double %tmp_s, %tmp_3" [src/modules/filtre2.cpp:13->src/modules/filtre2.cpp:34]   --->   Core 107 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.39> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 68 [6/6] (7.79ns)   --->   "%tmp_6 = fmul double %tmp_5, 0x3FEFFC0000000000" [src/modules/filtre2.cpp:13->src/modules/filtre2.cpp:34]   --->   Core 108 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

 <State 11> : 8.39ns
ST_11 : Operation 69 [5/6] (8.39ns)   --->   "%tmp_4 = fadd double %tmp_s, %tmp_3" [src/modules/filtre2.cpp:13->src/modules/filtre2.cpp:34]   --->   Core 107 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.39> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 70 [5/6] (7.79ns)   --->   "%tmp_6 = fmul double %tmp_5, 0x3FEFFC0000000000" [src/modules/filtre2.cpp:13->src/modules/filtre2.cpp:34]   --->   Core 108 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

 <State 12> : 8.39ns
ST_12 : Operation 71 [4/6] (8.39ns)   --->   "%tmp_4 = fadd double %tmp_s, %tmp_3" [src/modules/filtre2.cpp:13->src/modules/filtre2.cpp:34]   --->   Core 107 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.39> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 72 [4/6] (7.79ns)   --->   "%tmp_6 = fmul double %tmp_5, 0x3FEFFC0000000000" [src/modules/filtre2.cpp:13->src/modules/filtre2.cpp:34]   --->   Core 108 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

 <State 13> : 8.39ns
ST_13 : Operation 73 [3/6] (8.39ns)   --->   "%tmp_4 = fadd double %tmp_s, %tmp_3" [src/modules/filtre2.cpp:13->src/modules/filtre2.cpp:34]   --->   Core 107 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.39> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 74 [3/6] (7.79ns)   --->   "%tmp_6 = fmul double %tmp_5, 0x3FEFFC0000000000" [src/modules/filtre2.cpp:13->src/modules/filtre2.cpp:34]   --->   Core 108 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

 <State 14> : 8.39ns
ST_14 : Operation 75 [2/6] (8.39ns)   --->   "%tmp_4 = fadd double %tmp_s, %tmp_3" [src/modules/filtre2.cpp:13->src/modules/filtre2.cpp:34]   --->   Core 107 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.39> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 76 [2/6] (7.79ns)   --->   "%tmp_6 = fmul double %tmp_5, 0x3FEFFC0000000000" [src/modules/filtre2.cpp:13->src/modules/filtre2.cpp:34]   --->   Core 108 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

 <State 15> : 8.39ns
ST_15 : Operation 77 [1/6] (8.39ns)   --->   "%tmp_4 = fadd double %tmp_s, %tmp_3" [src/modules/filtre2.cpp:13->src/modules/filtre2.cpp:34]   --->   Core 107 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.39> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 78 [1/6] (7.79ns)   --->   "%tmp_6 = fmul double %tmp_5, 0x3FEFFC0000000000" [src/modules/filtre2.cpp:13->src/modules/filtre2.cpp:34]   --->   Core 108 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

 <State 16> : 8.39ns
ST_16 : Operation 79 [6/6] (8.39ns)   --->   "%tmp_7 = fadd double %tmp_4, %tmp_6" [src/modules/filtre2.cpp:13->src/modules/filtre2.cpp:34]   --->   Core 107 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.39> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

 <State 17> : 8.39ns
ST_17 : Operation 80 [5/6] (8.39ns)   --->   "%tmp_7 = fadd double %tmp_4, %tmp_6" [src/modules/filtre2.cpp:13->src/modules/filtre2.cpp:34]   --->   Core 107 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.39> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

 <State 18> : 8.39ns
ST_18 : Operation 81 [4/6] (8.39ns)   --->   "%tmp_7 = fadd double %tmp_4, %tmp_6" [src/modules/filtre2.cpp:13->src/modules/filtre2.cpp:34]   --->   Core 107 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.39> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

 <State 19> : 8.39ns
ST_19 : Operation 82 [3/6] (8.39ns)   --->   "%tmp_7 = fadd double %tmp_4, %tmp_6" [src/modules/filtre2.cpp:13->src/modules/filtre2.cpp:34]   --->   Core 107 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.39> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

 <State 20> : 8.39ns
ST_20 : Operation 83 [2/6] (8.39ns)   --->   "%tmp_7 = fadd double %tmp_4, %tmp_6" [src/modules/filtre2.cpp:13->src/modules/filtre2.cpp:34]   --->   Core 107 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.39> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

 <State 21> : 8.39ns
ST_21 : Operation 84 [1/6] (8.39ns)   --->   "%tmp_7 = fadd double %tmp_4, %tmp_6" [src/modules/filtre2.cpp:13->src/modules/filtre2.cpp:34]   --->   Core 107 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.39> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

 <State 22> : 8.61ns
ST_22 : Operation 85 [1/1] (6.45ns)   --->   "%y = fptrunc double %tmp_7 to float" [src/modules/filtre2.cpp:13->src/modules/filtre2.cpp:34]   --->   Core 115 'Double2Float' <Latency = 0> <II = 1> <Delay = 6.45> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 86 [1/1] (2.15ns)   --->   "store float %y, float* %filtre2_mem_y_addr, align 4" [src/modules/filtre2.cpp:37]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>

 <State 23> : 3.91ns
ST_23 : Operation 87 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.floatP(float* %filtre2_y0, float %y)" [src/modules/filtre2.cpp:34]
ST_23 : Operation 88 [1/1] (3.90ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %s, float %y)" [src/modules/filtre2.cpp:39]   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_23 : Operation 89 [1/1] (0.00ns)   --->   "br label %1" [src/modules/filtre2.cpp:43]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ filtre2_y0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ filtre2_x0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ filtre2_mem_x]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ filtre2_mem_y]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ clk]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ reset]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ e]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ s]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_24        (specbitsmap    ) [ 000000000000000000000000]
StgValue_25        (specbitsmap    ) [ 000000000000000000000000]
StgValue_26        (specbitsmap    ) [ 000000000000000000000000]
StgValue_27        (specbitsmap    ) [ 000000000000000000000000]
StgValue_28        (specbitsmap    ) [ 000000000000000000000000]
StgValue_29        (specbitsmap    ) [ 000000000000000000000000]
StgValue_30        (specbitsmap    ) [ 000000000000000000000000]
StgValue_31        (specbitsmap    ) [ 000000000000000000000000]
StgValue_32        (specport       ) [ 000000000000000000000000]
StgValue_33        (specport       ) [ 000000000000000000000000]
StgValue_34        (specinterface  ) [ 000000000000000000000000]
StgValue_35        (specinterface  ) [ 000000000000000000000000]
StgValue_36        (specprocessdef ) [ 000000000000000000000000]
tmp_1              (specregionbegin) [ 000000000000000000000000]
StgValue_38        (specprotocol   ) [ 000000000000000000000000]
p_ssdm_reset_v     (specstatebegin ) [ 000000000000000000000000]
filtre2_mem_x_addr (getelementptr  ) [ 001111111111111111111111]
StgValue_41        (store          ) [ 000000000000000000000000]
filtre2_mem_y_addr (getelementptr  ) [ 001111111111111111111111]
StgValue_43        (store          ) [ 000000000000000000000000]
empty              (specstateend   ) [ 000000000000000000000000]
empty_13           (specregionend  ) [ 000000000000000000000000]
StgValue_46        (br             ) [ 011111111111111111111111]
val                (read           ) [ 010111111111111111111111]
StgValue_48        (store          ) [ 000000000000000000000000]
x1_assign          (phi            ) [ 000100000000000000000000]
StgValue_50        (write          ) [ 000000000000000000000000]
tmp                (fpext          ) [ 000011111100000000000000]
tmp_2              (fpext          ) [ 000011111100000000000000]
y1_assign          (phi            ) [ 000000000100000000000000]
tmp_s              (dmul           ) [ 000000000011111100000000]
tmp_3              (dmul           ) [ 000000000011111100000000]
tmp_5              (fpext          ) [ 000000000011111100000000]
tmp_4              (dadd           ) [ 000000000000000011111100]
tmp_6              (dmul           ) [ 000000000000000011111100]
tmp_7              (dadd           ) [ 000000000000000000000010]
y                  (fptrunc        ) [ 011111111100000000000001]
StgValue_86        (store          ) [ 000000000000000000000000]
StgValue_87        (write          ) [ 000000000000000000000000]
StgValue_88        (write          ) [ 000000000000000000000000]
StgValue_89        (br             ) [ 011111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="filtre2_y0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filtre2_y0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="filtre2_x0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filtre2_x0"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="filtre2_mem_x">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filtre2_mem_x"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="filtre2_mem_y">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filtre2_mem_y"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="clk">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="clk"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="reset">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="reset"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="e">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="e"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="s">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPort"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str185"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1186"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2187"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3188"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4189"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5190"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProcessDef"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6191"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7192"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecStateBegin"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecStateEnd"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.floatP"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="val_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="val/2 "/>
</bind>
</comp>

<comp id="76" class="1004" name="StgValue_50_write_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="0" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="0" index="2" bw="32" slack="1"/>
<pin id="80" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_50/3 "/>
</bind>
</comp>

<comp id="83" class="1004" name="StgValue_87_write_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="0" slack="0"/>
<pin id="85" dir="0" index="1" bw="32" slack="0"/>
<pin id="86" dir="0" index="2" bw="32" slack="1"/>
<pin id="87" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_87/23 "/>
</bind>
</comp>

<comp id="90" class="1004" name="StgValue_88_write_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="0" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="0" index="2" bw="32" slack="1"/>
<pin id="94" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_88/23 "/>
</bind>
</comp>

<comp id="97" class="1004" name="filtre2_mem_x_addr_gep_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="32" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="1" slack="0"/>
<pin id="101" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="filtre2_mem_x_addr/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="grp_access_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="1" slack="0"/>
<pin id="107" dir="0" index="1" bw="32" slack="0"/>
<pin id="108" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_41/1 StgValue_48/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="filtre2_mem_y_addr_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="1" slack="0"/>
<pin id="115" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="filtre2_mem_y_addr/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="grp_access_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="1" slack="0"/>
<pin id="121" dir="0" index="1" bw="32" slack="0"/>
<pin id="122" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_43/1 StgValue_86/22 "/>
</bind>
</comp>

<comp id="126" class="1005" name="x1_assign_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="2"/>
<pin id="128" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="x1_assign (phireg) "/>
</bind>
</comp>

<comp id="130" class="1004" name="x1_assign_phi_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="1"/>
<pin id="132" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="133" dir="0" index="2" bw="32" slack="2"/>
<pin id="134" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x1_assign/3 "/>
</bind>
</comp>

<comp id="137" class="1005" name="y1_assign_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="8"/>
<pin id="139" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="y1_assign (phireg) "/>
</bind>
</comp>

<comp id="141" class="1004" name="y1_assign_phi_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="1"/>
<pin id="143" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="144" dir="0" index="2" bw="32" slack="8"/>
<pin id="145" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y1_assign/9 "/>
</bind>
</comp>

<comp id="148" class="1004" name="y_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="64" slack="1"/>
<pin id="150" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fptrunc(40) " fcode="fptrunc"/>
<opset="y/22 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="tmp/3 tmp_5/9 "/>
</bind>
</comp>

<comp id="155" class="1004" name="tmp_2_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="0"/>
<pin id="157" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="64" slack="1"/>
<pin id="162" dir="0" index="1" bw="64" slack="1"/>
<pin id="163" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="tmp_4/10 tmp_7/16 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="64" slack="1"/>
<pin id="166" dir="0" index="1" bw="64" slack="0"/>
<pin id="167" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="tmp_s/4 tmp_6/10 "/>
</bind>
</comp>

<comp id="169" class="1004" name="grp_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="64" slack="1"/>
<pin id="171" dir="0" index="1" bw="64" slack="0"/>
<pin id="172" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="tmp_3/4 "/>
</bind>
</comp>

<comp id="175" class="1005" name="reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="64" slack="1"/>
<pin id="177" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp tmp_5 "/>
</bind>
</comp>

<comp id="180" class="1005" name="reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="64" slack="1"/>
<pin id="182" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s tmp_6 "/>
</bind>
</comp>

<comp id="186" class="1005" name="reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="64" slack="1"/>
<pin id="188" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 tmp_7 "/>
</bind>
</comp>

<comp id="192" class="1005" name="filtre2_mem_x_addr_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="1"/>
<pin id="194" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="filtre2_mem_x_addr "/>
</bind>
</comp>

<comp id="197" class="1005" name="filtre2_mem_y_addr_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="1" slack="21"/>
<pin id="199" dir="1" index="1" bw="1" slack="21"/>
</pin_list>
<bind>
<opset="filtre2_mem_y_addr "/>
</bind>
</comp>

<comp id="202" class="1005" name="val_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="1"/>
<pin id="204" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="val "/>
</bind>
</comp>

<comp id="209" class="1005" name="tmp_2_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="64" slack="1"/>
<pin id="211" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="214" class="1005" name="tmp_3_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="64" slack="1"/>
<pin id="216" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="219" class="1005" name="y_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="1"/>
<pin id="221" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="74"><net_src comp="60" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="12" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="81"><net_src comp="62" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="2" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="88"><net_src comp="62" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="89"><net_src comp="0" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="95"><net_src comp="68" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="14" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="4" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="52" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="104"><net_src comp="52" pin="0"/><net_sink comp="97" pin=2"/></net>

<net id="109"><net_src comp="54" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="110"><net_src comp="97" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="116"><net_src comp="6" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="52" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="118"><net_src comp="52" pin="0"/><net_sink comp="111" pin=2"/></net>

<net id="123"><net_src comp="54" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="124"><net_src comp="111" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="70" pin="2"/><net_sink comp="105" pin=1"/></net>

<net id="129"><net_src comp="54" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="136"><net_src comp="126" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="140"><net_src comp="54" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="147"><net_src comp="137" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="151"><net_src comp="148" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="158"><net_src comp="130" pin="4"/><net_sink comp="155" pin=0"/></net>

<net id="159"><net_src comp="141" pin="4"/><net_sink comp="152" pin=0"/></net>

<net id="168"><net_src comp="64" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="173"><net_src comp="64" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="174"><net_src comp="66" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="178"><net_src comp="152" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="179"><net_src comp="175" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="183"><net_src comp="164" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="185"><net_src comp="180" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="189"><net_src comp="160" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="191"><net_src comp="186" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="195"><net_src comp="97" pin="3"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="200"><net_src comp="111" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="201"><net_src comp="197" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="205"><net_src comp="70" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="206"><net_src comp="202" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="207"><net_src comp="202" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="208"><net_src comp="202" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="212"><net_src comp="155" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="217"><net_src comp="169" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="222"><net_src comp="148" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="224"><net_src comp="219" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="225"><net_src comp="219" pin="1"/><net_sink comp="90" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: filtre2_y0 | {23 }
	Port: filtre2_x0 | {3 }
	Port: filtre2_mem_x | {1 2 }
	Port: filtre2_mem_y | {1 22 }
	Port: s | {23 }
 - Input state : 
	Port: filtre2::do_filtre : e | {2 }
  - Chain level:
	State 1
		StgValue_41 : 1
		StgValue_43 : 1
		empty : 1
		empty_13 : 1
	State 2
	State 3
		tmp_2 : 1
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		tmp_5 : 1
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
		StgValue_86 : 1
	State 23


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|   dadd   |        grp_fu_160       |    3    |   509   |   817   |
|----------|-------------------------|---------|---------|---------|
|   dmul   |        grp_fu_164       |    11   |   317   |   204   |
|          |        grp_fu_169       |    11   |   317   |   204   |
|----------|-------------------------|---------|---------|---------|
|   fpext  |        grp_fu_152       |    0    |   100   |    54   |
|          |       tmp_2_fu_155      |    0    |   100   |    54   |
|----------|-------------------------|---------|---------|---------|
|  fptrunc |         y_fu_148        |    0    |   128   |   103   |
|----------|-------------------------|---------|---------|---------|
|   read   |      val_read_fu_70     |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          | StgValue_50_write_fu_76 |    0    |    0    |    0    |
|   write  | StgValue_87_write_fu_83 |    0    |    0    |    0    |
|          | StgValue_88_write_fu_90 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    25   |   1471  |   1436  |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|filtre2_mem_x_addr_reg_192|    1   |
|filtre2_mem_y_addr_reg_197|    1   |
|          reg_175         |   64   |
|          reg_180         |   64   |
|          reg_186         |   64   |
|       tmp_2_reg_209      |   64   |
|       tmp_3_reg_214      |   64   |
|        val_reg_202       |   32   |
|     x1_assign_reg_126    |   32   |
|     y1_assign_reg_137    |   32   |
|         y_reg_219        |   32   |
+--------------------------+--------+
|           Total          |   450  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_105 |  p0  |   2  |   1  |    2   ||    9    |
| grp_access_fu_105 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_119 |  p0  |   2  |   1  |    2   ||    9    |
| grp_access_fu_119 |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_152    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_160    |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_160    |  p1  |   2  |  64  |   128  ||    9    |
|     grp_fu_164    |  p1  |   2  |  64  |   128  |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   580  ||  13.312 ||    63   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   25   |    -   |  1471  |  1436  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   13   |    -   |   63   |
|  Register |    -   |    -   |   450  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   25   |   13   |  1921  |  1499  |
+-----------+--------+--------+--------+--------+
