// Seed: 3304517941
module module_0 (
    output tri1 id_0,
    output wand id_1
);
  tri id_3 = 1 & id_3 & 1;
  assign module_1.id_3 = 0;
  assign id_3 = id_3 ? 1 : ~id_3 ? id_3 : 1'b0;
  wire id_4;
  supply1 id_5;
  always @(~id_5 or id_3) begin : LABEL_0
    id_1 = 1;
  end
  tri id_6;
  assign id_0 = id_3;
  assign id_6 = 1 == 1;
endmodule
module module_1 (
    input  wire  id_0,
    output tri   id_1,
    input  wand  id_2,
    output uwire id_3
);
  always @(*) begin : LABEL_0$display
    ;
  end
  module_0 modCall_1 (
      id_3,
      id_3
  );
endmodule
