<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Registers of the DRS4 are accessed through the sytem ram (Addr8). It is a 32bit system, so the address format is u32. _ a note here _ : Each register is 32bit. This means for the Addr8 (8 refers to bits) a register occupies 4 bytes, so a new register will be the previous register + 4. If the register is the same as another, then the register holds different fields for the different bits in the register."><title>liftof_rb::registers - Rust</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-46f98efaafac5295.ttf.woff2,FiraSans-Regular-018c141bf0843ffd.woff2,FiraSans-Medium-8f9a781e4970d388.woff2,SourceCodePro-Regular-562dcc5011b6de7d.ttf.woff2,SourceCodePro-Semibold-d899c5a5c4aeb14a.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2" crossorigin href="../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../static.files/normalize-76eba96aa4d2e634.css"><link rel="stylesheet" href="../../static.files/rustdoc-b0742ba02757f159.css"><meta name="rustdoc-vars" data-root-path="../../" data-static-root-path="../../static.files/" data-current-crate="liftof_rb" data-themes="" data-resource-suffix="" data-rustdoc-version="1.83.0 (90b35a623 2024-11-26)" data-channel="1.83.0" data-search-js="search-f0d225181b97f9a4.js" data-settings-js="settings-805db61a62df4bd2.js" ><script src="../../static.files/storage-1d39b6787ed640ff.js"></script><script defer src="../sidebar-items.js"></script><script defer src="../../static.files/main-f070b9041d14864c.js"></script><noscript><link rel="stylesheet" href="../../static.files/noscript-0111fcff984fae8f.css"></noscript><link rel="alternate icon" type="image/png" href="../../static.files/favicon-32x32-422f7d1d52889060.png"><link rel="icon" type="image/svg+xml" href="../../static.files/favicon-2c020d218678b618.svg"></head><body class="rustdoc mod"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="mobile-topbar"><button class="sidebar-menu-toggle" title="show sidebar"></button></nav><nav class="sidebar"><div class="sidebar-crate"><h2><a href="../../liftof_rb/index.html">liftof_<wbr>rb</a><span class="version">0.10.6</span></h2></div><div class="sidebar-elems"><section id="rustdoc-toc"><h2 class="location"><a href="#">Module registers</a></h2><h3><a href="#constants">Module Items</a></h3><ul class="block"><li><a href="#constants" title="Constants">Constants</a></li></ul></section><div id="rustdoc-modnav"><h2 class="in-crate"><a href="../index.html">In crate liftof_<wbr>rb</a></h2></div></div></nav><div class="sidebar-resizer"></div><main><div class="width-limiter"><rustdoc-search></rustdoc-search><section id="main-content" class="content"><div class="main-heading"><span class="rustdoc-breadcrumbs"><a href="../index.html">liftof_rb</a></span><h1>Module <span>registers</span><button id="copy-path" title="Copy item path to clipboard">Copy item path</button></h1><rustdoc-toolbar></rustdoc-toolbar><span class="sub-heading"><a class="src" href="../../src/liftof_rb/registers.rs.html#1-102">source</a> </span></div><details class="toggle top-doc" open><summary class="hideme"><span>Expand description</span></summary><div class="docblock"><p>Registers of the DRS4 are accessed through
the sytem ram (Addr8). It is a 32bit system,
so the address format is u32.
_ a note here _ : Each register is 32bit. This means for
the Addr8 (8 refers to bits) a register occupies 4 bytes,
so a new register will be the previous register + 4.
If the register is the same as another, then the register
holds different fields for the different bits in the register.</p>
<p><a href="%5Bhttps://gitlab.com/ucla-gaps-tof/firmware/-/blob/develop/regmap/rb_address_table.org">For the latest version of the registers, please refer to</a></p>
</div></details><h2 id="constants" class="section-header">Constants<a href="#constants" class="anchor">ยง</a></h2><ul class="item-table"><li><div class="item-name"><a class="constant" href="constant.ADC_LATENCY.html" title="constant liftof_rb::registers::ADC_LATENCY">ADC_<wbr>LATENCY</a></div></li><li><div class="item-name"><a class="constant" href="constant.BOARD_ID.html" title="constant liftof_rb::registers::BOARD_ID">BOARD_<wbr>ID</a></div></li><li><div class="item-name"><a class="constant" href="constant.BUSY.html" title="constant liftof_rb::registers::BUSY">BUSY</a></div></li><li><div class="item-name"><a class="constant" href="constant.CNT_DMA_READOUTS_COMPLETED.html" title="constant liftof_rb::registers::CNT_DMA_READOUTS_COMPLETED">CNT_<wbr>DMA_<wbr>READOUTS_<wbr>COMPLETED</a></div></li><li><div class="item-name"><a class="constant" href="constant.CNT_EVENT.html" title="constant liftof_rb::registers::CNT_EVENT">CNT_<wbr>EVENT</a></div></li><li><div class="item-name"><a class="constant" href="constant.CNT_LOST_EVENT.html" title="constant liftof_rb::registers::CNT_LOST_EVENT">CNT_<wbr>LOST_<wbr>EVENT</a></div></li><li><div class="item-name"><a class="constant" href="constant.CNT_READOUTS_COMPLETED.html" title="constant liftof_rb::registers::CNT_READOUTS_COMPLETED">CNT_<wbr>READOUTS_<wbr>COMPLETED</a></div></li><li><div class="item-name"><a class="constant" href="constant.CNT_RESET.html" title="constant liftof_rb::registers::CNT_RESET">CNT_<wbr>RESET</a></div></li><li><div class="item-name"><a class="constant" href="constant.CNT_SEM_CORRECTION.html" title="constant liftof_rb::registers::CNT_SEM_CORRECTION">CNT_<wbr>SEM_<wbr>CORRECTION</a></div><div class="desc docblock-short">DRS counters</div></li><li><div class="item-name"><a class="constant" href="constant.CNT_SEM_UNCORRECTABLE.html" title="constant liftof_rb::registers::CNT_SEM_UNCORRECTABLE">CNT_<wbr>SEM_<wbr>UNCORRECTABLE</a></div></li><li><div class="item-name"><a class="constant" href="constant.DAQ_BUSY.html" title="constant liftof_rb::registers::DAQ_BUSY">DAQ_<wbr>BUSY</a></div></li><li><div class="item-name"><a class="constant" href="constant.DAQ_RESET.html" title="constant liftof_rb::registers::DAQ_RESET">DAQ_<wbr>RESET</a></div></li><li><div class="item-name"><a class="constant" href="constant.DMA_CLEAR.html" title="constant liftof_rb::registers::DMA_CLEAR">DMA_<wbr>CLEAR</a></div></li><li><div class="item-name"><a class="constant" href="constant.DMA_POINTER.html" title="constant liftof_rb::registers::DMA_POINTER">DMA_<wbr>POINTER</a></div></li><li><div class="item-name"><a class="constant" href="constant.DMA_RESET.html" title="constant liftof_rb::registers::DMA_RESET">DMA_<wbr>RESET</a></div></li><li><div class="item-name"><a class="constant" href="constant.DNA_LSBS.html" title="constant liftof_rb::registers::DNA_LSBS">DNA_<wbr>LSBS</a></div><div class="desc docblock-short">Device DNA (identifier)
it is split in 2 32-bit words, since the whole
thing is 64 bit</div></li><li><div class="item-name"><a class="constant" href="constant.DNA_MSBS.html" title="constant liftof_rb::registers::DNA_MSBS">DNA_<wbr>MSBS</a></div></li><li><div class="item-name"><a class="constant" href="constant.DRS_CONFIGURE.html" title="constant liftof_rb::registers::DRS_CONFIGURE">DRS_<wbr>CONFIGURE</a></div></li><li><div class="item-name"><a class="constant" href="constant.DRS_DEADTIME.html" title="constant liftof_rb::registers::DRS_DEADTIME">DRS_<wbr>DEADTIME</a></div><div class="desc docblock-short">DRS_DEADTIME 	0x1e 	0x78 	[15:0] 	r 		Measured last deadtime of the DRS in clock cycles</div></li><li><div class="item-name"><a class="constant" href="constant.DRS_REINIT.html" title="constant liftof_rb::registers::DRS_REINIT">DRS_<wbr>REINIT</a></div></li><li><div class="item-name"><a class="constant" href="constant.DRS_RESET.html" title="constant liftof_rb::registers::DRS_RESET">DRS_<wbr>RESET</a></div></li><li><div class="item-name"><a class="constant" href="constant.DRS_START.html" title="constant liftof_rb::registers::DRS_START">DRS_<wbr>START</a></div></li><li><div class="item-name"><a class="constant" href="constant.EN_SPIKE_REMOVAL.html" title="constant liftof_rb::registers::EN_SPIKE_REMOVAL">EN_<wbr>SPIKE_<wbr>REMOVAL</a></div></li><li><div class="item-name"><a class="constant" href="constant.FORCE_TRIG.html" title="constant liftof_rb::registers::FORCE_TRIG">FORCE_<wbr>TRIG</a></div></li><li><div class="item-name"><a class="constant" href="constant.LOST_TRIGGER_RATE.html" title="constant liftof_rb::registers::LOST_TRIGGER_RATE">LOST_<wbr>TRIGGER_<wbr>RATE</a></div></li><li><div class="item-name"><a class="constant" href="constant.MT_EVENT_CNT.html" title="constant liftof_rb::registers::MT_EVENT_CNT">MT_<wbr>EVENT_<wbr>CNT</a></div></li><li><div class="item-name"><a class="constant" href="constant.MT_LINK_ID.html" title="constant liftof_rb::registers::MT_LINK_ID">MT_<wbr>LINK_<wbr>ID</a></div></li><li><div class="item-name"><a class="constant" href="constant.MT_TRIGGER_MODE.html" title="constant liftof_rb::registers::MT_TRIGGER_MODE">MT_<wbr>TRIGGER_<wbr>MODE</a></div><div class="desc docblock-short">DRS trigger</div></li><li><div class="item-name"><a class="constant" href="constant.MT_TRIG_RATE.html" title="constant liftof_rb::registers::MT_TRIG_RATE">MT_<wbr>TRIG_<wbr>RATE</a></div></li><li><div class="item-name"><a class="constant" href="constant.RAM_A_OCCUPANCY.html" title="constant liftof_rb::registers::RAM_A_OCCUPANCY">RAM_<wbr>A_<wbr>OCCUPANCY</a></div></li><li><div class="item-name"><a class="constant" href="constant.RAM_A_OCC_RST.html" title="constant liftof_rb::registers::RAM_A_OCC_RST">RAM_<wbr>A_<wbr>OCC_<wbr>RST</a></div><div class="desc docblock-short">RAM management - there are two regions in memory, mapped
to /dev/uio1 and /dev/uio2 which hold the blob data,
denoted as ram buffers a and b</div></li><li><div class="item-name"><a class="constant" href="constant.RAM_B_OCCUPANCY.html" title="constant liftof_rb::registers::RAM_B_OCCUPANCY">RAM_<wbr>B_<wbr>OCCUPANCY</a></div></li><li><div class="item-name"><a class="constant" href="constant.RAM_B_OCC_RST.html" title="constant liftof_rb::registers::RAM_B_OCC_RST">RAM_<wbr>B_<wbr>OCC_<wbr>RST</a></div></li><li><div class="item-name"><a class="constant" href="constant.READOUT_MASK.html" title="constant liftof_rb::registers::READOUT_MASK">READOUT_<wbr>MASK</a></div></li><li><div class="item-name"><a class="constant" href="constant.ROI_MODE.html" title="constant liftof_rb::registers::ROI_MODE">ROI_<wbr>MODE</a></div></li><li><div class="item-name"><a class="constant" href="constant.SAMPLE_COUNT.html" title="constant liftof_rb::registers::SAMPLE_COUNT">SAMPLE_<wbr>COUNT</a></div></li><li><div class="item-name"><a class="constant" href="constant.SOFT_RESET.html" title="constant liftof_rb::registers::SOFT_RESET">SOFT_<wbr>RESET</a></div></li><li><div class="item-name"><a class="constant" href="constant.SOFT_RESET_DONE.html" title="constant liftof_rb::registers::SOFT_RESET_DONE">SOFT_<wbr>RESET_<wbr>DONE</a></div></li><li><div class="item-name"><a class="constant" href="constant.TOGGLE_RAM.html" title="constant liftof_rb::registers::TOGGLE_RAM">TOGGLE_<wbr>RAM</a></div></li><li><div class="item-name"><a class="constant" href="constant.TRIGGER_ENABLE.html" title="constant liftof_rb::registers::TRIGGER_ENABLE">TRIGGER_<wbr>ENABLE</a></div></li><li><div class="item-name"><a class="constant" href="constant.TRIGGER_RATE.html" title="constant liftof_rb::registers::TRIGGER_RATE">TRIGGER_<wbr>RATE</a></div></li><li><div class="item-name"><a class="constant" href="constant.TRIG_GEN_RATE.html" title="constant liftof_rb::registers::TRIG_GEN_RATE">TRIG_<wbr>GEN_<wbr>RATE</a></div></li><li><div class="item-name"><a class="constant" href="constant.WRITE_EVENTFRAGMENT.html" title="constant liftof_rb::registers::WRITE_EVENTFRAGMENT">WRITE_<wbr>EVENTFRAGMENT</a></div></li></ul></section></div></main></body></html>