#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue May 18 09:02:58 2021
# Process ID: 15648
# Current directory: C:/Users/liang/Desktop/OrgLab/lab1/ALU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13692 C:\Users\liang\Desktop\OrgLab\lab1\ALU\ALU.xpr
# Log file: C:/Users/liang/Desktop/OrgLab/lab1/ALU/vivado.log
# Journal file: C:/Users/liang/Desktop/OrgLab/lab1/ALU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/liang/Desktop/OrgLab/lab1/ALU/ALU.xpr
update_compile_order -fileset sources_1
reset_run impl_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
open_bd_design {C:/Users/liang/Desktop/OrgLab/lab1/ALU/ALU.srcs/sources_1/bd/ALU/ALU.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 util_vector_logic_0
endgroup
set_property location {4 568 -442} [get_bd_cells util_vector_logic_0]
set_property -dict [list CONFIG.C_SIZE {32}] [get_bd_cells util_vector_logic_0]
connect_bd_net [get_bd_ports A] [get_bd_pins util_vector_logic_0/Op1]
connect_bd_net [get_bd_ports B] [get_bd_pins util_vector_logic_0/Op2]
delete_bd_objs [get_bd_nets and32_1_res] [get_bd_cells and32_0]
connect_bd_net [get_bd_pins util_vector_logic_0/Res] [get_bd_pins MUX8T1_32_0/I0]
set_property location {4 595 -400} [get_bd_cells util_vector_logic_0]
set_property name and32 [get_bd_cells util_vector_logic_0]
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
ipx::package_project -root_dir C:/Users/liang/Desktop/OrgLab/lab4/datapath -vendor xilinx.com -library user -taxonomy /UserIP -import_files -set_current false -force
ipx::unload_core c:/Users/liang/Desktop/OrgLab/lab4/datapath/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory C:/Users/liang/Desktop/OrgLab/lab4/datapath c:/Users/liang/Desktop/OrgLab/lab4/datapath/component.xml
update_compile_order -fileset sources_1
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/users/liang/desktop/orglab
