ARM GAS  C:\Users\mauro\AppData\Local\Temp\ccBmdQPS.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 6
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32f4xx_hal_msp.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.HAL_MspInit,"ax",%progbits
  20              		.align	1
  21              		.global	HAL_MspInit
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	HAL_MspInit:
  27              	.LFB134:
  28              		.file 1 "Core/Src/stm32f4xx_hal_msp.c"
   1:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f4xx_hal_msp.c **** /**
   3:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f4xx_hal_msp.c ****   * @file         stm32f4xx_hal_msp.c
   5:Core/Src/stm32f4xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f4xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f4xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f4xx_hal_msp.c ****   *
  10:Core/Src/stm32f4xx_hal_msp.c ****   * Copyright (c) 2025 STMicroelectronics.
  11:Core/Src/stm32f4xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f4xx_hal_msp.c ****   *
  13:Core/Src/stm32f4xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f4xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f4xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f4xx_hal_msp.c ****   *
  17:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f4xx_hal_msp.c ****   */
  19:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f4xx_hal_msp.c **** 
  21:Core/Src/stm32f4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f4xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32f4xx_hal_msp.c **** 
  25:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32f4xx_hal_msp.c **** 
  27:Core/Src/stm32f4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN TD */
  29:Core/Src/stm32f4xx_hal_msp.c **** 
  30:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END TD */
ARM GAS  C:\Users\mauro\AppData\Local\Temp\ccBmdQPS.s 			page 2


  31:Core/Src/stm32f4xx_hal_msp.c **** 
  32:Core/Src/stm32f4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  33:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  34:Core/Src/stm32f4xx_hal_msp.c **** 
  35:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Define */
  36:Core/Src/stm32f4xx_hal_msp.c **** 
  37:Core/Src/stm32f4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  39:Core/Src/stm32f4xx_hal_msp.c **** 
  40:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Macro */
  41:Core/Src/stm32f4xx_hal_msp.c **** 
  42:Core/Src/stm32f4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  44:Core/Src/stm32f4xx_hal_msp.c **** 
  45:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PV */
  46:Core/Src/stm32f4xx_hal_msp.c **** 
  47:Core/Src/stm32f4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  48:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  49:Core/Src/stm32f4xx_hal_msp.c **** 
  50:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PFP */
  51:Core/Src/stm32f4xx_hal_msp.c **** 
  52:Core/Src/stm32f4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  53:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  54:Core/Src/stm32f4xx_hal_msp.c **** 
  55:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  56:Core/Src/stm32f4xx_hal_msp.c **** 
  57:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  58:Core/Src/stm32f4xx_hal_msp.c **** 
  59:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END 0 */
  60:Core/Src/stm32f4xx_hal_msp.c **** 
  61:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
  62:Core/Src/stm32f4xx_hal_msp.c ****                     /**
  63:Core/Src/stm32f4xx_hal_msp.c ****   * Initializes the Global MSP.
  64:Core/Src/stm32f4xx_hal_msp.c ****   */
  65:Core/Src/stm32f4xx_hal_msp.c **** void HAL_MspInit(void)
  66:Core/Src/stm32f4xx_hal_msp.c **** {
  29              		.loc 1 66 1
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 1, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34 0000 80B4     		push	{r7}
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 4
  37              		.cfi_offset 7, -4
  38 0002 83B0     		sub	sp, sp, #12
  39              	.LCFI1:
  40              		.cfi_def_cfa_offset 16
  41 0004 00AF     		add	r7, sp, #0
  42              	.LCFI2:
  43              		.cfi_def_cfa_register 7
  44              	.LBB2:
  67:Core/Src/stm32f4xx_hal_msp.c **** 
  68:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  69:Core/Src/stm32f4xx_hal_msp.c **** 
  70:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  71:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  C:\Users\mauro\AppData\Local\Temp\ccBmdQPS.s 			page 3


  72:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  45              		.loc 1 72 3
  46 0006 0023     		movs	r3, #0
  47 0008 7B60     		str	r3, [r7, #4]
  48 000a 104B     		ldr	r3, .L2
  49 000c 5B6C     		ldr	r3, [r3, #68]
  50 000e 0F4A     		ldr	r2, .L2
  51 0010 43F48043 		orr	r3, r3, #16384
  52 0014 5364     		str	r3, [r2, #68]
  53 0016 0D4B     		ldr	r3, .L2
  54 0018 5B6C     		ldr	r3, [r3, #68]
  55 001a 03F48043 		and	r3, r3, #16384
  56 001e 7B60     		str	r3, [r7, #4]
  57 0020 7B68     		ldr	r3, [r7, #4]
  58              	.LBE2:
  59              	.LBB3:
  73:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  60              		.loc 1 73 3
  61 0022 0023     		movs	r3, #0
  62 0024 3B60     		str	r3, [r7]
  63 0026 094B     		ldr	r3, .L2
  64 0028 1B6C     		ldr	r3, [r3, #64]
  65 002a 084A     		ldr	r2, .L2
  66 002c 43F08053 		orr	r3, r3, #268435456
  67 0030 1364     		str	r3, [r2, #64]
  68 0032 064B     		ldr	r3, .L2
  69 0034 1B6C     		ldr	r3, [r3, #64]
  70 0036 03F08053 		and	r3, r3, #268435456
  71 003a 3B60     		str	r3, [r7]
  72 003c 3B68     		ldr	r3, [r7]
  73              	.LBE3:
  74:Core/Src/stm32f4xx_hal_msp.c **** 
  75:Core/Src/stm32f4xx_hal_msp.c ****   /* System interrupt init*/
  76:Core/Src/stm32f4xx_hal_msp.c **** 
  77:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  78:Core/Src/stm32f4xx_hal_msp.c **** 
  79:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  80:Core/Src/stm32f4xx_hal_msp.c **** }
  74              		.loc 1 80 1
  75 003e 00BF     		nop
  76 0040 0C37     		adds	r7, r7, #12
  77              	.LCFI3:
  78              		.cfi_def_cfa_offset 4
  79 0042 BD46     		mov	sp, r7
  80              	.LCFI4:
  81              		.cfi_def_cfa_register 13
  82              		@ sp needed
  83 0044 5DF8047B 		ldr	r7, [sp], #4
  84              	.LCFI5:
  85              		.cfi_restore 7
  86              		.cfi_def_cfa_offset 0
  87 0048 7047     		bx	lr
  88              	.L3:
  89 004a 00BF     		.align	2
  90              	.L2:
  91 004c 00380240 		.word	1073887232
  92              		.cfi_endproc
ARM GAS  C:\Users\mauro\AppData\Local\Temp\ccBmdQPS.s 			page 4


  93              	.LFE134:
  95              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
  96              		.align	1
  97              		.global	HAL_TIM_Base_MspInit
  98              		.syntax unified
  99              		.thumb
 100              		.thumb_func
 102              	HAL_TIM_Base_MspInit:
 103              	.LFB135:
  81:Core/Src/stm32f4xx_hal_msp.c **** 
  82:Core/Src/stm32f4xx_hal_msp.c **** /**
  83:Core/Src/stm32f4xx_hal_msp.c ****   * @brief TIM_Base MSP Initialization
  84:Core/Src/stm32f4xx_hal_msp.c ****   * This function configures the hardware resources used in this example
  85:Core/Src/stm32f4xx_hal_msp.c ****   * @param htim_base: TIM_Base handle pointer
  86:Core/Src/stm32f4xx_hal_msp.c ****   * @retval None
  87:Core/Src/stm32f4xx_hal_msp.c ****   */
  88:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
  89:Core/Src/stm32f4xx_hal_msp.c **** {
 104              		.loc 1 89 1
 105              		.cfi_startproc
 106              		@ args = 0, pretend = 0, frame = 16
 107              		@ frame_needed = 1, uses_anonymous_args = 0
 108 0000 80B5     		push	{r7, lr}
 109              	.LCFI6:
 110              		.cfi_def_cfa_offset 8
 111              		.cfi_offset 7, -8
 112              		.cfi_offset 14, -4
 113 0002 84B0     		sub	sp, sp, #16
 114              	.LCFI7:
 115              		.cfi_def_cfa_offset 24
 116 0004 00AF     		add	r7, sp, #0
 117              	.LCFI8:
 118              		.cfi_def_cfa_register 7
 119 0006 7860     		str	r0, [r7, #4]
  90:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM3)
 120              		.loc 1 90 15
 121 0008 7B68     		ldr	r3, [r7, #4]
 122 000a 1B68     		ldr	r3, [r3]
 123              		.loc 1 90 5
 124 000c 1C4A     		ldr	r2, .L8
 125 000e 9342     		cmp	r3, r2
 126 0010 16D1     		bne	.L5
 127              	.LBB4:
  91:Core/Src/stm32f4xx_hal_msp.c ****   {
  92:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN TIM3_MspInit 0 */
  93:Core/Src/stm32f4xx_hal_msp.c **** 
  94:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END TIM3_MspInit 0 */
  95:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
  96:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
 128              		.loc 1 96 5
 129 0012 0023     		movs	r3, #0
 130 0014 FB60     		str	r3, [r7, #12]
 131 0016 1B4B     		ldr	r3, .L8+4
 132 0018 1B6C     		ldr	r3, [r3, #64]
 133 001a 1A4A     		ldr	r2, .L8+4
 134 001c 43F00203 		orr	r3, r3, #2
 135 0020 1364     		str	r3, [r2, #64]
ARM GAS  C:\Users\mauro\AppData\Local\Temp\ccBmdQPS.s 			page 5


 136 0022 184B     		ldr	r3, .L8+4
 137 0024 1B6C     		ldr	r3, [r3, #64]
 138 0026 03F00203 		and	r3, r3, #2
 139 002a FB60     		str	r3, [r7, #12]
 140 002c FB68     		ldr	r3, [r7, #12]
 141              	.LBE4:
  97:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM3 interrupt Init */
  98:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 142              		.loc 1 98 5
 143 002e 0022     		movs	r2, #0
 144 0030 0021     		movs	r1, #0
 145 0032 1D20     		movs	r0, #29
 146 0034 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  99:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM3_IRQn);
 147              		.loc 1 99 5
 148 0038 1D20     		movs	r0, #29
 149 003a FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 100:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN TIM3_MspInit 1 */
 101:Core/Src/stm32f4xx_hal_msp.c **** 
 102:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END TIM3_MspInit 1 */
 103:Core/Src/stm32f4xx_hal_msp.c ****   }
 104:Core/Src/stm32f4xx_hal_msp.c ****   else if(htim_base->Instance==TIM4)
 105:Core/Src/stm32f4xx_hal_msp.c ****   {
 106:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN TIM4_MspInit 0 */
 107:Core/Src/stm32f4xx_hal_msp.c **** 
 108:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END TIM4_MspInit 0 */
 109:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 110:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM4_CLK_ENABLE();
 111:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM4 interrupt Init */
 112:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 113:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM4_IRQn);
 114:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN TIM4_MspInit 1 */
 115:Core/Src/stm32f4xx_hal_msp.c **** 
 116:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END TIM4_MspInit 1 */
 117:Core/Src/stm32f4xx_hal_msp.c ****   }
 118:Core/Src/stm32f4xx_hal_msp.c **** 
 119:Core/Src/stm32f4xx_hal_msp.c **** }
 150              		.loc 1 119 1
 151 003e 1AE0     		b	.L7
 152              	.L5:
 104:Core/Src/stm32f4xx_hal_msp.c ****   {
 153              		.loc 1 104 20
 154 0040 7B68     		ldr	r3, [r7, #4]
 155 0042 1B68     		ldr	r3, [r3]
 104:Core/Src/stm32f4xx_hal_msp.c ****   {
 156              		.loc 1 104 10
 157 0044 104A     		ldr	r2, .L8+8
 158 0046 9342     		cmp	r3, r2
 159 0048 15D1     		bne	.L7
 160              	.LBB5:
 110:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM4 interrupt Init */
 161              		.loc 1 110 5
 162 004a 0023     		movs	r3, #0
 163 004c BB60     		str	r3, [r7, #8]
 164 004e 0D4B     		ldr	r3, .L8+4
 165 0050 1B6C     		ldr	r3, [r3, #64]
 166 0052 0C4A     		ldr	r2, .L8+4
ARM GAS  C:\Users\mauro\AppData\Local\Temp\ccBmdQPS.s 			page 6


 167 0054 43F00403 		orr	r3, r3, #4
 168 0058 1364     		str	r3, [r2, #64]
 169 005a 0A4B     		ldr	r3, .L8+4
 170 005c 1B6C     		ldr	r3, [r3, #64]
 171 005e 03F00403 		and	r3, r3, #4
 172 0062 BB60     		str	r3, [r7, #8]
 173 0064 BB68     		ldr	r3, [r7, #8]
 174              	.LBE5:
 112:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM4_IRQn);
 175              		.loc 1 112 5
 176 0066 0022     		movs	r2, #0
 177 0068 0021     		movs	r1, #0
 178 006a 1E20     		movs	r0, #30
 179 006c FFF7FEFF 		bl	HAL_NVIC_SetPriority
 113:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN TIM4_MspInit 1 */
 180              		.loc 1 113 5
 181 0070 1E20     		movs	r0, #30
 182 0072 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 183              	.L7:
 184              		.loc 1 119 1
 185 0076 00BF     		nop
 186 0078 1037     		adds	r7, r7, #16
 187              	.LCFI9:
 188              		.cfi_def_cfa_offset 8
 189 007a BD46     		mov	sp, r7
 190              	.LCFI10:
 191              		.cfi_def_cfa_register 13
 192              		@ sp needed
 193 007c 80BD     		pop	{r7, pc}
 194              	.L9:
 195 007e 00BF     		.align	2
 196              	.L8:
 197 0080 00040040 		.word	1073742848
 198 0084 00380240 		.word	1073887232
 199 0088 00080040 		.word	1073743872
 200              		.cfi_endproc
 201              	.LFE135:
 203              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 204              		.align	1
 205              		.global	HAL_TIM_MspPostInit
 206              		.syntax unified
 207              		.thumb
 208              		.thumb_func
 210              	HAL_TIM_MspPostInit:
 211              	.LFB136:
 120:Core/Src/stm32f4xx_hal_msp.c **** 
 121:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
 122:Core/Src/stm32f4xx_hal_msp.c **** {
 212              		.loc 1 122 1
 213              		.cfi_startproc
 214              		@ args = 0, pretend = 0, frame = 32
 215              		@ frame_needed = 1, uses_anonymous_args = 0
 216 0000 80B5     		push	{r7, lr}
 217              	.LCFI11:
 218              		.cfi_def_cfa_offset 8
 219              		.cfi_offset 7, -8
 220              		.cfi_offset 14, -4
ARM GAS  C:\Users\mauro\AppData\Local\Temp\ccBmdQPS.s 			page 7


 221 0002 88B0     		sub	sp, sp, #32
 222              	.LCFI12:
 223              		.cfi_def_cfa_offset 40
 224 0004 00AF     		add	r7, sp, #0
 225              	.LCFI13:
 226              		.cfi_def_cfa_register 7
 227 0006 7860     		str	r0, [r7, #4]
 123:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 228              		.loc 1 123 20
 229 0008 07F10C03 		add	r3, r7, #12
 230 000c 0022     		movs	r2, #0
 231 000e 1A60     		str	r2, [r3]
 232 0010 5A60     		str	r2, [r3, #4]
 233 0012 9A60     		str	r2, [r3, #8]
 234 0014 DA60     		str	r2, [r3, #12]
 235 0016 1A61     		str	r2, [r3, #16]
 124:Core/Src/stm32f4xx_hal_msp.c ****   if(htim->Instance==TIM4)
 236              		.loc 1 124 10
 237 0018 7B68     		ldr	r3, [r7, #4]
 238 001a 1B68     		ldr	r3, [r3]
 239              		.loc 1 124 5
 240 001c 124A     		ldr	r2, .L13
 241 001e 9342     		cmp	r3, r2
 242 0020 1DD1     		bne	.L12
 243              	.LBB6:
 125:Core/Src/stm32f4xx_hal_msp.c ****   {
 126:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN TIM4_MspPostInit 0 */
 127:Core/Src/stm32f4xx_hal_msp.c **** 
 128:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END TIM4_MspPostInit 0 */
 129:Core/Src/stm32f4xx_hal_msp.c **** 
 130:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 244              		.loc 1 130 5
 245 0022 0023     		movs	r3, #0
 246 0024 BB60     		str	r3, [r7, #8]
 247 0026 114B     		ldr	r3, .L13+4
 248 0028 1B6B     		ldr	r3, [r3, #48]
 249 002a 104A     		ldr	r2, .L13+4
 250 002c 43F00203 		orr	r3, r3, #2
 251 0030 1363     		str	r3, [r2, #48]
 252 0032 0E4B     		ldr	r3, .L13+4
 253 0034 1B6B     		ldr	r3, [r3, #48]
 254 0036 03F00203 		and	r3, r3, #2
 255 003a BB60     		str	r3, [r7, #8]
 256 003c BB68     		ldr	r3, [r7, #8]
 257              	.LBE6:
 131:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM4 GPIO Configuration
 132:Core/Src/stm32f4xx_hal_msp.c ****     PB6     ------> TIM4_CH1
 133:Core/Src/stm32f4xx_hal_msp.c ****     PB7     ------> TIM4_CH2
 134:Core/Src/stm32f4xx_hal_msp.c ****     */
 135:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 258              		.loc 1 135 25
 259 003e C023     		movs	r3, #192
 260 0040 FB60     		str	r3, [r7, #12]
 136:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 261              		.loc 1 136 26
 262 0042 0223     		movs	r3, #2
 263 0044 3B61     		str	r3, [r7, #16]
ARM GAS  C:\Users\mauro\AppData\Local\Temp\ccBmdQPS.s 			page 8


 137:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 264              		.loc 1 137 26
 265 0046 0023     		movs	r3, #0
 266 0048 7B61     		str	r3, [r7, #20]
 138:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 267              		.loc 1 138 27
 268 004a 0023     		movs	r3, #0
 269 004c BB61     		str	r3, [r7, #24]
 139:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 270              		.loc 1 139 31
 271 004e 0223     		movs	r3, #2
 272 0050 FB61     		str	r3, [r7, #28]
 140:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 273              		.loc 1 140 5
 274 0052 07F10C03 		add	r3, r7, #12
 275 0056 1946     		mov	r1, r3
 276 0058 0548     		ldr	r0, .L13+8
 277 005a FFF7FEFF 		bl	HAL_GPIO_Init
 278              	.L12:
 141:Core/Src/stm32f4xx_hal_msp.c **** 
 142:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN TIM4_MspPostInit 1 */
 143:Core/Src/stm32f4xx_hal_msp.c **** 
 144:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END TIM4_MspPostInit 1 */
 145:Core/Src/stm32f4xx_hal_msp.c ****   }
 146:Core/Src/stm32f4xx_hal_msp.c **** 
 147:Core/Src/stm32f4xx_hal_msp.c **** }
 279              		.loc 1 147 1
 280 005e 00BF     		nop
 281 0060 2037     		adds	r7, r7, #32
 282              	.LCFI14:
 283              		.cfi_def_cfa_offset 8
 284 0062 BD46     		mov	sp, r7
 285              	.LCFI15:
 286              		.cfi_def_cfa_register 13
 287              		@ sp needed
 288 0064 80BD     		pop	{r7, pc}
 289              	.L14:
 290 0066 00BF     		.align	2
 291              	.L13:
 292 0068 00080040 		.word	1073743872
 293 006c 00380240 		.word	1073887232
 294 0070 00040240 		.word	1073873920
 295              		.cfi_endproc
 296              	.LFE136:
 298              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 299              		.align	1
 300              		.global	HAL_TIM_Base_MspDeInit
 301              		.syntax unified
 302              		.thumb
 303              		.thumb_func
 305              	HAL_TIM_Base_MspDeInit:
 306              	.LFB137:
 148:Core/Src/stm32f4xx_hal_msp.c **** /**
 149:Core/Src/stm32f4xx_hal_msp.c ****   * @brief TIM_Base MSP De-Initialization
 150:Core/Src/stm32f4xx_hal_msp.c ****   * This function freeze the hardware resources used in this example
 151:Core/Src/stm32f4xx_hal_msp.c ****   * @param htim_base: TIM_Base handle pointer
 152:Core/Src/stm32f4xx_hal_msp.c ****   * @retval None
ARM GAS  C:\Users\mauro\AppData\Local\Temp\ccBmdQPS.s 			page 9


 153:Core/Src/stm32f4xx_hal_msp.c ****   */
 154:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 155:Core/Src/stm32f4xx_hal_msp.c **** {
 307              		.loc 1 155 1
 308              		.cfi_startproc
 309              		@ args = 0, pretend = 0, frame = 8
 310              		@ frame_needed = 1, uses_anonymous_args = 0
 311 0000 80B5     		push	{r7, lr}
 312              	.LCFI16:
 313              		.cfi_def_cfa_offset 8
 314              		.cfi_offset 7, -8
 315              		.cfi_offset 14, -4
 316 0002 82B0     		sub	sp, sp, #8
 317              	.LCFI17:
 318              		.cfi_def_cfa_offset 16
 319 0004 00AF     		add	r7, sp, #0
 320              	.LCFI18:
 321              		.cfi_def_cfa_register 7
 322 0006 7860     		str	r0, [r7, #4]
 156:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM3)
 323              		.loc 1 156 15
 324 0008 7B68     		ldr	r3, [r7, #4]
 325 000a 1B68     		ldr	r3, [r3]
 326              		.loc 1 156 5
 327 000c 0F4A     		ldr	r2, .L19
 328 000e 9342     		cmp	r3, r2
 329 0010 09D1     		bne	.L16
 157:Core/Src/stm32f4xx_hal_msp.c ****   {
 158:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN TIM3_MspDeInit 0 */
 159:Core/Src/stm32f4xx_hal_msp.c **** 
 160:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END TIM3_MspDeInit 0 */
 161:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 162:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 330              		.loc 1 162 5
 331 0012 0F4B     		ldr	r3, .L19+4
 332 0014 1B6C     		ldr	r3, [r3, #64]
 333 0016 0E4A     		ldr	r2, .L19+4
 334 0018 23F00203 		bic	r3, r3, #2
 335 001c 1364     		str	r3, [r2, #64]
 163:Core/Src/stm32f4xx_hal_msp.c **** 
 164:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM3 interrupt DeInit */
 165:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM3_IRQn);
 336              		.loc 1 165 5
 337 001e 1D20     		movs	r0, #29
 338 0020 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 166:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN TIM3_MspDeInit 1 */
 167:Core/Src/stm32f4xx_hal_msp.c **** 
 168:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END TIM3_MspDeInit 1 */
 169:Core/Src/stm32f4xx_hal_msp.c ****   }
 170:Core/Src/stm32f4xx_hal_msp.c ****   else if(htim_base->Instance==TIM4)
 171:Core/Src/stm32f4xx_hal_msp.c ****   {
 172:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN TIM4_MspDeInit 0 */
 173:Core/Src/stm32f4xx_hal_msp.c **** 
 174:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END TIM4_MspDeInit 0 */
 175:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 176:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM4_CLK_DISABLE();
 177:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  C:\Users\mauro\AppData\Local\Temp\ccBmdQPS.s 			page 10


 178:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM4 interrupt DeInit */
 179:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM4_IRQn);
 180:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN TIM4_MspDeInit 1 */
 181:Core/Src/stm32f4xx_hal_msp.c **** 
 182:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END TIM4_MspDeInit 1 */
 183:Core/Src/stm32f4xx_hal_msp.c ****   }
 184:Core/Src/stm32f4xx_hal_msp.c **** 
 185:Core/Src/stm32f4xx_hal_msp.c **** }
 339              		.loc 1 185 1
 340 0024 0DE0     		b	.L18
 341              	.L16:
 170:Core/Src/stm32f4xx_hal_msp.c ****   {
 342              		.loc 1 170 20
 343 0026 7B68     		ldr	r3, [r7, #4]
 344 0028 1B68     		ldr	r3, [r3]
 170:Core/Src/stm32f4xx_hal_msp.c ****   {
 345              		.loc 1 170 10
 346 002a 0A4A     		ldr	r2, .L19+8
 347 002c 9342     		cmp	r3, r2
 348 002e 08D1     		bne	.L18
 176:Core/Src/stm32f4xx_hal_msp.c **** 
 349              		.loc 1 176 5
 350 0030 074B     		ldr	r3, .L19+4
 351 0032 1B6C     		ldr	r3, [r3, #64]
 352 0034 064A     		ldr	r2, .L19+4
 353 0036 23F00403 		bic	r3, r3, #4
 354 003a 1364     		str	r3, [r2, #64]
 179:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN TIM4_MspDeInit 1 */
 355              		.loc 1 179 5
 356 003c 1E20     		movs	r0, #30
 357 003e FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 358              	.L18:
 359              		.loc 1 185 1
 360 0042 00BF     		nop
 361 0044 0837     		adds	r7, r7, #8
 362              	.LCFI19:
 363              		.cfi_def_cfa_offset 8
 364 0046 BD46     		mov	sp, r7
 365              	.LCFI20:
 366              		.cfi_def_cfa_register 13
 367              		@ sp needed
 368 0048 80BD     		pop	{r7, pc}
 369              	.L20:
 370 004a 00BF     		.align	2
 371              	.L19:
 372 004c 00040040 		.word	1073742848
 373 0050 00380240 		.word	1073887232
 374 0054 00080040 		.word	1073743872
 375              		.cfi_endproc
 376              	.LFE137:
 378              		.text
 379              	.Letext0:
 380              		.file 2 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f411xe.h"
 381              		.file 3 "c:\\arm-gcc\\tools\\arm-gnu-toolchain-11.3.rel1-mingw-w64-i686-arm-none-eabi\\arm-none-ea
 382              		.file 4 "c:\\arm-gcc\\tools\\arm-gnu-toolchain-11.3.rel1-mingw-w64-i686-arm-none-eabi\\arm-none-ea
 383              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 384              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
ARM GAS  C:\Users\mauro\AppData\Local\Temp\ccBmdQPS.s 			page 11


 385              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 386              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 387              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
ARM GAS  C:\Users\mauro\AppData\Local\Temp\ccBmdQPS.s 			page 12


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f4xx_hal_msp.c
C:\Users\mauro\AppData\Local\Temp\ccBmdQPS.s:20     .text.HAL_MspInit:00000000 $t
C:\Users\mauro\AppData\Local\Temp\ccBmdQPS.s:26     .text.HAL_MspInit:00000000 HAL_MspInit
C:\Users\mauro\AppData\Local\Temp\ccBmdQPS.s:91     .text.HAL_MspInit:0000004c $d
C:\Users\mauro\AppData\Local\Temp\ccBmdQPS.s:96     .text.HAL_TIM_Base_MspInit:00000000 $t
C:\Users\mauro\AppData\Local\Temp\ccBmdQPS.s:102    .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
C:\Users\mauro\AppData\Local\Temp\ccBmdQPS.s:197    .text.HAL_TIM_Base_MspInit:00000080 $d
C:\Users\mauro\AppData\Local\Temp\ccBmdQPS.s:204    .text.HAL_TIM_MspPostInit:00000000 $t
C:\Users\mauro\AppData\Local\Temp\ccBmdQPS.s:210    .text.HAL_TIM_MspPostInit:00000000 HAL_TIM_MspPostInit
C:\Users\mauro\AppData\Local\Temp\ccBmdQPS.s:292    .text.HAL_TIM_MspPostInit:00000068 $d
C:\Users\mauro\AppData\Local\Temp\ccBmdQPS.s:299    .text.HAL_TIM_Base_MspDeInit:00000000 $t
C:\Users\mauro\AppData\Local\Temp\ccBmdQPS.s:305    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
C:\Users\mauro\AppData\Local\Temp\ccBmdQPS.s:372    .text.HAL_TIM_Base_MspDeInit:0000004c $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_GPIO_Init
HAL_NVIC_DisableIRQ
