Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 14aced727f23471e82f8c9c8f2f1ec53 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_Mux8_behav xil_defaultlib.sim_Mux8 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port in1 [C:/Users/16346/Mux_8/Mux_8.srcs/sources_1/new/sbjq.v:35]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Mux_8
Compiling module xil_defaultlib.sbjq
Compiling module xil_defaultlib.sim_Mux8
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_Mux8_behav
