{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1723426859206 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1723426859206 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 12 09:40:57 2024 " "Processing started: Mon Aug 12 09:40:57 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1723426859206 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723426859206 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off seven_tube -c seven_tube " "Command: quartus_map --read_settings_files=on --write_settings_files=off seven_tube -c seven_tube" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723426859206 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1723426859814 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1723426859814 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "seven_tube_debug.qsys " "Elaborating Platform Designer system entity \"seven_tube_debug.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723426869514 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.08.12.09:41:13 Progress: Loading prj/seven_tube_debug.qsys " "2024.08.12.09:41:13 Progress: Loading prj/seven_tube_debug.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723426873029 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.08.12.09:41:14 Progress: Reading input file " "2024.08.12.09:41:14 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723426874223 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.08.12.09:41:14 Progress: Adding in_system_sources_probes_0 \[altera_in_system_sources_probes 23.1\] " "2024.08.12.09:41:14 Progress: Adding in_system_sources_probes_0 \[altera_in_system_sources_probes 23.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723426874264 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.08.12.09:41:14 Progress: Parameterizing module in_system_sources_probes_0 " "2024.08.12.09:41:14 Progress: Parameterizing module in_system_sources_probes_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723426874441 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.08.12.09:41:14 Progress: Building connections " "2024.08.12.09:41:14 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723426874444 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.08.12.09:41:14 Progress: Parameterizing connections " "2024.08.12.09:41:14 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723426874444 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.08.12.09:41:14 Progress: Validating " "2024.08.12.09:41:14 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723426874459 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.08.12.09:41:15 Progress: Done reading input file " "2024.08.12.09:41:15 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723426875117 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Seven_tube_debug: Generating seven_tube_debug \"seven_tube_debug\" for QUARTUS_SYNTH " "Seven_tube_debug: Generating seven_tube_debug \"seven_tube_debug\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723426876784 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "In_system_sources_probes_0: \"seven_tube_debug\" instantiated altera_in_system_sources_probes \"in_system_sources_probes_0\" " "In_system_sources_probes_0: \"seven_tube_debug\" instantiated altera_in_system_sources_probes \"in_system_sources_probes_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723426879076 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Seven_tube_debug: Done \"seven_tube_debug\" with 2 modules, 2 files " "Seven_tube_debug: Done \"seven_tube_debug\" with 2 modules, 2 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723426879077 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "seven_tube_debug.qsys " "Finished elaborating Platform Designer system entity \"seven_tube_debug.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723426879807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/seven_tube/rtl/shift_data.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/seven_tube/rtl/shift_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_data " "Found entity 1: shift_data" {  } { { "../rtl/shift_data.v" "" { Text "D:/git-repository/fpga_training/seven_tube/rtl/shift_data.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723426879833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723426879833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/seven_tube/rtl/seven_tube_shift.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/seven_tube/rtl/seven_tube_shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_tube_shift " "Found entity 1: seven_tube_shift" {  } { { "../rtl/seven_tube_shift.v" "" { Text "D:/git-repository/fpga_training/seven_tube/rtl/seven_tube_shift.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723426879836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723426879836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/seven_tube/rtl/seg_ctrl_shift.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/seven_tube/rtl/seg_ctrl_shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_ctrl_shift " "Found entity 1: seg_ctrl_shift" {  } { { "../rtl/seg_ctrl_shift.v" "" { Text "D:/git-repository/fpga_training/seven_tube/rtl/seg_ctrl_shift.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723426879839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723426879839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_tube_debug/seven_tube_debug_bb.v 1 1 " "Found 1 design units, including 1 entities, in source file seven_tube_debug/seven_tube_debug_bb.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_tube_debug " "Found entity 1: seven_tube_debug" {  } { { "seven_tube_debug/seven_tube_debug_bb.v" "" { Text "D:/git-repository/fpga_training/seven_tube/prj/seven_tube_debug/seven_tube_debug_bb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723426879842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723426879842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/seven_tube/rtl/clk_div_2khz.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/seven_tube/rtl/clk_div_2khz.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div_2khz " "Found entity 1: clk_div_2khz" {  } { { "../rtl/clk_div_2khz.v" "" { Text "D:/git-repository/fpga_training/seven_tube/rtl/clk_div_2khz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723426879845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723426879845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/seven_tube/rtl/seven_tube_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/seven_tube/rtl/seven_tube_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_tube_fsm " "Found entity 1: seven_tube_fsm" {  } { { "../rtl/seven_tube_fsm.v" "" { Text "D:/git-repository/fpga_training/seven_tube/rtl/seven_tube_fsm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723426879848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723426879848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/seven_tube/rtl/seg_ctrl_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/seven_tube/rtl/seg_ctrl_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_ctrl_fsm " "Found entity 1: seg_ctrl_fsm" {  } { { "../rtl/seg_ctrl_fsm.v" "" { Text "D:/git-repository/fpga_training/seven_tube/rtl/seg_ctrl_fsm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723426879851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723426879851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/seven_tube/rtl/seven_tube.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/seven_tube/rtl/seven_tube.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_tube " "Found entity 1: seven_tube" {  } { { "../rtl/seven_tube.v" "" { Text "D:/git-repository/fpga_training/seven_tube/rtl/seven_tube.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723426879854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723426879854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/seven_tube/rtl/seg_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/seven_tube/rtl/seg_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_ctrl " "Found entity 1: seg_ctrl" {  } { { "../rtl/seg_ctrl.v" "" { Text "D:/git-repository/fpga_training/seven_tube/rtl/seg_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723426879857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723426879857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/seven_tube_debug/seven_tube_debug.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/seven_tube_debug/seven_tube_debug.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_tube_debug " "Found entity 1: seven_tube_debug" {  } { { "db/ip/seven_tube_debug/seven_tube_debug.v" "" { Text "D:/git-repository/fpga_training/seven_tube/prj/db/ip/seven_tube_debug/seven_tube_debug.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723426879860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723426879860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/seven_tube_debug/submodules/altsource_probe_top.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/seven_tube_debug/submodules/altsource_probe_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altsource_probe_top " "Found entity 1: altsource_probe_top" {  } { { "db/ip/seven_tube_debug/submodules/altsource_probe_top.v" "" { Text "D:/git-repository/fpga_training/seven_tube/prj/db/ip/seven_tube_debug/submodules/altsource_probe_top.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723426879864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723426879864 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "seven_tube_shift " "Elaborating entity \"seven_tube_shift\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1723426879898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_data shift_data:shift_data_inst " "Elaborating entity \"shift_data\" for hierarchy \"shift_data:shift_data_inst\"" {  } { { "../rtl/seven_tube_shift.v" "shift_data_inst" { Text "D:/git-repository/fpga_training/seven_tube/rtl/seven_tube_shift.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723426879900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div_2khz clk_div_2khz:clk_div_2khz_inst " "Elaborating entity \"clk_div_2khz\" for hierarchy \"clk_div_2khz:clk_div_2khz_inst\"" {  } { { "../rtl/seven_tube_shift.v" "clk_div_2khz_inst" { Text "D:/git-repository/fpga_training/seven_tube/rtl/seven_tube_shift.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723426879921 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 clk_div_2khz.v(17) " "Verilog HDL assignment warning at clk_div_2khz.v(17): truncated value with size 32 to match size of target (25)" {  } { { "../rtl/clk_div_2khz.v" "" { Text "D:/git-repository/fpga_training/seven_tube/rtl/clk_div_2khz.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1723426879922 "|seven_tube_fsm|clk_div_2khz:clk_div_2khz_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_ctrl_shift seg_ctrl_shift:seg_ctrl_shift_inst " "Elaborating entity \"seg_ctrl_shift\" for hierarchy \"seg_ctrl_shift:seg_ctrl_shift_inst\"" {  } { { "../rtl/seven_tube_shift.v" "seg_ctrl_shift_inst" { Text "D:/git-repository/fpga_training/seven_tube/rtl/seven_tube_shift.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723426879924 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/shift_data.v" "" { Text "D:/git-repository/fpga_training/seven_tube/rtl/shift_data.v" 24 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1723426880494 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1723426880494 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[7\] VCC " "Pin \"seg\[7\]\" is stuck at VCC" {  } { { "../rtl/seven_tube_shift.v" "" { Text "D:/git-repository/fpga_training/seven_tube/rtl/seven_tube_shift.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723426880529 "|seven_tube_shift|seg[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1723426880529 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1723426880617 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1723426880961 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altsource_probe_top 19 " "Ignored 19 assignments for entity \"altsource_probe_top\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1723426881053 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "seven_tube_debug 16 " "Ignored 16 assignments for entity \"seven_tube_debug\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1723426881053 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1723426881291 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723426881291 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "134 " "Implemented 134 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1723426881507 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1723426881507 ""} { "Info" "ICUT_CUT_TM_LCELLS" "121 " "Implemented 121 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1723426881507 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1723426881507 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4810 " "Peak virtual memory: 4810 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1723426881522 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 12 09:41:21 2024 " "Processing ended: Mon Aug 12 09:41:21 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1723426881522 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1723426881522 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:48 " "Total CPU time (on all processors): 00:00:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1723426881522 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1723426881522 ""}
