// Seed: 3818064491
module module_0 (
    output supply1 id_0,
    input wand id_1,
    input wand module_0,
    output wire id_3,
    input tri id_4,
    input tri id_5,
    output wire id_6,
    output supply0 id_7,
    output tri0 id_8,
    output supply1 id_9,
    output wor id_10,
    input wand id_11,
    input tri0 id_12,
    input uwire id_13,
    input uwire id_14,
    output tri1 id_15
);
  assign {-1'b0} = id_2;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    output logic id_0,
    input supply0 id_1,
    output supply1 id_2,
    output wire id_3,
    output tri0 id_4
);
  initial begin : LABEL_0
    id_0 <= 1;
  end
  module_0 modCall_1 (
      id_3,
      id_1,
      id_1,
      id_3,
      id_1,
      id_1,
      id_2,
      id_4,
      id_3,
      id_4,
      id_2,
      id_1,
      id_1,
      id_1,
      id_1,
      id_4
  );
endmodule
