# TCL File Generated by Component Editor 16.1
# Fri May 26 16:13:23 BST 2017
# DO NOT MODIFY


# 
# dircc_processing_counter "DiRCC Processing Counter" v1.0
#  2017.05.26.16:13:23
# 
# 

# 
# request TCL package from ACDS 16.1
# 
package require -exact qsys 16.1


# 
# module dircc_processing_counter
# 
set_module_property DESCRIPTION ""
set_module_property NAME dircc_processing_counter
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME "DiRCC Processing Counter"
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL dircc_processing
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file dircc_types.sv SYSTEM_VERILOG PATH dircc_processing_counter/dircc_types.sv
add_fileset_file dircc_system_states_pkg.sv SYSTEM_VERILOG PATH dircc_processing_counter/dircc_system_states_pkg.sv
add_fileset_file dircc_application_pkg.sv SYSTEM_VERILOG PATH dircc_processing_counter/dircc_application_pkg.sv
add_fileset_file dircc_counter_compute_handler.sv SYSTEM_VERILOG PATH dircc_processing_counter/dircc_counter_compute_handler.sv
add_fileset_file dircc_counter_receive_handler.sv SYSTEM_VERILOG PATH dircc_processing_counter/dircc_counter_receive_handler.sv
add_fileset_file dircc_counter_rts_handler.sv SYSTEM_VERILOG PATH dircc_processing_counter/dircc_counter_rts_handler.sv
add_fileset_file dircc_counter_send_handler.sv SYSTEM_VERILOG PATH dircc_processing_counter/dircc_counter_send_handler.sv
add_fileset_file dircc_processing.sv SYSTEM_VERILOG PATH dircc_processing_counter/dircc_processing.sv TOP_LEVEL_FILE
add_fileset_file dircc_avalon_st_packet_sender.sv SYSTEM_VERILOG PATH dircc_avalon_st_packet_sender/dircc_avalon_st_packet_sender.sv
add_fileset_file altera_avalon_sc_fifo.v VERILOG PATH dircc_avalon_st_packet_receiver/altera_avalon_sc_fifo.v
add_fileset_file dircc_avalon_st_packet_receiver.sv SYSTEM_VERILOG PATH dircc_avalon_st_packet_receiver/dircc_avalon_st_packet_receiver.sv
add_fileset_file dircc_status_register.sv SYSTEM_VERILOG PATH dircc_status_register/dircc_status_register.sv

add_fileset SIM_VERILOG SIM_VERILOG "" ""
set_fileset_property SIM_VERILOG TOP_LEVEL dircc_processing
set_fileset_property SIM_VERILOG ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property SIM_VERILOG ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file dircc_types.sv SYSTEM_VERILOG PATH dircc_processing_counter/dircc_types.sv
add_fileset_file dircc_system_states_pkg.sv SYSTEM_VERILOG PATH dircc_processing_counter/dircc_system_states_pkg.sv
add_fileset_file dircc_application_pkg.sv SYSTEM_VERILOG PATH dircc_processing_counter/dircc_application_pkg.sv
add_fileset_file dircc_counter_compute_handler.sv SYSTEM_VERILOG PATH dircc_processing_counter/dircc_counter_compute_handler.sv
add_fileset_file dircc_counter_receive_handler.sv SYSTEM_VERILOG PATH dircc_processing_counter/dircc_counter_receive_handler.sv
add_fileset_file dircc_counter_rts_handler.sv SYSTEM_VERILOG PATH dircc_processing_counter/dircc_counter_rts_handler.sv
add_fileset_file dircc_counter_send_handler.sv SYSTEM_VERILOG PATH dircc_processing_counter/dircc_counter_send_handler.sv
add_fileset_file dircc_processing.sv SYSTEM_VERILOG PATH dircc_processing_counter/dircc_processing.sv
add_fileset_file dircc_avalon_st_packet_sender.sv SYSTEM_VERILOG PATH dircc_avalon_st_packet_sender/dircc_avalon_st_packet_sender.sv
add_fileset_file altera_avalon_sc_fifo.v VERILOG PATH dircc_avalon_st_packet_receiver/altera_avalon_sc_fifo.v
add_fileset_file dircc_avalon_st_packet_receiver.sv SYSTEM_VERILOG PATH dircc_avalon_st_packet_receiver/dircc_avalon_st_packet_receiver.sv
add_fileset_file dircc_status_register.sv SYSTEM_VERILOG PATH dircc_status_register/dircc_status_register.sv

add_fileset SIM_VHDL SIM_VHDL "" ""
set_fileset_property SIM_VHDL TOP_LEVEL dircc_processing
set_fileset_property SIM_VHDL ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property SIM_VHDL ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file dircc_types.sv SYSTEM_VERILOG PATH dircc_processing_counter/dircc_types.sv
add_fileset_file dircc_system_states_pkg.sv SYSTEM_VERILOG PATH dircc_processing_counter/dircc_system_states_pkg.sv
add_fileset_file dircc_application_pkg.sv SYSTEM_VERILOG PATH dircc_processing_counter/dircc_application_pkg.sv
add_fileset_file dircc_counter_compute_handler.sv SYSTEM_VERILOG PATH dircc_processing_counter/dircc_counter_compute_handler.sv
add_fileset_file dircc_counter_receive_handler.sv SYSTEM_VERILOG PATH dircc_processing_counter/dircc_counter_receive_handler.sv
add_fileset_file dircc_counter_rts_handler.sv SYSTEM_VERILOG PATH dircc_processing_counter/dircc_counter_rts_handler.sv
add_fileset_file dircc_counter_send_handler.sv SYSTEM_VERILOG PATH dircc_processing_counter/dircc_counter_send_handler.sv
add_fileset_file dircc_processing.sv SYSTEM_VERILOG PATH dircc_processing_counter/dircc_processing.sv
add_fileset_file dircc_avalon_st_packet_sender.sv SYSTEM_VERILOG PATH dircc_avalon_st_packet_sender/dircc_avalon_st_packet_sender.sv
add_fileset_file altera_avalon_sc_fifo.v VERILOG PATH dircc_avalon_st_packet_receiver/altera_avalon_sc_fifo.v
add_fileset_file dircc_avalon_st_packet_receiver.sv SYSTEM_VERILOG PATH dircc_avalon_st_packet_receiver/dircc_avalon_st_packet_receiver.sv
add_fileset_file dircc_status_register.sv SYSTEM_VERILOG PATH dircc_status_register/dircc_status_register.sv


# 
# parameters
# 
add_parameter BITS_PER_SYMBOL INTEGER 8
set_parameter_property BITS_PER_SYMBOL DEFAULT_VALUE 8
set_parameter_property BITS_PER_SYMBOL DISPLAY_NAME BITS_PER_SYMBOL
set_parameter_property BITS_PER_SYMBOL TYPE INTEGER
set_parameter_property BITS_PER_SYMBOL UNITS None
set_parameter_property BITS_PER_SYMBOL ALLOWED_RANGES -2147483648:2147483647
set_parameter_property BITS_PER_SYMBOL HDL_PARAMETER true
add_parameter SYMBOLS_PER_BEAT INTEGER 4
set_parameter_property SYMBOLS_PER_BEAT DEFAULT_VALUE 4
set_parameter_property SYMBOLS_PER_BEAT DISPLAY_NAME SYMBOLS_PER_BEAT
set_parameter_property SYMBOLS_PER_BEAT TYPE INTEGER
set_parameter_property SYMBOLS_PER_BEAT UNITS None
set_parameter_property SYMBOLS_PER_BEAT ALLOWED_RANGES -2147483648:2147483647
set_parameter_property SYMBOLS_PER_BEAT HDL_PARAMETER true
add_parameter INPUT_FIFO_DEPTH INTEGER 8
set_parameter_property INPUT_FIFO_DEPTH DEFAULT_VALUE 8
set_parameter_property INPUT_FIFO_DEPTH DISPLAY_NAME INPUT_FIFO_DEPTH
set_parameter_property INPUT_FIFO_DEPTH TYPE INTEGER
set_parameter_property INPUT_FIFO_DEPTH UNITS None
set_parameter_property INPUT_FIFO_DEPTH ALLOWED_RANGES -2147483648:2147483647
set_parameter_property INPUT_FIFO_DEPTH HDL_PARAMETER true
add_parameter STATUS_MEM_WIDTH INTEGER 16
set_parameter_property STATUS_MEM_WIDTH DEFAULT_VALUE 16
set_parameter_property STATUS_MEM_WIDTH DISPLAY_NAME STATUS_MEM_WIDTH
set_parameter_property STATUS_MEM_WIDTH TYPE INTEGER
set_parameter_property STATUS_MEM_WIDTH UNITS None
set_parameter_property STATUS_MEM_WIDTH ALLOWED_RANGES -2147483648:2147483647
set_parameter_property STATUS_MEM_WIDTH HDL_PARAMETER true
add_parameter STATUS_ADDRESS_WIDTH INTEGER 15
set_parameter_property STATUS_ADDRESS_WIDTH DEFAULT_VALUE 15
set_parameter_property STATUS_ADDRESS_WIDTH DISPLAY_NAME STATUS_ADDRESS_WIDTH
set_parameter_property STATUS_ADDRESS_WIDTH TYPE INTEGER
set_parameter_property STATUS_ADDRESS_WIDTH UNITS None
set_parameter_property STATUS_ADDRESS_WIDTH ALLOWED_RANGES -2147483648:2147483647
set_parameter_property STATUS_ADDRESS_WIDTH HDL_PARAMETER true
add_parameter STATUS_BYTE_WIDTH INTEGER 8
set_parameter_property STATUS_BYTE_WIDTH DEFAULT_VALUE 8
set_parameter_property STATUS_BYTE_WIDTH DISPLAY_NAME STATUS_BYTE_WIDTH
set_parameter_property STATUS_BYTE_WIDTH TYPE INTEGER
set_parameter_property STATUS_BYTE_WIDTH UNITS None
set_parameter_property STATUS_BYTE_WIDTH ALLOWED_RANGES -2147483648:2147483647
set_parameter_property STATUS_BYTE_WIDTH HDL_PARAMETER true
add_parameter STATUS_DEV_MEM_WIDTH INTEGER 12
set_parameter_property STATUS_DEV_MEM_WIDTH DEFAULT_VALUE 12
set_parameter_property STATUS_DEV_MEM_WIDTH DISPLAY_NAME STATUS_DEV_MEM_WIDTH
set_parameter_property STATUS_DEV_MEM_WIDTH TYPE INTEGER
set_parameter_property STATUS_DEV_MEM_WIDTH UNITS None
set_parameter_property STATUS_DEV_MEM_WIDTH ALLOWED_RANGES -2147483648:2147483647
set_parameter_property STATUS_DEV_MEM_WIDTH HDL_PARAMETER true
add_parameter STATUS_EDGE_MEM_WIDTH INTEGER 12
set_parameter_property STATUS_EDGE_MEM_WIDTH DEFAULT_VALUE 12
set_parameter_property STATUS_EDGE_MEM_WIDTH DISPLAY_NAME STATUS_EDGE_MEM_WIDTH
set_parameter_property STATUS_EDGE_MEM_WIDTH TYPE INTEGER
set_parameter_property STATUS_EDGE_MEM_WIDTH UNITS None
set_parameter_property STATUS_EDGE_MEM_WIDTH ALLOWED_RANGES -2147483648:2147483647
set_parameter_property STATUS_EDGE_MEM_WIDTH HDL_PARAMETER true
add_parameter ADDRESS_MEM_WIDTH INTEGER 32
set_parameter_property ADDRESS_MEM_WIDTH DEFAULT_VALUE 32
set_parameter_property ADDRESS_MEM_WIDTH DISPLAY_NAME ADDRESS_MEM_WIDTH
set_parameter_property ADDRESS_MEM_WIDTH TYPE INTEGER
set_parameter_property ADDRESS_MEM_WIDTH UNITS None
set_parameter_property ADDRESS_MEM_WIDTH ALLOWED_RANGES -2147483648:2147483647
set_parameter_property ADDRESS_MEM_WIDTH HDL_PARAMETER true
add_parameter RTS_READY_WIDTH INTEGER 32
set_parameter_property RTS_READY_WIDTH DEFAULT_VALUE 32
set_parameter_property RTS_READY_WIDTH DISPLAY_NAME RTS_READY_WIDTH
set_parameter_property RTS_READY_WIDTH TYPE INTEGER
set_parameter_property RTS_READY_WIDTH UNITS None
set_parameter_property RTS_READY_WIDTH ALLOWED_RANGES -2147483648:2147483647
set_parameter_property RTS_READY_WIDTH HDL_PARAMETER true
add_parameter DEVICE_ID STD_LOGIC_VECTOR 0
set_parameter_property DEVICE_ID DEFAULT_VALUE 0
set_parameter_property DEVICE_ID DISPLAY_NAME DEVICE_ID
set_parameter_property DEVICE_ID TYPE STD_LOGIC_VECTOR
set_parameter_property DEVICE_ID UNITS None
set_parameter_property DEVICE_ID ALLOWED_RANGES 0:17179869183
set_parameter_property DEVICE_ID HDL_PARAMETER true
add_parameter DIRCC_RTS_FLAGS_COMPUTE STD_LOGIC_VECTOR 2147483648
set_parameter_property DIRCC_RTS_FLAGS_COMPUTE DEFAULT_VALUE 2147483648
set_parameter_property DIRCC_RTS_FLAGS_COMPUTE DISPLAY_NAME DIRCC_RTS_FLAGS_COMPUTE
set_parameter_property DIRCC_RTS_FLAGS_COMPUTE TYPE STD_LOGIC_VECTOR
set_parameter_property DIRCC_RTS_FLAGS_COMPUTE UNITS None
set_parameter_property DIRCC_RTS_FLAGS_COMPUTE ALLOWED_RANGES 0:17179869183
set_parameter_property DIRCC_RTS_FLAGS_COMPUTE HDL_PARAMETER true


# 
# display items
# 


# 
# connection point clock
# 
add_interface clock clock end
set_interface_property clock clockRate 0
set_interface_property clock ENABLED true
set_interface_property clock EXPORT_OF ""
set_interface_property clock PORT_NAME_MAP ""
set_interface_property clock CMSIS_SVD_VARIABLES ""
set_interface_property clock SVD_ADDRESS_GROUP ""

add_interface_port clock clk clk Input 1


# 
# connection point reset
# 
add_interface reset reset end
set_interface_property reset associatedClock clock
set_interface_property reset synchronousEdges DEASSERT
set_interface_property reset ENABLED true
set_interface_property reset EXPORT_OF ""
set_interface_property reset PORT_NAME_MAP ""
set_interface_property reset CMSIS_SVD_VARIABLES ""
set_interface_property reset SVD_ADDRESS_GROUP ""

add_interface_port reset reset_n reset_n Input 1


# 
# connection point output
# 
add_interface output avalon_streaming start
set_interface_property output associatedClock clock
set_interface_property output associatedReset reset
set_interface_property output dataBitsPerSymbol 8
set_interface_property output errorDescriptor ""
set_interface_property output firstSymbolInHighOrderBits true
set_interface_property output maxChannel 0
set_interface_property output readyLatency 0
set_interface_property output ENABLED true
set_interface_property output EXPORT_OF ""
set_interface_property output PORT_NAME_MAP ""
set_interface_property output CMSIS_SVD_VARIABLES ""
set_interface_property output SVD_ADDRESS_GROUP ""

add_interface_port output output_endofpacket endofpacket Output 1
add_interface_port output output_data data Output 32
add_interface_port output output_empty empty Output 2
add_interface_port output output_ready ready Input 1
add_interface_port output output_startofpacket startofpacket Output 1
add_interface_port output output_valid valid Output 1


# 
# connection point mem
# 
add_interface mem avalon end
set_interface_property mem addressUnits WORDS
set_interface_property mem associatedClock clock
set_interface_property mem associatedReset reset
set_interface_property mem bitsPerSymbol 8
set_interface_property mem burstOnBurstBoundariesOnly false
set_interface_property mem burstcountUnits WORDS
set_interface_property mem explicitAddressSpan 0
set_interface_property mem holdTime 0
set_interface_property mem linewrapBursts false
set_interface_property mem maximumPendingReadTransactions 0
set_interface_property mem maximumPendingWriteTransactions 0
set_interface_property mem readLatency 0
set_interface_property mem readWaitTime 1
set_interface_property mem setupTime 0
set_interface_property mem timingUnits Cycles
set_interface_property mem writeWaitTime 0
set_interface_property mem ENABLED true
set_interface_property mem EXPORT_OF ""
set_interface_property mem PORT_NAME_MAP ""
set_interface_property mem CMSIS_SVD_VARIABLES ""
set_interface_property mem SVD_ADDRESS_GROUP ""

add_interface_port mem mem_address address Input STATUS_ADDRESS_WIDTH
add_interface_port mem mem_readdata readdata Output STATUS_MEM_WIDTH
add_interface_port mem mem_write write Input 1
add_interface_port mem mem_writedata writedata Input STATUS_MEM_WIDTH
set_interface_assignment mem embeddedsw.configuration.isFlash 0
set_interface_assignment mem embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment mem embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment mem embeddedsw.configuration.isPrintableDevice 0


# 
# connection point input
# 
add_interface input avalon_streaming end
set_interface_property input associatedClock clock
set_interface_property input associatedReset reset
set_interface_property input dataBitsPerSymbol 8
set_interface_property input errorDescriptor ""
set_interface_property input firstSymbolInHighOrderBits true
set_interface_property input maxChannel 0
set_interface_property input readyLatency 0
set_interface_property input ENABLED true
set_interface_property input EXPORT_OF ""
set_interface_property input PORT_NAME_MAP ""
set_interface_property input CMSIS_SVD_VARIABLES ""
set_interface_property input SVD_ADDRESS_GROUP ""

add_interface_port input input_data data Input 32
add_interface_port input input_empty empty Input 2
add_interface_port input input_startofpacket startofpacket Input 1
add_interface_port input input_endofpacket endofpacket Input 1
add_interface_port input input_ready ready Output 1
add_interface_port input input_valid valid Input 1


# 
# connection point address
# 
add_interface address conduit end
set_interface_property address associatedClock ""
set_interface_property address associatedReset ""
set_interface_property address ENABLED true
set_interface_property address EXPORT_OF ""
set_interface_property address PORT_NAME_MAP ""
set_interface_property address CMSIS_SVD_VARIABLES ""
set_interface_property address SVD_ADDRESS_GROUP ""

add_interface_port address address address Input ADDRESS_MEM_WIDTH

