#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Mon Jan 15 11:07:20 2018
# Process ID: 12709
# Current directory: /user/5/.base/ruffiotm/home/Documents/3A/TLM/cours-tlm/TPs/squelette/tp3
# Command line: vivado zybo/project_1/project_1.xpr
# Log file: /user/5/.base/ruffiotm/home/Documents/3A/TLM/cours-tlm/TPs/squelette/tp3/vivado.log
# Journal file: /user/5/.base/ruffiotm/home/Documents/3A/TLM/cours-tlm/TPs/squelette/tp3/vivado.jou
#-----------------------------------------------------------
start_gui
open_project zybo/project_1/project_1.xpr
INFO: [Project 1-313] Project file moved from '/home/moy/enseignements/2016-2017/tlm/git/TPs/corrige/tp3/zybo/project_1' since last save.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-509] GeneratedRun file for 'design_1_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'synth_2' not found
WARNING: [Project 1-509] GeneratedRun file for 'impl_2' not found
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory '/user/5/.base/ruffiotm/home/Documents/3A/TLM/cours-tlm/TPs/squelette/tp3/zybo/project_1/project_1.cache/ip', nor could it be found using path '/home/moy/enseignements/2016-2017/tlm/git/TPs/corrige/tp3/zybo/project_1/project_1.cache/ip'.
WARNING: [filemgmt 56-2] IP Output Repository Path: Could not find the directory '/user/5/.base/ruffiotm/home/Documents/3A/TLM/cours-tlm/TPs/squelette/tp3/zybo/project_1/project_1.cache/ip', nor could it be found using path '/home/moy/enseignements/2016-2017/tlm/git/TPs/corrige/tp3/zybo/project_1/project_1.cache/ip'.
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory '/user/5/.base/ruffiotm/home/Documents/3A/TLM/cours-tlm/TPs/squelette/tp3/zybo/project_1/project_1.ip_user_files', nor could it be found using path '/home/moy/enseignements/2016-2017/tlm/git/TPs/corrige/tp3/zybo/project_1/project_1.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/user/5/.base/ruffiotm/home/Documents/3A/TLM/cours-tlm/TPs/squelette/tp3/zybo/vga_axi_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/matieres/5MMMTSP/Xilinx/Vivado/2016.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'design_1_axi_bram_ctrl_0_0' generated file not found '/user/5/.base/ruffiotm/home/Documents/3A/TLM/cours-tlm/TPs/squelette/tp3/zybo/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_axi_bram_ctrl_0_0' generated file not found '/user/5/.base/ruffiotm/home/Documents/3A/TLM/cours-tlm/TPs/squelette/tp3/zybo/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/sim/design_1_axi_bram_ctrl_0_0.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_microblaze_0_0' generated file not found '/user/5/.base/ruffiotm/home/Documents/3A/TLM/cours-tlm/TPs/squelette/tp3/zybo/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/sim/design_1_microblaze_0_0.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_axi_timer_0_0' generated file not found '/user/5/.base/ruffiotm/home/Documents/3A/TLM/cours-tlm/TPs/squelette/tp3/zybo/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/sim/design_1_axi_timer_0_0.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_mdm_0_0' generated file not found '/user/5/.base/ruffiotm/home/Documents/3A/TLM/cours-tlm/TPs/squelette/tp3/zybo/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mdm_0_0/sim/design_1_mdm_0_0.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_proc_sys_reset_0_0' generated file not found '/user/5/.base/ruffiotm/home/Documents/3A/TLM/cours-tlm/TPs/squelette/tp3/zybo/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/sim/design_1_proc_sys_reset_0_0.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_axi_intc_0_1' generated file not found '/user/5/.base/ruffiotm/home/Documents/3A/TLM/cours-tlm/TPs/squelette/tp3/zybo/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_intc_0_1/sim/design_1_axi_intc_0_1.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_xlconcat_0_0' generated file not found '/user/5/.base/ruffiotm/home/Documents/3A/TLM/cours-tlm/TPs/squelette/tp3/zybo/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_blk_mem_gen_0_0' generated file not found '/user/5/.base/ruffiotm/home/Documents/3A/TLM/cours-tlm/TPs/squelette/tp3/zybo/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0_6/blk_mem_gen_v8_3_3/simulation/blk_mem_gen_v8_3.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_blk_mem_gen_0_0' generated file not found '/user/5/.base/ruffiotm/home/Documents/3A/TLM/cours-tlm/TPs/squelette/tp3/zybo/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0_6/sim/design_1_blk_mem_gen_0_0.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_axi_gpio_0_1' generated file not found '/user/5/.base/ruffiotm/home/Documents/3A/TLM/cours-tlm/TPs/squelette/tp3/zybo/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/sim/design_1_axi_gpio_0_1.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_xbar_0' generated file not found '/user/5/.base/ruffiotm/home/Documents/3A/TLM/cours-tlm/TPs/squelette/tp3/zybo/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_xbar_0' generated file not found '/user/5/.base/ruffiotm/home/Documents/3A/TLM/cours-tlm/TPs/squelette/tp3/zybo/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_1/hdl/fifo_generator_v13_1_rfs.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_xbar_0' generated file not found '/user/5/.base/ruffiotm/home/Documents/3A/TLM/cours-tlm/TPs/squelette/tp3/zybo/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_1/hdl/fifo_generator_v13_1_rfs.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_xbar_0' generated file not found '/user/5/.base/ruffiotm/home/Documents/3A/TLM/cours-tlm/TPs/squelette/tp3/zybo/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v'. Please regenerate to continue.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 5932.680 ; gain = 133.148 ; free physical = 12441 ; free virtual = 14428
update_compile_order -fileset sources_1
open_bd_design {/user/5/.base/ruffiotm/home/Documents/3A/TLM/cours-tlm/TPs/squelette/tp3/zybo/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.0 - axi_bram_ctrl_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:axi_intc:4.1 - axi_intc_0
Adding cell -- xilinx.com:ip:axi_timer:2.0 - axi_timer_0
Adding cell -- xilinx.com:ip:blk_mem_gen:8.3 - blk_mem_gen_0
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_0
Adding cell -- xilinx.com:ip:microblaze:9.6 - microblaze_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding cell -- user.org:user:vga_axi_ip:1.0 - vga_axi_ip_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file </user/5/.base/ruffiotm/home/Documents/3A/TLM/cours-tlm/TPs/squelette/tp3/zybo/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 6004.281 ; gain = 58.855 ; free physical = 12329 ; free virtual = 14353
launch_runs impl_2 -to_step write_bitstream
[Mon Jan 15 11:12:53 2018] Launched design_1_synth_1, synth_2...
Run output will be captured here:
design_1_synth_1: /user/5/.base/ruffiotm/home/Documents/3A/TLM/cours-tlm/TPs/squelette/tp3/zybo/project_1/project_1.runs/design_1_synth_1/runme.log
synth_2: /user/5/.base/ruffiotm/home/Documents/3A/TLM/cours-tlm/TPs/squelette/tp3/zybo/project_1/project_1.runs/synth_2/runme.log
[Mon Jan 15 11:12:53 2018] Launched impl_2...
Run output will be captured here: /user/5/.base/ruffiotm/home/Documents/3A/TLM/cours-tlm/TPs/squelette/tp3/zybo/project_1/project_1.runs/impl_2/runme.log
open_run impl_2
INFO: [Netlist 29-17] Analyzing 259 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/user/5/.base/ruffiotm/home/Documents/3A/TLM/cours-tlm/TPs/squelette/tp3/.Xil/Vivado-12709-ensipc416/dcp/design_1_wrapper_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/user/5/.base/ruffiotm/home/Documents/3A/TLM/cours-tlm/TPs/squelette/tp3/zybo/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mdm_0_0/design_1_mdm_0_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 6774.234 ; gain = 442.508 ; free physical = 11399 ; free virtual = 13651
Finished Parsing XDC File [/user/5/.base/ruffiotm/home/Documents/3A/TLM/cours-tlm/TPs/squelette/tp3/.Xil/Vivado-12709-ensipc416/dcp/design_1_wrapper_early.xdc]
Parsing XDC File [/user/5/.base/ruffiotm/home/Documents/3A/TLM/cours-tlm/TPs/squelette/tp3/.Xil/Vivado-12709-ensipc416/dcp/design_1_wrapper.xdc]
Finished Parsing XDC File [/user/5/.base/ruffiotm/home/Documents/3A/TLM/cours-tlm/TPs/squelette/tp3/.Xil/Vivado-12709-ensipc416/dcp/design_1_wrapper.xdc]
Parsing XDC File [/user/5/.base/ruffiotm/home/Documents/3A/TLM/cours-tlm/TPs/squelette/tp3/.Xil/Vivado-12709-ensipc416/dcp/design_1_wrapper_late.xdc]
Finished Parsing XDC File [/user/5/.base/ruffiotm/home/Documents/3A/TLM/cours-tlm/TPs/squelette/tp3/.Xil/Vivado-12709-ensipc416/dcp/design_1_wrapper_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.43 . Memory (MB): peak = 6785.234 ; gain = 11.000 ; free physical = 11388 ; free virtual = 13640
Restored from archive | CPU: 0.380000 secs | Memory: 9.249092 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.43 . Memory (MB): peak = 6785.234 ; gain = 11.000 ; free physical = 11388 ; free virtual = 13640
Generating merged BMM file for the design top 'design_1'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /user/5/.base/ruffiotm/home/Documents/3A/TLM/cours-tlm/TPs/squelette/tp3/zybo/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/data/mb_bootloop_le.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 95 instances were transformed.
  LUT6_2 => LUT6_2 (LUT6, LUT5): 79 instances
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 16 instances

open_run: Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 6912.746 ; gain = 789.824 ; free physical = 11255 ; free virtual = 13499
file copy -force /user/5/.base/ruffiotm/home/Documents/3A/TLM/cours-tlm/TPs/squelette/tp3/zybo/project_1/project_1.runs/impl_2/design_1_wrapper.sysdef /user/5/.base/ruffiotm/home/Documents/3A/TLM/cours-tlm/TPs/squelette/tp3/zybo/project_1/project_1.sdk/design_1_wrapper.hdf

launch_sdk -workspace /user/5/.base/ruffiotm/home/Documents/3A/TLM/cours-tlm/TPs/squelette/tp3/zybo/project_1/project_1.sdk -hwspec /user/5/.base/ruffiotm/home/Documents/3A/TLM/cours-tlm/TPs/squelette/tp3/zybo/project_1/project_1.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace /user/5/.base/ruffiotm/home/Documents/3A/TLM/cours-tlm/TPs/squelette/tp3/zybo/project_1/project_1.sdk -hwspec /user/5/.base/ruffiotm/home/Documents/3A/TLM/cours-tlm/TPs/squelette/tp3/zybo/project_1/project_1.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jan 15 12:36:34 2018...
