--------------------------------------------------------------------------------
Release 7.1.03i Trace H.41
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

C:/Xilinx71/bin/nt/trce.exe -ise f:\pt8612\xilinx\vhdl\hd_module\HD_Module.ise
-intstyle ise -e 3 -l 3 -s 11 -xml hd_gen_module hd_gen_module.ncd -o
hd_gen_module.twr hd_gen_module.pcf


Design file:              hd_gen_module.ncd
Physical constraint file: hd_gen_module.pcf
Device,speed:             xc4vfx20,-11 (ADVANCED 1.54 2005-05-25, STEPPING level 0)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.

================================================================================
Timing constraint: NET "f1484_i_IBUFG" PERIOD = 6.7 ns HIGH 50%;

 582 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   2.659ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "f1485_i_IBUFG" PERIOD = 6.7 ns HIGH 50%;

 6029 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   6.676ns.
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock f1484_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
f1484_i        |    3.639|         |         |         |
f1485_i        |    3.639|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock f1485_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
f1484_i        |    3.639|         |         |         |
f1485_i        |    5.723|         |    3.338|         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 6611 paths, 0 nets, and 2476 connections

Design statistics:
   Minimum period:   6.676ns (Maximum frequency: 149.790MHz)


Analysis completed Fri Oct 07 11:59:20 2005
--------------------------------------------------------------------------------



Peak Memory Usage: 166 MB
