<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:24:26" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 120 has been inferred" BundleName="INPUT" VarName="input" LoopLoc="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:24:26" LoopName="VITIS_LOOP_24_2" ParentFunc="fc6_hls(float (*) [1][1], float (*) [120][1][1], float*, float*)" Length="120" Direction="read" AccessID="input9seq" OrigID="for.inc.load.6" OrigAccess-DebugLoc="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:26:20" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:24:26" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 120 has been inferred" BundleName="WEIGHTS" VarName="weights" LoopLoc="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:24:26" LoopName="VITIS_LOOP_24_2" ParentFunc="fc6_hls(float (*) [1][1], float (*) [120][1][1], float*, float*)" Length="120" Direction="read" AccessID="scevgepseq" OrigID="for.inc.load.10" OrigAccess-DebugLoc="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:27:32" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:24:26" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 120 has been inferred" BundleName="INPUT" VarName="input" LoopLoc="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:24:26" LoopName="VITIS_LOOP_24_2" ParentFunc="fc6_hls(float (*) [1][1], float (*) [120][1][1], float*, float*)" Length="120" Direction="read" AccessID="input9seq10" OrigID="for.inc.1.load.6" OrigAccess-DebugLoc="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:26:20" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:24:26" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 120 has been inferred" BundleName="WEIGHTS" VarName="weights" LoopLoc="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:24:26" LoopName="VITIS_LOOP_24_2" ParentFunc="fc6_hls(float (*) [1][1], float (*) [120][1][1], float*, float*)" Length="120" Direction="read" AccessID="scevgep11seq" OrigID="for.inc.1.load.10" OrigAccess-DebugLoc="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:27:32" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:18:19" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" BundleName="BIAS" VarName="bias" LoopLoc="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:18:19" LoopName="VITIS_LOOP_18_1" ParentFunc="fc6_hls(float (*) [1][1], float (*) [120][1][1], float*, float*)" OrigID="for.inc18.load.4" OrigAccess-DebugLoc="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:32:27" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:18:19" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" BundleName="BIAS" VarName="bias" LoopLoc="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:18:19" LoopName="VITIS_LOOP_18_1" ParentFunc="fc6_hls(float (*) [1][1], float (*) [120][1][1], float*, float*)" OrigID="for.inc18.1.load.4" OrigAccess-DebugLoc="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:32:27" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:18:19" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="INPUT" VarName="input" LoopLoc="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:18:19" LoopName="VITIS_LOOP_18_1" ParentFunc="fc6_hls(float (*) [1][1], float (*) [120][1][1], float*, float*)" OrigID="input9seq" OrigAccess-DebugLoc="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:24:26" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:18:19" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="INPUT" VarName="input" LoopLoc="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:18:19" LoopName="VITIS_LOOP_18_1" ParentFunc="fc6_hls(float (*) [1][1], float (*) [120][1][1], float*, float*)" OrigID="input9seq10" OrigAccess-DebugLoc="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:24:26" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:18:19" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" BundleName="WEIGHTS" VarName="weights" LoopLoc="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:18:19" LoopName="VITIS_LOOP_18_1" ParentFunc="fc6_hls(float (*) [1][1], float (*) [120][1][1], float*, float*)" OrigID="scevgepseq" OrigAccess-DebugLoc="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:24:26" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:18:19" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" BundleName="WEIGHTS" VarName="weights" LoopLoc="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:18:19" LoopName="VITIS_LOOP_18_1" ParentFunc="fc6_hls(float (*) [1][1], float (*) [120][1][1], float*, float*)" OrigID="scevgep11seq" OrigAccess-DebugLoc="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:24:26" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:18:19" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" BundleName="OUTPUT" VarName="output" LoopLoc="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:18:19" LoopName="VITIS_LOOP_18_1" ParentFunc="fc6_hls(float (*) [1][1], float (*) [120][1][1], float*, float*)" OrigID="for.inc18.store.7" OrigAccess-DebugLoc="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:32:19" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:18:19" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" BundleName="OUTPUT" VarName="output" LoopLoc="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:18:19" LoopName="VITIS_LOOP_18_1" ParentFunc="fc6_hls(float (*) [1][1], float (*) [120][1][1], float*, float*)" OrigID="for.inc18.1.store.7" OrigAccess-DebugLoc="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:32:19" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:24:26" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="INPUT" VarName="input" LoopLoc="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:24:26" LoopName="VITIS_LOOP_24_2" ParentFunc="fc6_hls(float (*) [1][1], float (*) [120][1][1], float*, float*)" OrigID="input9seq10" OrigAccess-DebugLoc="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:24:26" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:24:26" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="WEIGHTS" VarName="weights" LoopLoc="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:24:26" LoopName="VITIS_LOOP_24_2" ParentFunc="fc6_hls(float (*) [1][1], float (*) [120][1][1], float*, float*)" OrigID="scevgep11seq" OrigAccess-DebugLoc="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:24:26" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:24:26" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="INPUT" VarName="input" LoopLoc="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:24:26" LoopName="VITIS_LOOP_24_2" ParentFunc="fc6_hls(float (*) [1][1], float (*) [120][1][1], float*, float*)" OrigID="input9seq" OrigAccess-DebugLoc="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:24:26" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:24:26" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="WEIGHTS" VarName="weights" LoopLoc="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:24:26" LoopName="VITIS_LOOP_24_2" ParentFunc="fc6_hls(float (*) [1][1], float (*) [120][1][1], float*, float*)" OrigID="scevgepseq" OrigAccess-DebugLoc="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:24:26" OrigDirection="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:24:26" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 120 and bit width 32 in loop 'VITIS_LOOP_24_2' has been inferred on bundle 'INPUT_r'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="INPUT_r" LoopLoc="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:24:26" LoopName="VITIS_LOOP_24_2" Length="120" Width="32" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:24:26" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 120 and bit width 32 in loop 'VITIS_LOOP_24_2' has been inferred on bundle 'WEIGHTS'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="WEIGHTS" LoopLoc="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:24:26" LoopName="VITIS_LOOP_24_2" Length="120" Width="32" Direction="read"/>
</VitisHLS:BurstInfo>

