---

    # 
  # 
  # ======== Result =========
  # 
  # best option name OPQ16,IVF65536,PQ16
  # nprobe: 30
  # QPS 533.7766221090277
  # stage_option_list
  # Stage 1:
  # 
  #         HBM_bank: 0
  #         BRAM_18K: 37
  #         URAM: 0
  #         FF: 2659
  #         LUT: 2152
  #         DSP48E: 20
  #         
  # QPS: 32014.635261833984
  # Cycles per query: 4373.0
  # OPQ_ENABLE: True
  # OPQ_UNROLL_FACTOR: 4
  # Stage 2:
  # 
  #         HBM_bank: 2
  #         BRAM_18K: 1.0
  #         URAM: 0
  #         FF: 46139
  #         LUT: 35958
  #         DSP48E: 232
  #         
  # QPS: 533.7766221090277
  # Cycles per query: 262282
  # STAGE2_ON_CHIP: False
  # STAGE2_OFF_CHIP_START_CHANNEL:None
  # PE_NUM_CENTER_DIST_COMP: 4
  # Stage 3:
  # 
  #         HBM_bank: 0
  #         BRAM_18K: 1.0
  #         URAM: 0
  #         FF: 5977.099999999999
  #         LUT: 6518.700000000001
  #         DSP48E: 0
  #         
  # QPS: 1067.7893709195191
  # Cycles per query: 131112
  # STAGE_3_PRIORITY_QUEUE_LEVEL: 1
  # STAGE_3_PRIORITY_QUEUE_L1_NUM: 1
  # Stage 4:
  # 
  #         HBM_bank: 1
  #         BRAM_18K: 275.0
  #         URAM: 8
  #         FF: 32341
  #         LUT: 20365
  #         DSP48E: 54
  #         
  # QPS: 1093.3399975009372
  # Cycles per query: 128048
  # PE_NUM_TABLE_CONSTRUCTION: 1
  # Stage 5:
  # 
  #         HBM_bank: 1.0
  #         BRAM_18K: 21.0
  #         URAM: 0.0
  #         FF: 5881.0
  #         LUT: 5471.333333333333
  #         DSP48E: 30.0
  #         
  # QPS: 2262.0778801098722
  # Cycles per query: 61890
  # HBM_CHANNEL_NUM: 1
  # STAGE5_COMP_PE_NUM: 1
  # Stage 6:
  # 
  #         HBM_bank: 0
  #         BRAM_18K: 6.0
  #         URAM: 0
  #         FF: 6452.099999999999
  #         LUT: 6788.700000000001
  #         DSP48E: 0
  #         
  # QPS: 2677.8882938026013
  # Cycles per query: 52280
  # 
  # SORT_GROUP_ENABLE: False
  # SORT_GROUP_NUM: None
  # STAGE_6_PRIORITY_QUEUE_LEVEL: 2
  # STAGE_6_PRIORITY_QUEUE_L2_NUM: None
  # STAGE_6_STREAM_PER_L2_QUEUE_LARGER: None
  # STAGE_6_STREAM_PER_L2_QUEUE_SMALLER: None
  #         
  # total_valid_design: 7308
  # Total resource consumption: (with shell)
  # 
  #         HBM_bank: 4.0
  #         BRAM_18K: 1425.0
  #         URAM: 8.0
  #         FF: 480227.2
  #         LUT: 326397.73333333334
  #         DSP48E: 352.0
  #         
  # Total resource consumption: (accelerator kernel without shell)
  # 
  #         HBM_bank: 4.0
  #         BRAM_18K: 341.0
  #         URAM: 8.0
  #         FF: 99449.20000000001
  #         LUT: 77253.73333333332
  #         DSP48E: 336.0
  #         
  # 
  # Per Stage Utilization rate (Total = FPGA):
  # Stage 1: {'BRAM_18K': '0.6882440476190476%', 'DSP48E': '0.16276041666666669%', 'FF': '0.07693865740740741%', 'LUT': '0.12453703703703704%', 'URAM': '0.0%'}
  # Stage 2: {'BRAM_18K': '0.018601190476190476%', 'DSP48E': '1.8880208333333333%', 'FF': '1.3350405092592592%', 'LUT': '2.0809027777777778%', 'URAM': '0.0%'}
  # Stage 3: {'BRAM_18K': '0.018601190476190476%', 'DSP48E': '0.0%', 'FF': '0.17294849537037035%', 'LUT': '0.37723958333333335%', 'URAM': '0.0%'}
  # Stage 4: {'BRAM_18K': '5.1153273809523805%', 'DSP48E': '0.439453125%', 'FF': '0.9357928240740742%', 'LUT': '1.1785300925925926%', 'URAM': '0.625%'}
  # Stage 5: {'BRAM_18K': '0.390625%', 'DSP48E': '0.244140625%', 'FF': '0.17016782407407408%', 'LUT': '0.3166280864197531%', 'URAM': '0.0%'}
  # Stage 6: {'BRAM_18K': '0.11160714285714285%', 'DSP48E': '0.0%', 'FF': '0.18669270833333332%', 'LUT': '0.39286458333333335%', 'URAM': '0.0%'}
  # 
  # Per Stage Utilization rate (Total = Accelerator Kernel (without shell)):
  # Stage 1: {'BRAM_18K': '10.850439882697946%', 'DSP48E': '5.952380952380952%', 'FF': '2.673726887697437%', 'LUT': '2.785625894239416%', 'URAM': '0.0%'}
  # LUT only:
  # Stage 1: 2.785625894239416%
  # Stage 2: {'BRAM_18K': '0.2932551319648094%', 'DSP48E': '69.04761904761905%', 'FF': '46.394541132558125%', 'LUT': '46.54532337595768%', 'URAM': '0.0%'}
  # LUT only:
  # Stage 2: 46.54532337595768%
  # Stage 3: {'BRAM_18K': '0.2932551319648094%', 'DSP48E': '0.0%', 'FF': '6.010204204759815%', 'LUT': '8.438038808911934%', 'URAM': '0.0%'}
  # LUT only:
  # Stage 3: 8.438038808911934%
  # Stage 4: {'BRAM_18K': '80.64516129032258%', 'DSP48E': '16.071428571428573%', 'FF': '32.520120825506886%', 'LUT': '26.361185565142055%', 'URAM': '100.0%'}
  # LUT only:
  # Stage 4: 26.361185565142055%
  # Stage 5: {'BRAM_18K': '6.158357771260997%', 'DSP48E': '8.928571428571429%', 'FF': '5.913571954324418%', 'LUT': '7.0822898742326155%', 'URAM': '0.0%'}
  # LUT only:
  # Stage 5: 7.0822898742326155%
  # Stage 6: {'BRAM_18K': '1.7595307917888565%', 'DSP48E': '0.0%', 'FF': '6.487834995153303%', 'LUT': '8.787536481516321%', 'URAM': '0.0%'}
  # LUT only:
  # Stage 6: 8.787536481516321%
  # 
  # Total Utilization rate:
  # {'BRAM_18K': '26.50669642857143%', 'DSP48E': '2.864583333333333%', 'FF': '13.895462962962963%', 'LUT': '18.888757716049383%', 'URAM': '0.625%'}


  # Constants
  NLIST: 65536
  NPROBE: 30
  D: 128
  M: 16
  K: 256
  TOPK: 10

  QUERY_NUM: 10000

  LARGE_NUM: 99999999 # used to init the heap
  # stage 1
  OPQ_ENABLE: True
  OPQ_UNROLL_FACTOR: 4 # 4 or 8, the larger the better performance, left None if OPQ_ENABLE=False, only used when OPQ_ENABLE=True

  # stage 2
  # except last PE: compute more distances per query, last one compute less
  # e.g., nlist = 8192, PE num = 15, 
  #   each of the first 14 PEs construct 547 tables (8192 / 15 round up), 
  #   while the last constructs 534: 14 * 547 + 534 = 8192
  STAGE2_ON_CHIP: False
  PE_NUM_CENTER_DIST_COMP: 6

  # stage 3
  STAGE_3_PRIORITY_QUEUE_LEVEL: 1 # support 1 or 2
  STAGE_3_PRIORITY_QUEUE_L1_NUM: 1 # only used when STAGE_3_PRIORITY_QUEUE_LEVEL=2

  # stage 4
  # except last PE: construct more tables per query, last one construct less
  # e.g., nprobe = 17, PE num = 6, each of the first 5 PEs construct 3 tables, 
  #   while the last constructs 2: 5 * 3 + 2 = 17
  PE_NUM_TABLE_CONSTRUCTION: 1

  # stage 5
  # (HBM_CHANNEL_NUM * 3 / STAGE5_COMP_PE_NUM) must be integar
  # e.g., default 1 HBM channel -> 3 PQ code streams -> STAGE5_COMP_PE_NUM = 3 * HBM_CHANNEL_NUM
  # e.g., merge content of 1 HBM channel to 1 PQ code stream -> STAGE5_COMP_PE_NUM = HBM_CHANNEL_NUM
  # e.g., merge content of 2 HBM channels to 1 PQ code stream -> STAGE5_COMP_PE_NUM = HBM_CHANNEL_NUM / 2
  HBM_CHANNEL_NUM: 1 # PQ code stream num = 3 * HBM_CHANNEL_NUM
  STAGE5_COMP_PE_NUM: 1

  # stage 6
  # there could be a sorting network before the priority queue group (SORT_GROUP_ENABLE)
  #   if not, set SORT_GROUP_ENABLE to False, and SORT_GROUP_NUM to 0 or None
  # number of 16 outputs per cycle, e.g., HBM channel num = 10, comp PE num = 30, then 
  #   SORT_GROUP_NUM = 2; if HBM channel = 12, PE_num = 36, then SORT_GROUP_NUM = 3
  SORT_GROUP_ENABLE: False
  SORT_GROUP_NUM: 0 # only used when SORT_GROUP_ENABLE=True
  STAGE_6_PRIORITY_QUEUE_LEVEL: 2 # supported level num: 2 or 3
  # only fill STAGE_6_PRIORITY_QUEUE_L2_NUM, STAGE_6_STREAM_PER_L2_QUEUE_LARGER, STAGE_6_STREAM_PER_L2_QUEUE_SMALLER
  #   when STAGE_6_PRIORITY_QUEUE_LEVEL = 3, else left them blank
  # Must subject to: L1 stream num = (without sort-reduction unit) STAGE5_COMP_PE_NUM * 2 
  #                  or = (with sort reduction) 16 * 2
  # (STAGE_6_PRIORITY_QUEUE_L2_NUM - 1) * STAGE_6_STREAM_PER_L2_QUEUE_LARGER + STAGE_6_STREAM_PER_L2_QUEUE_SMALLER
  # STAGE_6_PRIORITY_QUEUE_L2_NUM: 2 # only used when when STAGE_6_PRIORITY_QUEUE_LEVEL = 3
  # STAGE_6_STREAM_PER_L2_QUEUE_LARGER: 6 # only used when when STAGE_6_PRIORITY_QUEUE_LEVEL = 3
  # STAGE_6_STREAM_PER_L2_QUEUE_SMALLER: 4 # only used when when STAGE_6_PRIORITY_QUEUE_LEVEL = 3

  # Dataset config
  DB_SCALE: 100M # 1M to 1000M
  FPGA_NUM: 1 # e.g., can use 8 FPGAs to serve 1000M dataset, each stores 125M vectors

  # Data directory (don't add "/" after the dir)
  #   e.g., dir=/home/wejiang/saved_npy_data/FPGA_data_SIFT100M_OPQ16,IVF8192,PQ16_HBM_10_banks, 
  #     then the content for HBM0 is:
  #     /home/wejiang/saved_npy_data/FPGA_data_SIFT100M_OPQ16,IVF8192,PQ16_HBM_10_banks/HBM_bank_0_raw
  # DATA_DIR: "/mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT100M_IVF4096,PQ16_23_banks"
  # GT_DIR: "/mnt/scratch/wenqi/saved_npy_data/gnd/"

  # FPGA Settings
  DEVICE: U250 # Supported devices: U280, U250, U50
  FREQ: 140
