<!DOCTYPE html>
<html lang="en">

	<head>

		<!-- Meta tags -->
		<meta charset="UTF-8">
		<meta name="viewport" content="width=device-width, initial-scale=1.0">
		<meta http-equiv="X-UA-Compatible" content="ie=edge">

		<meta name="description" content="Md Kawser Bepary's website, biography, education, previous experience and published papers."/>
		<meta name="keywords" content="mkbepary, Md Kawser Bepary, mdkawser.bepary, Md Kawser Bepary Github, Md Kawser Bepary Linkedin, Md Kawser Bepary UF, Md Kawser Bepary Google Scholar, Md Kawser Bepary portfolio"/>
		
		<meta name="author" content="Md Kawser Bepary" />
		<meta name="copyright" content="Work protected by copyright; no distribution without permission." />
		
		<!-- Title + Icon -->
		<title>Md Kawser Bepary</title>
		<!-- <link rel="icon" type="image/x-icon" href="assets/documents/imgs/mkbepary.ico"> -->

		<!-- Improve SEO -->
		<meta name="robots" content="index,follow" />

		<!-- Styles -->
		<link href="https://cdn.jsdelivr.net/npm/bootstrap@5.2.0-beta1/dist/css/bootstrap.min.css" rel="stylesheet" integrity="sha384-0evHe/X+R7YkIZDRvuzKMRqM+OrBnVFBL6DOitfPri4tjfHxaWutUpFmBp4vmVor" crossorigin="anonymous">
		<link rel="stylesheet" href="https://site-assets.fontawesome.com/releases/v6.2.1/css/all.css">
		<link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/toastr.js/latest/toastr.min.css">
		<link rel="stylesheet" href="https://cdn.rawgit.com/jpswalsh/academicons/master/css/academicons.min.css">
		<link rel="stylesheet" href="assets/css/main.css">


	</head>

	<!-- Google tag (gtag.js) & Google Analytics -->
	<script>
        fetch('./assets/js/config.json')
            .then(response => response.json())
            .then(config => {
                const scriptTag = document.createElement('script');
                scriptTag.async = true;
                scriptTag.src = `https://www.googletagmanager.com/gtag/js?id=${config.googleAnalyticsMeasurementId}`;
                document.head.appendChild(scriptTag);

                window.dataLayer = window.dataLayer || [];
                function gtag(){dataLayer.push(arguments);}
                gtag('js', new Date());

                gtag('config', config.googleAnalyticsMeasurementId);
            })
            .catch(error => console.error('Error loading the configuration:', error));
    </script>

	<body>

		<!-- Bottom rounded button -->
		<div class="options-button" id="options-toggler"><i class="fa-light fa-arrows-repeat"></i></div>
		<div class="options-button" id="theme"><i class="fa-duotone fa-lightbulb"></i></div>
		<div class="options-button" id="lan"><img class="lang-flag" src="https://flagcdn.com/w20/us.png" alt="Flag indicating the english language is selected"></div>

<!-- Navbar -->
<nav id="top-nav" class="navbar navbar-expand-md navbar-light bg-light flex-md-nowrap flex-wrap">
    <div class="container justify-content-center">
        <button class="navbar-toggler" type="button" data-bs-toggle="collapse" data-bs-target="#collapsingNavbar3">
            <span class="navbar-toggler-icon"></span>
        </button>
        <div class="navbar-collapse collapse flex-grow-1 justify-content-center" id="collapsingNavbar3">
            <ul class="navbar-nav mx-auto language" id="navbarList">
                <li class="nav-item">
                    <a class="nav-link active" id="aboutme" href="#" data-en="About Me">About Me</a>
                </li>

                <li class="nav-item">
                    <a class="nav-link" id="experience" href="#" data-en="Experience">Experience</a>
                </li>
                <li class="nav-item">
                    <a class="nav-link" id="projects" href="#" data-en="Research Projects">Research Projects</a>
                </li>
                <li class="nav-item">
                    <a class="nav-link" id="publications" href="#" data-en="Publications">Publications</a>
                </li>

                <li class="nav-item">
                    <a class="nav-link" id="resources" href="#" data-en="Resources">Resources</a>
                </li>

                <!-- Example using Photos -->
                <!-- <li class="nav-item">
                    <a class="nav-link" id="photos" href="#" data-en="Photos">Photos</a>
                </li> -->
            </ul>
        </div>
    </div>
</nav>


		<div class="container" id="main-content">
			<div class="row content" id="section-content">
				
				<!-- Md Kawser Bepary profile and contact info -->
				<div id="leftPanel" class="col-md-3 language">
					<div class="row mb-3">
						<div class="col">
							<img src="assets/documents/imgs/mkbepary_dp.jpg" class="rounded me-auto d-block img-fluid profilepicture" alt="Md Kawser Bepary profile picture">
						</div>
					</div>
				
					<h3 class="mb-2">Md Kawser Bepary</h3>
				
					<p class="mb-4">
						Microelectronics Security Researcher and Ph.D. Candidate,<br>
						<a href="https://fics.institute.ufl.edu/index.php/about/" class="link-dark">Florida Institute for Cybersecurity (FICS) Research</a>,<br>
						Electrical and Computer Engineering,<br>
						University of Florida, USA
					</p>

			
					<div class="row mb-2">
						<div class="col-1">
							<i class="fal fa-map-marker-alt" aria-hidden="true"></i>
						</div>
				
						<div class="col-10">
							<a href="https://maps.google.com/?q=Gainesville, Florida, USA" class="link-dark">Gainesville, Florida, USA</a>
						</div>
					</div>
					
				
					<div class="row mb-2">
						<div class="col-1">
							<i class="fal fa-file" aria-hidden="true"></i>
						</div>
				
						<div class="col-10">
							<a href="assets/documents/resume_mkbepary_202410.pdf" class="link-dark" target="_blank">Resume [Updated 10/2024]</a>
						</div>
					</div>
				
					<div class="row mb-2">
						<div class="col-1">
							<i class="fa-regular fa-envelope" aria-hidden="true"></i>
						</div>
				
						<div class="col-10">
							<a href="mailto:mdkawser.bepary@ufl.edu" class="text-dark">mdkawser.bepary@ufl.edu</a>
						</div>
					</div>
				
					<div class="row mb-2">
						<div class="col-1">
							<i class="fa-brands fa-linkedin" aria-hidden="true"></i>
						</div>
				
						<div class="col-10">
							<a href="https://www.linkedin.com/in/md-kawser-bepary" class="link-dark" target="_blank">LinkedIn</a>
						</div>
					</div>
				
					<div class="row mb-2">
						<div class="col-1">
							<i class="ai ai-google-scholar" aria-hidden="true"></i>
						</div>
				
						<div class="col-10">
							<a href="https://scholar.google.com/citations?user=XHv1OXYAAAAJ&hl=en" class="link-dark" target="_blank">Google Scholar</a>
						</div>
					</div>
				
					<div class="row mb-2">
						<div class="col-1">
							<i class="fab fa-github" aria-hidden="true"></i>
						</div>
				
						<div class="col-10">
							<a href="https://github.com/mkbepary" class="link-dark" target="_blank">GitHub</a>
						</div>
					</div>
				</div>

				<!-- About Me -->
				<div class="col-md-8 offset-md-1 mb-5 active" id="aboutmeContent">
					<div class="container">

						<div class="row language">
							<p class="mt-2 justify">
								Welcome to my homepage! <br><br>
		
								I am a microelectronics security researcher and Ph.D. candidate at the University of Florida, specializing in secure SoC design, verification, and embedded systems. My research focuses on identifying and mitigating side-channel leakage in power, electromagnetic (EM), and cache to enhance hardware security for critical applications. <br><br>
		
								Experienced in RTL design, lightweight cryptography, and FPGA-based implementations, I have contributed to DARPA-funded projects and collaborated with Synopsys Inc. on developing security solutions that protect critical semiconductor technologies. My work is driven by a passion for advancing hardware security and ensuring that future systems are resilient, trustworthy, and secure.
							</p>

							<h4 id="researchinterestsH4" class="mt-2">
								Research Interests
							</h4>
							
							<div class="mt-2">
								<div><i class="fa-solid fa-shield"></i> Hardware Security and Trust</div>
								<div><i class="fa-solid fa-microchip"></i> Secure System-on-Chip (SoC) Design</div>
								<div><i class="fa-solid fa-chart-line"></i> Side-Channel Analysis</div>
								<div><i class="fa-solid fa-check"></i> Microelectronic Security Verification</div>
								<div><i class="fa-solid fa-cog"></i> Embedded System Application</div>
								<div><i class="fa-solid fa-brain"></i> Machine Learning</div>
							</div>

							<!-- Education Section -->
							<h4 id="educationH4" class="mt-4">Education</h4>

							<!-- Ph.D. in Electrical and Computer Engineering -->
							<div class="mt-3">
								<h5>Ph.D. in Electrical and Computer Engineering</h5>
								<div class="trnsf-thin">(University of Florida, Jan 2021 - Expected May 2025)</div>
								<p class="mt-1 justify">
									My doctoral research focuses on hardware security, specifically side-channel leakage assessment, System-on-Chip (SoC) design, and verification. Under the guidance of Prof. Mark Tehranipoor, I am working on developing pre-silicon side-channel analysis frameworks to ensure security in cryptographic hardware.
								</p>
								<div class="trnsf-thin"><span>Dissertation:</span> <span class="trnsf-italic">TBD (expected 2025)</span></div>
							</div>

							<!-- M.Sc. in Computer Engineering -->
							<div class="mt-3">
								<h5>M.Sc. in Computer Engineering</h5>
								<div class="trnsf-thin">(The University of Alabama in Huntsville, Aug 2019 - Dec 2020)</div>
								<p class="mt-1 justify">
									Specialized in embedded systems and digital design. My thesis work, under Prof. M. Tauhidur Rahman, focused on the reliability and security of DRAM modules, including studying bit-flips due to retention errors and developing robust detection techniques.
								</p>
							</div>

							<!-- B.Sc. in Electrical and Electronic Engineering -->
							<div class="mt-3">
								<h5>B.Sc. in Electrical and Electronic Engineering</h5>
								<div class="trnsf-thin">(Bangladesh University of Engineering and Technology, Jul 2014 - Oct 2018)</div>
								<p class="mt-1 justify">
									Core studies in electronics, digital design, and early exposure to embedded applications and security challenges. Graduated with a strong foundation in engineering principles, setting the stage for advanced research in hardware security.
								</p>
							</div>
							

						</div>

	
					</div>
				</div>


				<!-- Experience -->
				<div class="col-md-8 offset-md-1 mb-5" id="experienceContent">
					<div class="container">

						<h4 id="technicalSkillsH4" class="mt-4">
							Technical Skills
						</h4>
						
						<div class="p-3 rounded bg-light border">
							<div class="row">
								<div class="col-md-6 mb-2">
									<strong>Programming Languages</strong><br>
									<span>Python, C/C++, Rust, MATLAB, RISC-V/MIPS/8086 Assembly</span>
								</div>
								
								<div class="col-md-6 mb-2">
									<strong>Hardware Description Languages</strong><br>
									<span>Verilog, VHDL, SystemVerilog</span>
								</div>
						
								<div class="col-md-12 mb-2">
									<strong>Electronic Design Automation (EDA) Tools</strong>
									<ul class="list-unstyled ms-3">
										<li><strong>RTL Design and Synthesis:</strong> Synopsys Design Compiler, Cadence Genus, ABC, Xilinx Vivado</li>
										<li><strong>Functional Verification:</strong> Synopsys VCS, iVerilog, SystemVerilog Assertion, UVM</li>
										<li><strong>Formal Verification:</strong> Incisive Formal Verifier, Cadence JasperGold, Synopsys Formality</li>
										<li><strong>Physical Design:</strong> Cadence Innovus, Synopsys ICC2</li>
										<li><strong>Other Tools:</strong> Synopsys PrimeTime, TetraMax, StarRC</li>
									</ul>
								</div>
						
								<div class="col-md-6 mb-2">
									<strong>Scripting Languages</strong><br>
									<span>Make, CMake, Tcl/Tk, Unix Shell, Bash</span>
								</div>
						
								<div class="col-md-6 mb-2">
									<strong>Data Analysis & Machine Learning</strong><br>
									<span>Numpy, SciPy, Pandas, Scikit-learn, TensorFlow, Keras</span>
								</div>
						
								<div class="col-md-12">
									<strong>Additional Tools</strong><br>
									<span>Synopsys HSpice, Proteus, gem5, multi2sim, Linux, Git, LaTeX, Minitab</span>
								</div>
							</div>
						</div>
						
						<!-- FICS Research, University of Florida -->
						<div class="row mt-3">
							<h2>Graduate Research Assistant</h2>
							<div class="trnsf-thin">(Florida Institute for Cybersecurity Research, University of Florida, Jan 2021 - Current)</div>

							<p class="mt-1 justify">
								• Developing a GNN-based power/EM side-channel leakage modeling framework at the pre-silicon stage to secure cryptographic designs.<br>
								• Pioneering a novel PMU-based methodology for detecting browser workloads and cache side-channel attacks to thwart speculative attacks during runtime.<br>
								• Implemented an automated CAD toolflow for gate-level physical-design-aware EM side-channel vulnerability evaluation, enabling rapid pre-silicon security sign-off.<br>
								• Developed a Python-based framework to assess IP and SoC-level resilience against power side-channel threats at the RTL stage as part of a DARPA-funded project in collaboration with Synopsys.<br>
								• Designed security primitive IPs in RTL for device lifecycle management as part of a DARPA-funded AISS project in collaboration with Synopsys.
							</p>
						</div>

						<!-- Synopsys Inc. -->
						<div class="row mt-3">
							<h2>Graduate Technical Intern</h2>
							<div class="trnsf-thin">(Security IP Team, Solutions Group, Synopsys Inc., May 2023 - Dec 2023)</div>

							<p class="mt-1 justify">
								• Developed embedded applications for secure boot, TLS communication, and cryptographic services as part of the DARPA-funded AISS project.<br>
								• Implemented ASCON lightweight cryptographic applications for embedded firmware encryption and authentication within a secure boot protocol.<br>
								• Integrated ASCON authenticated encryption and hashing hardware modules into the Synopsys security engine subsystem, incorporating a masking scheme for side-channel resiliency.
							</p>
						</div>

						<!-- Teaching Assistant at University of Florida -->
						<div class="row mt-3">
							<h2>Graduate Teaching Assistant</h2>
							<div class="trnsf-thin">(Department of ECE, University of Florida, Aug 2022 - Dec 2022)</div>

							<p class="mt-1 justify">
								• Managed assignments, projects, and exams for "Intro to Hardware Security and Trust," developing tutorials on commercial EDA tools for VLSI design, synthesis, and functional and security verification.
							</p>
						</div>

						<!-- Research Assistant at University of Alabama in Huntsville -->
						<div class="row mt-3">
							<h2>Graduate Research Assistant</h2>
							<div class="trnsf-thin">(Department of ECE, The University of Alabama in Huntsville, Aug 2019 - Dec 2020)</div>

							<p class="mt-1 justify">
								• Developed open-source API-based C++ scripts to interface with commercial DDR3 DRAM chips on a Xilinx ML605 FPGA, enabling read/write operations with configurable timing parameters.<br>
								• Analyzed device aging and retention error-induced bit-flips under stress conditions, exploring reliability and security issues while generating robust signatures.
							</p>
						</div>

						<!-- Teaching Assistant at University of Alabama in Huntsville -->
						<div class="row mt-3">
							<h2>Graduate Teaching Assistant</h2>
							<div class="trnsf-thin">(Department of ECE, The University of Alabama in Huntsville, Aug 2020 - Dec 2020)</div>

							<p class="mt-1 justify">
								• Assisted 100+ graduate and undergraduate students with grading, homework, quizzes, projects, and exams on computer organization, architecture, memory hierarchy, assembly language, and MIPS ISA.
							</p>
						</div>
						
					</div>
				</div>

				<!-- Research Projects -->
				<div class="col-md-8 offset-md-1 mb-5" id="projectsContent">
					<div class="container">

						<!-- Page Title -->
						<h2 class="section-title mt-3">Research Projects</h2>

						<!-- Project 1: DRAM Reliability and Security Assessment -->
						<div class="row mt-4">
							<h3>DRAM Reliability and Security Assessment</h3>
							<p class="mt-2 justify">
								My early work at The University of Alabama in Huntsville focused on understanding DRAM reliability and security risks, supported by an NSF-funded project. This research explored the effects of aging and stress on DRAM modules, uncovering key vulnerabilities and informing methods for improved reliability.
							</p>
							<ul>
								<li><strong>DRAM Testing Framework:</strong> Developed C++ scripts for testing commercial DDR3 DRAM on a Xilinx ML605 FPGA, allowing controlled stress testing and analysis of retention errors.</li>
								<li><strong>Publication:</strong> Results were published in <a href="https://doi.org/10.3390/app12094332" target="_blank">Applied Sciences</a> (Exhibit 2-a), providing insights into DRAM vulnerability to degradation and retention errors.</li>
							</ul>
						</div>

						<!-- Project 2: DARPA AISS Project - Automatic Implementation of Secure Silicon -->
						<div class="row mt-4">
							<h3>Automatic Implementation of Secure Silicon (DARPA AISS Project)</h3>
							<p class="mt-2 justify">
								As part of DARPA’s AISS initiative, I contributed to scalable security solutions for hardware IP and SoC design at the Florida Institute for Cybersecurity (FICS) Research. This project emphasized security over the device lifecycle, from production to end-of-life.
							</p>
							<ul>
								<li><strong>Device Lifecycle Management:</strong> Developed secure boot protocols and lifecycle management primitives in RTL to ensure device integrity.</li>
								<li><strong>Power Side-Channel Vulnerability Framework:</strong> Created a framework to assess RTL-level vulnerabilities to power side-channel attacks, providing early-stage security evaluation.</li>
								<li><strong>Publications:</strong> Published in the <a href="https://eprint.iacr.org/2021/1654" target="_blank">Cryptology ePrint Archive</a> and featured by Semiconductor Engineering (Exhibit 2-b).</li>
							</ul>
						</div>

						<!-- Project 3: CYAN Program - GNN-Based Side-Channel Analysis -->
						<div class="row mt-4">
							<h3>GNN-Based Side-Channel Analysis (CYAN Program)</h3>
							<p class="mt-2 justify">
								Under the CYAN research program, I focused on side-channel vulnerability assessment using Graph Neural Networks (GNNs) and developed an automated CAD toolflow for electromagnetic (EM) vulnerability analysis at the gate level.
							</p>
							<ul>
								<li><strong>EM Vulnerability Toolflow:</strong> Designed a toolflow for gate-level EM side-channel analysis, integrating security checks into the early stages of design.</li>
								<li><strong>GNN-Based Leakage Modeling:</strong> Built a GNN framework for predicting power and EM side-channel leakage, which helps improve security assessments in cryptographic designs.</li>
								<li><strong>Publications:</strong> Presented at GOMACTech Workshop 2023 (Exhibit 2-d) and under review with the <a href="https://doi.org/10.3390/chips3040016" target="_blank">Journal of Hardware and Systems Security</a> (Exhibit 2-i).</li>
							</ul>
						</div>

						<!-- Project 4: PMU-Based Side-Channel Profiling -->
						<div class="row mt-4">
							<h3>PMU-Based Side-Channel Profiling of User Activity</h3>
							<p class="mt-2 justify">
								This ongoing project explores the use of Performance Monitoring Units (PMUs) for detecting workload patterns that may reveal user activities, underscoring potential vulnerabilities in modern CPUs.
							</p>
							<ul>
								<li><strong>Side-Channel Profiling:</strong> Developed a method using PMU data to identify cache access patterns, exposing potential side-channel risks in modern processors.</li>
								<li><strong>Publications:</strong> Submitted for review with IEEE HOST 2025 as "SPY-PMU: Side-channel Profiling of Your Performance Monitoring Unit to Leak Remote User Activity" (Exhibit 2-h).</li>
							</ul>
						</div>

						<!-- Project 5: Synopsys Internship - Secure Embedded Applications -->
						<div class="row mt-4">
							<h3>Secure Embedded Applications (Synopsys Inc.)</h3>
							<p class="mt-2 justify">
								During my internship at Synopsys Inc., I focused on secure boot protocols and cryptographic services for embedded systems, contributing to Synopsys's security IP offerings.
							</p>
							<ul>
								<li><strong>Embedded Security Applications:</strong> Developed secure boot protocols and TLS communication, ensuring firmware integrity and secure data transmission.</li>
								<li><strong>ASCON Cryptography Implementation:</strong> Integrated lightweight ASCON cryptography, enhancing cryptographic strength with side-channel resiliency.</li>
							</ul>
						</div>

						<!-- Project 6: EM-Based Side-Channel Disassembler -->
						<div class="row mt-4">
							<h3>EM-Based Side-Channel Disassembler</h3>
							<p class="mt-2 justify">
								In collaboration with Drs. Tehranipoor and Farahmandi, this project involves developing an EM-based disassembler to recover executed instructions from EM emissions, aiming to verify firmware integrity.
							</p>
							<ul>
								<li><strong>Instruction Recovery:</strong> Utilizing EM signals to analyze code execution, enhancing firmware verification methods for defense and critical infrastructure.</li>
							</ul>
						</div>

					</div>
				</div>


				<!-- Publications -->
				<div class="col-md-8 offset-md-1 mb-5" id="publicationsContent">
					<div class="container">

						<!-- 2025 -->
						<div class="row mt-3">
							<h2 class="pub-year-h2">2025</h2>

							<div class="pub-block">
								<!-- Title -->
								<div class="lucida-console h5">SPY-PMU: Side-channel Profiling of Your Performance Monitoring Unit to Leak Remote User Activity</div>
								<!-- Authors -->
								<div class="pub-authors mt-1"><span class="pub-author">Md Kawser Bepary</span>, A Basu, S Mohammad, R Hasan, F Farahmandi, M Tehranipoor</div>
								<!-- Place -->
								<div class="pub-congress">IEEE International Symposium on Hardware Oriented Security and Trust (HOST), 2025. (Under Review)</div>
								<!-- Citation -->
								<div class="d-none">
				@article{2025spypmu,
					author = {Bepary, Md Kawser and Basu, A and Mohammad, S and Hasan, R and Farahmandi, F and Tehranipoor, M},
					year = {2025},
					title = {SPY-PMU: Side-channel Profiling of Your Performance Monitoring Unit to Leak Remote User Activity},
					journal = {IEEE International Symposium on Hardware Oriented Security and Trust (HOST)}
				}</div>
							</div>
						</div>

						<!-- 2024 -->
						<div class="row mt-3">
							<h2 class="pub-year-h2">2024</h2>

							<div class="pub-block">
								<div class="lucida-console h5">Towards Efficient Gate-Level Electromagnetic Side-Channel Leakage Modeling and Vulnerability Assessment</div>
								<div class="pub-authors mt-1"><span class="pub-author">Md Kawser Bepary</span>, T Zhang, J Zhou, F Rahman, F Farahmandi, M Tehranipoor</div>
								<div class="pub-congress">Journal of Hardware and Systems Security, 2024. (Under Review)</div>
								<div class="d-none">
				@article{2024gateem,
					author = {Bepary, Md Kawser and Zhang, T and Zhou, J and Rahman, F and Farahmandi, F and Tehranipoor, M},
					year = {2024},
					title = {Towards Efficient Gate-Level Electromagnetic Side-Channel Leakage Modeling and Vulnerability Assessment},
					journal = {Journal of Hardware and Systems Security}
				}</div>
							</div>

							<div class="pub-block">
								<div class="lucida-console h5">PreSCAN: A Comprehensive Review of Pre-Silicon Physical Side-Channel Vulnerability Assessment Methodologies</div>
								<div class="pub-authors mt-1"><span class="pub-author">Md Kawser Bepary</span>, T Zhang, F Farahmandi, M Tehranipoor</div>
								<div class="pub-congress">Chips 3, no. 3 (2024).</div>
								<div class="d-none">
				@article{2024prescan,
					author = {Bepary, Md Kawser and Zhang, T and Farahmandi, F and Tehranipoor, M},
					year = {2024},
					title = {PreSCAN: A Comprehensive Review of Pre-Silicon Physical Side-Channel Vulnerability Assessment Methodologies},
					journal = {Chips}
				}</div>
							</div>
						</div>

						<!-- 2023 -->
						<div class="row mt-3">
							<h2 class="pub-year-h2">2023</h2>

							<div class="pub-block">
								<div class="lucida-console h5">Design and Security-Mitigation of Custom and Configurable Hardware Cryptosystems</div>
								<div class="pub-authors mt-1"><span class="pub-author">T Rahman</span>, <span class="pub-author">Md Kawser Bepary</span>, MSU Haque, M Tehranipoor, F Rahman</div>
								<div class="pub-congress">IEEE 16th Dallas Circuits and Systems Conference (DCAS), Denton, TX, USA, 2023.</div>
								<div class="d-none">
				@article{2023cryptosystems,
					author = {Rahman, T and Bepary, Md Kawser and Haque, MSU and Tehranipoor, M and Rahman, F},
					year = {2023},
					title = {Design and Security-Mitigation of Custom and Configurable Hardware Cryptosystems},
					journal = {IEEE 16th Dallas Circuits and Systems Conference (DCAS)}
				}</div>
							</div>

							<div class="pub-block">
								<div class="lucida-console h5">Security Assessment and Modeling of EM Side-channel Leakage at Gate-Level</div>
								<div class="pub-authors mt-1"><span class="pub-author">Md Kawser Bepary</span>, F Rahman, F Farahmandi, M Tehranipoor</div>
								<div class="pub-congress">Annual GOMACTech Workshop 2023, USA.</div>
								<div class="d-none">
				@article{2023emleakage,
					author = {Bepary, Md Kawser and Rahman, F and Farahmandi, F and Tehranipoor, M},
					year = {2023},
					title = {Security Assessment and Modeling of EM Side-channel Leakage at Gate-Level},
					journal = {Annual GOMACTech Workshop}
				}</div>
							</div>
						</div>

						<!-- 2022 -->
						<div class="row mt-3">
							<h2 class="pub-year-h2">2022</h2>

							<div class="pub-block">
								<div class="lucida-console h5">DRAM Retention Behavior with Accelerated Aging in Commercial Chips</div>
								<div class="pub-authors mt-1"><span class="pub-author">Md Kawser Bepary</span>, BMSB Talukder, MT Rahman</div>
								<div class="pub-congress">Applied Sciences 12, no. 9 (2022): 4332.</div>
								<div class="d-none">
				@article{2022dramaging,
					author = {Bepary, Md Kawser and Talukder, BMSB and Rahman, MT},
					year = {2022},
					title = {DRAM Retention Behavior with Accelerated Aging in Commercial Chips},
					journal = {Applied Sciences},
					volume = {12},
					pages = {4332}
				}</div>
							</div>
						</div>

						<!-- Book Chapters -->
						<div class="row mt-3">
							<h2 class="pub-year-h2">Book Chapters</h2>

							<div class="pub-block">
								<div class="lucida-console h5">A Survey on CAD for Power Side-Channel Detection</div>
								<div class="pub-authors mt-1"><span class="pub-author">Md Kawser Bepary</span>, et al.</div>
								<div class="pub-congress">In "CAD for Hardware Security," edited by Farimah Farahmandi et al., Springer, 2023.</div>
								<div class="d-none">
				@book{2023surveycad,
					author = {Bepary, Md Kawser and Farahmandi, Farimah and others},
					year = {2023},
					title = {A Survey on CAD for Power Side-Channel Detection},
					booktitle = {CAD for Hardware Security},
					publisher = {Springer}
				}</div>
							</div>

							<div class="pub-block">
								<div class="lucida-console h5">Counterfeit and Recycled IC Detection</div>
								<div class="pub-authors mt-1"><span class="pub-author">Md Kawser Bepary</span>, B Ahmed, N Pundir, M Borza</div>
								<div class="pub-congress">In "Hardware Security Primitives," edited by Tehranipoor, M., et al., Springer, 2022.</div>
								<div class="d-none">
				@book{2022counterfeit,
					author = {Bepary, Md Kawser and Ahmed, B and Pundir, N and Borza, M},
					year = {2022},
					title = {Counterfeit and Recycled IC Detection},
					booktitle = {Hardware Security Primitives},
					publisher = {Springer}
				}</div>
							</div>
						</div>

					</div>
				</div>




				<!-- Photos -->
				<!-- <div class="col-md-8 offset-md-1 mb-5" id="photosContent">
					<h2 class="section-title language" 
						data-en="Photos" 
						data-es="Fotos">
					</h2>
					<p class="language" 
						data-en="Here you can find some of my photos." 
						data-es="Aquí puedes encontrar algunas de mis fotos.">
					</p>
				</div> -->


			</div>
		</div>


		<!-- Scripts -->
		<script src="https://cdn.jsdelivr.net/npm/bootstrap@5.2.0-beta1/dist/js/bootstrap.bundle.min.js" integrity="sha384-pprn3073KE6tl6bjs2QrFaJGz5/SUsLqktiwsUTF55Jfv3qYSDhgCecCxMW52nD2" crossorigin="anonymous"></script>
		<script src="https://code.jquery.com/jquery-3.6.0.min.js" integrity="sha256-/xUj+3OJU5yExlq6GSYGSHk7tPXikynS7ogEvDej/m4=" crossorigin="anonymous"></script>
		<script src="https://cdnjs.cloudflare.com/ajax/libs/toastr.js/latest/toastr.min.js"></script>
		<script src="assets/js/languageManager.js"></script>
		<script src="assets/js/main.js"></script>


		
	</body>

</html>