// Seed: 1803907718
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  input wire id_16;
  input wire id_15;
  inout wire id_14;
  input wire id_13;
  inout wire id_12;
  output wire id_11;
  output wire id_10;
  input wire id_9;
  input wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_17;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  tri0 id_12;
  assign id_4 = id_6;
  assign id_4 = id_6;
  id_13(
      .id_0(1), .id_1(id_12), .id_2(id_10), .id_3(1), .id_4(1)
  );
  assign id_12 = 1;
  module_0 modCall_1 (
      id_12,
      id_5,
      id_8,
      id_3,
      id_12,
      id_2,
      id_7,
      id_6,
      id_6,
      id_8,
      id_10,
      id_2,
      id_6,
      id_2,
      id_5,
      id_5
  );
  wire id_14;
  assign id_2 = 1;
  wire id_15;
  wire id_16;
endmodule
