#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-952-g8f873719)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0x1c13690 .scope module, "programable_8_bit_microprocessor_tb" "programable_8_bit_microprocessor_tb" 2 5;
 .timescale -9 -9;
v0x1cefd90_0 .var "DATA_IN_A", 7 0;
v0x1ceff00_0 .var "DATA_IN_B", 7 0;
v0x1cf0050_0 .net "DATA_OUT", 7 0, L_0x1cf8110;  1 drivers
v0x1cf00f0_0 .var "GO_BAR", 0 0;
v0x1cf0220_0 .var "JAM", 0 0;
v0x1cf02c0_0 .net "MICROADDRESS", 7 0, L_0x1cf6af0;  1 drivers
v0x1cf0410_0 .net "MW", 23 0, L_0x1d10570;  1 drivers
v0x1cf04d0_0 .var "OPCODE", 3 0;
v0x1cf0590_0 .var "RESET", 0 0;
v0x1cf06c0_0 .var "SYSTEM_CLK", 0 0;
S_0x1c35420 .scope module, "CS" "control_store" 2 34, 3 5 0, S_0x1c13690;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "microaddress";
    .port_info 1 /OUTPUT 24 "microword";
v0x1c250e0_0 .var "ALU_DEST", 23 21;
v0x1c66280_0 .var "ALU_FUNC", 19 15;
v0x1c666c0_0 .var "A_SOURCE", 0 0;
v0x1c66b00_0 .var "BOP", 12 9;
v0x1c640b0_0 .var "B_SOURCE", 0 0;
v0x1c644c0_0 .var "CIN", 0 0;
v0x1c64900_0 .var "COUNT", 0 0;
v0x1c64d40_0 .var "MICRO_AD_HIGH", 7 4;
v0x1c65180_0 .var "MICRO_AD_LOW", 3 0;
v0x1c65a00_0 .net *"_ivl_0", 10 0, L_0x1d102a0;  1 drivers
L_0x7f7cf4720450 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1c65e40_0 .net *"_ivl_5", 1 0, L_0x7f7cf4720450;  1 drivers
v0x1c53f80_0 .net *"_ivl_6", 25 0, L_0x1d10480;  1 drivers
v0x1c8a770_0 .net "control_bits", 23 11, L_0x1d10340;  1 drivers
v0x1c8abb0_0 .net "microaddress", 7 0, L_0x1cf6af0;  alias, 1 drivers
v0x1c8aff0_0 .net "microword", 23 0, L_0x1d10570;  alias, 1 drivers
E_0x1c9ca60 .event edge, v0x1c8abb0_0;
LS_0x1d102a0_0_0 .concat [ 1 1 5 1], v0x1c666c0_0, v0x1c640b0_0, v0x1c66280_0, v0x1c644c0_0;
LS_0x1d102a0_0_4 .concat [ 3 0 0 0], v0x1c250e0_0;
L_0x1d102a0 .concat [ 8 3 0 0], LS_0x1d102a0_0_0, LS_0x1d102a0_0_4;
L_0x1d10340 .concat [ 11 2 0 0], L_0x1d102a0, L_0x7f7cf4720450;
LS_0x1d10480_0_0 .concat [ 4 4 1 4], v0x1c65180_0, v0x1c64d40_0, v0x1c64900_0, v0x1c66b00_0;
LS_0x1d10480_0_4 .concat [ 13 0 0 0], L_0x1d10340;
L_0x1d10480 .concat [ 13 13 0 0], LS_0x1d10480_0_0, LS_0x1d10480_0_4;
L_0x1d10570 .part L_0x1d10480, 0, 24;
S_0x1c9b120 .scope module, "uut" "programable_8_bit_microprocessor" 2 20, 4 54 0, S_0x1c13690;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "OPCODE";
    .port_info 1 /INPUT 8 "DATA_IN_A";
    .port_info 2 /INPUT 8 "DATA_IN_B";
    .port_info 3 /INPUT 1 "GO_BAR";
    .port_info 4 /INPUT 1 "RESET";
    .port_info 5 /INPUT 1 "JAM";
    .port_info 6 /INPUT 1 "SYSTEM_CLK";
    .port_info 7 /INPUT 24 "MW";
    .port_info 8 /OUTPUT 8 "MICROADDRESS";
    .port_info 9 /OUTPUT 8 "DATA_OUT";
v0x1c8f120_0 .net "CONTROL_BITS", 23 13, L_0x1cf0b20;  1 drivers
v0x1cef250_0 .net "DATA_IN_A", 7 0, v0x1cefd90_0;  1 drivers
v0x1cef2f0_0 .net "DATA_IN_B", 7 0, v0x1ceff00_0;  1 drivers
v0x1cef390_0 .net "DATA_OUT", 7 0, L_0x1cf8110;  alias, 1 drivers
v0x1cef430_0 .net "EIL_BAR", 0 0, L_0x1cf6c20;  1 drivers
v0x1cef520_0 .net "GO_BAR", 0 0, v0x1cf00f0_0;  1 drivers
v0x1cef5c0_0 .net "JAM", 0 0, v0x1cf0220_0;  1 drivers
v0x1cef6f0_0 .net "MICROADDRESS", 7 0, L_0x1cf6af0;  alias, 1 drivers
v0x1cef790_0 .net "MW", 23 0, L_0x1d10570;  alias, 1 drivers
v0x1cef8c0_0 .net "OPCODE", 3 0, v0x1cf04d0_0;  1 drivers
v0x1cef9f0_0 .net "RESET", 0 0, v0x1cf0590_0;  1 drivers
v0x1cefa90_0 .net "STATUS_BITS", 3 0, L_0x1d10200;  1 drivers
v0x1cefb50_0 .net "SYSTEM_CLK", 0 0, v0x1cf06c0_0;  1 drivers
S_0x1c9c070 .scope module, "CONTROL_SECTION" "control" 4 74, 5 6 0, S_0x1c9b120;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "OPCODE";
    .port_info 1 /INPUT 1 "GO_BAR";
    .port_info 2 /INPUT 1 "RESET";
    .port_info 3 /INPUT 1 "JAM";
    .port_info 4 /INPUT 1 "SYSTEM_CLK";
    .port_info 5 /INPUT 4 "STATUS_BITS";
    .port_info 6 /INPUT 24 "MW";
    .port_info 7 /OUTPUT 8 "MICROADDRESS";
    .port_info 8 /OUTPUT 11 "CONTROL_BITS";
    .port_info 9 /OUTPUT 1 "EIL_BAR";
v0x1c1bb90_0 .net "BOP", 12 9, L_0x1cf0a80;  1 drivers
v0x1c1bc30_0 .net "BUFFER_IN", 7 0, L_0x1cf6520;  1 drivers
v0x1c1d3a0_0 .net "COND_OUT", 0 0, L_0x1cf7490;  1 drivers
v0x1c1d440_0 .net "CONTROL_BITS", 23 13, L_0x1cf0b20;  alias, 1 drivers
v0x1c1cf60_0 .net "COUNT", 0 0, L_0x1cf09e0;  1 drivers
v0x1c1d050_0 .net "COUNTER_IN_HIGH_SIG", 7 4, v0x1c3e3c0_0;  1 drivers
v0x1c1cb70_0 .net "EIL_BAR", 0 0, L_0x1cf6c20;  alias, 1 drivers
v0x1c1cc10_0 .net "GO_BAR", 0 0, v0x1cf00f0_0;  alias, 1 drivers
L_0x7f7cf4720018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1c67f30_0 .net "HIGH", 0 0, L_0x7f7cf4720018;  1 drivers
L_0x7f7cf4720060 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x1c67740_0 .net "HIGH8", 7 0, L_0x7f7cf4720060;  1 drivers
v0x1c67800_0 .net "JAM", 0 0, v0x1cf0220_0;  alias, 1 drivers
L_0x7f7cf47200a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1c8bbf0_0 .net "LOW", 0 0, L_0x7f7cf47200a8;  1 drivers
v0x1c68f40_0 .net "MICROADDRESS", 7 0, L_0x1cf6af0;  alias, 1 drivers
v0x1c69000_0 .net "MICRO_AD_HIGH", 7 4, L_0x1cf08b0;  1 drivers
v0x1c68b50_0 .net "MICRO_AD_LOW", 3 0, L_0x1cf0760;  1 drivers
v0x1c68c10_0 .net "MPC_LOAD_BAR", 0 0, L_0x1cf7e30;  1 drivers
v0x1c68760_0 .net "MW", 23 0, L_0x1d10570;  alias, 1 drivers
v0x1c67fd0_0 .net "NOTHING", 0 0, v0x1c90750_0;  1 drivers
v0x1be2ac0_0 .net "OPCODE", 3 0, v0x1cf04d0_0;  alias, 1 drivers
v0x1be2b60_0 .net "RESET", 0 0, v0x1cf0590_0;  alias, 1 drivers
v0x1be2160_0 .net "STATUS_BITS", 3 0, L_0x1d10200;  alias, 1 drivers
v0x1be2240_0 .net "SYSTEM_CLK", 0 0, v0x1cf06c0_0;  alias, 1 drivers
L_0x1cf0760 .part L_0x1d10570, 0, 4;
L_0x1cf08b0 .part L_0x1d10570, 4, 4;
L_0x1cf09e0 .part L_0x1d10570, 8, 1;
L_0x1cf0a80 .part L_0x1d10570, 9, 4;
L_0x1cf0b20 .part L_0x1d10570, 13, 11;
L_0x1cf75d0 .part L_0x1d10200, 2, 1;
L_0x1cf76b0 .part L_0x1d10200, 0, 1;
L_0x1cf7830 .part L_0x1d10200, 1, 1;
L_0x1cf7920 .part L_0x1d10200, 3, 1;
L_0x1cf7a10 .part L_0x1cf0a80, 0, 1;
L_0x1cf7b00 .part L_0x1cf0a80, 1, 1;
L_0x1cf7cb0 .part L_0x1cf0a80, 2, 1;
L_0x1cf7ef0 .part L_0x1cf0a80, 3, 1;
S_0x1c67b60 .scope module, "COND_SELECT" "ta151_bar" 5 76, 6 7 0, S_0x1c9c070;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "D0";
    .port_info 1 /INPUT 1 "D1";
    .port_info 2 /INPUT 1 "D2";
    .port_info 3 /INPUT 1 "D3";
    .port_info 4 /INPUT 1 "D4";
    .port_info 5 /INPUT 1 "D5";
    .port_info 6 /INPUT 1 "D6";
    .port_info 7 /INPUT 1 "D7";
    .port_info 8 /INPUT 1 "A";
    .port_info 9 /INPUT 1 "B";
    .port_info 10 /INPUT 1 "C";
    .port_info 11 /INPUT 1 "EN_BAR";
    .port_info 12 /OUTPUT 1 "Y";
    .port_info 13 /OUTPUT 1 "W";
L_0x1cf73d0 .functor NOT 1, L_0x7f7cf47200a8, C4<0>, C4<0>, C4<0>;
v0x1c99970_0 .net "A", 0 0, L_0x1cf7a10;  1 drivers
v0x1c98190_0 .net "B", 0 0, L_0x1cf7b00;  1 drivers
v0x1c98580_0 .net "C", 0 0, L_0x1cf7cb0;  1 drivers
v0x1c43d90_0 .net "D0", 0 0, L_0x1cf75d0;  1 drivers
v0x1c1ac90_0 .net "D1", 0 0, L_0x7f7cf47200a8;  alias, 1 drivers
v0x1c1a0f0_0 .net "D2", 0 0, L_0x1cf76b0;  1 drivers
v0x1c19550_0 .net "D3", 0 0, L_0x1cf7830;  1 drivers
v0x1c189b0_0 .net "D4", 0 0, v0x1cf00f0_0;  alias, 1 drivers
v0x1c17e10_0 .net "D5", 0 0, L_0x1cf7920;  1 drivers
v0x1c16720_0 .net "D6", 0 0, L_0x7f7cf47200a8;  alias, 1 drivers
v0x1c1ec80_0 .net "D7", 0 0, L_0x7f7cf47200a8;  alias, 1 drivers
v0x1c26140_0 .net "EN", 0 0, L_0x1cf73d0;  1 drivers
v0x1c25590_0 .net "EN_BAR", 0 0, L_0x7f7cf47200a8;  alias, 1 drivers
v0x1c249e0_0 .net "W", 0 0, L_0x1cf7490;  alias, 1 drivers
v0x1c23e30_0 .net "Y", 0 0, v0x1c90750_0;  alias, 1 drivers
S_0x1c8c010 .scope module, "U1" "jeff_74x151" 6 28, 7 2 0, S_0x1c67b60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d0";
    .port_info 1 /INPUT 1 "d1";
    .port_info 2 /INPUT 1 "d2";
    .port_info 3 /INPUT 1 "d3";
    .port_info 4 /INPUT 1 "d4";
    .port_info 5 /INPUT 1 "d5";
    .port_info 6 /INPUT 1 "d6";
    .port_info 7 /INPUT 1 "d7";
    .port_info 8 /INPUT 1 "a";
    .port_info 9 /INPUT 1 "b";
    .port_info 10 /INPUT 1 "c";
    .port_info 11 /INPUT 1 "en";
    .port_info 12 /OUTPUT 1 "y";
    .port_info 13 /OUTPUT 1 "w";
L_0x1cf7490 .functor NOT 1, v0x1c90750_0, C4<0>, C4<0>, C4<0>;
v0x1c89230_0 .net "a", 0 0, L_0x1cf7a10;  alias, 1 drivers
v0x1c89670_0 .net "b", 0 0, L_0x1cf7b00;  alias, 1 drivers
v0x1c89ab0_0 .net "c", 0 0, L_0x1cf7cb0;  alias, 1 drivers
v0x1c89ef0_0 .net "d0", 0 0, L_0x1cf75d0;  alias, 1 drivers
v0x1c8a330_0 .net "d1", 0 0, L_0x7f7cf47200a8;  alias, 1 drivers
v0x1c78460_0 .net "d2", 0 0, L_0x1cf76b0;  alias, 1 drivers
v0x1c8d8e0_0 .net "d3", 0 0, L_0x1cf7830;  alias, 1 drivers
v0x1c971f0_0 .net "d4", 0 0, v0x1cf00f0_0;  alias, 1 drivers
v0x1c96650_0 .net "d5", 0 0, L_0x1cf7920;  alias, 1 drivers
v0x1c94f10_0 .net "d6", 0 0, L_0x7f7cf47200a8;  alias, 1 drivers
v0x1c94370_0 .net "d7", 0 0, L_0x7f7cf47200a8;  alias, 1 drivers
v0x1c937d0_0 .net "en", 0 0, L_0x1cf73d0;  alias, 1 drivers
v0x1c92c00_0 .net "w", 0 0, L_0x1cf7490;  alias, 1 drivers
v0x1c90750_0 .var "y", 0 0;
E_0x1c64e20/0 .event edge, v0x1c937d0_0, v0x1c89ab0_0, v0x1c89670_0, v0x1c89230_0;
E_0x1c64e20/1 .event edge, v0x1c89ef0_0, v0x1c8a330_0, v0x1c78460_0, v0x1c8d8e0_0;
E_0x1c64e20/2 .event edge, v0x1c971f0_0, v0x1c96650_0, v0x1c8a330_0, v0x1c8a330_0;
E_0x1c64e20 .event/or E_0x1c64e20/0, E_0x1c64e20/1, E_0x1c64e20/2;
S_0x1c8b820 .scope module, "COUNTER_8" "counter8" 5 47, 8 4 0, S_0x1c9c070;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "COUNTER_IN_LOW";
    .port_info 1 /INPUT 4 "COUNTER_IN_HIGH";
    .port_info 2 /INPUT 1 "MPC_LOAD_BAR";
    .port_info 3 /INPUT 1 "RESET";
    .port_info 4 /INPUT 1 "COUNT";
    .port_info 5 /INPUT 1 "SYSTEM_CLK";
    .port_info 6 /OUTPUT 8 "COUNTER_OUT";
v0x1bff800_0 .net "CARRY", 0 0, L_0x1cf0ff0;  1 drivers
v0x1c03380_0 .net "COUNT", 0 0, L_0x1cf09e0;  alias, 1 drivers
v0x1c02b90_0 .net "COUNTER_IN_HIGH", 7 4, v0x1c3e3c0_0;  alias, 1 drivers
v0x1c02c30_0 .net "COUNTER_IN_LOW", 3 0, L_0x1cf0760;  alias, 1 drivers
v0x1be53b0_0 .net "COUNTER_OUT", 7 0, L_0x1cf6520;  alias, 1 drivers
L_0x7f7cf47200f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1be5470_0 .net "HIGH", 0 0, L_0x7f7cf47200f0;  1 drivers
v0x1bea100_0 .net "MPC_LOAD_BAR", 0 0, L_0x1cf7e30;  alias, 1 drivers
v0x1be6870_0 .net "NOTHING", 0 0, L_0x1cf3cc0;  1 drivers
v0x1be6910_0 .net "RESET", 0 0, v0x1cf0590_0;  alias, 1 drivers
v0x1be7e20_0 .net "SYSTEM_CLK", 0 0, v0x1cf06c0_0;  alias, 1 drivers
L_0x1cf3430 .part L_0x1cf0760, 0, 1;
L_0x1cf3560 .part L_0x1cf0760, 1, 1;
L_0x1cf3720 .part L_0x1cf0760, 2, 1;
L_0x1cf3850 .part L_0x1cf0760, 3, 1;
LS_0x1cf6520_0_0 .concat8 [ 1 1 1 1], v0x1c314f0_0, v0x1c9bd90_0, v0x1c6acf0_0, v0x1c139d0_0;
LS_0x1cf6520_0_4 .concat8 [ 1 1 1 1], v0x1c3fb60_0, v0x1c46ae0_0, v0x1c7f0a0_0, v0x1c84640_0;
L_0x1cf6520 .concat8 [ 4 4 0 0], LS_0x1cf6520_0_0, LS_0x1cf6520_0_4;
S_0x1be3380 .scope module, "COUNTER1" "ta161_bar" 8 22, 9 7 0, S_0x1c8b820;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "CLR_BAR";
    .port_info 1 /INPUT 1 "LD_BAR";
    .port_info 2 /INPUT 1 "ENT";
    .port_info 3 /INPUT 1 "ENP";
    .port_info 4 /INPUT 1 "CLK";
    .port_info 5 /INPUT 1 "A";
    .port_info 6 /INPUT 1 "B";
    .port_info 7 /INPUT 1 "C";
    .port_info 8 /INPUT 1 "D";
    .port_info 9 /OUTPUT 1 "QA";
    .port_info 10 /OUTPUT 1 "QB";
    .port_info 11 /OUTPUT 1 "QC";
    .port_info 12 /OUTPUT 1 "QD";
    .port_info 13 /OUTPUT 1 "RCO";
v0x1bef2f0_0 .net "A", 0 0, L_0x1cf3430;  1 drivers
v0x1beeeb0_0 .net "B", 0 0, L_0x1cf3560;  1 drivers
v0x1beef70_0 .net "C", 0 0, L_0x1cf3720;  1 drivers
v0x1bef760_0 .net "CLK", 0 0, v0x1cf06c0_0;  alias, 1 drivers
v0x1bef800_0 .net "CLR_BAR", 0 0, v0x1cf0590_0;  alias, 1 drivers
v0x1bf2650_0 .net "D", 0 0, L_0x1cf3850;  1 drivers
v0x1bf2210_0 .net "ENP", 0 0, L_0x1cf09e0;  alias, 1 drivers
v0x1bf22b0_0 .net "ENT", 0 0, L_0x7f7cf47200f0;  alias, 1 drivers
v0x1bf2ac0_0 .net "LD_BAR", 0 0, L_0x1cf7e30;  alias, 1 drivers
v0x1bf2b60_0 .net "QA", 0 0, v0x1c314f0_0;  1 drivers
v0x1c0d470_0 .net "QB", 0 0, v0x1c9bd90_0;  1 drivers
v0x1c0d510_0 .net "QC", 0 0, v0x1c6acf0_0;  1 drivers
v0x1c12240_0 .net "QD", 0 0, v0x1c139d0_0;  1 drivers
v0x1c122e0_0 .net "RCO", 0 0, L_0x1cf0ff0;  alias, 1 drivers
S_0x1be2f30 .scope module, "U1" "jeff_74x161" 9 20, 10 6 0, S_0x1be3380;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clr_bar";
    .port_info 1 /INPUT 1 "ld_bar";
    .port_info 2 /INPUT 1 "ent";
    .port_info 3 /INPUT 1 "enp";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "a";
    .port_info 6 /INPUT 1 "b";
    .port_info 7 /INPUT 1 "c";
    .port_info 8 /INPUT 1 "d";
    .port_info 9 /OUTPUT 1 "qa";
    .port_info 10 /OUTPUT 1 "qb";
    .port_info 11 /OUTPUT 1 "qc";
    .port_info 12 /OUTPUT 1 "qd";
    .port_info 13 /OUTPUT 1 "rco";
L_0x1cf0800 .functor AND 1, L_0x7f7cf47200f0, v0x1c139d0_0, C4<1>, C4<1>;
L_0x1cf0df0 .functor AND 1, L_0x1cf0800, v0x1c6acf0_0, C4<1>, C4<1>;
L_0x1cf0ef0 .functor AND 1, L_0x1cf0df0, v0x1c9bd90_0, C4<1>, C4<1>;
L_0x1cf0ff0 .functor AND 1, L_0x1cf0ef0, v0x1c314f0_0, C4<1>, C4<1>;
L_0x1cf10f0 .functor NOT 1, L_0x1cf7e30, C4<0>, C4<0>, C4<0>;
L_0x1cf1160 .functor AND 1, L_0x7f7cf47200f0, L_0x1cf09e0, C4<1>, C4<1>;
L_0x1cf11d0 .functor AND 1, L_0x1cf1160, v0x1c6acf0_0, C4<1>, C4<1>;
L_0x1cf1240 .functor AND 1, L_0x1cf11d0, v0x1c9bd90_0, C4<1>, C4<1>;
L_0x1cf12b0 .functor AND 1, L_0x1cf1240, v0x1c314f0_0, C4<1>, C4<1>;
L_0x1cf19e0 .functor AND 1, L_0x1cf1160, v0x1c9bd90_0, C4<1>, C4<1>;
L_0x1cf1ad0 .functor AND 1, L_0x1cf19e0, v0x1c314f0_0, C4<1>, C4<1>;
L_0x1cf2250 .functor AND 1, L_0x1cf1160, v0x1c314f0_0, C4<1>, C4<1>;
L_0x1cf2aa0 .functor BUFZ 1, L_0x1cf1160, C4<0>, C4<0>, C4<0>;
v0x1c9a180_0 .net *"_ivl_0", 0 0, L_0x1cf0800;  1 drivers
v0x1c91b60_0 .net *"_ivl_12", 0 0, L_0x1cf11d0;  1 drivers
v0x1c90bb0_0 .net *"_ivl_14", 0 0, L_0x1cf1240;  1 drivers
v0x1c91fd0_0 .net *"_ivl_18", 0 0, L_0x1cf19e0;  1 drivers
v0x1c8f360_0 .net *"_ivl_2", 0 0, L_0x1cf0df0;  1 drivers
v0x1c8ecc0_0 .net *"_ivl_4", 0 0, L_0x1cf0ef0;  1 drivers
v0x1c883d0_0 .net "a", 0 0, L_0x1cf3430;  alias, 1 drivers
v0x1c88470_0 .net "b", 0 0, L_0x1cf3560;  alias, 1 drivers
v0x1c63ee0_0 .net "c", 0 0, L_0x1cf3720;  alias, 1 drivers
v0x1c0c200_0 .net "clk", 0 0, v0x1cf06c0_0;  alias, 1 drivers
v0x1c8cd20_0 .net "clr_bar", 0 0, v0x1cf0590_0;  alias, 1 drivers
v0x1c8c940_0 .net "d", 0 0, L_0x1cf3850;  alias, 1 drivers
v0x1c0c2a0_0 .net "enp", 0 0, L_0x1cf09e0;  alias, 1 drivers
v0x1bf5390_0 .net "ent", 0 0, L_0x7f7cf47200f0;  alias, 1 drivers
v0x1bf5430_0 .net "ent_and_enp", 0 0, L_0x1cf1160;  1 drivers
v0x1bf6da0_0 .net "feedback_qa", 0 0, L_0x1cf2aa0;  1 drivers
v0x1bf71f0_0 .net "feedback_qb", 0 0, L_0x1cf2250;  1 drivers
v0x1bf7290_0 .net "feedback_qc", 0 0, L_0x1cf1ad0;  1 drivers
v0x1bf9750_0 .net "feedback_qd", 0 0, L_0x1cf12b0;  1 drivers
v0x1bf8300_0 .net "ld", 0 0, L_0x1cf10f0;  1 drivers
v0x1bf83a0_0 .net "ld_bar", 0 0, L_0x1cf7e30;  alias, 1 drivers
v0x1bfa000_0 .net "qa", 0 0, v0x1c314f0_0;  alias, 1 drivers
v0x1bfa0a0_0 .net "qb", 0 0, v0x1c9bd90_0;  alias, 1 drivers
v0x1bebed0_0 .net "qc", 0 0, v0x1c6acf0_0;  alias, 1 drivers
v0x1beba90_0 .net "qd", 0 0, v0x1c139d0_0;  alias, 1 drivers
v0x1bec340_0 .net "rco", 0 0, L_0x1cf0ff0;  alias, 1 drivers
S_0x1c12b30 .scope module, "OUTPUT_QA" "output_section" 10 62, 11 4 0, S_0x1be2f30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clr_bar";
    .port_info 1 /INPUT 1 "ld";
    .port_info 2 /INPUT 1 "feedback";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "q";
L_0x1cf2b80 .functor OR 1, L_0x1cf2aa0, L_0x1cf10f0, C4<0>, C4<0>;
L_0x1cf2c10 .functor AND 1, L_0x1cf10f0, L_0x1cf2f20, C4<1>, C4<1>;
L_0x1cf1530 .functor NOT 1, L_0x1cf2c10, C4<0>, C4<0>, C4<0>;
L_0x1cf2eb0 .functor AND 1, L_0x1cf3430, L_0x1cf10f0, C4<1>, C4<1>;
L_0x1cf2f20 .functor NOT 1, L_0x1cf2eb0, C4<0>, C4<0>, C4<0>;
L_0x1cf2fe0 .functor AND 1, L_0x1cf1530, L_0x1cf2b80, C4<1>, C4<1>;
L_0x1cf3180 .functor AND 1, L_0x1cf2f20, L_0x1cf2b80, C4<1>, C4<1>;
v0x1c2fdb0_0 .net "NOTHING", 0 0, L_0x1cf3240;  1 drivers
v0x1c2f210_0 .net *"_ivl_2", 0 0, L_0x1cf2c10;  1 drivers
v0x1c2e670_0 .net *"_ivl_6", 0 0, L_0x1cf2eb0;  1 drivers
v0x1c2dad0_0 .net "clk", 0 0, v0x1cf06c0_0;  alias, 1 drivers
v0x1c2cf00_0 .net "clr_bar", 0 0, v0x1cf0590_0;  alias, 1 drivers
v0x1c2aeb0_0 .net "data", 0 0, L_0x1cf3430;  alias, 1 drivers
v0x1c33c70_0 .net "feedback", 0 0, L_0x1cf2aa0;  alias, 1 drivers
v0x1c32490_0 .net "j", 0 0, L_0x1cf2fe0;  1 drivers
v0x1c32880_0 .net "k", 0 0, L_0x1cf3180;  1 drivers
v0x1c3cc10_0 .net "ld", 0 0, L_0x1cf10f0;  alias, 1 drivers
v0x1c3b4c0_0 .net "q", 0 0, v0x1c314f0_0;  alias, 1 drivers
v0x1c3a920_0 .net "to_j", 0 0, L_0x1cf1530;  1 drivers
v0x1c39d80_0 .net "to_j_and_k", 0 0, L_0x1cf2b80;  1 drivers
v0x1c391e0_0 .net "to_k", 0 0, L_0x1cf2f20;  1 drivers
S_0x1c12fb0 .scope module, "JK" "jk_flip_flop" 11 24, 12 2 0, S_0x1c12b30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clr_bar";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /INPUT 1 "k";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x1cf3240 .functor NOT 1, v0x1c314f0_0, C4<0>, C4<0>, C4<0>;
v0x1c20ec0_0 .net "clk", 0 0, v0x1cf06c0_0;  alias, 1 drivers
v0x1c1faa0_0 .net "clr_bar", 0 0, v0x1cf0590_0;  alias, 1 drivers
v0x1c1f630_0 .net "j", 0 0, L_0x1cf2fe0;  alias, 1 drivers
v0x1c2a120_0 .net "k", 0 0, L_0x1cf3180;  alias, 1 drivers
v0x1c314f0_0 .var "q", 0 0;
v0x1c30950_0 .net "q_bar", 0 0, L_0x1cf3240;  alias, 1 drivers
E_0x1c21b90/0 .event negedge, v0x1c1faa0_0;
E_0x1c21b90/1 .event posedge, v0x1c20ec0_0;
E_0x1c21b90 .event/or E_0x1c21b90/0, E_0x1c21b90/1;
S_0x1c11810 .scope module, "OUTPUT_QB" "output_section" 10 51, 11 4 0, S_0x1be2f30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clr_bar";
    .port_info 1 /INPUT 1 "ld";
    .port_info 2 /INPUT 1 "feedback";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "q";
L_0x1cf2430 .functor OR 1, L_0x1cf2250, L_0x1cf10f0, C4<0>, C4<0>;
L_0x1cf24c0 .functor AND 1, L_0x1cf10f0, L_0x1cf2630, C4<1>, C4<1>;
L_0x1cf2550 .functor NOT 1, L_0x1cf24c0, C4<0>, C4<0>, C4<0>;
L_0x1cf25c0 .functor AND 1, L_0x1cf3560, L_0x1cf10f0, C4<1>, C4<1>;
L_0x1cf2630 .functor NOT 1, L_0x1cf25c0, C4<0>, C4<0>, C4<0>;
L_0x1cf2740 .functor AND 1, L_0x1cf2550, L_0x1cf2430, C4<1>, C4<1>;
L_0x1cf28e0 .functor AND 1, L_0x1cf2630, L_0x1cf2430, C4<1>, C4<1>;
v0x1ca1690_0 .net "NOTHING", 0 0, L_0x1cf29a0;  1 drivers
v0x1c33040_0 .net *"_ivl_2", 0 0, L_0x1cf24c0;  1 drivers
v0x1c32c60_0 .net *"_ivl_6", 0 0, L_0x1cf25c0;  1 drivers
v0x1c341b0_0 .net "clk", 0 0, v0x1cf06c0_0;  alias, 1 drivers
v0x1c34250_0 .net "clr_bar", 0 0, v0x1cf0590_0;  alias, 1 drivers
v0x1c33420_0 .net "data", 0 0, L_0x1cf3560;  alias, 1 drivers
v0x1c98d40_0 .net "feedback", 0 0, L_0x1cf2250;  alias, 1 drivers
v0x1c98960_0 .net "j", 0 0, L_0x1cf2740;  1 drivers
v0x1c98a00_0 .net "k", 0 0, L_0x1cf28e0;  1 drivers
v0x1c99120_0 .net "ld", 0 0, L_0x1cf10f0;  alias, 1 drivers
v0x1c8e4c0_0 .net "q", 0 0, v0x1c9bd90_0;  alias, 1 drivers
v0x1c8e0b0_0 .net "to_j", 0 0, L_0x1cf2550;  1 drivers
v0x1c8e150_0 .net "to_j_and_k", 0 0, L_0x1cf2430;  1 drivers
v0x1c8dca0_0 .net "to_k", 0 0, L_0x1cf2630;  1 drivers
S_0x1ca0170 .scope module, "JK" "jk_flip_flop" 11 24, 12 2 0, S_0x1c11810;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clr_bar";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /INPUT 1 "k";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x1cf29a0 .functor NOT 1, v0x1c9bd90_0, C4<0>, C4<0>, C4<0>;
v0x1c40bf0_0 .net "clk", 0 0, v0x1cf06c0_0;  alias, 1 drivers
v0x1c9c5e0_0 .net "clr_bar", 0 0, v0x1cf0590_0;  alias, 1 drivers
v0x1c9d5f0_0 .net "j", 0 0, L_0x1cf2740;  alias, 1 drivers
v0x1c9e600_0 .net "k", 0 0, L_0x1cf28e0;  alias, 1 drivers
v0x1c9bd90_0 .var "q", 0 0;
v0x1c11d80_0 .net "q_bar", 0 0, L_0x1cf29a0;  alias, 1 drivers
S_0x1c350c0 .scope module, "OUTPUT_QC" "output_section" 10 40, 11 4 0, S_0x1be2f30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clr_bar";
    .port_info 1 /INPUT 1 "ld";
    .port_info 2 /INPUT 1 "feedback";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "q";
L_0x1cf1b90 .functor OR 1, L_0x1cf1ad0, L_0x1cf10f0, C4<0>, C4<0>;
L_0x1cf1c20 .functor AND 1, L_0x1cf10f0, L_0x1cf1de0, C4<1>, C4<1>;
L_0x1cf1cb0 .functor NOT 1, L_0x1cf1c20, C4<0>, C4<0>, C4<0>;
L_0x1cf1d70 .functor AND 1, L_0x1cf3720, L_0x1cf10f0, C4<1>, C4<1>;
L_0x1cf1de0 .functor NOT 1, L_0x1cf1d70, C4<0>, C4<0>, C4<0>;
L_0x1cf1ef0 .functor AND 1, L_0x1cf1cb0, L_0x1cf1b90, C4<1>, C4<1>;
L_0x1cf2090 .functor AND 1, L_0x1cf1de0, L_0x1cf1b90, C4<1>, C4<1>;
v0x1c102b0_0 .net "NOTHING", 0 0, L_0x1cf2150;  1 drivers
v0x1c0fee0_0 .net *"_ivl_2", 0 0, L_0x1cf1c20;  1 drivers
v0x1c0c630_0 .net *"_ivl_6", 0 0, L_0x1cf1d70;  1 drivers
v0x1bf4af0_0 .net "clk", 0 0, v0x1cf06c0_0;  alias, 1 drivers
v0x1bf4b90_0 .net "clr_bar", 0 0, v0x1cf0590_0;  alias, 1 drivers
v0x1ab5de0_0 .net "data", 0 0, L_0x1cf3720;  alias, 1 drivers
v0x1c36660_0 .net "feedback", 0 0, L_0x1cf1ad0;  alias, 1 drivers
v0x1c36720_0 .net "j", 0 0, L_0x1cf1ef0;  1 drivers
v0x1c379e0_0 .net "k", 0 0, L_0x1cf2090;  1 drivers
v0x1c35760_0 .net "ld", 0 0, L_0x1cf10f0;  alias, 1 drivers
v0x1c35800_0 .net "q", 0 0, v0x1c6acf0_0;  alias, 1 drivers
v0x1c34db0_0 .net "to_j", 0 0, L_0x1cf1cb0;  1 drivers
v0x1c34e50_0 .net "to_j_and_k", 0 0, L_0x1cf1b90;  1 drivers
v0x1c34aa0_0 .net "to_k", 0 0, L_0x1cf1de0;  1 drivers
S_0x1c36d40 .scope module, "JK" "jk_flip_flop" 11 24, 12 2 0, S_0x1c350c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clr_bar";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /INPUT 1 "k";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x1cf2150 .functor NOT 1, v0x1c6acf0_0, C4<0>, C4<0>, C4<0>;
v0x1c8cc80_0 .net "clk", 0 0, v0x1cf06c0_0;  alias, 1 drivers
v0x1c8c8a0_0 .net "clr_bar", 0 0, v0x1cf0590_0;  alias, 1 drivers
v0x1c8c4a0_0 .net "j", 0 0, L_0x1cf1ef0;  alias, 1 drivers
v0x1c8c540_0 .net "k", 0 0, L_0x1cf2090;  alias, 1 drivers
v0x1c6acf0_0 .var "q", 0 0;
v0x1c10d80_0 .net "q_bar", 0 0, L_0x1cf2150;  alias, 1 drivers
S_0x1c3bf90 .scope module, "OUTPUT_QD" "output_section" 10 29, 11 4 0, S_0x1be2f30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clr_bar";
    .port_info 1 /INPUT 1 "ld";
    .port_info 2 /INPUT 1 "feedback";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "q";
L_0x1cf1320 .functor OR 1, L_0x1cf12b0, L_0x1cf10f0, C4<0>, C4<0>;
L_0x1cf1390 .functor AND 1, L_0x1cf10f0, L_0x1bf6e70, C4<1>, C4<1>;
L_0x1cf1400 .functor NOT 1, L_0x1cf1390, C4<0>, C4<0>, C4<0>;
L_0x1cf14c0 .functor AND 1, L_0x1cf3850, L_0x1cf10f0, C4<1>, C4<1>;
L_0x1bf6e70 .functor NOT 1, L_0x1cf14c0, C4<0>, C4<0>, C4<0>;
L_0x1cf16e0 .functor AND 1, L_0x1cf1400, L_0x1cf1320, C4<1>, C4<1>;
L_0x1cf1840 .functor AND 1, L_0x1bf6e70, L_0x1cf1320, C4<1>, C4<1>;
v0x1c15760_0 .net "NOTHING", 0 0, L_0x1cf1900;  1 drivers
v0x1c15820_0 .net *"_ivl_2", 0 0, L_0x1cf1390;  1 drivers
v0x1c147b0_0 .net *"_ivl_6", 0 0, L_0x1cf14c0;  1 drivers
v0x1c14870_0 .net "clk", 0 0, v0x1cf06c0_0;  alias, 1 drivers
v0x1c15bd0_0 .net "clr_bar", 0 0, v0x1cf0590_0;  alias, 1 drivers
v0x1c90240_0 .net "data", 0 0, L_0x1cf3850;  alias, 1 drivers
v0x1c90300_0 .net "feedback", 0 0, L_0x1cf12b0;  alias, 1 drivers
v0x1c9b460_0 .net "j", 0 0, L_0x1cf16e0;  1 drivers
v0x1c9b500_0 .net "k", 0 0, L_0x1cf1840;  1 drivers
v0x1c9adc0_0 .net "ld", 0 0, L_0x1cf10f0;  alias, 1 drivers
v0x1c9ae60_0 .net "q", 0 0, v0x1c139d0_0;  alias, 1 drivers
v0x1c9aab0_0 .net "to_j", 0 0, L_0x1cf1400;  1 drivers
v0x1c9ab50_0 .net "to_j_and_k", 0 0, L_0x1cf1320;  1 drivers
v0x1c9a490_0 .net "to_k", 0 0, L_0x1bf6e70;  1 drivers
S_0x1c2be20 .scope module, "JK" "jk_flip_flop" 11 24, 12 2 0, S_0x1c3bf90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clr_bar";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /INPUT 1 "k";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x1cf1900 .functor NOT 1, v0x1c139d0_0, C4<0>, C4<0>, C4<0>;
v0x1c34480_0 .net "clk", 0 0, v0x1cf06c0_0;  alias, 1 drivers
v0x1c34520_0 .net "clr_bar", 0 0, v0x1cf0590_0;  alias, 1 drivers
v0x1c2c2d0_0 .net "j", 0 0, L_0x1cf16e0;  alias, 1 drivers
v0x1c13930_0 .net "k", 0 0, L_0x1cf1840;  alias, 1 drivers
v0x1c139d0_0 .var "q", 0 0;
v0x1c13df0_0 .net "q_bar", 0 0, L_0x1cf1900;  alias, 1 drivers
S_0x1c2b630 .scope module, "COUNTER2" "ta161_bar" 8 40, 9 7 0, S_0x1c8b820;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "CLR_BAR";
    .port_info 1 /INPUT 1 "LD_BAR";
    .port_info 2 /INPUT 1 "ENT";
    .port_info 3 /INPUT 1 "ENP";
    .port_info 4 /INPUT 1 "CLK";
    .port_info 5 /INPUT 1 "A";
    .port_info 6 /INPUT 1 "B";
    .port_info 7 /INPUT 1 "C";
    .port_info 8 /INPUT 1 "D";
    .port_info 9 /OUTPUT 1 "QA";
    .port_info 10 /OUTPUT 1 "QB";
    .port_info 11 /OUTPUT 1 "QC";
    .port_info 12 /OUTPUT 1 "QD";
    .port_info 13 /OUTPUT 1 "RCO";
L_0x7f7cf4720138 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1bfb660_0 .net "A", 0 0, L_0x7f7cf4720138;  1 drivers
L_0x7f7cf4720180 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1bfb750_0 .net "B", 0 0, L_0x7f7cf4720180;  1 drivers
L_0x7f7cf47201c8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1bf7dc0_0 .net "C", 0 0, L_0x7f7cf47201c8;  1 drivers
v0x1bf7eb0_0 .net "CLK", 0 0, v0x1cf06c0_0;  alias, 1 drivers
v0x1bf92e0_0 .net "CLR_BAR", 0 0, v0x1cf0590_0;  alias, 1 drivers
L_0x7f7cf4720210 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1bf93d0_0 .net "D", 0 0, L_0x7f7cf4720210;  1 drivers
v0x1bf8af0_0 .net "ENP", 0 0, L_0x1cf09e0;  alias, 1 drivers
v0x1bf8b90_0 .net "ENT", 0 0, L_0x1cf0ff0;  alias, 1 drivers
v0x1bfcb80_0 .net "LD_BAR", 0 0, L_0x1cf7e30;  alias, 1 drivers
v0x1bfcc20_0 .net "QA", 0 0, v0x1c3fb60_0;  1 drivers
v0x1bfc390_0 .net "QB", 0 0, v0x1c46ae0_0;  1 drivers
v0x1bfc430_0 .net "QC", 0 0, v0x1c7f0a0_0;  1 drivers
v0x1bffff0_0 .net "QD", 0 0, v0x1c84640_0;  1 drivers
v0x1c00090_0 .net "RCO", 0 0, L_0x1cf3cc0;  alias, 1 drivers
S_0x1c20a10 .scope module, "U1" "jeff_74x161" 9 20, 10 6 0, S_0x1c2b630;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clr_bar";
    .port_info 1 /INPUT 1 "ld_bar";
    .port_info 2 /INPUT 1 "ent";
    .port_info 3 /INPUT 1 "enp";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "a";
    .port_info 6 /INPUT 1 "b";
    .port_info 7 /INPUT 1 "c";
    .port_info 8 /INPUT 1 "d";
    .port_info 9 /OUTPUT 1 "qa";
    .port_info 10 /OUTPUT 1 "qb";
    .port_info 11 /OUTPUT 1 "qc";
    .port_info 12 /OUTPUT 1 "qd";
    .port_info 13 /OUTPUT 1 "rco";
L_0x1cf3980 .functor AND 1, L_0x1cf0ff0, v0x1c84640_0, C4<1>, C4<1>;
L_0x1cf3aa0 .functor AND 1, L_0x1cf3980, v0x1c7f0a0_0, C4<1>, C4<1>;
L_0x1cf3bc0 .functor AND 1, L_0x1cf3aa0, v0x1c46ae0_0, C4<1>, C4<1>;
L_0x1cf3cc0 .functor AND 1, L_0x1cf3bc0, v0x1c3fb60_0, C4<1>, C4<1>;
L_0x1cf3dc0 .functor NOT 1, L_0x1cf7e30, C4<0>, C4<0>, C4<0>;
L_0x1bea1a0 .functor AND 1, L_0x1cf0ff0, L_0x1cf09e0, C4<1>, C4<1>;
L_0x1c03440 .functor AND 1, L_0x1bea1a0, v0x1c7f0a0_0, C4<1>, C4<1>;
L_0x1cf4050 .functor AND 1, L_0x1c03440, v0x1c46ae0_0, C4<1>, C4<1>;
L_0x1cf40c0 .functor AND 1, L_0x1cf4050, v0x1c3fb60_0, C4<1>, C4<1>;
L_0x1cf48d0 .functor AND 1, L_0x1bea1a0, v0x1c46ae0_0, C4<1>, C4<1>;
L_0x1cf4960 .functor AND 1, L_0x1cf48d0, v0x1c3fb60_0, C4<1>, C4<1>;
L_0x1cf50e0 .functor AND 1, L_0x1bea1a0, v0x1c3fb60_0, C4<1>, C4<1>;
L_0x1cf5930 .functor BUFZ 1, L_0x1bea1a0, C4<0>, C4<0>, C4<0>;
v0x1c4bb20_0 .net *"_ivl_0", 0 0, L_0x1cf3980;  1 drivers
v0x1c4bc20_0 .net *"_ivl_12", 0 0, L_0x1c03440;  1 drivers
v0x1c50620_0 .net *"_ivl_14", 0 0, L_0x1cf4050;  1 drivers
v0x1c50710_0 .net *"_ivl_18", 0 0, L_0x1cf48d0;  1 drivers
v0x1c4eeb0_0 .net *"_ivl_2", 0 0, L_0x1cf3aa0;  1 drivers
v0x1c4ef90_0 .net *"_ivl_4", 0 0, L_0x1cf3bc0;  1 drivers
v0x1c539b0_0 .net "a", 0 0, L_0x7f7cf4720138;  alias, 1 drivers
v0x1c53a50_0 .net "b", 0 0, L_0x7f7cf4720180;  alias, 1 drivers
v0x1c52240_0 .net "c", 0 0, L_0x7f7cf47201c8;  alias, 1 drivers
v0x1c628d0_0 .net "clk", 0 0, v0x1cf06c0_0;  alias, 1 drivers
v0x1c62970_0 .net "clr_bar", 0 0, v0x1cf0590_0;  alias, 1 drivers
v0x1c61910_0 .net "d", 0 0, L_0x7f7cf4720210;  alias, 1 drivers
v0x1c619e0_0 .net "enp", 0 0, L_0x1cf09e0;  alias, 1 drivers
v0x1c60150_0 .net "ent", 0 0, L_0x1cf0ff0;  alias, 1 drivers
v0x1c60240_0 .net "ent_and_enp", 0 0, L_0x1bea1a0;  1 drivers
v0x1c63530_0 .net "feedback_qa", 0 0, L_0x1cf5930;  1 drivers
v0x1c635d0_0 .net "feedback_qb", 0 0, L_0x1cf50e0;  1 drivers
v0x1be35e0_0 .net "feedback_qc", 0 0, L_0x1cf4960;  1 drivers
v0x1be3680_0 .net "feedback_qd", 0 0, L_0x1cf40c0;  1 drivers
v0x1c11190_0 .net "ld", 0 0, L_0x1cf3dc0;  1 drivers
v0x1c11230_0 .net "ld_bar", 0 0, L_0x1cf7e30;  alias, 1 drivers
v0x1c0ba30_0 .net "qa", 0 0, v0x1c3fb60_0;  alias, 1 drivers
v0x1c0bb20_0 .net "qb", 0 0, v0x1c46ae0_0;  alias, 1 drivers
v0x1be4180_0 .net "qc", 0 0, v0x1c7f0a0_0;  alias, 1 drivers
v0x1be4270_0 .net "qd", 0 0, v0x1c84640_0;  alias, 1 drivers
v0x1bf6900_0 .net "rco", 0 0, L_0x1cf3cc0;  alias, 1 drivers
S_0x1c20220 .scope module, "OUTPUT_QA" "output_section" 10 62, 11 4 0, S_0x1c20a10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clr_bar";
    .port_info 1 /INPUT 1 "ld";
    .port_info 2 /INPUT 1 "feedback";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "q";
L_0x1cf5a10 .functor OR 1, L_0x1cf5930, L_0x1cf3dc0, C4<0>, C4<0>;
L_0x1cf5aa0 .functor AND 1, L_0x1cf3dc0, L_0x1cf5db0, C4<1>, C4<1>;
L_0x1cf4400 .functor NOT 1, L_0x1cf5aa0, C4<0>, C4<0>, C4<0>;
L_0x1cf5d40 .functor AND 1, L_0x7f7cf4720138, L_0x1cf3dc0, C4<1>, C4<1>;
L_0x1cf5db0 .functor NOT 1, L_0x1cf5d40, C4<0>, C4<0>, C4<0>;
L_0x1cf5e70 .functor AND 1, L_0x1cf4400, L_0x1cf5a10, C4<1>, C4<1>;
L_0x1cf6010 .functor AND 1, L_0x1cf5db0, L_0x1cf5a10, C4<1>, C4<1>;
v0x1c29cd0_0 .net "NOTHING", 0 0, L_0x1cf60f0;  1 drivers
v0x1c29d90_0 .net *"_ivl_2", 0 0, L_0x1cf5aa0;  1 drivers
v0x1c299c0_0 .net *"_ivl_6", 0 0, L_0x1cf5d40;  1 drivers
v0x1c29a80_0 .net "clk", 0 0, v0x1cf06c0_0;  alias, 1 drivers
v0x1c296b0_0 .net "clr_bar", 0 0, v0x1cf0590_0;  alias, 1 drivers
v0x1c293a0_0 .net "data", 0 0, L_0x7f7cf4720138;  alias, 1 drivers
v0x1c29460_0 .net "feedback", 0 0, L_0x1cf5930;  alias, 1 drivers
v0x1c29090_0 .net "j", 0 0, L_0x1cf5e70;  1 drivers
v0x1c29130_0 .net "k", 0 0, L_0x1cf6010;  1 drivers
v0x1c1eed0_0 .net "ld", 0 0, L_0x1cf3dc0;  alias, 1 drivers
v0x1c1ef70_0 .net "q", 0 0, v0x1c3fb60_0;  alias, 1 drivers
v0x1c1e830_0 .net "to_j", 0 0, L_0x1cf4400;  1 drivers
v0x1c1e8d0_0 .net "to_j_and_k", 0 0, L_0x1cf5a10;  1 drivers
v0x1c1e520_0 .net "to_k", 0 0, L_0x1cf5db0;  1 drivers
S_0x1c1df00 .scope module, "JK" "jk_flip_flop" 11 24, 12 2 0, S_0x1c20220;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clr_bar";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /INPUT 1 "k";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x1cf60f0 .functor NOT 1, v0x1c3fb60_0, C4<0>, C4<0>, C4<0>;
v0x1c40180_0 .net "clk", 0 0, v0x1cf06c0_0;  alias, 1 drivers
v0x1c40220_0 .net "clr_bar", 0 0, v0x1cf0590_0;  alias, 1 drivers
v0x1c3fe70_0 .net "j", 0 0, L_0x1cf5e70;  alias, 1 drivers
v0x1c3ff10_0 .net "k", 0 0, L_0x1cf6010;  alias, 1 drivers
v0x1c3fb60_0 .var "q", 0 0;
v0x1c2a370_0 .net "q_bar", 0 0, L_0x1cf60f0;  alias, 1 drivers
S_0x1c14f30 .scope module, "OUTPUT_QB" "output_section" 10 51, 11 4 0, S_0x1c20a10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clr_bar";
    .port_info 1 /INPUT 1 "ld";
    .port_info 2 /INPUT 1 "feedback";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "q";
L_0x1cf52c0 .functor OR 1, L_0x1cf50e0, L_0x1cf3dc0, C4<0>, C4<0>;
L_0x1cf5350 .functor AND 1, L_0x1cf3dc0, L_0x1cf54c0, C4<1>, C4<1>;
L_0x1cf53e0 .functor NOT 1, L_0x1cf5350, C4<0>, C4<0>, C4<0>;
L_0x1cf5450 .functor AND 1, L_0x7f7cf4720180, L_0x1cf3dc0, C4<1>, C4<1>;
L_0x1cf54c0 .functor NOT 1, L_0x1cf5450, C4<0>, C4<0>, C4<0>;
L_0x1cf55d0 .functor AND 1, L_0x1cf53e0, L_0x1cf52c0, C4<1>, C4<1>;
L_0x1cf5770 .functor AND 1, L_0x1cf54c0, L_0x1cf52c0, C4<1>, C4<1>;
v0x1c06890_0 .net "NOTHING", 0 0, L_0x1cf5830;  1 drivers
v0x1c06950_0 .net *"_ivl_2", 0 0, L_0x1cf5350;  1 drivers
v0x1c06580_0 .net *"_ivl_6", 0 0, L_0x1cf5450;  1 drivers
v0x1c06270_0 .net "clk", 0 0, v0x1cf06c0_0;  alias, 1 drivers
v0x1c06310_0 .net "clr_bar", 0 0, v0x1cf0590_0;  alias, 1 drivers
v0x1c9a7a0_0 .net "data", 0 0, L_0x7f7cf4720180;  alias, 1 drivers
v0x1c9a840_0 .net "feedback", 0 0, L_0x1cf50e0;  alias, 1 drivers
v0x1c33800_0 .net "j", 0 0, L_0x1cf55d0;  1 drivers
v0x1c338a0_0 .net "k", 0 0, L_0x1cf5770;  1 drivers
v0x1c340c0_0 .net "ld", 0 0, L_0x1cf3dc0;  alias, 1 drivers
v0x1c99500_0 .net "q", 0 0, v0x1c46ae0_0;  alias, 1 drivers
v0x1c995d0_0 .net "to_j", 0 0, L_0x1cf53e0;  1 drivers
v0x1c99d00_0 .net "to_j_and_k", 0 0, L_0x1cf52c0;  1 drivers
v0x1c99da0_0 .net "to_k", 0 0, L_0x1cf54c0;  1 drivers
S_0x1c8fde0 .scope module, "JK" "jk_flip_flop" 11 24, 12 2 0, S_0x1c14f30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clr_bar";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /INPUT 1 "k";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x1cf5830 .functor NOT 1, v0x1c46ae0_0, C4<0>, C4<0>, C4<0>;
v0x1c1dbf0_0 .net "clk", 0 0, v0x1cf06c0_0;  alias, 1 drivers
v0x1c1dc90_0 .net "clr_bar", 0 0, v0x1cf0590_0;  alias, 1 drivers
v0x1c6a8a0_0 .net "j", 0 0, L_0x1cf55d0;  alias, 1 drivers
v0x1c6a940_0 .net "k", 0 0, L_0x1cf5770;  alias, 1 drivers
v0x1c46ae0_0 .var "q", 0 0;
v0x1c06ba0_0 .net "q_bar", 0 0, L_0x1cf5830;  alias, 1 drivers
S_0x1c91330 .scope module, "OUTPUT_QC" "output_section" 10 40, 11 4 0, S_0x1c20a10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clr_bar";
    .port_info 1 /INPUT 1 "ld";
    .port_info 2 /INPUT 1 "feedback";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "q";
L_0x1cf4a20 .functor OR 1, L_0x1cf4960, L_0x1cf3dc0, C4<0>, C4<0>;
L_0x1cf4ab0 .functor AND 1, L_0x1cf3dc0, L_0x1cf4c70, C4<1>, C4<1>;
L_0x1cf4b40 .functor NOT 1, L_0x1cf4ab0, C4<0>, C4<0>, C4<0>;
L_0x1cf4c00 .functor AND 1, L_0x7f7cf47201c8, L_0x1cf3dc0, C4<1>, C4<1>;
L_0x1cf4c70 .functor NOT 1, L_0x1cf4c00, C4<0>, C4<0>, C4<0>;
L_0x1cf4d80 .functor AND 1, L_0x1cf4b40, L_0x1cf4a20, C4<1>, C4<1>;
L_0x1cf4f20 .functor AND 1, L_0x1cf4c70, L_0x1cf4a20, C4<1>, C4<1>;
v0x1c81d40_0 .net "NOTHING", 0 0, L_0x1cf4fe0;  1 drivers
v0x1c81de0_0 .net *"_ivl_2", 0 0, L_0x1cf4ab0;  1 drivers
v0x1c6e320_0 .net *"_ivl_6", 0 0, L_0x1cf4c00;  1 drivers
v0x1c6e410_0 .net "clk", 0 0, v0x1cf06c0_0;  alias, 1 drivers
v0x1c6cbb0_0 .net "clr_bar", 0 0, v0x1cf0590_0;  alias, 1 drivers
v0x1c6cca0_0 .net "data", 0 0, L_0x7f7cf47201c8;  alias, 1 drivers
v0x1c71770_0 .net "feedback", 0 0, L_0x1cf4960;  alias, 1 drivers
v0x1c71810_0 .net "j", 0 0, L_0x1cf4d80;  1 drivers
v0x1c70000_0 .net "k", 0 0, L_0x1cf4f20;  1 drivers
v0x1c700d0_0 .net "ld", 0 0, L_0x1cf3dc0;  alias, 1 drivers
v0x1c74b00_0 .net "q", 0 0, v0x1c7f0a0_0;  alias, 1 drivers
v0x1c74ba0_0 .net "to_j", 0 0, L_0x1cf4b40;  1 drivers
v0x1c73390_0 .net "to_j_and_k", 0 0, L_0x1cf4a20;  1 drivers
v0x1c73430_0 .net "to_k", 0 0, L_0x1cf4c70;  1 drivers
S_0x1c7c400 .scope module, "JK" "jk_flip_flop" 11 24, 12 2 0, S_0x1c91330;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clr_bar";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /INPUT 1 "k";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x1cf4fe0 .functor NOT 1, v0x1c7f0a0_0, C4<0>, C4<0>, C4<0>;
v0x1be39b0_0 .net "clk", 0 0, v0x1cf06c0_0;  alias, 1 drivers
v0x1be3a70_0 .net "clr_bar", 0 0, v0x1cf0590_0;  alias, 1 drivers
v0x1c0ce00_0 .net "j", 0 0, L_0x1cf4d80;  alias, 1 drivers
v0x1c0ced0_0 .net "k", 0 0, L_0x1cf4f20;  alias, 1 drivers
v0x1c7f0a0_0 .var "q", 0 0;
v0x1c80d10_0 .net "q_bar", 0 0, L_0x1cf4fe0;  alias, 1 drivers
S_0x1c77e90 .scope module, "OUTPUT_QD" "output_section" 10 29, 11 4 0, S_0x1c20a10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clr_bar";
    .port_info 1 /INPUT 1 "ld";
    .port_info 2 /INPUT 1 "feedback";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "q";
L_0x1cf41d0 .functor OR 1, L_0x1cf40c0, L_0x1cf3dc0, C4<0>, C4<0>;
L_0x1cf4240 .functor AND 1, L_0x1cf3dc0, L_0x1be3e60, C4<1>, C4<1>;
L_0x1cf42d0 .functor NOT 1, L_0x1cf4240, C4<0>, C4<0>, C4<0>;
L_0x1cf4390 .functor AND 1, L_0x7f7cf4720210, L_0x1cf3dc0, C4<1>, C4<1>;
L_0x1be3e60 .functor NOT 1, L_0x1cf4390, C4<0>, C4<0>, C4<0>;
L_0x1cf45b0 .functor AND 1, L_0x1cf42d0, L_0x1cf41d0, C4<1>, C4<1>;
L_0x1cf4710 .functor AND 1, L_0x1be3e60, L_0x1cf41d0, C4<1>, C4<1>;
v0x1c87a20_0 .net "NOTHING", 0 0, L_0x1cf47d0;  1 drivers
v0x1c87ae0_0 .net *"_ivl_2", 0 0, L_0x1cf4240;  1 drivers
v0x1c57f20_0 .net *"_ivl_6", 0 0, L_0x1cf4390;  1 drivers
v0x1c58010_0 .net "clk", 0 0, v0x1cf06c0_0;  alias, 1 drivers
v0x1c5ac10_0 .net "clr_bar", 0 0, v0x1cf0590_0;  alias, 1 drivers
v0x1c5ad00_0 .net "data", 0 0, L_0x7f7cf4720210;  alias, 1 drivers
v0x1c5c820_0 .net "feedback", 0 0, L_0x1cf40c0;  alias, 1 drivers
v0x1c5c8c0_0 .net "j", 0 0, L_0x1cf45b0;  1 drivers
v0x1c5d850_0 .net "k", 0 0, L_0x1cf4710;  1 drivers
v0x1c49e50_0 .net "ld", 0 0, L_0x1cf3dc0;  alias, 1 drivers
v0x1c49ef0_0 .net "q", 0 0, v0x1c84640_0;  alias, 1 drivers
v0x1c486e0_0 .net "to_j", 0 0, L_0x1cf42d0;  1 drivers
v0x1c48780_0 .net "to_j_and_k", 0 0, L_0x1cf41d0;  1 drivers
v0x1c4d290_0 .net "to_k", 0 0, L_0x1be3e60;  1 drivers
S_0x1c86dc0 .scope module, "JK" "jk_flip_flop" 11 24, 12 2 0, S_0x1c77e90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clr_bar";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /INPUT 1 "k";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x1cf47d0 .functor NOT 1, v0x1c84640_0, C4<0>, C4<0>, C4<0>;
v0x1c85e00_0 .net "clk", 0 0, v0x1cf06c0_0;  alias, 1 drivers
v0x1c85ec0_0 .net "clr_bar", 0 0, v0x1cf0590_0;  alias, 1 drivers
v0x1bf59b0_0 .net "j", 0 0, L_0x1cf45b0;  alias, 1 drivers
v0x1bf56a0_0 .net "k", 0 0, L_0x1cf4710;  alias, 1 drivers
v0x1c84640_0 .var "q", 0 0;
v0x1c84730_0 .net "q_bar", 0 0, L_0x1cf47d0;  alias, 1 drivers
S_0x1be75a0 .scope module, "MUX8" "ta157_8" 5 58, 13 7 0, S_0x1c9c070;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "A8";
    .port_info 1 /INPUT 8 "B8";
    .port_info 2 /INPUT 1 "S";
    .port_info 3 /INPUT 1 "EN_BAR";
    .port_info 4 /OUTPUT 8 "Y8";
L_0x1cf3d50 .functor NOT 1, L_0x7f7cf47200a8, C4<0>, C4<0>, C4<0>;
v0x1c9cc70_0 .net "A8", 7 0, L_0x1cf6520;  alias, 1 drivers
v0x1c9cd50_0 .net "B8", 7 0, L_0x7f7cf4720060;  alias, 1 drivers
v0x1ca1080_0 .net "EN", 0 0, L_0x1cf3d50;  1 drivers
v0x1ca1170_0 .net "EN_BAR", 0 0, L_0x7f7cf47200a8;  alias, 1 drivers
v0x1ca0890_0 .net "S", 0 0, v0x1cf0220_0;  alias, 1 drivers
v0x1c9f080_0 .net "Y8", 7 0, L_0x1cf6af0;  alias, 1 drivers
L_0x1cf67e0 .part L_0x1cf6520, 0, 4;
L_0x1cf6880 .part L_0x7f7cf4720060, 0, 4;
L_0x1cf6920 .part L_0x1cf6520, 4, 4;
L_0x1cf69c0 .part L_0x7f7cf4720060, 4, 4;
L_0x1cf6af0 .concat8 [ 4 4 0 0], v0x1bee250_0, v0x1c9d060_0;
S_0x1beb620 .scope module, "MUX0" "jeff_74x157" 13 20, 14 2 0, S_0x1be75a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /OUTPUT 4 "y";
v0x1beae30_0 .net "a", 3 0, L_0x1cf67e0;  1 drivers
v0x1beaf30_0 .net "b", 3 0, L_0x1cf6880;  1 drivers
v0x1beea40_0 .net "en", 0 0, L_0x1cf3d50;  alias, 1 drivers
v0x1beeae0_0 .net "s", 0 0, v0x1cf0220_0;  alias, 1 drivers
v0x1bee250_0 .var "y", 3 0;
E_0x1bfccc0 .event edge, v0x1beea40_0, v0x1beeae0_0, v0x1beae30_0, v0x1beaf30_0;
S_0x1bf1da0 .scope module, "MUX1" "jeff_74x157" 13 29, 14 2 0, S_0x1be75a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /OUTPUT 4 "y";
v0x1bf15b0_0 .net "a", 3 0, L_0x1cf6920;  1 drivers
v0x1bf1690_0 .net "b", 3 0, L_0x1cf69c0;  1 drivers
v0x1ca1fd0_0 .net "en", 0 0, L_0x1cf3d50;  alias, 1 drivers
v0x1ca2070_0 .net "s", 0 0, v0x1cf0220_0;  alias, 1 drivers
v0x1c9d060_0 .var "y", 3 0;
E_0x1beeb80 .event edge, v0x1beea40_0, v0x1beeae0_0, v0x1bf15b0_0, v0x1bf1690_0;
S_0x1c9ec90 .scope module, "OPCODEDEC0" "opcodedec" 5 67, 15 6 0, S_0x1c9c070;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "OPCODE";
    .port_info 1 /INPUT 4 "MW_AD_HIGH";
    .port_info 2 /INPUT 4 "MW_BOP";
    .port_info 3 /OUTPUT 4 "TO_COUNTER";
    .port_info 4 /OUTPUT 1 "EIL_BAR";
L_0x1cf6c20 .functor BUFZ 1, L_0x1cf6f60, C4<0>, C4<0>, C4<0>;
v0x1c27030_0 .net "EIL_BAR", 0 0, L_0x1cf6c20;  alias, 1 drivers
L_0x7f7cf4720258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1c27110_0 .net "LOW", 0 0, L_0x7f7cf4720258;  1 drivers
v0x1c28840_0 .net "MW_AD_HIGH", 7 4, L_0x1cf08b0;  alias, 1 drivers
v0x1c28930_0 .net "MW_BOP", 12 9, L_0x1cf0a80;  alias, 1 drivers
v0x1c28400_0 .net "OPCODE", 3 0, v0x1cf04d0_0;  alias, 1 drivers
v0x1c28010_0 .net "TO_COUNTER", 7 4, v0x1c3e3c0_0;  alias, 1 drivers
v0x1c280d0_0 .net "W1", 0 0, L_0x1cf6f60;  1 drivers
L_0x1cf6fd0 .part L_0x1cf0a80, 0, 1;
L_0x1cf70c0 .part L_0x1cf0a80, 1, 1;
L_0x1cf7240 .part L_0x1cf0a80, 2, 1;
L_0x1cf72e0 .part L_0x1cf0a80, 3, 1;
S_0x1c9e070 .scope module, "U1" "ta157_4" 15 22, 16 7 0, S_0x1c9ec90;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "A4";
    .port_info 1 /INPUT 4 "B4";
    .port_info 2 /INPUT 1 "S";
    .port_info 3 /INPUT 1 "EN_BAR";
    .port_info 4 /OUTPUT 4 "Y4";
L_0x1cf6da0 .functor NOT 1, L_0x7f7cf4720258, C4<0>, C4<0>, C4<0>;
v0x1c3def0_0 .net "A4", 3 0, v0x1cf04d0_0;  alias, 1 drivers
v0x1c3dfd0_0 .net "B4", 3 0, L_0x1cf08b0;  alias, 1 drivers
v0x1c3db00_0 .net "EN", 0 0, L_0x1cf6da0;  1 drivers
v0x1c3dc00_0 .net "EN_BAR", 0 0, L_0x7f7cf4720258;  alias, 1 drivers
v0x1c3f310_0 .net "S", 0 0, L_0x1cf6f60;  alias, 1 drivers
v0x1c3f400_0 .net "Y4", 3 0, v0x1c3e3c0_0;  alias, 1 drivers
S_0x1c9dc80 .scope module, "MUX0" "jeff_74x157" 16 19, 14 2 0, S_0x1c9e070;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /OUTPUT 4 "y";
v0x1c9f180_0 .net "a", 3 0, v0x1cf04d0_0;  alias, 1 drivers
v0x1c3e6f0_0 .net "b", 3 0, L_0x1cf08b0;  alias, 1 drivers
v0x1c3e7d0_0 .net "en", 0 0, L_0x1cf6da0;  alias, 1 drivers
v0x1c3e300_0 .net "s", 0 0, L_0x1cf6f60;  alias, 1 drivers
v0x1c3e3c0_0 .var "y", 3 0;
E_0x1c2af80 .event edge, v0x1c3e7d0_0, v0x1c3e300_0, v0x1c9f180_0, v0x1c3e6f0_0;
S_0x1c3eed0 .scope module, "U2" "nand4" 15 32, 17 2 0, S_0x1c9ec90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "y";
L_0x1cf6e10 .functor AND 1, L_0x1cf6fd0, L_0x1cf70c0, C4<1>, C4<1>;
L_0x1cf6e80 .functor AND 1, L_0x1cf6e10, L_0x1cf7240, C4<1>, C4<1>;
L_0x1cf6ef0 .functor AND 1, L_0x1cf6e80, L_0x1cf72e0, C4<1>, C4<1>;
L_0x1cf6f60 .functor NOT 1, L_0x1cf6ef0, C4<0>, C4<0>, C4<0>;
v0x1c3eae0_0 .net *"_ivl_0", 0 0, L_0x1cf6e10;  1 drivers
v0x1c3eba0_0 .net *"_ivl_2", 0 0, L_0x1cf6e80;  1 drivers
v0x1c27c20_0 .net *"_ivl_4", 0 0, L_0x1cf6ef0;  1 drivers
v0x1c27ce0_0 .net "a", 0 0, L_0x1cf6fd0;  1 drivers
v0x1c27830_0 .net "b", 0 0, L_0x1cf70c0;  1 drivers
v0x1c27940_0 .net "c", 0 0, L_0x1cf7240;  1 drivers
v0x1c27420_0 .net "d", 0 0, L_0x1cf72e0;  1 drivers
v0x1c274e0_0 .net "y", 0 0, L_0x1cf6f60;  alias, 1 drivers
S_0x1c1c780 .scope module, "XOR_2" "xor2" 5 94, 18 2 0, S_0x1c9c070;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1cf7dc0 .functor OR 1, L_0x1cf7ef0, L_0x1cf7490, C4<0>, C4<0>;
L_0x1cf7e30 .functor NOT 1, L_0x1cf7dc0, C4<0>, C4<0>, C4<0>;
v0x1c1c390_0 .net *"_ivl_0", 0 0, L_0x1cf7dc0;  1 drivers
v0x1c1c490_0 .net "a", 0 0, L_0x1cf7ef0;  1 drivers
v0x1c1bf80_0 .net "b", 0 0, L_0x1cf7490;  alias, 1 drivers
v0x1c1c070_0 .net "y", 0 0, L_0x1cf7e30;  alias, 1 drivers
S_0x1be25d0 .scope module, "PROCESSOR_SECTION" "processor" 4 88, 19 4 0, S_0x1c9b120;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "DATA_IN_A";
    .port_info 1 /INPUT 8 "DATA_IN_B";
    .port_info 2 /INPUT 1 "SYSTEM_CLK";
    .port_info 3 /INPUT 1 "EIL_BAR";
    .port_info 4 /INPUT 11 "CONTROL_BITS";
    .port_info 5 /OUTPUT 4 "STATUS_BITS";
    .port_info 6 /OUTPUT 8 "DATA_OUT";
L_0x1cf8110 .functor BUFZ 8, L_0x1cccbf0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x1cedb90_0 .net "ALU_DEST", 23 21, L_0x1cf8410;  1 drivers
v0x1cedc70_0 .net "ALU_FUNC", 19 15, L_0x1cf82d0;  1 drivers
v0x1cedd60_0 .net "ALU_IN_A", 7 0, L_0x1cfea40;  1 drivers
v0x1cede80_0 .net "ALU_IN_B", 7 0, L_0x1cfedd0;  1 drivers
v0x1cedf70_0 .net "ALU_OUT", 7 0, L_0x1d0d890;  1 drivers
v0x1cee080_0 .net "A_SOURCE", 0 0, L_0x1cf7fe0;  1 drivers
v0x1cee120_0 .net "B_SOURCE", 0 0, L_0x1cf81a0;  1 drivers
v0x1cee1c0_0 .net "CIN", 0 0, L_0x1cf8370;  1 drivers
v0x1cee370_0 .net "CONTROL_BITS", 23 13, L_0x1cf0b20;  alias, 1 drivers
v0x1cee430_0 .net "DATA_IN_A", 7 0, v0x1cefd90_0;  alias, 1 drivers
v0x1cee4d0_0 .net "DATA_IN_B", 7 0, v0x1ceff00_0;  alias, 1 drivers
v0x1cee5e0_0 .net "DATA_OUT", 7 0, L_0x1cf8110;  alias, 1 drivers
v0x1cee6c0_0 .net "DATA_OUT_A", 7 0, L_0x1cf9c00;  1 drivers
v0x1cee780_0 .net "DATA_OUT_B", 7 0, L_0x1cfb390;  1 drivers
v0x1cee840_0 .net "DATA_OUT_TA", 7 0, L_0x1cfcb50;  1 drivers
v0x1cee900_0 .net "DATA_OUT_TB", 7 0, L_0x1cfe480;  1 drivers
v0x1cee9c0_0 .net "EIL_BAR", 0 0, L_0x1cf6c20;  alias, 1 drivers
v0x1ceeb70_0 .net "IN_ZP", 7 0, L_0x1cccbf0;  1 drivers
L_0x7f7cf47202a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1ceec10_0 .net "LOW", 0 0, L_0x7f7cf47202a0;  1 drivers
v0x1ceecb0_0 .net "STATUS_BITS", 3 0, L_0x1d10200;  alias, 1 drivers
v0x1ceed50_0 .net "SYSTEM_CLK", 0 0, v0x1cf06c0_0;  alias, 1 drivers
L_0x1cf7fe0 .part L_0x1cf0b20, 0, 1;
L_0x1cf81a0 .part L_0x1cf0b20, 1, 1;
L_0x1cf82d0 .part L_0x1cf0b20, 2, 5;
L_0x1cf8370 .part L_0x1cf0b20, 7, 1;
L_0x1cf8410 .part L_0x1cf0b20, 8, 3;
L_0x1cfccd0 .part L_0x1cf8410, 0, 1;
L_0x1cfe600 .part L_0x1cf8410, 1, 1;
L_0x1cfdc80 .part L_0x1cf8410, 2, 1;
L_0x1d10200 .concat8 [ 1 1 1 1], L_0x1cfee70, L_0x1d0ba80, L_0x1d06030, L_0x1d0fbd0;
S_0x1b05450 .scope module, "ALU1" "alu" 19 92, 20 4 0, S_0x1be25d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "IN_A";
    .port_info 1 /INPUT 8 "IN_B";
    .port_info 2 /INPUT 1 "CIN";
    .port_info 3 /INPUT 5 "ALU_FUNC";
    .port_info 4 /OUTPUT 8 "OUT8";
    .port_info 5 /OUTPUT 1 "C4";
    .port_info 6 /OUTPUT 1 "C8";
    .port_info 7 /OUTPUT 1 "Z";
L_0x1cfee70 .functor BUFZ 1, L_0x1d04410, C4<0>, C4<0>, C4<0>;
v0x1c46240_0 .net "AEQB1", 0 0, L_0x1d04a40;  1 drivers
v0x1cc7900_0 .net "AEQB2", 0 0, L_0x1d0c0f0;  1 drivers
v0x1cc7a50_0 .net "ALU_FUNC", 19 15, L_0x1cf82d0;  alias, 1 drivers
v0x1cc7af0_0 .net "C4", 0 0, L_0x1cfee70;  1 drivers
v0x1cc7bb0_0 .net "C8", 0 0, L_0x1d0ba80;  1 drivers
v0x1cc7c50_0 .net "CARRY", 0 0, L_0x1d04410;  1 drivers
v0x1cc7cf0_0 .net "CIN", 0 0, L_0x1cf8370;  alias, 1 drivers
v0x1cc7d90_0 .net "IN_A", 7 0, L_0x1cfea40;  alias, 1 drivers
v0x1cc7e70_0 .net "IN_B", 7 0, L_0x1cfedd0;  alias, 1 drivers
v0x1cc7fe0_0 .net "NOTHING1", 0 0, L_0x1d047d0;  1 drivers
v0x1cc8080_0 .net "NOTHING2", 0 0, L_0x1d04040;  1 drivers
v0x1cc8120_0 .net "NOTHING3", 0 0, L_0x1d0be80;  1 drivers
v0x1cc81c0_0 .net "NOTHING4", 0 0, L_0x1d0b6b0;  1 drivers
v0x1cc8260_0 .net "OUT8", 7 0, L_0x1d0d890;  alias, 1 drivers
v0x1cc8340_0 .net "Z", 0 0, L_0x1d06030;  1 drivers
L_0x1d05700 .part L_0x1cfea40, 3, 1;
L_0x1d05830 .part L_0x1cfea40, 2, 1;
L_0x1d058d0 .part L_0x1cfea40, 1, 1;
L_0x1d05970 .part L_0x1cfea40, 0, 1;
L_0x1d05a10 .part L_0x1cfedd0, 3, 1;
L_0x1d05b40 .part L_0x1cfedd0, 2, 1;
L_0x1d05be0 .part L_0x1cfedd0, 1, 1;
L_0x1d05c80 .part L_0x1cfedd0, 0, 1;
L_0x1d05d20 .part L_0x1cf82d0, 3, 1;
L_0x1d05dc0 .part L_0x1cf82d0, 2, 1;
L_0x1d05ef0 .part L_0x1cf82d0, 1, 1;
L_0x1d05f90 .part L_0x1cf82d0, 0, 1;
L_0x1d060a0 .part L_0x1cf82d0, 4, 1;
L_0x1d0cdb0 .part L_0x1cfea40, 7, 1;
L_0x1d0cf60 .part L_0x1cfea40, 6, 1;
L_0x1d0d000 .part L_0x1cfea40, 5, 1;
L_0x1d0d0a0 .part L_0x1cfea40, 4, 1;
L_0x1d0d140 .part L_0x1cfedd0, 7, 1;
L_0x1d0d390 .part L_0x1cfedd0, 6, 1;
L_0x1d0d430 .part L_0x1cfedd0, 5, 1;
L_0x1d0d2f0 .part L_0x1cfedd0, 4, 1;
L_0x1d0d580 .part L_0x1cf82d0, 3, 1;
L_0x1d0d4d0 .part L_0x1cf82d0, 2, 1;
L_0x1d0d7f0 .part L_0x1cf82d0, 1, 1;
L_0x1d0d730 .part L_0x1cf82d0, 0, 1;
L_0x1d0d960 .part L_0x1cf82d0, 4, 1;
LS_0x1d0d890_0_0 .concat8 [ 1 1 1 1], L_0x1d05640, L_0x1d05580, L_0x1d054c0, L_0x1d05400;
LS_0x1d0d890_0_4 .concat8 [ 1 1 1 1], L_0x1d0ccf0, L_0x1d0cc30, L_0x1d0cb70, L_0x1d0cab0;
L_0x1d0d890 .concat8 [ 4 4 0 0], LS_0x1d0d890_0_0, LS_0x1d0d890_0_4;
S_0x1c01b60 .scope module, "AND1" "and2" 20 73, 21 2 0, S_0x1b05450;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1d06030 .functor AND 1, L_0x1d04a40, L_0x1d0c0f0, C4<1>, C4<1>;
v0x1bfe6f0_0 .net "a", 0 0, L_0x1d04a40;  alias, 1 drivers
v0x1bfe7d0_0 .net "b", 0 0, L_0x1d0c0f0;  alias, 1 drivers
v0x1bfae50_0 .net "y", 0 0, L_0x1d06030;  alias, 1 drivers
S_0x1ca1450 .scope module, "U1" "ta181_bar" 20 23, 22 8 0, S_0x1b05450;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A3_BAR";
    .port_info 1 /INPUT 1 "A2_BAR";
    .port_info 2 /INPUT 1 "A1_BAR";
    .port_info 3 /INPUT 1 "A0_BAR";
    .port_info 4 /INPUT 1 "B3_BAR";
    .port_info 5 /INPUT 1 "B2_BAR";
    .port_info 6 /INPUT 1 "B1_BAR";
    .port_info 7 /INPUT 1 "B0_BAR";
    .port_info 8 /INPUT 1 "S3";
    .port_info 9 /INPUT 1 "S2";
    .port_info 10 /INPUT 1 "S1";
    .port_info 11 /INPUT 1 "S0";
    .port_info 12 /INPUT 1 "M";
    .port_info 13 /INPUT 1 "CI";
    .port_info 14 /OUTPUT 1 "F3_BAR";
    .port_info 15 /OUTPUT 1 "F2_BAR";
    .port_info 16 /OUTPUT 1 "F1_BAR";
    .port_info 17 /OUTPUT 1 "F0_BAR";
    .port_info 18 /OUTPUT 1 "CO";
    .port_info 19 /OUTPUT 1 "AEQB";
    .port_info 20 /OUTPUT 1 "P_BAR";
    .port_info 21 /OUTPUT 1 "G_BAR";
v0x1c46710_0 .net "A0_BAR", 0 0, L_0x1d05970;  1 drivers
v0x1cb2230_0 .net "A0_SIG", 0 0, L_0x1d04d40;  1 drivers
v0x1cb22d0_0 .net "A1_BAR", 0 0, L_0x1d058d0;  1 drivers
v0x1cb2370_0 .net "A1_SIG", 0 0, L_0x1d04c80;  1 drivers
v0x1cb2410_0 .net "A2_BAR", 0 0, L_0x1d05830;  1 drivers
v0x1cb24b0_0 .net "A2_SIG", 0 0, L_0x1d04bc0;  1 drivers
v0x1cb2550_0 .net "A3_BAR", 0 0, L_0x1d05700;  1 drivers
v0x1cb25f0_0 .net "A3_SIG", 0 0, L_0x1d04b00;  1 drivers
v0x1cb2690_0 .net "AEQB", 0 0, L_0x1d04a40;  alias, 1 drivers
v0x1cb27c0_0 .net "B0_BAR", 0 0, L_0x1d05c80;  1 drivers
v0x1cb2860_0 .net "B0_SIG", 0 0, L_0x1d05280;  1 drivers
v0x1cb2900_0 .net "B1_BAR", 0 0, L_0x1d05be0;  1 drivers
v0x1cb29a0_0 .net "B1_SIG", 0 0, L_0x1d05100;  1 drivers
v0x1cb2a40_0 .net "B2_BAR", 0 0, L_0x1d05b40;  1 drivers
v0x1cb2ae0_0 .net "B2_SIG", 0 0, L_0x1d04f80;  1 drivers
v0x1cb2b80_0 .net "B3_BAR", 0 0, L_0x1d05a10;  1 drivers
v0x1cb2c20_0 .net "B3_SIG", 0 0, L_0x1d04e00;  1 drivers
v0x1cb2dd0_0 .net "CI", 0 0, L_0x1cf8370;  alias, 1 drivers
v0x1cb2e70_0 .net "CO", 0 0, L_0x1d04410;  alias, 1 drivers
v0x1cb2f10_0 .net "F0_BAR", 0 0, L_0x1d05640;  1 drivers
v0x1cb2fb0_0 .net "F0_SIG", 0 0, L_0x1d03780;  1 drivers
v0x1cb3050_0 .net "F1_BAR", 0 0, L_0x1d05580;  1 drivers
v0x1cb30f0_0 .net "F1_SIG", 0 0, L_0x1d03380;  1 drivers
v0x1cb3220_0 .net "F2_BAR", 0 0, L_0x1d054c0;  1 drivers
v0x1cb32c0_0 .net "F2_SIG", 0 0, L_0x1d02e90;  1 drivers
v0x1cb33f0_0 .net "F3_BAR", 0 0, L_0x1d05400;  1 drivers
v0x1cb3490_0 .net "F3_SIG", 0 0, L_0x1d02500;  1 drivers
v0x1cb35c0_0 .net "G_BAR", 0 0, L_0x1d04040;  alias, 1 drivers
v0x1cb3660_0 .net "M", 0 0, L_0x1d060a0;  1 drivers
v0x1cb3700_0 .net "P_BAR", 0 0, L_0x1d047d0;  alias, 1 drivers
v0x1cb37a0_0 .net "S0", 0 0, L_0x1d05f90;  1 drivers
o0x7f7cf4776168 .functor BUFZ 1, C4<z>; HiZ drive
v0x1cb3840_0 .net "S0_SIG", 0 0, o0x7f7cf4776168;  0 drivers
v0x1cb38e0_0 .net "S1", 0 0, L_0x1d05ef0;  1 drivers
o0x7f7cf4776198 .functor BUFZ 1, C4<z>; HiZ drive
v0x1cb2cc0_0 .net "S1_SIG", 0 0, o0x7f7cf4776198;  0 drivers
v0x1cb3b90_0 .net "S2", 0 0, L_0x1d05dc0;  1 drivers
o0x7f7cf47761c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1cb3c30_0 .net "S2_SIG", 0 0, o0x7f7cf47761c8;  0 drivers
v0x1cb3cd0_0 .net "S3", 0 0, L_0x1d05d20;  1 drivers
o0x7f7cf47761f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1cb3d70_0 .net "S3_SIG", 0 0, o0x7f7cf47761f8;  0 drivers
S_0x1c44d40 .scope module, "INV1" "not1" 22 53, 23 2 0, S_0x1ca1450;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "y";
L_0x1d04b00 .functor NOT 1, L_0x1d05700, C4<0>, C4<0>, C4<0>;
v0x1bfaf70_0 .net "a", 0 0, L_0x1d05700;  alias, 1 drivers
v0x1c46300_0 .net "y", 0 0, L_0x1d04b00;  alias, 1 drivers
S_0x1c43580 .scope module, "INV10" "not1" 22 62, 23 2 0, S_0x1ca1450;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "y";
L_0x1d054c0 .functor NOT 1, L_0x1d02e90, C4<0>, C4<0>, C4<0>;
v0x1c42080_0 .net "a", 0 0, L_0x1d02e90;  alias, 1 drivers
v0x1c42160_0 .net "y", 0 0, L_0x1d054c0;  alias, 1 drivers
S_0x1c67330 .scope module, "INV11" "not1" 22 63, 23 2 0, S_0x1ca1450;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "y";
L_0x1d05580 .functor NOT 1, L_0x1d03380, C4<0>, C4<0>, C4<0>;
v0x1c6a030_0 .net "a", 0 0, L_0x1d03380;  alias, 1 drivers
v0x1c6a110_0 .net "y", 0 0, L_0x1d05580;  alias, 1 drivers
S_0x1c69c10 .scope module, "INV12" "not1" 22 64, 23 2 0, S_0x1ca1450;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "y";
L_0x1d05640 .functor NOT 1, L_0x1d03780, C4<0>, C4<0>, C4<0>;
v0x1c697f0_0 .net "a", 0 0, L_0x1d03780;  alias, 1 drivers
v0x1c698b0_0 .net "y", 0 0, L_0x1d05640;  alias, 1 drivers
S_0x1c693d0 .scope module, "INV2" "not1" 22 54, 23 2 0, S_0x1ca1450;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "y";
L_0x1d04bc0 .functor NOT 1, L_0x1d05830, C4<0>, C4<0>, C4<0>;
v0x1c68350_0 .net "a", 0 0, L_0x1d05830;  alias, 1 drivers
v0x1c68430_0 .net "y", 0 0, L_0x1d04bc0;  alias, 1 drivers
S_0x1c09a90 .scope module, "INV3" "not1" 22 55, 23 2 0, S_0x1ca1450;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "y";
L_0x1d04c80 .functor NOT 1, L_0x1d058d0, C4<0>, C4<0>, C4<0>;
v0x1c08fb0_0 .net "a", 0 0, L_0x1d058d0;  alias, 1 drivers
v0x1c09090_0 .net "y", 0 0, L_0x1d04c80;  alias, 1 drivers
S_0x1c07ab0 .scope module, "INV4" "not1" 22 56, 23 2 0, S_0x1ca1450;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "y";
L_0x1d04d40 .functor NOT 1, L_0x1d05970, C4<0>, C4<0>, C4<0>;
v0x1ca2ea0_0 .net "a", 0 0, L_0x1d05970;  alias, 1 drivers
v0x1ca2f60_0 .net "y", 0 0, L_0x1d04d40;  alias, 1 drivers
S_0x1ca0c80 .scope module, "INV5" "not1" 22 57, 23 2 0, S_0x1ca1450;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "y";
L_0x1d04e00 .functor NOT 1, L_0x1d05a10, C4<0>, C4<0>, C4<0>;
v0x1c9c230_0 .net "a", 0 0, L_0x1d05a10;  alias, 1 drivers
v0x1c9c2f0_0 .net "y", 0 0, L_0x1d04e00;  alias, 1 drivers
S_0x1c9e250 .scope module, "INV6" "not1" 22 58, 23 2 0, S_0x1ca1450;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "y";
L_0x1d04f80 .functor NOT 1, L_0x1d05b40, C4<0>, C4<0>, C4<0>;
v0x1c9d310_0 .net "a", 0 0, L_0x1d05b40;  alias, 1 drivers
v0x1bf06b0_0 .net "y", 0 0, L_0x1d04f80;  alias, 1 drivers
S_0x1bed290 .scope module, "INV7" "not1" 22 59, 23 2 0, S_0x1ca1450;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "y";
L_0x1d05100 .functor NOT 1, L_0x1d05be0, C4<0>, C4<0>, C4<0>;
v0x1bf07d0_0 .net "a", 0 0, L_0x1d05be0;  alias, 1 drivers
v0x1c6af40_0 .net "y", 0 0, L_0x1d05100;  alias, 1 drivers
S_0x1c07e80 .scope module, "INV8" "not1" 22 60, 23 2 0, S_0x1ca1450;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "y";
L_0x1d05280 .functor NOT 1, L_0x1d05c80, C4<0>, C4<0>, C4<0>;
v0x1c6b060_0 .net "a", 0 0, L_0x1d05c80;  alias, 1 drivers
v0x1c43930_0 .net "y", 0 0, L_0x1d05280;  alias, 1 drivers
S_0x1c42450 .scope module, "INV9" "not1" 22 61, 23 2 0, S_0x1ca1450;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "y";
L_0x1d05400 .functor NOT 1, L_0x1d02500, C4<0>, C4<0>, C4<0>;
v0x1c43a30_0 .net "a", 0 0, L_0x1d02500;  alias, 1 drivers
v0x1c465f0_0 .net "y", 0 0, L_0x1d05400;  alias, 1 drivers
S_0x1c45110 .scope module, "U1" "jeff_74x181" 22 28, 24 15 0, S_0x1ca1450;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a0";
    .port_info 1 /INPUT 1 "a1";
    .port_info 2 /INPUT 1 "a2";
    .port_info 3 /INPUT 1 "a3";
    .port_info 4 /INPUT 1 "b0";
    .port_info 5 /INPUT 1 "b1";
    .port_info 6 /INPUT 1 "b2";
    .port_info 7 /INPUT 1 "b3";
    .port_info 8 /INPUT 1 "s0";
    .port_info 9 /INPUT 1 "s1";
    .port_info 10 /INPUT 1 "s2";
    .port_info 11 /INPUT 1 "s3";
    .port_info 12 /INPUT 1 "m";
    .port_info 13 /INPUT 1 "ci_bar";
    .port_info 14 /OUTPUT 1 "f0";
    .port_info 15 /OUTPUT 1 "f1";
    .port_info 16 /OUTPUT 1 "f2";
    .port_info 17 /OUTPUT 1 "f3";
    .port_info 18 /OUTPUT 1 "co_bar";
    .port_info 19 /OUTPUT 1 "aeqb";
    .port_info 20 /OUTPUT 1 "x";
    .port_info 21 /OUTPUT 1 "y";
v0x1b1e850_0 .net "a0", 0 0, L_0x1d04d40;  alias, 1 drivers
v0x1b1e910_0 .net "a1", 0 0, L_0x1d04c80;  alias, 1 drivers
v0x1b1b2c0_0 .net "a2", 0 0, L_0x1d04bc0;  alias, 1 drivers
v0x1b1b3b0_0 .net "a3", 0 0, L_0x1d04b00;  alias, 1 drivers
v0x1b1b4a0_0 .net "aeqb", 0 0, L_0x1d04a40;  alias, 1 drivers
v0x1b1b5e0_0 .net "b0", 0 0, L_0x1d05280;  alias, 1 drivers
v0x1b1b6d0_0 .net "b1", 0 0, L_0x1d05100;  alias, 1 drivers
v0x1cb0d00_0 .net "b2", 0 0, L_0x1d04f80;  alias, 1 drivers
v0x1cb0da0_0 .net "b3", 0 0, L_0x1d04e00;  alias, 1 drivers
v0x1cb0ed0_0 .net "ci_bar", 0 0, L_0x1cf8370;  alias, 1 drivers
v0x1cb0f70_0 .net "co_bar", 0 0, L_0x1d04410;  alias, 1 drivers
v0x1cb1010_0 .net "f0", 0 0, L_0x1d03780;  alias, 1 drivers
v0x1cb10b0_0 .net "f1", 0 0, L_0x1d03380;  alias, 1 drivers
v0x1cb1150_0 .net "f2", 0 0, L_0x1d02e90;  alias, 1 drivers
v0x1cb11f0_0 .net "f3", 0 0, L_0x1d02500;  alias, 1 drivers
v0x1cb1290_0 .net "input0_out1", 0 0, L_0x1d01080;  1 drivers
v0x1cb1330_0 .net "input0_out2", 0 0, L_0x1d01520;  1 drivers
v0x1cb14e0_0 .net "input1_out1", 0 0, L_0x1d00530;  1 drivers
v0x1cb1580_0 .net "input1_out2", 0 0, L_0x1d00b10;  1 drivers
v0x1cb1620_0 .net "input2_out1", 0 0, L_0x1cff990;  1 drivers
v0x1cb16c0_0 .net "input2_out2", 0 0, L_0x1cffde0;  1 drivers
v0x1cb17f0_0 .net "input3_out1", 0 0, L_0x1cff130;  1 drivers
v0x1cb1890_0 .net "input3_out2", 0 0, L_0x1cff4d0;  1 drivers
v0x1cb1930_0 .net "m", 0 0, L_0x1d060a0;  alias, 1 drivers
v0x1cb19d0_0 .net "m_bar", 0 0, L_0x1d015e0;  1 drivers
v0x1cb1a70_0 .net "s0", 0 0, o0x7f7cf4776168;  alias, 0 drivers
v0x1cb1ba0_0 .net "s1", 0 0, o0x7f7cf4776198;  alias, 0 drivers
v0x1cb1cd0_0 .net "s2", 0 0, o0x7f7cf47761c8;  alias, 0 drivers
v0x1cb1e00_0 .net "s3", 0 0, o0x7f7cf47761f8;  alias, 0 drivers
v0x1cb1f30_0 .net "x", 0 0, L_0x1d047d0;  alias, 1 drivers
v0x1cb1fd0_0 .net "y", 0 0, L_0x1d04040;  alias, 1 drivers
S_0x1c35b70 .scope module, "AEQB" "aeqb" 24 155, 25 1 0, S_0x1c45110;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "f3";
    .port_info 1 /INPUT 1 "f2";
    .port_info 2 /INPUT 1 "f1";
    .port_info 3 /INPUT 1 "f0";
    .port_info 4 /OUTPUT 1 "aeqb";
L_0x1d046e0 .functor AND 1, L_0x1d02500, L_0x1d02e90, C4<1>, C4<1>;
L_0x1d04980 .functor AND 1, L_0x1d046e0, L_0x1d03380, C4<1>, C4<1>;
L_0x1d04a40 .functor AND 1, L_0x1d04980, L_0x1d03780, C4<1>, C4<1>;
v0x1c41300_0 .net *"_ivl_0", 0 0, L_0x1d046e0;  1 drivers
v0x1c413e0_0 .net *"_ivl_2", 0 0, L_0x1d04980;  1 drivers
v0x1c9b870_0 .net "aeqb", 0 0, L_0x1d04a40;  alias, 1 drivers
v0x1c9b910_0 .net "f0", 0 0, L_0x1d03780;  alias, 1 drivers
v0x1c9b9b0_0 .net "f1", 0 0, L_0x1d03380;  alias, 1 drivers
v0x1bf4f60_0 .net "f2", 0 0, L_0x1d02e90;  alias, 1 drivers
v0x1bf5000_0 .net "f3", 0 0, L_0x1d02500;  alias, 1 drivers
S_0x1b1d760 .scope module, "GPC" "g_p_carry_section" 24 140, 26 1 0, S_0x1c45110;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "input3_out1";
    .port_info 1 /INPUT 1 "input3_out2";
    .port_info 2 /INPUT 1 "input2_out1";
    .port_info 3 /INPUT 1 "input2_out2";
    .port_info 4 /INPUT 1 "input1_out1";
    .port_info 5 /INPUT 1 "input1_out2";
    .port_info 6 /INPUT 1 "input0_out1";
    .port_info 7 /INPUT 1 "input0_out2";
    .port_info 8 /INPUT 1 "ci_bar";
    .port_info 9 /OUTPUT 1 "co_bar";
    .port_info 10 /OUTPUT 1 "x";
    .port_info 11 /OUTPUT 1 "y";
L_0x1d03840 .functor AND 1, L_0x1cff130, L_0x1cffde0, C4<1>, C4<1>;
L_0x1cb1760 .functor OR 1, L_0x1cff4d0, L_0x1d03840, C4<0>, C4<0>;
L_0x1d03a10 .functor AND 1, L_0x1cff130, L_0x1cff990, C4<1>, C4<1>;
L_0x1d03a80 .functor AND 1, L_0x1d03a10, L_0x1d00b10, C4<1>, C4<1>;
L_0x1d03b40 .functor OR 1, L_0x1cb1760, L_0x1d03a80, C4<0>, C4<0>;
L_0x1d03c50 .functor AND 1, L_0x1cff130, L_0x1cff990, C4<1>, C4<1>;
L_0x1cff1a0 .functor AND 1, L_0x1d03c50, L_0x1d00530, C4<1>, C4<1>;
L_0x1d03e20 .functor AND 1, L_0x1cff1a0, L_0x1d01520, C4<1>, C4<1>;
L_0x1d03f30 .functor OR 1, L_0x1d03b40, L_0x1d03e20, C4<0>, C4<0>;
L_0x1d04040 .functor NOT 1, L_0x1d03f30, C4<0>, C4<0>, C4<0>;
L_0x1d04140 .functor NOT 1, L_0x1d04040, C4<0>, C4<0>, C4<0>;
L_0x1d041b0 .functor AND 1, L_0x1cff130, L_0x1cff990, C4<1>, C4<1>;
L_0x1d04290 .functor AND 1, L_0x1d041b0, L_0x1d00530, C4<1>, C4<1>;
L_0x1d04300 .functor AND 1, L_0x1d04290, L_0x1d01080, C4<1>, C4<1>;
L_0x1d04220 .functor AND 1, L_0x1d04300, L_0x1cf8370, C4<1>, C4<1>;
L_0x1d04410 .functor OR 1, L_0x1d04140, L_0x1d04220, C4<0>, C4<0>;
L_0x1d045b0 .functor AND 1, L_0x1cff130, L_0x1cff990, C4<1>, C4<1>;
L_0x1d04620 .functor AND 1, L_0x1d045b0, L_0x1d00530, C4<1>, C4<1>;
L_0x1d04520 .functor AND 1, L_0x1d04620, L_0x1d01080, C4<1>, C4<1>;
L_0x1d047d0 .functor NOT 1, L_0x1d04520, C4<0>, C4<0>, C4<0>;
v0x1b1d940_0 .net *"_ivl_0", 0 0, L_0x1d03840;  1 drivers
v0x1c3f6e0_0 .net *"_ivl_10", 0 0, L_0x1d03c50;  1 drivers
v0x1c3f7c0_0 .net *"_ivl_12", 0 0, L_0x1cff1a0;  1 drivers
v0x1c3f880_0 .net *"_ivl_14", 0 0, L_0x1d03e20;  1 drivers
v0x1c28c10_0 .net *"_ivl_16", 0 0, L_0x1d03f30;  1 drivers
v0x1c28d40_0 .net *"_ivl_2", 0 0, L_0x1cb1760;  1 drivers
v0x1c28e20_0 .net *"_ivl_20", 0 0, L_0x1d04140;  1 drivers
v0x1c1d770_0 .net *"_ivl_22", 0 0, L_0x1d041b0;  1 drivers
v0x1c1d830_0 .net *"_ivl_24", 0 0, L_0x1d04290;  1 drivers
v0x1c1d9a0_0 .net *"_ivl_26", 0 0, L_0x1d04300;  1 drivers
v0x1c6a420_0 .net *"_ivl_28", 0 0, L_0x1d04220;  1 drivers
v0x1c6a500_0 .net *"_ivl_32", 0 0, L_0x1d045b0;  1 drivers
v0x1c6a5e0_0 .net *"_ivl_34", 0 0, L_0x1d04620;  1 drivers
v0x1c8e8a0_0 .net *"_ivl_36", 0 0, L_0x1d04520;  1 drivers
v0x1c8e980_0 .net *"_ivl_4", 0 0, L_0x1d03a10;  1 drivers
v0x1c8ea60_0 .net *"_ivl_6", 0 0, L_0x1d03a80;  1 drivers
v0x1c8eb40_0 .net *"_ivl_8", 0 0, L_0x1d03b40;  1 drivers
v0x1c2a940_0 .net "ci_bar", 0 0, L_0x1cf8370;  alias, 1 drivers
v0x1c2aa00_0 .net "co_bar", 0 0, L_0x1d04410;  alias, 1 drivers
v0x1c2aac0_0 .net "input0_out1", 0 0, L_0x1d01080;  alias, 1 drivers
v0x1c8f960_0 .net "input0_out2", 0 0, L_0x1d01520;  alias, 1 drivers
v0x1c8fa20_0 .net "input1_out1", 0 0, L_0x1d00530;  alias, 1 drivers
v0x1c8fae0_0 .net "input1_out2", 0 0, L_0x1d00b10;  alias, 1 drivers
v0x1c8fba0_0 .net "input2_out1", 0 0, L_0x1cff990;  alias, 1 drivers
v0x1c8fc60_0 .net "input2_out2", 0 0, L_0x1cffde0;  alias, 1 drivers
v0x1aa6530_0 .net "input3_out1", 0 0, L_0x1cff130;  alias, 1 drivers
v0x1aa65f0_0 .net "input3_out2", 0 0, L_0x1cff4d0;  alias, 1 drivers
v0x1aa66b0_0 .net "x", 0 0, L_0x1d047d0;  alias, 1 drivers
v0x1aa6770_0 .net "y", 0 0, L_0x1d04040;  alias, 1 drivers
S_0x1b26b60 .scope module, "INPUT0" "input_section" 24 80, 27 1 0, S_0x1c45110;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s3";
    .port_info 3 /INPUT 1 "s2";
    .port_info 4 /INPUT 1 "s1";
    .port_info 5 /INPUT 1 "s0";
    .port_info 6 /OUTPUT 1 "out1";
    .port_info 7 /OUTPUT 1 "out2";
L_0x1d00bd0 .functor AND 1, L_0x1d05280, o0x7f7cf47761f8, C4<1>, C4<1>;
L_0x1d00cd0 .functor AND 1, L_0x1d00bd0, L_0x1d04d40, C4<1>, C4<1>;
L_0x1d00dd0 .functor AND 1, L_0x1d04d40, o0x7f7cf47761c8, C4<1>, C4<1>;
L_0x1d00e40 .functor NOT 1, L_0x1d05280, C4<0>, C4<0>, C4<0>;
L_0x1d00eb0 .functor AND 1, L_0x1d00dd0, L_0x1d00e40, C4<1>, C4<1>;
L_0x1d00f70 .functor OR 1, L_0x1d00cd0, L_0x1d00eb0, C4<0>, C4<0>;
L_0x1d01080 .functor NOT 1, L_0x1d00f70, C4<0>, C4<0>, C4<0>;
L_0x1d01140 .functor NOT 1, L_0x1d05280, C4<0>, C4<0>, C4<0>;
L_0x1d01200 .functor AND 1, L_0x1d01140, o0x7f7cf4776198, C4<1>, C4<1>;
L_0x1d012c0 .functor AND 1, o0x7f7cf4776168, L_0x1d05280, C4<1>, C4<1>;
L_0x1d01330 .functor OR 1, L_0x1d01200, L_0x1d012c0, C4<0>, C4<0>;
L_0x1d013f0 .functor OR 1, L_0x1d01330, L_0x1d04d40, C4<0>, C4<0>;
L_0x1d01520 .functor NOT 1, L_0x1d013f0, C4<0>, C4<0>, C4<0>;
v0x1b26e10_0 .net *"_ivl_0", 0 0, L_0x1d00bd0;  1 drivers
v0x1b26ef0_0 .net *"_ivl_10", 0 0, L_0x1d00f70;  1 drivers
v0x1aaefe0_0 .net *"_ivl_14", 0 0, L_0x1d01140;  1 drivers
v0x1aaf0a0_0 .net *"_ivl_16", 0 0, L_0x1d01200;  1 drivers
v0x1aaf180_0 .net *"_ivl_18", 0 0, L_0x1d012c0;  1 drivers
v0x1aaf260_0 .net *"_ivl_2", 0 0, L_0x1d00cd0;  1 drivers
v0x1aaf340_0 .net *"_ivl_20", 0 0, L_0x1d01330;  1 drivers
v0x1aef620_0 .net *"_ivl_22", 0 0, L_0x1d013f0;  1 drivers
v0x1aef700_0 .net *"_ivl_4", 0 0, L_0x1d00dd0;  1 drivers
v0x1aef7e0_0 .net *"_ivl_6", 0 0, L_0x1d00e40;  1 drivers
v0x1aef8c0_0 .net *"_ivl_8", 0 0, L_0x1d00eb0;  1 drivers
v0x1aef9a0_0 .net "a", 0 0, L_0x1d04d40;  alias, 1 drivers
v0x1aefa40_0 .net "b", 0 0, L_0x1d05280;  alias, 1 drivers
v0x1b17af0_0 .net "out1", 0 0, L_0x1d01080;  alias, 1 drivers
v0x1b17b90_0 .net "out2", 0 0, L_0x1d01520;  alias, 1 drivers
v0x1b17c30_0 .net "s0", 0 0, o0x7f7cf4776168;  alias, 0 drivers
v0x1b17cd0_0 .net "s1", 0 0, o0x7f7cf4776198;  alias, 0 drivers
v0x1b17e80_0 .net "s2", 0 0, o0x7f7cf47761c8;  alias, 0 drivers
v0x1b0bf90_0 .net "s3", 0 0, o0x7f7cf47761f8;  alias, 0 drivers
S_0x1b0c150 .scope module, "INPUT1" "input_section" 24 69, 27 1 0, S_0x1c45110;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s3";
    .port_info 3 /INPUT 1 "s2";
    .port_info 4 /INPUT 1 "s1";
    .port_info 5 /INPUT 1 "s0";
    .port_info 6 /OUTPUT 1 "out1";
    .port_info 7 /OUTPUT 1 "out2";
L_0x1cffea0 .functor AND 1, L_0x1d05100, o0x7f7cf47761f8, C4<1>, C4<1>;
L_0x1cb1ea0 .functor AND 1, L_0x1cffea0, L_0x1d04c80, C4<1>, C4<1>;
L_0x1d00190 .functor AND 1, L_0x1d04c80, o0x7f7cf47761c8, C4<1>, C4<1>;
L_0x1cb1d70 .functor NOT 1, L_0x1d05100, C4<0>, C4<0>, C4<0>;
L_0x1d00310 .functor AND 1, L_0x1d00190, L_0x1cb1d70, C4<1>, C4<1>;
L_0x1d00420 .functor OR 1, L_0x1cb1ea0, L_0x1d00310, C4<0>, C4<0>;
L_0x1d00530 .functor NOT 1, L_0x1d00420, C4<0>, C4<0>, C4<0>;
L_0x1d005f0 .functor NOT 1, L_0x1d05100, C4<0>, C4<0>, C4<0>;
L_0x1d006b0 .functor AND 1, L_0x1d005f0, o0x7f7cf4776198, C4<1>, C4<1>;
L_0x1cb1c40 .functor AND 1, o0x7f7cf4776168, L_0x1d05100, C4<1>, C4<1>;
L_0x1cb1b10 .functor OR 1, L_0x1d006b0, L_0x1cb1c40, C4<0>, C4<0>;
L_0x1d009e0 .functor OR 1, L_0x1cb1b10, L_0x1d04c80, C4<0>, C4<0>;
L_0x1d00b10 .functor NOT 1, L_0x1d009e0, C4<0>, C4<0>, C4<0>;
v0x1b0e4b0_0 .net *"_ivl_0", 0 0, L_0x1cffea0;  1 drivers
v0x1b0e5b0_0 .net *"_ivl_10", 0 0, L_0x1d00420;  1 drivers
v0x1b0e690_0 .net *"_ivl_14", 0 0, L_0x1d005f0;  1 drivers
v0x1b0e780_0 .net *"_ivl_16", 0 0, L_0x1d006b0;  1 drivers
v0x1b0e860_0 .net *"_ivl_18", 0 0, L_0x1cb1c40;  1 drivers
v0x1ad3090_0 .net *"_ivl_2", 0 0, L_0x1cb1ea0;  1 drivers
v0x1ad3170_0 .net *"_ivl_20", 0 0, L_0x1cb1b10;  1 drivers
v0x1ad3250_0 .net *"_ivl_22", 0 0, L_0x1d009e0;  1 drivers
v0x1ad3330_0 .net *"_ivl_4", 0 0, L_0x1d00190;  1 drivers
v0x1ad3410_0 .net *"_ivl_6", 0 0, L_0x1cb1d70;  1 drivers
v0x1ac6580_0 .net *"_ivl_8", 0 0, L_0x1d00310;  1 drivers
v0x1ac6660_0 .net "a", 0 0, L_0x1d04c80;  alias, 1 drivers
v0x1ac6700_0 .net "b", 0 0, L_0x1d05100;  alias, 1 drivers
v0x1ac67a0_0 .net "out1", 0 0, L_0x1d00530;  alias, 1 drivers
v0x1ac6870_0 .net "out2", 0 0, L_0x1d00b10;  alias, 1 drivers
v0x1ac6940_0 .net "s0", 0 0, o0x7f7cf4776168;  alias, 0 drivers
v0x1ab6df0_0 .net "s1", 0 0, o0x7f7cf4776198;  alias, 0 drivers
v0x1ab6fa0_0 .net "s2", 0 0, o0x7f7cf47761c8;  alias, 0 drivers
v0x1ab7070_0 .net "s3", 0 0, o0x7f7cf47761f8;  alias, 0 drivers
S_0x1b01d00 .scope module, "INPUT2" "input_section" 24 58, 27 1 0, S_0x1c45110;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s3";
    .port_info 3 /INPUT 1 "s2";
    .port_info 4 /INPUT 1 "s1";
    .port_info 5 /INPUT 1 "s0";
    .port_info 6 /OUTPUT 1 "out1";
    .port_info 7 /OUTPUT 1 "out2";
L_0x1cff5d0 .functor AND 1, L_0x1d04f80, o0x7f7cf47761f8, C4<1>, C4<1>;
L_0x1cff6d0 .functor AND 1, L_0x1cff5d0, L_0x1d04bc0, C4<1>, C4<1>;
L_0x1cff7d0 .functor AND 1, L_0x1d04bc0, o0x7f7cf47761c8, C4<1>, C4<1>;
L_0x1cff840 .functor NOT 1, L_0x1d04f80, C4<0>, C4<0>, C4<0>;
L_0x1cff8b0 .functor AND 1, L_0x1cff7d0, L_0x1cff840, C4<1>, C4<1>;
L_0x1cff920 .functor OR 1, L_0x1cff6d0, L_0x1cff8b0, C4<0>, C4<0>;
L_0x1cff990 .functor NOT 1, L_0x1cff920, C4<0>, C4<0>, C4<0>;
L_0x1cffa00 .functor NOT 1, L_0x1d04f80, C4<0>, C4<0>, C4<0>;
L_0x1cffac0 .functor AND 1, L_0x1cffa00, o0x7f7cf4776198, C4<1>, C4<1>;
L_0x1cffb80 .functor AND 1, o0x7f7cf4776168, L_0x1d04f80, C4<1>, C4<1>;
L_0x1cffbf0 .functor OR 1, L_0x1cffac0, L_0x1cffb80, C4<0>, C4<0>;
L_0x1cffcb0 .functor OR 1, L_0x1cffbf0, L_0x1d04bc0, C4<0>, C4<0>;
L_0x1cffde0 .functor NOT 1, L_0x1cffcb0, C4<0>, C4<0>, C4<0>;
v0x1b02000_0 .net *"_ivl_0", 0 0, L_0x1cff5d0;  1 drivers
v0x1b02100_0 .net *"_ivl_10", 0 0, L_0x1cff920;  1 drivers
v0x1ab7140_0 .net *"_ivl_14", 0 0, L_0x1cffa00;  1 drivers
v0x1ab71e0_0 .net *"_ivl_16", 0 0, L_0x1cffac0;  1 drivers
v0x1ae87c0_0 .net *"_ivl_18", 0 0, L_0x1cffb80;  1 drivers
v0x1ae88d0_0 .net *"_ivl_2", 0 0, L_0x1cff6d0;  1 drivers
v0x1ae89b0_0 .net *"_ivl_20", 0 0, L_0x1cffbf0;  1 drivers
v0x1ae8a90_0 .net *"_ivl_22", 0 0, L_0x1cffcb0;  1 drivers
v0x1ae8b70_0 .net *"_ivl_4", 0 0, L_0x1cff7d0;  1 drivers
v0x1ac0420_0 .net *"_ivl_6", 0 0, L_0x1cff840;  1 drivers
v0x1ac0500_0 .net *"_ivl_8", 0 0, L_0x1cff8b0;  1 drivers
v0x1ac05e0_0 .net "a", 0 0, L_0x1d04bc0;  alias, 1 drivers
v0x1ac0680_0 .net "b", 0 0, L_0x1d04f80;  alias, 1 drivers
v0x1ac0720_0 .net "out1", 0 0, L_0x1cff990;  alias, 1 drivers
v0x1ac07f0_0 .net "out2", 0 0, L_0x1cffde0;  alias, 1 drivers
v0x1ace260_0 .net "s0", 0 0, o0x7f7cf4776168;  alias, 0 drivers
v0x1ace300_0 .net "s1", 0 0, o0x7f7cf4776198;  alias, 0 drivers
v0x1ace4b0_0 .net "s2", 0 0, o0x7f7cf47761c8;  alias, 0 drivers
v0x1ace5a0_0 .net "s3", 0 0, o0x7f7cf47761f8;  alias, 0 drivers
S_0x1b217a0 .scope module, "INPUT3" "input_section" 24 47, 27 1 0, S_0x1c45110;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s3";
    .port_info 3 /INPUT 1 "s2";
    .port_info 4 /INPUT 1 "s1";
    .port_info 5 /INPUT 1 "s0";
    .port_info 6 /OUTPUT 1 "out1";
    .port_info 7 /OUTPUT 1 "out2";
L_0x1cfeee0 .functor AND 1, L_0x1d04e00, o0x7f7cf47761f8, C4<1>, C4<1>;
L_0x1ce3300 .functor AND 1, L_0x1cfeee0, L_0x1d04b00, C4<1>, C4<1>;
L_0x1cd6460 .functor AND 1, L_0x1d04b00, o0x7f7cf47761c8, C4<1>, C4<1>;
L_0x1cfefe0 .functor NOT 1, L_0x1d04e00, C4<0>, C4<0>, C4<0>;
L_0x1cff050 .functor AND 1, L_0x1cd6460, L_0x1cfefe0, C4<1>, C4<1>;
L_0x1cff0c0 .functor OR 1, L_0x1ce3300, L_0x1cff050, C4<0>, C4<0>;
L_0x1cff130 .functor NOT 1, L_0x1cff0c0, C4<0>, C4<0>, C4<0>;
L_0x1cff230 .functor NOT 1, L_0x1d04e00, C4<0>, C4<0>, C4<0>;
L_0x1cff2a0 .functor AND 1, L_0x1cff230, o0x7f7cf4776198, C4<1>, C4<1>;
L_0x1cff310 .functor AND 1, o0x7f7cf4776168, L_0x1d04e00, C4<1>, C4<1>;
L_0x1cff380 .functor OR 1, L_0x1cff2a0, L_0x1cff310, C4<0>, C4<0>;
L_0x1cff3f0 .functor OR 1, L_0x1cff380, L_0x1d04b00, C4<0>, C4<0>;
L_0x1cff4d0 .functor NOT 1, L_0x1cff3f0, C4<0>, C4<0>, C4<0>;
v0x1b21a50_0 .net *"_ivl_0", 0 0, L_0x1cfeee0;  1 drivers
v0x1b21b50_0 .net *"_ivl_10", 0 0, L_0x1cff0c0;  1 drivers
v0x1b1c8f0_0 .net *"_ivl_14", 0 0, L_0x1cff230;  1 drivers
v0x1b1c9b0_0 .net *"_ivl_16", 0 0, L_0x1cff2a0;  1 drivers
v0x1b1ca90_0 .net *"_ivl_18", 0 0, L_0x1cff310;  1 drivers
v0x1b1cbc0_0 .net *"_ivl_2", 0 0, L_0x1ce3300;  1 drivers
v0x1b1cca0_0 .net *"_ivl_20", 0 0, L_0x1cff380;  1 drivers
v0x1ac9180_0 .net *"_ivl_22", 0 0, L_0x1cff3f0;  1 drivers
v0x1ac9260_0 .net *"_ivl_4", 0 0, L_0x1cd6460;  1 drivers
v0x1ac9340_0 .net *"_ivl_6", 0 0, L_0x1cfefe0;  1 drivers
v0x1ac9420_0 .net *"_ivl_8", 0 0, L_0x1cff050;  1 drivers
v0x1ac9500_0 .net "a", 0 0, L_0x1d04b00;  alias, 1 drivers
v0x1ac95a0_0 .net "b", 0 0, L_0x1d04e00;  alias, 1 drivers
v0x1ae44e0_0 .net "out1", 0 0, L_0x1cff130;  alias, 1 drivers
v0x1ae4580_0 .net "out2", 0 0, L_0x1cff4d0;  alias, 1 drivers
v0x1ae4620_0 .net "s0", 0 0, o0x7f7cf4776168;  alias, 0 drivers
v0x1ae46c0_0 .net "s1", 0 0, o0x7f7cf4776198;  alias, 0 drivers
v0x1ae4870_0 .net "s2", 0 0, o0x7f7cf47761c8;  alias, 0 drivers
v0x1b16480_0 .net "s3", 0 0, o0x7f7cf47761f8;  alias, 0 drivers
S_0x1b165a0 .scope module, "M_BAR" "invert_m" 24 91, 28 1 0, S_0x1c45110;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "y";
L_0x1d015e0 .functor NOT 1, L_0x1d060a0, C4<0>, C4<0>, C4<0>;
v0x1b16750_0 .net "a", 0 0, L_0x1d060a0;  alias, 1 drivers
v0x1b16830_0 .net "y", 0 0, L_0x1d015e0;  alias, 1 drivers
S_0x1b14680 .scope module, "OUT_F0" "out_section_f0" 24 132, 29 1 0, S_0x1c45110;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "m_bar";
    .port_info 1 /INPUT 1 "ci_bar";
    .port_info 2 /INPUT 1 "input0_out1";
    .port_info 3 /INPUT 1 "input0_out2";
    .port_info 4 /OUTPUT 1 "f0";
L_0x1d03490 .functor XOR 1, L_0x1d01080, L_0x1d01520, C4<0>, C4<0>;
L_0x1d03500 .functor AND 1, L_0x1cf8370, L_0x1d015e0, C4<1>, C4<1>;
L_0x1d01d40 .functor NOT 1, L_0x1d03500, C4<0>, C4<0>, C4<0>;
L_0x1d03780 .functor XOR 1, L_0x1d03490, L_0x1d01d40, C4<0>, C4<0>;
v0x1b14860_0 .net *"_ivl_0", 0 0, L_0x1d03490;  1 drivers
v0x1b14940_0 .net *"_ivl_2", 0 0, L_0x1d03500;  1 drivers
v0x1b14a20_0 .net *"_ivl_4", 0 0, L_0x1d01d40;  1 drivers
v0x1b120e0_0 .net "ci_bar", 0 0, L_0x1cf8370;  alias, 1 drivers
v0x1b12180_0 .net "f0", 0 0, L_0x1d03780;  alias, 1 drivers
v0x1b122c0_0 .net "input0_out1", 0 0, L_0x1d01080;  alias, 1 drivers
v0x1b123b0_0 .net "input0_out2", 0 0, L_0x1d01520;  alias, 1 drivers
v0x1b124a0_0 .net "m_bar", 0 0, L_0x1d015e0;  alias, 1 drivers
S_0x1b0f190 .scope module, "OUT_F1" "out_section_f1" 24 122, 30 1 0, S_0x1c45110;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "m_bar";
    .port_info 1 /INPUT 1 "ci_bar";
    .port_info 2 /INPUT 1 "input1_out1";
    .port_info 3 /INPUT 1 "input1_out2";
    .port_info 4 /INPUT 1 "input0_out1";
    .port_info 5 /INPUT 1 "input0_out2";
    .port_info 6 /OUTPUT 1 "f1";
L_0x1d02fa0 .functor XOR 1, L_0x1d00530, L_0x1d00b10, C4<0>, C4<0>;
L_0x1d03010 .functor AND 1, L_0x1cf8370, L_0x1d01080, C4<1>, C4<1>;
L_0x1d03080 .functor AND 1, L_0x1d03010, L_0x1d015e0, C4<1>, C4<1>;
L_0x1d03140 .functor AND 1, L_0x1d01520, L_0x1d015e0, C4<1>, C4<1>;
L_0x1d031b0 .functor OR 1, L_0x1d03080, L_0x1d03140, C4<0>, C4<0>;
L_0x1d032c0 .functor NOT 1, L_0x1d031b0, C4<0>, C4<0>, C4<0>;
L_0x1d03380 .functor XOR 1, L_0x1d02fa0, L_0x1d032c0, C4<0>, C4<0>;
v0x1b0f460_0 .net *"_ivl_0", 0 0, L_0x1d02fa0;  1 drivers
v0x1b0f560_0 .net *"_ivl_10", 0 0, L_0x1d032c0;  1 drivers
v0x1abd1f0_0 .net *"_ivl_2", 0 0, L_0x1d03010;  1 drivers
v0x1abd2b0_0 .net *"_ivl_4", 0 0, L_0x1d03080;  1 drivers
v0x1abd390_0 .net *"_ivl_6", 0 0, L_0x1d03140;  1 drivers
v0x1abd470_0 .net *"_ivl_8", 0 0, L_0x1d031b0;  1 drivers
v0x1abd550_0 .net "ci_bar", 0 0, L_0x1cf8370;  alias, 1 drivers
v0x1ad8f50_0 .net "f1", 0 0, L_0x1d03380;  alias, 1 drivers
v0x1ad9040_0 .net "input0_out1", 0 0, L_0x1d01080;  alias, 1 drivers
v0x1ad90e0_0 .net "input0_out2", 0 0, L_0x1d01520;  alias, 1 drivers
v0x1ad9180_0 .net "input1_out1", 0 0, L_0x1d00530;  alias, 1 drivers
v0x1ad9220_0 .net "input1_out2", 0 0, L_0x1d00b10;  alias, 1 drivers
v0x1ad9310_0 .net "m_bar", 0 0, L_0x1d015e0;  alias, 1 drivers
S_0x1b22670 .scope module, "OUT_F2" "out_section_f2" 24 110, 31 1 0, S_0x1c45110;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "m_bar";
    .port_info 1 /INPUT 1 "ci_bar";
    .port_info 2 /INPUT 1 "input2_out1";
    .port_info 3 /INPUT 1 "input2_out2";
    .port_info 4 /INPUT 1 "input1_out1";
    .port_info 5 /INPUT 1 "input1_out2";
    .port_info 6 /INPUT 1 "input0_out1";
    .port_info 7 /INPUT 1 "input0_out2";
    .port_info 8 /OUTPUT 1 "f2";
L_0x1d026a0 .functor XOR 1, L_0x1cff990, L_0x1cffde0, C4<0>, C4<0>;
L_0x1d02710 .functor AND 1, L_0x1cf8370, L_0x1d01080, C4<1>, C4<1>;
L_0x1d02780 .functor AND 1, L_0x1d02710, L_0x1d00530, C4<1>, C4<1>;
L_0x1d02840 .functor AND 1, L_0x1d02780, L_0x1d015e0, C4<1>, C4<1>;
L_0x1d02900 .functor AND 1, L_0x1d00530, L_0x1d01520, C4<1>, C4<1>;
L_0x1d02970 .functor AND 1, L_0x1d02900, L_0x1d015e0, C4<1>, C4<1>;
L_0x1d02a30 .functor OR 1, L_0x1d02840, L_0x1d02970, C4<0>, C4<0>;
L_0x1d02b40 .functor AND 1, L_0x1d00b10, L_0x1d015e0, C4<1>, C4<1>;
L_0x1d02cc0 .functor OR 1, L_0x1d02a30, L_0x1d02b40, C4<0>, C4<0>;
L_0x1d02dd0 .functor NOT 1, L_0x1d02cc0, C4<0>, C4<0>, C4<0>;
L_0x1d02e90 .functor XOR 1, L_0x1d026a0, L_0x1d02dd0, C4<0>, C4<0>;
v0x1b22980_0 .net *"_ivl_0", 0 0, L_0x1d026a0;  1 drivers
v0x1b22a80_0 .net *"_ivl_10", 0 0, L_0x1d02970;  1 drivers
v0x1b3ef10_0 .net *"_ivl_12", 0 0, L_0x1d02a30;  1 drivers
v0x1b3efd0_0 .net *"_ivl_14", 0 0, L_0x1d02b40;  1 drivers
v0x1b3f0b0_0 .net *"_ivl_16", 0 0, L_0x1d02cc0;  1 drivers
v0x1b3f1e0_0 .net *"_ivl_18", 0 0, L_0x1d02dd0;  1 drivers
v0x1b3f2c0_0 .net *"_ivl_2", 0 0, L_0x1d02710;  1 drivers
v0x1ae2370_0 .net *"_ivl_4", 0 0, L_0x1d02780;  1 drivers
v0x1ae2450_0 .net *"_ivl_6", 0 0, L_0x1d02840;  1 drivers
v0x1ae2530_0 .net *"_ivl_8", 0 0, L_0x1d02900;  1 drivers
v0x1ae2610_0 .net "ci_bar", 0 0, L_0x1cf8370;  alias, 1 drivers
v0x1ae26b0_0 .net "f2", 0 0, L_0x1d02e90;  alias, 1 drivers
v0x1ae2750_0 .net "input0_out1", 0 0, L_0x1d01080;  alias, 1 drivers
v0x1acf8c0_0 .net "input0_out2", 0 0, L_0x1d01520;  alias, 1 drivers
v0x1acf9f0_0 .net "input1_out1", 0 0, L_0x1d00530;  alias, 1 drivers
v0x1acfa90_0 .net "input1_out2", 0 0, L_0x1d00b10;  alias, 1 drivers
v0x1acfb30_0 .net "input2_out1", 0 0, L_0x1cff990;  alias, 1 drivers
v0x1acc190_0 .net "input2_out2", 0 0, L_0x1cffde0;  alias, 1 drivers
v0x1acc230_0 .net "m_bar", 0 0, L_0x1d015e0;  alias, 1 drivers
S_0x1acc440 .scope module, "OUT_F3" "out_section_f3" 24 96, 32 1 0, S_0x1c45110;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "m_bar";
    .port_info 1 /INPUT 1 "ci_bar";
    .port_info 2 /INPUT 1 "input3_out1";
    .port_info 3 /INPUT 1 "input3_out2";
    .port_info 4 /INPUT 1 "input2_out1";
    .port_info 5 /INPUT 1 "input2_out2";
    .port_info 6 /INPUT 1 "input1_out1";
    .port_info 7 /INPUT 1 "input1_out2";
    .port_info 8 /INPUT 1 "input0_out1";
    .port_info 9 /INPUT 1 "input0_out2";
    .port_info 10 /OUTPUT 1 "f3";
L_0x1d01650 .functor XOR 1, L_0x1cff130, L_0x1cff4d0, C4<0>, C4<0>;
L_0x1d016c0 .functor AND 1, L_0x1cf8370, L_0x1d01080, C4<1>, C4<1>;
L_0x1acf830 .functor AND 1, L_0x1d016c0, L_0x1d00530, C4<1>, C4<1>;
L_0x1d01890 .functor AND 1, L_0x1acf830, L_0x1cff990, C4<1>, C4<1>;
L_0x1d01950 .functor AND 1, L_0x1d01890, L_0x1d015e0, C4<1>, C4<1>;
L_0x1d01a10 .functor AND 1, L_0x1d00530, L_0x1cff990, C4<1>, C4<1>;
L_0x1ae4910 .functor AND 1, L_0x1d01a10, L_0x1d01520, C4<1>, C4<1>;
L_0x1acf960 .functor AND 1, L_0x1ae4910, L_0x1d015e0, C4<1>, C4<1>;
L_0x1d01e50 .functor OR 1, L_0x1d01950, L_0x1acf960, C4<0>, C4<0>;
L_0x1d01f60 .functor AND 1, L_0x1cff990, L_0x1d00b10, C4<1>, C4<1>;
L_0x1cb0e40 .functor AND 1, L_0x1d01f60, L_0x1d015e0, C4<1>, C4<1>;
L_0x1d02130 .functor OR 1, L_0x1d01e50, L_0x1cb0e40, C4<0>, C4<0>;
L_0x1d022b0 .functor AND 1, L_0x1cffde0, L_0x1d015e0, C4<1>, C4<1>;
L_0x1d02320 .functor OR 1, L_0x1d02130, L_0x1d022b0, C4<0>, C4<0>;
L_0x1d02240 .functor NOT 1, L_0x1d02320, C4<0>, C4<0>, C4<0>;
L_0x1d02500 .functor XOR 1, L_0x1d01650, L_0x1d02240, C4<0>, C4<0>;
v0x1ac3710_0 .net *"_ivl_0", 0 0, L_0x1d01650;  1 drivers
v0x1ac3810_0 .net *"_ivl_10", 0 0, L_0x1d01a10;  1 drivers
v0x1ac38f0_0 .net *"_ivl_12", 0 0, L_0x1ae4910;  1 drivers
v0x1ac39b0_0 .net *"_ivl_14", 0 0, L_0x1acf960;  1 drivers
v0x1ab3950_0 .net *"_ivl_16", 0 0, L_0x1d01e50;  1 drivers
v0x1ab3a80_0 .net *"_ivl_18", 0 0, L_0x1d01f60;  1 drivers
v0x1ab3b60_0 .net *"_ivl_2", 0 0, L_0x1d016c0;  1 drivers
v0x1ab3c40_0 .net *"_ivl_20", 0 0, L_0x1cb0e40;  1 drivers
v0x1ab3d20_0 .net *"_ivl_22", 0 0, L_0x1d02130;  1 drivers
v0x1af8f00_0 .net *"_ivl_24", 0 0, L_0x1d022b0;  1 drivers
v0x1af8fe0_0 .net *"_ivl_26", 0 0, L_0x1d02320;  1 drivers
v0x1af90c0_0 .net *"_ivl_28", 0 0, L_0x1d02240;  1 drivers
v0x1af91a0_0 .net *"_ivl_4", 0 0, L_0x1acf830;  1 drivers
v0x1af9280_0 .net *"_ivl_6", 0 0, L_0x1d01890;  1 drivers
v0x1ae5390_0 .net *"_ivl_8", 0 0, L_0x1d01950;  1 drivers
v0x1ae5470_0 .net "ci_bar", 0 0, L_0x1cf8370;  alias, 1 drivers
v0x1ae55a0_0 .net "f3", 0 0, L_0x1d02500;  alias, 1 drivers
v0x1ae5750_0 .net "input0_out1", 0 0, L_0x1d01080;  alias, 1 drivers
v0x1ad7f40_0 .net "input0_out2", 0 0, L_0x1d01520;  alias, 1 drivers
v0x1ad7fe0_0 .net "input1_out1", 0 0, L_0x1d00530;  alias, 1 drivers
v0x1ad8080_0 .net "input1_out2", 0 0, L_0x1d00b10;  alias, 1 drivers
v0x1ad81b0_0 .net "input2_out1", 0 0, L_0x1cff990;  alias, 1 drivers
v0x1ad8250_0 .net "input2_out2", 0 0, L_0x1cffde0;  alias, 1 drivers
v0x1ad82f0_0 .net "input3_out1", 0 0, L_0x1cff130;  alias, 1 drivers
v0x1b1e520_0 .net "input3_out2", 0 0, L_0x1cff4d0;  alias, 1 drivers
v0x1b1e5c0_0 .net "m_bar", 0 0, L_0x1d015e0;  alias, 1 drivers
S_0x1cb4030 .scope module, "U2" "ta181_bar" 20 48, 22 8 0, S_0x1b05450;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A3_BAR";
    .port_info 1 /INPUT 1 "A2_BAR";
    .port_info 2 /INPUT 1 "A1_BAR";
    .port_info 3 /INPUT 1 "A0_BAR";
    .port_info 4 /INPUT 1 "B3_BAR";
    .port_info 5 /INPUT 1 "B2_BAR";
    .port_info 6 /INPUT 1 "B1_BAR";
    .port_info 7 /INPUT 1 "B0_BAR";
    .port_info 8 /INPUT 1 "S3";
    .port_info 9 /INPUT 1 "S2";
    .port_info 10 /INPUT 1 "S1";
    .port_info 11 /INPUT 1 "S0";
    .port_info 12 /INPUT 1 "M";
    .port_info 13 /INPUT 1 "CI";
    .port_info 14 /OUTPUT 1 "F3_BAR";
    .port_info 15 /OUTPUT 1 "F2_BAR";
    .port_info 16 /OUTPUT 1 "F1_BAR";
    .port_info 17 /OUTPUT 1 "F0_BAR";
    .port_info 18 /OUTPUT 1 "CO";
    .port_info 19 /OUTPUT 1 "AEQB";
    .port_info 20 /OUTPUT 1 "P_BAR";
    .port_info 21 /OUTPUT 1 "G_BAR";
v0x1cb7670_0 .net "A0_BAR", 0 0, L_0x1d0d0a0;  1 drivers
v0x1cc5a90_0 .net "A0_SIG", 0 0, L_0x1d0c3f0;  1 drivers
v0x1cc5b30_0 .net "A1_BAR", 0 0, L_0x1d0d000;  1 drivers
v0x1cc5bd0_0 .net "A1_SIG", 0 0, L_0x1d0c330;  1 drivers
v0x1cc5c70_0 .net "A2_BAR", 0 0, L_0x1d0cf60;  1 drivers
v0x1cc5d10_0 .net "A2_SIG", 0 0, L_0x1d0c270;  1 drivers
v0x1cc5db0_0 .net "A3_BAR", 0 0, L_0x1d0cdb0;  1 drivers
v0x1cc5e50_0 .net "A3_SIG", 0 0, L_0x1d0c1b0;  1 drivers
v0x1cc5ef0_0 .net "AEQB", 0 0, L_0x1d0c0f0;  alias, 1 drivers
v0x1cc6020_0 .net "B0_BAR", 0 0, L_0x1d0d2f0;  1 drivers
v0x1cc60c0_0 .net "B0_SIG", 0 0, L_0x1d0c930;  1 drivers
v0x1cc6160_0 .net "B1_BAR", 0 0, L_0x1d0d430;  1 drivers
v0x1cc6200_0 .net "B1_SIG", 0 0, L_0x1d0c7b0;  1 drivers
v0x1cc62a0_0 .net "B2_BAR", 0 0, L_0x1d0d390;  1 drivers
v0x1cc6340_0 .net "B2_SIG", 0 0, L_0x1d0c630;  1 drivers
v0x1cc63e0_0 .net "B3_BAR", 0 0, L_0x1d0d140;  1 drivers
v0x1cc6480_0 .net "B3_SIG", 0 0, L_0x1d0c4b0;  1 drivers
v0x1cc6630_0 .net "CI", 0 0, L_0x1d04410;  alias, 1 drivers
v0x1cc66d0_0 .net "CO", 0 0, L_0x1d0ba80;  alias, 1 drivers
v0x1cc6770_0 .net "F0_BAR", 0 0, L_0x1d0ccf0;  1 drivers
v0x1cc6810_0 .net "F0_SIG", 0 0, L_0x1d09330;  1 drivers
v0x1cc68b0_0 .net "F1_BAR", 0 0, L_0x1d0cc30;  1 drivers
v0x1cc6950_0 .net "F1_SIG", 0 0, L_0x1d0a8f0;  1 drivers
v0x1cc6a80_0 .net "F2_BAR", 0 0, L_0x1d0cb70;  1 drivers
v0x1cc6b20_0 .net "F2_SIG", 0 0, L_0x1d0a400;  1 drivers
v0x1cc6c50_0 .net "F3_BAR", 0 0, L_0x1d0cab0;  1 drivers
v0x1cc6cf0_0 .net "F3_SIG", 0 0, L_0x1d09a70;  1 drivers
v0x1cc6e20_0 .net "G_BAR", 0 0, L_0x1d0b6b0;  alias, 1 drivers
v0x1cc6ec0_0 .net "M", 0 0, L_0x1d0d960;  1 drivers
v0x1cc6f60_0 .net "P_BAR", 0 0, L_0x1d0be80;  alias, 1 drivers
v0x1cc7000_0 .net "S0", 0 0, L_0x1d0d730;  1 drivers
o0x7f7cf4779858 .functor BUFZ 1, C4<z>; HiZ drive
v0x1cc70a0_0 .net "S0_SIG", 0 0, o0x7f7cf4779858;  0 drivers
v0x1cc7140_0 .net "S1", 0 0, L_0x1d0d7f0;  1 drivers
o0x7f7cf4779888 .functor BUFZ 1, C4<z>; HiZ drive
v0x1cc6520_0 .net "S1_SIG", 0 0, o0x7f7cf4779888;  0 drivers
v0x1cc73f0_0 .net "S2", 0 0, L_0x1d0d4d0;  1 drivers
o0x7f7cf47798b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1cc7490_0 .net "S2_SIG", 0 0, o0x7f7cf47798b8;  0 drivers
v0x1cc7530_0 .net "S3", 0 0, L_0x1d0d580;  1 drivers
o0x7f7cf47798e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1cc75d0_0 .net "S3_SIG", 0 0, o0x7f7cf47798e8;  0 drivers
S_0x1cb43e0 .scope module, "INV1" "not1" 22 53, 23 2 0, S_0x1cb4030;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "y";
L_0x1d0c1b0 .functor NOT 1, L_0x1d0cdb0, C4<0>, C4<0>, C4<0>;
v0x1cb45b0_0 .net "a", 0 0, L_0x1d0cdb0;  alias, 1 drivers
v0x1cb4690_0 .net "y", 0 0, L_0x1d0c1b0;  alias, 1 drivers
S_0x1cb47b0 .scope module, "INV10" "not1" 22 62, 23 2 0, S_0x1cb4030;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "y";
L_0x1d0cb70 .functor NOT 1, L_0x1d0a400, C4<0>, C4<0>, C4<0>;
v0x1cb4980_0 .net "a", 0 0, L_0x1d0a400;  alias, 1 drivers
v0x1cb4a60_0 .net "y", 0 0, L_0x1d0cb70;  alias, 1 drivers
S_0x1cb4b80 .scope module, "INV11" "not1" 22 63, 23 2 0, S_0x1cb4030;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "y";
L_0x1d0cc30 .functor NOT 1, L_0x1d0a8f0, C4<0>, C4<0>, C4<0>;
v0x1cb4d50_0 .net "a", 0 0, L_0x1d0a8f0;  alias, 1 drivers
v0x1cb4e10_0 .net "y", 0 0, L_0x1d0cc30;  alias, 1 drivers
S_0x1cb4f30 .scope module, "INV12" "not1" 22 64, 23 2 0, S_0x1cb4030;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "y";
L_0x1d0ccf0 .functor NOT 1, L_0x1d09330, C4<0>, C4<0>, C4<0>;
v0x1cb5100_0 .net "a", 0 0, L_0x1d09330;  alias, 1 drivers
v0x1cb51e0_0 .net "y", 0 0, L_0x1d0ccf0;  alias, 1 drivers
S_0x1cb5300 .scope module, "INV2" "not1" 22 54, 23 2 0, S_0x1cb4030;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "y";
L_0x1d0c270 .functor NOT 1, L_0x1d0cf60, C4<0>, C4<0>, C4<0>;
v0x1cb5570_0 .net "a", 0 0, L_0x1d0cf60;  alias, 1 drivers
v0x1cb5650_0 .net "y", 0 0, L_0x1d0c270;  alias, 1 drivers
S_0x1cb5770 .scope module, "INV3" "not1" 22 55, 23 2 0, S_0x1cb4030;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "y";
L_0x1d0c330 .functor NOT 1, L_0x1d0d000, C4<0>, C4<0>, C4<0>;
v0x1cb5990_0 .net "a", 0 0, L_0x1d0d000;  alias, 1 drivers
v0x1cb5a70_0 .net "y", 0 0, L_0x1d0c330;  alias, 1 drivers
S_0x1cb5b90 .scope module, "INV4" "not1" 22 56, 23 2 0, S_0x1cb4030;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "y";
L_0x1d0c3f0 .functor NOT 1, L_0x1d0d0a0, C4<0>, C4<0>, C4<0>;
v0x1cb5db0_0 .net "a", 0 0, L_0x1d0d0a0;  alias, 1 drivers
v0x1cb5e90_0 .net "y", 0 0, L_0x1d0c3f0;  alias, 1 drivers
S_0x1cb5fb0 .scope module, "INV5" "not1" 22 57, 23 2 0, S_0x1cb4030;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "y";
L_0x1d0c4b0 .functor NOT 1, L_0x1d0d140, C4<0>, C4<0>, C4<0>;
v0x1cb61d0_0 .net "a", 0 0, L_0x1d0d140;  alias, 1 drivers
v0x1cb62b0_0 .net "y", 0 0, L_0x1d0c4b0;  alias, 1 drivers
S_0x1cb63d0 .scope module, "INV6" "not1" 22 58, 23 2 0, S_0x1cb4030;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "y";
L_0x1d0c630 .functor NOT 1, L_0x1d0d390, C4<0>, C4<0>, C4<0>;
v0x1cb6680_0 .net "a", 0 0, L_0x1d0d390;  alias, 1 drivers
v0x1cb6760_0 .net "y", 0 0, L_0x1d0c630;  alias, 1 drivers
S_0x1cb6880 .scope module, "INV7" "not1" 22 59, 23 2 0, S_0x1cb4030;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "y";
L_0x1d0c7b0 .functor NOT 1, L_0x1d0d430, C4<0>, C4<0>, C4<0>;
v0x1cb6a50_0 .net "a", 0 0, L_0x1d0d430;  alias, 1 drivers
v0x1cb6b30_0 .net "y", 0 0, L_0x1d0c7b0;  alias, 1 drivers
S_0x1cb6c50 .scope module, "INV8" "not1" 22 60, 23 2 0, S_0x1cb4030;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "y";
L_0x1d0c930 .functor NOT 1, L_0x1d0d2f0, C4<0>, C4<0>, C4<0>;
v0x1cb6e70_0 .net "a", 0 0, L_0x1d0d2f0;  alias, 1 drivers
v0x1cb6f50_0 .net "y", 0 0, L_0x1d0c930;  alias, 1 drivers
S_0x1cb7070 .scope module, "INV9" "not1" 22 61, 23 2 0, S_0x1cb4030;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "y";
L_0x1d0cab0 .functor NOT 1, L_0x1d09a70, C4<0>, C4<0>, C4<0>;
v0x1cb7290_0 .net "a", 0 0, L_0x1d09a70;  alias, 1 drivers
v0x1cb7370_0 .net "y", 0 0, L_0x1d0cab0;  alias, 1 drivers
S_0x1cb7490 .scope module, "U1" "jeff_74x181" 22 28, 24 15 0, S_0x1cb4030;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a0";
    .port_info 1 /INPUT 1 "a1";
    .port_info 2 /INPUT 1 "a2";
    .port_info 3 /INPUT 1 "a3";
    .port_info 4 /INPUT 1 "b0";
    .port_info 5 /INPUT 1 "b1";
    .port_info 6 /INPUT 1 "b2";
    .port_info 7 /INPUT 1 "b3";
    .port_info 8 /INPUT 1 "s0";
    .port_info 9 /INPUT 1 "s1";
    .port_info 10 /INPUT 1 "s2";
    .port_info 11 /INPUT 1 "s3";
    .port_info 12 /INPUT 1 "m";
    .port_info 13 /INPUT 1 "ci_bar";
    .port_info 14 /OUTPUT 1 "f0";
    .port_info 15 /OUTPUT 1 "f1";
    .port_info 16 /OUTPUT 1 "f2";
    .port_info 17 /OUTPUT 1 "f3";
    .port_info 18 /OUTPUT 1 "co_bar";
    .port_info 19 /OUTPUT 1 "aeqb";
    .port_info 20 /OUTPUT 1 "x";
    .port_info 21 /OUTPUT 1 "y";
v0x1cc3cc0_0 .net "a0", 0 0, L_0x1d0c3f0;  alias, 1 drivers
v0x1cc3d80_0 .net "a1", 0 0, L_0x1d0c330;  alias, 1 drivers
v0x1cc3e90_0 .net "a2", 0 0, L_0x1d0c270;  alias, 1 drivers
v0x1cc3f80_0 .net "a3", 0 0, L_0x1d0c1b0;  alias, 1 drivers
v0x1cc4070_0 .net "aeqb", 0 0, L_0x1d0c0f0;  alias, 1 drivers
v0x1cc41b0_0 .net "b0", 0 0, L_0x1d0c930;  alias, 1 drivers
v0x1cc42a0_0 .net "b1", 0 0, L_0x1d0c7b0;  alias, 1 drivers
v0x1cc4390_0 .net "b2", 0 0, L_0x1d0c630;  alias, 1 drivers
v0x1cc4480_0 .net "b3", 0 0, L_0x1d0c4b0;  alias, 1 drivers
v0x1cc45b0_0 .net "ci_bar", 0 0, L_0x1d04410;  alias, 1 drivers
v0x1cc4760_0 .net "co_bar", 0 0, L_0x1d0ba80;  alias, 1 drivers
v0x1cc4800_0 .net "f0", 0 0, L_0x1d09330;  alias, 1 drivers
v0x1cc48a0_0 .net "f1", 0 0, L_0x1d0a8f0;  alias, 1 drivers
v0x1cc4940_0 .net "f2", 0 0, L_0x1d0a400;  alias, 1 drivers
v0x1cc49e0_0 .net "f3", 0 0, L_0x1d09a70;  alias, 1 drivers
v0x1cc4a80_0 .net "input0_out1", 0 0, L_0x1d08670;  1 drivers
v0x1cc4b20_0 .net "input0_out2", 0 0, L_0x1d08b10;  1 drivers
v0x1cc4cd0_0 .net "input1_out1", 0 0, L_0x1d07b20;  1 drivers
v0x1cc4d70_0 .net "input1_out2", 0 0, L_0x1d08100;  1 drivers
v0x1cc4e10_0 .net "input2_out1", 0 0, L_0x1d06fd0;  1 drivers
v0x1cc4eb0_0 .net "input2_out2", 0 0, L_0x1d07470;  1 drivers
v0x1cc4f50_0 .net "input3_out1", 0 0, L_0x1d06590;  1 drivers
v0x1cc4ff0_0 .net "input3_out2", 0 0, L_0x1d06a20;  1 drivers
v0x1cc5090_0 .net "m", 0 0, L_0x1d0d960;  alias, 1 drivers
v0x1cc5130_0 .net "m_bar", 0 0, L_0x1d08bd0;  1 drivers
v0x1cc51d0_0 .net "s0", 0 0, o0x7f7cf4779858;  alias, 0 drivers
v0x1cc5300_0 .net "s1", 0 0, o0x7f7cf4779888;  alias, 0 drivers
v0x1cc5430_0 .net "s2", 0 0, o0x7f7cf47798b8;  alias, 0 drivers
v0x1cc5560_0 .net "s3", 0 0, o0x7f7cf47798e8;  alias, 0 drivers
v0x1cc5690_0 .net "x", 0 0, L_0x1d0be80;  alias, 1 drivers
v0x1cc5730_0 .net "y", 0 0, L_0x1d0b6b0;  alias, 1 drivers
S_0x1cb7950 .scope module, "AEQB" "aeqb" 24 155, 25 1 0, S_0x1cb7490;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "f3";
    .port_info 1 /INPUT 1 "f2";
    .port_info 2 /INPUT 1 "f1";
    .port_info 3 /INPUT 1 "f0";
    .port_info 4 /OUTPUT 1 "aeqb";
L_0x1d0bd90 .functor AND 1, L_0x1d09a70, L_0x1d0a400, C4<1>, C4<1>;
L_0x1d0c030 .functor AND 1, L_0x1d0bd90, L_0x1d0a8f0, C4<1>, C4<1>;
L_0x1d0c0f0 .functor AND 1, L_0x1d0c030, L_0x1d09330, C4<1>, C4<1>;
v0x1cb7bb0_0 .net *"_ivl_0", 0 0, L_0x1d0bd90;  1 drivers
v0x1cb7cb0_0 .net *"_ivl_2", 0 0, L_0x1d0c030;  1 drivers
v0x1cb7d90_0 .net "aeqb", 0 0, L_0x1d0c0f0;  alias, 1 drivers
v0x1cb7e30_0 .net "f0", 0 0, L_0x1d09330;  alias, 1 drivers
v0x1cb7ed0_0 .net "f1", 0 0, L_0x1d0a8f0;  alias, 1 drivers
v0x1cb7fc0_0 .net "f2", 0 0, L_0x1d0a400;  alias, 1 drivers
v0x1cb8060_0 .net "f3", 0 0, L_0x1d09a70;  alias, 1 drivers
S_0x1cb8100 .scope module, "GPC" "g_p_carry_section" 24 140, 26 1 0, S_0x1cb7490;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "input3_out1";
    .port_info 1 /INPUT 1 "input3_out2";
    .port_info 2 /INPUT 1 "input2_out1";
    .port_info 3 /INPUT 1 "input2_out2";
    .port_info 4 /INPUT 1 "input1_out1";
    .port_info 5 /INPUT 1 "input1_out2";
    .port_info 6 /INPUT 1 "input0_out1";
    .port_info 7 /INPUT 1 "input0_out2";
    .port_info 8 /INPUT 1 "ci_bar";
    .port_info 9 /OUTPUT 1 "co_bar";
    .port_info 10 /OUTPUT 1 "x";
    .port_info 11 /OUTPUT 1 "y";
L_0x1d0af00 .functor AND 1, L_0x1d06590, L_0x1d07470, C4<1>, C4<1>;
L_0x1cc4520 .functor OR 1, L_0x1d06a20, L_0x1d0af00, C4<0>, C4<0>;
L_0x1d0b080 .functor AND 1, L_0x1d06590, L_0x1d06fd0, C4<1>, C4<1>;
L_0x1d0b0f0 .functor AND 1, L_0x1d0b080, L_0x1d08100, C4<1>, C4<1>;
L_0x1d0b1b0 .functor OR 1, L_0x1cc4520, L_0x1d0b0f0, C4<0>, C4<0>;
L_0x1d0b2c0 .functor AND 1, L_0x1d06590, L_0x1d06fd0, C4<1>, C4<1>;
L_0x1d06600 .functor AND 1, L_0x1d0b2c0, L_0x1d07b20, C4<1>, C4<1>;
L_0x1d0b490 .functor AND 1, L_0x1d06600, L_0x1d08b10, C4<1>, C4<1>;
L_0x1d0b5a0 .functor OR 1, L_0x1d0b1b0, L_0x1d0b490, C4<0>, C4<0>;
L_0x1d0b6b0 .functor NOT 1, L_0x1d0b5a0, C4<0>, C4<0>, C4<0>;
L_0x1d0b7b0 .functor NOT 1, L_0x1d0b6b0, C4<0>, C4<0>, C4<0>;
L_0x1d0b820 .functor AND 1, L_0x1d06590, L_0x1d06fd0, C4<1>, C4<1>;
L_0x1d0b900 .functor AND 1, L_0x1d0b820, L_0x1d07b20, C4<1>, C4<1>;
L_0x1d0b970 .functor AND 1, L_0x1d0b900, L_0x1d08670, C4<1>, C4<1>;
L_0x1d0b890 .functor AND 1, L_0x1d0b970, L_0x1d04410, C4<1>, C4<1>;
L_0x1d0ba80 .functor OR 1, L_0x1d0b7b0, L_0x1d0b890, C4<0>, C4<0>;
L_0x1d0bc60 .functor AND 1, L_0x1d06590, L_0x1d06fd0, C4<1>, C4<1>;
L_0x1d0bcd0 .functor AND 1, L_0x1d0bc60, L_0x1d07b20, C4<1>, C4<1>;
L_0x1d0bbd0 .functor AND 1, L_0x1d0bcd0, L_0x1d08670, C4<1>, C4<1>;
L_0x1d0be80 .functor NOT 1, L_0x1d0bbd0, C4<0>, C4<0>, C4<0>;
v0x1cb8410_0 .net *"_ivl_0", 0 0, L_0x1d0af00;  1 drivers
v0x1cb84f0_0 .net *"_ivl_10", 0 0, L_0x1d0b2c0;  1 drivers
v0x1cb85d0_0 .net *"_ivl_12", 0 0, L_0x1d06600;  1 drivers
v0x1cb8690_0 .net *"_ivl_14", 0 0, L_0x1d0b490;  1 drivers
v0x1cb8770_0 .net *"_ivl_16", 0 0, L_0x1d0b5a0;  1 drivers
v0x1cb88a0_0 .net *"_ivl_2", 0 0, L_0x1cc4520;  1 drivers
v0x1cb8980_0 .net *"_ivl_20", 0 0, L_0x1d0b7b0;  1 drivers
v0x1cb8a60_0 .net *"_ivl_22", 0 0, L_0x1d0b820;  1 drivers
v0x1cb8b40_0 .net *"_ivl_24", 0 0, L_0x1d0b900;  1 drivers
v0x1cb8cb0_0 .net *"_ivl_26", 0 0, L_0x1d0b970;  1 drivers
v0x1cb8d90_0 .net *"_ivl_28", 0 0, L_0x1d0b890;  1 drivers
v0x1cb8e70_0 .net *"_ivl_32", 0 0, L_0x1d0bc60;  1 drivers
v0x1cb8f50_0 .net *"_ivl_34", 0 0, L_0x1d0bcd0;  1 drivers
v0x1cb9030_0 .net *"_ivl_36", 0 0, L_0x1d0bbd0;  1 drivers
v0x1cb9110_0 .net *"_ivl_4", 0 0, L_0x1d0b080;  1 drivers
v0x1cb91f0_0 .net *"_ivl_6", 0 0, L_0x1d0b0f0;  1 drivers
v0x1cb92d0_0 .net *"_ivl_8", 0 0, L_0x1d0b1b0;  1 drivers
v0x1cb9480_0 .net "ci_bar", 0 0, L_0x1d04410;  alias, 1 drivers
v0x1cb9520_0 .net "co_bar", 0 0, L_0x1d0ba80;  alias, 1 drivers
v0x1cb95c0_0 .net "input0_out1", 0 0, L_0x1d08670;  alias, 1 drivers
v0x1cb9660_0 .net "input0_out2", 0 0, L_0x1d08b10;  alias, 1 drivers
v0x1cb9720_0 .net "input1_out1", 0 0, L_0x1d07b20;  alias, 1 drivers
v0x1cb97e0_0 .net "input1_out2", 0 0, L_0x1d08100;  alias, 1 drivers
v0x1cb98a0_0 .net "input2_out1", 0 0, L_0x1d06fd0;  alias, 1 drivers
v0x1cb9960_0 .net "input2_out2", 0 0, L_0x1d07470;  alias, 1 drivers
v0x1cb9a20_0 .net "input3_out1", 0 0, L_0x1d06590;  alias, 1 drivers
v0x1cb9ae0_0 .net "input3_out2", 0 0, L_0x1d06a20;  alias, 1 drivers
v0x1cb9ba0_0 .net "x", 0 0, L_0x1d0be80;  alias, 1 drivers
v0x1cb9c60_0 .net "y", 0 0, L_0x1d0b6b0;  alias, 1 drivers
S_0x1cb9f10 .scope module, "INPUT0" "input_section" 24 80, 27 1 0, S_0x1cb7490;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s3";
    .port_info 3 /INPUT 1 "s2";
    .port_info 4 /INPUT 1 "s1";
    .port_info 5 /INPUT 1 "s0";
    .port_info 6 /OUTPUT 1 "out1";
    .port_info 7 /OUTPUT 1 "out2";
L_0x1d081c0 .functor AND 1, L_0x1d0c930, o0x7f7cf47798e8, C4<1>, C4<1>;
L_0x1d082c0 .functor AND 1, L_0x1d081c0, L_0x1d0c3f0, C4<1>, C4<1>;
L_0x1d083c0 .functor AND 1, L_0x1d0c3f0, o0x7f7cf47798b8, C4<1>, C4<1>;
L_0x1d08430 .functor NOT 1, L_0x1d0c930, C4<0>, C4<0>, C4<0>;
L_0x1d084a0 .functor AND 1, L_0x1d083c0, L_0x1d08430, C4<1>, C4<1>;
L_0x1d08560 .functor OR 1, L_0x1d082c0, L_0x1d084a0, C4<0>, C4<0>;
L_0x1d08670 .functor NOT 1, L_0x1d08560, C4<0>, C4<0>, C4<0>;
L_0x1d08730 .functor NOT 1, L_0x1d0c930, C4<0>, C4<0>, C4<0>;
L_0x1d087f0 .functor AND 1, L_0x1d08730, o0x7f7cf4779888, C4<1>, C4<1>;
L_0x1d088b0 .functor AND 1, o0x7f7cf4779858, L_0x1d0c930, C4<1>, C4<1>;
L_0x1d08920 .functor OR 1, L_0x1d087f0, L_0x1d088b0, C4<0>, C4<0>;
L_0x1d089e0 .functor OR 1, L_0x1d08920, L_0x1d0c3f0, C4<0>, C4<0>;
L_0x1d08b10 .functor NOT 1, L_0x1d089e0, C4<0>, C4<0>, C4<0>;
v0x1cba1c0_0 .net *"_ivl_0", 0 0, L_0x1d081c0;  1 drivers
v0x1cba2a0_0 .net *"_ivl_10", 0 0, L_0x1d08560;  1 drivers
v0x1cba380_0 .net *"_ivl_14", 0 0, L_0x1d08730;  1 drivers
v0x1cba440_0 .net *"_ivl_16", 0 0, L_0x1d087f0;  1 drivers
v0x1cba520_0 .net *"_ivl_18", 0 0, L_0x1d088b0;  1 drivers
v0x1cba650_0 .net *"_ivl_2", 0 0, L_0x1d082c0;  1 drivers
v0x1cba730_0 .net *"_ivl_20", 0 0, L_0x1d08920;  1 drivers
v0x1cba810_0 .net *"_ivl_22", 0 0, L_0x1d089e0;  1 drivers
v0x1cba8f0_0 .net *"_ivl_4", 0 0, L_0x1d083c0;  1 drivers
v0x1cbaa60_0 .net *"_ivl_6", 0 0, L_0x1d08430;  1 drivers
v0x1cbab40_0 .net *"_ivl_8", 0 0, L_0x1d084a0;  1 drivers
v0x1cbac20_0 .net "a", 0 0, L_0x1d0c3f0;  alias, 1 drivers
v0x1cbacc0_0 .net "b", 0 0, L_0x1d0c930;  alias, 1 drivers
v0x1cbad60_0 .net "out1", 0 0, L_0x1d08670;  alias, 1 drivers
v0x1cbae00_0 .net "out2", 0 0, L_0x1d08b10;  alias, 1 drivers
v0x1cbaea0_0 .net "s0", 0 0, o0x7f7cf4779858;  alias, 0 drivers
v0x1cbaf40_0 .net "s1", 0 0, o0x7f7cf4779888;  alias, 0 drivers
v0x1cbb0f0_0 .net "s2", 0 0, o0x7f7cf47798b8;  alias, 0 drivers
v0x1cbb190_0 .net "s3", 0 0, o0x7f7cf47798e8;  alias, 0 drivers
S_0x1cbb2d0 .scope module, "INPUT1" "input_section" 24 69, 27 1 0, S_0x1cb7490;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s3";
    .port_info 3 /INPUT 1 "s2";
    .port_info 4 /INPUT 1 "s1";
    .port_info 5 /INPUT 1 "s0";
    .port_info 6 /OUTPUT 1 "out1";
    .port_info 7 /OUTPUT 1 "out2";
L_0x1d07530 .functor AND 1, L_0x1d0c7b0, o0x7f7cf47798e8, C4<1>, C4<1>;
L_0x1cc5600 .functor AND 1, L_0x1d07530, L_0x1d0c330, C4<1>, C4<1>;
L_0x1d077d0 .functor AND 1, L_0x1d0c330, o0x7f7cf47798b8, C4<1>, C4<1>;
L_0x1cc54d0 .functor NOT 1, L_0x1d0c7b0, C4<0>, C4<0>, C4<0>;
L_0x1d07950 .functor AND 1, L_0x1d077d0, L_0x1cc54d0, C4<1>, C4<1>;
L_0x1d07a10 .functor OR 1, L_0x1cc5600, L_0x1d07950, C4<0>, C4<0>;
L_0x1d07b20 .functor NOT 1, L_0x1d07a10, C4<0>, C4<0>, C4<0>;
L_0x1d07be0 .functor NOT 1, L_0x1d0c7b0, C4<0>, C4<0>, C4<0>;
L_0x1d07ca0 .functor AND 1, L_0x1d07be0, o0x7f7cf4779888, C4<1>, C4<1>;
L_0x1cc53a0 .functor AND 1, o0x7f7cf4779858, L_0x1d0c7b0, C4<1>, C4<1>;
L_0x1cc5270 .functor OR 1, L_0x1d07ca0, L_0x1cc53a0, C4<0>, C4<0>;
L_0x1d07fd0 .functor OR 1, L_0x1cc5270, L_0x1d0c330, C4<0>, C4<0>;
L_0x1d08100 .functor NOT 1, L_0x1d07fd0, C4<0>, C4<0>, C4<0>;
v0x1cbb580_0 .net *"_ivl_0", 0 0, L_0x1d07530;  1 drivers
v0x1cbb680_0 .net *"_ivl_10", 0 0, L_0x1d07a10;  1 drivers
v0x1cbb760_0 .net *"_ivl_14", 0 0, L_0x1d07be0;  1 drivers
v0x1cbb820_0 .net *"_ivl_16", 0 0, L_0x1d07ca0;  1 drivers
v0x1cbb900_0 .net *"_ivl_18", 0 0, L_0x1cc53a0;  1 drivers
v0x1cbba30_0 .net *"_ivl_2", 0 0, L_0x1cc5600;  1 drivers
v0x1cbbb10_0 .net *"_ivl_20", 0 0, L_0x1cc5270;  1 drivers
v0x1cbbbf0_0 .net *"_ivl_22", 0 0, L_0x1d07fd0;  1 drivers
v0x1cbbcd0_0 .net *"_ivl_4", 0 0, L_0x1d077d0;  1 drivers
v0x1cbbe40_0 .net *"_ivl_6", 0 0, L_0x1cc54d0;  1 drivers
v0x1cbbf20_0 .net *"_ivl_8", 0 0, L_0x1d07950;  1 drivers
v0x1cbc000_0 .net "a", 0 0, L_0x1d0c330;  alias, 1 drivers
v0x1cbc0a0_0 .net "b", 0 0, L_0x1d0c7b0;  alias, 1 drivers
v0x1cbc140_0 .net "out1", 0 0, L_0x1d07b20;  alias, 1 drivers
v0x1cbc1e0_0 .net "out2", 0 0, L_0x1d08100;  alias, 1 drivers
v0x1cbc2b0_0 .net "s0", 0 0, o0x7f7cf4779858;  alias, 0 drivers
v0x1cbc380_0 .net "s1", 0 0, o0x7f7cf4779888;  alias, 0 drivers
v0x1cbc530_0 .net "s2", 0 0, o0x7f7cf47798b8;  alias, 0 drivers
v0x1cbc5d0_0 .net "s3", 0 0, o0x7f7cf47798e8;  alias, 0 drivers
S_0x1cbc670 .scope module, "INPUT2" "input_section" 24 58, 27 1 0, S_0x1cb7490;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s3";
    .port_info 3 /INPUT 1 "s2";
    .port_info 4 /INPUT 1 "s1";
    .port_info 5 /INPUT 1 "s0";
    .port_info 6 /OUTPUT 1 "out1";
    .port_info 7 /OUTPUT 1 "out2";
L_0x1d06b20 .functor AND 1, L_0x1d0c630, o0x7f7cf47798e8, C4<1>, C4<1>;
L_0x1d06c20 .functor AND 1, L_0x1d06b20, L_0x1d0c270, C4<1>, C4<1>;
L_0x1d06d20 .functor AND 1, L_0x1d0c270, o0x7f7cf47798b8, C4<1>, C4<1>;
L_0x1d06d90 .functor NOT 1, L_0x1d0c630, C4<0>, C4<0>, C4<0>;
L_0x1d06e00 .functor AND 1, L_0x1d06d20, L_0x1d06d90, C4<1>, C4<1>;
L_0x1d06ec0 .functor OR 1, L_0x1d06c20, L_0x1d06e00, C4<0>, C4<0>;
L_0x1d06fd0 .functor NOT 1, L_0x1d06ec0, C4<0>, C4<0>, C4<0>;
L_0x1d07090 .functor NOT 1, L_0x1d0c630, C4<0>, C4<0>, C4<0>;
L_0x1d07150 .functor AND 1, L_0x1d07090, o0x7f7cf4779888, C4<1>, C4<1>;
L_0x1d07210 .functor AND 1, o0x7f7cf4779858, L_0x1d0c630, C4<1>, C4<1>;
L_0x1d07280 .functor OR 1, L_0x1d07150, L_0x1d07210, C4<0>, C4<0>;
L_0x1d07340 .functor OR 1, L_0x1d07280, L_0x1d0c270, C4<0>, C4<0>;
L_0x1d07470 .functor NOT 1, L_0x1d07340, C4<0>, C4<0>, C4<0>;
v0x1cbc970_0 .net *"_ivl_0", 0 0, L_0x1d06b20;  1 drivers
v0x1cbca70_0 .net *"_ivl_10", 0 0, L_0x1d06ec0;  1 drivers
v0x1cbcb50_0 .net *"_ivl_14", 0 0, L_0x1d07090;  1 drivers
v0x1cbcc10_0 .net *"_ivl_16", 0 0, L_0x1d07150;  1 drivers
v0x1cbccf0_0 .net *"_ivl_18", 0 0, L_0x1d07210;  1 drivers
v0x1cbce20_0 .net *"_ivl_2", 0 0, L_0x1d06c20;  1 drivers
v0x1cbcf00_0 .net *"_ivl_20", 0 0, L_0x1d07280;  1 drivers
v0x1cbcfe0_0 .net *"_ivl_22", 0 0, L_0x1d07340;  1 drivers
v0x1cbd080_0 .net *"_ivl_4", 0 0, L_0x1d06d20;  1 drivers
v0x1cbd1b0_0 .net *"_ivl_6", 0 0, L_0x1d06d90;  1 drivers
v0x1cbd250_0 .net *"_ivl_8", 0 0, L_0x1d06e00;  1 drivers
v0x1cbd2f0_0 .net "a", 0 0, L_0x1d0c270;  alias, 1 drivers
v0x1cbd390_0 .net "b", 0 0, L_0x1d0c630;  alias, 1 drivers
v0x1cbd430_0 .net "out1", 0 0, L_0x1d06fd0;  alias, 1 drivers
v0x1cbd4d0_0 .net "out2", 0 0, L_0x1d07470;  alias, 1 drivers
v0x1cbd5a0_0 .net "s0", 0 0, o0x7f7cf4779858;  alias, 0 drivers
v0x1cbd640_0 .net "s1", 0 0, o0x7f7cf4779888;  alias, 0 drivers
v0x1cbd7f0_0 .net "s2", 0 0, o0x7f7cf47798b8;  alias, 0 drivers
v0x1cbd8e0_0 .net "s3", 0 0, o0x7f7cf47798e8;  alias, 0 drivers
S_0x1cbda60 .scope module, "INPUT3" "input_section" 24 47, 27 1 0, S_0x1cb7490;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s3";
    .port_info 3 /INPUT 1 "s2";
    .port_info 4 /INPUT 1 "s1";
    .port_info 5 /INPUT 1 "s0";
    .port_info 6 /OUTPUT 1 "out1";
    .port_info 7 /OUTPUT 1 "out2";
L_0x1d061d0 .functor AND 1, L_0x1d0c4b0, o0x7f7cf47798e8, C4<1>, C4<1>;
L_0x1d062d0 .functor AND 1, L_0x1d061d0, L_0x1d0c1b0, C4<1>, C4<1>;
L_0x1d063d0 .functor AND 1, L_0x1d0c1b0, o0x7f7cf47798b8, C4<1>, C4<1>;
L_0x1d06440 .functor NOT 1, L_0x1d0c4b0, C4<0>, C4<0>, C4<0>;
L_0x1d064b0 .functor AND 1, L_0x1d063d0, L_0x1d06440, C4<1>, C4<1>;
L_0x1d06520 .functor OR 1, L_0x1d062d0, L_0x1d064b0, C4<0>, C4<0>;
L_0x1d06590 .functor NOT 1, L_0x1d06520, C4<0>, C4<0>, C4<0>;
L_0x1d06690 .functor NOT 1, L_0x1d0c4b0, C4<0>, C4<0>, C4<0>;
L_0x1d06700 .functor AND 1, L_0x1d06690, o0x7f7cf4779888, C4<1>, C4<1>;
L_0x1d067c0 .functor AND 1, o0x7f7cf4779858, L_0x1d0c4b0, C4<1>, C4<1>;
L_0x1d06830 .functor OR 1, L_0x1d06700, L_0x1d067c0, C4<0>, C4<0>;
L_0x1d068f0 .functor OR 1, L_0x1d06830, L_0x1d0c1b0, C4<0>, C4<0>;
L_0x1d06a20 .functor NOT 1, L_0x1d068f0, C4<0>, C4<0>, C4<0>;
v0x1cbdd10_0 .net *"_ivl_0", 0 0, L_0x1d061d0;  1 drivers
v0x1cbde10_0 .net *"_ivl_10", 0 0, L_0x1d06520;  1 drivers
v0x1cbdef0_0 .net *"_ivl_14", 0 0, L_0x1d06690;  1 drivers
v0x1cbdfb0_0 .net *"_ivl_16", 0 0, L_0x1d06700;  1 drivers
v0x1cbe090_0 .net *"_ivl_18", 0 0, L_0x1d067c0;  1 drivers
v0x1cbe1c0_0 .net *"_ivl_2", 0 0, L_0x1d062d0;  1 drivers
v0x1cbe2a0_0 .net *"_ivl_20", 0 0, L_0x1d06830;  1 drivers
v0x1cbe380_0 .net *"_ivl_22", 0 0, L_0x1d068f0;  1 drivers
v0x1cbe460_0 .net *"_ivl_4", 0 0, L_0x1d063d0;  1 drivers
v0x1cbe5d0_0 .net *"_ivl_6", 0 0, L_0x1d06440;  1 drivers
v0x1cbe6b0_0 .net *"_ivl_8", 0 0, L_0x1d064b0;  1 drivers
v0x1cbe790_0 .net "a", 0 0, L_0x1d0c1b0;  alias, 1 drivers
v0x1cbe830_0 .net "b", 0 0, L_0x1d0c4b0;  alias, 1 drivers
v0x1cbe8d0_0 .net "out1", 0 0, L_0x1d06590;  alias, 1 drivers
v0x1cbe970_0 .net "out2", 0 0, L_0x1d06a20;  alias, 1 drivers
v0x1cbea10_0 .net "s0", 0 0, o0x7f7cf4779858;  alias, 0 drivers
v0x1cbeab0_0 .net "s1", 0 0, o0x7f7cf4779888;  alias, 0 drivers
v0x1cbec60_0 .net "s2", 0 0, o0x7f7cf47798b8;  alias, 0 drivers
v0x1cbed00_0 .net "s3", 0 0, o0x7f7cf47798e8;  alias, 0 drivers
S_0x1cbeda0 .scope module, "M_BAR" "invert_m" 24 91, 28 1 0, S_0x1cb7490;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "y";
L_0x1d08bd0 .functor NOT 1, L_0x1d0d960, C4<0>, C4<0>, C4<0>;
v0x1cbef90_0 .net "a", 0 0, L_0x1d0d960;  alias, 1 drivers
v0x1cbf070_0 .net "y", 0 0, L_0x1d08bd0;  alias, 1 drivers
S_0x1cbf190 .scope module, "OUT_F0" "out_section_f0" 24 132, 29 1 0, S_0x1cb7490;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "m_bar";
    .port_info 1 /INPUT 1 "ci_bar";
    .port_info 2 /INPUT 1 "input0_out1";
    .port_info 3 /INPUT 1 "input0_out2";
    .port_info 4 /OUTPUT 1 "f0";
L_0x1d0aa00 .functor XOR 1, L_0x1d08670, L_0x1d08b10, C4<0>, C4<0>;
L_0x1d0aa70 .functor AND 1, L_0x1d04410, L_0x1d08bd0, C4<1>, C4<1>;
L_0x1cc4650 .functor NOT 1, L_0x1d0aa70, C4<0>, C4<0>, C4<0>;
L_0x1d09330 .functor XOR 1, L_0x1d0aa00, L_0x1cc4650, C4<0>, C4<0>;
v0x1cbf420_0 .net *"_ivl_0", 0 0, L_0x1d0aa00;  1 drivers
v0x1cbf500_0 .net *"_ivl_2", 0 0, L_0x1d0aa70;  1 drivers
v0x1cbf5e0_0 .net *"_ivl_4", 0 0, L_0x1cc4650;  1 drivers
v0x1cbf6d0_0 .net "ci_bar", 0 0, L_0x1d04410;  alias, 1 drivers
v0x1cbf800_0 .net "f0", 0 0, L_0x1d09330;  alias, 1 drivers
v0x1cbf8f0_0 .net "input0_out1", 0 0, L_0x1d08670;  alias, 1 drivers
v0x1cbf9e0_0 .net "input0_out2", 0 0, L_0x1d08b10;  alias, 1 drivers
v0x1cbfad0_0 .net "m_bar", 0 0, L_0x1d08bd0;  alias, 1 drivers
S_0x1cbfbf0 .scope module, "OUT_F1" "out_section_f1" 24 122, 30 1 0, S_0x1cb7490;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "m_bar";
    .port_info 1 /INPUT 1 "ci_bar";
    .port_info 2 /INPUT 1 "input1_out1";
    .port_info 3 /INPUT 1 "input1_out2";
    .port_info 4 /INPUT 1 "input0_out1";
    .port_info 5 /INPUT 1 "input0_out2";
    .port_info 6 /OUTPUT 1 "f1";
L_0x1d0a510 .functor XOR 1, L_0x1d07b20, L_0x1d08100, C4<0>, C4<0>;
L_0x1d0a580 .functor AND 1, L_0x1d04410, L_0x1d08670, C4<1>, C4<1>;
L_0x1d0a5f0 .functor AND 1, L_0x1d0a580, L_0x1d08bd0, C4<1>, C4<1>;
L_0x1d0a6b0 .functor AND 1, L_0x1d08b10, L_0x1d08bd0, C4<1>, C4<1>;
L_0x1d0a720 .functor OR 1, L_0x1d0a5f0, L_0x1d0a6b0, C4<0>, C4<0>;
L_0x1d0a830 .functor NOT 1, L_0x1d0a720, C4<0>, C4<0>, C4<0>;
L_0x1d0a8f0 .functor XOR 1, L_0x1d0a510, L_0x1d0a830, C4<0>, C4<0>;
v0x1cbff50_0 .net *"_ivl_0", 0 0, L_0x1d0a510;  1 drivers
v0x1cc0050_0 .net *"_ivl_10", 0 0, L_0x1d0a830;  1 drivers
v0x1cc0130_0 .net *"_ivl_2", 0 0, L_0x1d0a580;  1 drivers
v0x1cc01f0_0 .net *"_ivl_4", 0 0, L_0x1d0a5f0;  1 drivers
v0x1cc02d0_0 .net *"_ivl_6", 0 0, L_0x1d0a6b0;  1 drivers
v0x1cc03b0_0 .net *"_ivl_8", 0 0, L_0x1d0a720;  1 drivers
v0x1cc0490_0 .net "ci_bar", 0 0, L_0x1d04410;  alias, 1 drivers
v0x1cc0530_0 .net "f1", 0 0, L_0x1d0a8f0;  alias, 1 drivers
v0x1cc0620_0 .net "input0_out1", 0 0, L_0x1d08670;  alias, 1 drivers
v0x1cc0750_0 .net "input0_out2", 0 0, L_0x1d08b10;  alias, 1 drivers
v0x1cc07f0_0 .net "input1_out1", 0 0, L_0x1d07b20;  alias, 1 drivers
v0x1cc0890_0 .net "input1_out2", 0 0, L_0x1d08100;  alias, 1 drivers
v0x1cc0980_0 .net "m_bar", 0 0, L_0x1d08bd0;  alias, 1 drivers
S_0x1cc0b90 .scope module, "OUT_F2" "out_section_f2" 24 110, 31 1 0, S_0x1cb7490;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "m_bar";
    .port_info 1 /INPUT 1 "ci_bar";
    .port_info 2 /INPUT 1 "input2_out1";
    .port_info 3 /INPUT 1 "input2_out2";
    .port_info 4 /INPUT 1 "input1_out1";
    .port_info 5 /INPUT 1 "input1_out2";
    .port_info 6 /INPUT 1 "input0_out1";
    .port_info 7 /INPUT 1 "input0_out2";
    .port_info 8 /OUTPUT 1 "f2";
L_0x1d09c10 .functor XOR 1, L_0x1d06fd0, L_0x1d07470, C4<0>, C4<0>;
L_0x1d09c80 .functor AND 1, L_0x1d04410, L_0x1d08670, C4<1>, C4<1>;
L_0x1d09cf0 .functor AND 1, L_0x1d09c80, L_0x1d07b20, C4<1>, C4<1>;
L_0x1d09db0 .functor AND 1, L_0x1d09cf0, L_0x1d08bd0, C4<1>, C4<1>;
L_0x1d09e70 .functor AND 1, L_0x1d07b20, L_0x1d08b10, C4<1>, C4<1>;
L_0x1d09ee0 .functor AND 1, L_0x1d09e70, L_0x1d08bd0, C4<1>, C4<1>;
L_0x1d09fa0 .functor OR 1, L_0x1d09db0, L_0x1d09ee0, C4<0>, C4<0>;
L_0x1d0a0b0 .functor AND 1, L_0x1d08100, L_0x1d08bd0, C4<1>, C4<1>;
L_0x1d0a230 .functor OR 1, L_0x1d09fa0, L_0x1d0a0b0, C4<0>, C4<0>;
L_0x1d0a340 .functor NOT 1, L_0x1d0a230, C4<0>, C4<0>, C4<0>;
L_0x1d0a400 .functor XOR 1, L_0x1d09c10, L_0x1d0a340, C4<0>, C4<0>;
v0x1cc0ea0_0 .net *"_ivl_0", 0 0, L_0x1d09c10;  1 drivers
v0x1cc0fa0_0 .net *"_ivl_10", 0 0, L_0x1d09ee0;  1 drivers
v0x1cc1080_0 .net *"_ivl_12", 0 0, L_0x1d09fa0;  1 drivers
v0x1cc1140_0 .net *"_ivl_14", 0 0, L_0x1d0a0b0;  1 drivers
v0x1cc1220_0 .net *"_ivl_16", 0 0, L_0x1d0a230;  1 drivers
v0x1cc1350_0 .net *"_ivl_18", 0 0, L_0x1d0a340;  1 drivers
v0x1cc1430_0 .net *"_ivl_2", 0 0, L_0x1d09c80;  1 drivers
v0x1cc1510_0 .net *"_ivl_4", 0 0, L_0x1d09cf0;  1 drivers
v0x1cc15f0_0 .net *"_ivl_6", 0 0, L_0x1d09db0;  1 drivers
v0x1cc1760_0 .net *"_ivl_8", 0 0, L_0x1d09e70;  1 drivers
v0x1cc1840_0 .net "ci_bar", 0 0, L_0x1d04410;  alias, 1 drivers
v0x1cc18e0_0 .net "f2", 0 0, L_0x1d0a400;  alias, 1 drivers
v0x1cc1980_0 .net "input0_out1", 0 0, L_0x1d08670;  alias, 1 drivers
v0x1cc1ab0_0 .net "input0_out2", 0 0, L_0x1d08b10;  alias, 1 drivers
v0x1cc1be0_0 .net "input1_out1", 0 0, L_0x1d07b20;  alias, 1 drivers
v0x1cc1c80_0 .net "input1_out2", 0 0, L_0x1d08100;  alias, 1 drivers
v0x1cc1d20_0 .net "input2_out1", 0 0, L_0x1d06fd0;  alias, 1 drivers
v0x1cc1ed0_0 .net "input2_out2", 0 0, L_0x1d07470;  alias, 1 drivers
v0x1cc1f70_0 .net "m_bar", 0 0, L_0x1d08bd0;  alias, 1 drivers
S_0x1cc20f0 .scope module, "OUT_F3" "out_section_f3" 24 96, 32 1 0, S_0x1cb7490;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "m_bar";
    .port_info 1 /INPUT 1 "ci_bar";
    .port_info 2 /INPUT 1 "input3_out1";
    .port_info 3 /INPUT 1 "input3_out2";
    .port_info 4 /INPUT 1 "input2_out1";
    .port_info 5 /INPUT 1 "input2_out2";
    .port_info 6 /INPUT 1 "input1_out1";
    .port_info 7 /INPUT 1 "input1_out2";
    .port_info 8 /INPUT 1 "input0_out1";
    .port_info 9 /INPUT 1 "input0_out2";
    .port_info 10 /OUTPUT 1 "f3";
L_0x1d08c40 .functor XOR 1, L_0x1d06590, L_0x1d06a20, C4<0>, C4<0>;
L_0x1d08cb0 .functor AND 1, L_0x1d04410, L_0x1d08670, C4<1>, C4<1>;
L_0x1cc1a20 .functor AND 1, L_0x1d08cb0, L_0x1d07b20, C4<1>, C4<1>;
L_0x1d08e80 .functor AND 1, L_0x1cc1a20, L_0x1d06fd0, C4<1>, C4<1>;
L_0x1d08f40 .functor AND 1, L_0x1d08e80, L_0x1d08bd0, C4<1>, C4<1>;
L_0x1d09000 .functor AND 1, L_0x1d07b20, L_0x1d06fd0, C4<1>, C4<1>;
L_0x1cc2be0 .functor AND 1, L_0x1d09000, L_0x1d08b10, C4<1>, C4<1>;
L_0x1cc1b50 .functor AND 1, L_0x1cc2be0, L_0x1d08bd0, C4<1>, C4<1>;
L_0x1d09440 .functor OR 1, L_0x1d08f40, L_0x1cc1b50, C4<0>, C4<0>;
L_0x1d09550 .functor AND 1, L_0x1d06fd0, L_0x1d08100, C4<1>, C4<1>;
L_0x1cbf770 .functor AND 1, L_0x1d09550, L_0x1d08bd0, C4<1>, C4<1>;
L_0x1d09720 .functor OR 1, L_0x1d09440, L_0x1cbf770, C4<0>, C4<0>;
L_0x1d098a0 .functor AND 1, L_0x1d07470, L_0x1d08bd0, C4<1>, C4<1>;
L_0x1d09910 .functor OR 1, L_0x1d09720, L_0x1d098a0, C4<0>, C4<0>;
L_0x1d09830 .functor NOT 1, L_0x1d09910, C4<0>, C4<0>, C4<0>;
L_0x1d09a70 .functor XOR 1, L_0x1d08c40, L_0x1d09830, C4<0>, C4<0>;
v0x1cc23f0_0 .net *"_ivl_0", 0 0, L_0x1d08c40;  1 drivers
v0x1cc24f0_0 .net *"_ivl_10", 0 0, L_0x1d09000;  1 drivers
v0x1cc25d0_0 .net *"_ivl_12", 0 0, L_0x1cc2be0;  1 drivers
v0x1cc2690_0 .net *"_ivl_14", 0 0, L_0x1cc1b50;  1 drivers
v0x1cc2770_0 .net *"_ivl_16", 0 0, L_0x1d09440;  1 drivers
v0x1cc28a0_0 .net *"_ivl_18", 0 0, L_0x1d09550;  1 drivers
v0x1cc2980_0 .net *"_ivl_2", 0 0, L_0x1d08cb0;  1 drivers
v0x1cc2a60_0 .net *"_ivl_20", 0 0, L_0x1cbf770;  1 drivers
v0x1cc2b40_0 .net *"_ivl_22", 0 0, L_0x1d09720;  1 drivers
v0x1cc2cb0_0 .net *"_ivl_24", 0 0, L_0x1d098a0;  1 drivers
v0x1cc2d90_0 .net *"_ivl_26", 0 0, L_0x1d09910;  1 drivers
v0x1cc2e70_0 .net *"_ivl_28", 0 0, L_0x1d09830;  1 drivers
v0x1cc2f50_0 .net *"_ivl_4", 0 0, L_0x1cc1a20;  1 drivers
v0x1cc3030_0 .net *"_ivl_6", 0 0, L_0x1d08e80;  1 drivers
v0x1cc3110_0 .net *"_ivl_8", 0 0, L_0x1d08f40;  1 drivers
v0x1cc31f0_0 .net "ci_bar", 0 0, L_0x1d04410;  alias, 1 drivers
v0x1cc3290_0 .net "f3", 0 0, L_0x1d09a70;  alias, 1 drivers
v0x1cc3440_0 .net "input0_out1", 0 0, L_0x1d08670;  alias, 1 drivers
v0x1cc34e0_0 .net "input0_out2", 0 0, L_0x1d08b10;  alias, 1 drivers
v0x1cc3580_0 .net "input1_out1", 0 0, L_0x1d07b20;  alias, 1 drivers
v0x1cc3620_0 .net "input1_out2", 0 0, L_0x1d08100;  alias, 1 drivers
v0x1cc3750_0 .net "input2_out1", 0 0, L_0x1d06fd0;  alias, 1 drivers
v0x1cc37f0_0 .net "input2_out2", 0 0, L_0x1d07470;  alias, 1 drivers
v0x1cc3890_0 .net "input3_out1", 0 0, L_0x1d06590;  alias, 1 drivers
v0x1cc3930_0 .net "input3_out2", 0 0, L_0x1d06a20;  alias, 1 drivers
v0x1cc39d0_0 .net "m_bar", 0 0, L_0x1d08bd0;  alias, 1 drivers
S_0x1cc84c0 .scope module, "F_REGISTER" "register_ab8" 19 104, 33 6 0, S_0x1be25d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "DATA_IN";
    .port_info 1 /INPUT 1 "SYSTEM_CLK";
    .port_info 2 /INPUT 1 "ENABLE_CLK";
    .port_info 3 /OUTPUT 8 "DATA_OUT";
v0x1cce310_0 .net "DATA_IN", 7 0, L_0x1d0d890;  alias, 1 drivers
v0x1cce420_0 .net "DATA_OUT", 7 0, L_0x1cccbf0;  alias, 1 drivers
v0x1cce4e0_0 .net "ENABLE_CLK", 0 0, L_0x1cfdc80;  1 drivers
L_0x7f7cf4720408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1cce5e0_0 .net "LOW", 0 0, L_0x7f7cf4720408;  1 drivers
v0x1cce6d0_0 .net "SYSTEM_CLK", 0 0, v0x1cf06c0_0;  alias, 1 drivers
v0x1cce7c0_0 .net "W1", 0 0, L_0x1d05e60;  1 drivers
S_0x1cc86e0 .scope module, "DFFS" "ta377_bar" 33 28, 34 7 0, S_0x1cc84c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "EN_BAR";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 8 "D";
    .port_info 3 /OUTPUT 8 "Q";
L_0x1d0db30 .functor NOT 1, L_0x7f7cf4720408, C4<0>, C4<0>, C4<0>;
v0x1cc8a90_0 .net "CLK", 0 0, L_0x1d05e60;  alias, 1 drivers
v0x1ccda90_0 .net "D", 7 0, L_0x1d0d890;  alias, 1 drivers
v0x1ccdb80_0 .net "EN", 0 0, L_0x1d0db30;  1 drivers
v0x1ccdc50_0 .net "EN_BAR", 0 0, L_0x7f7cf4720408;  alias, 1 drivers
v0x1ccdd20_0 .net "Q", 7 0, L_0x1cccbf0;  alias, 1 drivers
L_0x1ccc510 .part L_0x1d0d890, 0, 1;
L_0x1d0e760 .part L_0x1d0d890, 1, 1;
L_0x1d0e850 .part L_0x1d0d890, 2, 1;
L_0x1d0e940 .part L_0x1d0d890, 3, 1;
L_0x1d0ea30 .part L_0x1d0d890, 4, 1;
L_0x1d0eb20 .part L_0x1d0d890, 5, 1;
L_0x1d0ec10 .part L_0x1d0d890, 6, 1;
L_0x1d0ed00 .part L_0x1d0d890, 7, 1;
LS_0x1cccbf0_0_0 .concat8 [ 1 1 1 1], v0x1cc91a0_0, v0x1cc97d0_0, v0x1cc9e80_0, v0x1cca580_0;
LS_0x1cccbf0_0_4 .concat8 [ 1 1 1 1], v0x1ccada0_0, v0x1ccb440_0, v0x1ccbad0_0, v0x1ccc1b0_0;
L_0x1cccbf0 .concat8 [ 4 4 0 0], LS_0x1cccbf0_0_0, LS_0x1cccbf0_0_4;
S_0x1cc88e0 .scope module, "U1" "jeff_74x377" 34 18, 35 6 0, S_0x1cc86e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "en_bar";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "d0";
    .port_info 3 /INPUT 1 "d1";
    .port_info 4 /INPUT 1 "d2";
    .port_info 5 /INPUT 1 "d3";
    .port_info 6 /INPUT 1 "d4";
    .port_info 7 /INPUT 1 "d5";
    .port_info 8 /INPUT 1 "d6";
    .port_info 9 /INPUT 1 "d7";
    .port_info 10 /OUTPUT 1 "q0";
    .port_info 11 /OUTPUT 1 "q1";
    .port_info 12 /OUTPUT 1 "q2";
    .port_info 13 /OUTPUT 1 "q3";
    .port_info 14 /OUTPUT 1 "q4";
    .port_info 15 /OUTPUT 1 "q5";
    .port_info 16 /OUTPUT 1 "q6";
    .port_info 17 /OUTPUT 1 "q7";
L_0x1d0dc30 .functor NOT 1, L_0x7f7cf4720408, C4<0>, C4<0>, C4<0>;
L_0x1d0dca0 .functor NOT 1, L_0x1d0de40, C4<0>, C4<0>, C4<0>;
L_0x1d0dd10 .functor AND 1, L_0x1d05e60, L_0x1d0dca0, C4<1>, C4<1>;
L_0x1d0dd80 .functor NOT 1, L_0x1d0dd10, C4<0>, C4<0>, C4<0>;
L_0x1d0de40 .functor AND 1, L_0x1d0dd80, L_0x1d0dc30, C4<1>, C4<1>;
RS_0x7f7cf477be98 .resolv tri, L_0x1d0df50, L_0x1d0e010, L_0x1d0e0d0, L_0x1d0e190, L_0x1d0e250, L_0x1d0e310, L_0x1d0e3d0, L_0x1d0e490;
v0x1ccc3e0_0 .net8 "NOTHING", 0 0, RS_0x7f7cf477be98;  8 drivers
v0x1ccc5b0_0 .net *"_ivl_2", 0 0, L_0x1d0dca0;  1 drivers
v0x1ccc650_0 .net *"_ivl_6", 0 0, L_0x1d0dd80;  1 drivers
v0x1ccc6f0_0 .net "clk", 0 0, L_0x1d05e60;  alias, 1 drivers
v0x1ccc8a0_0 .net "d0", 0 0, L_0x1ccc510;  1 drivers
v0x1ccc940_0 .net "d1", 0 0, L_0x1d0e760;  1 drivers
v0x1ccc9e0_0 .net "d2", 0 0, L_0x1d0e850;  1 drivers
v0x1ccca80_0 .net "d3", 0 0, L_0x1d0e940;  1 drivers
v0x1cccb50_0 .net "d4", 0 0, L_0x1d0ea30;  1 drivers
v0x1ccccb0_0 .net "d5", 0 0, L_0x1d0eb20;  1 drivers
v0x1cccd80_0 .net "d6", 0 0, L_0x1d0ec10;  1 drivers
v0x1ccce50_0 .net "d7", 0 0, L_0x1d0ed00;  1 drivers
v0x1cccf20_0 .net "en", 0 0, L_0x1d0dc30;  1 drivers
v0x1cccfc0_0 .net "en_bar", 0 0, L_0x7f7cf4720408;  alias, 1 drivers
v0x1ccd060_0 .net "feedback", 0 0, L_0x1d0dd10;  1 drivers
v0x1ccd100_0 .net "q0", 0 0, v0x1cc91a0_0;  1 drivers
v0x1ccd1d0_0 .net "q1", 0 0, v0x1cc97d0_0;  1 drivers
v0x1ccd380_0 .net "q2", 0 0, v0x1cc9e80_0;  1 drivers
v0x1ccd420_0 .net "q3", 0 0, v0x1cca580_0;  1 drivers
v0x1ccd4c0_0 .net "q4", 0 0, v0x1ccada0_0;  1 drivers
v0x1ccd590_0 .net "q5", 0 0, v0x1ccb440_0;  1 drivers
v0x1ccd660_0 .net "q6", 0 0, v0x1ccbad0_0;  1 drivers
v0x1ccd730_0 .net "q7", 0 0, v0x1ccc1b0_0;  1 drivers
v0x1ccd800_0 .net "to_en", 0 0, L_0x1d0de40;  1 drivers
S_0x1cc8cf0 .scope module, "DFF0" "d_flip_flop" 35 42, 36 3 0, S_0x1cc88e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1d0e490 .functor NOT 1, v0x1cc91a0_0, C4<0>, C4<0>, C4<0>;
v0x1cc8f60_0 .net "clk", 0 0, L_0x1d05e60;  alias, 1 drivers
v0x1cc9040_0 .net "d", 0 0, L_0x1ccc510;  alias, 1 drivers
v0x1cc9100_0 .net "en", 0 0, L_0x1d0de40;  alias, 1 drivers
v0x1cc91a0_0 .var "q", 0 0;
v0x1cc9260_0 .net8 "q_bar", 0 0, RS_0x7f7cf477be98;  alias, 8 drivers
E_0x1c20fa0 .event posedge, v0x1cc9100_0, v0x1cc8f60_0;
S_0x1cc93c0 .scope module, "DFF1" "d_flip_flop" 35 41, 36 3 0, S_0x1cc88e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1d0e3d0 .functor NOT 1, v0x1cc97d0_0, C4<0>, C4<0>, C4<0>;
v0x1cc95f0_0 .net "clk", 0 0, L_0x1d05e60;  alias, 1 drivers
v0x1cc9690_0 .net "d", 0 0, L_0x1d0e760;  alias, 1 drivers
v0x1cc9730_0 .net "en", 0 0, L_0x1d0de40;  alias, 1 drivers
v0x1cc97d0_0 .var "q", 0 0;
v0x1cc9870_0 .net8 "q_bar", 0 0, RS_0x7f7cf477be98;  alias, 8 drivers
S_0x1cc99a0 .scope module, "DFF2" "d_flip_flop" 35 40, 36 3 0, S_0x1cc88e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1d0e310 .functor NOT 1, v0x1cc9e80_0, C4<0>, C4<0>, C4<0>;
v0x1cc9be0_0 .net "clk", 0 0, L_0x1d05e60;  alias, 1 drivers
v0x1cc9cd0_0 .net "d", 0 0, L_0x1d0e850;  alias, 1 drivers
v0x1cc9d90_0 .net "en", 0 0, L_0x1d0de40;  alias, 1 drivers
v0x1cc9e80_0 .var "q", 0 0;
v0x1cc9f20_0 .net8 "q_bar", 0 0, RS_0x7f7cf477be98;  alias, 8 drivers
S_0x1cca100 .scope module, "DFF3" "d_flip_flop" 35 39, 36 3 0, S_0x1cc88e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1d0e250 .functor NOT 1, v0x1cca580_0, C4<0>, C4<0>, C4<0>;
v0x1cca360_0 .net "clk", 0 0, L_0x1d05e60;  alias, 1 drivers
v0x1cca420_0 .net "d", 0 0, L_0x1d0e940;  alias, 1 drivers
v0x1cca4e0_0 .net "en", 0 0, L_0x1d0de40;  alias, 1 drivers
v0x1cca580_0 .var "q", 0 0;
v0x1cca620_0 .net8 "q_bar", 0 0, RS_0x7f7cf477be98;  alias, 8 drivers
S_0x1cca7b0 .scope module, "DFF4" "d_flip_flop" 35 38, 36 3 0, S_0x1cc88e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1d0e190 .functor NOT 1, v0x1ccada0_0, C4<0>, C4<0>, C4<0>;
v0x1ccaa60_0 .net "clk", 0 0, L_0x1d05e60;  alias, 1 drivers
v0x1ccabb0_0 .net "d", 0 0, L_0x1d0ea30;  alias, 1 drivers
v0x1ccac70_0 .net "en", 0 0, L_0x1d0de40;  alias, 1 drivers
v0x1ccada0_0 .var "q", 0 0;
v0x1ccae40_0 .net8 "q_bar", 0 0, RS_0x7f7cf477be98;  alias, 8 drivers
S_0x1ccb010 .scope module, "DFF5" "d_flip_flop" 35 37, 36 3 0, S_0x1cc88e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1d0e0d0 .functor NOT 1, v0x1ccb440_0, C4<0>, C4<0>, C4<0>;
v0x1ccb220_0 .net "clk", 0 0, L_0x1d05e60;  alias, 1 drivers
v0x1ccb2e0_0 .net "d", 0 0, L_0x1d0eb20;  alias, 1 drivers
v0x1ccb3a0_0 .net "en", 0 0, L_0x1d0de40;  alias, 1 drivers
v0x1ccb440_0 .var "q", 0 0;
v0x1ccb4e0_0 .net8 "q_bar", 0 0, RS_0x7f7cf477be98;  alias, 8 drivers
S_0x1ccb620 .scope module, "DFF6" "d_flip_flop" 35 36, 36 3 0, S_0x1cc88e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1d0e010 .functor NOT 1, v0x1ccbad0_0, C4<0>, C4<0>, C4<0>;
v0x1ccb880_0 .net "clk", 0 0, L_0x1d05e60;  alias, 1 drivers
v0x1ccb940_0 .net "d", 0 0, L_0x1d0ec10;  alias, 1 drivers
v0x1ccba00_0 .net "en", 0 0, L_0x1d0de40;  alias, 1 drivers
v0x1ccbad0_0 .var "q", 0 0;
v0x1ccbb70_0 .net8 "q_bar", 0 0, RS_0x7f7cf477be98;  alias, 8 drivers
S_0x1ccbd00 .scope module, "DFF7" "d_flip_flop" 35 35, 36 3 0, S_0x1cc88e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1d0df50 .functor NOT 1, v0x1ccc1b0_0, C4<0>, C4<0>, C4<0>;
v0x1ccbf60_0 .net "clk", 0 0, L_0x1d05e60;  alias, 1 drivers
v0x1ccc020_0 .net "d", 0 0, L_0x1d0ed00;  alias, 1 drivers
v0x1ccc0e0_0 .net "en", 0 0, L_0x1d0de40;  alias, 1 drivers
v0x1ccc1b0_0 .var "q", 0 0;
v0x1ccc250_0 .net8 "q_bar", 0 0, RS_0x7f7cf477be98;  alias, 8 drivers
S_0x1ccde40 .scope module, "OR1" "or2" 33 21, 37 2 0, S_0x1cc84c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1d05e60 .functor OR 1, v0x1cf06c0_0, L_0x1cfdc80, C4<0>, C4<0>;
v0x1cce090_0 .net "a", 0 0, v0x1cf06c0_0;  alias, 1 drivers
v0x1cce150_0 .net "b", 0 0, L_0x1cfdc80;  alias, 1 drivers
v0x1cce210_0 .net "y", 0 0, L_0x1d05e60;  alias, 1 drivers
S_0x1cce880 .scope module, "MUX_A" "ta157_8" 19 74, 13 7 0, S_0x1be25d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "A8";
    .port_info 1 /INPUT 8 "B8";
    .port_info 2 /INPUT 1 "S";
    .port_info 3 /INPUT 1 "EN_BAR";
    .port_info 4 /OUTPUT 8 "Y8";
L_0x1cfe6a0 .functor NOT 1, L_0x7f7cf47202a0, C4<0>, C4<0>, C4<0>;
v0x1ccfad0_0 .net "A8", 7 0, L_0x1cfcb50;  alias, 1 drivers
v0x1ccfbd0_0 .net "B8", 7 0, L_0x1cf9c00;  alias, 1 drivers
v0x1ccfcb0_0 .net "EN", 0 0, L_0x1cfe6a0;  1 drivers
v0x1ccfda0_0 .net "EN_BAR", 0 0, L_0x7f7cf47202a0;  alias, 1 drivers
v0x1ccfe40_0 .net "S", 0 0, L_0x1cf7fe0;  alias, 1 drivers
v0x1ccff80_0 .net "Y8", 7 0, L_0x1cfea40;  alias, 1 drivers
L_0x1cfe7c0 .part L_0x1cfcb50, 0, 4;
L_0x1cfe860 .part L_0x1cf9c00, 0, 4;
L_0x1cfe900 .part L_0x1cfcb50, 4, 4;
L_0x1cfe9a0 .part L_0x1cf9c00, 4, 4;
L_0x1cfea40 .concat8 [ 4 4 0 0], v0x1ccf130_0, v0x1ccf960_0;
S_0x1cceae0 .scope module, "MUX0" "jeff_74x157" 13 20, 14 2 0, S_0x1cce880;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /OUTPUT 4 "y";
v0x1ccedc0_0 .net "a", 3 0, L_0x1cfe7c0;  1 drivers
v0x1cceec0_0 .net "b", 3 0, L_0x1cfe860;  1 drivers
v0x1ccefa0_0 .net "en", 0 0, L_0x1cfe6a0;  alias, 1 drivers
v0x1ccf070_0 .net "s", 0 0, L_0x1cf7fe0;  alias, 1 drivers
v0x1ccf130_0 .var "y", 3 0;
E_0x1bed450 .event edge, v0x1ccefa0_0, v0x1ccf070_0, v0x1ccedc0_0, v0x1cceec0_0;
S_0x1ccf300 .scope module, "MUX1" "jeff_74x157" 13 29, 14 2 0, S_0x1cce880;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /OUTPUT 4 "y";
v0x1ccf5b0_0 .net "a", 3 0, L_0x1cfe900;  1 drivers
v0x1ccf6b0_0 .net "b", 3 0, L_0x1cfe9a0;  1 drivers
v0x1ccf790_0 .net "en", 0 0, L_0x1cfe6a0;  alias, 1 drivers
v0x1ccf890_0 .net "s", 0 0, L_0x1cf7fe0;  alias, 1 drivers
v0x1ccf960_0 .var "y", 3 0;
E_0x1cbfe60 .event edge, v0x1ccefa0_0, v0x1ccf070_0, v0x1ccf5b0_0, v0x1ccf6b0_0;
S_0x1cd00c0 .scope module, "MUX_B" "ta157_8" 19 83, 13 7 0, S_0x1be25d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "A8";
    .port_info 1 /INPUT 8 "B8";
    .port_info 2 /INPUT 1 "S";
    .port_info 3 /INPUT 1 "EN_BAR";
    .port_info 4 /OUTPUT 8 "Y8";
L_0x1cfeae0 .functor NOT 1, L_0x7f7cf47202a0, C4<0>, C4<0>, C4<0>;
v0x1cd1380_0 .net "A8", 7 0, L_0x1cfe480;  alias, 1 drivers
v0x1cd1480_0 .net "B8", 7 0, L_0x1cfb390;  alias, 1 drivers
v0x1cd1560_0 .net "EN", 0 0, L_0x1cfeae0;  1 drivers
v0x1cd1650_0 .net "EN_BAR", 0 0, L_0x7f7cf47202a0;  alias, 1 drivers
v0x1cd16f0_0 .net "S", 0 0, L_0x1cf81a0;  alias, 1 drivers
v0x1cd1830_0 .net "Y8", 7 0, L_0x1cfedd0;  alias, 1 drivers
L_0x1cfeb50 .part L_0x1cfe480, 0, 4;
L_0x1cfebf0 .part L_0x1cfb390, 0, 4;
L_0x1cfec90 .part L_0x1cfe480, 4, 4;
L_0x1cfed30 .part L_0x1cfb390, 4, 4;
L_0x1cfedd0 .concat8 [ 4 4 0 0], v0x1cd09a0_0, v0x1cd1210_0;
S_0x1cd0320 .scope module, "MUX0" "jeff_74x157" 13 20, 14 2 0, S_0x1cd00c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /OUTPUT 4 "y";
v0x1cd0630_0 .net "a", 3 0, L_0x1cfeb50;  1 drivers
v0x1cd0730_0 .net "b", 3 0, L_0x1cfebf0;  1 drivers
v0x1cd0810_0 .net "en", 0 0, L_0x1cfeae0;  alias, 1 drivers
v0x1cd08e0_0 .net "s", 0 0, L_0x1cf81a0;  alias, 1 drivers
v0x1cd09a0_0 .var "y", 3 0;
E_0x1cd05a0 .event edge, v0x1cd0810_0, v0x1cd08e0_0, v0x1cd0630_0, v0x1cd0730_0;
S_0x1cd0b70 .scope module, "MUX1" "jeff_74x157" 13 29, 14 2 0, S_0x1cd00c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /OUTPUT 4 "y";
v0x1cd0e60_0 .net "a", 3 0, L_0x1cfec90;  1 drivers
v0x1cd0f60_0 .net "b", 3 0, L_0x1cfed30;  1 drivers
v0x1cd1040_0 .net "en", 0 0, L_0x1cfeae0;  alias, 1 drivers
v0x1cd1140_0 .net "s", 0 0, L_0x1cf81a0;  alias, 1 drivers
v0x1cd1210_0 .var "y", 3 0;
E_0x1cd0df0 .event edge, v0x1cd0810_0, v0x1cd08e0_0, v0x1cd0e60_0, v0x1cd0f60_0;
S_0x1cd1930 .scope module, "REGISTERA" "register_ab8" 19 42, 33 6 0, S_0x1be25d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "DATA_IN";
    .port_info 1 /INPUT 1 "SYSTEM_CLK";
    .port_info 2 /INPUT 1 "ENABLE_CLK";
    .port_info 3 /OUTPUT 8 "DATA_OUT";
v0x1cd7bb0_0 .net "DATA_IN", 7 0, v0x1cefd90_0;  alias, 1 drivers
v0x1cd7c70_0 .net "DATA_OUT", 7 0, L_0x1cf9c00;  alias, 1 drivers
v0x1cd7d60_0 .net "ENABLE_CLK", 0 0, L_0x1cf6c20;  alias, 1 drivers
L_0x7f7cf47202e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1cd7e00_0 .net "LOW", 0 0, L_0x7f7cf47202e8;  1 drivers
v0x1cd7ef0_0 .net "SYSTEM_CLK", 0 0, v0x1cf06c0_0;  alias, 1 drivers
v0x1cd7fe0_0 .net "W1", 0 0, L_0x1cf8650;  1 drivers
S_0x1cd1bd0 .scope module, "DFFS" "ta377_bar" 33 28, 34 7 0, S_0x1cd1930;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "EN_BAR";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 8 "D";
    .port_info 3 /OUTPUT 8 "Q";
L_0x1cf86e0 .functor NOT 1, L_0x7f7cf47202e8, C4<0>, C4<0>, C4<0>;
v0x1cd2040_0 .net "CLK", 0 0, L_0x1cf8650;  alias, 1 drivers
v0x1cd7300_0 .net "D", 7 0, v0x1cefd90_0;  alias, 1 drivers
v0x1cd73e0_0 .net "EN", 0 0, L_0x1cf86e0;  1 drivers
v0x1cd74b0_0 .net "EN_BAR", 0 0, L_0x7f7cf47202e8;  alias, 1 drivers
v0x1cd7580_0 .net "Q", 7 0, L_0x1cf9c00;  alias, 1 drivers
L_0x1cd5d80 .part v0x1cefd90_0, 0, 1;
L_0x1cf9460 .part v0x1cefd90_0, 1, 1;
L_0x1cf9550 .part v0x1cefd90_0, 2, 1;
L_0x1cf9640 .part v0x1cefd90_0, 3, 1;
L_0x1cf9840 .part v0x1cefd90_0, 4, 1;
L_0x1cf98e0 .part v0x1cefd90_0, 5, 1;
L_0x1cf99d0 .part v0x1cefd90_0, 6, 1;
L_0x1cf9ac0 .part v0x1cefd90_0, 7, 1;
LS_0x1cf9c00_0_0 .concat8 [ 1 1 1 1], v0x1cd2840_0, v0x1cd2fa0_0, v0x1cd36f0_0, v0x1cd3df0_0;
LS_0x1cf9c00_0_4 .concat8 [ 1 1 1 1], v0x1cd4610_0, v0x1cd4cb0_0, v0x1cd5340_0, v0x1cd5a20_0;
L_0x1cf9c00 .concat8 [ 4 4 0 0], LS_0x1cf9c00_0_0, LS_0x1cf9c00_0_4;
S_0x1cd1e40 .scope module, "U1" "jeff_74x377" 34 18, 35 6 0, S_0x1cd1bd0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "en_bar";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "d0";
    .port_info 3 /INPUT 1 "d1";
    .port_info 4 /INPUT 1 "d2";
    .port_info 5 /INPUT 1 "d3";
    .port_info 6 /INPUT 1 "d4";
    .port_info 7 /INPUT 1 "d5";
    .port_info 8 /INPUT 1 "d6";
    .port_info 9 /INPUT 1 "d7";
    .port_info 10 /OUTPUT 1 "q0";
    .port_info 11 /OUTPUT 1 "q1";
    .port_info 12 /OUTPUT 1 "q2";
    .port_info 13 /OUTPUT 1 "q3";
    .port_info 14 /OUTPUT 1 "q4";
    .port_info 15 /OUTPUT 1 "q5";
    .port_info 16 /OUTPUT 1 "q6";
    .port_info 17 /OUTPUT 1 "q7";
L_0x1cf8800 .functor NOT 1, L_0x7f7cf47202e8, C4<0>, C4<0>, C4<0>;
L_0x1cf8890 .functor NOT 1, L_0x1cf8a00, C4<0>, C4<0>, C4<0>;
L_0x1cf8920 .functor AND 1, L_0x1cf8650, L_0x1cf8890, C4<1>, C4<1>;
L_0x1cf8990 .functor NOT 1, L_0x1cf8920, C4<0>, C4<0>, C4<0>;
L_0x1cf8a00 .functor AND 1, L_0x1cf8990, L_0x1cf8800, C4<1>, C4<1>;
RS_0x7f7cf477da28 .resolv tri, L_0x1cf8a70, L_0x1cf8b50, L_0x1cf8c50, L_0x1cf8d50, L_0x1cf8e50, L_0x1cf8f50, L_0x1cf9050, L_0x1cf9150;
v0x1cd5c50_0 .net8 "NOTHING", 0 0, RS_0x7f7cf477da28;  8 drivers
v0x1cd5e20_0 .net *"_ivl_2", 0 0, L_0x1cf8890;  1 drivers
v0x1cd5ec0_0 .net *"_ivl_6", 0 0, L_0x1cf8990;  1 drivers
v0x1cd5f60_0 .net "clk", 0 0, L_0x1cf8650;  alias, 1 drivers
v0x1cd6110_0 .net "d0", 0 0, L_0x1cd5d80;  1 drivers
v0x1cd61b0_0 .net "d1", 0 0, L_0x1cf9460;  1 drivers
v0x1cd6250_0 .net "d2", 0 0, L_0x1cf9550;  1 drivers
v0x1cd62f0_0 .net "d3", 0 0, L_0x1cf9640;  1 drivers
v0x1cd63c0_0 .net "d4", 0 0, L_0x1cf9840;  1 drivers
v0x1cd6520_0 .net "d5", 0 0, L_0x1cf98e0;  1 drivers
v0x1cd65f0_0 .net "d6", 0 0, L_0x1cf99d0;  1 drivers
v0x1cd66c0_0 .net "d7", 0 0, L_0x1cf9ac0;  1 drivers
v0x1cd6790_0 .net "en", 0 0, L_0x1cf8800;  1 drivers
v0x1cd6830_0 .net "en_bar", 0 0, L_0x7f7cf47202e8;  alias, 1 drivers
v0x1cd68d0_0 .net "feedback", 0 0, L_0x1cf8920;  1 drivers
v0x1cd6970_0 .net "q0", 0 0, v0x1cd2840_0;  1 drivers
v0x1cd6a40_0 .net "q1", 0 0, v0x1cd2fa0_0;  1 drivers
v0x1cd6bf0_0 .net "q2", 0 0, v0x1cd36f0_0;  1 drivers
v0x1cd6c90_0 .net "q3", 0 0, v0x1cd3df0_0;  1 drivers
v0x1cd6d30_0 .net "q4", 0 0, v0x1cd4610_0;  1 drivers
v0x1cd6e00_0 .net "q5", 0 0, v0x1cd4cb0_0;  1 drivers
v0x1cd6ed0_0 .net "q6", 0 0, v0x1cd5340_0;  1 drivers
v0x1cd6fa0_0 .net "q7", 0 0, v0x1cd5a20_0;  1 drivers
v0x1cd7070_0 .net "to_en", 0 0, L_0x1cf8a00;  1 drivers
S_0x1cd22a0 .scope module, "DFF0" "d_flip_flop" 35 42, 36 3 0, S_0x1cd1e40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1cf9150 .functor NOT 1, v0x1cd2840_0, C4<0>, C4<0>, C4<0>;
v0x1cd25d0_0 .net "clk", 0 0, L_0x1cf8650;  alias, 1 drivers
v0x1cd26b0_0 .net "d", 0 0, L_0x1cd5d80;  alias, 1 drivers
v0x1cd2770_0 .net "en", 0 0, L_0x1cf8a00;  alias, 1 drivers
v0x1cd2840_0 .var "q", 0 0;
v0x1cd2900_0 .net8 "q_bar", 0 0, RS_0x7f7cf477da28;  alias, 8 drivers
E_0x1cd2550 .event posedge, v0x1cd2770_0, v0x1cd25d0_0;
S_0x1cd2ab0 .scope module, "DFF1" "d_flip_flop" 35 41, 36 3 0, S_0x1cd1e40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1cf9050 .functor NOT 1, v0x1cd2fa0_0, C4<0>, C4<0>, C4<0>;
v0x1cd2d30_0 .net "clk", 0 0, L_0x1cf8650;  alias, 1 drivers
v0x1cd2e00_0 .net "d", 0 0, L_0x1cf9460;  alias, 1 drivers
v0x1cd2ea0_0 .net "en", 0 0, L_0x1cf8a00;  alias, 1 drivers
v0x1cd2fa0_0 .var "q", 0 0;
v0x1cd3040_0 .net8 "q_bar", 0 0, RS_0x7f7cf477da28;  alias, 8 drivers
S_0x1cd31c0 .scope module, "DFF2" "d_flip_flop" 35 40, 36 3 0, S_0x1cd1e40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1cf8f50 .functor NOT 1, v0x1cd36f0_0, C4<0>, C4<0>, C4<0>;
v0x1cd3450_0 .net "clk", 0 0, L_0x1cf8650;  alias, 1 drivers
v0x1cd3540_0 .net "d", 0 0, L_0x1cf9550;  alias, 1 drivers
v0x1cd3600_0 .net "en", 0 0, L_0x1cf8a00;  alias, 1 drivers
v0x1cd36f0_0 .var "q", 0 0;
v0x1cd3790_0 .net8 "q_bar", 0 0, RS_0x7f7cf477da28;  alias, 8 drivers
S_0x1cd3970 .scope module, "DFF3" "d_flip_flop" 35 39, 36 3 0, S_0x1cd1e40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1cf8e50 .functor NOT 1, v0x1cd3df0_0, C4<0>, C4<0>, C4<0>;
v0x1cd3bd0_0 .net "clk", 0 0, L_0x1cf8650;  alias, 1 drivers
v0x1cd3c90_0 .net "d", 0 0, L_0x1cf9640;  alias, 1 drivers
v0x1cd3d50_0 .net "en", 0 0, L_0x1cf8a00;  alias, 1 drivers
v0x1cd3df0_0 .var "q", 0 0;
v0x1cd3e90_0 .net8 "q_bar", 0 0, RS_0x7f7cf477da28;  alias, 8 drivers
S_0x1cd4020 .scope module, "DFF4" "d_flip_flop" 35 38, 36 3 0, S_0x1cd1e40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1cf8d50 .functor NOT 1, v0x1cd4610_0, C4<0>, C4<0>, C4<0>;
v0x1cd42d0_0 .net "clk", 0 0, L_0x1cf8650;  alias, 1 drivers
v0x1cd4420_0 .net "d", 0 0, L_0x1cf9840;  alias, 1 drivers
v0x1cd44e0_0 .net "en", 0 0, L_0x1cf8a00;  alias, 1 drivers
v0x1cd4610_0 .var "q", 0 0;
v0x1cd46b0_0 .net8 "q_bar", 0 0, RS_0x7f7cf477da28;  alias, 8 drivers
S_0x1cd4880 .scope module, "DFF5" "d_flip_flop" 35 37, 36 3 0, S_0x1cd1e40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1cf8c50 .functor NOT 1, v0x1cd4cb0_0, C4<0>, C4<0>, C4<0>;
v0x1cd4a90_0 .net "clk", 0 0, L_0x1cf8650;  alias, 1 drivers
v0x1cd4b50_0 .net "d", 0 0, L_0x1cf98e0;  alias, 1 drivers
v0x1cd4c10_0 .net "en", 0 0, L_0x1cf8a00;  alias, 1 drivers
v0x1cd4cb0_0 .var "q", 0 0;
v0x1cd4d50_0 .net8 "q_bar", 0 0, RS_0x7f7cf477da28;  alias, 8 drivers
S_0x1cd4e90 .scope module, "DFF6" "d_flip_flop" 35 36, 36 3 0, S_0x1cd1e40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1cf8b50 .functor NOT 1, v0x1cd5340_0, C4<0>, C4<0>, C4<0>;
v0x1cd50f0_0 .net "clk", 0 0, L_0x1cf8650;  alias, 1 drivers
v0x1cd51b0_0 .net "d", 0 0, L_0x1cf99d0;  alias, 1 drivers
v0x1cd5270_0 .net "en", 0 0, L_0x1cf8a00;  alias, 1 drivers
v0x1cd5340_0 .var "q", 0 0;
v0x1cd53e0_0 .net8 "q_bar", 0 0, RS_0x7f7cf477da28;  alias, 8 drivers
S_0x1cd5570 .scope module, "DFF7" "d_flip_flop" 35 35, 36 3 0, S_0x1cd1e40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1cf8a70 .functor NOT 1, v0x1cd5a20_0, C4<0>, C4<0>, C4<0>;
v0x1cd57d0_0 .net "clk", 0 0, L_0x1cf8650;  alias, 1 drivers
v0x1cd5890_0 .net "d", 0 0, L_0x1cf9ac0;  alias, 1 drivers
v0x1cd5950_0 .net "en", 0 0, L_0x1cf8a00;  alias, 1 drivers
v0x1cd5a20_0 .var "q", 0 0;
v0x1cd5ac0_0 .net8 "q_bar", 0 0, RS_0x7f7cf477da28;  alias, 8 drivers
S_0x1cd76b0 .scope module, "OR1" "or2" 33 21, 37 2 0, S_0x1cd1930;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1cf8650 .functor OR 1, v0x1cf06c0_0, L_0x1cf6c20, C4<0>, C4<0>;
v0x1cd7900_0 .net "a", 0 0, v0x1cf06c0_0;  alias, 1 drivers
v0x1cd79c0_0 .net "b", 0 0, L_0x1cf6c20;  alias, 1 drivers
v0x1cd7ad0_0 .net "y", 0 0, L_0x1cf8650;  alias, 1 drivers
S_0x1cd80e0 .scope module, "REGISTERB" "register_ab8" 19 50, 33 6 0, S_0x1be25d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "DATA_IN";
    .port_info 1 /INPUT 1 "SYSTEM_CLK";
    .port_info 2 /INPUT 1 "ENABLE_CLK";
    .port_info 3 /OUTPUT 8 "DATA_OUT";
v0x1cde310_0 .net "DATA_IN", 7 0, v0x1ceff00_0;  alias, 1 drivers
v0x1cde400_0 .net "DATA_OUT", 7 0, L_0x1cfb390;  alias, 1 drivers
v0x1cde4a0_0 .net "ENABLE_CLK", 0 0, L_0x1cf6c20;  alias, 1 drivers
L_0x7f7cf4720330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1cde540_0 .net "LOW", 0 0, L_0x7f7cf4720330;  1 drivers
v0x1cde630_0 .net "SYSTEM_CLK", 0 0, v0x1cf06c0_0;  alias, 1 drivers
v0x1cde720_0 .net "W1", 0 0, L_0x1cf9d80;  1 drivers
S_0x1cd8330 .scope module, "DFFS" "ta377_bar" 33 28, 34 7 0, S_0x1cd80e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "EN_BAR";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 8 "D";
    .port_info 3 /OUTPUT 8 "Q";
L_0x1cf9df0 .functor NOT 1, L_0x7f7cf4720330, C4<0>, C4<0>, C4<0>;
v0x1cd87a0_0 .net "CLK", 0 0, L_0x1cf9d80;  alias, 1 drivers
v0x1cdda60_0 .net "D", 7 0, v0x1ceff00_0;  alias, 1 drivers
v0x1cddb40_0 .net "EN", 0 0, L_0x1cf9df0;  1 drivers
v0x1cddc10_0 .net "EN_BAR", 0 0, L_0x7f7cf4720330;  alias, 1 drivers
v0x1cddce0_0 .net "Q", 7 0, L_0x1cfb390;  alias, 1 drivers
L_0x1cdc4e0 .part v0x1ceff00_0, 0, 1;
L_0x1cfabf0 .part v0x1ceff00_0, 1, 1;
L_0x1cface0 .part v0x1ceff00_0, 2, 1;
L_0x1cfadd0 .part v0x1ceff00_0, 3, 1;
L_0x1cfafd0 .part v0x1ceff00_0, 4, 1;
L_0x1cfb070 .part v0x1ceff00_0, 5, 1;
L_0x1cfb160 .part v0x1ceff00_0, 6, 1;
L_0x1cfb250 .part v0x1ceff00_0, 7, 1;
LS_0x1cfb390_0_0 .concat8 [ 1 1 1 1], v0x1cd8fa0_0, v0x1cd9700_0, v0x1cd9e50_0, v0x1cda550_0;
LS_0x1cfb390_0_4 .concat8 [ 1 1 1 1], v0x1cdad70_0, v0x1cdb410_0, v0x1cdbaa0_0, v0x1cdc180_0;
L_0x1cfb390 .concat8 [ 4 4 0 0], LS_0x1cfb390_0_0, LS_0x1cfb390_0_4;
S_0x1cd85a0 .scope module, "U1" "jeff_74x377" 34 18, 35 6 0, S_0x1cd8330;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "en_bar";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "d0";
    .port_info 3 /INPUT 1 "d1";
    .port_info 4 /INPUT 1 "d2";
    .port_info 5 /INPUT 1 "d3";
    .port_info 6 /INPUT 1 "d4";
    .port_info 7 /INPUT 1 "d5";
    .port_info 8 /INPUT 1 "d6";
    .port_info 9 /INPUT 1 "d7";
    .port_info 10 /OUTPUT 1 "q0";
    .port_info 11 /OUTPUT 1 "q1";
    .port_info 12 /OUTPUT 1 "q2";
    .port_info 13 /OUTPUT 1 "q3";
    .port_info 14 /OUTPUT 1 "q4";
    .port_info 15 /OUTPUT 1 "q5";
    .port_info 16 /OUTPUT 1 "q6";
    .port_info 17 /OUTPUT 1 "q7";
L_0x1cf9ef0 .functor NOT 1, L_0x7f7cf4720330, C4<0>, C4<0>, C4<0>;
L_0x1cf9f80 .functor NOT 1, L_0x1cfa0f0, C4<0>, C4<0>, C4<0>;
L_0x1cfa010 .functor AND 1, L_0x1cf9d80, L_0x1cf9f80, C4<1>, C4<1>;
L_0x1cfa080 .functor NOT 1, L_0x1cfa010, C4<0>, C4<0>, C4<0>;
L_0x1cfa0f0 .functor AND 1, L_0x1cfa080, L_0x1cf9ef0, C4<1>, C4<1>;
RS_0x7f7cf477ebf8 .resolv tri, L_0x1cfa200, L_0x1cfa2e0, L_0x1cfa3e0, L_0x1cfa4e0, L_0x1cfa5e0, L_0x1cfa6e0, L_0x1cfa7e0, L_0x1cfa8e0;
v0x1cdc3b0_0 .net8 "NOTHING", 0 0, RS_0x7f7cf477ebf8;  8 drivers
v0x1cdc580_0 .net *"_ivl_2", 0 0, L_0x1cf9f80;  1 drivers
v0x1cdc620_0 .net *"_ivl_6", 0 0, L_0x1cfa080;  1 drivers
v0x1cdc6c0_0 .net "clk", 0 0, L_0x1cf9d80;  alias, 1 drivers
v0x1cdc870_0 .net "d0", 0 0, L_0x1cdc4e0;  1 drivers
v0x1cdc910_0 .net "d1", 0 0, L_0x1cfabf0;  1 drivers
v0x1cdc9b0_0 .net "d2", 0 0, L_0x1cface0;  1 drivers
v0x1cdca50_0 .net "d3", 0 0, L_0x1cfadd0;  1 drivers
v0x1cdcb20_0 .net "d4", 0 0, L_0x1cfafd0;  1 drivers
v0x1cdcc80_0 .net "d5", 0 0, L_0x1cfb070;  1 drivers
v0x1cdcd50_0 .net "d6", 0 0, L_0x1cfb160;  1 drivers
v0x1cdce20_0 .net "d7", 0 0, L_0x1cfb250;  1 drivers
v0x1cdcef0_0 .net "en", 0 0, L_0x1cf9ef0;  1 drivers
v0x1cdcf90_0 .net "en_bar", 0 0, L_0x7f7cf4720330;  alias, 1 drivers
v0x1cdd030_0 .net "feedback", 0 0, L_0x1cfa010;  1 drivers
v0x1cdd0d0_0 .net "q0", 0 0, v0x1cd8fa0_0;  1 drivers
v0x1cdd1a0_0 .net "q1", 0 0, v0x1cd9700_0;  1 drivers
v0x1cdd350_0 .net "q2", 0 0, v0x1cd9e50_0;  1 drivers
v0x1cdd3f0_0 .net "q3", 0 0, v0x1cda550_0;  1 drivers
v0x1cdd490_0 .net "q4", 0 0, v0x1cdad70_0;  1 drivers
v0x1cdd560_0 .net "q5", 0 0, v0x1cdb410_0;  1 drivers
v0x1cdd630_0 .net "q6", 0 0, v0x1cdbaa0_0;  1 drivers
v0x1cdd700_0 .net "q7", 0 0, v0x1cdc180_0;  1 drivers
v0x1cdd7d0_0 .net "to_en", 0 0, L_0x1cfa0f0;  1 drivers
S_0x1cd8a00 .scope module, "DFF0" "d_flip_flop" 35 42, 36 3 0, S_0x1cd85a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1cfa8e0 .functor NOT 1, v0x1cd8fa0_0, C4<0>, C4<0>, C4<0>;
v0x1cd8d30_0 .net "clk", 0 0, L_0x1cf9d80;  alias, 1 drivers
v0x1cd8e10_0 .net "d", 0 0, L_0x1cdc4e0;  alias, 1 drivers
v0x1cd8ed0_0 .net "en", 0 0, L_0x1cfa0f0;  alias, 1 drivers
v0x1cd8fa0_0 .var "q", 0 0;
v0x1cd9060_0 .net8 "q_bar", 0 0, RS_0x7f7cf477ebf8;  alias, 8 drivers
E_0x1cd8cb0 .event posedge, v0x1cd8ed0_0, v0x1cd8d30_0;
S_0x1cd9210 .scope module, "DFF1" "d_flip_flop" 35 41, 36 3 0, S_0x1cd85a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1cfa7e0 .functor NOT 1, v0x1cd9700_0, C4<0>, C4<0>, C4<0>;
v0x1cd9490_0 .net "clk", 0 0, L_0x1cf9d80;  alias, 1 drivers
v0x1cd9560_0 .net "d", 0 0, L_0x1cfabf0;  alias, 1 drivers
v0x1cd9600_0 .net "en", 0 0, L_0x1cfa0f0;  alias, 1 drivers
v0x1cd9700_0 .var "q", 0 0;
v0x1cd97a0_0 .net8 "q_bar", 0 0, RS_0x7f7cf477ebf8;  alias, 8 drivers
S_0x1cd9920 .scope module, "DFF2" "d_flip_flop" 35 40, 36 3 0, S_0x1cd85a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1cfa6e0 .functor NOT 1, v0x1cd9e50_0, C4<0>, C4<0>, C4<0>;
v0x1cd9bb0_0 .net "clk", 0 0, L_0x1cf9d80;  alias, 1 drivers
v0x1cd9ca0_0 .net "d", 0 0, L_0x1cface0;  alias, 1 drivers
v0x1cd9d60_0 .net "en", 0 0, L_0x1cfa0f0;  alias, 1 drivers
v0x1cd9e50_0 .var "q", 0 0;
v0x1cd9ef0_0 .net8 "q_bar", 0 0, RS_0x7f7cf477ebf8;  alias, 8 drivers
S_0x1cda0d0 .scope module, "DFF3" "d_flip_flop" 35 39, 36 3 0, S_0x1cd85a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1cfa5e0 .functor NOT 1, v0x1cda550_0, C4<0>, C4<0>, C4<0>;
v0x1cda330_0 .net "clk", 0 0, L_0x1cf9d80;  alias, 1 drivers
v0x1cda3f0_0 .net "d", 0 0, L_0x1cfadd0;  alias, 1 drivers
v0x1cda4b0_0 .net "en", 0 0, L_0x1cfa0f0;  alias, 1 drivers
v0x1cda550_0 .var "q", 0 0;
v0x1cda5f0_0 .net8 "q_bar", 0 0, RS_0x7f7cf477ebf8;  alias, 8 drivers
S_0x1cda780 .scope module, "DFF4" "d_flip_flop" 35 38, 36 3 0, S_0x1cd85a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1cfa4e0 .functor NOT 1, v0x1cdad70_0, C4<0>, C4<0>, C4<0>;
v0x1cdaa30_0 .net "clk", 0 0, L_0x1cf9d80;  alias, 1 drivers
v0x1cdab80_0 .net "d", 0 0, L_0x1cfafd0;  alias, 1 drivers
v0x1cdac40_0 .net "en", 0 0, L_0x1cfa0f0;  alias, 1 drivers
v0x1cdad70_0 .var "q", 0 0;
v0x1cdae10_0 .net8 "q_bar", 0 0, RS_0x7f7cf477ebf8;  alias, 8 drivers
S_0x1cdafe0 .scope module, "DFF5" "d_flip_flop" 35 37, 36 3 0, S_0x1cd85a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1cfa3e0 .functor NOT 1, v0x1cdb410_0, C4<0>, C4<0>, C4<0>;
v0x1cdb1f0_0 .net "clk", 0 0, L_0x1cf9d80;  alias, 1 drivers
v0x1cdb2b0_0 .net "d", 0 0, L_0x1cfb070;  alias, 1 drivers
v0x1cdb370_0 .net "en", 0 0, L_0x1cfa0f0;  alias, 1 drivers
v0x1cdb410_0 .var "q", 0 0;
v0x1cdb4b0_0 .net8 "q_bar", 0 0, RS_0x7f7cf477ebf8;  alias, 8 drivers
S_0x1cdb5f0 .scope module, "DFF6" "d_flip_flop" 35 36, 36 3 0, S_0x1cd85a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1cfa2e0 .functor NOT 1, v0x1cdbaa0_0, C4<0>, C4<0>, C4<0>;
v0x1cdb850_0 .net "clk", 0 0, L_0x1cf9d80;  alias, 1 drivers
v0x1cdb910_0 .net "d", 0 0, L_0x1cfb160;  alias, 1 drivers
v0x1cdb9d0_0 .net "en", 0 0, L_0x1cfa0f0;  alias, 1 drivers
v0x1cdbaa0_0 .var "q", 0 0;
v0x1cdbb40_0 .net8 "q_bar", 0 0, RS_0x7f7cf477ebf8;  alias, 8 drivers
S_0x1cdbcd0 .scope module, "DFF7" "d_flip_flop" 35 35, 36 3 0, S_0x1cd85a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1cfa200 .functor NOT 1, v0x1cdc180_0, C4<0>, C4<0>, C4<0>;
v0x1cdbf30_0 .net "clk", 0 0, L_0x1cf9d80;  alias, 1 drivers
v0x1cdbff0_0 .net "d", 0 0, L_0x1cfb250;  alias, 1 drivers
v0x1cdc0b0_0 .net "en", 0 0, L_0x1cfa0f0;  alias, 1 drivers
v0x1cdc180_0 .var "q", 0 0;
v0x1cdc220_0 .net8 "q_bar", 0 0, RS_0x7f7cf477ebf8;  alias, 8 drivers
S_0x1cdde10 .scope module, "OR1" "or2" 33 21, 37 2 0, S_0x1cd80e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1cf9d80 .functor OR 1, v0x1cf06c0_0, L_0x1cf6c20, C4<0>, C4<0>;
v0x1cddff0_0 .net "a", 0 0, v0x1cf06c0_0;  alias, 1 drivers
v0x1cde0b0_0 .net "b", 0 0, L_0x1cf6c20;  alias, 1 drivers
v0x1cde200_0 .net "y", 0 0, L_0x1cf9d80;  alias, 1 drivers
S_0x1cde820 .scope module, "TEMP_REGISTER_A" "register_ab8" 19 58, 33 6 0, S_0x1be25d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "DATA_IN";
    .port_info 1 /INPUT 1 "SYSTEM_CLK";
    .port_info 2 /INPUT 1 "ENABLE_CLK";
    .port_info 3 /OUTPUT 8 "DATA_OUT";
v0x1ce4a00_0 .net "DATA_IN", 7 0, L_0x1d0d890;  alias, 1 drivers
v0x1ce4b50_0 .net "DATA_OUT", 7 0, L_0x1cfcb50;  alias, 1 drivers
v0x1ce4c10_0 .net "ENABLE_CLK", 0 0, L_0x1cfccd0;  1 drivers
L_0x7f7cf4720378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1ce4ce0_0 .net "LOW", 0 0, L_0x7f7cf4720378;  1 drivers
v0x1ce4dd0_0 .net "SYSTEM_CLK", 0 0, v0x1cf06c0_0;  alias, 1 drivers
v0x1ce4ec0_0 .net "W1", 0 0, L_0x1cfb510;  1 drivers
S_0x1cdea70 .scope module, "DFFS" "ta377_bar" 33 28, 34 7 0, S_0x1cde820;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "EN_BAR";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 8 "D";
    .port_info 3 /OUTPUT 8 "Q";
L_0x1cfb580 .functor NOT 1, L_0x7f7cf4720378, C4<0>, C4<0>, C4<0>;
v0x1cdeee0_0 .net "CLK", 0 0, L_0x1cfb510;  alias, 1 drivers
v0x1ce41a0_0 .net "D", 7 0, L_0x1d0d890;  alias, 1 drivers
v0x1ce4260_0 .net "EN", 0 0, L_0x1cfb580;  1 drivers
v0x1ce4330_0 .net "EN_BAR", 0 0, L_0x7f7cf4720378;  alias, 1 drivers
v0x1ce4400_0 .net "Q", 7 0, L_0x1cfcb50;  alias, 1 drivers
L_0x1ce2c20 .part L_0x1d0d890, 0, 1;
L_0x1cfc4c0 .part L_0x1d0d890, 1, 1;
L_0x1cfc560 .part L_0x1d0d890, 2, 1;
L_0x1cfc650 .part L_0x1d0d890, 3, 1;
L_0x1cfc740 .part L_0x1d0d890, 4, 1;
L_0x1cfc830 .part L_0x1d0d890, 5, 1;
L_0x1cfc920 .part L_0x1d0d890, 6, 1;
L_0x1cfca10 .part L_0x1d0d890, 7, 1;
LS_0x1cfcb50_0_0 .concat8 [ 1 1 1 1], v0x1cdf6e0_0, v0x1cdfe40_0, v0x1ce0590_0, v0x1ce0c90_0;
LS_0x1cfcb50_0_4 .concat8 [ 1 1 1 1], v0x1ce14b0_0, v0x1ce1b50_0, v0x1ce21e0_0, v0x1ce28c0_0;
L_0x1cfcb50 .concat8 [ 4 4 0 0], LS_0x1cfcb50_0_0, LS_0x1cfcb50_0_4;
S_0x1cdece0 .scope module, "U1" "jeff_74x377" 34 18, 35 6 0, S_0x1cdea70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "en_bar";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "d0";
    .port_info 3 /INPUT 1 "d1";
    .port_info 4 /INPUT 1 "d2";
    .port_info 5 /INPUT 1 "d3";
    .port_info 6 /INPUT 1 "d4";
    .port_info 7 /INPUT 1 "d5";
    .port_info 8 /INPUT 1 "d6";
    .port_info 9 /INPUT 1 "d7";
    .port_info 10 /OUTPUT 1 "q0";
    .port_info 11 /OUTPUT 1 "q1";
    .port_info 12 /OUTPUT 1 "q2";
    .port_info 13 /OUTPUT 1 "q3";
    .port_info 14 /OUTPUT 1 "q4";
    .port_info 15 /OUTPUT 1 "q5";
    .port_info 16 /OUTPUT 1 "q6";
    .port_info 17 /OUTPUT 1 "q7";
L_0x1cfb680 .functor NOT 1, L_0x7f7cf4720378, C4<0>, C4<0>, C4<0>;
L_0x1cfb710 .functor NOT 1, L_0x1cfb8d0, C4<0>, C4<0>, C4<0>;
L_0x1cfb7a0 .functor AND 1, L_0x1cfb510, L_0x1cfb710, C4<1>, C4<1>;
L_0x1cfb810 .functor NOT 1, L_0x1cfb7a0, C4<0>, C4<0>, C4<0>;
L_0x1cfb8d0 .functor AND 1, L_0x1cfb810, L_0x1cfb680, C4<1>, C4<1>;
RS_0x7f7cf477fdc8 .resolv tri, L_0x1cfb9e0, L_0x1cfbac0, L_0x1cfbbc0, L_0x1cfbcc0, L_0x1cfbdc0, L_0x1cfbec0, L_0x1cfbfc0, L_0x1cfc0c0;
v0x1ce2af0_0 .net8 "NOTHING", 0 0, RS_0x7f7cf477fdc8;  8 drivers
v0x1ce2cc0_0 .net *"_ivl_2", 0 0, L_0x1cfb710;  1 drivers
v0x1ce2d60_0 .net *"_ivl_6", 0 0, L_0x1cfb810;  1 drivers
v0x1ce2e00_0 .net "clk", 0 0, L_0x1cfb510;  alias, 1 drivers
v0x1ce2fb0_0 .net "d0", 0 0, L_0x1ce2c20;  1 drivers
v0x1ce3050_0 .net "d1", 0 0, L_0x1cfc4c0;  1 drivers
v0x1ce30f0_0 .net "d2", 0 0, L_0x1cfc560;  1 drivers
v0x1ce3190_0 .net "d3", 0 0, L_0x1cfc650;  1 drivers
v0x1ce3260_0 .net "d4", 0 0, L_0x1cfc740;  1 drivers
v0x1ce33c0_0 .net "d5", 0 0, L_0x1cfc830;  1 drivers
v0x1ce3490_0 .net "d6", 0 0, L_0x1cfc920;  1 drivers
v0x1ce3560_0 .net "d7", 0 0, L_0x1cfca10;  1 drivers
v0x1ce3630_0 .net "en", 0 0, L_0x1cfb680;  1 drivers
v0x1ce36d0_0 .net "en_bar", 0 0, L_0x7f7cf4720378;  alias, 1 drivers
v0x1ce3770_0 .net "feedback", 0 0, L_0x1cfb7a0;  1 drivers
v0x1ce3810_0 .net "q0", 0 0, v0x1cdf6e0_0;  1 drivers
v0x1ce38e0_0 .net "q1", 0 0, v0x1cdfe40_0;  1 drivers
v0x1ce3a90_0 .net "q2", 0 0, v0x1ce0590_0;  1 drivers
v0x1ce3b30_0 .net "q3", 0 0, v0x1ce0c90_0;  1 drivers
v0x1ce3bd0_0 .net "q4", 0 0, v0x1ce14b0_0;  1 drivers
v0x1ce3ca0_0 .net "q5", 0 0, v0x1ce1b50_0;  1 drivers
v0x1ce3d70_0 .net "q6", 0 0, v0x1ce21e0_0;  1 drivers
v0x1ce3e40_0 .net "q7", 0 0, v0x1ce28c0_0;  1 drivers
v0x1ce3f10_0 .net "to_en", 0 0, L_0x1cfb8d0;  1 drivers
S_0x1cdf140 .scope module, "DFF0" "d_flip_flop" 35 42, 36 3 0, S_0x1cdece0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1cfc0c0 .functor NOT 1, v0x1cdf6e0_0, C4<0>, C4<0>, C4<0>;
v0x1cdf470_0 .net "clk", 0 0, L_0x1cfb510;  alias, 1 drivers
v0x1cdf550_0 .net "d", 0 0, L_0x1ce2c20;  alias, 1 drivers
v0x1cdf610_0 .net "en", 0 0, L_0x1cfb8d0;  alias, 1 drivers
v0x1cdf6e0_0 .var "q", 0 0;
v0x1cdf7a0_0 .net8 "q_bar", 0 0, RS_0x7f7cf477fdc8;  alias, 8 drivers
E_0x1cdf3f0 .event posedge, v0x1cdf610_0, v0x1cdf470_0;
S_0x1cdf950 .scope module, "DFF1" "d_flip_flop" 35 41, 36 3 0, S_0x1cdece0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1cfbfc0 .functor NOT 1, v0x1cdfe40_0, C4<0>, C4<0>, C4<0>;
v0x1cdfbd0_0 .net "clk", 0 0, L_0x1cfb510;  alias, 1 drivers
v0x1cdfca0_0 .net "d", 0 0, L_0x1cfc4c0;  alias, 1 drivers
v0x1cdfd40_0 .net "en", 0 0, L_0x1cfb8d0;  alias, 1 drivers
v0x1cdfe40_0 .var "q", 0 0;
v0x1cdfee0_0 .net8 "q_bar", 0 0, RS_0x7f7cf477fdc8;  alias, 8 drivers
S_0x1ce0060 .scope module, "DFF2" "d_flip_flop" 35 40, 36 3 0, S_0x1cdece0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1cfbec0 .functor NOT 1, v0x1ce0590_0, C4<0>, C4<0>, C4<0>;
v0x1ce02f0_0 .net "clk", 0 0, L_0x1cfb510;  alias, 1 drivers
v0x1ce03e0_0 .net "d", 0 0, L_0x1cfc560;  alias, 1 drivers
v0x1ce04a0_0 .net "en", 0 0, L_0x1cfb8d0;  alias, 1 drivers
v0x1ce0590_0 .var "q", 0 0;
v0x1ce0630_0 .net8 "q_bar", 0 0, RS_0x7f7cf477fdc8;  alias, 8 drivers
S_0x1ce0810 .scope module, "DFF3" "d_flip_flop" 35 39, 36 3 0, S_0x1cdece0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1cfbdc0 .functor NOT 1, v0x1ce0c90_0, C4<0>, C4<0>, C4<0>;
v0x1ce0a70_0 .net "clk", 0 0, L_0x1cfb510;  alias, 1 drivers
v0x1ce0b30_0 .net "d", 0 0, L_0x1cfc650;  alias, 1 drivers
v0x1ce0bf0_0 .net "en", 0 0, L_0x1cfb8d0;  alias, 1 drivers
v0x1ce0c90_0 .var "q", 0 0;
v0x1ce0d30_0 .net8 "q_bar", 0 0, RS_0x7f7cf477fdc8;  alias, 8 drivers
S_0x1ce0ec0 .scope module, "DFF4" "d_flip_flop" 35 38, 36 3 0, S_0x1cdece0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1cfbcc0 .functor NOT 1, v0x1ce14b0_0, C4<0>, C4<0>, C4<0>;
v0x1ce1170_0 .net "clk", 0 0, L_0x1cfb510;  alias, 1 drivers
v0x1ce12c0_0 .net "d", 0 0, L_0x1cfc740;  alias, 1 drivers
v0x1ce1380_0 .net "en", 0 0, L_0x1cfb8d0;  alias, 1 drivers
v0x1ce14b0_0 .var "q", 0 0;
v0x1ce1550_0 .net8 "q_bar", 0 0, RS_0x7f7cf477fdc8;  alias, 8 drivers
S_0x1ce1720 .scope module, "DFF5" "d_flip_flop" 35 37, 36 3 0, S_0x1cdece0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1cfbbc0 .functor NOT 1, v0x1ce1b50_0, C4<0>, C4<0>, C4<0>;
v0x1ce1930_0 .net "clk", 0 0, L_0x1cfb510;  alias, 1 drivers
v0x1ce19f0_0 .net "d", 0 0, L_0x1cfc830;  alias, 1 drivers
v0x1ce1ab0_0 .net "en", 0 0, L_0x1cfb8d0;  alias, 1 drivers
v0x1ce1b50_0 .var "q", 0 0;
v0x1ce1bf0_0 .net8 "q_bar", 0 0, RS_0x7f7cf477fdc8;  alias, 8 drivers
S_0x1ce1d30 .scope module, "DFF6" "d_flip_flop" 35 36, 36 3 0, S_0x1cdece0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1cfbac0 .functor NOT 1, v0x1ce21e0_0, C4<0>, C4<0>, C4<0>;
v0x1ce1f90_0 .net "clk", 0 0, L_0x1cfb510;  alias, 1 drivers
v0x1ce2050_0 .net "d", 0 0, L_0x1cfc920;  alias, 1 drivers
v0x1ce2110_0 .net "en", 0 0, L_0x1cfb8d0;  alias, 1 drivers
v0x1ce21e0_0 .var "q", 0 0;
v0x1ce2280_0 .net8 "q_bar", 0 0, RS_0x7f7cf477fdc8;  alias, 8 drivers
S_0x1ce2410 .scope module, "DFF7" "d_flip_flop" 35 35, 36 3 0, S_0x1cdece0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1cfb9e0 .functor NOT 1, v0x1ce28c0_0, C4<0>, C4<0>, C4<0>;
v0x1ce2670_0 .net "clk", 0 0, L_0x1cfb510;  alias, 1 drivers
v0x1ce2730_0 .net "d", 0 0, L_0x1cfca10;  alias, 1 drivers
v0x1ce27f0_0 .net "en", 0 0, L_0x1cfb8d0;  alias, 1 drivers
v0x1ce28c0_0 .var "q", 0 0;
v0x1ce2960_0 .net8 "q_bar", 0 0, RS_0x7f7cf477fdc8;  alias, 8 drivers
S_0x1ce4530 .scope module, "OR1" "or2" 33 21, 37 2 0, S_0x1cde820;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1cfb510 .functor OR 1, v0x1cf06c0_0, L_0x1cfccd0, C4<0>, C4<0>;
v0x1ce4780_0 .net "a", 0 0, v0x1cf06c0_0;  alias, 1 drivers
v0x1ce4840_0 .net "b", 0 0, L_0x1cfccd0;  alias, 1 drivers
v0x1ce4900_0 .net "y", 0 0, L_0x1cfb510;  alias, 1 drivers
S_0x1ce4fa0 .scope module, "TEMP_REGISTER_B" "register_ab8" 19 66, 33 6 0, S_0x1be25d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "DATA_IN";
    .port_info 1 /INPUT 1 "SYSTEM_CLK";
    .port_info 2 /INPUT 1 "ENABLE_CLK";
    .port_info 3 /OUTPUT 8 "DATA_OUT";
v0x1ceb180_0 .net "DATA_IN", 7 0, L_0x1d0d890;  alias, 1 drivers
v0x1ceb240_0 .net "DATA_OUT", 7 0, L_0x1cfe480;  alias, 1 drivers
v0x1ceb350_0 .net "ENABLE_CLK", 0 0, L_0x1cfe600;  1 drivers
L_0x7f7cf47203c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1ceb420_0 .net "LOW", 0 0, L_0x7f7cf47203c0;  1 drivers
v0x1ceb510_0 .net "SYSTEM_CLK", 0 0, v0x1cf06c0_0;  alias, 1 drivers
v0x1ceb600_0 .net "W1", 0 0, L_0x1cfcd70;  1 drivers
S_0x1ce51f0 .scope module, "DFFS" "ta377_bar" 33 28, 34 7 0, S_0x1ce4fa0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "EN_BAR";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 8 "D";
    .port_info 3 /OUTPUT 8 "Q";
L_0x1cfce30 .functor NOT 1, L_0x7f7cf47203c0, C4<0>, C4<0>, C4<0>;
v0x1ce5660_0 .net "CLK", 0 0, L_0x1cfcd70;  alias, 1 drivers
v0x1cea920_0 .net "D", 7 0, L_0x1d0d890;  alias, 1 drivers
v0x1cea9e0_0 .net "EN", 0 0, L_0x1cfce30;  1 drivers
v0x1ceaab0_0 .net "EN_BAR", 0 0, L_0x7f7cf47203c0;  alias, 1 drivers
v0x1ceab80_0 .net "Q", 7 0, L_0x1cfe480;  alias, 1 drivers
L_0x1ce93a0 .part L_0x1d0d890, 0, 1;
L_0x1cfc3d0 .part L_0x1d0d890, 1, 1;
L_0x1cfde90 .part L_0x1d0d890, 2, 1;
L_0x1cfdf80 .part L_0x1d0d890, 3, 1;
L_0x1cfe070 .part L_0x1d0d890, 4, 1;
L_0x1cfe160 .part L_0x1d0d890, 5, 1;
L_0x1cfe250 .part L_0x1d0d890, 6, 1;
L_0x1cfe340 .part L_0x1d0d890, 7, 1;
LS_0x1cfe480_0_0 .concat8 [ 1 1 1 1], v0x1ce5e60_0, v0x1ce65c0_0, v0x1ce6d10_0, v0x1ce7410_0;
LS_0x1cfe480_0_4 .concat8 [ 1 1 1 1], v0x1ce7c30_0, v0x1ce82d0_0, v0x1ce8960_0, v0x1ce9040_0;
L_0x1cfe480 .concat8 [ 4 4 0 0], LS_0x1cfe480_0_0, LS_0x1cfe480_0_4;
S_0x1ce5460 .scope module, "U1" "jeff_74x377" 34 18, 35 6 0, S_0x1ce51f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "en_bar";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "d0";
    .port_info 3 /INPUT 1 "d1";
    .port_info 4 /INPUT 1 "d2";
    .port_info 5 /INPUT 1 "d3";
    .port_info 6 /INPUT 1 "d4";
    .port_info 7 /INPUT 1 "d5";
    .port_info 8 /INPUT 1 "d6";
    .port_info 9 /INPUT 1 "d7";
    .port_info 10 /OUTPUT 1 "q0";
    .port_info 11 /OUTPUT 1 "q1";
    .port_info 12 /OUTPUT 1 "q2";
    .port_info 13 /OUTPUT 1 "q3";
    .port_info 14 /OUTPUT 1 "q4";
    .port_info 15 /OUTPUT 1 "q5";
    .port_info 16 /OUTPUT 1 "q6";
    .port_info 17 /OUTPUT 1 "q7";
L_0x1cfcf50 .functor NOT 1, L_0x7f7cf47203c0, C4<0>, C4<0>, C4<0>;
L_0x1cfcfe0 .functor NOT 1, L_0x1cfd1a0, C4<0>, C4<0>, C4<0>;
L_0x1cfd070 .functor AND 1, L_0x1cfcd70, L_0x1cfcfe0, C4<1>, C4<1>;
L_0x1cfd0e0 .functor NOT 1, L_0x1cfd070, C4<0>, C4<0>, C4<0>;
L_0x1cfd1a0 .functor AND 1, L_0x1cfd0e0, L_0x1cfcf50, C4<1>, C4<1>;
RS_0x7f7cf4780f98 .resolv tri, L_0x1cfd2b0, L_0x1cfd390, L_0x1cfd490, L_0x1cfd590, L_0x1cfd690, L_0x1cfd790, L_0x1cfd890, L_0x1cfd990;
v0x1ce9270_0 .net8 "NOTHING", 0 0, RS_0x7f7cf4780f98;  8 drivers
v0x1ce9440_0 .net *"_ivl_2", 0 0, L_0x1cfcfe0;  1 drivers
v0x1ce94e0_0 .net *"_ivl_6", 0 0, L_0x1cfd0e0;  1 drivers
v0x1ce9580_0 .net "clk", 0 0, L_0x1cfcd70;  alias, 1 drivers
v0x1ce9730_0 .net "d0", 0 0, L_0x1ce93a0;  1 drivers
v0x1ce97d0_0 .net "d1", 0 0, L_0x1cfc3d0;  1 drivers
v0x1ce9870_0 .net "d2", 0 0, L_0x1cfde90;  1 drivers
v0x1ce9910_0 .net "d3", 0 0, L_0x1cfdf80;  1 drivers
v0x1ce99e0_0 .net "d4", 0 0, L_0x1cfe070;  1 drivers
v0x1ce9b40_0 .net "d5", 0 0, L_0x1cfe160;  1 drivers
v0x1ce9c10_0 .net "d6", 0 0, L_0x1cfe250;  1 drivers
v0x1ce9ce0_0 .net "d7", 0 0, L_0x1cfe340;  1 drivers
v0x1ce9db0_0 .net "en", 0 0, L_0x1cfcf50;  1 drivers
v0x1ce9e50_0 .net "en_bar", 0 0, L_0x7f7cf47203c0;  alias, 1 drivers
v0x1ce9ef0_0 .net "feedback", 0 0, L_0x1cfd070;  1 drivers
v0x1ce9f90_0 .net "q0", 0 0, v0x1ce5e60_0;  1 drivers
v0x1cea060_0 .net "q1", 0 0, v0x1ce65c0_0;  1 drivers
v0x1cea210_0 .net "q2", 0 0, v0x1ce6d10_0;  1 drivers
v0x1cea2b0_0 .net "q3", 0 0, v0x1ce7410_0;  1 drivers
v0x1cea350_0 .net "q4", 0 0, v0x1ce7c30_0;  1 drivers
v0x1cea420_0 .net "q5", 0 0, v0x1ce82d0_0;  1 drivers
v0x1cea4f0_0 .net "q6", 0 0, v0x1ce8960_0;  1 drivers
v0x1cea5c0_0 .net "q7", 0 0, v0x1ce9040_0;  1 drivers
v0x1cea690_0 .net "to_en", 0 0, L_0x1cfd1a0;  1 drivers
S_0x1ce58c0 .scope module, "DFF0" "d_flip_flop" 35 42, 36 3 0, S_0x1ce5460;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1cfd990 .functor NOT 1, v0x1ce5e60_0, C4<0>, C4<0>, C4<0>;
v0x1ce5bf0_0 .net "clk", 0 0, L_0x1cfcd70;  alias, 1 drivers
v0x1ce5cd0_0 .net "d", 0 0, L_0x1ce93a0;  alias, 1 drivers
v0x1ce5d90_0 .net "en", 0 0, L_0x1cfd1a0;  alias, 1 drivers
v0x1ce5e60_0 .var "q", 0 0;
v0x1ce5f20_0 .net8 "q_bar", 0 0, RS_0x7f7cf4780f98;  alias, 8 drivers
E_0x1ce5b70 .event posedge, v0x1ce5d90_0, v0x1ce5bf0_0;
S_0x1ce60d0 .scope module, "DFF1" "d_flip_flop" 35 41, 36 3 0, S_0x1ce5460;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1cfd890 .functor NOT 1, v0x1ce65c0_0, C4<0>, C4<0>, C4<0>;
v0x1ce6350_0 .net "clk", 0 0, L_0x1cfcd70;  alias, 1 drivers
v0x1ce6420_0 .net "d", 0 0, L_0x1cfc3d0;  alias, 1 drivers
v0x1ce64c0_0 .net "en", 0 0, L_0x1cfd1a0;  alias, 1 drivers
v0x1ce65c0_0 .var "q", 0 0;
v0x1ce6660_0 .net8 "q_bar", 0 0, RS_0x7f7cf4780f98;  alias, 8 drivers
S_0x1ce67e0 .scope module, "DFF2" "d_flip_flop" 35 40, 36 3 0, S_0x1ce5460;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1cfd790 .functor NOT 1, v0x1ce6d10_0, C4<0>, C4<0>, C4<0>;
v0x1ce6a70_0 .net "clk", 0 0, L_0x1cfcd70;  alias, 1 drivers
v0x1ce6b60_0 .net "d", 0 0, L_0x1cfde90;  alias, 1 drivers
v0x1ce6c20_0 .net "en", 0 0, L_0x1cfd1a0;  alias, 1 drivers
v0x1ce6d10_0 .var "q", 0 0;
v0x1ce6db0_0 .net8 "q_bar", 0 0, RS_0x7f7cf4780f98;  alias, 8 drivers
S_0x1ce6f90 .scope module, "DFF3" "d_flip_flop" 35 39, 36 3 0, S_0x1ce5460;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1cfd690 .functor NOT 1, v0x1ce7410_0, C4<0>, C4<0>, C4<0>;
v0x1ce71f0_0 .net "clk", 0 0, L_0x1cfcd70;  alias, 1 drivers
v0x1ce72b0_0 .net "d", 0 0, L_0x1cfdf80;  alias, 1 drivers
v0x1ce7370_0 .net "en", 0 0, L_0x1cfd1a0;  alias, 1 drivers
v0x1ce7410_0 .var "q", 0 0;
v0x1ce74b0_0 .net8 "q_bar", 0 0, RS_0x7f7cf4780f98;  alias, 8 drivers
S_0x1ce7640 .scope module, "DFF4" "d_flip_flop" 35 38, 36 3 0, S_0x1ce5460;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1cfd590 .functor NOT 1, v0x1ce7c30_0, C4<0>, C4<0>, C4<0>;
v0x1ce78f0_0 .net "clk", 0 0, L_0x1cfcd70;  alias, 1 drivers
v0x1ce7a40_0 .net "d", 0 0, L_0x1cfe070;  alias, 1 drivers
v0x1ce7b00_0 .net "en", 0 0, L_0x1cfd1a0;  alias, 1 drivers
v0x1ce7c30_0 .var "q", 0 0;
v0x1ce7cd0_0 .net8 "q_bar", 0 0, RS_0x7f7cf4780f98;  alias, 8 drivers
S_0x1ce7ea0 .scope module, "DFF5" "d_flip_flop" 35 37, 36 3 0, S_0x1ce5460;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1cfd490 .functor NOT 1, v0x1ce82d0_0, C4<0>, C4<0>, C4<0>;
v0x1ce80b0_0 .net "clk", 0 0, L_0x1cfcd70;  alias, 1 drivers
v0x1ce8170_0 .net "d", 0 0, L_0x1cfe160;  alias, 1 drivers
v0x1ce8230_0 .net "en", 0 0, L_0x1cfd1a0;  alias, 1 drivers
v0x1ce82d0_0 .var "q", 0 0;
v0x1ce8370_0 .net8 "q_bar", 0 0, RS_0x7f7cf4780f98;  alias, 8 drivers
S_0x1ce84b0 .scope module, "DFF6" "d_flip_flop" 35 36, 36 3 0, S_0x1ce5460;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1cfd390 .functor NOT 1, v0x1ce8960_0, C4<0>, C4<0>, C4<0>;
v0x1ce8710_0 .net "clk", 0 0, L_0x1cfcd70;  alias, 1 drivers
v0x1ce87d0_0 .net "d", 0 0, L_0x1cfe250;  alias, 1 drivers
v0x1ce8890_0 .net "en", 0 0, L_0x1cfd1a0;  alias, 1 drivers
v0x1ce8960_0 .var "q", 0 0;
v0x1ce8a00_0 .net8 "q_bar", 0 0, RS_0x7f7cf4780f98;  alias, 8 drivers
S_0x1ce8b90 .scope module, "DFF7" "d_flip_flop" 35 35, 36 3 0, S_0x1ce5460;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1cfd2b0 .functor NOT 1, v0x1ce9040_0, C4<0>, C4<0>, C4<0>;
v0x1ce8df0_0 .net "clk", 0 0, L_0x1cfcd70;  alias, 1 drivers
v0x1ce8eb0_0 .net "d", 0 0, L_0x1cfe340;  alias, 1 drivers
v0x1ce8f70_0 .net "en", 0 0, L_0x1cfd1a0;  alias, 1 drivers
v0x1ce9040_0 .var "q", 0 0;
v0x1ce90e0_0 .net8 "q_bar", 0 0, RS_0x7f7cf4780f98;  alias, 8 drivers
S_0x1ceacb0 .scope module, "OR1" "or2" 33 21, 37 2 0, S_0x1ce4fa0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1cfcd70 .functor OR 1, v0x1cf06c0_0, L_0x1cfe600, C4<0>, C4<0>;
v0x1ceaf00_0 .net "a", 0 0, v0x1cf06c0_0;  alias, 1 drivers
v0x1ceafc0_0 .net "b", 0 0, L_0x1cfe600;  alias, 1 drivers
v0x1ceb080_0 .net "y", 0 0, L_0x1cfcd70;  alias, 1 drivers
S_0x1ceb6e0 .scope module, "ZP_BIT1" "zp_bit" 19 112, 38 6 0, S_0x1be25d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "F8";
    .port_info 1 /OUTPUT 1 "ZP_BAR";
v0x1ced7e0_0 .net "F8", 7 0, L_0x1cccbf0;  alias, 1 drivers
v0x1ced910_0 .net "W", 4 0, L_0x1d10660;  1 drivers
v0x1ced9f0_0 .net "ZP_BAR", 0 0, L_0x1d0fbd0;  1 drivers
o0x7f7cf47827c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x1ceda90_0 name=_ivl_34
L_0x1cfdd90 .part L_0x1cccbf0, 0, 1;
L_0x1d0f200 .part L_0x1cccbf0, 1, 1;
L_0x1d0f2a0 .part L_0x1cccbf0, 2, 1;
L_0x1d0f450 .part L_0x1cccbf0, 3, 1;
L_0x1d0f560 .part L_0x1cccbf0, 4, 1;
L_0x1d0f650 .part L_0x1cccbf0, 5, 1;
L_0x1d0f7b0 .part L_0x1cccbf0, 6, 1;
L_0x1d0f8a0 .part L_0x1cccbf0, 7, 1;
L_0x1d0fce0 .part L_0x1d10660, 0, 1;
L_0x1d0fdd0 .part L_0x1d10660, 1, 1;
L_0x1d0ff70 .part L_0x1d10660, 2, 1;
L_0x1d10010 .part L_0x1d10660, 3, 1;
LS_0x1d10660_0_0 .concat [ 1 1 1 1], L_0x1cfdd20, L_0x1d02430, L_0x1d0f4f0, L_0x1d0f740;
LS_0x1d10660_0_4 .concat [ 1 0 0 0], o0x7f7cf47827c8;
L_0x1d10660 .concat [ 4 1 0 0], LS_0x1d10660_0_0, LS_0x1d10660_0_4;
S_0x1ceb9b0 .scope module, "U1" "nor2" 38 14, 39 2 0, S_0x1ceb6e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1cfdd20 .functor NOR 1, L_0x1cfdd90, L_0x1d0f200, C4<0>, C4<0>;
v0x1cebbd0_0 .net "a", 0 0, L_0x1cfdd90;  1 drivers
v0x1cebcb0_0 .net "b", 0 0, L_0x1d0f200;  1 drivers
v0x1cebd70_0 .net "y", 0 0, L_0x1cfdd20;  1 drivers
S_0x1cebe90 .scope module, "U2" "nor2" 38 20, 39 2 0, S_0x1ceb6e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1d02430 .functor NOR 1, L_0x1d0f2a0, L_0x1d0f450, C4<0>, C4<0>;
v0x1cec0c0_0 .net "a", 0 0, L_0x1d0f2a0;  1 drivers
v0x1cec1a0_0 .net "b", 0 0, L_0x1d0f450;  1 drivers
v0x1cec260_0 .net "y", 0 0, L_0x1d02430;  1 drivers
S_0x1cec380 .scope module, "U3" "nor2" 38 26, 39 2 0, S_0x1ceb6e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1d0f4f0 .functor NOR 1, L_0x1d0f560, L_0x1d0f650, C4<0>, C4<0>;
v0x1cec5e0_0 .net "a", 0 0, L_0x1d0f560;  1 drivers
v0x1cec6a0_0 .net "b", 0 0, L_0x1d0f650;  1 drivers
v0x1cec760_0 .net "y", 0 0, L_0x1d0f4f0;  1 drivers
S_0x1cec8b0 .scope module, "U4" "nor2" 38 32, 39 2 0, S_0x1ceb6e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1d0f740 .functor NOR 1, L_0x1d0f7b0, L_0x1d0f8a0, C4<0>, C4<0>;
v0x1cecae0_0 .net "a", 0 0, L_0x1d0f7b0;  1 drivers
v0x1cecbc0_0 .net "b", 0 0, L_0x1d0f8a0;  1 drivers
v0x1cecc80_0 .net "y", 0 0, L_0x1d0f740;  1 drivers
S_0x1cecdd0 .scope module, "U5" "nand4" 38 39, 17 2 0, S_0x1ceb6e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "y";
L_0x1d0f9e0 .functor AND 1, L_0x1d0fce0, L_0x1d0fdd0, C4<1>, C4<1>;
L_0x1d0fa50 .functor AND 1, L_0x1d0f9e0, L_0x1d0ff70, C4<1>, C4<1>;
L_0x1d0fb10 .functor AND 1, L_0x1d0fa50, L_0x1d10010, C4<1>, C4<1>;
L_0x1d0fbd0 .functor NOT 1, L_0x1d0fb10, C4<0>, C4<0>, C4<0>;
v0x1ced080_0 .net *"_ivl_0", 0 0, L_0x1d0f9e0;  1 drivers
v0x1ced160_0 .net *"_ivl_2", 0 0, L_0x1d0fa50;  1 drivers
v0x1ced240_0 .net *"_ivl_4", 0 0, L_0x1d0fb10;  1 drivers
v0x1ced330_0 .net "a", 0 0, L_0x1d0fce0;  1 drivers
v0x1ced3f0_0 .net "b", 0 0, L_0x1d0fdd0;  1 drivers
v0x1ced500_0 .net "c", 0 0, L_0x1d0ff70;  1 drivers
v0x1ced5c0_0 .net "d", 0 0, L_0x1d10010;  1 drivers
v0x1ced680_0 .net "y", 0 0, L_0x1d0fbd0;  alias, 1 drivers
    .scope S_0x1c2be20;
T_0 ;
    %wait E_0x1c21b90;
    %load/vec4 v0x1c34520_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c139d0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x1c2c2d0_0;
    %load/vec4 v0x1c13930_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %jmp T_0.6;
T_0.2 ;
    %load/vec4 v0x1c139d0_0;
    %assign/vec4 v0x1c139d0_0, 0;
    %jmp T_0.6;
T_0.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c139d0_0, 0;
    %jmp T_0.6;
T_0.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1c139d0_0, 0;
    %jmp T_0.6;
T_0.5 ;
    %load/vec4 v0x1c139d0_0;
    %inv;
    %assign/vec4 v0x1c139d0_0, 0;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x1c36d40;
T_1 ;
    %wait E_0x1c21b90;
    %load/vec4 v0x1c8c8a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c6acf0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x1c8c4a0_0;
    %load/vec4 v0x1c8c540_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %jmp T_1.6;
T_1.2 ;
    %load/vec4 v0x1c6acf0_0;
    %assign/vec4 v0x1c6acf0_0, 0;
    %jmp T_1.6;
T_1.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c6acf0_0, 0;
    %jmp T_1.6;
T_1.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1c6acf0_0, 0;
    %jmp T_1.6;
T_1.5 ;
    %load/vec4 v0x1c6acf0_0;
    %inv;
    %assign/vec4 v0x1c6acf0_0, 0;
    %jmp T_1.6;
T_1.6 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x1ca0170;
T_2 ;
    %wait E_0x1c21b90;
    %load/vec4 v0x1c9c5e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c9bd90_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x1c9d5f0_0;
    %load/vec4 v0x1c9e600_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %jmp T_2.6;
T_2.2 ;
    %load/vec4 v0x1c9bd90_0;
    %assign/vec4 v0x1c9bd90_0, 0;
    %jmp T_2.6;
T_2.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c9bd90_0, 0;
    %jmp T_2.6;
T_2.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1c9bd90_0, 0;
    %jmp T_2.6;
T_2.5 ;
    %load/vec4 v0x1c9bd90_0;
    %inv;
    %assign/vec4 v0x1c9bd90_0, 0;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1c12fb0;
T_3 ;
    %wait E_0x1c21b90;
    %load/vec4 v0x1c1faa0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c314f0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x1c1f630_0;
    %load/vec4 v0x1c2a120_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %jmp T_3.6;
T_3.2 ;
    %load/vec4 v0x1c314f0_0;
    %assign/vec4 v0x1c314f0_0, 0;
    %jmp T_3.6;
T_3.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c314f0_0, 0;
    %jmp T_3.6;
T_3.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1c314f0_0, 0;
    %jmp T_3.6;
T_3.5 ;
    %load/vec4 v0x1c314f0_0;
    %inv;
    %assign/vec4 v0x1c314f0_0, 0;
    %jmp T_3.6;
T_3.6 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x1c86dc0;
T_4 ;
    %wait E_0x1c21b90;
    %load/vec4 v0x1c85ec0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c84640_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x1bf59b0_0;
    %load/vec4 v0x1bf56a0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %jmp T_4.6;
T_4.2 ;
    %load/vec4 v0x1c84640_0;
    %assign/vec4 v0x1c84640_0, 0;
    %jmp T_4.6;
T_4.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c84640_0, 0;
    %jmp T_4.6;
T_4.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1c84640_0, 0;
    %jmp T_4.6;
T_4.5 ;
    %load/vec4 v0x1c84640_0;
    %inv;
    %assign/vec4 v0x1c84640_0, 0;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1c7c400;
T_5 ;
    %wait E_0x1c21b90;
    %load/vec4 v0x1be3a70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c7f0a0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x1c0ce00_0;
    %load/vec4 v0x1c0ced0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %jmp T_5.6;
T_5.2 ;
    %load/vec4 v0x1c7f0a0_0;
    %assign/vec4 v0x1c7f0a0_0, 0;
    %jmp T_5.6;
T_5.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c7f0a0_0, 0;
    %jmp T_5.6;
T_5.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1c7f0a0_0, 0;
    %jmp T_5.6;
T_5.5 ;
    %load/vec4 v0x1c7f0a0_0;
    %inv;
    %assign/vec4 v0x1c7f0a0_0, 0;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1c8fde0;
T_6 ;
    %wait E_0x1c21b90;
    %load/vec4 v0x1c1dc90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c46ae0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x1c6a8a0_0;
    %load/vec4 v0x1c6a940_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %jmp T_6.6;
T_6.2 ;
    %load/vec4 v0x1c46ae0_0;
    %assign/vec4 v0x1c46ae0_0, 0;
    %jmp T_6.6;
T_6.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c46ae0_0, 0;
    %jmp T_6.6;
T_6.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1c46ae0_0, 0;
    %jmp T_6.6;
T_6.5 ;
    %load/vec4 v0x1c46ae0_0;
    %inv;
    %assign/vec4 v0x1c46ae0_0, 0;
    %jmp T_6.6;
T_6.6 ;
    %pop/vec4 1;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x1c1df00;
T_7 ;
    %wait E_0x1c21b90;
    %load/vec4 v0x1c40220_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c3fb60_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x1c3fe70_0;
    %load/vec4 v0x1c3ff10_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %jmp T_7.6;
T_7.2 ;
    %load/vec4 v0x1c3fb60_0;
    %assign/vec4 v0x1c3fb60_0, 0;
    %jmp T_7.6;
T_7.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c3fb60_0, 0;
    %jmp T_7.6;
T_7.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1c3fb60_0, 0;
    %jmp T_7.6;
T_7.5 ;
    %load/vec4 v0x1c3fb60_0;
    %inv;
    %assign/vec4 v0x1c3fb60_0, 0;
    %jmp T_7.6;
T_7.6 ;
    %pop/vec4 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x1beb620;
T_8 ;
    %wait E_0x1bfccc0;
    %load/vec4 v0x1beea40_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1bee250_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x1beeae0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %jmp T_8.4;
T_8.2 ;
    %load/vec4 v0x1beae30_0;
    %assign/vec4 v0x1bee250_0, 0;
    %jmp T_8.4;
T_8.3 ;
    %load/vec4 v0x1beaf30_0;
    %assign/vec4 v0x1bee250_0, 0;
    %jmp T_8.4;
T_8.4 ;
    %pop/vec4 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x1bf1da0;
T_9 ;
    %wait E_0x1beeb80;
    %load/vec4 v0x1ca1fd0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1c9d060_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x1ca2070_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %jmp T_9.4;
T_9.2 ;
    %load/vec4 v0x1bf15b0_0;
    %assign/vec4 v0x1c9d060_0, 0;
    %jmp T_9.4;
T_9.3 ;
    %load/vec4 v0x1bf1690_0;
    %assign/vec4 v0x1c9d060_0, 0;
    %jmp T_9.4;
T_9.4 ;
    %pop/vec4 1;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x1c9dc80;
T_10 ;
    %wait E_0x1c2af80;
    %load/vec4 v0x1c3e7d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1c3e3c0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x1c3e300_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %jmp T_10.4;
T_10.2 ;
    %load/vec4 v0x1c9f180_0;
    %assign/vec4 v0x1c3e3c0_0, 0;
    %jmp T_10.4;
T_10.3 ;
    %load/vec4 v0x1c3e6f0_0;
    %assign/vec4 v0x1c3e3c0_0, 0;
    %jmp T_10.4;
T_10.4 ;
    %pop/vec4 1;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x1c8c010;
T_11 ;
    %wait E_0x1c64e20;
    %load/vec4 v0x1c937d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x1c89ab0_0;
    %load/vec4 v0x1c89670_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1c89230_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %jmp T_11.10;
T_11.2 ;
    %load/vec4 v0x1c89ef0_0;
    %assign/vec4 v0x1c90750_0, 0;
    %jmp T_11.10;
T_11.3 ;
    %load/vec4 v0x1c8a330_0;
    %assign/vec4 v0x1c90750_0, 0;
    %jmp T_11.10;
T_11.4 ;
    %load/vec4 v0x1c78460_0;
    %assign/vec4 v0x1c90750_0, 0;
    %jmp T_11.10;
T_11.5 ;
    %load/vec4 v0x1c8d8e0_0;
    %assign/vec4 v0x1c90750_0, 0;
    %jmp T_11.10;
T_11.6 ;
    %load/vec4 v0x1c971f0_0;
    %assign/vec4 v0x1c90750_0, 0;
    %jmp T_11.10;
T_11.7 ;
    %load/vec4 v0x1c96650_0;
    %assign/vec4 v0x1c90750_0, 0;
    %jmp T_11.10;
T_11.8 ;
    %load/vec4 v0x1c94f10_0;
    %assign/vec4 v0x1c90750_0, 0;
    %jmp T_11.10;
T_11.9 ;
    %load/vec4 v0x1c94370_0;
    %assign/vec4 v0x1c90750_0, 0;
    %jmp T_11.10;
T_11.10 ;
    %pop/vec4 1;
    %jmp T_11.1;
T_11.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1c90750_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x1cd5570;
T_12 ;
    %wait E_0x1cd2550;
    %load/vec4 v0x1cd5950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x1cd5890_0;
    %assign/vec4 v0x1cd5a20_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x1cd5a20_0;
    %assign/vec4 v0x1cd5a20_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x1cd4e90;
T_13 ;
    %wait E_0x1cd2550;
    %load/vec4 v0x1cd5270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x1cd51b0_0;
    %assign/vec4 v0x1cd5340_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x1cd5340_0;
    %assign/vec4 v0x1cd5340_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x1cd4880;
T_14 ;
    %wait E_0x1cd2550;
    %load/vec4 v0x1cd4c10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x1cd4b50_0;
    %assign/vec4 v0x1cd4cb0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x1cd4cb0_0;
    %assign/vec4 v0x1cd4cb0_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x1cd4020;
T_15 ;
    %wait E_0x1cd2550;
    %load/vec4 v0x1cd44e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x1cd4420_0;
    %assign/vec4 v0x1cd4610_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x1cd4610_0;
    %assign/vec4 v0x1cd4610_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x1cd3970;
T_16 ;
    %wait E_0x1cd2550;
    %load/vec4 v0x1cd3d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x1cd3c90_0;
    %assign/vec4 v0x1cd3df0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x1cd3df0_0;
    %assign/vec4 v0x1cd3df0_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x1cd31c0;
T_17 ;
    %wait E_0x1cd2550;
    %load/vec4 v0x1cd3600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x1cd3540_0;
    %assign/vec4 v0x1cd36f0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x1cd36f0_0;
    %assign/vec4 v0x1cd36f0_0, 0;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x1cd2ab0;
T_18 ;
    %wait E_0x1cd2550;
    %load/vec4 v0x1cd2ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0x1cd2e00_0;
    %assign/vec4 v0x1cd2fa0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x1cd2fa0_0;
    %assign/vec4 v0x1cd2fa0_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x1cd22a0;
T_19 ;
    %wait E_0x1cd2550;
    %load/vec4 v0x1cd2770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0x1cd26b0_0;
    %assign/vec4 v0x1cd2840_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x1cd2840_0;
    %assign/vec4 v0x1cd2840_0, 0;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x1cdbcd0;
T_20 ;
    %wait E_0x1cd8cb0;
    %load/vec4 v0x1cdc0b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0x1cdbff0_0;
    %assign/vec4 v0x1cdc180_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x1cdc180_0;
    %assign/vec4 v0x1cdc180_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x1cdb5f0;
T_21 ;
    %wait E_0x1cd8cb0;
    %load/vec4 v0x1cdb9d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v0x1cdb910_0;
    %assign/vec4 v0x1cdbaa0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x1cdbaa0_0;
    %assign/vec4 v0x1cdbaa0_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x1cdafe0;
T_22 ;
    %wait E_0x1cd8cb0;
    %load/vec4 v0x1cdb370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v0x1cdb2b0_0;
    %assign/vec4 v0x1cdb410_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x1cdb410_0;
    %assign/vec4 v0x1cdb410_0, 0;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x1cda780;
T_23 ;
    %wait E_0x1cd8cb0;
    %load/vec4 v0x1cdac40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0x1cdab80_0;
    %assign/vec4 v0x1cdad70_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x1cdad70_0;
    %assign/vec4 v0x1cdad70_0, 0;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x1cda0d0;
T_24 ;
    %wait E_0x1cd8cb0;
    %load/vec4 v0x1cda4b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %load/vec4 v0x1cda3f0_0;
    %assign/vec4 v0x1cda550_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x1cda550_0;
    %assign/vec4 v0x1cda550_0, 0;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x1cd9920;
T_25 ;
    %wait E_0x1cd8cb0;
    %load/vec4 v0x1cd9d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v0x1cd9ca0_0;
    %assign/vec4 v0x1cd9e50_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x1cd9e50_0;
    %assign/vec4 v0x1cd9e50_0, 0;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x1cd9210;
T_26 ;
    %wait E_0x1cd8cb0;
    %load/vec4 v0x1cd9600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %load/vec4 v0x1cd9560_0;
    %assign/vec4 v0x1cd9700_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x1cd9700_0;
    %assign/vec4 v0x1cd9700_0, 0;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x1cd8a00;
T_27 ;
    %wait E_0x1cd8cb0;
    %load/vec4 v0x1cd8ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %load/vec4 v0x1cd8e10_0;
    %assign/vec4 v0x1cd8fa0_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x1cd8fa0_0;
    %assign/vec4 v0x1cd8fa0_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x1ce2410;
T_28 ;
    %wait E_0x1cdf3f0;
    %load/vec4 v0x1ce27f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %load/vec4 v0x1ce2730_0;
    %assign/vec4 v0x1ce28c0_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x1ce28c0_0;
    %assign/vec4 v0x1ce28c0_0, 0;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x1ce1d30;
T_29 ;
    %wait E_0x1cdf3f0;
    %load/vec4 v0x1ce2110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %load/vec4 v0x1ce2050_0;
    %assign/vec4 v0x1ce21e0_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x1ce21e0_0;
    %assign/vec4 v0x1ce21e0_0, 0;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x1ce1720;
T_30 ;
    %wait E_0x1cdf3f0;
    %load/vec4 v0x1ce1ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %load/vec4 v0x1ce19f0_0;
    %assign/vec4 v0x1ce1b50_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x1ce1b50_0;
    %assign/vec4 v0x1ce1b50_0, 0;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x1ce0ec0;
T_31 ;
    %wait E_0x1cdf3f0;
    %load/vec4 v0x1ce1380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %load/vec4 v0x1ce12c0_0;
    %assign/vec4 v0x1ce14b0_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x1ce14b0_0;
    %assign/vec4 v0x1ce14b0_0, 0;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x1ce0810;
T_32 ;
    %wait E_0x1cdf3f0;
    %load/vec4 v0x1ce0bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %load/vec4 v0x1ce0b30_0;
    %assign/vec4 v0x1ce0c90_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x1ce0c90_0;
    %assign/vec4 v0x1ce0c90_0, 0;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x1ce0060;
T_33 ;
    %wait E_0x1cdf3f0;
    %load/vec4 v0x1ce04a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %load/vec4 v0x1ce03e0_0;
    %assign/vec4 v0x1ce0590_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x1ce0590_0;
    %assign/vec4 v0x1ce0590_0, 0;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x1cdf950;
T_34 ;
    %wait E_0x1cdf3f0;
    %load/vec4 v0x1cdfd40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %load/vec4 v0x1cdfca0_0;
    %assign/vec4 v0x1cdfe40_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x1cdfe40_0;
    %assign/vec4 v0x1cdfe40_0, 0;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x1cdf140;
T_35 ;
    %wait E_0x1cdf3f0;
    %load/vec4 v0x1cdf610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %load/vec4 v0x1cdf550_0;
    %assign/vec4 v0x1cdf6e0_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0x1cdf6e0_0;
    %assign/vec4 v0x1cdf6e0_0, 0;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x1ce8b90;
T_36 ;
    %wait E_0x1ce5b70;
    %load/vec4 v0x1ce8f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %load/vec4 v0x1ce8eb0_0;
    %assign/vec4 v0x1ce9040_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0x1ce9040_0;
    %assign/vec4 v0x1ce9040_0, 0;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x1ce84b0;
T_37 ;
    %wait E_0x1ce5b70;
    %load/vec4 v0x1ce8890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %load/vec4 v0x1ce87d0_0;
    %assign/vec4 v0x1ce8960_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x1ce8960_0;
    %assign/vec4 v0x1ce8960_0, 0;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x1ce7ea0;
T_38 ;
    %wait E_0x1ce5b70;
    %load/vec4 v0x1ce8230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %load/vec4 v0x1ce8170_0;
    %assign/vec4 v0x1ce82d0_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0x1ce82d0_0;
    %assign/vec4 v0x1ce82d0_0, 0;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x1ce7640;
T_39 ;
    %wait E_0x1ce5b70;
    %load/vec4 v0x1ce7b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %load/vec4 v0x1ce7a40_0;
    %assign/vec4 v0x1ce7c30_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0x1ce7c30_0;
    %assign/vec4 v0x1ce7c30_0, 0;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x1ce6f90;
T_40 ;
    %wait E_0x1ce5b70;
    %load/vec4 v0x1ce7370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %load/vec4 v0x1ce72b0_0;
    %assign/vec4 v0x1ce7410_0, 0;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v0x1ce7410_0;
    %assign/vec4 v0x1ce7410_0, 0;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0x1ce67e0;
T_41 ;
    %wait E_0x1ce5b70;
    %load/vec4 v0x1ce6c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %load/vec4 v0x1ce6b60_0;
    %assign/vec4 v0x1ce6d10_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0x1ce6d10_0;
    %assign/vec4 v0x1ce6d10_0, 0;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0x1ce60d0;
T_42 ;
    %wait E_0x1ce5b70;
    %load/vec4 v0x1ce64c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %load/vec4 v0x1ce6420_0;
    %assign/vec4 v0x1ce65c0_0, 0;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v0x1ce65c0_0;
    %assign/vec4 v0x1ce65c0_0, 0;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0x1ce58c0;
T_43 ;
    %wait E_0x1ce5b70;
    %load/vec4 v0x1ce5d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %load/vec4 v0x1ce5cd0_0;
    %assign/vec4 v0x1ce5e60_0, 0;
    %jmp T_43.1;
T_43.0 ;
    %load/vec4 v0x1ce5e60_0;
    %assign/vec4 v0x1ce5e60_0, 0;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0x1cceae0;
T_44 ;
    %wait E_0x1bed450;
    %load/vec4 v0x1ccefa0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1ccf130_0, 0;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v0x1ccf070_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_44.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_44.3, 6;
    %jmp T_44.4;
T_44.2 ;
    %load/vec4 v0x1ccedc0_0;
    %assign/vec4 v0x1ccf130_0, 0;
    %jmp T_44.4;
T_44.3 ;
    %load/vec4 v0x1cceec0_0;
    %assign/vec4 v0x1ccf130_0, 0;
    %jmp T_44.4;
T_44.4 ;
    %pop/vec4 1;
T_44.1 ;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0x1ccf300;
T_45 ;
    %wait E_0x1cbfe60;
    %load/vec4 v0x1ccf790_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1ccf960_0, 0;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0x1ccf890_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_45.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_45.3, 6;
    %jmp T_45.4;
T_45.2 ;
    %load/vec4 v0x1ccf5b0_0;
    %assign/vec4 v0x1ccf960_0, 0;
    %jmp T_45.4;
T_45.3 ;
    %load/vec4 v0x1ccf6b0_0;
    %assign/vec4 v0x1ccf960_0, 0;
    %jmp T_45.4;
T_45.4 ;
    %pop/vec4 1;
T_45.1 ;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0x1cd0320;
T_46 ;
    %wait E_0x1cd05a0;
    %load/vec4 v0x1cd0810_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1cd09a0_0, 0;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v0x1cd08e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_46.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_46.3, 6;
    %jmp T_46.4;
T_46.2 ;
    %load/vec4 v0x1cd0630_0;
    %assign/vec4 v0x1cd09a0_0, 0;
    %jmp T_46.4;
T_46.3 ;
    %load/vec4 v0x1cd0730_0;
    %assign/vec4 v0x1cd09a0_0, 0;
    %jmp T_46.4;
T_46.4 ;
    %pop/vec4 1;
T_46.1 ;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0x1cd0b70;
T_47 ;
    %wait E_0x1cd0df0;
    %load/vec4 v0x1cd1040_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1cd1210_0, 0;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v0x1cd1140_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_47.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_47.3, 6;
    %jmp T_47.4;
T_47.2 ;
    %load/vec4 v0x1cd0e60_0;
    %assign/vec4 v0x1cd1210_0, 0;
    %jmp T_47.4;
T_47.3 ;
    %load/vec4 v0x1cd0f60_0;
    %assign/vec4 v0x1cd1210_0, 0;
    %jmp T_47.4;
T_47.4 ;
    %pop/vec4 1;
T_47.1 ;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0x1ccbd00;
T_48 ;
    %wait E_0x1c20fa0;
    %load/vec4 v0x1ccc0e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %load/vec4 v0x1ccc020_0;
    %assign/vec4 v0x1ccc1b0_0, 0;
    %jmp T_48.1;
T_48.0 ;
    %load/vec4 v0x1ccc1b0_0;
    %assign/vec4 v0x1ccc1b0_0, 0;
T_48.1 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0x1ccb620;
T_49 ;
    %wait E_0x1c20fa0;
    %load/vec4 v0x1ccba00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %load/vec4 v0x1ccb940_0;
    %assign/vec4 v0x1ccbad0_0, 0;
    %jmp T_49.1;
T_49.0 ;
    %load/vec4 v0x1ccbad0_0;
    %assign/vec4 v0x1ccbad0_0, 0;
T_49.1 ;
    %jmp T_49;
    .thread T_49;
    .scope S_0x1ccb010;
T_50 ;
    %wait E_0x1c20fa0;
    %load/vec4 v0x1ccb3a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %load/vec4 v0x1ccb2e0_0;
    %assign/vec4 v0x1ccb440_0, 0;
    %jmp T_50.1;
T_50.0 ;
    %load/vec4 v0x1ccb440_0;
    %assign/vec4 v0x1ccb440_0, 0;
T_50.1 ;
    %jmp T_50;
    .thread T_50;
    .scope S_0x1cca7b0;
T_51 ;
    %wait E_0x1c20fa0;
    %load/vec4 v0x1ccac70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %load/vec4 v0x1ccabb0_0;
    %assign/vec4 v0x1ccada0_0, 0;
    %jmp T_51.1;
T_51.0 ;
    %load/vec4 v0x1ccada0_0;
    %assign/vec4 v0x1ccada0_0, 0;
T_51.1 ;
    %jmp T_51;
    .thread T_51;
    .scope S_0x1cca100;
T_52 ;
    %wait E_0x1c20fa0;
    %load/vec4 v0x1cca4e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %load/vec4 v0x1cca420_0;
    %assign/vec4 v0x1cca580_0, 0;
    %jmp T_52.1;
T_52.0 ;
    %load/vec4 v0x1cca580_0;
    %assign/vec4 v0x1cca580_0, 0;
T_52.1 ;
    %jmp T_52;
    .thread T_52;
    .scope S_0x1cc99a0;
T_53 ;
    %wait E_0x1c20fa0;
    %load/vec4 v0x1cc9d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %load/vec4 v0x1cc9cd0_0;
    %assign/vec4 v0x1cc9e80_0, 0;
    %jmp T_53.1;
T_53.0 ;
    %load/vec4 v0x1cc9e80_0;
    %assign/vec4 v0x1cc9e80_0, 0;
T_53.1 ;
    %jmp T_53;
    .thread T_53;
    .scope S_0x1cc93c0;
T_54 ;
    %wait E_0x1c20fa0;
    %load/vec4 v0x1cc9730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %load/vec4 v0x1cc9690_0;
    %assign/vec4 v0x1cc97d0_0, 0;
    %jmp T_54.1;
T_54.0 ;
    %load/vec4 v0x1cc97d0_0;
    %assign/vec4 v0x1cc97d0_0, 0;
T_54.1 ;
    %jmp T_54;
    .thread T_54;
    .scope S_0x1cc8cf0;
T_55 ;
    %wait E_0x1c20fa0;
    %load/vec4 v0x1cc9100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %load/vec4 v0x1cc9040_0;
    %assign/vec4 v0x1cc91a0_0, 0;
    %jmp T_55.1;
T_55.0 ;
    %load/vec4 v0x1cc91a0_0;
    %assign/vec4 v0x1cc91a0_0, 0;
T_55.1 ;
    %jmp T_55;
    .thread T_55;
    .scope S_0x1c35420;
T_56 ;
    %wait E_0x1c9ca60;
    %load/vec4 v0x1c8abb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_56.0, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_56.1, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_56.2, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 8;
    %cmp/u;
    %jmp/1 T_56.3, 6;
    %dup/vec4;
    %pushi/vec4 64, 0, 8;
    %cmp/u;
    %jmp/1 T_56.4, 6;
    %dup/vec4;
    %pushi/vec4 80, 0, 8;
    %cmp/u;
    %jmp/1 T_56.5, 6;
    %dup/vec4;
    %pushi/vec4 96, 0, 8;
    %cmp/u;
    %jmp/1 T_56.6, 6;
    %dup/vec4;
    %pushi/vec4 112, 0, 8;
    %cmp/u;
    %jmp/1 T_56.7, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 8;
    %cmp/u;
    %jmp/1 T_56.8, 6;
    %dup/vec4;
    %pushi/vec4 144, 0, 8;
    %cmp/u;
    %jmp/1 T_56.9, 6;
    %dup/vec4;
    %pushi/vec4 160, 0, 8;
    %cmp/u;
    %jmp/1 T_56.10, 6;
    %dup/vec4;
    %pushi/vec4 176, 0, 8;
    %cmp/u;
    %jmp/1 T_56.11, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 8;
    %cmp/u;
    %jmp/1 T_56.12, 6;
    %dup/vec4;
    %pushi/vec4 208, 0, 8;
    %cmp/u;
    %jmp/1 T_56.13, 6;
    %dup/vec4;
    %pushi/vec4 224, 0, 8;
    %cmp/u;
    %jmp/1 T_56.14, 6;
    %dup/vec4;
    %pushi/vec4 240, 0, 8;
    %cmp/u;
    %jmp/1 T_56.15, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1c66b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c64900_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1c64d40_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1c65180_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1c250e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c644c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1c66280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c640b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c666c0_0, 0;
    %jmp T_56.17;
T_56.0 ;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x1c66b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c64900_0, 0;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x1c64d40_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x1c65180_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x1c250e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1c644c0_0, 0;
    %pushi/vec4 15, 0, 5;
    %assign/vec4 v0x1c66280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c640b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c666c0_0, 0;
    %jmp T_56.17;
T_56.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1c66b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c64900_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1c64d40_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1c65180_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1c250e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c644c0_0, 0;
    %pushi/vec4 11, 0, 5;
    %assign/vec4 v0x1c66280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c640b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c666c0_0, 0;
    %jmp T_56.17;
T_56.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1c66b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c64900_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1c64d40_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1c65180_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1c250e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c644c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1c66280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c640b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c666c0_0, 0;
    %jmp T_56.17;
T_56.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1c66b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c64900_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1c64d40_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1c65180_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1c250e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c644c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1c66280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c640b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c666c0_0, 0;
    %jmp T_56.17;
T_56.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1c66b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c64900_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1c64d40_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1c65180_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1c250e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c644c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1c66280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c640b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c666c0_0, 0;
    %jmp T_56.17;
T_56.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1c66b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c64900_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1c64d40_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1c65180_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1c250e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c644c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1c66280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c640b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c666c0_0, 0;
    %jmp T_56.17;
T_56.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1c66b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c64900_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1c64d40_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1c65180_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1c250e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c644c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1c66280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c640b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c666c0_0, 0;
    %jmp T_56.17;
T_56.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1c66b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c64900_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1c64d40_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1c65180_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1c250e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c644c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1c66280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c640b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c666c0_0, 0;
    %jmp T_56.17;
T_56.8 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1c66b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c64900_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1c64d40_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1c65180_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1c250e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c644c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1c66280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c640b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c666c0_0, 0;
    %jmp T_56.17;
T_56.9 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1c66b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c64900_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1c64d40_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1c65180_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1c250e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c644c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1c66280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c640b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c666c0_0, 0;
    %jmp T_56.17;
T_56.10 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1c66b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c64900_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1c64d40_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1c65180_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1c250e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c644c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1c66280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c640b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c666c0_0, 0;
    %jmp T_56.17;
T_56.11 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1c66b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c64900_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1c64d40_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1c65180_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1c250e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c644c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1c66280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c640b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c666c0_0, 0;
    %jmp T_56.17;
T_56.12 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1c66b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c64900_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1c64d40_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1c65180_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1c250e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c644c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1c66280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c640b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c666c0_0, 0;
    %jmp T_56.17;
T_56.13 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1c66b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c64900_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1c64d40_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1c65180_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1c250e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c644c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1c66280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c640b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c666c0_0, 0;
    %jmp T_56.17;
T_56.14 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1c66b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c64900_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1c64d40_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1c65180_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1c250e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c644c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1c66280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c640b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c666c0_0, 0;
    %jmp T_56.17;
T_56.15 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1c66b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c64900_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1c64d40_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1c65180_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1c250e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c644c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1c66280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c640b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c666c0_0, 0;
    %jmp T_56.17;
T_56.17 ;
    %pop/vec4 1;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0x1c13690;
T_57 ;
    %vpi_call 2 41 "$dumpfile", "programable-8-bit-microprocessor-tb.vcd" {0 0 0};
    %vpi_call 2 42 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x1c13690 {0 0 0};
    %end;
    .thread T_57;
    .scope S_0x1c13690;
T_58 ;
    %delay 10, 0;
    %load/vec4 v0x1cf06c0_0;
    %inv;
    %store/vec4 v0x1cf06c0_0, 0, 1;
    %jmp T_58;
    .thread T_58;
    .scope S_0x1c13690;
T_59 ;
    %vpi_call 2 52 "$display", "test start" {0 0 0};
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x1cf04d0_0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1cefd90_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1ceff00_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cf00f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1cf0590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cf0220_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cf06c0_0, 0, 1;
    %delay 15, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cf0590_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1cf0590_0, 0, 1;
    %delay 40, 0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x1cf04d0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1cf00f0_0, 0, 1;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0x1cefd90_0, 0, 8;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x1ceff00_0, 0, 8;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cf00f0_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x1cf04d0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1cf00f0_0, 0, 1;
    %pushi/vec4 7, 0, 8;
    %store/vec4 v0x1cefd90_0, 0, 8;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x1ceff00_0, 0, 8;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cf00f0_0, 0, 1;
    %delay 100, 0;
    %delay 20, 0;
    %vpi_call 2 89 "$display", "test complete" {0 0 0};
    %vpi_call 2 90 "$finish" {0 0 0};
    %end;
    .thread T_59;
# The file index is used to find the file name in the following table.
:file_names 40;
    "N/A";
    "<interactive>";
    "programable-8-bit-microprocessor-tb.v";
    "./control-store/control-store.v";
    "./programable-8-bit-microprocessor.v";
    "./control/control.v";
    "./core-parts/ta151-bar.v";
    "./../../../combinational-logic/multiplexers-and-demultiplexers/jeff-74x151/jeff-74x151.v";
    "./core-parts/counter8.v";
    "./core-parts/ta161-bar.v";
    "./../../../sequential-logic/counters/jeff-74x161/jeff-74x161.v";
    "./../../../sequential-logic/counters/jeff-74x161/sections/output-section.v";
    "./../../../basic-code/sequential-logic/jk-flip-flop/jk-flip-flop.v";
    "./core-parts/ta157-8.v";
    "./../../../combinational-logic/multiplexers-and-demultiplexers/jeff-74x157/jeff-74x157.v";
    "./opcode/opcodedec.v";
    "./core-parts/ta157-4.v";
    "./../../../basic-code/combinational-logic/nand4/nand4.v";
    "./../../../basic-code/combinational-logic/xor2/xor2.v";
    "./processor/processor.v";
    "./alu/alu.v";
    "./../../../basic-code/combinational-logic/and2/and2.v";
    "./core-parts/ta181-bar.v";
    "./../../../basic-code/combinational-logic/not1/not1.v";
    "./../../../combinational-logic/alus/jeff-74x181/jeff-74x181.v";
    "./../../../combinational-logic/alus/jeff-74x181/sections/aeqb-section.v";
    "./../../../combinational-logic/alus/jeff-74x181/sections/g-p-carry-section.v";
    "./../../../combinational-logic/alus/jeff-74x181/sections/input-section.v";
    "./../../../combinational-logic/alus/jeff-74x181/sections/invert-m.v";
    "./../../../combinational-logic/alus/jeff-74x181/sections/out-section-f0.v";
    "./../../../combinational-logic/alus/jeff-74x181/sections/out-section-f1.v";
    "./../../../combinational-logic/alus/jeff-74x181/sections/out-section-f2.v";
    "./../../../combinational-logic/alus/jeff-74x181/sections/out-section-f3.v";
    "./core-parts/register-ab8.v";
    "./core-parts/ta377-bar.v";
    "./../../../sequential-logic/registers/jeff-74x377/jeff-74x377.v";
    "./../../../basic-code/sequential-logic/d-flip-flop/d-flip-flop.v";
    "./../../../basic-code/combinational-logic/or2/or2.v";
    "./core-parts/zp-bit.v";
    "./../../../basic-code/combinational-logic/nor2/nor2.v";
