circuit dspAlu : @[:@2.0]
  module dspAlu : @[:@3.2]
    input clock : Clock @[:@4.4]
    input reset : UInt<1> @[:@5.4]
    input io_opcode : UInt<7> @[:@6.4]
    input io_in_rs1 : UInt<32> @[:@6.4]
    input io_in_rs2 : UInt<32> @[:@6.4]
    output io_out : UInt<32> @[:@6.4]
  
    reg add1_r : UInt<9>, clock with :
      reset => (UInt<1>("h0"), add1_r) @[dspAlu.scala 77:21:@170.4]
    reg add2_r : UInt<17>, clock with :
      reset => (UInt<1>("h0"), add2_r) @[dspAlu.scala 88:21:@204.4]
    reg add3_r : UInt<25>, clock with :
      reset => (UInt<1>("h0"), add3_r) @[dspAlu.scala 99:21:@240.4]
    reg add4_r : UInt<33>, clock with :
      reset => (UInt<1>("h0"), add4_r) @[dspAlu.scala 110:21:@276.4]
    node _T_7 = bits(io_in_rs1, 7, 0) @[dspAlu.scala 18:40:@8.4]
    node rs1_7d0 = cat(UInt<1>("h0"), _T_7) @[Cat.scala 30:58:@9.4]
    node _T_9 = bits(io_in_rs2, 7, 0) @[dspAlu.scala 19:40:@10.4]
    node rs2_7d0 = cat(UInt<1>("h0"), _T_9) @[Cat.scala 30:58:@11.4]
    node _T_11 = bits(io_in_rs1, 15, 8) @[dspAlu.scala 20:40:@12.4]
    node rs1_15d8 = cat(UInt<1>("h0"), _T_11) @[Cat.scala 30:58:@13.4]
    node _T_13 = bits(io_in_rs2, 15, 8) @[dspAlu.scala 21:40:@14.4]
    node rs2_15d8 = cat(UInt<1>("h0"), _T_13) @[Cat.scala 30:58:@15.4]
    node _T_15 = bits(io_in_rs1, 23, 16) @[dspAlu.scala 22:40:@16.4]
    node rs1_23d16 = cat(UInt<1>("h0"), _T_15) @[Cat.scala 30:58:@17.4]
    node _T_17 = bits(io_in_rs2, 23, 16) @[dspAlu.scala 23:40:@18.4]
    node rs2_23d16 = cat(UInt<1>("h0"), _T_17) @[Cat.scala 30:58:@19.4]
    node _T_19 = bits(io_in_rs1, 31, 24) @[dspAlu.scala 24:40:@20.4]
    node rs1_31d24 = cat(UInt<1>("h0"), _T_19) @[Cat.scala 30:58:@21.4]
    node _T_21 = bits(io_in_rs2, 31, 24) @[dspAlu.scala 25:40:@22.4]
    node rs2_31d24 = cat(UInt<1>("h0"), _T_21) @[Cat.scala 30:58:@23.4]
    node _T_33 = asSInt(rs1_7d0) @[dspAlu.scala 29:45:@24.4]
    node _T_34 = asSInt(rs2_7d0) @[dspAlu.scala 29:60:@25.4]
    node _T_35 = add(_T_33, _T_34) @[dspAlu.scala 29:51:@26.4]
    node _T_36 = tail(_T_35, 1) @[dspAlu.scala 29:51:@27.4]
    node _T_37 = asSInt(_T_36) @[dspAlu.scala 29:51:@28.4]
    node _T_38 = asUInt(_T_37) @[dspAlu.scala 29:68:@29.4]
    node _T_39 = add(rs1_7d0, rs2_7d0) @[dspAlu.scala 30:44:@30.4]
    node _T_40 = tail(_T_39, 1) @[dspAlu.scala 30:44:@31.4]
    node _T_41 = asSInt(rs1_7d0) @[dspAlu.scala 31:45:@32.4]
    node _T_42 = asSInt(rs2_7d0) @[dspAlu.scala 31:60:@33.4]
    node _T_43 = add(_T_41, _T_42) @[dspAlu.scala 31:51:@34.4]
    node _T_44 = tail(_T_43, 1) @[dspAlu.scala 31:51:@35.4]
    node _T_45 = asSInt(_T_44) @[dspAlu.scala 31:51:@36.4]
    node _T_46 = asUInt(_T_45) @[dspAlu.scala 31:68:@37.4]
    node _T_47 = add(rs1_7d0, rs2_7d0) @[dspAlu.scala 32:44:@38.4]
    node _T_48 = tail(_T_47, 1) @[dspAlu.scala 32:44:@39.4]
    node _T_49 = add(rs1_7d0, rs2_7d0) @[dspAlu.scala 33:44:@40.4]
    node _T_50 = tail(_T_49, 1) @[dspAlu.scala 33:44:@41.4]
    node _T_51 = add(rs1_7d0, rs2_7d0) @[dspAlu.scala 34:44:@42.4]
    node _T_52 = tail(_T_51, 1) @[dspAlu.scala 34:44:@43.4]
    node _T_53 = eq(UInt<7>("h5"), io_opcode) @[Mux.scala 46:19:@44.4]
    node _T_54 = mux(_T_53, _T_52, UInt<9>("h0")) @[Mux.scala 46:16:@45.4]
    node _T_55 = eq(UInt<7>("h4"), io_opcode) @[Mux.scala 46:19:@46.4]
    node _T_56 = mux(_T_55, _T_50, _T_54) @[Mux.scala 46:16:@47.4]
    node _T_57 = eq(UInt<7>("h3"), io_opcode) @[Mux.scala 46:19:@48.4]
    node _T_58 = mux(_T_57, _T_48, _T_56) @[Mux.scala 46:16:@49.4]
    node _T_59 = eq(UInt<7>("h2"), io_opcode) @[Mux.scala 46:19:@50.4]
    node _T_60 = mux(_T_59, _T_46, _T_58) @[Mux.scala 46:16:@51.4]
    node _T_61 = eq(UInt<7>("h1"), io_opcode) @[Mux.scala 46:19:@52.4]
    node _T_62 = mux(_T_61, _T_40, _T_60) @[Mux.scala 46:16:@53.4]
    node _T_63 = eq(UInt<7>("h0"), io_opcode) @[Mux.scala 46:19:@54.4]
    node add1 = mux(_T_63, _T_38, _T_62) @[Mux.scala 46:16:@55.4]
    node _T_65 = asSInt(rs1_15d8) @[dspAlu.scala 41:50:@56.4]
    node _T_66 = asSInt(rs2_15d8) @[dspAlu.scala 41:66:@57.4]
    node _T_67 = add(_T_65, _T_66) @[dspAlu.scala 41:56:@58.4]
    node _T_68 = tail(_T_67, 1) @[dspAlu.scala 41:56:@59.4]
    node _T_69 = asSInt(_T_68) @[dspAlu.scala 41:56:@60.4]
    node _T_70 = asUInt(_T_69) @[dspAlu.scala 41:74:@61.4]
    node _T_72 = cat(_T_70, UInt<8>("h0")) @[Cat.scala 30:58:@62.4]
    node _T_73 = add(rs1_15d8, rs2_15d8) @[dspAlu.scala 42:48:@63.4]
    node _T_74 = tail(_T_73, 1) @[dspAlu.scala 42:48:@64.4]
    node _T_76 = cat(_T_74, UInt<8>("h0")) @[Cat.scala 30:58:@65.4]
    node _T_77 = asSInt(rs1_15d8) @[dspAlu.scala 43:50:@66.4]
    node _T_78 = asSInt(rs2_15d8) @[dspAlu.scala 43:66:@67.4]
    node _T_79 = add(_T_77, _T_78) @[dspAlu.scala 43:56:@68.4]
    node _T_80 = tail(_T_79, 1) @[dspAlu.scala 43:56:@69.4]
    node _T_81 = asSInt(_T_80) @[dspAlu.scala 43:56:@70.4]
    node _T_82 = asUInt(_T_81) @[dspAlu.scala 43:74:@71.4]
    node _T_84 = cat(_T_82, UInt<8>("h0")) @[Cat.scala 30:58:@72.4]
    node _T_85 = add(rs1_15d8, rs2_15d8) @[dspAlu.scala 44:48:@73.4]
    node _T_86 = tail(_T_85, 1) @[dspAlu.scala 44:48:@74.4]
    node _T_88 = cat(_T_86, UInt<8>("h0")) @[Cat.scala 30:58:@75.4]
    node _T_89 = add(rs1_15d8, rs2_15d8) @[dspAlu.scala 45:48:@76.4]
    node _T_90 = tail(_T_89, 1) @[dspAlu.scala 45:48:@77.4]
    node _T_92 = cat(_T_90, UInt<8>("h0")) @[Cat.scala 30:58:@78.4]
    node _T_93 = add(rs1_15d8, rs2_15d8) @[dspAlu.scala 46:48:@79.4]
    node _T_94 = tail(_T_93, 1) @[dspAlu.scala 46:48:@80.4]
    node _T_96 = cat(_T_94, UInt<8>("h0")) @[Cat.scala 30:58:@81.4]
    node _T_97 = eq(UInt<7>("h5"), io_opcode) @[Mux.scala 46:19:@82.4]
    node _T_98 = mux(_T_97, _T_96, UInt<17>("h0")) @[Mux.scala 46:16:@83.4]
    node _T_99 = eq(UInt<7>("h4"), io_opcode) @[Mux.scala 46:19:@84.4]
    node _T_100 = mux(_T_99, _T_92, _T_98) @[Mux.scala 46:16:@85.4]
    node _T_101 = eq(UInt<7>("h3"), io_opcode) @[Mux.scala 46:19:@86.4]
    node _T_102 = mux(_T_101, _T_88, _T_100) @[Mux.scala 46:16:@87.4]
    node _T_103 = eq(UInt<7>("h2"), io_opcode) @[Mux.scala 46:19:@88.4]
    node _T_104 = mux(_T_103, _T_84, _T_102) @[Mux.scala 46:16:@89.4]
    node _T_105 = eq(UInt<7>("h1"), io_opcode) @[Mux.scala 46:19:@90.4]
    node _T_106 = mux(_T_105, _T_76, _T_104) @[Mux.scala 46:16:@91.4]
    node _T_107 = eq(UInt<7>("h0"), io_opcode) @[Mux.scala 46:19:@92.4]
    node add2 = mux(_T_107, _T_72, _T_106) @[Mux.scala 46:16:@93.4]
    node _T_109 = asSInt(rs1_23d16) @[dspAlu.scala 54:51:@94.4]
    node _T_110 = asSInt(rs2_23d16) @[dspAlu.scala 54:68:@95.4]
    node _T_111 = add(_T_109, _T_110) @[dspAlu.scala 54:57:@96.4]
    node _T_112 = tail(_T_111, 1) @[dspAlu.scala 54:57:@97.4]
    node _T_113 = asSInt(_T_112) @[dspAlu.scala 54:57:@98.4]
    node _T_114 = asUInt(_T_113) @[dspAlu.scala 54:76:@99.4]
    node _T_116 = cat(_T_114, UInt<16>("h0")) @[Cat.scala 30:58:@100.4]
    node _T_117 = add(rs1_23d16, rs2_23d16) @[dspAlu.scala 55:49:@101.4]
    node _T_118 = tail(_T_117, 1) @[dspAlu.scala 55:49:@102.4]
    node _T_120 = cat(_T_118, UInt<16>("h0")) @[Cat.scala 30:58:@103.4]
    node _T_121 = asSInt(rs1_23d16) @[dspAlu.scala 56:51:@104.4]
    node _T_122 = asSInt(rs2_23d16) @[dspAlu.scala 56:68:@105.4]
    node _T_123 = add(_T_121, _T_122) @[dspAlu.scala 56:57:@106.4]
    node _T_124 = tail(_T_123, 1) @[dspAlu.scala 56:57:@107.4]
    node _T_125 = asSInt(_T_124) @[dspAlu.scala 56:57:@108.4]
    node _T_126 = asUInt(_T_125) @[dspAlu.scala 56:76:@109.4]
    node _T_128 = cat(_T_126, UInt<16>("h0")) @[Cat.scala 30:58:@110.4]
    node _T_129 = add(rs1_23d16, rs2_23d16) @[dspAlu.scala 57:49:@111.4]
    node _T_130 = tail(_T_129, 1) @[dspAlu.scala 57:49:@112.4]
    node _T_132 = cat(_T_130, UInt<16>("h0")) @[Cat.scala 30:58:@113.4]
    node _T_133 = add(rs1_23d16, rs2_23d16) @[dspAlu.scala 58:49:@114.4]
    node _T_134 = tail(_T_133, 1) @[dspAlu.scala 58:49:@115.4]
    node _T_136 = cat(_T_134, UInt<16>("h0")) @[Cat.scala 30:58:@116.4]
    node _T_137 = add(rs1_23d16, rs2_23d16) @[dspAlu.scala 59:49:@117.4]
    node _T_138 = tail(_T_137, 1) @[dspAlu.scala 59:49:@118.4]
    node _T_140 = cat(_T_138, UInt<16>("h0")) @[Cat.scala 30:58:@119.4]
    node _T_141 = eq(UInt<7>("h5"), io_opcode) @[Mux.scala 46:19:@120.4]
    node _T_142 = mux(_T_141, _T_140, UInt<25>("h0")) @[Mux.scala 46:16:@121.4]
    node _T_143 = eq(UInt<7>("h4"), io_opcode) @[Mux.scala 46:19:@122.4]
    node _T_144 = mux(_T_143, _T_136, _T_142) @[Mux.scala 46:16:@123.4]
    node _T_145 = eq(UInt<7>("h3"), io_opcode) @[Mux.scala 46:19:@124.4]
    node _T_146 = mux(_T_145, _T_132, _T_144) @[Mux.scala 46:16:@125.4]
    node _T_147 = eq(UInt<7>("h2"), io_opcode) @[Mux.scala 46:19:@126.4]
    node _T_148 = mux(_T_147, _T_128, _T_146) @[Mux.scala 46:16:@127.4]
    node _T_149 = eq(UInt<7>("h1"), io_opcode) @[Mux.scala 46:19:@128.4]
    node _T_150 = mux(_T_149, _T_120, _T_148) @[Mux.scala 46:16:@129.4]
    node _T_151 = eq(UInt<7>("h0"), io_opcode) @[Mux.scala 46:19:@130.4]
    node add3 = mux(_T_151, _T_116, _T_150) @[Mux.scala 46:16:@131.4]
    node _T_153 = asSInt(rs1_31d24) @[dspAlu.scala 66:51:@132.4]
    node _T_154 = asSInt(rs2_31d24) @[dspAlu.scala 66:68:@133.4]
    node _T_155 = add(_T_153, _T_154) @[dspAlu.scala 66:57:@134.4]
    node _T_156 = tail(_T_155, 1) @[dspAlu.scala 66:57:@135.4]
    node _T_157 = asSInt(_T_156) @[dspAlu.scala 66:57:@136.4]
    node _T_158 = asUInt(_T_157) @[dspAlu.scala 66:76:@137.4]
    node _T_160 = cat(_T_158, UInt<24>("h0")) @[Cat.scala 30:58:@138.4]
    node _T_161 = add(rs1_31d24, rs2_31d24) @[dspAlu.scala 67:49:@139.4]
    node _T_162 = tail(_T_161, 1) @[dspAlu.scala 67:49:@140.4]
    node _T_164 = cat(_T_162, UInt<24>("h0")) @[Cat.scala 30:58:@141.4]
    node _T_165 = asSInt(rs1_31d24) @[dspAlu.scala 68:51:@142.4]
    node _T_166 = asSInt(rs2_31d24) @[dspAlu.scala 68:68:@143.4]
    node _T_167 = add(_T_165, _T_166) @[dspAlu.scala 68:57:@144.4]
    node _T_168 = tail(_T_167, 1) @[dspAlu.scala 68:57:@145.4]
    node _T_169 = asSInt(_T_168) @[dspAlu.scala 68:57:@146.4]
    node _T_170 = asUInt(_T_169) @[dspAlu.scala 68:76:@147.4]
    node _T_172 = cat(_T_170, UInt<24>("h0")) @[Cat.scala 30:58:@148.4]
    node _T_173 = add(rs1_31d24, rs2_31d24) @[dspAlu.scala 69:49:@149.4]
    node _T_174 = tail(_T_173, 1) @[dspAlu.scala 69:49:@150.4]
    node _T_176 = cat(_T_174, UInt<24>("h0")) @[Cat.scala 30:58:@151.4]
    node _T_177 = add(rs1_31d24, rs2_31d24) @[dspAlu.scala 70:49:@152.4]
    node _T_178 = tail(_T_177, 1) @[dspAlu.scala 70:49:@153.4]
    node _T_180 = cat(_T_178, UInt<24>("h0")) @[Cat.scala 30:58:@154.4]
    node _T_181 = add(rs1_31d24, rs2_31d24) @[dspAlu.scala 71:49:@155.4]
    node _T_182 = tail(_T_181, 1) @[dspAlu.scala 71:49:@156.4]
    node _T_184 = cat(_T_182, UInt<24>("h0")) @[Cat.scala 30:58:@157.4]
    node _T_185 = eq(UInt<7>("h5"), io_opcode) @[Mux.scala 46:19:@158.4]
    node _T_186 = mux(_T_185, _T_184, UInt<33>("h0")) @[Mux.scala 46:16:@159.4]
    node _T_187 = eq(UInt<7>("h4"), io_opcode) @[Mux.scala 46:19:@160.4]
    node _T_188 = mux(_T_187, _T_180, _T_186) @[Mux.scala 46:16:@161.4]
    node _T_189 = eq(UInt<7>("h3"), io_opcode) @[Mux.scala 46:19:@162.4]
    node _T_190 = mux(_T_189, _T_176, _T_188) @[Mux.scala 46:16:@163.4]
    node _T_191 = eq(UInt<7>("h2"), io_opcode) @[Mux.scala 46:19:@164.4]
    node _T_192 = mux(_T_191, _T_172, _T_190) @[Mux.scala 46:16:@165.4]
    node _T_193 = eq(UInt<7>("h1"), io_opcode) @[Mux.scala 46:19:@166.4]
    node _T_194 = mux(_T_193, _T_164, _T_192) @[Mux.scala 46:16:@167.4]
    node _T_195 = eq(UInt<7>("h0"), io_opcode) @[Mux.scala 46:19:@168.4]
    node add4 = mux(_T_195, _T_160, _T_194) @[Mux.scala 46:16:@169.4]
    node _T_198 = eq(io_opcode, UInt<7>("h1")) @[dspAlu.scala 78:17:@171.4]
    node _T_199 = bits(io_in_rs1, 7, 7) @[dspAlu.scala 79:16:@173.6]
    node _T_200 = bits(io_in_rs2, 7, 7) @[dspAlu.scala 79:33:@174.6]
    node _T_201 = eq(_T_199, _T_200) @[dspAlu.scala 79:20:@175.6]
    node _T_202 = bits(add1, 7, 7) @[dspAlu.scala 79:44:@176.6]
    node _T_203 = bits(io_in_rs1, 7, 7) @[dspAlu.scala 79:61:@177.6]
    node _T_204 = neq(_T_202, _T_203) @[dspAlu.scala 79:48:@178.6]
    node _T_205 = and(_T_201, _T_204) @[dspAlu.scala 79:37:@179.6]
    node _T_206 = bits(io_in_rs1, 7, 7) @[dspAlu.scala 80:16:@181.8]
    node _T_208 = eq(_T_206, UInt<1>("h0")) @[dspAlu.scala 80:20:@182.8]
    node _GEN_0 = mux(_T_208, UInt<7>("h7f"), UInt<8>("h80")) @[dspAlu.scala 80:28:@183.8]
    node _GEN_1 = mux(_T_205, _GEN_0, add1_r) @[dspAlu.scala 79:65:@180.6]
    node _T_211 = eq(io_opcode, UInt<7>("h4")) @[dspAlu.scala 84:22:@192.6]
    node _T_212 = bits(add1, 8, 8) @[dspAlu.scala 85:11:@194.8]
    node _T_214 = eq(_T_212, UInt<1>("h1")) @[dspAlu.scala 85:15:@195.8]
    node _T_217 = cat(UInt<1>("h0"), UInt<8>("hff")) @[Cat.scala 30:58:@197.10]
    node _GEN_2 = mux(_T_214, _T_217, add1_r) @[dspAlu.scala 85:23:@196.8]
    node _GEN_3 = mux(_T_211, _GEN_2, add1) @[dspAlu.scala 84:34:@193.6]
    node _GEN_4 = mux(_T_198, _GEN_1, _GEN_3) @[dspAlu.scala 78:28:@172.4]
    node _T_220 = eq(io_opcode, UInt<7>("h1")) @[dspAlu.scala 89:17:@205.4]
    node _T_221 = bits(io_in_rs1, 15, 15) @[dspAlu.scala 90:16:@207.6]
    node _T_222 = bits(io_in_rs2, 15, 15) @[dspAlu.scala 90:34:@208.6]
    node _T_223 = eq(_T_221, _T_222) @[dspAlu.scala 90:21:@209.6]
    node _T_224 = bits(add2, 15, 15) @[dspAlu.scala 90:46:@210.6]
    node _T_225 = bits(io_in_rs1, 15, 15) @[dspAlu.scala 90:64:@211.6]
    node _T_226 = neq(_T_224, _T_225) @[dspAlu.scala 90:51:@212.6]
    node _T_227 = and(_T_223, _T_226) @[dspAlu.scala 90:39:@213.6]
    node _T_228 = bits(io_in_rs1, 15, 15) @[dspAlu.scala 91:16:@215.8]
    node _T_230 = eq(_T_228, UInt<1>("h0")) @[dspAlu.scala 91:21:@216.8]
    node _T_233 = cat(UInt<1>("h0"), UInt<15>("h7f00")) @[Cat.scala 30:58:@218.10]
    node _T_236 = cat(UInt<1>("h0"), UInt<16>("h8000")) @[Cat.scala 30:58:@222.10]
    node _GEN_5 = mux(_T_230, _T_233, _T_236) @[dspAlu.scala 91:29:@217.8]
    node _GEN_6 = mux(_T_227, _GEN_5, add2_r) @[dspAlu.scala 90:69:@214.6]
    node _T_237 = eq(io_opcode, UInt<7>("h4")) @[dspAlu.scala 95:22:@228.6]
    node _T_238 = bits(add2, 16, 16) @[dspAlu.scala 96:11:@230.8]
    node _T_240 = eq(_T_238, UInt<1>("h1")) @[dspAlu.scala 96:16:@231.8]
    node _T_243 = cat(UInt<1>("h0"), UInt<16>("hff00")) @[Cat.scala 30:58:@233.10]
    node _GEN_7 = mux(_T_240, _T_243, add2_r) @[dspAlu.scala 96:24:@232.8]
    node _GEN_8 = mux(_T_237, _GEN_7, add2) @[dspAlu.scala 95:34:@229.6]
    node _GEN_9 = mux(_T_220, _GEN_6, _GEN_8) @[dspAlu.scala 89:28:@206.4]
    node _T_246 = eq(io_opcode, UInt<7>("h1")) @[dspAlu.scala 100:17:@241.4]
    node _T_247 = bits(io_in_rs1, 23, 23) @[dspAlu.scala 101:16:@243.6]
    node _T_248 = bits(io_in_rs2, 23, 23) @[dspAlu.scala 101:34:@244.6]
    node _T_249 = eq(_T_247, _T_248) @[dspAlu.scala 101:21:@245.6]
    node _T_250 = bits(add3, 23, 23) @[dspAlu.scala 101:46:@246.6]
    node _T_251 = bits(io_in_rs1, 23, 23) @[dspAlu.scala 101:64:@247.6]
    node _T_252 = neq(_T_250, _T_251) @[dspAlu.scala 101:51:@248.6]
    node _T_253 = and(_T_249, _T_252) @[dspAlu.scala 101:39:@249.6]
    node _T_254 = bits(io_in_rs1, 23, 23) @[dspAlu.scala 102:16:@251.8]
    node _T_256 = eq(_T_254, UInt<1>("h0")) @[dspAlu.scala 102:21:@252.8]
    node _T_259 = cat(UInt<1>("h0"), UInt<23>("h7f0000")) @[Cat.scala 30:58:@254.10]
    node _T_262 = cat(UInt<1>("h0"), UInt<24>("h800000")) @[Cat.scala 30:58:@258.10]
    node _GEN_10 = mux(_T_256, _T_259, _T_262) @[dspAlu.scala 102:29:@253.8]
    node _GEN_11 = mux(_T_253, _GEN_10, add3_r) @[dspAlu.scala 101:69:@250.6]
    node _T_263 = eq(io_opcode, UInt<7>("h4")) @[dspAlu.scala 106:22:@264.6]
    node _T_264 = bits(add3, 24, 24) @[dspAlu.scala 107:11:@266.8]
    node _T_266 = eq(_T_264, UInt<1>("h1")) @[dspAlu.scala 107:16:@267.8]
    node _T_269 = cat(UInt<1>("h0"), UInt<24>("hff0000")) @[Cat.scala 30:58:@269.10]
    node _GEN_12 = mux(_T_266, _T_269, add3_r) @[dspAlu.scala 107:24:@268.8]
    node _GEN_13 = mux(_T_263, _GEN_12, add3) @[dspAlu.scala 106:34:@265.6]
    node _GEN_14 = mux(_T_246, _GEN_11, _GEN_13) @[dspAlu.scala 100:28:@242.4]
    node _T_272 = eq(io_opcode, UInt<7>("h1")) @[dspAlu.scala 111:17:@277.4]
    node _T_273 = bits(io_in_rs1, 31, 31) @[dspAlu.scala 112:16:@279.6]
    node _T_274 = bits(io_in_rs2, 31, 31) @[dspAlu.scala 112:34:@280.6]
    node _T_275 = eq(_T_273, _T_274) @[dspAlu.scala 112:21:@281.6]
    node _T_276 = bits(add4, 31, 31) @[dspAlu.scala 112:46:@282.6]
    node _T_277 = bits(io_in_rs1, 31, 31) @[dspAlu.scala 112:64:@283.6]
    node _T_278 = neq(_T_276, _T_277) @[dspAlu.scala 112:51:@284.6]
    node _T_279 = and(_T_275, _T_278) @[dspAlu.scala 112:39:@285.6]
    node _T_280 = bits(io_in_rs1, 31, 31) @[dspAlu.scala 113:16:@287.8]
    node _T_282 = eq(_T_280, UInt<1>("h0")) @[dspAlu.scala 113:21:@288.8]
    node _T_285 = cat(UInt<1>("h0"), UInt<31>("h7f000000")) @[Cat.scala 30:58:@290.10]
    node _T_288 = cat(UInt<1>("h0"), UInt<32>("h80000000")) @[Cat.scala 30:58:@294.10]
    node _GEN_15 = mux(_T_282, _T_285, _T_288) @[dspAlu.scala 113:29:@289.8]
    node _GEN_16 = mux(_T_279, _GEN_15, add4_r) @[dspAlu.scala 112:69:@286.6]
    node _T_289 = eq(io_opcode, UInt<7>("h4")) @[dspAlu.scala 117:22:@300.6]
    node _T_290 = bits(add4, 32, 32) @[dspAlu.scala 118:11:@302.8]
    node _T_292 = eq(_T_290, UInt<1>("h1")) @[dspAlu.scala 118:16:@303.8]
    node _T_295 = cat(UInt<1>("h0"), UInt<32>("hff000000")) @[Cat.scala 30:58:@305.10]
    node _GEN_17 = mux(_T_292, _T_295, add4_r) @[dspAlu.scala 118:24:@304.8]
    node _GEN_18 = mux(_T_289, _GEN_17, add4) @[dspAlu.scala 117:34:@301.6]
    node _GEN_19 = mux(_T_272, _GEN_16, _GEN_18) @[dspAlu.scala 111:28:@278.4]
    node _T_297 = bits(add4, 31, 24) @[dspAlu.scala 122:44:@312.4]
    node _T_298 = bits(add3, 23, 16) @[dspAlu.scala 122:56:@313.4]
    node _T_299 = bits(add2, 15, 8) @[dspAlu.scala 122:68:@314.4]
    node _T_300 = bits(add1, 7, 0) @[dspAlu.scala 122:79:@315.4]
    node _T_301 = cat(_T_299, _T_300) @[Cat.scala 30:58:@316.4]
    node _T_302 = cat(_T_297, _T_298) @[Cat.scala 30:58:@317.4]
    node _T_303 = cat(_T_302, _T_301) @[Cat.scala 30:58:@318.4]
    node _T_304 = bits(add4_r, 31, 24) @[dspAlu.scala 123:46:@319.4]
    node _T_305 = bits(add3_r, 23, 16) @[dspAlu.scala 123:60:@320.4]
    node _T_306 = bits(add2_r, 15, 8) @[dspAlu.scala 123:74:@321.4]
    node _T_307 = bits(add1_r, 7, 0) @[dspAlu.scala 123:87:@322.4]
    node _T_308 = cat(_T_306, _T_307) @[Cat.scala 30:58:@323.4]
    node _T_309 = cat(_T_304, _T_305) @[Cat.scala 30:58:@324.4]
    node _T_310 = cat(_T_309, _T_308) @[Cat.scala 30:58:@325.4]
    node _T_311 = bits(add4, 32, 25) @[dspAlu.scala 124:44:@326.4]
    node _T_312 = bits(add3, 24, 17) @[dspAlu.scala 124:56:@327.4]
    node _T_313 = bits(add2, 16, 9) @[dspAlu.scala 124:68:@328.4]
    node _T_314 = bits(add1, 8, 1) @[dspAlu.scala 124:79:@329.4]
    node _T_315 = cat(_T_313, _T_314) @[Cat.scala 30:58:@330.4]
    node _T_316 = cat(_T_311, _T_312) @[Cat.scala 30:58:@331.4]
    node _T_317 = cat(_T_316, _T_315) @[Cat.scala 30:58:@332.4]
    node _T_318 = bits(add4, 31, 24) @[dspAlu.scala 125:44:@333.4]
    node _T_319 = bits(add3, 23, 16) @[dspAlu.scala 125:56:@334.4]
    node _T_320 = bits(add2, 15, 8) @[dspAlu.scala 125:68:@335.4]
    node _T_321 = bits(add1, 7, 0) @[dspAlu.scala 125:79:@336.4]
    node _T_322 = cat(_T_320, _T_321) @[Cat.scala 30:58:@337.4]
    node _T_323 = cat(_T_318, _T_319) @[Cat.scala 30:58:@338.4]
    node _T_324 = cat(_T_323, _T_322) @[Cat.scala 30:58:@339.4]
    node _T_325 = bits(add4_r, 31, 24) @[dspAlu.scala 126:46:@340.4]
    node _T_326 = bits(add3_r, 23, 16) @[dspAlu.scala 126:60:@341.4]
    node _T_327 = bits(add2_r, 15, 8) @[dspAlu.scala 126:74:@342.4]
    node _T_328 = bits(add1_r, 7, 0) @[dspAlu.scala 126:87:@343.4]
    node _T_329 = cat(_T_327, _T_328) @[Cat.scala 30:58:@344.4]
    node _T_330 = cat(_T_325, _T_326) @[Cat.scala 30:58:@345.4]
    node _T_331 = cat(_T_330, _T_329) @[Cat.scala 30:58:@346.4]
    node _T_332 = bits(add4, 32, 25) @[dspAlu.scala 127:44:@347.4]
    node _T_333 = bits(add3, 24, 17) @[dspAlu.scala 127:56:@348.4]
    node _T_334 = bits(add2, 16, 9) @[dspAlu.scala 127:68:@349.4]
    node _T_335 = bits(add1, 8, 1) @[dspAlu.scala 127:79:@350.4]
    node _T_336 = cat(_T_334, _T_335) @[Cat.scala 30:58:@351.4]
    node _T_337 = cat(_T_332, _T_333) @[Cat.scala 30:58:@352.4]
    node _T_338 = cat(_T_337, _T_336) @[Cat.scala 30:58:@353.4]
    node _T_339 = eq(UInt<7>("h5"), io_opcode) @[Mux.scala 46:19:@354.4]
    node _T_340 = mux(_T_339, _T_338, UInt<33>("h0")) @[Mux.scala 46:16:@355.4]
    node _T_341 = eq(UInt<7>("h4"), io_opcode) @[Mux.scala 46:19:@356.4]
    node _T_342 = mux(_T_341, _T_331, _T_340) @[Mux.scala 46:16:@357.4]
    node _T_343 = eq(UInt<7>("h3"), io_opcode) @[Mux.scala 46:19:@358.4]
    node _T_344 = mux(_T_343, _T_324, _T_342) @[Mux.scala 46:16:@359.4]
    node _T_345 = eq(UInt<7>("h2"), io_opcode) @[Mux.scala 46:19:@360.4]
    node _T_346 = mux(_T_345, _T_317, _T_344) @[Mux.scala 46:16:@361.4]
    node _T_347 = eq(UInt<7>("h1"), io_opcode) @[Mux.scala 46:19:@362.4]
    node _T_348 = mux(_T_347, _T_310, _T_346) @[Mux.scala 46:16:@363.4]
    node _T_349 = eq(UInt<7>("h0"), io_opcode) @[Mux.scala 46:19:@364.4]
    node _T_350 = mux(_T_349, _T_303, _T_348) @[Mux.scala 46:16:@365.4]
    io_out <= bits(_T_350, 31, 0)
    add1_r <= mux(reset, UInt<9>("h0"), _GEN_4)
    add2_r <= mux(reset, UInt<17>("h0"), _GEN_9)
    add3_r <= mux(reset, UInt<25>("h0"), _GEN_14)
    add4_r <= mux(reset, UInt<33>("h0"), _GEN_19)
