

================================================================
== Vitis HLS Report for 'runge_kutta_45_Pipeline_VITIS_LOOP_119_1'
================================================================
* Date:           Mon Jun 26 11:08:17 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        rk45_vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+-----------+------------+
    |  Clock |  Target | Estimated | Uncertainty|
    +--------+---------+-----------+------------+
    |ap_clk  |  0.10 us|  73.000 ns|    27.00 ns|
    +--------+---------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        9|        9|  0.900 us|  0.900 us|    9|    9|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_119_1  |        7|        7|         3|          1|          1|     6|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.23>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%shiftreg3370 = alloca i32 1"   --->   Operation 6 'alloca' 'shiftreg3370' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln119_read = read i60 @_ssdm_op_Read.ap_auto.i60, i60 %sext_ln119"   --->   Operation 8 'read' 'sext_ln119_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln119_cast = sext i60 %sext_ln119_read"   --->   Operation 9 'sext' 'sext_ln119_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %X_BUS, void @empty_9, i32 0, i32 0, void @empty_24, i32 0, i32 12288, void @empty_13, void @empty_11, void @empty_24, i32 1, i32 8, i32 16, i32 16, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 0, i3 %i"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 0, i64 %shiftreg3370"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i_8 = load i3 %i"   --->   Operation 14 'load' 'i_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.13ns)   --->   "%icmp_ln119 = icmp_eq  i3 %i_8, i3 6" [src/runge_kutta_45.cpp:119]   --->   Operation 15 'icmp' 'icmp_ln119' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (1.65ns)   --->   "%add_ln119 = add i3 %i_8, i3 1" [src/runge_kutta_45.cpp:119]   --->   Operation 16 'add' 'add_ln119' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln119 = br i1 %icmp_ln119, void %for.inc.split, void %for.end.exitStub" [src/runge_kutta_45.cpp:119]   --->   Operation 17 'br' 'br_ln119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%empty_60 = trunc i3 %i_8"   --->   Operation 18 'trunc' 'empty_60' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln119 = store i3 %add_ln119, i3 %i" [src/runge_kutta_45.cpp:119]   --->   Operation 19 'store' 'store_ln119' <Predicate = (!icmp_ln119)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 73.0>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %X_BUS"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%X_BUS_addr = getelementptr i128 %X_BUS, i64 %sext_ln119_cast" [src/runge_kutta_45.cpp:119]   --->   Operation 21 'getelementptr' 'X_BUS_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 22 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 23 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (73.0ns)   --->   "%X_BUS_addr_read = read i128 @_ssdm_op_Read.m_axi.p1i128, i128 %X_BUS_addr" [src/runge_kutta_45.cpp:120]   --->   Operation 24 'read' 'X_BUS_addr_read' <Predicate = (!icmp_ln119 & !empty_60)> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 40 'ret' 'ret_ln0' <Predicate = (icmp_ln119)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 22.3>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%shiftreg3370_load = load i64 %shiftreg3370"   --->   Operation 25 'load' 'shiftreg3370_load' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%shiftreg3370_cast = zext i64 %shiftreg3370_load"   --->   Operation 26 'zext' 'shiftreg3370_cast' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%i_cast79 = zext i3 %i_8"   --->   Operation 27 'zext' 'i_cast79' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%yy_loc_V_addr = getelementptr i85 %yy_loc_V, i64 0, i64 %i_cast79" [src/runge_kutta_45.cpp:120]   --->   Operation 28 'getelementptr' 'yy_loc_V_addr' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%specloopname_ln119 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29" [src/runge_kutta_45.cpp:119]   --->   Operation 29 'specloopname' 'specloopname_ln119' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (1.58ns)   --->   "%br_ln120 = br i1 %empty_60, void, void %for.inc.split._crit_edge" [src/runge_kutta_45.cpp:120]   --->   Operation 30 'br' 'br_ln120' <Predicate = (!icmp_ln119)> <Delay = 1.58>
ST_3 : Operation 31 [1/1] (1.58ns)   --->   "%br_ln120 = br void %for.inc.split._crit_edge" [src/runge_kutta_45.cpp:120]   --->   Operation 31 'br' 'br_ln120' <Predicate = (!icmp_ln119 & !empty_60)> <Delay = 1.58>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%empty = phi i128 %X_BUS_addr_read, void, i128 %shiftreg3370_cast, void %for.inc.split" [src/runge_kutta_45.cpp:120]   --->   Operation 32 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln120 = trunc i128 %empty" [src/runge_kutta_45.cpp:120]   --->   Operation 33 'trunc' 'trunc_ln120' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%bitcast_ln120 = bitcast i64 %trunc_ln120" [src/runge_kutta_45.cpp:120]   --->   Operation 34 'bitcast' 'bitcast_ln120' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln7 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %empty, i32 64, i32 127"   --->   Operation 35 'partselect' 'trunc_ln7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (17.4ns)   --->   "%ref_tmp1 = call i85 @ap_fixed_base, i64 %bitcast_ln120"   --->   Operation 36 'call' 'ref_tmp1' <Predicate = true> <Delay = 17.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 37 [1/1] (3.25ns)   --->   "%store_ln120 = store i85 %ref_tmp1, i15 %yy_loc_V_addr" [src/runge_kutta_45.cpp:120]   --->   Operation 37 'store' 'store_ln120' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 24576> <RAM>
ST_3 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln119 = store i64 %trunc_ln7, i64 %shiftreg3370" [src/runge_kutta_45.cpp:119]   --->   Operation 38 'store' 'store_ln119' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln119 = br void %for.inc" [src/runge_kutta_45.cpp:119]   --->   Operation 39 'br' 'br_ln119' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 100ns, clock uncertainty: 27ns.

 <State 1>: 3.24ns
The critical path consists of the following:
	'alloca' operation ('i') [5]  (0 ns)
	'load' operation ('i') on local variable 'i' [13]  (0 ns)
	'add' operation ('add_ln119', src/runge_kutta_45.cpp:119) [19]  (1.65 ns)
	'store' operation ('store_ln119', src/runge_kutta_45.cpp:119) of variable 'add_ln119', src/runge_kutta_45.cpp:119 on local variable 'i' [39]  (1.59 ns)

 <State 2>: 73ns
The critical path consists of the following:
	'getelementptr' operation ('X_BUS_addr', src/runge_kutta_45.cpp:119) [15]  (0 ns)
	bus read operation ('X_BUS_addr_read', src/runge_kutta_45.cpp:120) on port 'X_BUS' (src/runge_kutta_45.cpp:120) [30]  (73 ns)

 <State 3>: 22.3ns
The critical path consists of the following:
	'load' operation ('shiftreg3370_load') on local variable 'shiftreg3370' [22]  (0 ns)
	multiplexor before 'phi' operation ('empty', src/runge_kutta_45.cpp:120) with incoming values : ('shiftreg3370_cast') ('X_BUS_addr_read', src/runge_kutta_45.cpp:120) [33]  (1.59 ns)
	'phi' operation ('empty', src/runge_kutta_45.cpp:120) with incoming values : ('shiftreg3370_cast') ('X_BUS_addr_read', src/runge_kutta_45.cpp:120) [33]  (0 ns)
	'call' operation ('ref_tmp1') to 'ap_fixed_base' [37]  (17.5 ns)
	'store' operation ('store_ln120', src/runge_kutta_45.cpp:120) of variable 'ref_tmp1' on array 'yy_loc_V' [38]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
