Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 1
Design : fsm
Version: K-2015.06-SP1
Date   : Fri Sep 18 21:25:08 2015
****************************************

Operating Conditions: fast   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_fast_nldm
Wire Load Model Mode: top

  Startpoint: current_state_reg
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: outcell_reg[8]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                0.0000     0.0000
  clock network delay (ideal)            0.0000     0.0000
  current_state_reg/CK (DFFR_X2)         0.0000     0.0000 r
  current_state_reg/QN (DFFR_X2)         0.0594     0.0594 f
  U3/ZN (NOR2_X2)                        0.0221     0.0815 r
  outcell_reg[8]/D (DFF_X2)              0.0000     0.0815 r
  data arrival time                                 0.0815

  clock clock (rise edge)                0.0000     0.0000
  clock network delay (ideal)            0.0000     0.0000
  clock uncertainty                      0.0500     0.0500
  outcell_reg[8]/CK (DFF_X2)             0.0000     0.0500 r
  library hold time                     -0.0159     0.0341
  data required time                                0.0341
  -----------------------------------------------------------
  data required time                                0.0341
  data arrival time                                -0.0815
  -----------------------------------------------------------
  slack (MET)                                       0.0474


1
