library library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity counters_testbench is
end counters_testbench;

architecture tb of Counters_testbench is
    component Antoine_Phan_Counter is
        port (enable, reset, clk: in std_logic;
              counter: out std_logic_vector(2 downto 0));
    end component;
begin
    
    -- do testing stuffs here
    
end architecture tb;