Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Wed Apr 17 17:43:48 2024
| Host         : P2-01 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file WrapperUser_control_sets_placed.rpt
| Design       : WrapperUser
| Device       : xc7a100t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    26 |
|    Minimum number of control sets                        |    26 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    68 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    26 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |    13 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              40 |           22 |
| No           | No                    | Yes                    |              17 |            5 |
| No           | Yes                   | No                     |               4 |            2 |
| Yes          | No                    | No                     |              37 |           11 |
| Yes          | No                    | Yes                    |              49 |           11 |
| Yes          | Yes                   | No                     |              73 |           32 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------------+------------------------+------------------+----------------+--------------+
|  Clock Signal  |           Enable Signal          |    Set/Reset Signal    | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+----------------------------------+------------------------+------------------+----------------+--------------+
|  clock_BUFG    |                                  | comMod/AR[0]           |                1 |              1 |         1.00 |
|  clock_BUFG    |                                  |                        |                2 |              2 |         1.00 |
|  vga/p1/CLK    |                                  |                        |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG |                                  | vga/ASCII/entercount   |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | CPU_RESETN_IBUF                  |                        |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | vga/p1/shift_frame               | vga/p1/reset_bit_count |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG |                                  | comMod/AR[0]           |                1 |              6 |         6.00 |
|  clk_IBUF_BUFG | vga/ASCII/enterreg_reg_0         | vga/ASCII/enterreg_reg |                1 |              6 |         6.00 |
|  clock_BUFG    | comMod/comEnOut_OBUF             | comMod/AR[0]           |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG | vga/ASCII/E[0]                   | vga/ASCII/entercount   |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG | vga/ASCII/entercount_reg[3][0]   | vga/ASCII/entercount   |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG | vga/ASCII/entercount_reg[3]_0[0] | vga/ASCII/entercount   |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG | vga/ASCII/entercount_reg[1]_1[0] | vga/ASCII/entercount   |                5 |              7 |         1.40 |
|  clk_IBUF_BUFG | vga/ASCII/entercount_reg[3]_1[0] | vga/ASCII/entercount   |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG | vga/ASCII/entercount_reg[1]_3[0] | vga/ASCII/entercount   |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG | vga/ASCII/entercount_reg[2]_0[0] | vga/ASCII/entercount   |                4 |              7 |         1.75 |
|  clk_IBUF_BUFG | vga/ASCII/entercount_reg[1]_0[0] | vga/ASCII/entercount   |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG | vga/ASCII/entercount_reg[1]_2[0] | vga/ASCII/entercount   |                4 |              7 |         1.75 |
|  clk_IBUF_BUFG | vga/ASCII/entercount_reg[0]_0[0] |                        |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG | vga/p1/load_rx_data_reg_n_0      |                        |                2 |              8 |         4.00 |
|  vga/p1/CLK    | vga/scan_code[7]_i_1_n_0         |                        |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG | vga/p1/shift_frame               |                        |                4 |             10 |         2.50 |
|  vga/clk25     |                                  | comMod/AR[0]           |                3 |             10 |         3.33 |
|  vga/clk25     | vga/Display/vPos                 | comMod/AR[0]           |                3 |             10 |         3.33 |
|  clock_BUFG    | comMod/shiftreg[31]_i_1_n_0      | comMod/AR[0]           |                5 |             32 |         6.40 |
|  clk_IBUF_BUFG |                                  |                        |               19 |             64 |         3.37 |
+----------------+----------------------------------+------------------------+------------------+----------------+--------------+


