

================================================================
== Vivado HLS Report for 'hls_real2xfft'
================================================================
* Date:           Sun Oct 17 00:24:34 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        fe_vhls_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 3.890 ns |   0.50 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+----------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline |
    |   min   |   max   |    min   |    max   |  min |  max |   Type   |
    +---------+---------+----------+----------+------+------+----------+
    |     1032|     1033| 4.128 us | 4.132 us |  1024|  1024| dataflow |
    +---------+---------+----------+----------+------+------+----------+

    + Detail: 
        * Instance: 
        +-------------------------+----------------------+---------+---------+----------+----------+------+------+---------------------------------------------+
        |                         |                      |  Latency (cycles) |  Latency (absolute) |   Interval  |                   Pipeline                  |
        |         Instance        |        Module        |   min   |   max   |    min   |    max   |  min |  max |                     Type                    |
        +-------------------------+----------------------+---------+---------+----------+----------+------+------+---------------------------------------------+
        |window_fn_U0             |window_fn             |     1028|     1029| 4.112 us | 4.116 us |  1024|  1024| loop rewind(delay=0 initiation interval(s)) |
        |Loop_sliding_win_out_U0  |Loop_sliding_win_out  |     1024|     1025| 4.096 us | 4.100 us |  1024|  1024| loop rewind(delay=0 initiation interval(s)) |
        |Loop_real2xfft_outpu_U0  |Loop_real2xfft_outpu  |      512|      513| 2.048 us | 2.052 us |   512|   512| loop rewind(delay=0 initiation interval(s)) |
        |Loop_sliding_win_del_U0  |Loop_sliding_win_del  |      512|      513| 2.048 us | 2.052 us |   512|   512| loop rewind(delay=0 initiation interval(s)) |
        +-------------------------+----------------------+---------+---------+----------+----------+------+------+---------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|      2|    -|
|FIFO             |        4|      -|     200|    368|    -|
|Instance         |        2|      2|     448|    795|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|      -|    -|
|Register         |        -|      -|       -|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        6|      2|     648|   1165|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        2|   ~0  |   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Loop_real2xfft_outpu_U0  |Loop_real2xfft_outpu  |        0|      0|   25|  122|    0|
    |Loop_sliding_win_del_U0  |Loop_sliding_win_del  |        0|      0|  105|  277|    0|
    |Loop_sliding_win_out_U0  |Loop_sliding_win_out  |        0|      0|   73|  207|    0|
    |window_fn_U0             |window_fn             |        2|      2|  245|  189|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        2|      2|  448|  795|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +------------------------+---------+----+----+-----+------+-----+---------+
    |          Name          | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +------------------------+---------+----+----+-----+------+-----+---------+
    |data2window_0_channe_U  |        0|   5|   0|    -|     2|   16|       32|
    |data2window_1_channe_U  |        0|   5|   0|    -|     2|   16|       32|
    |delayed_i_0_channel_U   |        1|  44|   0|    -|   256|   16|     4096|
    |delayed_i_1_channel_U   |        1|  44|   0|    -|   256|   16|     4096|
    |nodelay_i_0_channel_U   |        1|  46|   0|    -|   512|   16|     8192|
    |nodelay_i_1_channel_U   |        1|  46|   0|    -|   512|   16|     8192|
    |windowed_0_channel_U    |        0|   5|   0|    -|     2|   16|       32|
    |windowed_1_channel_U    |        0|   5|   0|    -|     2|   16|       32|
    +------------------------+---------+----+----+-----+------+-----+---------+
    |Total                   |        4| 200|   0|    0|  1544|  128|    24704|
    +------------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +--------------+----------+-------+---+----+------------+------------+
    | Variable Name| Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+-------+---+----+------------+------------+
    |ap_idle       |    and   |      0|  0|   2|           1|           1|
    +--------------+----------+-------+---+----+------------+------------+
    |Total         |          |      0|  0|   2|           1|           1|
    +--------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+---------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object |    C Type    |
+----------------+-----+-----+------------+---------------+--------------+
|din_V_V_TDATA   |  in |   16|    axis    |    din_V_V    |    pointer   |
|din_V_V_TVALID  |  in |    1|    axis    |    din_V_V    |    pointer   |
|din_V_V_TREADY  | out |    1|    axis    |    din_V_V    |    pointer   |
|dout_TDATA      | out |   32|    axis    |  dout_V_data  |    pointer   |
|dout_TLAST      | out |    1|    axis    | dout_V_last_V |    pointer   |
|dout_TVALID     | out |    1|    axis    | dout_V_last_V |    pointer   |
|dout_TREADY     |  in |    1|    axis    | dout_V_last_V |    pointer   |
|ap_clk          |  in |    1| ap_ctrl_hs | hls_real2xfft | return value |
|ap_rst_n        |  in |    1| ap_ctrl_hs | hls_real2xfft | return value |
|ap_start        |  in |    1| ap_ctrl_hs | hls_real2xfft | return value |
|ap_done         | out |    1| ap_ctrl_hs | hls_real2xfft | return value |
|ap_ready        | out |    1| ap_ctrl_hs | hls_real2xfft | return value |
|ap_idle         | out |    1| ap_ctrl_hs | hls_real2xfft | return value |
+----------------+-----+-----+------------+---------------+--------------+

