GowinSynthesis start
Running parser ...
Analyzing Verilog file '/home/fabian/Documents/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v'
Analyzing Verilog file '/home/fabian/Documents/litex_demo/build/sipeed_tang_nano_9k/gateware/sipeed_tang_nano_9k.v'
Compiling module 'sipeed_tang_nano_9k'("/home/fabian/Documents/litex_demo/build/sipeed_tang_nano_9k/gateware/sipeed_tang_nano_9k.v":21)
WARN  (EX3780) : Using initial value of 'builder_interface0_err' since it is never assigned("/home/fabian/Documents/litex_demo/build/sipeed_tang_nano_9k/gateware/sipeed_tang_nano_9k.v":319)
WARN  (EX3780) : Using initial value of 'main_basesoc_adr_burst' since it is never assigned("/home/fabian/Documents/litex_demo/build/sipeed_tang_nano_9k/gateware/sipeed_tang_nano_9k.v":411)
WARN  (EX3780) : Using initial value of 'main_basesoc_litespimmap0' since it is never assigned("/home/fabian/Documents/litex_demo/build/sipeed_tang_nano_9k/gateware/sipeed_tang_nano_9k.v":457)
WARN  (EX3780) : Using initial value of 'main_basesoc_litespimmap1' since it is never assigned("/home/fabian/Documents/litex_demo/build/sipeed_tang_nano_9k/gateware/sipeed_tang_nano_9k.v":458)
WARN  (EX3780) : Using initial value of 'main_basesoc_litespimmap_bus_err' since it is never assigned("/home/fabian/Documents/litex_demo/build/sipeed_tang_nano_9k/gateware/sipeed_tang_nano_9k.v":472)
WARN  (EX3780) : Using initial value of 'main_basesoc_litespimmap_dummy' since it is never assigned("/home/fabian/Documents/litex_demo/build/sipeed_tang_nano_9k/gateware/sipeed_tang_nano_9k.v":485)
WARN  (EX3780) : Using initial value of 'main_basesoc_litespimmap_source_first' since it is never assigned("/home/fabian/Documents/litex_demo/build/sipeed_tang_nano_9k/gateware/sipeed_tang_nano_9k.v":493)
WARN  (EX3780) : Using initial value of 'main_basesoc_litespisdrphycore0' since it is never assigned("/home/fabian/Documents/litex_demo/build/sipeed_tang_nano_9k/gateware/sipeed_tang_nano_9k.v":511)
WARN  (EX3780) : Using initial value of 'main_basesoc_litespisdrphycore1' since it is never assigned("/home/fabian/Documents/litex_demo/build/sipeed_tang_nano_9k/gateware/sipeed_tang_nano_9k.v":512)
WARN  (EX3780) : Using initial value of 'main_basesoc_litespisdrphycore2' since it is never assigned("/home/fabian/Documents/litex_demo/build/sipeed_tang_nano_9k/gateware/sipeed_tang_nano_9k.v":513)
WARN  (EX3780) : Using initial value of 'main_basesoc_litespisdrphycore3' since it is never assigned("/home/fabian/Documents/litex_demo/build/sipeed_tang_nano_9k/gateware/sipeed_tang_nano_9k.v":514)
WARN  (EX3780) : Using initial value of 'main_basesoc_litespisdrphycore_en_int' since it is never assigned("/home/fabian/Documents/litex_demo/build/sipeed_tang_nano_9k/gateware/sipeed_tang_nano_9k.v":526)
WARN  (EX3780) : Using initial value of 'main_basesoc_litespisdrphycore_source_first' since it is never assigned("/home/fabian/Documents/litex_demo/build/sipeed_tang_nano_9k/gateware/sipeed_tang_nano_9k.v":540)
WARN  (EX3780) : Using initial value of 'main_basesoc_ram_bus_err' since it is never assigned("/home/fabian/Documents/litex_demo/build/sipeed_tang_nano_9k/gateware/sipeed_tang_nano_9k.v":563)
WARN  (EX3780) : Using initial value of 'main_basesoc_rx_source_first' since it is never assigned("/home/fabian/Documents/litex_demo/build/sipeed_tang_nano_9k/gateware/sipeed_tang_nano_9k.v":581)
WARN  (EX3780) : Using initial value of 'main_basesoc_rx_source_last' since it is never assigned("/home/fabian/Documents/litex_demo/build/sipeed_tang_nano_9k/gateware/sipeed_tang_nano_9k.v":582)
WARN  (EX3780) : Using initial value of 'main_basesoc_uart_rx_fifo_replace' since it is never assigned("/home/fabian/Documents/litex_demo/build/sipeed_tang_nano_9k/gateware/sipeed_tang_nano_9k.v":676)
WARN  (EX3780) : Using initial value of 'main_basesoc_uart_tx_fifo_replace' since it is never assigned("/home/fabian/Documents/litex_demo/build/sipeed_tang_nano_9k/gateware/sipeed_tang_nano_9k.v":734)
WARN  (EX3780) : Using initial value of 'main_basesoc_uart_tx_fifo_sink_first' since it is never assigned("/home/fabian/Documents/litex_demo/build/sipeed_tang_nano_9k/gateware/sipeed_tang_nano_9k.v":735)
WARN  (EX3780) : Using initial value of 'main_basesoc_uart_tx_fifo_sink_last' since it is never assigned("/home/fabian/Documents/litex_demo/build/sipeed_tang_nano_9k/gateware/sipeed_tang_nano_9k.v":736)
WARN  (EX3780) : Using initial value of 'main_hyperram_bus_err' since it is never assigned("/home/fabian/Documents/litex_demo/build/sipeed_tang_nano_9k/gateware/sipeed_tang_nano_9k.v":804)
WARN  (EX3780) : Using initial value of 'main_vexriscv' since it is never assigned("/home/fabian/Documents/litex_demo/build/sipeed_tang_nano_9k/gateware/sipeed_tang_nano_9k.v":859)
Extracting RAM for identifier 'sram'("/home/fabian/Documents/litex_demo/build/sipeed_tang_nano_9k/gateware/sipeed_tang_nano_9k.v":2730)
Extracting RAM for identifier 'mem'("/home/fabian/Documents/litex_demo/build/sipeed_tang_nano_9k/gateware/sipeed_tang_nano_9k.v":2753)
Extracting RAM for identifier 'storage'("/home/fabian/Documents/litex_demo/build/sipeed_tang_nano_9k/gateware/sipeed_tang_nano_9k.v":2769)
Extracting RAM for identifier 'storage_1'("/home/fabian/Documents/litex_demo/build/sipeed_tang_nano_9k/gateware/sipeed_tang_nano_9k.v":2790)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 1("/home/fabian/Documents/litex_demo/build/sipeed_tang_nano_9k/gateware/sipeed_tang_nano_9k.v":1176)
WARN  (EX3791) : Expression size 2 truncated to fit in target size 1("/home/fabian/Documents/litex_demo/build/sipeed_tang_nano_9k/gateware/sipeed_tang_nano_9k.v":1184)
WARN  (EX3791) : Expression size 4 truncated to fit in target size 1("/home/fabian/Documents/litex_demo/build/sipeed_tang_nano_9k/gateware/sipeed_tang_nano_9k.v":1187)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 1("/home/fabian/Documents/litex_demo/build/sipeed_tang_nano_9k/gateware/sipeed_tang_nano_9k.v":1190)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 6("/home/fabian/Documents/litex_demo/build/sipeed_tang_nano_9k/gateware/sipeed_tang_nano_9k.v":1481)
WARN  (EX3791) : Expression size 48 truncated to fit in target size 32("/home/fabian/Documents/litex_demo/build/sipeed_tang_nano_9k/gateware/sipeed_tang_nano_9k.v":1599)
WARN  (EX3791) : Expression size 30 truncated to fit in target size 2("/home/fabian/Documents/litex_demo/build/sipeed_tang_nano_9k/gateware/sipeed_tang_nano_9k.v":1613)
WARN  (EX3791) : Expression size 2 truncated to fit in target size 1("/home/fabian/Documents/litex_demo/build/sipeed_tang_nano_9k/gateware/sipeed_tang_nano_9k.v":1616)
WARN  (EX3791) : Expression size 30 truncated to fit in target size 14("/home/fabian/Documents/litex_demo/build/sipeed_tang_nano_9k/gateware/sipeed_tang_nano_9k.v":1662)
WARN  (EX3791) : Expression size 33 truncated to fit in target size 32("/home/fabian/Documents/litex_demo/build/sipeed_tang_nano_9k/gateware/sipeed_tang_nano_9k.v":2263)
WARN  (EX3791) : Expression size 34 truncated to fit in target size 32("/home/fabian/Documents/litex_demo/build/sipeed_tang_nano_9k/gateware/sipeed_tang_nano_9k.v":2266)
WARN  (EX3791) : Expression size 36 truncated to fit in target size 32("/home/fabian/Documents/litex_demo/build/sipeed_tang_nano_9k/gateware/sipeed_tang_nano_9k.v":2269)
WARN  (EX3791) : Expression size 40 truncated to fit in target size 32("/home/fabian/Documents/litex_demo/build/sipeed_tang_nano_9k/gateware/sipeed_tang_nano_9k.v":2272)
WARN  (EX3791) : Expression size 33 truncated to fit in target size 32("/home/fabian/Documents/litex_demo/build/sipeed_tang_nano_9k/gateware/sipeed_tang_nano_9k.v":2279)
WARN  (EX3791) : Expression size 34 truncated to fit in target size 32("/home/fabian/Documents/litex_demo/build/sipeed_tang_nano_9k/gateware/sipeed_tang_nano_9k.v":2282)
WARN  (EX3791) : Expression size 34 truncated to fit in target size 32("/home/fabian/Documents/litex_demo/build/sipeed_tang_nano_9k/gateware/sipeed_tang_nano_9k.v":2285)
WARN  (EX3791) : Expression size 34 truncated to fit in target size 32("/home/fabian/Documents/litex_demo/build/sipeed_tang_nano_9k/gateware/sipeed_tang_nano_9k.v":2288)
WARN  (EX3791) : Expression size 7 truncated to fit in target size 6("/home/fabian/Documents/litex_demo/build/sipeed_tang_nano_9k/gateware/sipeed_tang_nano_9k.v":2412)
Compiling module 'VexRiscv'("/home/fabian/Documents/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v":7)
Extracting RAM for identifier 'RegFilePlugin_regFile'("/home/fabian/Documents/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v":1323)
Compiling module 'InstructionCache'("/home/fabian/Documents/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v":6021)
Extracting RAM for identifier 'banks_0'("/home/fabian/Documents/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v":6127)
Extracting RAM for identifier 'ways_0_tags'("/home/fabian/Documents/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v":6128)
Compiling module 'DataCache'("/home/fabian/Documents/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v":5167)
Extracting RAM for identifier 'ways_0_tags'("/home/fabian/Documents/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v":5381)
Extracting RAM for identifier 'ways_0_data_symbol0'("/home/fabian/Documents/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v":5382)
Extracting RAM for identifier 'ways_0_data_symbol1'("/home/fabian/Documents/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v":5383)
Extracting RAM for identifier 'ways_0_data_symbol2'("/home/fabian/Documents/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v":5384)
Extracting RAM for identifier 'ways_0_data_symbol3'("/home/fabian/Documents/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v":5385)
WARN  (EX3858) : System task 'display' is ignored for synthesis("/home/fabian/Documents/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v":5993)
WARN  (EX1998) : Net 'IBusCachedPlugin_cache_io_cpu_fetch_isRemoved' does not have a driver("/home/fabian/Documents/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v":67)
WARN  (EX1998) : Net 'dataCache_1_io_cpu_writeBack_fence_SW' does not have a driver("/home/fabian/Documents/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v":81)
WARN  (EX1998) : Net 'dataCache_1_io_cpu_writeBack_fence_SR' does not have a driver("/home/fabian/Documents/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v":82)
WARN  (EX1998) : Net 'dataCache_1_io_cpu_writeBack_fence_SO' does not have a driver("/home/fabian/Documents/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v":83)
WARN  (EX1998) : Net 'dataCache_1_io_cpu_writeBack_fence_SI' does not have a driver("/home/fabian/Documents/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v":84)
WARN  (EX1998) : Net 'dataCache_1_io_cpu_writeBack_fence_PW' does not have a driver("/home/fabian/Documents/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v":85)
WARN  (EX1998) : Net 'dataCache_1_io_cpu_writeBack_fence_PR' does not have a driver("/home/fabian/Documents/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v":86)
WARN  (EX1998) : Net 'dataCache_1_io_cpu_writeBack_fence_PO' does not have a driver("/home/fabian/Documents/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v":87)
WARN  (EX1998) : Net 'dataCache_1_io_cpu_writeBack_fence_PI' does not have a driver("/home/fabian/Documents/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v":88)
WARN  (EX1998) : Net 'dataCache_1_io_cpu_writeBack_fence_FM[3]' does not have a driver("/home/fabian/Documents/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v":89)
WARN  (EX1998) : Net 'IBusCachedPlugin_mmuBus_rsp_bypassTranslation' does not have a driver("/home/fabian/Documents/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v":604)
WARN  (EX1998) : Net 'dBus_rsp_payload_last' does not have a driver("/home/fabian/Documents/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v":617)
WARN  (EX1998) : Net 'DBusCachedPlugin_mmuBus_rsp_bypassTranslation' does not have a driver("/home/fabian/Documents/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v":632)
WARN  (EX1998) : Net 'CsrPlugin_mtvec_mode[1]' does not have a driver("/home/fabian/Documents/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v":930)
WARN  (EX1998) : Net 'main_basesoc_litespisdrphycore_dq_i[0]' does not have a driver("/home/fabian/Documents/litex_demo/build/sipeed_tang_nano_9k/gateware/sipeed_tang_nano_9k.v":522)
NOTE  (EX0101) : Current top module is "sipeed_tang_nano_9k"
WARN  (EX0211) : The output port "io_cpu_writeBack_exclusiveOk" of module "DataCache" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/fabian/Documents/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v":5210)
WARN  (EX0211) : The output port "io_cpu_writesPending" of module "DataCache" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/fabian/Documents/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v":5216)
[5%] Running netlist conversion ...
WARN  (CV0021) : Inout IO_psram_dq[15:8] is unused("/home/fabian/Documents/litex_demo/build/sipeed_tang_nano_9k/gateware/sipeed_tang_nano_9k.v":22)
WARN  (CV0019) : Inout IO_psram_rwds[1] is unused("/home/fabian/Documents/litex_demo/build/sipeed_tang_nano_9k/gateware/sipeed_tang_nano_9k.v":23)
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "/home/fabian/Documents/litex_demo/build/sipeed_tang_nano_9k/gateware/impl/gwsynthesis/project.vg" completed
[100%] Generate report file "/home/fabian/Documents/litex_demo/build/sipeed_tang_nano_9k/gateware/impl/gwsynthesis/project_syn.rpt.html" completed
GowinSynthesis finish
