# Clock Divide by 9


Design a divide-by-9 circuit using D Flipflops and logic gates. Write a testbench and simulate your circuit using VCS. 
Show the simulation waveform and verify if the design result is correct or not.

![Schematic](https://github.com/mihir8181/VerilogHDL-Codes/blob/master/Clock_Divide_by9%20Using_DFF/Divideby9.png "Sch")

**DVE Simulation Result**

![simulation](https://github.com/mihir8181/VerilogHDL-Codes/blob/master/Clock_Divide_by9%20Using_DFF/Divide_by_9_dve_print.png "simulation")
