<?xml version="1.0" encoding="UTF-8"?>
<ifxmlcfg version="1.0.0">
    <checksum>c8583630c4e28893f798cf174c7a42f480670dc1b5f4f49c410eaa61c8b97d9e</checksum>
    <version label="V0.1.0"/>
	<svd file="tc4d_eth.svd"/>
	<disclaimer file="disclaimer.txt"/> 
	<moduledesc name="LETH DMA" description="Gigabit Ethernet DMA" exporter="ModuleExporter.py" hide="0"/>
    <header file="tc4d_leth_dma_cfg.h">
		<verticalcontainer label="Leth DMA" stretch="2">
		    <edit visible="false" define="LETH.DMA_DESC_TYPE_NORMAL" default="(0)"/>
            <edit visible="false" define="LETH.DMA_DESC_TYPE_NORMAL_CONTEXT" default="(1)"/>
            <checkbox label="Enable DMA" define="LETH.DMA_MODE.SWR" default="1" font="Source Sans Pro,15,0,0,100,1,0,0,0,0" color="255;128;64">
                <action event="checked" cmd="setDef" data="LETH.DMA_TOP.enabled=1"/>
                <action event="unchecked" cmd="setDef" data="LETH.DMA_TOP.enabled=0"/>
            </checkbox>
			<groupcontainer define="LETH.DMA_TOP" font="Source Sans Pro,12,0,0,100,0,0,0,0,0">
				<verticalcontainer>
					<groupcontainer label="DMA Configuration" font="Source Sans Pro,12,0,0,64,0,0,0,0,0">
						<formcontainer>
							<checkbox label="Address-Aligned Beats" define="LETH.DMA_SYSBUS_MODE.AAL" default="1"/>
							<combo label="AXI Burst Length" define="LETH.DMA_SYSBUS_MODE_BLENx" svd="0" default="label=16">
								<item label="4"   value="4"/>
								<item label="8"   value="8"/>
								<item label="16"  value="16"/>
							</combo>
							<math visible="false" define="LETH.DMA_SYSBUS_MODE.BLEN4"   formula="LETH.DMA_SYSBUS_MODE_BLENx==4?1:0"/>
							<math visible="false" define="LETH.DMA_SYSBUS_MODE.BLEN8"   formula="LETH.DMA_SYSBUS_MODE_BLENx==8?1:0"/>
							<math visible="false" define="LETH.DMA_SYSBUS_MODE.BLEN16"  formula="LETH.DMA_SYSBUS_MODE_BLENx==16?1:0"/>
							<math visible="false" define="LETH.DMA_SYSBUS_MODE.BLEN32"  formula="LETH.DMA_SYSBUS_MODE_BLENx==32?1:0"/>
							<math visible="false" define="LETH.DMA_SYSBUS_MODE.BLEN64"  formula="LETH.DMA_SYSBUS_MODE_BLENx==64?1:0"/>
							<math visible="false" define="LETH.DMA_SYSBUS_MODE.BLEN128" formula="LETH.DMA_SYSBUS_MODE_BLENx==128?1:0"/>
							<math visible="false" define="LETH.DMA_SYSBUS_MODE.BLEN256" formula="LETH.DMA_SYSBUS_MODE_BLENx==256?1:0"/>
							<combo label="Tx Descriptor Pre-fetch threshold" define="LETH.DMA_TX_EDMA_CONTROL.TDPS" default="value=0">
								<item label="0 descriptors"/>
								<item label="4 descriptors"/>
								<item label="8 descriptors"/>
								<item label="12 descriptors"/>
							</combo>
							<combo label="Rx Descriptor Pre-fetch threshold" define="LETH.DMA_RX_EDMA_CONTROL.RDPS" default="value=0">
								<item label="0 descriptors"/>
								<item label="4 descriptors"/>
								<item label="8 descriptors"/>
								<item label="12 descriptors"/>
							</combo>
						</formcontainer>
					</groupcontainer>
					<tabcontainer define="LETH.DMA_CHANNEL_SELECT">
						<include IDX="0">icw_tc4d_LETH_dma_channel_tmpl.xml</include>
						<include IDX="1">icw_tc4d_LETH_dma_channel_tmpl.xml</include>
						<include IDX="2">icw_tc4d_LETH_dma_channel_tmpl.xml</include>
						<include IDX="3">icw_tc4d_LETH_dma_channel_tmpl.xml</include>
						<include IDX="4">icw_tc4d_LETH_dma_channel_tmpl.xml</include>
						<include IDX="5">icw_tc4d_LETH_dma_channel_tmpl.xml</include>
						<include IDX="6">icw_tc4d_LETH_dma_channel_tmpl.xml</include>
						<include IDX="7">icw_tc4d_LETH_dma_channel_tmpl.xml</include>
					</tabcontainer>
				</verticalcontainer>
			</groupcontainer>
			<math visible="false" define="LETH.DMA_PORT_SELECTION.DMAPORTSEL" formula="LETH.DMA_PORT_SELECTION_CH7*128+LETH.DMA_PORT_SELECTION_CH6*64+LETH.DMA_PORT_SELECTION_CH5*32+LETH.DMA_PORT_SELECTION_CH4*16+LETH.DMA_PORT_SELECTION_CH3*8+LETH.DMA_PORT_SELECTION_CH2*4+LETH.DMA_PORT_SELECTION_CH1*2+LETH.DMA_PORT_SELECTION_CH0" header="tc4d_leth_brdg_cfg.h"/>
		</verticalcontainer>
    </header>
</ifxmlcfg>
