INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:17:12 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.639ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.700ns  (clk rise@3.700ns - clk rise@0.000ns)
  Data Path Delay:        4.983ns  (logic 1.556ns (31.226%)  route 3.427ns (68.774%))
  Logic Levels:           15  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 4.183 - 3.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=911, unset)          0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X8Y116         FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y116         FDCE (Prop_fdce_C_Q)         0.254     0.762 r  lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[0]/Q
                         net (fo=48, routed)          0.333     1.095    lsq1/handshake_lsq_lsq1_core/ldq_head_q
    SLICE_X9Y116         LUT3 (Prop_lut3_I1_O)        0.043     1.138 r  lsq1/handshake_lsq_lsq1_core/ldq_head_q[0]_i_3/O
                         net (fo=32, routed)          0.421     1.559    lsq1/handshake_lsq_lsq1_core/ldq_head_q[0]_i_3_n_0
    SLICE_X6Y116         LUT6 (Prop_lut6_I3_O)        0.043     1.602 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_14/O
                         net (fo=9, routed)           0.415     2.016    lsq1/handshake_lsq_lsq1_core/dataReg_reg[28]
    SLICE_X7Y116         LUT6 (Prop_lut6_I5_O)        0.043     2.059 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__1_i_10/O
                         net (fo=22, routed)          0.334     2.393    lsq1/handshake_lsq_lsq1_core/ltOp_carry__1_i_10_n_0
    SLICE_X4Y117         LUT4 (Prop_lut4_I0_O)        0.043     2.436 f  lsq1/handshake_lsq_lsq1_core/level4_c1[9]_i_2/O
                         net (fo=5, routed)           0.213     2.650    load1/data_tehb/control/level4_c1_reg[9]
    SLICE_X5Y118         LUT6 (Prop_lut6_I3_O)        0.043     2.693 r  load1/data_tehb/control/ltOp_carry_i_1/O
                         net (fo=1, routed)           0.244     2.937    addf0/operator/DI[3]
    SLICE_X6Y118         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.187     3.124 r  addf0/operator/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.124    addf0/operator/ltOp_carry_n_0
    SLICE_X6Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.174 r  addf0/operator/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.174    addf0/operator/ltOp_carry__0_n_0
    SLICE_X6Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.224 r  addf0/operator/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.224    addf0/operator/ltOp_carry__1_n_0
    SLICE_X6Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.274 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.274    addf0/operator/ltOp_carry__2_n_0
    SLICE_X6Y122         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.122     3.396 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=89, routed)          0.360     3.755    load1/data_tehb/control/CO[0]
    SLICE_X7Y122         LUT2 (Prop_lut2_I0_O)        0.133     3.888 r  load1/data_tehb/control/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     3.888    addf0/operator/ps_c1_reg[3][0]
    SLICE_X7Y122         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.227     4.115 r  addf0/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.115    addf0/operator/_inferred__1/i__carry_n_0
    SLICE_X7Y123         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.107     4.222 r  addf0/operator/_inferred__1/i__carry__0/O[2]
                         net (fo=7, routed)           0.432     4.654    load1/data_tehb/control/ps_c1_reg[3]_0[2]
    SLICE_X6Y123         LUT5 (Prop_lut5_I1_O)        0.118     4.772 f  load1/data_tehb/control/level4_c1[25]_i_6/O
                         net (fo=12, routed)          0.297     5.070    load1/data_tehb/control/level4_c1[25]_i_6_n_0
    SLICE_X9Y122         LUT6 (Prop_lut6_I4_O)        0.043     5.113 r  load1/data_tehb/control/level4_c1[23]_i_1/O
                         net (fo=14, routed)          0.378     5.491    addf0/operator/RightShifterComponent/level4_c1_reg[10]_0
    SLICE_X9Y124         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.700     3.700 r  
                                                      0.000     3.700 r  clk (IN)
                         net (fo=911, unset)          0.483     4.183    addf0/operator/RightShifterComponent/clk
    SLICE_X9Y124         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[23]/C
                         clock pessimism              0.000     4.183    
                         clock uncertainty           -0.035     4.147    
    SLICE_X9Y124         FDRE (Setup_fdre_C_R)       -0.295     3.852    addf0/operator/RightShifterComponent/level4_c1_reg[23]
  -------------------------------------------------------------------
                         required time                          3.852    
                         arrival time                          -5.491    
  -------------------------------------------------------------------
                         slack                                 -1.639    




