# SPI-Communication

Designed SPI Master‑Slave communication in Verilog on Boolean FPGA board, enabling full‑duplex data exchange via 8‑bit shift registers and SPI clock. Used push‑buttons for reset/start and LEDs for transmission check. Achieved bi‑directional communication with edge‑triggered sampling.

---

## 🔗 SPI Demo Video

🎥 [Watch the SPI demo video](https://drive.google.com/file/d/1yjIir6gsTuhqtL_1SDm9XiHnAzJr-hor/view?usp=sharing)

---

## 🖼️ SPI Connection Image

![SPI Connection](https://drive.google.com/uc?export=view&id=1cGYmu_vXMZvDYsQC5_s-jvg4YXZChHHf)

