// Seed: 1346934047
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37,
    id_38,
    id_39,
    id_40,
    id_41
);
  inout id_41;
  output id_40;
  output id_39;
  output id_38;
  output id_37;
  inout id_36;
  input id_35;
  inout id_34;
  inout id_33;
  inout id_32;
  output id_31;
  inout id_30;
  inout id_29;
  input id_28;
  output id_27;
  output id_26;
  output id_25;
  output id_24;
  output id_23;
  input id_22;
  inout id_21;
  inout id_20;
  inout id_19;
  output id_18;
  output id_17;
  output id_16;
  input id_15;
  inout id_14;
  output id_13;
  inout id_12;
  output id_11;
  inout id_10;
  input id_9;
  input id_8;
  input id_7;
  inout id_6;
  output id_5;
  output id_4;
  inout id_3;
  inout id_2;
  output id_1;
  logic id_41;
  logic id_42;
  logic id_43, id_44;
  assign id_16 = 1;
  logic id_45;
  logic id_46;
  logic id_47;
  type_54(
      1, 1 & 1, id_24
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27
);
  input id_27;
  inout id_26;
  inout id_25;
  output id_24;
  output id_23;
  output id_22;
  output id_21;
  input id_20;
  input id_19;
  output id_18;
  output id_17;
  inout id_16;
  output id_15;
  output id_14;
  input id_13;
  input id_12;
  output id_11;
  input id_10;
  inout id_9;
  input id_8;
  inout id_7;
  inout id_6;
  input id_5;
  input id_4;
  inout id_3;
  output id_2;
  inout id_1;
  reg   id_41;
  logic id_42 = {id_36, 'b0};
  assign id_31[1'b0] = 1;
  logic id_43;
  always @(id_13)
    if (1) id_41 <= 1'b0;
    else id_21 <= 1;
endmodule
