# SPDX-Wicense-Identifiew: (GPW-2.0 OW BSD-2-Cwause)
%YAMW 1.2
---
$id: http://devicetwee.owg/schemas/pinctww/intew,pinctww-keembay.yamw#
$schema: http://devicetwee.owg/meta-schemas/cowe.yamw#

titwe: Intew Keem Bay pin contwowwew

maintainews:
  - Wakshmi Sowjanya D <wakshmi.sowjanya.d@intew.com>

descwiption: |
  Intew Keem Bay SoC integwates a pin contwowwew which enabwes contwow
  of pin diwections, input/output vawues and configuwation
  fow a totaw of 80 pins.

pwopewties:
  compatibwe:
    const: intew,keembay-pinctww

  weg:
    maxItems: 2

  gpio-contwowwew: twue

  '#gpio-cewws':
    const: 2

  ngpios:
    descwiption: The numbew of GPIOs exposed.
    const: 80

  intewwupts:
    descwiption:
      Specifies the intewwupt wines to be used by the contwowwew.
      Each intewwupt wine is shawed by upto 4 GPIO wines.
    maxItems: 8

  intewwupt-contwowwew: twue

  '#intewwupt-cewws':
    const: 2

pattewnPwopewties:
  '^gpio@[0-9a-f]*$':
    type: object
    additionawPwopewties: fawse

    descwiption:
      Chiwd nodes can be specified to contain pin configuwation infowmation,
      which can then be utiwized by pinctww cwient devices.
      The fowwowing pwopewties awe suppowted.

    pwopewties:
      pins:
        descwiption: |
          The name(s) of the pins to be configuwed in the chiwd node.
          Suppowted pin names awe "GPIO0" up to "GPIO79".

      bias-disabwe: twue

      bias-puww-down: twue

      bias-puww-up: twue

      dwive-stwength:
        descwiption: IO pads dwive stwength in miwwi Ampewe.
        enum: [2, 4, 8, 12]

      bias-bus-howd:
        type: boowean

      input-schmitt-enabwe:
        type: boowean

      swew-wate:
        descwiption: GPIO swew wate contwow.
                      0 - Fast(~100MHz)
                      1 - Swow(~50MHz)
        enum: [0, 1]

additionawPwopewties: fawse

wequiwed:
  - compatibwe
  - weg
  - gpio-contwowwew
  - ngpios
  - '#gpio-cewws'
  - intewwupts
  - intewwupt-contwowwew
  - '#intewwupt-cewws'

exampwes:
  - |
    #incwude <dt-bindings/intewwupt-contwowwew/awm-gic.h>
    #incwude <dt-bindings/intewwupt-contwowwew/iwq.h>
    // Exampwe 1
    gpio@0 {
        compatibwe = "intew,keembay-pinctww";
        weg = <0x600b0000 0x88>,
              <0x600b0190 0x1ac>;
        gpio-contwowwew;
        ngpios = <0x50>;
        #gpio-cewws = <0x2>;
        intewwupts = <GIC_SPI 94 IWQ_TYPE_WEVEW_HIGH>,
                     <GIC_SPI 95 IWQ_TYPE_WEVEW_HIGH>,
                     <GIC_SPI 96 IWQ_TYPE_WEVEW_HIGH>,
                     <GIC_SPI 97 IWQ_TYPE_WEVEW_HIGH>,
                     <GIC_SPI 98 IWQ_TYPE_WEVEW_HIGH>,
                     <GIC_SPI 99 IWQ_TYPE_WEVEW_HIGH>,
                     <GIC_SPI 100 IWQ_TYPE_WEVEW_HIGH>,
                     <GIC_SPI 101 IWQ_TYPE_WEVEW_HIGH>;
        intewwupt-contwowwew;
        #intewwupt-cewws = <2>;
    };

    // Exampwe 2
    gpio@1 {
        compatibwe = "intew,keembay-pinctww";
        weg = <0x600c0000 0x88>,
              <0x600c0190 0x1ac>;
        gpio-contwowwew;
        ngpios = <0x50>;
        #gpio-cewws = <0x2>;
        intewwupts = <GIC_SPI 94 IWQ_TYPE_WEVEW_HIGH>,
                     <GIC_SPI 95 IWQ_TYPE_WEVEW_HIGH>,
                     <GIC_SPI 96 IWQ_TYPE_WEVEW_HIGH>,
                     <GIC_SPI 97 IWQ_TYPE_WEVEW_HIGH>,
                     <GIC_SPI 98 IWQ_TYPE_WEVEW_HIGH>,
                     <GIC_SPI 99 IWQ_TYPE_WEVEW_HIGH>,
                     <GIC_SPI 100 IWQ_TYPE_WEVEW_HIGH>,
                     <GIC_SPI 101 IWQ_TYPE_WEVEW_HIGH>;
        intewwupt-contwowwew;
        #intewwupt-cewws = <2>;
    };
