	ed_synth u0 (
		.axil_driver_clk_i_clk       (_connected_to_axil_driver_clk_i_clk_),       //   input,    width = 1,   axil_driver_clk_i.clk
		.axil_driver_rst_n_i_reset_n (_connected_to_axil_driver_rst_n_i_reset_n_), //   input,    width = 1, axil_driver_rst_n_i.reset_n
		.cal_done_rst_n_reset_n      (_connected_to_cal_done_rst_n_reset_n_),      //  output,    width = 1,      cal_done_rst_n.reset_n
		.ref_clk_i_clk               (_connected_to_ref_clk_i_clk_),               //   input,    width = 1,           ref_clk_i.clk
		.core_init_n_i_reset_n       (_connected_to_core_init_n_i_reset_n_),       //   input,    width = 1,       core_init_n_i.reset_n
		.usr_clk_o_clk               (_connected_to_usr_clk_o_clk_),               //  output,    width = 1,           usr_clk_o.clk
		.usr_rst_n_o_reset_n         (_connected_to_usr_rst_n_o_reset_n_),         //  output,    width = 1,         usr_rst_n_o.reset_n
		.s0_axi4_araddr              (_connected_to_s0_axi4_araddr_),              //   input,   width = 32,             s0_axi4.araddr
		.s0_axi4_arburst             (_connected_to_s0_axi4_arburst_),             //   input,    width = 2,                    .arburst
		.s0_axi4_arid                (_connected_to_s0_axi4_arid_),                //   input,    width = 7,                    .arid
		.s0_axi4_arlen               (_connected_to_s0_axi4_arlen_),               //   input,    width = 8,                    .arlen
		.s0_axi4_arlock              (_connected_to_s0_axi4_arlock_),              //   input,    width = 1,                    .arlock
		.s0_axi4_arqos               (_connected_to_s0_axi4_arqos_),               //   input,    width = 4,                    .arqos
		.s0_axi4_arsize              (_connected_to_s0_axi4_arsize_),              //   input,    width = 3,                    .arsize
		.s0_axi4_arvalid             (_connected_to_s0_axi4_arvalid_),             //   input,    width = 1,                    .arvalid
		.s0_axi4_aruser              (_connected_to_s0_axi4_aruser_),              //   input,    width = 4,                    .aruser
		.s0_axi4_arprot              (_connected_to_s0_axi4_arprot_),              //   input,    width = 3,                    .arprot
		.s0_axi4_awaddr              (_connected_to_s0_axi4_awaddr_),              //   input,   width = 32,                    .awaddr
		.s0_axi4_awburst             (_connected_to_s0_axi4_awburst_),             //   input,    width = 2,                    .awburst
		.s0_axi4_awid                (_connected_to_s0_axi4_awid_),                //   input,    width = 7,                    .awid
		.s0_axi4_awlen               (_connected_to_s0_axi4_awlen_),               //   input,    width = 8,                    .awlen
		.s0_axi4_awlock              (_connected_to_s0_axi4_awlock_),              //   input,    width = 1,                    .awlock
		.s0_axi4_awqos               (_connected_to_s0_axi4_awqos_),               //   input,    width = 4,                    .awqos
		.s0_axi4_awsize              (_connected_to_s0_axi4_awsize_),              //   input,    width = 3,                    .awsize
		.s0_axi4_awvalid             (_connected_to_s0_axi4_awvalid_),             //   input,    width = 1,                    .awvalid
		.s0_axi4_awuser              (_connected_to_s0_axi4_awuser_),              //   input,    width = 4,                    .awuser
		.s0_axi4_awprot              (_connected_to_s0_axi4_awprot_),              //   input,    width = 3,                    .awprot
		.s0_axi4_bready              (_connected_to_s0_axi4_bready_),              //   input,    width = 1,                    .bready
		.s0_axi4_rready              (_connected_to_s0_axi4_rready_),              //   input,    width = 1,                    .rready
		.s0_axi4_wdata               (_connected_to_s0_axi4_wdata_),               //   input,  width = 256,                    .wdata
		.s0_axi4_wstrb               (_connected_to_s0_axi4_wstrb_),               //   input,   width = 32,                    .wstrb
		.s0_axi4_wlast               (_connected_to_s0_axi4_wlast_),               //   input,    width = 1,                    .wlast
		.s0_axi4_wvalid              (_connected_to_s0_axi4_wvalid_),              //   input,    width = 1,                    .wvalid
		.s0_axi4_wuser               (_connected_to_s0_axi4_wuser_),               //   input,   width = 64,                    .wuser
		.s0_axi4_ruser               (_connected_to_s0_axi4_ruser_),               //  output,   width = 64,                    .ruser
		.s0_axi4_arready             (_connected_to_s0_axi4_arready_),             //  output,    width = 1,                    .arready
		.s0_axi4_awready             (_connected_to_s0_axi4_awready_),             //  output,    width = 1,                    .awready
		.s0_axi4_bid                 (_connected_to_s0_axi4_bid_),                 //  output,    width = 7,                    .bid
		.s0_axi4_bresp               (_connected_to_s0_axi4_bresp_),               //  output,    width = 2,                    .bresp
		.s0_axi4_bvalid              (_connected_to_s0_axi4_bvalid_),              //  output,    width = 1,                    .bvalid
		.s0_axi4_rdata               (_connected_to_s0_axi4_rdata_),               //  output,  width = 256,                    .rdata
		.s0_axi4_rid                 (_connected_to_s0_axi4_rid_),                 //  output,    width = 7,                    .rid
		.s0_axi4_rlast               (_connected_to_s0_axi4_rlast_),               //  output,    width = 1,                    .rlast
		.s0_axi4_rresp               (_connected_to_s0_axi4_rresp_),               //  output,    width = 2,                    .rresp
		.s0_axi4_rvalid              (_connected_to_s0_axi4_rvalid_),              //  output,    width = 1,                    .rvalid
		.s0_axi4_wready              (_connected_to_s0_axi4_wready_),              //  output,    width = 1,                    .wready
		.mem_mem_ck_t                (_connected_to_mem_mem_ck_t_),                //  output,    width = 1,                 mem.mem_ck_t
		.mem_mem_ck_c                (_connected_to_mem_mem_ck_c_),                //  output,    width = 1,                    .mem_ck_c
		.mem_mem_cke                 (_connected_to_mem_mem_cke_),                 //  output,    width = 1,                    .mem_cke
		.mem_mem_reset_n             (_connected_to_mem_mem_reset_n_),             //  output,    width = 1,                    .mem_reset_n
		.mem_mem_cs                  (_connected_to_mem_mem_cs_),                  //  output,    width = 1,                    .mem_cs
		.mem_mem_ca                  (_connected_to_mem_mem_ca_),                  //  output,    width = 6,                    .mem_ca
		.mem_mem_dq                  (_connected_to_mem_mem_dq_),                  //   inout,   width = 32,                    .mem_dq
		.mem_mem_dqs_t               (_connected_to_mem_mem_dqs_t_),               //   inout,    width = 4,                    .mem_dqs_t
		.mem_mem_dqs_c               (_connected_to_mem_mem_dqs_c_),               //   inout,    width = 4,                    .mem_dqs_c
		.mem_mem_dmi                 (_connected_to_mem_mem_dmi_),                 //   inout,    width = 4,                    .mem_dmi
		.oct_oct_rzqin               (_connected_to_oct_oct_rzqin_),               //   input,    width = 1,                 oct.oct_rzqin
		.s0_axil_clk_i_clk           (_connected_to_s0_axil_clk_i_clk_),           //   input,    width = 1,       s0_axil_clk_i.clk
		.s0_axil_rst_n_i_reset_n     (_connected_to_s0_axil_rst_n_i_reset_n_)      //   input,    width = 1,     s0_axil_rst_n_i.reset_n
	);

