// Seed: 277816791
module module_0 (
    input tri0 id_0,
    input tri0 id_1,
    input wand id_2,
    input wand id_3,
    input tri1 id_4
);
  wire id_6;
  tri1 id_7;
  wire id_8;
  assign #id_9 id_7 = 1;
  wire id_10;
  wand id_11 = id_1;
endmodule
module module_1 (
    input wor id_0,
    input wire id_1,
    input supply1 id_2,
    input wand id_3,
    output wire id_4,
    input uwire id_5,
    input tri0 id_6,
    input tri0 id_7,
    inout supply1 id_8,
    output supply1 id_9,
    output wand id_10,
    input wor id_11,
    input tri id_12,
    output tri0 id_13
    , id_15
);
  wire id_16;
  module_0(
      id_6, id_5, id_2, id_5, id_1
  );
endmodule
