;redcode
;assert 1
	SPL 0, #332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB @10, 0
	SPL 1, @-1
	SUB 412, @0
	SUB 0, @20
	SUB @0, @4
	SPL 0, <1
	SPL 0, <1
	SLT 121, 90
	MOV -1, <-20
	SLT 121, 90
	SPL <121, 103
	SLT 121, 90
	SUB @0, @1
	SPL 121
	SPL 0, <2
	CMP 270, 60
	SPL 0, <2
	SUB @10, 0
	SPL <741, -105
	SLT 121, 90
	SPL 500, #342
	SUB 0, @20
	CMP 270, 60
	SUB 1, 120
	SUB @2, @0
	ADD @-16, 500
	SUB @-127, 100
	CMP @127, 106
	ADD 612, 20
	ADD @10, 0
	ADD @-16, 500
	ADD 0, @20
	SPL 61, @2
	MOV -1, <-20
	SPL 0, #332
	CMP 500, @342
	SPL 0, #332
	SPL 0, #332
	SPL 0, #332
	CMP 500, @342
	SPL 0, #332
	SPL 0, #332
	MOV -1, <-20
	MOV -7, <-20
	CMP 270, 60
