<!doctype html><html class="not-ready lg:text-base" style=--bg:#fff lang=en-gb><head><meta charset=utf-8><meta http-equiv=X-UA-Compatible content="IE=edge"><meta name=viewport content="width=device-width,initial-scale=1,shrink-to-fit=no"><title>RISC-V Assembler Cheat Sheet - Project F</title>
<meta name=theme-color><meta name=description content="This cheat sheet provides a handy guide to 32-bit RISC-V instructions. I&rsquo;ve aimed it at software developers, so group instructions by purpose and include common pseudoinstructions."><meta name=author content="Will Green"><link rel="preload stylesheet" as=style href=https://projectf.io/main.min.css><link rel=preload as=image href=https://projectf.io/theme.png><link rel=preload as=image href=https://projectf.io/twitter.svg><link rel=preload as=image href=https://projectf.io/github.svg><link rel=preload as=image href=https://projectf.io/mastodon.svg><link rel=preload as=image href=https://projectf.io/rss.svg><script defer src=https://projectf.io/highlight.min.js onload=hljs.initHighlightingOnLoad()></script><link rel=icon href=https://projectf.io/favicon.ico><link rel=apple-touch-icon href=https://projectf.io/apple-touch-icon.png><meta name=generator content="Hugo 0.127.0"><script src=https://cdn-eu.usefathom.com/script.js data-site=EVCGKVDN defer></script><meta itemprop=name content="RISC-V Assembler Cheat Sheet"><meta itemprop=description content="This cheat sheet provides a handy guide to 32-bit RISC-V instructions. I‚Äôve aimed it at software developers, so group instructions by purpose and include common pseudoinstructions."><meta itemprop=datePublished content="2024-06-14T00:00:00+00:00"><meta itemprop=dateModified content="2024-06-14T00:00:00+00:00"><meta itemprop=wordCount content="1335"><meta itemprop=image content="https://projectf.io/posts/riscv-cheat-sheet/img/social/riscv-cheat-sheet.jpeg"><meta itemprop=keywords content="Asm,Riscv"><meta property="og:url" content="https://projectf.io/posts/riscv-cheat-sheet/"><meta property="og:site_name" content="Project F"><meta property="og:title" content="RISC-V Assembler Cheat Sheet"><meta property="og:description" content="This cheat sheet provides a handy guide to 32-bit RISC-V instructions. I‚Äôve aimed it at software developers, so group instructions by purpose and include common pseudoinstructions."><meta property="og:locale" content="en_gb"><meta property="og:type" content="article"><meta property="article:section" content="posts"><meta property="article:published_time" content="2024-06-14T00:00:00+00:00"><meta property="article:modified_time" content="2024-06-14T00:00:00+00:00"><meta property="article:tag" content="Asm"><meta property="article:tag" content="Riscv"><meta property="og:image" content="https://projectf.io/posts/riscv-cheat-sheet/img/social/riscv-cheat-sheet.jpeg"><meta name=twitter:card content="summary_large_image"><meta name=twitter:image content="https://projectf.io/posts/riscv-cheat-sheet/img/social/riscv-cheat-sheet.jpeg"><meta name=twitter:title content="RISC-V Assembler Cheat Sheet"><meta name=twitter:description content="This cheat sheet provides a handy guide to 32-bit RISC-V instructions. I‚Äôve aimed it at software developers, so group instructions by purpose and include common pseudoinstructions."><link rel=canonical href=https://projectf.io/posts/riscv-cheat-sheet/></head><body class="text-black duration-200 ease-out dark:text-white"><header class="mx-auto flex h-[4.5rem] max-w-4xl px-8 lg:justify-center"><div class="relative z-50 mr-auto flex items-center"><a class="-translate-x-[1px] -translate-y-[1px] text-2xl font-semibold" href=https://projectf.io/>Project F</a><div class="btn-dark text-[0] ml-4 h-6 w-6 shrink-0 cursor-pointer [background:url(./theme.png)_left_center/_auto_theme('spacing.6')_no-repeat] [transition:_background-position_0.4s_steps(5)] dark:[background-position:right]" role=button aria-label=Dark></div></div><div class="btn-menu relative z-50 -mr-8 flex h-[4.5rem] w-[5rem] shrink-0 cursor-pointer flex-col items-center justify-center gap-2.5 lg:hidden" role=button aria-label=Menu></div><script>const htmlClass=document.documentElement.classList;setTimeout(()=>{htmlClass.remove("not-ready")},10);const btnMenu=document.querySelector(".btn-menu");btnMenu.addEventListener("click",()=>{htmlClass.toggle("open")});const metaTheme=document.querySelector('meta[name="theme-color"]'),lightBg="#fff".replace(/"/g,""),setDark=e=>{metaTheme.setAttribute("content",e?"#000":lightBg),htmlClass[e?"add":"remove"]("dark"),localStorage.setItem("dark",e)},darkScheme=window.matchMedia("(prefers-color-scheme: dark)");if(htmlClass.contains("dark"))setDark(!0);else{const e=localStorage.getItem("dark");setDark(e?e==="true":darkScheme.matches)}darkScheme.addEventListener("change",e=>{setDark(e.matches)});const btnDark=document.querySelector(".btn-dark");btnDark.addEventListener("click",()=>{setDark(localStorage.getItem("dark")!=="true")})</script><div class="nav-wrapper fixed inset-x-0 top-full z-40 flex h-full select-none flex-col justify-center pb-16 duration-200 dark:bg-black lg:static lg:h-auto lg:flex-row lg:!bg-transparent lg:pb-0 lg:transition-none"><nav class="lg:ml-12 lg:flex lg:flex-row lg:items-center lg:space-x-6"><a class="block text-center text-2xl leading-[5rem] lg:text-base lg:font-normal" href=/about/>About</a>
<a class="block text-center text-2xl leading-[5rem] lg:text-base lg:font-normal" href=/demos/>Demos</a>
<a class="block text-center text-2xl leading-[5rem] lg:text-base lg:font-normal" href=/verilog-lib/>Lib</a>
<a class="block text-center text-2xl leading-[5rem] lg:text-base lg:font-normal" href=/tools/>Tools</a>
<a class="block text-center text-2xl leading-[5rem] lg:text-base lg:font-normal" href=/tutorials/>Tutorials</a></nav><nav class="mt-12 flex justify-center space-x-10 dark:invert lg:ml-12 lg:mt-0 lg:items-center lg:space-x-6"><a class="h-8 w-8 text-[0] [background:var(--url)_center_center/cover_no-repeat] lg:h-6 lg:w-6" style=--url:url(./twitter.svg) href=https://twitter.com/@WillFlux target=_blank rel=me>twitter
</a><a class="h-8 w-8 text-[0] [background:var(--url)_center_center/cover_no-repeat] lg:h-6 lg:w-6" style=--url:url(./github.svg) href=https://github.com/projf target=_blank rel=me>github
</a><a class="h-8 w-8 text-[0] [background:var(--url)_center_center/cover_no-repeat] lg:h-6 lg:w-6" style=--url:url(./mastodon.svg) href=https://mastodon.social/@WillFlux target=_blank rel=me>mastodon
</a><a class="h-8 w-8 text-[0] [background:var(--url)_center_center/cover_no-repeat] lg:h-6 lg:w-6" style=--url:url(./rss.svg) href=https://projectf.io/index.xml target=_blank rel=alternate>rss</a></nav></div></header><main class="prose prose-neutral relative mx-auto min-h-[calc(100%-9rem)] max-w-4xl px-8 pb-4 pt-4 dark:prose-invert"><article><header class=mb-4><h1 class="!my-0 pb-2.5">RISC-V Assembler Cheat Sheet</h1><div class="text-sm antialiased opacity-60">Published
<time>14 Jun 2024</time></div></header><section><p>This cheat sheet provides a handy guide to 32-bit <a href=/tags/riscv>RISC-V</a> instructions. I&rsquo;ve aimed it at software developers, so group instructions by purpose and include common pseudoinstructions. Clicking on a <em>Guide</em> link takes you to the relevant section of the Project F RISC-V assembler guide for instruction explanation and examples.</p><p>Instructions are from the base integer instruction set (RV32I) unless otherwise noted.</p><p>Share your thoughts with @WillFlux on <a href=https://mastodon.social/@WillFlux>Mastodon</a> or <a href=https://x.com/WillFlux>X</a>. If you like what I do, <a href=https://github.com/sponsors/WillGreen>sponsor me</a>. üôè</p><h2 id=arithmetic>Arithmetic</h2><table><thead><tr><th>Instr</th><th>Description</th><th>Use</th><th>Result</th><th>Guide</th></tr></thead><tbody><tr><td><strong>add</strong></td><td>Add</td><td><code>add rd, rs1, rs2</code></td><td><code>rd = rs1 + rs2</code></td><td><a href=/posts/riscv-arithmetic/#addition>arithmetic</a></td></tr><tr><td><strong>addi</strong></td><td>Add Immediate</td><td><code>addi rd, rs1, imm</code></td><td><code>rd = rs1 + imm</code></td><td><a href=/posts/riscv-arithmetic/#addition>arithmetic</a></td></tr><tr><td><strong>neg</strong></td><td>Negate (p)</td><td><code>neg rd, rs2</code></td><td><code>rd = -rs2</code></td><td><a href=/posts/riscv-arithmetic/#subtraction>arithmetic</a></td></tr><tr><td><strong>sub</strong></td><td>Subtract</td><td><code>sub rd, rs1, rs2</code></td><td><code>rd = rs1 - rs2</code></td><td><a href=/posts/riscv-arithmetic/#subtraction>arithmetic</a></td></tr><tr><td><strong>mul</strong></td><td>Multiply</td><td><code>mul rd, rs1, rs2</code></td><td><code>rd = (rs1 * rs2)[31:0]</code></td><td><a href=/posts/riscv-multiply-divide/#multiply>multiply</a></td></tr><tr><td><strong>mulh</strong></td><td>Multiply High</td><td><code>mulh rd, rs1, rs2</code></td><td><code>rd = (rs1 * rs2)[63:32]</code></td><td><a href=/posts/riscv-multiply-divide/#multiply>multiply</a></td></tr><tr><td><strong>mulhu</strong></td><td>Multiply High Unsigned</td><td><code>mulhu rd, rs1, rs2</code></td><td><code>rd = (rs1 * rs2)[63:32]</code></td><td><a href=/posts/riscv-multiply-divide/#multiply>multiply</a></td></tr><tr><td><strong>mulhsu</strong></td><td>Multiply High Signed Unsigned</td><td><code>mulhsu rd, rs1, rs2</code></td><td><code>rd = (rs1 * rs2)[63:32]</code></td><td><a href=/posts/riscv-multiply-divide/#multiply>multiply</a></td></tr><tr><td><strong>div</strong></td><td>Divide</td><td><code>div rd, rs1, rs2</code></td><td><code>rd = rs1 / rs2</code></td><td><a href=/posts/riscv-multiply-divide/#divide>divide</a></td></tr><tr><td><strong>rem</strong></td><td>Remainder</td><td><code>rem rd, rs1, rs2</code></td><td><code>rd = rs1 % rs2</code></td><td><a href=/posts/riscv-multiply-divide/#divide>divide</a></td></tr></tbody></table><p><em>Use <strong>addi</strong> for subtract immediate too. Multiply and divide instructions require the <strong>M</strong> extension.</em></p><h2 id=bitwise-logic>Bitwise Logic</h2><table><thead><tr><th>Instr</th><th>Description</th><th>Use</th><th>Result</th><th>Guide</th></tr></thead><tbody><tr><td><strong>and</strong></td><td>AND</td><td><code>and rd, rs1, rs2</code></td><td><code>rd = rs1 & rs2</code></td><td><a href=/posts/riscv-logical/#and>logical</a></td></tr><tr><td><strong>andi</strong></td><td>AND Immediate</td><td><code>andi rd, rs1, imm</code></td><td><code>rd = rs1 & imm</code></td><td><a href=/posts/riscv-logical/#and>logical</a></td></tr><tr><td><strong>not</strong></td><td>NOT (p)</td><td><code>not rd, rs1</code></td><td><code>rd = ~rs1</code></td><td><a href=/posts/riscv-logical/#not>logical</a></td></tr><tr><td><strong>or</strong></td><td>OR</td><td><code>or rd, rs1, rs2</code></td><td><code>rd = rs1 | rs2</code></td><td><a href=/posts/riscv-logical/#or>logical</a></td></tr><tr><td><strong>ori</strong></td><td>OR Immediate</td><td><code>ori rd, rs1, imm</code></td><td><code>rd = rs1 | imm</code></td><td><a href=/posts/riscv-logical/#or>logical</a></td></tr><tr><td><strong>xor</strong></td><td>XOR</td><td><code>xor rd, rs1, rs2</code></td><td><code>rd = rs1 ^ rs2</code></td><td><a href=/posts/riscv-logical/#xor>logical</a></td></tr><tr><td><strong>xori</strong></td><td>XOR Immediate</td><td><code>xori rd, rs1, imm</code></td><td><code>rd = rs1 ^ imm</code></td><td><a href=/posts/riscv-logical/#xor>logical</a></td></tr></tbody></table><h2 id=shift>Shift</h2><table><thead><tr><th>Instr</th><th>Description</th><th>Use</th><th>Result</th><th>Guide</th></tr></thead><tbody><tr><td><strong>sll</strong></td><td>Shift Left Logical</td><td><code>sll rd, rs1, rs2</code></td><td><code>rd = rs1 &lt;&lt; rs2</code></td><td><a href=/posts/riscv-shift/#left-shift>shift</a></td></tr><tr><td><strong>slli</strong></td><td>Shift Left Logical Immediate</td><td><code>slli rd, rs1, imm</code></td><td><code>rd = rs1 &lt;&lt; imm</code></td><td><a href=/posts/riscv-shift/#left-shift>shift</a></td></tr><tr><td><strong>srl</strong></td><td>Shift Right Logical</td><td><code>srl rd, rs1, rs2</code></td><td><code>rd = rs1 >> rs2</code></td><td><a href=/posts/riscv-shift/#right-shift>shift</a></td></tr><tr><td><strong>srli</strong></td><td>Shift Right Logical Immediate</td><td><code>srli rd, rs1, imm</code></td><td><code>rd = rs1 >> imm</code></td><td><a href=/posts/riscv-shift/#right-shift>shift</a></td></tr><tr><td><strong>sra</strong></td><td>Shift Right Arithmetic</td><td><code>sra rd, rs1, rs2</code></td><td><code>rd = rs1 >>> rs2</code></td><td><a href=/posts/riscv-shift/#right-shift>shift</a></td></tr><tr><td><strong>srai</strong></td><td>Shift Right Arithmetic Immediate</td><td><code>srai rd, rs1, imm</code></td><td><code>rd = rs1 >>> imm</code></td><td><a href=/posts/riscv-shift/#right-shift>shift</a></td></tr></tbody></table><h2 id=load-immediate>Load Immediate</h2><table><thead><tr><th>Instr</th><th>Description</th><th>Use</th><th>Result</th><th>Guide</th></tr></thead><tbody><tr><td><strong>li</strong></td><td>Load Immediate (p)</td><td><code>li rd, imm</code></td><td><code>rd = imm</code></td><td><a href=/posts/riscv-arithmetic/#load-immediate>arithmetic</a></td></tr><tr><td><strong>lui</strong></td><td>Load Upper Immediate</td><td><code>lui rd, imm</code></td><td><code>rd = imm &lt;&lt; 12</code></td><td><a href=/posts/riscv-arithmetic/#load-upper-immediate>arithmetic</a></td></tr><tr><td><strong>auipc</strong></td><td>Add Upper Immediate to PC</td><td><code>auipc rd, imm</code></td><td><code>rd = pc + (imm &lt;&lt; 12)</code></td><td><a href=/posts/riscv-branch-set/#auipc>branch</a></td></tr></tbody></table><h2 id=load-and-store>Load and Store</h2><table><thead><tr><th>Instr</th><th>Description</th><th>Use</th><th>Result</th><th>Guide</th></tr></thead><tbody><tr><td><strong>lw</strong></td><td>Load Word</td><td><code>lw rd, imm(rs1)</code></td><td><code>rd = mem[rs1+imm]</code></td><td><a href=/posts/riscv-load-store/#load>load</a></td></tr><tr><td><strong>lh</strong></td><td>Load Half</td><td><code>lh rd, imm(rs1)</code></td><td><code>rd = mem[rs1+imm][0:15]</code></td><td><a href=/posts/riscv-load-store/#load>load</a></td></tr><tr><td><strong>lhu</strong></td><td>Load Half Unsigned</td><td><code>lhu rd, imm(rs1)</code></td><td><code>rd = mem[rs1+imm][0:15]</code></td><td><a href=/posts/riscv-load-store/#load>load</a></td></tr><tr><td><strong>lb</strong></td><td>Load Byte</td><td><code>lb rd, imm(rs1)</code></td><td><code>rd = mem[rs1+imm][0:7]</code></td><td><a href=/posts/riscv-load-store/#load>load</a></td></tr><tr><td><strong>lbu</strong></td><td>Load Byte Unsigned</td><td><code>lbu rd, imm(rs1)</code></td><td><code>rd = mem[rs1+imm][0:7]</code></td><td><a href=/posts/riscv-load-store/#load>load</a></td></tr><tr><td><strong>la</strong></td><td>Load Symbol Address (p)</td><td><code>la rd, symbol</code></td><td><code>rd = &amp;symbol</code></td><td><a href=/posts/riscv-load-store/#load-symbol-address>load</a></td></tr><tr><td><strong>sw</strong></td><td>Store Word</td><td><code>sw rs2, imm(rs1)</code></td><td><code>mem[rs1+imm] = rs2</code></td><td><a href=/posts/riscv-load-store/#store>store</a></td></tr><tr><td><strong>sh</strong></td><td>Store Half</td><td><code>sh rs2, imm(rs1)</code></td><td><code>mem[rs1+imm][0:15] = rs2</code></td><td><a href=/posts/riscv-load-store/#store>store</a></td></tr><tr><td><strong>sb</strong></td><td>Store Byte</td><td><code>sb rs2, imm(rs1)</code></td><td><code>mem[rs1+imm][0:7] = rs2</code></td><td><a href=/posts/riscv-load-store/#store>store</a></td></tr></tbody></table><h2 id=jump-and-function>Jump and Function</h2><table><thead><tr><th>Instr</th><th>Description</th><th>Use</th><th>Result</th><th>Guide</th></tr></thead><tbody><tr><td><strong>j</strong></td><td>Jump (p)</td><td><code>j imm</code></td><td><code>pc += imm</code></td><td><a href=/posts/riscv-jump-function/#jump-1>jump</a></td></tr><tr><td><strong>jal</strong></td><td>Jump and Link</td><td><code>jal rd, imm</code></td><td><code>rd = pc+4; pc += imm</code></td><td><a href=/posts/riscv-jump-function/#just-the-two-of-us>jump</a></td></tr><tr><td><strong>jalr</strong></td><td>Jump and Link Register</td><td><code>jalr rd, rs1, imm</code></td><td><code>rd = pc+4; pc = rs1+imm</code></td><td><a href=/posts/riscv-jump-function/#just-the-two-of-us>jump</a></td></tr><tr><td><strong>call</strong></td><td>Call Function (p)</td><td><code>call symbol</code></td><td><code>ra = pc+4; pc = &amp;symbol</code></td><td><a href=/posts/riscv-jump-function/#functions>function</a></td></tr><tr><td><strong>ret</strong></td><td>Return from Function (p)</td><td><code>ret</code></td><td><code>pc = ra</code></td><td><a href=/posts/riscv-jump-function/#functions>function</a></td></tr></tbody></table><p><em>You can use a label in place of a jump immediate, for example: <code>j label_name</code></em></p><h2 id=branch>Branch</h2><p>This page lists all branch instructions but you may prefer the <a href=/posts/riscv-branch-set/#branch-instruction-summary>branch instruction summary</a>.</p><table><thead><tr><th>Instr</th><th>Description</th><th>Use</th><th>Result</th><th>Guide</th></tr></thead><tbody><tr><td><strong>beq</strong></td><td>Branch Equal</td><td><code>beq rs1, rs2, imm</code></td><td><code>if(rs1 == rs2) pc += imm</code></td><td><a href=/posts/riscv-branch-set/#branch>branch</a></td></tr><tr><td><strong>beqz</strong></td><td>Branch Equal Zero (p)</td><td><code>beqz rs1, imm</code></td><td><code>if(rs1 == 0) pc += imm</code></td><td><a href=/posts/riscv-branch-set/#branch-zero>branch</a></td></tr><tr><td><strong>bne</strong></td><td>Branch Not Equal</td><td><code>bne rs1, rs2, imm</code></td><td><code>if(rs1 ‚â† rs2) pc += imm</code></td><td><a href=/posts/riscv-branch-set/#branch>branch</a></td></tr><tr><td><strong>bnez</strong></td><td>Branch Not Equal Zero (p)</td><td><code>bnez rs1, rs2, imm</code></td><td><code>if(rs1 ‚â† 0) pc += imm</code></td><td><a href=/posts/riscv-branch-set/#branch-zero>branch</a></td></tr><tr><td><strong>blt</strong></td><td>Branch Less Than</td><td><code>blt rs1, rs2, imm</code></td><td><code>if(rs1 &lt; rs2) pc += imm</code></td><td><a href=/posts/riscv-branch-set/#branch>branch</a></td></tr><tr><td><strong>bltu</strong></td><td>Branch Less Than Unsigned</td><td><code>bltu rs1, rs2, imm</code></td><td><code>if(rs1 &lt; rs2) pc += imm</code></td><td><a href=/posts/riscv-branch-set/#branch-unsigned>branch</a></td></tr><tr><td><strong>bltz</strong></td><td>Branch Less Than Zero (p)</td><td><code>bltz rs1, imm</code></td><td><code>if(rs1 &lt; 0) pc += imm</code></td><td><a href=/posts/riscv-branch-set/#branch-zero>branch</a></td></tr><tr><td><strong>bgt</strong></td><td>Branch Greater Than (p)</td><td><code>bgt rs1, rs2, imm</code></td><td><code>if(rs1 > rs2) pc += imm</code></td><td><a href=/posts/riscv-branch-set/#branch>branch</a></td></tr><tr><td><strong>bgtu</strong></td><td>Branch Greater Than Unsigned (p)</td><td><code>bgtu rs1, rs2, imm</code></td><td><code>if(rs1 > rs2) pc += imm</code></td><td><a href=/posts/riscv-branch-set/#branch-unsigned>branch</a></td></tr><tr><td><strong>bgtz</strong></td><td>Branch Greater Than Zero (p)</td><td><code>bgtz rs1, imm</code></td><td><code>if(rs1 > 0) pc += imm</code></td><td><a href=/posts/riscv-branch-set/#branch-zero>branch</a></td></tr><tr><td><strong>ble</strong></td><td>Branch Less or Equal (p)</td><td><code>ble rs1, rs2, imm</code></td><td><code>if(rs1 ‚â§ rs2) pc += imm</code></td><td><a href=/posts/riscv-branch-set/#branch>branch</a></td></tr><tr><td><strong>bleu</strong></td><td>Branch Less or Equal Unsigned (p)</td><td><code>bleu rs1, rs2, imm</code></td><td><code>if(rs1 ‚â§ rs2) pc += imm</code></td><td><a href=/posts/riscv-branch-set/#branch-unsigned>branch</a></td></tr><tr><td><strong>blez</strong></td><td>Branch Less or Equal Zero (p)</td><td><code>blez rs1, imm</code></td><td><code>if(rs1 ‚â§ 0) pc += imm</code></td><td><a href=/posts/riscv-branch-set/#branch-zero>branch</a></td></tr><tr><td><strong>bge</strong></td><td>Branch Greater or Equal</td><td><code>bge rs1, rs2, imm</code></td><td><code>if(rs1 ‚â• rs2) pc += imm</code></td><td><a href=/posts/riscv-branch-set/#branch>branch</a></td></tr><tr><td><strong>bgeu</strong></td><td>Branch Greater or Equal Unsigned</td><td><code>bgeu rs1, rs2, imm</code></td><td><code>if(rs1 ‚â• rs2) pc += imm</code></td><td><a href=/posts/riscv-branch-set/#branch-unsigned>branch</a></td></tr><tr><td><strong>bgez</strong></td><td>Branch Greater or Equal Zero (p)</td><td><code>bgez rs1, imm</code></td><td><code>if(rs1 ‚â• 0) pc += imm</code></td><td><a href=/posts/riscv-branch-set/#branch-zero>branch</a></td></tr></tbody></table><p><em>You can use a label in place of a branch immediate, for example: <code>beq t0, t1, label_name</code></em></p><h2 id=set>Set</h2><table><thead><tr><th>Instr</th><th>Description</th><th>Use</th><th>Result</th><th>Guide</th></tr></thead><tbody><tr><td><strong>slt</strong></td><td>Set Less Than</td><td><code>slt rd, rs1, rs2</code></td><td><code>rd = (rs1 &lt; rs2)</code></td><td><a href=/posts/riscv-branch-set/#set>set</a></td></tr><tr><td><strong>slti</strong></td><td>Set Less Than Immediate</td><td><code>slti rd, rs1, imm</code></td><td><code>rd = (rs1 &lt; imm)</code></td><td><a href=/posts/riscv-branch-set/#set>set</a></td></tr><tr><td><strong>sltu</strong></td><td>Set Less Than Unsigned</td><td><code>sltu rd, rs1, rs2</code></td><td><code>rd = (rs1 &lt; rs2)</code></td><td><a href=/posts/riscv-branch-set/#set>set</a></td></tr><tr><td><strong>sltiu</strong></td><td>Set Less Than Immediate Unsigned</td><td><code>sltui rd, rs1, imm</code></td><td><code>rd = (rs1 &lt; imm)</code></td><td><a href=/posts/riscv-branch-set/#set>set</a></td></tr><tr><td><strong>seqz</strong></td><td>Set Equal Zero</td><td><code>seqz rd, rs1</code></td><td><code>rd = (rs1 == 0)</code></td><td><a href=/posts/riscv-branch-set/#set-zero>set</a></td></tr><tr><td><strong>snez</strong></td><td>Set Not Equal Zero</td><td><code>snez rd, rs1</code></td><td><code>rd = (rs1 ‚â† 0)</code></td><td><a href=/posts/riscv-branch-set/#set-zero>set</a></td></tr><tr><td><strong>sltz</strong></td><td>Set Less Than Zero</td><td><code>sltz rd, rs1</code></td><td><code>rd = (rs &lt; 0)</code></td><td><a href=/posts/riscv-branch-set/#set-zero>set</a></td></tr><tr><td><strong>sgtz</strong></td><td>Set Greater Than Zero</td><td><code>sgtz rd, rs1</code></td><td><code>rd = (rs1 > 0)</code></td><td><a href=/posts/riscv-branch-set/#set-zero>set</a></td></tr></tbody></table><h2 id=counters>Counters</h2><table><thead><tr><th>Instr</th><th>Description</th><th>Use</th><th>Result</th><th>Guide</th></tr></thead><tbody><tr><td><strong>rdcycle</strong></td><td>CPU Cycle Count (p)</td><td><code>rdcycle rd</code></td><td><code>rd = csr_cycle[31:0]</code></td><td>not yet avail</td></tr><tr><td><strong>rdcycleh</strong></td><td>CPU Cycle Count High (p)</td><td><code>rdcycleh rd</code></td><td><code>rd = csr_cycle[63:32]</code></td><td>not yet avail</td></tr><tr><td><strong>rdtime</strong></td><td>Current Time (p)</td><td><code>rdtime rd</code></td><td><code>rd = csr_time[31:0]</code></td><td>not yet avail</td></tr><tr><td><strong>rdtimeh</strong></td><td>Current Time High (p)</td><td><code>rdtimeh rd</code></td><td><code>rd = csr_time[63:32]</code></td><td>not yet avail</td></tr><tr><td><strong>rdinstret</strong></td><td>CPU Instructions Retired (p)</td><td><code>rdinstret rd</code></td><td><code>rd = csr_instret[31:0]</code></td><td>not yet avail</td></tr><tr><td><strong>rdinstreth</strong></td><td>CPU Instructions Retired High (p)</td><td><code>rdinstreth rd</code></td><td><code>rd = csr_instret[63:32]</code></td><td>not yet avail</td></tr></tbody></table><p><em>The counter instructions require the <strong>Zicsr</strong> extension but were originally part of the base instruction set.</em></p><h2 id=misc>Misc</h2><table><thead><tr><th>Instr</th><th>Description</th><th>Use</th><th>Result</th><th>Guide</th></tr></thead><tbody><tr><td><strong>ebreak</strong></td><td>Environment Break (Debugger Call)</td><td><code>ebreak</code></td><td><code>-</code></td><td>not yet avail</td></tr><tr><td><strong>ecall</strong></td><td>Environment Call (OS Function)</td><td><code>ecall</code></td><td><code>-</code></td><td>not yet avail</td></tr><tr><td><strong>fence</strong></td><td>I/O Ordering</td><td><code>fence</code></td><td><code>-</code></td><td>not yet avail</td></tr><tr><td><strong>mv</strong></td><td>Copy Register (p)</td><td><code>mv rd, rs1</code></td><td><code>rd = rs1</code></td><td><a href=/posts/riscv-arithmetic/#addition>arithmetic</a></td></tr><tr><td><strong>nop</strong></td><td>No Operation (p)</td><td><code>nop</code></td><td><code>-</code></td><td><a href=/posts/riscv-arithmetic/#addition>arithmetic</a></td></tr></tbody></table><p><em>The <strong>fence</strong> instruction requires the <strong>Zifencei</strong> extension but was originally part of the base instruction set.</em></p><h2 id=key>Key</h2><ul><li><strong>imm</strong> - immediate value (normally sign extended)</li><li><strong>mem</strong> - memory</li><li><strong>(p)</strong> - pseudoinstruction</li><li><strong>pc</strong> - program counter</li><li><strong>pc+4</strong> - next instruction on RV32</li><li><strong>ra</strong> - return address register (<strong>x1</strong>)</li><li><strong>rd</strong> - destination register</li><li><strong>rs1</strong> - first source register</li><li><strong>rs2</strong> - second source register</li><li><strong>symbol</strong> - symbol (may be label in asm)</li></ul><h2 id=whats-next>What&rsquo;s Next?</h2><p>Check out all my <a href=/tutorials/>FPGA & RISC-V Tutorials</a> and my series on early <a href=https://systemtalk.org/post/macintosh-history-8510/>Macintosh History</a>.</p><p>If you enjoyed this post, please <a href=https://github.com/sponsors/WillGreen>sponsor me</a>. Sponsors help me create more FPGA and RISC-V projects for everyone, <em>and</em> they get early access to blog posts and source code. üôè</p><h3 id=references>References</h3><ul><li><a href=https://wiki.riscv.org/display/HOME/RISC-V+Technical+Specifications>RISC-V Technical Specifications</a> (riscv.org)</li></ul></section><footer class="mt-12 flex flex-wrap"><a class="mb-1.5 mr-1.5 rounded-lg bg-black/[3%] px-5 py-1.5 no-underline dark:bg-white/[8%]" href=https://projectf.io/tags/asm>asm</a>
<a class="mb-1.5 mr-1.5 rounded-lg bg-black/[3%] px-5 py-1.5 no-underline dark:bg-white/[8%]" href=https://projectf.io/tags/riscv>riscv</a></footer></article></main><footer class="opaco mx-auto flex h-[4.5rem] max-w-4xl items-center px-8 text-[0.9em] opacity-60"><div class=mr-auto><a class=link href=https://projectf.io/>Project F</a>: A little oasis for FPGA and RISC-V design.
&copy; 2024 Will Green.</div></footer></body></html>