# VHDL
This VHDL uploads give you basic knowledge of VHDL language. What is the syntax, modeling types, port mapping and component design etc.
Implmented some of these in my on going "Computer Organisation - CPU Design" project. I will be uploading the complete project once it is done. 
