Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Nov 12 13:35:58 2021
| Host         : LAPTOP-RK6SIO5B running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file tube_light_timing_summary_routed.rpt -pb tube_light_timing_summary_routed.pb -rpx tube_light_timing_summary_routed.rpx -warn_on_violation
| Design       : tube_light
| Device       : 7a35t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.837       -6.523                      8                   98        0.174        0.000                      0                   98        3.500        0.000                       0                    39  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)         Period(ns)      Frequency(MHz)
-----    ------------         ----------      --------------
clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pin            -0.837       -6.523                      8                   60        0.174        0.000                      0                   60        3.500        0.000                       0                    39  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pin            clk_pin                  4.417        0.000                      0                   38        0.805        0.000                      0                   38  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pin
  To Clock:  clk_pin

Setup :            8  Failing Endpoints,  Worst Slack       -0.837ns,  Total Violation       -6.523ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.837ns  (required time - arrival time)
  Source:                 light_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[1]
                            (output port clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        4.610ns  (logic 3.509ns (76.127%)  route 1.100ns (23.873%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 8.000 - 8.000 ) 
    Source Clock Delay      (SCD):    4.191ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.326     1.326 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.502     2.829    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.905 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.287     4.191    clk_IBUF_BUFG
    SLICE_X65Y60         FDCE                                         r  light_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y60         FDCE (Prop_fdce_C_Q)         0.341     4.532 r  light_reg_reg[1]/Q
                         net (fo=4, routed)           1.100     5.633    led_OBUF[1]
    G4                   OBUF (Prop_obuf_I_O)         3.168     8.801 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.801    led[1]
    G4                                                                r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
                         clock pessimism              0.000     8.000    
                         clock uncertainty           -0.035     7.965    
                         output delay                -0.000     7.965    
  -------------------------------------------------------------------
                         required time                          7.965    
                         arrival time                          -8.801    
  -------------------------------------------------------------------
                         slack                                 -0.837    

Slack (VIOLATED) :        -0.835ns  (required time - arrival time)
  Source:                 light_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[0]
                            (output port clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        4.609ns  (logic 3.499ns (75.907%)  route 1.110ns (24.093%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 8.000 - 8.000 ) 
    Source Clock Delay      (SCD):    4.190ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.326     1.326 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.502     2.829    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.905 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.286     4.190    clk_IBUF_BUFG
    SLICE_X65Y61         FDPE                                         r  light_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDPE (Prop_fdpe_C_Q)         0.341     4.531 r  light_reg_reg[0]/Q
                         net (fo=3, routed)           1.110     5.642    led_OBUF[0]
    F6                   OBUF (Prop_obuf_I_O)         3.158     8.800 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.800    led[0]
    F6                                                                r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
                         clock pessimism              0.000     8.000    
                         clock uncertainty           -0.035     7.965    
                         output delay                -0.000     7.965    
  -------------------------------------------------------------------
                         required time                          7.965    
                         arrival time                          -8.800    
  -------------------------------------------------------------------
                         slack                                 -0.835    

Slack (VIOLATED) :        -0.822ns  (required time - arrival time)
  Source:                 light_reg_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[2]
                            (output port clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        4.594ns  (logic 3.505ns (76.288%)  route 1.089ns (23.712%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 8.000 - 8.000 ) 
    Source Clock Delay      (SCD):    4.192ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.326     1.326 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.502     2.829    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.905 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.288     4.192    clk_IBUF_BUFG
    SLICE_X65Y59         FDCE                                         r  light_reg_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDCE (Prop_fdce_C_Q)         0.341     4.533 r  light_reg_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           1.089     5.623    light_reg_reg[2]_lopt_replica_1
    G3                   OBUF (Prop_obuf_I_O)         3.164     8.786 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.786    led[2]
    G3                                                                r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
                         clock pessimism              0.000     8.000    
                         clock uncertainty           -0.035     7.965    
                         output delay                -0.000     7.965    
  -------------------------------------------------------------------
                         required time                          7.965    
                         arrival time                          -8.786    
  -------------------------------------------------------------------
                         slack                                 -0.822    

Slack (VIOLATED) :        -0.812ns  (required time - arrival time)
  Source:                 light_reg_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[4]
                            (output port clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        4.583ns  (logic 3.494ns (76.232%)  route 1.089ns (23.768%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 8.000 - 8.000 ) 
    Source Clock Delay      (SCD):    4.193ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.326     1.326 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.502     2.829    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.905 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.289     4.193    clk_IBUF_BUFG
    SLICE_X65Y57         FDCE                                         r  light_reg_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y57         FDCE (Prop_fdce_C_Q)         0.341     4.534 r  light_reg_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           1.089     5.624    light_reg_reg[4]_lopt_replica_1
    H4                   OBUF (Prop_obuf_I_O)         3.153     8.776 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.776    led[4]
    H4                                                                r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
                         clock pessimism              0.000     8.000    
                         clock uncertainty           -0.035     7.965    
                         output delay                -0.000     7.965    
  -------------------------------------------------------------------
                         required time                          7.965    
                         arrival time                          -8.776    
  -------------------------------------------------------------------
                         slack                                 -0.812    

Slack (VIOLATED) :        -0.809ns  (required time - arrival time)
  Source:                 light_reg_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[3]
                            (output port clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        4.581ns  (logic 3.492ns (76.222%)  route 1.089ns (23.778%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 8.000 - 8.000 ) 
    Source Clock Delay      (SCD):    4.192ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.326     1.326 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.502     2.829    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.905 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.288     4.192    clk_IBUF_BUFG
    SLICE_X65Y58         FDCE                                         r  light_reg_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y58         FDCE (Prop_fdce_C_Q)         0.341     4.533 r  light_reg_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.089     5.623    light_reg_reg[3]_lopt_replica_1
    J4                   OBUF (Prop_obuf_I_O)         3.151     8.774 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.774    led[3]
    J4                                                                r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
                         clock pessimism              0.000     8.000    
                         clock uncertainty           -0.035     7.965    
                         output delay                -0.000     7.965    
  -------------------------------------------------------------------
                         required time                          7.965    
                         arrival time                          -8.774    
  -------------------------------------------------------------------
                         slack                                 -0.809    

Slack (VIOLATED) :        -0.807ns  (required time - arrival time)
  Source:                 light_reg_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[7]
                            (output port clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        4.577ns  (logic 3.487ns (76.200%)  route 1.089ns (23.800%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 8.000 - 8.000 ) 
    Source Clock Delay      (SCD):    4.194ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.326     1.326 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.502     2.829    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.905 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.290     4.194    clk_IBUF_BUFG
    SLICE_X65Y54         FDCE                                         r  light_reg_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y54         FDCE (Prop_fdce_C_Q)         0.341     4.535 r  light_reg_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           1.089     5.625    light_reg_reg[7]_lopt_replica_1
    K2                   OBUF (Prop_obuf_I_O)         3.146     8.771 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.771    led[7]
    K2                                                                r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
                         clock pessimism              0.000     8.000    
                         clock uncertainty           -0.035     7.965    
                         output delay                -0.000     7.965    
  -------------------------------------------------------------------
                         required time                          7.965    
                         arrival time                          -8.771    
  -------------------------------------------------------------------
                         slack                                 -0.807    

Slack (VIOLATED) :        -0.802ns  (required time - arrival time)
  Source:                 light_reg_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[5]
                            (output port clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        4.573ns  (logic 3.484ns (76.179%)  route 1.089ns (23.821%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 8.000 - 8.000 ) 
    Source Clock Delay      (SCD):    4.193ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.326     1.326 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.502     2.829    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.905 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.289     4.193    clk_IBUF_BUFG
    SLICE_X65Y56         FDCE                                         r  light_reg_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y56         FDCE (Prop_fdce_C_Q)         0.341     4.534 r  light_reg_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           1.089     5.624    light_reg_reg[5]_lopt_replica_1
    J3                   OBUF (Prop_obuf_I_O)         3.143     8.766 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.766    led[5]
    J3                                                                r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
                         clock pessimism              0.000     8.000    
                         clock uncertainty           -0.035     7.965    
                         output delay                -0.000     7.965    
  -------------------------------------------------------------------
                         required time                          7.965    
                         arrival time                          -8.766    
  -------------------------------------------------------------------
                         slack                                 -0.802    

Slack (VIOLATED) :        -0.801ns  (required time - arrival time)
  Source:                 light_reg_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[6]
                            (output port clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        4.571ns  (logic 3.482ns (76.169%)  route 1.089ns (23.831%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 8.000 - 8.000 ) 
    Source Clock Delay      (SCD):    4.194ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.326     1.326 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.502     2.829    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.905 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.290     4.194    clk_IBUF_BUFG
    SLICE_X65Y55         FDCE                                         r  light_reg_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y55         FDCE (Prop_fdce_C_Q)         0.341     4.535 r  light_reg_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           1.089     5.625    light_reg_reg[6]_lopt_replica_1
    J2                   OBUF (Prop_obuf_I_O)         3.141     8.765 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.765    led[6]
    J2                                                                r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
                         clock pessimism              0.000     8.000    
                         clock uncertainty           -0.035     7.965    
                         output delay                -0.000     7.965    
  -------------------------------------------------------------------
                         required time                          7.965    
                         arrival time                          -8.765    
  -------------------------------------------------------------------
                         slack                                 -0.801    

Slack (MET) :             5.013ns  (required time - arrival time)
  Source:                 cnt_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            light_reg_reg[7]_lopt_replica/CE
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.777ns  (logic 0.587ns (21.141%)  route 2.190ns (78.859%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.940ns = ( 11.940 - 8.000 ) 
    Source Clock Delay      (SCD):    4.193ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.326     1.326 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.502     2.829    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.905 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.289     4.193    clk_IBUF_BUFG
    SLICE_X64Y57         FDCE                                         r  cnt_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDCE (Prop_fdce_C_Q)         0.393     4.586 r  cnt_reg_reg[15]/Q
                         net (fo=2, routed)           0.787     5.373    cnt_reg_reg[15]
    SLICE_X65Y57         LUT6 (Prop_lut6_I1_O)        0.097     5.470 r  light_reg[7]_i_2/O
                         net (fo=1, routed)           0.585     6.056    light_reg[7]_i_2_n_0
    SLICE_X65Y56         LUT4 (Prop_lut4_I0_O)        0.097     6.153 r  light_reg[7]_i_1/O
                         net (fo=14, routed)          0.817     6.970    light_reg
    SLICE_X65Y54         FDCE                                         r  light_reg_reg[7]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    P17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.259     9.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.421    10.680    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    10.752 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.187    11.940    clk_IBUF_BUFG
    SLICE_X65Y54         FDCE                                         r  light_reg_reg[7]_lopt_replica/C
                         clock pessimism              0.229    12.168    
                         clock uncertainty           -0.035    12.133    
    SLICE_X65Y54         FDCE (Setup_fdce_C_CE)      -0.150    11.983    light_reg_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         11.983    
                         arrival time                          -6.970    
  -------------------------------------------------------------------
                         slack                                  5.013    

Slack (MET) :             5.023ns  (required time - arrival time)
  Source:                 cnt_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            light_reg_reg[4]_lopt_replica/CE
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.769ns  (logic 0.587ns (21.197%)  route 2.182ns (78.803%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.940ns = ( 11.940 - 8.000 ) 
    Source Clock Delay      (SCD):    4.193ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.326     1.326 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.502     2.829    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.905 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.289     4.193    clk_IBUF_BUFG
    SLICE_X64Y57         FDCE                                         r  cnt_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDCE (Prop_fdce_C_Q)         0.393     4.586 r  cnt_reg_reg[15]/Q
                         net (fo=2, routed)           0.787     5.373    cnt_reg_reg[15]
    SLICE_X65Y57         LUT6 (Prop_lut6_I1_O)        0.097     5.470 r  light_reg[7]_i_2/O
                         net (fo=1, routed)           0.585     6.056    light_reg[7]_i_2_n_0
    SLICE_X65Y56         LUT4 (Prop_lut4_I0_O)        0.097     6.153 r  light_reg[7]_i_1/O
                         net (fo=14, routed)          0.810     6.963    light_reg
    SLICE_X65Y57         FDCE                                         r  light_reg_reg[4]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    P17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.259     9.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.421    10.680    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    10.752 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.187    11.940    clk_IBUF_BUFG
    SLICE_X65Y57         FDCE                                         r  light_reg_reg[4]_lopt_replica/C
                         clock pessimism              0.232    12.171    
                         clock uncertainty           -0.035    12.136    
    SLICE_X65Y57         FDCE (Setup_fdce_C_CE)      -0.150    11.986    light_reg_reg[4]_lopt_replica
  -------------------------------------------------------------------
                         required time                         11.986    
                         arrival time                          -6.963    
  -------------------------------------------------------------------
                         slack                                  5.023    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 light_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            light_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.323%)  route 0.119ns (45.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.593     1.499    clk_IBUF_BUFG
    SLICE_X65Y55         FDCE                                         r  light_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y55         FDCE (Prop_fdce_C_Q)         0.141     1.640 r  light_reg_reg[3]/Q
                         net (fo=3, routed)           0.119     1.759    led_OBUF[3]
    SLICE_X65Y56         FDCE                                         r  light_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.863     2.015    clk_IBUF_BUFG
    SLICE_X65Y56         FDCE                                         r  light_reg_reg[4]/C
                         clock pessimism             -0.500     1.515    
    SLICE_X65Y56         FDCE (Hold_fdce_C_D)         0.070     1.585    light_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 light_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            light_reg_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.656%)  route 0.127ns (47.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.591     1.497    clk_IBUF_BUFG
    SLICE_X65Y60         FDCE                                         r  light_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y60         FDCE (Prop_fdce_C_Q)         0.141     1.638 r  light_reg_reg[1]/Q
                         net (fo=4, routed)           0.127     1.765    led_OBUF[1]
    SLICE_X65Y59         FDCE                                         r  light_reg_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.862     2.014    clk_IBUF_BUFG
    SLICE_X65Y59         FDCE                                         r  light_reg_reg[2]_lopt_replica/C
                         clock pessimism             -0.500     1.514    
    SLICE_X65Y59         FDCE (Hold_fdce_C_D)         0.066     1.580    light_reg_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 light_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            light_reg_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.309%)  route 0.108ns (36.691%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.592     1.498    clk_IBUF_BUFG
    SLICE_X65Y59         FDCE                                         r  light_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDCE (Prop_fdce_C_Q)         0.141     1.639 r  light_reg_reg[7]/Q
                         net (fo=1, routed)           0.108     1.747    led_OBUF[7]
    SLICE_X65Y61         LUT3 (Prop_lut3_I0_O)        0.045     1.792 r  light_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.792    light_reg[0]_i_1_n_0
    SLICE_X65Y61         FDPE                                         r  light_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.861     2.013    clk_IBUF_BUFG
    SLICE_X65Y61         FDPE                                         r  light_reg_reg[0]/C
                         clock pessimism             -0.500     1.513    
    SLICE_X65Y61         FDPE (Hold_fdpe_C_D)         0.092     1.605    light_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 light_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            light_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.288%)  route 0.129ns (47.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.591     1.497    clk_IBUF_BUFG
    SLICE_X65Y61         FDPE                                         r  light_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDPE (Prop_fdpe_C_Q)         0.141     1.638 r  light_reg_reg[0]/Q
                         net (fo=3, routed)           0.129     1.767    led_OBUF[0]
    SLICE_X65Y60         FDCE                                         r  light_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.861     2.013    clk_IBUF_BUFG
    SLICE_X65Y60         FDCE                                         r  light_reg_reg[1]/C
                         clock pessimism             -0.500     1.513    
    SLICE_X65Y60         FDCE (Hold_fdce_C_D)         0.066     1.579    light_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 light_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            light_reg_reg[4]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.936%)  route 0.180ns (56.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.593     1.499    clk_IBUF_BUFG
    SLICE_X65Y55         FDCE                                         r  light_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y55         FDCE (Prop_fdce_C_Q)         0.141     1.640 r  light_reg_reg[3]/Q
                         net (fo=3, routed)           0.180     1.820    led_OBUF[3]
    SLICE_X65Y57         FDCE                                         r  light_reg_reg[4]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.862     2.014    clk_IBUF_BUFG
    SLICE_X65Y57         FDCE                                         r  light_reg_reg[4]_lopt_replica/C
                         clock pessimism             -0.500     1.514    
    SLICE_X65Y57         FDCE (Hold_fdce_C_D)         0.066     1.580    light_reg_reg[4]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 light_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            light_reg_reg[7]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.553%)  route 0.190ns (57.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.593     1.499    clk_IBUF_BUFG
    SLICE_X65Y55         FDCE                                         r  light_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y55         FDCE (Prop_fdce_C_Q)         0.141     1.640 r  light_reg_reg[6]/Q
                         net (fo=3, routed)           0.190     1.830    led_OBUF[6]
    SLICE_X65Y54         FDCE                                         r  light_reg_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.863     2.015    clk_IBUF_BUFG
    SLICE_X65Y54         FDCE                                         r  light_reg_reg[7]_lopt_replica/C
                         clock pessimism             -0.500     1.515    
    SLICE_X65Y54         FDCE (Hold_fdce_C_D)         0.066     1.581    light_reg_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 light_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            light_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (42.018%)  route 0.195ns (57.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.593     1.499    clk_IBUF_BUFG
    SLICE_X65Y55         FDCE                                         r  light_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y55         FDCE (Prop_fdce_C_Q)         0.141     1.640 r  light_reg_reg[6]/Q
                         net (fo=3, routed)           0.195     1.835    led_OBUF[6]
    SLICE_X65Y59         FDCE                                         r  light_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.862     2.014    clk_IBUF_BUFG
    SLICE_X65Y59         FDCE                                         r  light_reg_reg[7]/C
                         clock pessimism             -0.500     1.514    
    SLICE_X65Y59         FDCE (Hold_fdce_C_D)         0.070     1.584    light_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 light_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            light_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.575%)  route 0.183ns (56.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.593     1.499    clk_IBUF_BUFG
    SLICE_X65Y55         FDCE                                         r  light_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y55         FDCE (Prop_fdce_C_Q)         0.141     1.640 r  light_reg_reg[5]/Q
                         net (fo=3, routed)           0.183     1.823    led_OBUF[5]
    SLICE_X65Y55         FDCE                                         r  light_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.863     2.015    clk_IBUF_BUFG
    SLICE_X65Y55         FDCE                                         r  light_reg_reg[6]/C
                         clock pessimism             -0.516     1.499    
    SLICE_X65Y55         FDCE (Hold_fdce_C_D)         0.070     1.569    light_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 cnt_reg_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt_reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.274ns (69.703%)  route 0.119ns (30.297%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.592     1.498    clk_IBUF_BUFG
    SLICE_X64Y57         FDCE                                         r  cnt_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDCE (Prop_fdce_C_Q)         0.164     1.662 r  cnt_reg_reg[14]/Q
                         net (fo=2, routed)           0.119     1.781    cnt_reg_reg[14]
    SLICE_X64Y57         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.891 r  cnt_reg_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.891    cnt_reg_reg[12]_i_1_n_5
    SLICE_X64Y57         FDCE                                         r  cnt_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.862     2.014    clk_IBUF_BUFG
    SLICE_X64Y57         FDCE                                         r  cnt_reg_reg[14]/C
                         clock pessimism             -0.516     1.498    
    SLICE_X64Y57         FDCE (Hold_fdce_C_D)         0.134     1.632    cnt_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 cnt_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.274ns (69.458%)  route 0.120ns (30.542%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.593     1.499    clk_IBUF_BUFG
    SLICE_X64Y56         FDCE                                         r  cnt_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y56         FDCE (Prop_fdce_C_Q)         0.164     1.663 r  cnt_reg_reg[10]/Q
                         net (fo=2, routed)           0.120     1.784    cnt_reg_reg[10]
    SLICE_X64Y56         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.894 r  cnt_reg_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.894    cnt_reg_reg[8]_i_1_n_5
    SLICE_X64Y56         FDCE                                         r  cnt_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.863     2.015    clk_IBUF_BUFG
    SLICE_X64Y56         FDCE                                         r  cnt_reg_reg[10]/C
                         clock pessimism             -0.516     1.499    
    SLICE_X64Y56         FDCE (Hold_fdce_C_D)         0.134     1.633    cnt_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.260    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         8.000       6.408      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X64Y54   cnt_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X64Y56   cnt_reg_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X64Y56   cnt_reg_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X64Y57   cnt_reg_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X64Y57   cnt_reg_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X64Y57   cnt_reg_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X64Y57   cnt_reg_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X64Y58   cnt_reg_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X64Y58   cnt_reg_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X64Y54   cnt_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X64Y56   cnt_reg_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X64Y56   cnt_reg_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X64Y57   cnt_reg_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X64Y57   cnt_reg_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X64Y57   cnt_reg_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X64Y57   cnt_reg_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X64Y58   cnt_reg_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X64Y58   cnt_reg_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X64Y58   cnt_reg_reg[18]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X65Y61   light_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X64Y54   cnt_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X64Y54   cnt_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X64Y56   cnt_reg_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X64Y56   cnt_reg_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X64Y56   cnt_reg_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X64Y56   cnt_reg_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X64Y57   cnt_reg_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X64Y57   cnt_reg_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X64Y57   cnt_reg_reg[13]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pin
  To Clock:  clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.417ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.805ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.417ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            light_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        7.225ns  (logic 1.317ns (18.227%)  route 5.908ns (81.773%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        3.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.937ns = ( 11.937 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  0.000     0.000    
    R15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R15                  IBUF (Prop_ibuf_I_O)         1.317     1.317 f  rst_IBUF_inst/O
                         net (fo=38, routed)          5.908     7.225    rst_IBUF
    SLICE_X65Y61         FDPE                                         f  light_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    P17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.259     9.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.421    10.680    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    10.752 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.184    11.937    clk_IBUF_BUFG
    SLICE_X65Y61         FDPE                                         r  light_reg_reg[0]/C
                         clock pessimism              0.000    11.937    
                         clock uncertainty           -0.035    11.901    
    SLICE_X65Y61         FDPE (Recov_fdpe_C_PRE)     -0.259    11.642    light_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         11.642    
                         arrival time                          -7.225    
  -------------------------------------------------------------------
                         slack                                  4.417    

Slack (MET) :             4.482ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            light_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        7.127ns  (logic 1.317ns (18.477%)  route 5.810ns (81.523%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        3.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.938ns = ( 11.938 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  0.000     0.000    
    R15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R15                  IBUF (Prop_ibuf_I_O)         1.317     1.317 f  rst_IBUF_inst/O
                         net (fo=38, routed)          5.810     7.127    rst_IBUF
    SLICE_X65Y60         FDCE                                         f  light_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    P17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.259     9.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.421    10.680    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    10.752 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.185    11.938    clk_IBUF_BUFG
    SLICE_X65Y60         FDCE                                         r  light_reg_reg[1]/C
                         clock pessimism              0.000    11.938    
                         clock uncertainty           -0.035    11.902    
    SLICE_X65Y60         FDCE (Recov_fdce_C_CLR)     -0.293    11.609    light_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         11.609    
                         arrival time                          -7.127    
  -------------------------------------------------------------------
                         slack                                  4.482    

Slack (MET) :             4.589ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            light_reg_reg[2]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        7.021ns  (logic 1.317ns (18.755%)  route 5.704ns (81.245%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        3.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.939ns = ( 11.939 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  0.000     0.000    
    R15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R15                  IBUF (Prop_ibuf_I_O)         1.317     1.317 f  rst_IBUF_inst/O
                         net (fo=38, routed)          5.704     7.021    rst_IBUF
    SLICE_X65Y59         FDCE                                         f  light_reg_reg[2]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    P17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.259     9.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.421    10.680    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    10.752 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.186    11.939    clk_IBUF_BUFG
    SLICE_X65Y59         FDCE                                         r  light_reg_reg[2]_lopt_replica/C
                         clock pessimism              0.000    11.939    
                         clock uncertainty           -0.035    11.903    
    SLICE_X65Y59         FDCE (Recov_fdce_C_CLR)     -0.293    11.610    light_reg_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         11.610    
                         arrival time                          -7.021    
  -------------------------------------------------------------------
                         slack                                  4.589    

Slack (MET) :             4.589ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            light_reg_reg[7]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        7.021ns  (logic 1.317ns (18.755%)  route 5.704ns (81.245%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        3.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.939ns = ( 11.939 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  0.000     0.000    
    R15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R15                  IBUF (Prop_ibuf_I_O)         1.317     1.317 f  rst_IBUF_inst/O
                         net (fo=38, routed)          5.704     7.021    rst_IBUF
    SLICE_X65Y59         FDCE                                         f  light_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    P17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.259     9.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.421    10.680    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    10.752 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.186    11.939    clk_IBUF_BUFG
    SLICE_X65Y59         FDCE                                         r  light_reg_reg[7]/C
                         clock pessimism              0.000    11.939    
                         clock uncertainty           -0.035    11.903    
    SLICE_X65Y59         FDCE (Recov_fdce_C_CLR)     -0.293    11.610    light_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         11.610    
                         arrival time                          -7.021    
  -------------------------------------------------------------------
                         slack                                  4.589    

Slack (MET) :             4.655ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt_reg_reg[20]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        7.021ns  (logic 1.317ns (18.755%)  route 5.704ns (81.245%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        3.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.939ns = ( 11.939 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  0.000     0.000    
    R15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R15                  IBUF (Prop_ibuf_I_O)         1.317     1.317 f  rst_IBUF_inst/O
                         net (fo=38, routed)          5.704     7.021    rst_IBUF
    SLICE_X64Y59         FDCE                                         f  cnt_reg_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    P17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.259     9.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.421    10.680    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    10.752 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.186    11.939    clk_IBUF_BUFG
    SLICE_X64Y59         FDCE                                         r  cnt_reg_reg[20]/C
                         clock pessimism              0.000    11.939    
                         clock uncertainty           -0.035    11.903    
    SLICE_X64Y59         FDCE (Recov_fdce_C_CLR)     -0.227    11.676    cnt_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         11.676    
                         arrival time                          -7.021    
  -------------------------------------------------------------------
                         slack                                  4.655    

Slack (MET) :             4.655ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt_reg_reg[21]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        7.021ns  (logic 1.317ns (18.755%)  route 5.704ns (81.245%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        3.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.939ns = ( 11.939 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  0.000     0.000    
    R15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R15                  IBUF (Prop_ibuf_I_O)         1.317     1.317 f  rst_IBUF_inst/O
                         net (fo=38, routed)          5.704     7.021    rst_IBUF
    SLICE_X64Y59         FDCE                                         f  cnt_reg_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    P17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.259     9.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.421    10.680    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    10.752 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.186    11.939    clk_IBUF_BUFG
    SLICE_X64Y59         FDCE                                         r  cnt_reg_reg[21]/C
                         clock pessimism              0.000    11.939    
                         clock uncertainty           -0.035    11.903    
    SLICE_X64Y59         FDCE (Recov_fdce_C_CLR)     -0.227    11.676    cnt_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         11.676    
                         arrival time                          -7.021    
  -------------------------------------------------------------------
                         slack                                  4.655    

Slack (MET) :             4.655ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt_reg_reg[22]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        7.021ns  (logic 1.317ns (18.755%)  route 5.704ns (81.245%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        3.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.939ns = ( 11.939 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  0.000     0.000    
    R15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R15                  IBUF (Prop_ibuf_I_O)         1.317     1.317 f  rst_IBUF_inst/O
                         net (fo=38, routed)          5.704     7.021    rst_IBUF
    SLICE_X64Y59         FDCE                                         f  cnt_reg_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    P17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.259     9.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.421    10.680    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    10.752 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.186    11.939    clk_IBUF_BUFG
    SLICE_X64Y59         FDCE                                         r  cnt_reg_reg[22]/C
                         clock pessimism              0.000    11.939    
                         clock uncertainty           -0.035    11.903    
    SLICE_X64Y59         FDCE (Recov_fdce_C_CLR)     -0.227    11.676    cnt_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         11.676    
                         arrival time                          -7.021    
  -------------------------------------------------------------------
                         slack                                  4.655    

Slack (MET) :             4.655ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt_reg_reg[23]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        7.021ns  (logic 1.317ns (18.755%)  route 5.704ns (81.245%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        3.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.939ns = ( 11.939 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  0.000     0.000    
    R15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R15                  IBUF (Prop_ibuf_I_O)         1.317     1.317 f  rst_IBUF_inst/O
                         net (fo=38, routed)          5.704     7.021    rst_IBUF
    SLICE_X64Y59         FDCE                                         f  cnt_reg_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    P17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.259     9.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.421    10.680    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    10.752 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.186    11.939    clk_IBUF_BUFG
    SLICE_X64Y59         FDCE                                         r  cnt_reg_reg[23]/C
                         clock pessimism              0.000    11.939    
                         clock uncertainty           -0.035    11.903    
    SLICE_X64Y59         FDCE (Recov_fdce_C_CLR)     -0.227    11.676    cnt_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         11.676    
                         arrival time                          -7.021    
  -------------------------------------------------------------------
                         slack                                  4.655    

Slack (MET) :             4.701ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            light_reg_reg[3]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        6.910ns  (logic 1.317ns (19.058%)  route 5.593ns (80.942%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        3.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.939ns = ( 11.939 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  0.000     0.000    
    R15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R15                  IBUF (Prop_ibuf_I_O)         1.317     1.317 f  rst_IBUF_inst/O
                         net (fo=38, routed)          5.593     6.910    rst_IBUF
    SLICE_X65Y58         FDCE                                         f  light_reg_reg[3]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    P17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.259     9.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.421    10.680    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    10.752 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.186    11.939    clk_IBUF_BUFG
    SLICE_X65Y58         FDCE                                         r  light_reg_reg[3]_lopt_replica/C
                         clock pessimism              0.000    11.939    
                         clock uncertainty           -0.035    11.903    
    SLICE_X65Y58         FDCE (Recov_fdce_C_CLR)     -0.293    11.610    light_reg_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         11.610    
                         arrival time                          -6.910    
  -------------------------------------------------------------------
                         slack                                  4.701    

Slack (MET) :             4.767ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt_reg_reg[16]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        6.910ns  (logic 1.317ns (19.058%)  route 5.593ns (80.942%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        3.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.939ns = ( 11.939 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  0.000     0.000    
    R15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R15                  IBUF (Prop_ibuf_I_O)         1.317     1.317 f  rst_IBUF_inst/O
                         net (fo=38, routed)          5.593     6.910    rst_IBUF
    SLICE_X64Y58         FDCE                                         f  cnt_reg_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    P17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.259     9.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.421    10.680    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    10.752 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.186    11.939    clk_IBUF_BUFG
    SLICE_X64Y58         FDCE                                         r  cnt_reg_reg[16]/C
                         clock pessimism              0.000    11.939    
                         clock uncertainty           -0.035    11.903    
    SLICE_X64Y58         FDCE (Recov_fdce_C_CLR)     -0.227    11.676    cnt_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         11.676    
                         arrival time                          -6.910    
  -------------------------------------------------------------------
                         slack                                  4.767    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.805ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt_reg_reg[4]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.289ns  (logic 0.237ns (7.197%)  route 3.052ns (92.803%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            -0.500ns
  Clock Path Skew:        2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                 -0.500    -0.500    
    R15                                               0.000    -0.500 f  rst (IN)
                         net (fo=0)                   0.000    -0.500    rst
    R15                  IBUF (Prop_ibuf_I_O)         0.237    -0.263 f  rst_IBUF_inst/O
                         net (fo=38, routed)          3.052     2.789    rst_IBUF
    SLICE_X64Y55         FDCE                                         f  cnt_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.863     2.015    clk_IBUF_BUFG
    SLICE_X64Y55         FDCE                                         r  cnt_reg_reg[4]/C
                         clock pessimism              0.000     2.015    
                         clock uncertainty            0.035     2.051    
    SLICE_X64Y55         FDCE (Remov_fdce_C_CLR)     -0.067     1.984    cnt_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.984    
                         arrival time                           2.789    
  -------------------------------------------------------------------
                         slack                                  0.805    

Slack (MET) :             0.805ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt_reg_reg[5]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.289ns  (logic 0.237ns (7.197%)  route 3.052ns (92.803%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            -0.500ns
  Clock Path Skew:        2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                 -0.500    -0.500    
    R15                                               0.000    -0.500 f  rst (IN)
                         net (fo=0)                   0.000    -0.500    rst
    R15                  IBUF (Prop_ibuf_I_O)         0.237    -0.263 f  rst_IBUF_inst/O
                         net (fo=38, routed)          3.052     2.789    rst_IBUF
    SLICE_X64Y55         FDCE                                         f  cnt_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.863     2.015    clk_IBUF_BUFG
    SLICE_X64Y55         FDCE                                         r  cnt_reg_reg[5]/C
                         clock pessimism              0.000     2.015    
                         clock uncertainty            0.035     2.051    
    SLICE_X64Y55         FDCE (Remov_fdce_C_CLR)     -0.067     1.984    cnt_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.984    
                         arrival time                           2.789    
  -------------------------------------------------------------------
                         slack                                  0.805    

Slack (MET) :             0.805ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt_reg_reg[6]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.289ns  (logic 0.237ns (7.197%)  route 3.052ns (92.803%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            -0.500ns
  Clock Path Skew:        2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                 -0.500    -0.500    
    R15                                               0.000    -0.500 f  rst (IN)
                         net (fo=0)                   0.000    -0.500    rst
    R15                  IBUF (Prop_ibuf_I_O)         0.237    -0.263 f  rst_IBUF_inst/O
                         net (fo=38, routed)          3.052     2.789    rst_IBUF
    SLICE_X64Y55         FDCE                                         f  cnt_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.863     2.015    clk_IBUF_BUFG
    SLICE_X64Y55         FDCE                                         r  cnt_reg_reg[6]/C
                         clock pessimism              0.000     2.015    
                         clock uncertainty            0.035     2.051    
    SLICE_X64Y55         FDCE (Remov_fdce_C_CLR)     -0.067     1.984    cnt_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.984    
                         arrival time                           2.789    
  -------------------------------------------------------------------
                         slack                                  0.805    

Slack (MET) :             0.805ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt_reg_reg[7]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.289ns  (logic 0.237ns (7.197%)  route 3.052ns (92.803%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            -0.500ns
  Clock Path Skew:        2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                 -0.500    -0.500    
    R15                                               0.000    -0.500 f  rst (IN)
                         net (fo=0)                   0.000    -0.500    rst
    R15                  IBUF (Prop_ibuf_I_O)         0.237    -0.263 f  rst_IBUF_inst/O
                         net (fo=38, routed)          3.052     2.789    rst_IBUF
    SLICE_X64Y55         FDCE                                         f  cnt_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.863     2.015    clk_IBUF_BUFG
    SLICE_X64Y55         FDCE                                         r  cnt_reg_reg[7]/C
                         clock pessimism              0.000     2.015    
                         clock uncertainty            0.035     2.051    
    SLICE_X64Y55         FDCE (Remov_fdce_C_CLR)     -0.067     1.984    cnt_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.984    
                         arrival time                           2.789    
  -------------------------------------------------------------------
                         slack                                  0.805    

Slack (MET) :             0.830ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            light_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.289ns  (logic 0.237ns (7.197%)  route 3.052ns (92.803%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            -0.500ns
  Clock Path Skew:        2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                 -0.500    -0.500    
    R15                                               0.000    -0.500 f  rst (IN)
                         net (fo=0)                   0.000    -0.500    rst
    R15                  IBUF (Prop_ibuf_I_O)         0.237    -0.263 f  rst_IBUF_inst/O
                         net (fo=38, routed)          3.052     2.789    rst_IBUF
    SLICE_X65Y55         FDCE                                         f  light_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.863     2.015    clk_IBUF_BUFG
    SLICE_X65Y55         FDCE                                         r  light_reg_reg[3]/C
                         clock pessimism              0.000     2.015    
                         clock uncertainty            0.035     2.051    
    SLICE_X65Y55         FDCE (Remov_fdce_C_CLR)     -0.092     1.959    light_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.959    
                         arrival time                           2.789    
  -------------------------------------------------------------------
                         slack                                  0.830    

Slack (MET) :             0.830ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            light_reg_reg[5]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.289ns  (logic 0.237ns (7.197%)  route 3.052ns (92.803%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            -0.500ns
  Clock Path Skew:        2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                 -0.500    -0.500    
    R15                                               0.000    -0.500 f  rst (IN)
                         net (fo=0)                   0.000    -0.500    rst
    R15                  IBUF (Prop_ibuf_I_O)         0.237    -0.263 f  rst_IBUF_inst/O
                         net (fo=38, routed)          3.052     2.789    rst_IBUF
    SLICE_X65Y55         FDCE                                         f  light_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.863     2.015    clk_IBUF_BUFG
    SLICE_X65Y55         FDCE                                         r  light_reg_reg[5]/C
                         clock pessimism              0.000     2.015    
                         clock uncertainty            0.035     2.051    
    SLICE_X65Y55         FDCE (Remov_fdce_C_CLR)     -0.092     1.959    light_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.959    
                         arrival time                           2.789    
  -------------------------------------------------------------------
                         slack                                  0.830    

Slack (MET) :             0.830ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            light_reg_reg[6]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.289ns  (logic 0.237ns (7.197%)  route 3.052ns (92.803%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            -0.500ns
  Clock Path Skew:        2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                 -0.500    -0.500    
    R15                                               0.000    -0.500 f  rst (IN)
                         net (fo=0)                   0.000    -0.500    rst
    R15                  IBUF (Prop_ibuf_I_O)         0.237    -0.263 f  rst_IBUF_inst/O
                         net (fo=38, routed)          3.052     2.789    rst_IBUF
    SLICE_X65Y55         FDCE                                         f  light_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.863     2.015    clk_IBUF_BUFG
    SLICE_X65Y55         FDCE                                         r  light_reg_reg[6]/C
                         clock pessimism              0.000     2.015    
                         clock uncertainty            0.035     2.051    
    SLICE_X65Y55         FDCE (Remov_fdce_C_CLR)     -0.092     1.959    light_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.959    
                         arrival time                           2.789    
  -------------------------------------------------------------------
                         slack                                  0.830    

Slack (MET) :             0.830ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            light_reg_reg[6]_lopt_replica/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.289ns  (logic 0.237ns (7.197%)  route 3.052ns (92.803%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            -0.500ns
  Clock Path Skew:        2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                 -0.500    -0.500    
    R15                                               0.000    -0.500 f  rst (IN)
                         net (fo=0)                   0.000    -0.500    rst
    R15                  IBUF (Prop_ibuf_I_O)         0.237    -0.263 f  rst_IBUF_inst/O
                         net (fo=38, routed)          3.052     2.789    rst_IBUF
    SLICE_X65Y55         FDCE                                         f  light_reg_reg[6]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.863     2.015    clk_IBUF_BUFG
    SLICE_X65Y55         FDCE                                         r  light_reg_reg[6]_lopt_replica/C
                         clock pessimism              0.000     2.015    
                         clock uncertainty            0.035     2.051    
    SLICE_X65Y55         FDCE (Remov_fdce_C_CLR)     -0.092     1.959    light_reg_reg[6]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.959    
                         arrival time                           2.789    
  -------------------------------------------------------------------
                         slack                                  0.830    

Slack (MET) :             0.871ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt_reg_reg[10]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.354ns  (logic 0.237ns (7.056%)  route 3.118ns (92.944%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            -0.500ns
  Clock Path Skew:        2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                 -0.500    -0.500    
    R15                                               0.000    -0.500 f  rst (IN)
                         net (fo=0)                   0.000    -0.500    rst
    R15                  IBUF (Prop_ibuf_I_O)         0.237    -0.263 f  rst_IBUF_inst/O
                         net (fo=38, routed)          3.118     2.854    rst_IBUF
    SLICE_X64Y56         FDCE                                         f  cnt_reg_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.863     2.015    clk_IBUF_BUFG
    SLICE_X64Y56         FDCE                                         r  cnt_reg_reg[10]/C
                         clock pessimism              0.000     2.015    
                         clock uncertainty            0.035     2.051    
    SLICE_X64Y56         FDCE (Remov_fdce_C_CLR)     -0.067     1.984    cnt_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.984    
                         arrival time                           2.854    
  -------------------------------------------------------------------
                         slack                                  0.871    

Slack (MET) :             0.871ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt_reg_reg[11]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.354ns  (logic 0.237ns (7.056%)  route 3.118ns (92.944%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            -0.500ns
  Clock Path Skew:        2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                 -0.500    -0.500    
    R15                                               0.000    -0.500 f  rst (IN)
                         net (fo=0)                   0.000    -0.500    rst
    R15                  IBUF (Prop_ibuf_I_O)         0.237    -0.263 f  rst_IBUF_inst/O
                         net (fo=38, routed)          3.118     2.854    rst_IBUF
    SLICE_X64Y56         FDCE                                         f  cnt_reg_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.863     2.015    clk_IBUF_BUFG
    SLICE_X64Y56         FDCE                                         r  cnt_reg_reg[11]/C
                         clock pessimism              0.000     2.015    
                         clock uncertainty            0.035     2.051    
    SLICE_X64Y56         FDCE (Remov_fdce_C_CLR)     -0.067     1.984    cnt_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.984    
                         arrival time                           2.854    
  -------------------------------------------------------------------
                         slack                                  0.871    





