// Seed: 1724728106
module module_0 (
    input supply0 id_0,
    output supply1 id_1,
    input supply0 id_2,
    input tri id_3,
    input supply0 id_4,
    input tri0 id_5,
    input wor id_6,
    input wor id_7,
    input tri0 id_8,
    input supply0 id_9,
    input wand id_10
);
  wire id_12;
  assign module_1.type_0 = 0;
  wire id_13;
endmodule
module module_1 (
    input tri1 id_0,
    input tri0 id_1,
    output uwire id_2,
    input tri id_3
    , id_7,
    input tri id_4
    , id_8,
    input supply0 id_5
);
  wire id_9, id_10, id_11, id_12;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_3,
      id_4,
      id_5,
      id_4,
      id_4,
      id_0,
      id_1,
      id_0,
      id_0
  );
  wire id_13;
  always @(*) id_7 = 1'h0;
endmodule
