OpenROAD v2.0-6913-gda013f4df 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /home/syedimaduddin/Desktop/msvd4bituc/openfasoc/openfasoc/generators/msvsd4bituc/flow/../../../common/platforms/sky130hd/lef/sky130_fd_sc_hd.tlef
[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0226] Finished LEF file:  /home/syedimaduddin/Desktop/msvd4bituc/openfasoc/openfasoc/generators/msvsd4bituc/flow/../../../common/platforms/sky130hd/lef/sky130_fd_sc_hd.tlef
[INFO ODB-0222] Reading LEF file: /home/syedimaduddin/Desktop/msvd4bituc/openfasoc/openfasoc/generators/msvsd4bituc/flow/../../../common/platforms/sky130hd/lef/sky130_fd_sc_hd_merged.lef
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /home/syedimaduddin/Desktop/msvd4bituc/openfasoc/openfasoc/generators/msvsd4bituc/flow/../../../common/platforms/sky130hd/lef/sky130_fd_sc_hd_merged.lef
[INFO ODB-0222] Reading LEF file: ../blocks/sky130hd/lef/RING_OSCILLATOR.lef
[INFO ODB-0225]     Created 1 library cells
[INFO ODB-0226] Finished LEF file:  ../blocks/sky130hd/lef/RING_OSCILLATOR.lef
[INFO ODB-0222] Reading LEF file: ../blocks/sky130hd/lef/ADC_1BIT.lef
[INFO ODB-0225]     Created 1 library cells
[INFO ODB-0226] Finished LEF file:  ../blocks/sky130hd/lef/ADC_1BIT.lef
[WARNING ORD-1011] LEF master ADC_1BIT has no liberty cell.
[WARNING ORD-1011] LEF master RING_OSCILLATOR has no liberty cell.

==========================================================================
Floorplan check_setup
--------------------------------------------------------------------------
Warning: There are 3 input ports missing set_input_delay.
Warning: There is 1 output port missing set_output_delay.
Warning: There is 1 unconstrained endpoint.
number instances in verilog is 2
[WARNING IFP-0028] Core area lower left (15.000, 15.000) snapped to (15.180, 16.320).
[INFO IFP-0001] Added 155 rows of 923 sites.
[INFO RSZ-0026] Removed 0 buffers.
Default units for flow
 time 1ns
 capacitance 1pF
 resistance 1kohm
 voltage 1v
 current 1mA
 power 1nW
 distance 1um

==========================================================================
floorplan final check_setup
--------------------------------------------------------------------------
Warning: There are 3 input ports missing set_input_delay.
Warning: There is 1 output port missing set_output_delay.
Warning: There is 1 unconstrained endpoint.

==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack INF

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
No paths found.

==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
No paths found.

==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: INN (input port)
Endpoint: ADC_1BIT/INN (internal pin)
Path Group: (none)
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00 ^ input external delay
                  0.00    0.00    0.00 ^ INN (in)
     1    0.00                           INN (net)
                  0.00    0.00    0.00 ^ ADC_1BIT/INN (ADC_1BIT)
                                  0.00   data arrival time
-----------------------------------------------------------------------------
(Path is unconstrained)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Combinational          0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
                           0.0%       0.0%       0.0%

==========================================================================
floorplan final report_design_area
--------------------------------------------------------------------------
Design area 321 u^2 0% utilization.

Elapsed time: 0:00.57[h:]min:sec. CPU time: user 0.48 sys 0.07 (95%). Peak memory: 104152KB.
