############################################################
## This file is generated automatically by Vivado HLS.
## Please DO NOT edit it.
## Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
############################################################
set_directive_interface -mode s_axilite -bundle CTRL_BUS "spike_deeptector_cumulative"
set_directive_interface -mode m_axi -depth 20 "spike_deeptector_cumulative" in_labels
set_directive_interface -mode m_axi -depth 1 "spike_deeptector_cumulative" out_label
set_directive_interface -mode m_axi -depth 1 "spike_deeptector_cumulative" out_score
set_directive_interface -mode s_axilite -bundle CTRL_BUS "spike_deeptector_cumulative" b
