/*

AMD Vivado v2023.1 (64-bit) [Major: 2023, Minor: 1]
SW Build: 3865809 on Sun May  7 15:05:29 MDT 2023
IP Build: 3864474 on Sun May  7 20:36:21 MDT 2023
IP Build: 3864474 on Sun May  7 20:36:21 MDT 2023

Process ID (PID): 24768
License: Customer
Mode: GUI Mode

Current time: 	Mon Jan 13 19:42:19 CST 2025
Time zone: 	China Standard Time (Asia/Shanghai)

OS: Windows 11
OS Version: 10.0
OS Architecture: amd64
Available processors (cores): 20

Screen size: 2560x1600
Screen resolution (DPI): 150
Available screens: 1
Default font: family=Dialog,name=Dialog,style=plain,size=18
Scale size: 27
OS font scaling: 150%

Java version: 	17.0.3 64-bit
JavaFX version: 17.0.1
Java home: 	D:/Xilinx/Vivado/2023.1/tps/win64/jre17.0.3_7
Java executable: 	D:/Xilinx/Vivado/2023.1/tps/win64/jre17.0.3_7/bin/java.exe
Java arguments: 	[-Dsun.java2d.pmoffscreen=false, -Dhttps.protocols=TLSv1,TLSv1.1,TLSv1.2, -Dsun.java2d.xrender=false, -Dsun.java2d.d3d=false, -Dsun.awt.nopixfmt=true, -Dsun.java2d.dpiaware=true, -Dsun.java2d.uiScale.enabled=false, -Dswing.aatext=true, -XX:-UsePerfData, -Djdk.map.althashing.threshold=512, -XX:StringTableSize=4072, -XX:+UseStringDeduplication, -XX:MaxGCPauseMillis=200, -XX:+ParallelRefProcEnabled, --add-opens=java.desktop/javax.swing.plaf.synth=ALL-UNNAMED, --add-opens=java.base/java.nio=ALL-UNNAMED, --add-opens=java.desktop/sun.swing=ALL-UNNAMED, --add-opens=java.desktop/javax.swing=ALL-UNNAMED, --add-opens=java.desktop/javax.swing.tree=ALL-UNNAMED, --add-opens=java.desktop/javax.swing.plaf.basic=ALL-UNNAMED, --add-opens=java.desktop/javax.swing.plaf.synth=ALL-UNNAMED, --add-opens=java.desktop/javax.swing.plaf.basic=ALL-UNNAMED, --add-opens=java.desktop/javax.swing=ALL-UNNAMED, --add-opens=java.desktop/javax.swing.tree=ALL-UNNAMED, --add-opens=java.desktop/java.awt.event=ALL-UNNAMED, --add-exports=java.desktop/javax.swing.plaf.synth=ALL-UNNAMED, --add-exports=java.base/java.nio=ALL-UNNAMED, --add-exports=java.desktop/sun.swing=ALL-UNNAMED, --add-exports=java.desktop/javax.swing=ALL-UNNAMED, --add-exports=java.desktop/javax.swing.tree=ALL-UNNAMED, --add-exports=java.desktop/javax.swing.plaf.basic=ALL-UNNAMED, --add-exports=java.desktop/sun.swing=ALL-UNNAMED, --add-exports=java.desktop/sun.swing.table=ALL-UNNAMED, --add-exports=java.desktop/sun.swing.plaf.synth=ALL-UNNAMED, --add-exports=java.desktop/sun.awt.shell=ALL-UNNAMED, --add-exports=java.base/sun.security.action=ALL-UNNAMED, --add-exports=java.desktop/sun.font=ALL-UNNAMED, -XX:NewSize=80m, -XX:MaxNewSize=80m, -Xms512m, -Xmx4072m, -Xss10m]
Java initial memory (-Xms): 	512 MB
Java maximum memory (-Xmx):	 3 GB

User name: 	LU
User home directory: C:/Users/LU
User working directory: d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER
User country: 	CN
User language: 	zh
User locale: 	zh_CN

RDI_BASEROOT: D:/Xilinx/Vivado
HDI_APPROOT: D:/Xilinx/Vivado/2023.1
RDI_DATADIR: D:/Xilinx/SharedData/2023.1/data;D:/Xilinx/Vivado/2023.1/data
RDI_BINDIR: D:/Xilinx/Vivado/2023.1/bin

Vivado preferences file: C:/Users/LU/AppData/Roaming/Xilinx/Vivado/2023.1/vivado.xml
Vivado preferences directory: C:/Users/LU/AppData/Roaming/Xilinx/Vivado/2023.1/
Vivado layouts directory: C:/Users/LU/AppData/Roaming/Xilinx/Vivado/2023.1/data/layouts
PlanAhead jar file: 	D:/Xilinx/Vivado/2023.1/lib/classes/planAhead.jar
Vivado log file: 	
Vivado journal file: 	
Engine tmp dir: 	d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/.Xil/Vivado-24768-LAPTOP-DUUNQKAE
Non-Default Parameters:	[general.maxThreads=8]

Xilinx & AMD Environment Variables
--------------------------------------------------------------------------------------------
RDI_APPROOT: D:/Xilinx/Vivado/2023.1
RDI_ARGS:  -mode tcl -s c:/Users/LU/.vscode/extensions/sterben.fpga-support-0.4.0/resources/script/xilinx/launch.tcl -notrace -nolog -nojournal
RDI_ARGS_FUNCTION: RDI_EXEC_DEFAULT
RDI_BASEROOT: D:/Xilinx/Vivado
RDI_BINDIR: D:/Xilinx/Vivado/2023.1/bin
RDI_BINROOT: D:/Xilinx/Vivado/2023.1/bin
RDI_BUILD: yes
RDI_CHECK_PROG: True
RDI_DATADIR: D:/Xilinx/SharedData/2023.1/data;D:/Xilinx/Vivado/2023.1/data
RDI_INSTALLROOT: D:/Xilinx
RDI_INSTALLVER: 2023.1
RDI_INSTALLVERSION: 2023.1
RDI_ISE_PLATFORM: nt64
RDI_JAVACEFROOT: D:/Xilinx/Vivado/2023.1/tps/win64/java-cef-95.0.4638.69
RDI_JAVAFXROOT: D:/Xilinx/Vivado/2023.1/tps/win64/javafx-sdk-17.0.1
RDI_JAVAROOT: D:/Xilinx/Vivado/2023.1/tps/win64/jre17.0.3_7
RDI_JAVA_VERSION: 17.0.3_7
RDI_LIBDIR: D:/Xilinx/Vivado/2023.1/lib/win64.o
RDI_MINGW_LIB: D:/Xilinx/Vivado/2023.1\tps\mingw\6.2.0\win64.o\nt\bin;D:/Xilinx/Vivado/2023.1\tps\mingw\6.2.0\win64.o\nt\libexec\gcc\x86_64-w64-mingw32\6.2.0
RDI_OPT_EXT: .o
RDI_PLATFORM: win64
RDI_PREPEND_PATH: D:/Xilinx/Vitis/2023.1/bin;D:/Xilinx/Vivado/2023.1/ids_lite/ISE/bin/nt64;D:/Xilinx/Vivado/2023.1/ids_lite/ISE/lib/nt64
RDI_PROG: D:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/vivado.exe
RDI_PROGNAME: vivado.exe
RDI_PYTHON3: D:/Xilinx/Vivado/2023.1\tps\win64\python-3.8.3
RDI_PYTHON3_VERSION: 3.8.3
RDI_PYTHONHOME: D:/Xilinx/Vivado/2023.1\tps\win64\python-3.8.3
RDI_PYTHONPATH: D:/Xilinx/Vivado/2023.1\tps\win64\python-3.8.3;D:/Xilinx/Vivado/2023.1\tps\win64\python-3.8.3\bin;D:/Xilinx/Vivado/2023.1\tps\win64\python-3.8.3\lib;D:/Xilinx/Vivado/2023.1\tps\win64\python-3.8.3\lib\site-packages
RDI_PYTHON_LD_LIBPATH: D:/Xilinx/Vivado/2023.1\tps\win64\python-3.8.3\lib
RDI_SESSION_INFO: d:\Programs\Workspace\SmartZYNQ_SP2\PS_TIMER:LAPTOP-DUUNQKAE-2025-01-13÷‹“ª_19-41-41.24
RDI_SHARED_DATA: D:/Xilinx/SharedData/2023.1/data
RDI_TPS_ROOT: D:/Xilinx/Vivado/2023.1/tps/win64
RDI_USE_JDK17: True
RDI_VERBOSE: False
XILINX: D:/Xilinx/Vivado/2023.1/ids_lite/ISE
XILINX_DSP: D:/Xilinx/Vivado/2023.1/ids_lite/ISE
XILINX_HLS: D:/Xilinx/Vitis_HLS/2023.1
XILINX_PLANAHEAD: D:/Xilinx/Vivado/2023.1
XILINX_SDK: D:/Xilinx/Vitis/2023.1
XILINX_VITIS: D:/Xilinx/Vitis/2023.1
XILINX_VIVADO: D:/Xilinx/Vivado/2023.1
XILINX_VIVADO_HLS: D:/Xilinx/Vivado/2023.1
_RDI_BINROOT: D:\Xilinx\Vivado\2023.1\bin
_RDI_CWD: d:\Programs\Workspace\SmartZYNQ_SP2\PS_TIMER


GUI allocated memory:	512 MB
GUI max memory:		4,072 MB
Engine allocated memory: 2,353 MB

Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

*/

// TclEventType: START_GUI
// [GUI Memory]: 73 MB (+74208kb) [00:00:11]
// [Engine Memory]: 2,280 MB (+2238896kb) [00:00:11]
// [GUI Memory]: 112 MB (+36972kb) [00:00:11]
// Tcl Message: source c:/Users/LU/.vscode/extensions/sterben.fpga-support-0.4.0/resources/script/xilinx/launch.tcl -notrace 
// Tcl Message: create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1907.977 ; gain = 161.918 
// Tcl Message: start_gui -quiet 
// HMemoryUtils.trashcanNow. Engine heap size: 2,355 MB. GUI used memory: 80 MB. Current time: 1/13/25, 7:42:20 PM CST
// [GUI Memory]: 148 MB (+31933kb) [00:00:26]
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, IP Integrator, Create Block Design]", 6, false); // f
// Run Command: PAResourceCommand.PACommandNames_CREATE_NEW_DIAGRAM
setText(PAResourceAtoD.CreateNewDiagramDialog_DESIGN_NAME, "ZYNQ_CORE"); // Q
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
// 'O' command handler elapsed time: 6 seconds
dismissDialog("Create Block Design"); // ax
// TclEventType: LOAD_FEATURE
// TclEventType: RSB_CHANGE_CURRENT_DIAGRAM
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: RSB_LOCK_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_LOCK_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: RSB_OPEN_DIAGRAM
// Tcl Message: create_bd_design "ZYNQ_CORE" 
// Tcl Message: Wrote  : <d:\Programs\Workspace\SmartZYNQ_SP2\PS_TIMER\prj\xilinx\template.srcs\sources_1\bd\ZYNQ_CORE\ZYNQ_CORE.bd>  
// TclEventType: RSB_OPEN_DIAGRAM
closeView(PAResourceOtoP.PAViews_PROJECT_SUMMARY, "Project Summary"); // t
dismissDialog("Create Block Design"); // bq
// [Engine Memory]: 2,434 MB (+42120kb) [00:00:35]
// Elapsed Time for: 'L.f': 24s
selectButton(PAResourceQtoS.SystemBuilderView_ADD_IP, "System_RSB_ADD_IP"); // B
// HMemoryUtils.trashcanNow. Engine heap size: 2,462 MB. GUI used memory: 83 MB. Current time: 1/13/25, 7:42:40 PM CST
// Elapsed Time for: 'L.f': 26s
// Tcl Message: update_compile_order -fileset sources_1 
selectTab((HResource) null, (HResource) null, "Sources", 0); // aa
// [GUI Memory]: 158 MB (+2038kb) [00:00:41]
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources]", 0); // E
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, ZYNQ_CORE (ZYNQ_CORE.bd)]", 1, false); // E
selectButton(PAResourceQtoS.SystemBuilderView_ADD_IP, "System_RSB_ADD_IP"); // B
setText("PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE_SEARCH_FIELD", "zy"); // OverlayTextField
setText("PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE_SEARCH_FIELD", "zynq"); // OverlayTextField
selectTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "ZYNQ7 Processing System", 0, "ZYNQ7 Processing System", 0, false); // z
expandTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "ZYNQ7 Processing System", 0); // z
selectTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "ZYNQ7 Processing System", 0, "ZYNQ7 Processing System", 0, false, false, false, false, false, true); // z - Double Click
// TclEventType: LOAD_FEATURE
// Tcl Message: startgroup 
// Tcl Message: create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0 
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_ADD_OBJECT
// Tcl Message: endgroup 
dismissDialog("Add IP"); // bq
// Elapsed Time for: 'L.f': 40s
// Elapsed Time for: 'L.f': 42s
// Elapsed time: 12 seconds
selectView(PAResourceOtoP.PAViews_SYSTEM, "System", 586, 329, 1503, 781, false, false, false, true, false); // fQ - Popup Trigger
// Run Command: PAResourceCommand.PACommandNames_CUSTOMIZE_RSB_BLOC
// HMemoryUtils.trashcanNow. Engine heap size: 2,510 MB. GUI used memory: 100 MB. Current time: 1/13/25, 7:43:30 PM CST
// Elapsed time: 26 seconds
selectButton("MIO Configuration", "MIO Configuration"); // j
expandTreeTable(PAResourceItoN.MIOConfigTreeTablePanel_MIO_CONFIG_TREE_TABLE, "I/O Peripherals ; I/O Peripherals ; I/O Peripherals ; I/O Peripherals ; I/O Peripherals ; I/O Peripherals ; I/O Peripherals ; I/O Peripherals", 1); // as
expandTreeTable(PAResourceItoN.MIOConfigTreeTablePanel_MIO_CONFIG_TREE_TABLE, "GPIO ; GPIO ; GPIO ; GPIO ; GPIO ; GPIO ; GPIO ; GPIO", 16); // as
selectTreeTable(PAResourceItoN.MIOConfigTreeTablePanel_MIO_CONFIG_TREE_TABLE, "EMIO GPIO (Width) ;  ;  ;  ;  ;  ;  ; ", 18, "EMIO GPIO (Width)", 0, false); // as
selectTreeTable(PAResourceItoN.MIOConfigTreeTablePanel_MIO_CONFIG_TREE_TABLE, "EMIO GPIO (Width) ; 64 ;  ;  ;  ;  ;  ; ", 18, "64", 1, false); // as
selectComboBox("PCW GPIO EMIO GPIO IO (PCW_GPIO_EMIO_GPIO_IO)", "4", 3); // D
expandTreeTable(PAResourceItoN.MIOConfigTreeTablePanel_MIO_CONFIG_TREE_TABLE, "Memory Interfaces ; Memory Interfaces ; Memory Interfaces ; Memory Interfaces ; Memory Interfaces ; Memory Interfaces ; Memory Interfaces ; Memory Interfaces", 0); // as
// Elapsed time: 16 seconds
selectTreeTable(PAResourceItoN.MIOConfigTreeTablePanel_MIO_CONFIG_TREE_TABLE, "Quad SPI Flash ;  ;  ;  ;  ;  ;  ; ", 1, "Quad SPI Flash", 0, true); // as - Node
expandTreeTable(PAResourceItoN.MIOConfigTreeTablePanel_MIO_CONFIG_TREE_TABLE, "Quad SPI Flash ; MIO 1 .. 6 ;  ;  ;  ;  ;  ; ", 1); // as
selectTreeTable(PAResourceItoN.MIOConfigTreeTablePanel_MIO_CONFIG_TREE_TABLE, "Feedback Clk ;  ;  ;  ;  ;  ;  ; ", 5, "Feedback Clk", 0, false); // as
// Elapsed time: 34 seconds
selectButton("DDR Configuration", "DDR Configuration"); // j
expandTreeTable(PAResourceAtoD.DDRConfigTreeTablePanel_DDR_CONFIG_TREE_TABLE, "DDR Controller Configuration ; DDR Controller Configuration ; DDR Controller Configuration", 0); // B
selectTreeTable(PAResourceAtoD.DDRConfigTreeTablePanel_DDR_CONFIG_TREE_TABLE, "Memory Part ; MT41J128M8 JP-125 ; Memory component part number. For unlisted parts choose Custom. This will enable user input in the Memory Part Configuration section. ", 2, "MT41J128M8 JP-125", 1, false); // B
selectComboBox("PCW UIPARAM DDR PARTNO (PCW_UIPARAM_DDR_PARTNO)", "MT41K256M16 RE-125", 15); // D
selectTreeTable(PAResourceAtoD.DDRConfigTreeTablePanel_DDR_CONFIG_TREE_TABLE, "Effective DRAM Bus Width ; 32 Bit ; Data width of DDR interface, not including ECC data width. Refer to UG585 for a detailed list of supported DDR data widths.", 3, "32 Bit", 1, false); // B
selectComboBox("PCW UIPARAM DDR BUS WIDTH (PCW_UIPARAM_DDR_BUS_WIDTH)", "16 Bit", 0); // D
selectButton("MIO Configuration", "MIO Configuration"); // j
// Elapsed time: 18 seconds
selectButton("DDR Configuration", "DDR Configuration"); // j
selectButton("Clock Configuration", "Clock Configuration"); // j
selectButton("MIO Configuration", "MIO Configuration"); // j
collapseTreeTable(PAResourceItoN.MIOConfigTreeTablePanel_MIO_CONFIG_TREE_TABLE, "Memory Interfaces ; Memory Interfaces ; Memory Interfaces ; Memory Interfaces ; Memory Interfaces ; Memory Interfaces ; Memory Interfaces ; Memory Interfaces", 0); // as
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
dismissDialog("Re-customize IP"); // m
// TclEventType: RSB_PROPERTY_CHANGE
// [GUI Memory]: 167 MB (+1964kb) [00:03:22]
// TclEventType: RSB_PROPERTY_CHANGE
// [GUI Memory]: 176 MB (+639kb) [00:03:22]
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_PROPERTY_CHANGE
// Tcl Message: set_property -dict [list \   CONFIG.PCW_GPIO_EMIO_GPIO_ENABLE {1} \   CONFIG.PCW_GPIO_EMIO_GPIO_IO {4} \   CONFIG.PCW_QSPI_GRP_FBCLK_ENABLE {1} \   CONFIG.PCW_QSPI_PERIPHERAL_ENABLE {1} \   CONFIG.PCW_UIPARAM_DDR_BUS_WIDTH {16 Bit} \   CONFIG.PCW_UIPARAM_DDR_PARTNO {MT41K256M16 RE-125} \ ] [get_bd_cells processing_system7_0] 
// HMemoryUtils.trashcanNow. Engine heap size: 2,530 MB. GUI used memory: 112 MB. Current time: 1/13/25, 7:45:25 PM CST
selectButton(PAResourceQtoS.RSBApplyAutomationBar_RUN_BLOCK_AUTOMATION, "Run Block Automation"); // g
// Elapsed time: 16 seconds
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
// TclEventType: RSB_SCRIPT_TASK
dismissDialog("Run Block Automation"); // E
// Tcl Message: apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0] 
selectView(PAResourceOtoP.PAViews_SYSTEM, "System", 582, 409, 1503, 781, false, false, false, true, false); // fQ - Popup Trigger
selectMenu(PAResourceQtoS.SelectMenu_HIGHLIGHT, "Highlight"); // al
selectMenu(PAResourceQtoS.SystemBuilderMenu_IP_DOCUMENTATION, "IP Documentation"); // al
selectMenu(PAResourceQtoS.SystemBuilderView_ORIENTATION, "Orientation"); // al
selectMenu(PAResourceQtoS.SystemBuilderView_PINNING, "Pinning"); // al
selectMenu(PAResourceQtoS.SystemBuilderView_ORIENTATION, "Orientation"); // al
selectMenu(PAResourceQtoS.SystemBuilderMenu_IP_DOCUMENTATION, "IP Documentation"); // al
selectMenu(PAResourceQtoS.SystemBuilderMenu_IP_DOCUMENTATION, "IP Documentation"); // al
selectMenu(PAResourceQtoS.SystemBuilderView_ORIENTATION, "Orientation"); // al
selectMenu(PAResourceQtoS.SystemBuilderView_PINNING, "Pinning"); // al
// [GUI Memory]: 191 MB (+6531kb) [00:04:05]
// Elapsed time: 10 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Project Manager, Add Sources]", 2, false); // f
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
selectButton("NEXT", "Next >"); // JButton
selectButton(PAResourceQtoS.SrcChooserPanel_CREATE_FILE, "Create File"); // a
setText(PAResourceAtoD.CreateSrcFileDialog_FILE_NAME, "LED"); // Q
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
// Tcl Command: 'file mkdir d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/new'
dismissDialog("Create Source File"); // m
// Tcl Message: file mkdir d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/new 
selectButton("FINISH", "Finish"); // JButton
// 'f' command handler elapsed time: 6 seconds
dismissDialog("Add Sources"); // c
// Tcl Message: close [ open d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/new/LED.v w ] 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: add_files d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/new/LED.v 
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
// TclEventType: FILE_SET_CHANGE
selectButton("OptionPane.button", "Yes"); // JButton
dismissDialog("Define Module"); // p
// Elapsed Time for: 'L.f': 04m:06s
// Elapsed Time for: 'L.f': 04m:08s
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// Elapsed Time for: 'L.f': 04m:10s
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 04m:12s
// Tcl Message: update_compile_order -fileset sources_1 
// Elapsed Time for: 'L.f': 04m:14s
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 04m:16s
// Elapsed Time for: 'L.f': 04m:18s
// Elapsed Time for: 'L.f': 04m:20s
// TclEventType: RSB_CONNECTION_CHANGE
// Tcl Message: connect_bd_net [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0] 
// Elapsed time: 69 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, LED (LED.v)]", 2, false); // E
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, LED (LED.v)]", 2, false); // E
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_ADD_OBJECT
// Tcl Message: create_bd_cell -type module -reference LED LED_0 
// Tcl Message: INFO: [IP_Flow 19-5107] Inferred bus interface 'rstn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository). INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository). INFO: [IP_Flow 19-4728] Bus Interface 'rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'. INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rstn'. 
// Elapsed Time for: 'L.f': 05m:18s
// Elapsed Time for: 'L.f': 05m:20s
selectButton(PAResourceQtoS.RSBApplyAutomationBar_RUN_CONNECTION_AUTOMATION, "Run Connection Automation"); // g
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
// TclEventType: XGUI_UPDATE_GUI_ELEMENT
// TclEventType: RSB_CONNECTION_CHANGE
dismissDialog("Run Connection Automation"); // E
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_ADD_OBJECT
// TclEventType: RSB_CONNECTION_CHANGE
// TclEventType: XGUI_RESET_GUI_ELEMENT
// Tcl Message: apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (50 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins LED_0/clk] 
// Elapsed Time for: 'L.f': 05m:30s
// Elapsed Time for: 'L.f': 05m:32s
// Tcl Command: 'set_property location {2 521 -250} [get_bd_cells LED_0]'
// TclEventType: RSB_CANVAS_LOCATION
// Tcl Message: set_property location {2 521 -250} [get_bd_cells LED_0] 
// TclEventType: RSB_CONNECTION_CHANGE
// Tcl Message: connect_bd_net [get_bd_pins processing_system7_0/GPIO_O] [get_bd_pins LED_0/mode_blink] 
// TclEventType: RSB_CONNECTION_CHANGE
// Tcl Message: connect_bd_net [get_bd_pins processing_system7_0/GPIO_O] [get_bd_pins LED_0/mode_flow] 
// Elapsed time: 42 seconds
selectView(PAResourceOtoP.PAViews_SYSTEM, "System", 1081, 158, 1503, 781, false, false, false, true, false); // fQ - Popup Trigger
selectMenu(PAResourceQtoS.SelectMenu_HIGHLIGHT, "Highlight"); // al
selectMenu(PAResourceQtoS.SystemBuilderView_PINNING, "Pinning"); // al
selectMenuItem(PAResourceCommand.PACommandNames_AUTO_CONNECT_PORTS, "Make External"); // ao
// Run Command: PAResourceCommand.PACommandNames_AUTO_CONNECT_PORTS
// TclEventType: RSB_SCRIPT_TASK
// Tcl Message: startgroup 
// Tcl Message: make_bd_pins_external  [get_bd_pins LED_0/led] 
// Tcl Message: endgroup 
// Run Command: PAResourceCommand.PACommandNames_SAVE_RSB_DESIGN
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// Tcl Message: save_bd_design 
// Tcl Message: Wrote  : <d:\Programs\Workspace\SmartZYNQ_SP2\PS_TIMER\prj\xilinx\template.srcs\sources_1\bd\ZYNQ_CORE\ZYNQ_CORE.bd>  Wrote  : <d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/bd/ZYNQ_CORE/ui/bd_ea28465c.ui>  
// Elapsed Time for: 'L.f': 06m:20s
// Elapsed Time for: 'L.f': 06m:22s
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// Elapsed Time for: 'L.f': 06m:24s
// Elapsed Time for: 'L.f': 06m:26s
// Elapsed time: 18 seconds
selectView(PAResourceOtoP.PAViews_SYSTEM, "System", 1264, 492, 1503, 781, false, false, false, true, false); // fQ - Popup Trigger
// Elapsed time: 12 seconds
collapseTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design]", 13); // f
expandTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design]", 13); // f
// HMemoryUtils.trashcanNow. Engine heap size: 2,550 MB. GUI used memory: 114 MB. Current time: 1/13/25, 7:49:01 PM CST
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design, Schematic]", 16, false); // f
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a
dismissDialog("Elaborate Design"); // u
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design, Schematic]", 16, false); // f
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
dismissDialog("Elaborate Design"); // u
// Tcl Message: synth_design -rtl -rtl_skip_mlo -name rtl_1 
// Tcl Message: Command: synth_design -rtl -rtl_skip_mlo -name rtl_1 Starting synth_design Using part: xc7z020clg484-1 Top: LED 
// HMemoryUtils.trashcanNow. Engine heap size: 2,671 MB. GUI used memory: 114 MB. Current time: 1/13/25, 7:49:16 PM CST
// TclEventType: ELABORATE_START
// TclEventType: ELABORATE_FINISH
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_NEW
// HMemoryUtils.trashcanNow. Engine heap size: 3,426 MB. GUI used memory: 114 MB. Current time: 1/13/25, 7:49:23 PM CST
// [Engine Memory]: 3,427 MB (+913579kb) [00:07:20]
// TclEventType: DESIGN_NEW
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// TclEventType: CURR_DESIGN_SET
// Tcl Message: INFO: [Device 21-403] Loading part xc7z020clg484-1 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3671.730 ; gain = 403.074 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'LED' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/new/LED.v:23] INFO: [Synth 8-6155] done synthesizing module 'LED' (0#1) [d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/new/LED.v:23] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3762.398 ; gain = 493.742 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3780.328 ; gain = 511.672 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3780.328 ; gain = 511.672 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3780.328 ; gain = 0.000 
// Tcl Message: INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Completed Processing XDC Constraints  
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3887.113 ; gain = 0.000 
// Tcl Message: INFO: [Project 1-111] Unisim Transformation Summary: No Unisim elements were transformed.  
// Tcl Message: RTL Elaboration Complete:  : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3918.168 ; gain = 649.512 
// Tcl Message: 5 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered. synth_design completed successfully 
// Tcl Message: synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 3918.168 ; gain = 901.508 
// Tcl Message: INFO: [Common 17-600] The following parameters have non-default value. general.maxThreads 
// Run Command: PAResourceCommand.PACommandNames_SCHEMATIC
// Elapsed time: 10 seconds
dismissDialog("Open Elaborated Design"); // bq
// [GUI Memory]: 203 MB (+2145kb) [00:07:27]
// HMemoryUtils.trashcanNow. Engine heap size: 3,585 MB. GUI used memory: 142 MB. Current time: 1/13/25, 7:49:41 PM CST
// Elapsed time: 22 seconds
selectButton(PAResourceItoN.NetlistSchematicView_SHOW_CELLS_IN_THIS_SCHEMATIC, "120 Cells"); // g
// Elapsed time: 16 seconds
selectButton(PAResourceItoN.NetlistSchematicView_SHOW_IO_PORTS_IN_THIS_SCHEMATIC, "6 I/O Ports"); // g
// [GUI Memory]: 220 MB (+6751kb) [00:08:02]
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "mode_blink ; IN ;  ;  ;  ;  ;  ; default (LVCMOS18) ; 1.8 ;  ;  ;  ; NONE ; NONE ;  ; N/A", 1, (String) null, 4); // f.a
// Tcl Message: set_property package_pin "" [get_ports [list  mode_blink]] 
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic", 1); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Project Summary", 0); // o
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, IP Integrator, Open Block Design]", 7, false); // f
// Run Command: PAResourceCommand.PACommandNames_OPEN_BLOCK_DESIGN
// TclEventType: RSB_OPEN_DIAGRAM
closeView(PAResourceOtoP.PAViews_PROJECT_SUMMARY, "Project Summary"); // t
// Tcl Message: open_bd_design {d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd} 
dismissDialog("Open Block Design"); // bq
selectLabel((HResource) null, "processing_system7_0_GPIO_O"); // i.a
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Address Editor", 1); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "System", 0); // o
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design, Schematic]", 16, false); // f
// Run Command: PAResourceCommand.PACommandNames_SCHEMATIC
// Elapsed time: 26 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic (2)", 2); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic", 1); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Project Summary", 0); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic", 1); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic (2)", 2); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic (3)", 3); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic (2)", 2); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic", 1); // o
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, IP Integrator, Open Block Design]", 7, false); // f
// Run Command: PAResourceCommand.PACommandNames_OPEN_BLOCK_DESIGN
// TclEventType: RSB_OPEN_DIAGRAM
closeView(PAResourceOtoP.PAViews_PROJECT_SUMMARY, "Project Summary"); // t
// Tcl Message: open_bd_design {d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd} 
dismissDialog("Open Block Design"); // bq
selectView(PAResourceOtoP.PAViews_SYSTEM, "System", 377, 234, 1503, 781, false, false, false, true, false); // fQ - Popup Trigger
selectMenu(PAResourceQtoS.SelectMenu_HIGHLIGHT, "Highlight"); // al
selectMenuItem(PAResourceCommand.PACommandNames_AUTO_CONNECT_PORTS, "Make External"); // ao
// Run Command: PAResourceCommand.PACommandNames_AUTO_CONNECT_PORTS
// TclEventType: RSB_SCRIPT_TASK
// Tcl Message: startgroup 
// Tcl Message: make_bd_intf_pins_external  [get_bd_intf_pins processing_system7_0/GPIO_0] 
// Tcl Message: endgroup 
// Elapsed time: 22 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design, Schematic]", 16, false); // f
// Run Command: PAResourceCommand.PACommandNames_SCHEMATIC
// Elapsed time: 186 seconds
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "rstn ; IN ;  ;  ;  ;  ;  ; default (LVCMOS18) ; 1.8 ;  ;  ;  ; NONE ; NONE ;  ; N/A", 3, (String) null, 4); // f.a
// TclEventType: LOC_CONSTRAINT_ADD
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "rstn ; IN ;  ;  ; J18 ; true ; 34 ; default (LVCMOS18) ; 1.8 ;  ;  ;  ; NONE ; NONE ;  ; N/A", 3, "default (LVCMOS18)", 7); // f.a
// Tcl Message: place_ports rstn J18 
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, null, -1, null, -1); // f.a
// TclEventType: SIGNAL_MODIFY
// Tcl Message: set_property IOSTANDARD LVCMOS33 [get_ports [list rstn]] 
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "led[1] ; OUT ;  ;  ;  ;  ;  ; default (LVCMOS18) ; 1.8 ;  ; 12 ;  ; NONE ; FP_VTT_50 ;  ; N/A", 4, (String) null, 4); // f.a
// TclEventType: LOC_CONSTRAINT_ADD
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "led[0] ; OUT ;  ;  ;  ;  ;  ; default (LVCMOS18) ; 1.8 ;  ; 12 ;  ; NONE ; FP_VTT_50 ;  ; N/A", 5, (String) null, 4); // f.a
// Tcl Message: place_ports {led[1]} P20 
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, null, -1, null, -1); // f.a
// TclEventType: LOC_CONSTRAINT_ADD
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "led[0] ; OUT ;  ;  ; P21 ; true ; 34 ; default (LVCMOS18) ; 1.8 ;  ; 12 ;  ; NONE ; FP_VTT_50 ;  ; N/A", 5, "OUT", 1); // f.a
// Tcl Message: place_ports {led[0]} P21 
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, null, -1, null, -1); // f.a
// Elapsed time: 12 seconds
closeView(PAResourceOtoP.PAViews_SCHEMATIC, "Schematic"); // j
selectTab((HResource) null, "PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic (2)", 1, false, true); // o - Double Click
maximizeView(PAResourceOtoP.PAViews_BASE_WORKSPACE, "BaseWorkspace"); // D
closeView(PAResourceOtoP.PAViews_SCHEMATIC, "Schematic"); // j
unMinimizeFrame(PAResourceOtoP.PAViews_SOURCES, "Sources"); // R
unMinimizeFrame(RDIResource.RDIViews_PROPERTIES, "I/O Port Properties"); // R
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, IP Integrator, Open Block Design]", 7, false); // f
// Run Command: PAResourceCommand.PACommandNames_OPEN_BLOCK_DESIGN
// TclEventType: RSB_OPEN_DIAGRAM
closeView(PAResourceOtoP.PAViews_PROJECT_SUMMARY, "Project Summary"); // t
// Tcl Message: open_bd_design {d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd} 
dismissDialog("Open Block Design"); // bq
// Elapsed time: 52 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Address Editor", 1); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "System", 0); // o
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design, Schematic]", 16, false); // f
// Run Command: PAResourceCommand.PACommandNames_SCHEMATIC
selectButton(PAResourceItoN.NetlistSchematicView_SHOW_IO_PORTS_IN_THIS_SCHEMATIC, "6 I/O Ports"); // g
// [GUI Memory]: 233 MB (+2126kb) [00:14:35]
// Elapsed time: 47 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Project Summary", 0); // o
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, IP Integrator, Open Block Design]", 7, false); // f
// Run Command: PAResourceCommand.PACommandNames_OPEN_BLOCK_DESIGN
// TclEventType: RSB_OPEN_DIAGRAM
closeView(PAResourceOtoP.PAViews_PROJECT_SUMMARY, "Project Summary"); // t
// Tcl Message: open_bd_design {d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd} 
dismissDialog("Open Block Design"); // bq
selectView(PAResourceOtoP.PAViews_SYSTEM, "System", 686, 238, 1503, 781, false, false, false, true, false); // fQ - Popup Trigger
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, ZYNQ_CORE (ZYNQ_CORE.bd)]", 1, true); // E - Node
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, ZYNQ_CORE (ZYNQ_CORE.bd)]", 1); // E
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, ZYNQ_CORE (ZYNQ_CORE.bd)]", 1); // E
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, ZYNQ_CORE (ZYNQ_CORE.bd)]", 1, true, false, false, false, true, false); // E - Popup Trigger - Node
selectMenu(PAResourceCommand.PACommandNames_OPEN_FILE_WITH, "Open With"); // al
selectMenuItem(PAResourceCommand.PACommandNames_CREATE_TOP_HDL, "Create HDL Wrapper..."); // ao
// Run Command: PAResourceCommand.PACommandNames_CREATE_TOP_HDL
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
dismissDialog("Create HDL Wrapper"); // a
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SCRIPT_TASK
// Tcl Message: make_wrapper -files [get_files d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd] -top 
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: RSB_SCRIPT_TASK
// Tcl Message: Wrote  : <d:\Programs\Workspace\SmartZYNQ_SP2\PS_TIMER\prj\xilinx\template.srcs\sources_1\bd\ZYNQ_CORE\ZYNQ_CORE.bd>  Wrote  : <d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/bd/ZYNQ_CORE/ui/bd_ea28465c.ui>  Verilog Output written to : d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v Verilog Output written to : d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v Verilog Output written to : d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/hdl/ZYNQ_CORE_wrapper.v 
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// Create Top HDL Elapsed Time: 2.9s
// Tcl Message: add_files -norecurse d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/hdl/ZYNQ_CORE_wrapper.v 
dismissDialog("Create HDL Wrapper"); // bq
// Elapsed Time for: 'L.f': 15m:35s
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 15m:39s
// Tcl Message: update_compile_order -fileset sources_1 
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design, Schematic]", 16, false); // f
// Run Command: PAResourceCommand.PACommandNames_SCHEMATIC
// Elapsed Time for: 'L.f': 15m:41s
selectButton(PAResourceItoN.NetlistSchematicView_SHOW_IO_PORTS_IN_THIS_SCHEMATIC, "6 I/O Ports"); // g
// Elapsed Time for: 'L.f': 15m:43s
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// Elapsed Time for: 'L.f': 15m:45s
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 15m:47s
// Tcl Message: update_compile_order -fileset sources_1 
// Elapsed Time for: 'L.f': 15m:49s
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // g
// HOptionPane Warning: 'There are unsaved changes in 'Elaborated Design - rtl_1' that would be lost. OK to reload? (Reload Design)'
selectButton("OptionPane.button", "OK"); // JButton
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: RSB_SCRIPT_TASK
// Tcl Message: generate_target all [get_files d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd] 
// Tcl Message: INFO: [BD 41-1662] The design 'ZYNQ_CORE.bd' is already validated. Therefore parameter propagation will not be re-run. 
// Tcl Message: Wrote  : <d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/bd/ZYNQ_CORE/ui/bd_ea28465c.ui>  Verilog Output written to : d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v Verilog Output written to : d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v Verilog Output written to : d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/hdl/ZYNQ_CORE_wrapper.v 
// Tcl Message: INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created. 
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 . INFO: [BD 41-1029] Generation completed for the IP Integrator block LED_0 . INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M . 
// Tcl Message: Exporting to file d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/hw_handoff/ZYNQ_CORE.hwh Generated Hardware Definition File d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.hwdef 
// Tcl Message: generate_target: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 4291.656 ; gain = 0.000 
// TclEventType: FILE_SET_NEW
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_ADD
// TclEventType: FILE_SET_NEW
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_ADD
// TclEventType: FILE_SET_NEW
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_ADD
// Tcl Message: create_ip_run [get_files -of_objects [get_fileset sources_1] d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd] 
// Tcl Message: launch_runs ZYNQ_CORE_LED_0_0_synth_1 
// Tcl Message: INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ZYNQ_CORE_LED_0_0 
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: [Mon Jan 13 19:58:20 2025] Launched ZYNQ_CORE_LED_0_0_synth_1... Run output will be captured here: d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.runs/ZYNQ_CORE_LED_0_0_synth_1/runme.log 
// TclEventType: RUN_STATUS_CHANGE
// Tcl Message: wait_on_run ZYNQ_CORE_LED_0_0_synth_1 
// Tcl Message: [Mon Jan 13 19:58:20 2025] Waiting for ZYNQ_CORE_LED_0_0_synth_1 to finish... 
// TclEventType: RUN_STATUS_CHANGE
// Tcl Message: [Mon Jan 13 19:58:25 2025] Waiting for ZYNQ_CORE_LED_0_0_synth_1 to finish... 
// Tcl Message: [Mon Jan 13 19:58:30 2025] Waiting for ZYNQ_CORE_LED_0_0_synth_1 to finish... 
// Tcl Message: [Mon Jan 13 19:58:35 2025] Waiting for ZYNQ_CORE_LED_0_0_synth_1 to finish... 
// HMemoryUtils.trashcanNow. Engine heap size: 3,585 MB. GUI used memory: 161 MB. Current time: 1/13/25, 7:58:37 PM CST
// Tcl Message: [Mon Jan 13 19:58:45 2025] Waiting for ZYNQ_CORE_LED_0_0_synth_1 to finish... 
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// Tcl Message: [Mon Jan 13 19:58:55 2025] Waiting for ZYNQ_CORE_LED_0_0_synth_1 to finish... 
// Tcl Message: [Mon Jan 13 19:58:55 2025] ZYNQ_CORE_LED_0_0_synth_1 finished 
// Tcl Message: wait_on_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:35 . Memory (MB): peak = 4291.656 ; gain = 0.000 
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs ZYNQ_CORE_processing_system7_0_0_synth_1 
// Tcl Message: [Mon Jan 13 19:58:55 2025] Launched ZYNQ_CORE_processing_system7_0_0_synth_1... Run output will be captured here: d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.runs/ZYNQ_CORE_processing_system7_0_0_synth_1/runme.log 
// TclEventType: RUN_STATUS_CHANGE
// Tcl Message: wait_on_run ZYNQ_CORE_processing_system7_0_0_synth_1 
// Tcl Message: [Mon Jan 13 19:58:56 2025] Waiting for ZYNQ_CORE_processing_system7_0_0_synth_1 to finish... 
// TclEventType: RUN_STATUS_CHANGE
// Tcl Message: [Mon Jan 13 19:59:01 2025] Waiting for ZYNQ_CORE_processing_system7_0_0_synth_1 to finish... 
// Tcl Message: [Mon Jan 13 19:59:06 2025] Waiting for ZYNQ_CORE_processing_system7_0_0_synth_1 to finish... 
// HMemoryUtils.trashcanNow. Engine heap size: 3,585 MB. GUI used memory: 161 MB. Current time: 1/13/25, 7:59:07 PM CST
// Tcl Message: [Mon Jan 13 19:59:11 2025] Waiting for ZYNQ_CORE_processing_system7_0_0_synth_1 to finish... 
// Tcl Message: [Mon Jan 13 19:59:21 2025] Waiting for ZYNQ_CORE_processing_system7_0_0_synth_1 to finish... 
// Tcl Message: [Mon Jan 13 19:59:31 2025] Waiting for ZYNQ_CORE_processing_system7_0_0_synth_1 to finish... 
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// Tcl Message: [Mon Jan 13 19:59:36 2025] ZYNQ_CORE_processing_system7_0_0_synth_1 finished 
// Tcl Message: wait_on_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:40 . Memory (MB): peak = 4291.656 ; gain = 0.000 
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs ZYNQ_CORE_rst_ps7_0_50M_0_synth_1 
// Tcl Message: INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ZYNQ_CORE_rst_ps7_0_50M_0 
// Tcl Message: [Mon Jan 13 19:59:36 2025] Launched ZYNQ_CORE_rst_ps7_0_50M_0_synth_1... Run output will be captured here: d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.runs/ZYNQ_CORE_rst_ps7_0_50M_0_synth_1/runme.log 
// TclEventType: RUN_STATUS_CHANGE
// Tcl Message: wait_on_run ZYNQ_CORE_rst_ps7_0_50M_0_synth_1 
// Tcl Message: [Mon Jan 13 19:59:36 2025] Waiting for ZYNQ_CORE_rst_ps7_0_50M_0_synth_1 to finish... 
// HMemoryUtils.trashcanNow. Engine heap size: 3,585 MB. GUI used memory: 161 MB. Current time: 1/13/25, 7:59:38 PM CST
// TclEventType: RUN_STATUS_CHANGE
// Tcl Message: [Mon Jan 13 19:59:41 2025] Waiting for ZYNQ_CORE_rst_ps7_0_50M_0_synth_1 to finish... 
// Tcl Message: [Mon Jan 13 19:59:46 2025] Waiting for ZYNQ_CORE_rst_ps7_0_50M_0_synth_1 to finish... 
// Tcl Message: [Mon Jan 13 19:59:51 2025] Waiting for ZYNQ_CORE_rst_ps7_0_50M_0_synth_1 to finish... 
// Tcl Message: [Mon Jan 13 20:00:01 2025] Waiting for ZYNQ_CORE_rst_ps7_0_50M_0_synth_1 to finish... 
// HMemoryUtils.trashcanNow. Engine heap size: 3,585 MB. GUI used memory: 161 MB. Current time: 1/13/25, 8:00:08 PM CST
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// Tcl Message: [Mon Jan 13 20:00:11 2025] Waiting for ZYNQ_CORE_rst_ps7_0_50M_0_synth_1 to finish... 
// Tcl Message: [Mon Jan 13 20:00:11 2025] ZYNQ_CORE_rst_ps7_0_50M_0_synth_1 finished 
// Tcl Message: wait_on_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:35 . Memory (MB): peak = 4291.656 ; gain = 0.000 
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: ELABORATE_START
// Tcl Message: refresh_design 
// Elapsed time: 124 seconds
selectButton(RDIResource.ProgressDialog_BACKGROUND, "Background"); // a
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 4291.656 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// HOptionPane Warning: 'A background task is running. Please wait until it completes and try again. (Background Task)'
closeView(PAResourceOtoP.PAViews_SCHEMATIC, "Schematic"); // j
// TclEventType: ELABORATE_FINISH
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 3,585 MB. GUI used memory: 159 MB. Current time: 1/13/25, 8:00:16 PM CST
// Engine heap size: 3,585 MB. GUI used memory: 160 MB. Current time: 1/13/25, 8:00:16 PM CST
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'ZYNQ_CORE_rst_ps7_0_50M_0' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/.Xil/Vivado-24768-LAPTOP-DUUNQKAE/realtime/ZYNQ_CORE_rst_ps7_0_50M_0_stub.v:6] INFO: [Synth 8-6155] done synthesizing module 'ZYNQ_CORE_rst_ps7_0_50M_0' (0#1) [d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/.Xil/Vivado-24768-LAPTOP-DUUNQKAE/realtime/ZYNQ_CORE_rst_ps7_0_50M_0_stub.v:6] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'ZYNQ_CORE' (0#1) [d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:13] INFO: [Synth 8-6155] done synthesizing module 'ZYNQ_CORE_wrapper' (0#1) [d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/hdl/ZYNQ_CORE_wrapper.v:13] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 4291.656 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 4291.656 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 4291.656 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Project 1-454] Reading design checkpoint 'd:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_LED_0_0/ZYNQ_CORE_LED_0_0.dcp' for cell 'ZYNQ_CORE_i/LED_0' INFO: [Project 1-454] Reading design checkpoint 'd:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_processing_system7_0_0/ZYNQ_CORE_processing_system7_0_0.dcp' for cell 'ZYNQ_CORE_i/processing_system7_0' INFO: [Project 1-454] Reading design checkpoint 'd:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_rst_ps7_0_50M_0/ZYNQ_CORE_rst_ps7_0_50M_0.dcp' for cell 'ZYNQ_CORE_i/rst_ps7_0_50M' 
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 4291.656 ; gain = 0.000 
// Tcl Message: INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds INFO: [Project 1-479] Netlist was created with Vivado 2023.1 
// TclEventType: READ_XDC_FILE_START
// TclEventType: POWER_CNS_STALE
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// Tcl Message: INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Parsing XDC File [d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_processing_system7_0_0/ZYNQ_CORE_processing_system7_0_0.xdc] for cell 'ZYNQ_CORE_i/processing_system7_0/inst' 
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 3,585 MB. GUI used memory: 133 MB. Current time: 1/13/25, 8:00:18 PM CST
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// Tcl Message: Finished Parsing XDC File [d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_processing_system7_0_0/ZYNQ_CORE_processing_system7_0_0.xdc] for cell 'ZYNQ_CORE_i/processing_system7_0/inst' 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_processing_system7_0_0/ZYNQ_CORE_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ZYNQ_CORE_wrapper_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/ZYNQ_CORE_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. 
// Tcl Message: refresh_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 4291.656 ; gain = 0.000 
// Elapsed Time for: 'aa': 02m:11s
dismissDialog("Reloading"); // bq
selectButton("OptionPane.button", "OK"); // JButton
// Elapsed Time for: 'L.f': 18m:05s
closeView(PAResourceOtoP.PAViews_SCHEMATIC, "Schematic"); // j
// Elapsed Time for: 'L.f': 18m:09s
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, ZYNQ_CORE_wrapper (ZYNQ_CORE_wrapper.v)]", 1, true); // E - Node
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, ZYNQ_CORE_wrapper (ZYNQ_CORE_wrapper.v)]", 1); // E
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, ZYNQ_CORE_wrapper (ZYNQ_CORE_wrapper.v)]", 1, true, false, false, false, true, false); // E - Popup Trigger - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, ZYNQ_CORE_wrapper (ZYNQ_CORE_wrapper.v)]", 1, true); // E - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, ZYNQ_CORE_wrapper (ZYNQ_CORE_wrapper.v), ZYNQ_CORE_i : ZYNQ_CORE (ZYNQ_CORE.bd)]", 2, true); // E - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, ZYNQ_CORE_wrapper (ZYNQ_CORE_wrapper.v), ZYNQ_CORE_i : ZYNQ_CORE (ZYNQ_CORE.bd)]", 2, true, false, false, false, true, false); // E - Popup Trigger - Node
selectMenu(PAResourceCommand.PACommandNames_OPEN_FILE_WITH, "Open With"); // al
selectMenuItem(PAResourceCommand.PACommandNames_CREATE_TOP_HDL, "Create HDL Wrapper..."); // ao
// Run Command: PAResourceCommand.PACommandNames_CREATE_TOP_HDL
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
dismissDialog("Create HDL Wrapper"); // a
// Tcl Message: make_wrapper -files [get_files d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd] -top 
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, ZYNQ_CORE_wrapper (ZYNQ_CORE_wrapper.v)]", 1); // E
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, LED (LED.v)]", 2, false); // E
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, ZYNQ_CORE_wrapper (ZYNQ_CORE_wrapper.v)]", 1, true); // E - Node
// [GUI Memory]: 246 MB (+1812kb) [00:18:37]
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design, Schematic]", 17, false); // f
// Run Command: PAResourceCommand.PACommandNames_SCHEMATIC
// Elapsed time: 12 seconds
selectButton(PAResourceItoN.NetlistSchematicView_SHOW_IO_PORTS_IN_THIS_SCHEMATIC, "140 I/O Ports"); // g
// Elapsed time: 25 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, IP Integrator, Open Block Design]", 7, false); // f
// Run Command: PAResourceCommand.PACommandNames_OPEN_BLOCK_DESIGN
// TclEventType: RSB_OPEN_DIAGRAM
closeView(PAResourceOtoP.PAViews_PROJECT_SUMMARY, "Project Summary"); // t
// Tcl Message: open_bd_design {d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd} 
dismissDialog("Open Block Design"); // bq
// Elapsed time: 12 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design, Schematic]", 16, false); // f
// Run Command: PAResourceCommand.PACommandNames_SCHEMATIC
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "GPIO_0_0_tri_i[3] ; IN ; GPIO_0_0_28486 ;  ;  ;  ;  ; default (LVCMOS18) ; 1.8 ;  ;  ;  ; NONE ; NONE ;  ; N/A", 130, (String) null, 4); // f.a
// [GUI Memory]: 261 MB (+2667kb) [00:19:36]
// Tcl Message: set_property package_pin "" [get_ports [list  {GPIO_0_0_tri_i[3]}]] 
// Elapsed time: 16 seconds
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "led_0[1] ; OUT ;  ;  ;  ;  ;  ; default (LVCMOS18) ; 1.8 ;  ; 12 ;  ; NONE ; FP_VTT_50 ;  ; N/A", 138, (String) null, 4); // f.a
// TclEventType: LOC_CONSTRAINT_ADD
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "led_0[0] ; OUT ;  ;  ;  ;  ;  ; default (LVCMOS18) ; 1.8 ;  ; 12 ;  ; NONE ; FP_VTT_50 ;  ; N/A", 139, (String) null, 4); // f.a
// Tcl Message: place_ports {led_0[1]} P20 
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, null, -1, null, -1); // f.a
// TclEventType: LOC_CONSTRAINT_ADD
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "led_0[1] ; OUT ;  ;  ; P20 ; true ; 34 ; default (LVCMOS18) ; 1.8 ;  ; 12 ;  ; NONE ; FP_VTT_50 ;  ; N/A", 138, "default (LVCMOS18)", 7); // f.a
// Tcl Message: place_ports {led_0[0]} P21 
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, null, -1, null, -1); // f.a
// TclEventType: SIGNAL_MODIFY
// Tcl Message: set_property IOSTANDARD LVCMOS33 [get_ports [list {led_0[1]}]] 
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "led_0[0] ; OUT ;  ;  ; P21 ; true ; 34 ; default (LVCMOS18) ; 1.8 ;  ; 12 ;  ; NONE ; FP_VTT_50 ;  ; N/A", 139, "default (LVCMOS18)", 7); // f.a
// TclEventType: SIGNAL_MODIFY
// Tcl Message: set_property IOSTANDARD LVCMOS33 [get_ports [list {led_0[0]}]] 
// Elapsed time: 46 seconds
selectView(PAResourceOtoP.PAViews_SCHEMATIC, "Schematic", 654, 706, 1491, 932, false, false, false, true, false); // j - Popup Trigger
// Elapsed time: 37 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic", 1); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Project Summary", 0); // o
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, IP Integrator, Open Block Design]", 7, false); // f
// Run Command: PAResourceCommand.PACommandNames_OPEN_BLOCK_DESIGN
// TclEventType: RSB_OPEN_DIAGRAM
closeView(PAResourceOtoP.PAViews_PROJECT_SUMMARY, "Project Summary"); // t
// Tcl Message: open_bd_design {d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd} 
dismissDialog("Open Block Design"); // bq
// Run Command: PAResourceCommand.PACommandNames_CUSTOMIZE_RSB_BLOC
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a
dismissDialog("Re-customize IP"); // m
// Run Command: RDIResourceCommand.RDICommands_DELETE
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// Tcl Message: delete_bd_objs [get_bd_nets processing_system7_0_GPIO_O] 
// Elapsed Time for: 'L.f': 22m:13s
// Elapsed Time for: 'L.f': 22m:15s
// [GUI Memory]: 274 MB (+261kb) [00:22:28]
// Elapsed time: 57 seconds
selectView(PAResourceOtoP.PAViews_SYSTEM, "System", 706, 179, 1503, 781, false, false, false, true, false); // fQ - Popup Trigger
selectView(PAResourceOtoP.PAViews_SYSTEM, "System", 690, 166, 1503, 781, false, false, false, true, false); // fQ - Popup Trigger
selectView(PAResourceOtoP.PAViews_SYSTEM, "System", 691, 168, 1503, 781, false, false, false, true, false); // fQ - Popup Trigger
selectMenu(PAResourceQtoS.SelectMenu_HIGHLIGHT, "Highlight"); // al
selectMenu(PAResourceQtoS.SystemBuilderView_ORIENTATION, "Orientation"); // al
selectMenuItem(PAResourceCommand.PACommandNames_CUSTOMIZE_RSB_BLOC, "Customize Block..."); // ao
// Run Command: PAResourceCommand.PACommandNames_CUSTOMIZE_RSB_BLOC
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a
dismissDialog("Re-customize Module Reference"); // m
selectView(PAResourceOtoP.PAViews_SYSTEM, "System", 752, 186, 1503, 781, false, false, false, true, false); // fQ - Popup Trigger
selectMenu(PAResourceQtoS.SelectMenu_HIGHLIGHT, "Highlight"); // al
selectMenu(PAResourceQtoS.SystemBuilderView_PINNING, "Pinning"); // al
selectMenu(PAResourceQtoS.SystemBuilderView_PINNING, "Pinning"); // al
selectMenu(PAResourceQtoS.SystemBuilderView_PINNING, "Pinning"); // al
selectMenu(PAResourceQtoS.SystemBuilderView_PINNING, "Pinning"); // al
selectMenuItem(RDIResourceCommand.RDICommands_PROPERTIES, "Block Pin Properties..."); // ao
// Run Command: RDIResourceCommand.RDICommands_PROPERTIES
// Elapsed time: 111 seconds
selectView(PAResourceOtoP.PAViews_SYSTEM, "System", 970, 156, 1503, 781, false, false, false, true, false); // fQ - Popup Trigger
selectMenu(PAResourceQtoS.SelectMenu_HIGHLIGHT, "Highlight"); // al
selectMenu(PAResourceQtoS.SelectMenu_HIGHLIGHT, "Highlight"); // al
selectMenu(PAResourceQtoS.SystemBuilderView_PINNING, "Pinning"); // al
selectMenuItem(PAResourceCommand.PACommandNames_MAKE_CONNECTION, "Make Connection..."); // ao
// Run Command: PAResourceCommand.PACommandNames_MAKE_CONNECTION
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a
// 'bu' command handler elapsed time: 5 seconds
dismissDialog("Make Connection"); // dv
selectView(PAResourceOtoP.PAViews_SYSTEM, "System", 963, 163, 1503, 781, false, false, false, true, false); // fQ - Popup Trigger
selectMenu(PAResourceQtoS.SystemBuilderView_PINNING, "Pinning"); // al
selectMenu(PAResourceQtoS.SystemBuilderView_PINNING, "Pinning"); // al
selectView(PAResourceOtoP.PAViews_SYSTEM, "System", 315, 534, 1503, 781, false, false, false, true, false); // fQ - Popup Trigger
selectMenu(PAResourceQtoS.SystemBuilderView_PINNING, "Pinning"); // al
selectMenu(PAResourceQtoS.SystemBuilderView_PINNING, "Pinning"); // al
// Elapsed time: 125 seconds
selectView(PAResourceOtoP.PAViews_SYSTEM, "System", 358, 278, 1503, 781, false, false, false, true, false); // fQ - Popup Trigger
selectMenu(PAResourceQtoS.SelectMenu_HIGHLIGHT, "Highlight"); // al
selectMenu(PAResourceQtoS.SystemBuilderView_PINNING, "Pinning"); // al
selectMenuItem(PAResourceQtoS.SystemBuilderMenu_START_CONNECTION_MODE, "Start Connection Mode"); // ao
selectView(PAResourceOtoP.PAViews_SYSTEM, "System", 379, 281, 1503, 781, false, false, false, true, false); // fQ - Popup Trigger
selectMenu(PAResourceQtoS.SelectMenu_HIGHLIGHT, "Highlight"); // al
selectMenu(PAResourceQtoS.SystemBuilderView_PINNING, "Pinning"); // al
selectMenuItem(PAResourceCommand.PACommandNames_MAKE_CONNECTION, "Make Connection..."); // ao
// Run Command: PAResourceCommand.PACommandNames_MAKE_CONNECTION
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a
dismissDialog("Make Connection"); // dv
// Run Command: PAResourceCommand.PACommandNames_CUSTOMIZE_RSB_BLOC
// Elapsed time: 35 seconds
dismissDialog("Re-customize IP"); // C
selectButton("MIO Configuration", "MIO Configuration"); // j
expandTreeTable(PAResourceItoN.MIOConfigTreeTablePanel_MIO_CONFIG_TREE_TABLE, "Memory Interfaces ; Memory Interfaces ; Memory Interfaces ; Memory Interfaces ; Memory Interfaces ; Memory Interfaces ; Memory Interfaces ; Memory Interfaces", 0); // as
expandTreeTable(PAResourceItoN.MIOConfigTreeTablePanel_MIO_CONFIG_TREE_TABLE, "Quad SPI Flash ; MIO 1 .. 6 ;  ;  ;  ;  ;  ; ", 1); // as
collapseTreeTable(PAResourceItoN.MIOConfigTreeTablePanel_MIO_CONFIG_TREE_TABLE, "Quad SPI Flash ; MIO 1 .. 6 ;  ;  ;  ;  ;  ; ", 1); // as
collapseTreeTable(PAResourceItoN.MIOConfigTreeTablePanel_MIO_CONFIG_TREE_TABLE, "Memory Interfaces ; Memory Interfaces ; Memory Interfaces ; Memory Interfaces ; Memory Interfaces ; Memory Interfaces ; Memory Interfaces ; Memory Interfaces", 0); // as
expandTreeTable(PAResourceItoN.MIOConfigTreeTablePanel_MIO_CONFIG_TREE_TABLE, "I/O Peripherals ; I/O Peripherals ; I/O Peripherals ; I/O Peripherals ; I/O Peripherals ; I/O Peripherals ; I/O Peripherals ; I/O Peripherals", 1); // as
selectTreeTable(PAResourceItoN.MIOConfigTreeTablePanel_MIO_CONFIG_TREE_TABLE, "GPIO ; GPIO ; GPIO ; GPIO ; GPIO ; GPIO ; GPIO ; GPIO", 16, "GPIO", 0, true); // as - Node
expandTreeTable(PAResourceItoN.MIOConfigTreeTablePanel_MIO_CONFIG_TREE_TABLE, "GPIO ; GPIO ; GPIO ; GPIO ; GPIO ; GPIO ; GPIO ; GPIO", 16); // as
selectTreeTable(PAResourceItoN.MIOConfigTreeTablePanel_MIO_CONFIG_TREE_TABLE, "EMIO GPIO (Width) ; 4 ;  ;  ;  ;  ;  ; ", 18, (String) null, 2, false); // as
selectTreeTable(PAResourceItoN.MIOConfigTreeTablePanel_MIO_CONFIG_TREE_TABLE, "EMIO GPIO (Width) ; 4 ;  ;  ;  ;  ;  ; ", 18, (String) null, 3, false); // as
expandTreeTable(PAResourceItoN.MIOConfigTreeTablePanel_MIO_CONFIG_TREE_TABLE, "EMIO GPIO (Width) ; 4 ;  ;  ;  ;  ;  ; ", 18); // as
selectTreeTable(PAResourceItoN.MIOConfigTreeTablePanel_MIO_CONFIG_TREE_TABLE, "EMIO GPIO (Width) ; 4 ;  ;  ;  ;  ;  ; ", 18, (String) null, 3, false, false, false, false, false, true); // as - Double Click
selectTreeTable(PAResourceItoN.MIOConfigTreeTablePanel_MIO_CONFIG_TREE_TABLE, "EMIO GPIO (Width) ; 4 ;  ;  ;  ;  ;  ; ", 18, (String) null, 3, false); // as
selectTreeTable(PAResourceItoN.MIOConfigTreeTablePanel_MIO_CONFIG_TREE_TABLE, "EMIO GPIO (Width) ; 4 ;  ;  ;  ;  ;  ; ", 18, "4", 1, false); // as
selectTreeTable(PAResourceItoN.MIOConfigTreeTablePanel_MIO_CONFIG_TREE_TABLE, "EMIO GPIO (Width) ; 4 ;  ;  ;  ;  ;  ; ", 18, "4", 1, false); // as
selectTreeTable(PAResourceItoN.MIOConfigTreeTablePanel_MIO_CONFIG_TREE_TABLE, "ENET Reset ;  ;  ;  ;  ;  ;  ; ", 19, "ENET Reset", 0, true); // as - Node
selectTreeTable(PAResourceItoN.MIOConfigTreeTablePanel_MIO_CONFIG_TREE_TABLE, "USB Reset ;  ;  ;  ;  ;  ;  ; ", 20, "USB Reset", 0, true); // as - Node
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a
dismissDialog("Re-customize IP"); // m
selectView(PAResourceOtoP.PAViews_SYSTEM, "System", 270, 455, 1503, 781, false, false, false, true, false); // fQ - Popup Trigger
selectMenu(PAResourceQtoS.SystemBuilderView_PINNING, "Pinning"); // al
selectMenu(PAResourceQtoS.SystemBuilderView_PINNING, "Pinning"); // al
selectMenu(PAResourceQtoS.SystemBuilderView_PINNING, "Pinning"); // al
selectMenu(PAResourceQtoS.SelectMenu_HIGHLIGHT, "Highlight"); // al
// [GUI Memory]: 295 MB (+6936kb) [00:33:37]
// Elapsed time: 310 seconds
selectView(PAResourceOtoP.PAViews_SYSTEM, "System", 165, 461, 1503, 781, false, false, false, true, false); // fQ - Popup Trigger
selectMenuItem(PAResourceCommand.PACommandNames_AUTO_CONNECT_PORTS, "Make External"); // ao
// Run Command: PAResourceCommand.PACommandNames_AUTO_CONNECT_PORTS
// TclEventType: RSB_SCRIPT_TASK
// Tcl Message: startgroup 
// Tcl Message: make_bd_pins_external  [get_bd_pins processing_system7_0/GPIO_O] 
// Tcl Message: endgroup 
// Run Command: RDIResourceCommand.RDICommands_UNDO
typeControlKey(null, null, 'z');
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// Tcl Message: undo 
// Tcl Message: INFO: [Common 17-17] undo 'endgroup' INFO: [Common 17-17] undo 'make_bd_pins_external  [get_bd_pins processing_system7_0/GPIO_O]' INFO: [Common 17-17] undo 'startgroup' 
// Elapsed time: 40 seconds
selectView(PAResourceOtoP.PAViews_SYSTEM, "System", 411, 463, 1503, 781, false, false, false, true, false); // fQ - Popup Trigger
selectMenuItem(PAResourceQtoS.SystemBuilderMenu_ADD_MODULE, "Add Module..."); // ao
selectList(PAResourceQtoS.RSBAddModuleDialog_MODULE_LIST, "LED (LED.v)", 0); // ce
selectComboBox(PAResourceQtoS.RSBAddModuleDialog_MODULE_TYPE, "Block Design", 1); // d
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a
dismissDialog("Add Module"); // cb
selectView(PAResourceOtoP.PAViews_SYSTEM, "System", 426, 444, 1503, 781, false, false, false, true, false); // fQ - Popup Trigger
selectMenuItem(PAResourceQtoS.SystemBuilderMenu_ADD_IP, "Add IP..."); // ao
selectView(PAResourceOtoP.PAViews_SYSTEM, "System", 381, 455, 1503, 781, false, false, false, true, false); // fQ - Popup Trigger
selectMenu(PAResourceQtoS.SystemBuilderView_PINNING, "Pinning"); // al
selectMenu(PAResourceQtoS.SystemBuilderView_PINNING, "Pinning"); // al
selectMenu(PAResourceQtoS.SystemBuilderView_PINNING, "Pinning"); // al
selectMenu(PAResourceQtoS.SystemBuilderView_PINNING, "Pinning"); // al
selectMenuItem(PAResourceCommand.PACommandNames_PIN_ALL_RSB_ON_CANVAS, "Pin All"); // ao
// Run Command: PAResourceCommand.PACommandNames_PIN_ALL_RSB_ON_CANVAS
// Run Command: RDIResourceCommand.RDICommands_UNDO
typeControlKey(null, null, 'z');
// TclEventType: RSB_ADD_OBJECT
// Tcl Message: undo 
// Tcl Message: INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_nets processing_system7_0_GPIO_O]' 
// Run Command: RDIResourceCommand.RDICommands_UNDO
typeControlKey(null, null, 'z');
// TclEventType: SIGNAL_MODIFY
// Tcl Message: undo 
// Tcl Message: INFO: [Common 17-17] undo 'set_property IOSTANDARD LVCMOS33 [get_ports [list {led_0[0]}]]' 
// Run Command: RDIResourceCommand.RDICommands_UNDO
typeControlKey(null, null, 'z');
// TclEventType: SIGNAL_MODIFY
// Tcl Message: undo 
// Tcl Message: INFO: [Common 17-17] undo 'set_property IOSTANDARD LVCMOS33 [get_ports [list {led_0[1]}]]' 
selectView(PAResourceOtoP.PAViews_SYSTEM, "System", 785, 154, 1503, 781, false, false, false, true, false); // fQ - Popup Trigger
selectMenu(PAResourceQtoS.SelectMenu_HIGHLIGHT, "Highlight"); // al
selectMenu(PAResourceQtoS.SystemBuilderView_ORIENTATION, "Orientation"); // al
selectMenu(PAResourceQtoS.SystemBuilderView_PINNING, "Pinning"); // al
selectMenuItem(PAResourceCommand.PACommandNames_UNPIN_ALL_RSB_ON_CANVAS, "Unpin All"); // ao
// Run Command: PAResourceCommand.PACommandNames_UNPIN_ALL_RSB_ON_CANVAS
// Run Command: RDIResourceCommand.RDICommands_DELETE
// TclEventType: RSB_REMOVE_OBJECT
// Tcl Message: delete_bd_objs [get_bd_nets processing_system7_0_GPIO_O] 
// Tcl Command: 'set_property location {821 -117} [get_bd_intf_ports GPIO_0_0]'
// TclEventType: RSB_CANVAS_LOCATION
// Tcl Message: set_property location {821 -117} [get_bd_intf_ports GPIO_0_0] 
// Elapsed time: 558 seconds
selectView(PAResourceOtoP.PAViews_SYSTEM, "System", 1320, 453, 1503, 781, false, false, false, true, false); // fQ - Popup Trigger
selectMenu(PAResourceQtoS.SelectMenu_HIGHLIGHT, "Highlight"); // al
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Delete"); // ao
// Run Command: RDIResourceCommand.RDICommands_DELETE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// Tcl Message: delete_bd_objs [get_bd_intf_nets processing_system7_0_GPIO_0] [get_bd_intf_ports GPIO_0_0] 
// Elapsed time: 18 seconds
selectButton((HResource) null, "Properties_settings"); // v: TRUE
selectCheckBox(RDIResource.PropertiesView_AUTOMATICALLY_UPDATE, "Automatically update", false); // f: FALSE
selectCheckBox(RDIResource.PropertiesView_AUTOMATICALLY_UPDATE, "Automatically update", true); // f: TRUE
selectButton((HResource) null, "Properties_settings"); // v: FALSE
selectView(PAResourceOtoP.PAViews_SYSTEM, "System", 353, 463, 1503, 781, false, false, false, true, false); // fQ - Popup Trigger
selectMenu(PAResourceQtoS.SelectMenu_HIGHLIGHT, "Highlight"); // al
selectMenu(PAResourceQtoS.SelectMenu_HIGHLIGHT, "Highlight"); // al
selectMenuItem(RDIResourceCommand.RDICommands_PROPERTIES, "Block Pin Properties..."); // ao
// Run Command: RDIResourceCommand.RDICommands_PROPERTIES
selectView(PAResourceOtoP.PAViews_SYSTEM, "System", 352, 458, 1503, 781, false, false, false, true, false); // fQ - Popup Trigger
selectMenu(PAResourceQtoS.SystemBuilderView_PINNING, "Pinning"); // al
selectMenu(PAResourceQtoS.SystemBuilderView_PINNING, "Pinning"); // al
selectMenu(PAResourceQtoS.SystemBuilderView_PINNING, "Pinning"); // al
selectMenuItem(PAResourceQtoS.SystemBuilderMenu_CREATE_PORT, "Create Port..."); // ao
// Elapsed time: 33 seconds
selectComboBox(PAResourceAtoD.CreateRSBPortDialog_DIRECTION, "Output", 1); // d
// Elapsed time: 23 seconds
setSpinner(PAResourceAtoD.CreateRSBPortDialog_FROM, "2"); // O
setSpinner(PAResourceAtoD.CreateRSBPortDialog_FROM, "1"); // O
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a
dismissDialog("Create Port"); // aO
selectView(PAResourceOtoP.PAViews_SYSTEM, "System", 410, 460, 1503, 781, false, false, false, true, false); // fQ - Popup Trigger
selectMenu(PAResourceQtoS.SystemBuilderView_PINNING, "Pinning"); // al
selectMenuItem(PAResourceQtoS.SystemBuilderMenu_CREATE_COMMENT, "Create Comment"); // ao
// Tcl Command: 'set_property USER_COMMENTS.comment_0 {Enter Comments here}  [get_bd_pins processing_system7_0/GPIO_O]'
// TclEventType: RSB_PROPERTY_CHANGE
// Tcl Message: set_property USER_COMMENTS.comment_0 {Enter Comments here}  [get_bd_pins processing_system7_0/GPIO_O] 
// Run Command: RDIResourceCommand.RDICommands_UNDO
typeControlKey(null, null, 'z');
// TclEventType: RSB_PROPERTY_CHANGE
// Tcl Message: undo 
// Tcl Message: INFO: [Common 17-17] undo 'set_property USER_COMMENTS.comment_0 {Enter Comments here}  [get_bd_pins processing_system7_0/GPIO_O]' 
selectView(PAResourceOtoP.PAViews_SYSTEM, "System", 374, 456, 1503, 781, false, false, false, true, false); // fQ - Popup Trigger
selectMenu(PAResourceQtoS.SystemBuilderView_PINNING, "Pinning"); // al
selectMenuItem(PAResourceQtoS.SystemBuilderMenu_CREATE_HIERARCHY, "Create Hierarchy..."); // ao
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a
dismissDialog("Create Hierarchy"); // eC.b
selectView(PAResourceOtoP.PAViews_SYSTEM, "System", 420, 459, 1503, 781, false, false, false, true, false); // fQ - Popup Trigger
selectMenu(PAResourceQtoS.SystemBuilderView_PINNING, "Pinning"); // al
selectMenuItem(PAResourceQtoS.SystemBuilderMenu_CREATE_PORT, "Create Port..."); // ao
setSpinner(PAResourceAtoD.CreateRSBPortDialog_FROM, "2"); // O
setSpinner(PAResourceAtoD.CreateRSBPortDialog_FROM, "1"); // O
// Elapsed time: 15 seconds
setText(PAResourceAtoD.CreateRSBPortDialog_PORT_NAME, "GPIO_O_SEL"); // Q
selectComboBox(PAResourceAtoD.CreateRSBPortDialog_TYPE, "Other", 5); // d
selectCheckBox(PAResourceAtoD.CreateRSBPortDialog_CONNECT, "Connect to 'GPIO_O' selected  pin", true); // f: TRUE
selectCheckBox(PAResourceAtoD.CreateRSBPortDialog_CREATE_VECTOR, "Create vector:", false); // f: FALSE
selectCheckBox(PAResourceAtoD.CreateRSBPortDialog_CREATE_VECTOR, "Create vector:", true); // f: TRUE
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
// TclEventType: RSB_ADD_OBJECT
dismissDialog("Create Port"); // aO
// Tcl Message: create_bd_port -dir O -from 1 -to 0 GPIO_O_SEL 
// Tcl Command: 'set_property location {347 -207} [get_bd_intf_ports FIXED_IO]'
// TclEventType: RSB_CANVAS_LOCATION
// Tcl Message: set_property location {347 -207} [get_bd_intf_ports FIXED_IO] 
// Run Command: RDIResourceCommand.RDICommands_UNDO
// Elapsed time: 32 seconds
typeControlKey(null, null, 'z');
// TclEventType: RSB_CANVAS_LOCATION
// Tcl Message: undo 
// Tcl Message: INFO: [Common 17-17] undo 'set_property location {347 -207} [get_bd_intf_ports FIXED_IO]' 
// Run Command: RDIResourceCommand.RDICommands_UNDO
typeControlKey(null, null, 'z');
// TclEventType: RSB_REMOVE_OBJECT
// Tcl Message: undo 
// Tcl Message: INFO: [Common 17-17] undo 'create_bd_port -dir O -from 1 -to 0 GPIO_O_SEL' 
// Run Command: RDIResourceCommand.RDICommands_UNDO
typeControlKey(null, null, 'z');
// TclEventType: RSB_SCRIPT_TASK
// Tcl Message: undo 
// Tcl Message: INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_intf_nets processing_system7_0_GPIO_0] [get_bd_intf_ports GPIO_0_0]' 
// Run Command: RDIResourceCommand.RDICommands_UNDO
typeControlKey(null, null, 'z');
// TclEventType: RSB_CANVAS_LOCATION
// Tcl Message: undo 
// Tcl Message: INFO: [Common 17-17] undo 'set_property location {821 -117} [get_bd_intf_ports GPIO_0_0]' 
// Run Command: RDIResourceCommand.RDICommands_UNDO
typeControlKey(null, null, 'z');
// TclEventType: RSB_ADD_OBJECT
// Tcl Message: undo 
// Tcl Message: INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_nets processing_system7_0_GPIO_O]' 
// Run Command: RDIResourceCommand.RDICommands_UNDO
typeControlKey(null, null, 'z');
// TclEventType: ROUTE_NET
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_REMOVE
// Tcl Message: undo 
// Tcl Message: INFO: [Common 17-17] undo 'place_ports {led_0[0]} P21' 
// Run Command: RDIResourceCommand.RDICommands_UNDO
typeControlKey(null, null, 'z');
// TclEventType: ROUTE_NET
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_REMOVE
// Tcl Message: undo 
// Tcl Message: INFO: [Common 17-17] undo 'place_ports {led_0[1]} P20' 
// Run Command: RDIResourceCommand.RDICommands_UNDO
typeControlKey(null, null, 'z');
// TclEventType: ROUTE_NET
// Tcl Message: undo 
// Tcl Message: INFO: [Common 17-17] undo 'set_property package_pin "" [get_ports [list  {GPIO_0_0_tri_i[3]}]]' 
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
// Run Command: RDIResourceCommand.RDICommands_DELETE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// Tcl Message: delete_bd_objs [get_bd_intf_nets processing_system7_0_GPIO_0] [get_bd_intf_ports GPIO_0_0] 
// Run Command: RDIResourceCommand.RDICommands_DELETE
// TclEventType: RSB_REMOVE_OBJECT
// Tcl Message: delete_bd_objs [get_bd_nets processing_system7_0_GPIO_O] 
// Elapsed time: 19 seconds
selectView(PAResourceOtoP.PAViews_SYSTEM, "System", 355, 374, 1503, 781, false, false, false, true, false); // fQ - Popup Trigger
selectMenu(PAResourceQtoS.SelectMenu_HIGHLIGHT, "Highlight"); // al
selectMenu(PAResourceQtoS.SystemBuilderView_PINNING, "Pinning"); // al
selectMenu(PAResourceQtoS.SystemBuilderView_PINNING, "Pinning"); // al
selectMenuItem(PAResourceCommand.PACommandNames_AUTO_CONNECT_PORTS, "Make External"); // ao
// Run Command: PAResourceCommand.PACommandNames_AUTO_CONNECT_PORTS
// TclEventType: RSB_SCRIPT_TASK
// Tcl Message: startgroup 
// Tcl Message: make_bd_intf_pins_external  [get_bd_intf_pins processing_system7_0/GPIO_0] 
// Tcl Message: endgroup 
selectView(PAResourceOtoP.PAViews_SYSTEM, "System", 382, 388, 1503, 781, false, false, false, true, false); // fQ - Popup Trigger
selectMenu(PAResourceQtoS.SelectMenu_HIGHLIGHT, "Highlight"); // al
selectMenu(PAResourceQtoS.SystemBuilderView_PINNING, "Pinning"); // al
selectMenuItem(PAResourceQtoS.SystemBuilderMenu_CREATE_PORT, "Create Port..."); // ao
// HMemoryUtils.trashcanNow. Engine heap size: 3,585 MB. GUI used memory: 207 MB. Current time: 1/13/25, 8:30:22 PM CST
setSpinner(PAResourceAtoD.CreateRSBPortDialog_FROM, "2"); // O
setSpinner(PAResourceAtoD.CreateRSBPortDialog_FROM, "1"); // O
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
// TclEventType: RSB_ADD_OBJECT
dismissDialog("Create Port"); // aO
// Tcl Message: create_bd_port -dir O -from 1 -to 0 GPIO_O 
// Tcl Command: 'set_property location {281 -217} [get_bd_ports GPIO_O]'
// TclEventType: RSB_CANVAS_LOCATION
// Tcl Message: set_property location {281 -217} [get_bd_ports GPIO_O] 
// Tcl Command: 'set_property location {336 -211} [get_bd_ports GPIO_O]'
// TclEventType: RSB_CANVAS_LOCATION
// Tcl Message: set_property location {336 -211} [get_bd_ports GPIO_O] 
// Elapsed time: 18 seconds
selectView(PAResourceOtoP.PAViews_SYSTEM, "System", 304, 217, 1503, 781, false, false, false, true, false); // fQ - Popup Trigger
selectMenu(PAResourceQtoS.SelectMenu_HIGHLIGHT, "Highlight"); // al
selectMenu(PAResourceQtoS.SystemBuilderView_PINNING, "Pinning"); // al
selectMenu(PAResourceQtoS.SystemBuilderView_PINNING, "Pinning"); // al
selectMenu(PAResourceQtoS.SystemBuilderView_PINNING, "Pinning"); // al
selectMenuItem(PAResourceQtoS.SystemBuilderMenu_START_CONNECTION_MODE, "Start Connection Mode"); // ao
selectView(PAResourceOtoP.PAViews_SYSTEM, "System", 352, 367, 1503, 781, false, false, false, true, false); // fQ - Popup Trigger
// Run Command: RDIResourceCommand.RDICommands_UNDO
typeControlKey(null, null, 'z');
// TclEventType: RSB_CANVAS_LOCATION
// Tcl Message: undo 
// Tcl Message: INFO: [Common 17-17] undo 'set_property location {336 -211} [get_bd_ports GPIO_O]' 
// Run Command: RDIResourceCommand.RDICommands_UNDO
typeControlKey(null, null, 'z');
// TclEventType: RSB_CANVAS_LOCATION
// Tcl Message: undo 
// Tcl Message: INFO: [Common 17-17] undo 'set_property location {281 -217} [get_bd_ports GPIO_O]' 
selectView(PAResourceOtoP.PAViews_SYSTEM, "System", 198, 565, 1503, 781, false, false, false, true, false); // fQ - Popup Trigger
selectMenu(PAResourceQtoS.SystemBuilderView_PINNING, "Pinning"); // al
selectMenuItem(PAResourceQtoS.SystemBuilderMenu_CREATE_PORT, "Create Port..."); // ao
setSpinner(PAResourceAtoD.CreateRSBPortDialog_FROM, "2"); // O
setSpinner(PAResourceAtoD.CreateRSBPortDialog_FROM, "1"); // O
setSpinner(PAResourceAtoD.CreateRSBPortDialog_FROM, "0"); // O
setSpinner(PAResourceAtoD.CreateRSBPortDialog_FROM, "0"); // O
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
// TclEventType: RSB_ADD_OBJECT
dismissDialog("Create Port"); // aO
// Tcl Message: create_bd_port -dir O -from 0 -to 0 GPIO_O_1 
// Elapsed time: 14 seconds
selectView(PAResourceOtoP.PAViews_SYSTEM, "System", 1021, 456, 1503, 781, false, false, false, true, false); // fQ - Popup Trigger
selectView(PAResourceOtoP.PAViews_SYSTEM, "System", 1038, 457, 1503, 781, false, false, false, true, false); // fQ - Popup Trigger
selectMenu(PAResourceQtoS.SelectMenu_HIGHLIGHT, "Highlight"); // al
selectMenu(PAResourceQtoS.SystemBuilderView_PINNING, "Pinning"); // al
selectMenuItem(PAResourceCommand.PACommandNames_MAKE_CONNECTION, "Make Connection..."); // ao
// Run Command: PAResourceCommand.PACommandNames_MAKE_CONNECTION
selectTree(PAResourceQtoS.RSBSelectPinsDialog_PINS_TREE, "[, Reset type, rst_ps7_0_50M, peripheral_aresetn]", 10, false); // dx
selectTree(PAResourceQtoS.RSBSelectPinsDialog_PINS_TREE, "[, Reset type, rst_ps7_0_50M, peripheral_reset]", 11, false); // dx
selectTree(PAResourceQtoS.RSBSelectPinsDialog_PINS_TREE, "[, Reset type, rst_ps7_0_50M, peripheral_aresetn]", 10, false); // dx
selectTree(PAResourceQtoS.RSBSelectPinsDialog_PINS_TREE, "[, Reset type, rst_ps7_0_50M, mb_reset]", 9, false); // dx
selectTree(PAResourceQtoS.RSBSelectPinsDialog_PINS_TREE, "[, Reset type, rst_ps7_0_50M, interconnect_aresetn]", 8, false); // dx
selectTree(PAResourceQtoS.RSBSelectPinsDialog_PINS_TREE, "[, Reset type, rst_ps7_0_50M, bus_struct_reset]", 7, false); // dx
collapseTree(PAResourceQtoS.RSBSelectPinsDialog_PINS_TREE, "[, Other type, LED_0]", 13); // dx
expandTree(PAResourceQtoS.RSBSelectPinsDialog_PINS_TREE, "[, Other type, LED_0]", 13); // dx
selectTree(PAResourceQtoS.RSBSelectPinsDialog_PINS_TREE, "[, Other type, LED_0, led]", 14, false); // dx
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
// 'bu' command handler elapsed time: 17 seconds
dismissDialog("Make Connection"); // dv
// TclEventType: RSB_CONNECTION_CHANGE
// Tcl Message: connect_bd_net [get_bd_ports GPIO_O_1] [get_bd_pins LED_0/led] 
// Run Command: RDIResourceCommand.RDICommands_UNDO
typeControlKey(null, null, 'z');
// TclEventType: RSB_CONNECTION_CHANGE
// Tcl Message: undo 
// Tcl Message: INFO: [Common 17-17] undo 'connect_bd_net [get_bd_ports GPIO_O_1] [get_bd_pins LED_0/led]' 
// Run Command: RDIResourceCommand.RDICommands_DELETE
// TclEventType: RSB_REMOVE_OBJECT
// Tcl Message: delete_bd_objs [get_bd_ports GPIO_O_1] 
selectView(PAResourceOtoP.PAViews_SYSTEM, "System", 300, 406, 1503, 781, false, false, false, true, false); // fQ - Popup Trigger
selectMenu(PAResourceQtoS.SelectMenu_HIGHLIGHT, "Highlight"); // al
selectMenu(PAResourceQtoS.SystemBuilderView_PINNING, "Pinning"); // al
selectMenuItem(PAResourceQtoS.SystemBuilderMenu_CREATE_PORT, "Create Port..."); // ao
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a
dismissDialog("Create Port"); // aO
selectView(PAResourceOtoP.PAViews_SYSTEM, "System", 298, 449, 1503, 781, false, false, false, true, false); // fQ - Popup Trigger
selectMenu(PAResourceQtoS.SystemBuilderView_PINNING, "Pinning"); // al
selectMenuItem(PAResourceQtoS.SystemBuilderMenu_CREATE_PORT, "Create Port..."); // ao
selectComboBox(PAResourceAtoD.CreateRSBPortDialog_DIRECTION, "Input", 0); // d
setSpinner(PAResourceAtoD.CreateRSBPortDialog_FROM, "2"); // O
setSpinner(PAResourceAtoD.CreateRSBPortDialog_FROM, "1"); // O
setSpinner(PAResourceAtoD.CreateRSBPortDialog_FROM, "0"); // O
setSpinner(PAResourceAtoD.CreateRSBPortDialog_FROM, "0"); // O
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
// TclEventType: RSB_ADD_OBJECT
dismissDialog("Create Port"); // aO
// Tcl Message: create_bd_port -dir I -from 0 -to 0 GPIO_O_1 
// Tcl Command: 'set_property location {293 -225} [get_bd_ports GPIO_O_1]'
// TclEventType: RSB_CANVAS_LOCATION
// Tcl Message: set_property location {293 -225} [get_bd_ports GPIO_O_1] 
// Tcl Command: 'set_property location {321 -287} [get_bd_ports GPIO_O_1]'
// TclEventType: RSB_CANVAS_LOCATION
// Tcl Message: set_property location {321 -287} [get_bd_ports GPIO_O_1] 
// TclEventType: RSB_CONNECTION_CHANGE
// Tcl Message: connect_bd_net [get_bd_ports GPIO_O_1] [get_bd_pins LED_0/mode_blink] 
// Elapsed time: 20 seconds
selectView(PAResourceOtoP.PAViews_SYSTEM, "System", 514, 634, 1503, 781, false, false, false, true, false); // fQ - Popup Trigger
selectMenu(PAResourceQtoS.SystemBuilderView_PINNING, "Pinning"); // al
selectMenuItem(PAResourceQtoS.SystemBuilderMenu_CREATE_PORT, "Create Port..."); // ao
setSpinner(PAResourceAtoD.CreateRSBPortDialog_FROM, "2"); // O
setSpinner(PAResourceAtoD.CreateRSBPortDialog_FROM, "1"); // O
setSpinner(PAResourceAtoD.CreateRSBPortDialog_TO, "1"); // O
selectComboBox(PAResourceAtoD.CreateRSBPortDialog_DIRECTION, "Input", 0); // d
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
// TclEventType: RSB_ADD_OBJECT
dismissDialog("Create Port"); // aO
// Tcl Message: create_bd_port -dir I -from 1 -to 1 GPIO_O_2 
// Tcl Command: 'set_property location {280 -373} [get_bd_ports GPIO_O_2]'
// TclEventType: RSB_CANVAS_LOCATION
// Tcl Message: set_property location {280 -373} [get_bd_ports GPIO_O_2] 
// TclEventType: RSB_CONNECTION_CHANGE
// Tcl Message: connect_bd_net [get_bd_ports GPIO_O_2] [get_bd_pins LED_0/mode_flow] 
// Run Command: PAResourceCommand.PACommandNames_SAVE_RSB_DESIGN
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// Tcl Message: save_bd_design 
// Tcl Message: Wrote  : <d:\Programs\Workspace\SmartZYNQ_SP2\PS_TIMER\prj\xilinx\template.srcs\sources_1\bd\ZYNQ_CORE\ZYNQ_CORE.bd>  Wrote  : <d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/bd/ZYNQ_CORE/ui/bd_ea28465c.ui>  
// Elapsed Time for: 'L.f': 51m:05s
// Elapsed Time for: 'L.f': 51m:07s
// Elapsed time: 39 seconds
selectButton((HResource) null, "Properties_settings"); // v: TRUE
selectButton((HResource) null, "Properties_settings"); // v: FALSE
selectView(PAResourceOtoP.PAViews_SYSTEM, "System", 156, 483, 1503, 781, false, false, false, true, false); // fQ - Popup Trigger
selectMenu(PAResourceQtoS.SystemBuilderMenu_IP_DOCUMENTATION, "IP Documentation"); // al
selectMenu(PAResourceQtoS.SystemBuilderView_ORIENTATION, "Orientation"); // al
selectMenu(PAResourceQtoS.SystemBuilderView_PINNING, "Pinning"); // al
selectMenuItem(PAResourceCommand.PACommandNames_REGENERATE_LAYOUT, "Regenerate Layout"); // ao
// Run Command: PAResourceCommand.PACommandNames_REGENERATE_LAYOUT
// Tcl Command: 'regenerate_bd_layout'
// TclEventType: RSB_LAYOUT_STATE
// TclEventType: RSB_REGENERATE_LAYOUT
// Tcl Message: regenerate_bd_layout 
selectButton(PAResourceCommand.PACommandNames_REGENERATE_LAYOUT, "System_regenerate_rsb_layout"); // B
// Run Command: PAResourceCommand.PACommandNames_REGENERATE_LAYOUT
// Tcl Command: 'regenerate_bd_layout'
// TclEventType: RSB_LAYOUT_STATE
// TclEventType: RSB_REGENERATE_LAYOUT
// Tcl Message: regenerate_bd_layout 
// Run Command: RDIResourceCommand.RDICommands_DELETE
// TclEventType: RSB_REMOVE_OBJECT
// Tcl Message: delete_bd_objs [get_bd_ports GPIO_O] 
// Run Command: PAResourceCommand.PACommandNames_SAVE_RSB_DESIGN
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// Tcl Message: save_bd_design 
// Tcl Message: Wrote  : <d:\Programs\Workspace\SmartZYNQ_SP2\PS_TIMER\prj\xilinx\template.srcs\sources_1\bd\ZYNQ_CORE\ZYNQ_CORE.bd>  Wrote  : <d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/bd/ZYNQ_CORE/ui/bd_ea28465c.ui>  
// Elapsed Time for: 'L.f': 51m:41s
// Elapsed Time for: 'L.f': 51m:43s
// Elapsed time: 23 seconds
selectView(PAResourceOtoP.PAViews_SYSTEM, "System", 520, 125, 1503, 781, false, false, false, true, false); // fQ - Popup Trigger
selectMenu(PAResourceQtoS.SystemBuilderView_PINNING, "Pinning"); // al
selectMenuItem(PAResourceQtoS.SystemBuilderMenu_CREATE_PORT, "Create Port..."); // ao
selectComboBox(PAResourceAtoD.CreateRSBPortDialog_DIRECTION, "Output", 1); // d
// Elapsed time: 14 seconds
setText(PAResourceAtoD.CreateRSBPortDialog_PORT_NAME, "GPIO"); // Q
selectCheckBox(PAResourceAtoD.CreateRSBPortDialog_CREATE_VECTOR, "Create vector:", true); // f: TRUE
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
// TclEventType: RSB_ADD_OBJECT
dismissDialog("Create Port"); // aO
// Tcl Message: create_bd_port -dir O -from 31 -to 0 GPIO 
// Tcl Command: 'set_property location {616 125} [get_bd_ports GPIO]'
// TclEventType: RSB_CANVAS_LOCATION
// Tcl Message: set_property location {616 125} [get_bd_ports GPIO] 
// Run Command: RDIResourceCommand.RDICommands_DELETE
// TclEventType: RSB_REMOVE_OBJECT
// Tcl Message: delete_bd_objs [get_bd_ports GPIO] 
selectButton(PAResourceCommand.PACommandNames_REGENERATE_LAYOUT, "System_regenerate_rsb_layout"); // B
// Run Command: PAResourceCommand.PACommandNames_REGENERATE_LAYOUT
// Tcl Command: 'regenerate_bd_layout'
// TclEventType: RSB_LAYOUT_STATE
// TclEventType: RSB_REGENERATE_LAYOUT
// Tcl Message: regenerate_bd_layout 
selectButton(PAResourceCommand.PACommandNames_REGENERATE_LAYOUT, "System_regenerate_rsb_layout"); // B
// Run Command: PAResourceCommand.PACommandNames_REGENERATE_LAYOUT
// Tcl Command: 'regenerate_bd_layout'
// TclEventType: RSB_LAYOUT_STATE
// TclEventType: RSB_REGENERATE_LAYOUT
// Tcl Message: regenerate_bd_layout 
// TclEventType: RSB_CONNECTION_CHANGE
// Tcl Message: connect_bd_net [get_bd_pins processing_system7_0/GPIO_O] [get_bd_pins processing_system7_0/GPIO_I] 
// Run Command: RDIResourceCommand.RDICommands_UNDO
typeControlKey(null, null, 'z');
// TclEventType: RSB_REMOVE_OBJECT
// Tcl Message: undo 
// Tcl Message: INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins processing_system7_0/GPIO_O] [get_bd_pins processing_system7_0/GPIO_I]' 
selectView(PAResourceOtoP.PAViews_SYSTEM, "System", 1023, 584, 1503, 781, false, false, false, true, false); // fQ - Popup Trigger
selectMenu(PAResourceQtoS.SystemBuilderView_PINNING, "Pinning"); // al
selectMenuItem(PAResourceQtoS.SystemBuilderMenu_CREATE_PORT, "Create Port..."); // ao
// Elapsed time: 16 seconds
selectComboBox(PAResourceAtoD.CreateRSBPortDialog_DIRECTION, "Input", 0); // d
selectComboBox(PAResourceAtoD.CreateRSBPortDialog_DIRECTION, "Output", 1); // d
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
dismissDialog("Create Port"); // aO
// Tcl Message: startgroup 
// TclEventType: RSB_ADD_OBJECT
// Tcl Message: create_bd_port -dir O -from 3 -to 0 GPIO_O 
// TclEventType: RSB_CONNECTION_CHANGE
// Tcl Message: connect_bd_net [get_bd_pins /processing_system7_0/GPIO_O] [get_bd_ports GPIO_O] 
// Tcl Message: endgroup 
// Run Command: RDIResourceCommand.RDICommands_UNDO
typeControlKey(null, null, 'z');
// TclEventType: RSB_REMOVE_OBJECT
// Tcl Message: undo 
// Tcl Message: INFO: [Common 17-17] undo 'endgroup' INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins /processing_system7_0/GPIO_O] [get_bd_ports GPIO_O]' INFO: [Common 17-17] undo 'create_bd_port -dir O -from 3 -to 0 GPIO_O' INFO: [Common 17-17] undo 'startgroup' 
selectView(PAResourceOtoP.PAViews_SYSTEM, "System", 1029, 556, 1503, 781, false, false, false, true, false); // fQ - Popup Trigger
selectMenu(PAResourceQtoS.SystemBuilderView_PINNING, "Pinning"); // al
selectMenuItem(PAResourceQtoS.SystemBuilderMenu_CREATE_PORT, "Create Port..."); // ao
setSpinner(PAResourceAtoD.CreateRSBPortDialog_FROM, "2"); // O
setSpinner(PAResourceAtoD.CreateRSBPortDialog_FROM, "1"); // O
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a
dismissDialog("Create Port"); // aO
// Elapsed time: 63 seconds
selectView(PAResourceOtoP.PAViews_SYSTEM, "System", 614, 439, 1503, 781, false, false, false, true, false); // fQ - Popup Trigger
selectMenu(PAResourceQtoS.SystemBuilderView_PINNING, "Pinning"); // al
// Elapsed time: 16 seconds
selectMenu(PAResourceQtoS.SystemBuilderView_PINNING, "Pinning"); // al
selectMenu(PAResourceQtoS.SystemBuilderView_PINNING, "Pinning"); // al
selectMenuItem(PAResourceQtoS.SystemBuilderMenu_ADD_MODULE, "Add Module..."); // ao
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a
dismissDialog("Add Module"); // cb
selectView(PAResourceOtoP.PAViews_SYSTEM, "System", 799, 168, 1503, 781, false, false, false, true, false); // fQ - Popup Trigger
selectMenuItem(PAResourceQtoS.SystemBuilderMenu_ADD_IP, "Add IP..."); // ao
setText("PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE_SEARCH_FIELD", "GPIO"); // OverlayTextField
setText("PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE_SEARCH_FIELD", "GPI"); // OverlayTextField
setText("PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE_SEARCH_FIELD", (String) null); // OverlayTextField
// Elapsed time: 48 seconds
setText("PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE_SEARCH_FIELD", "cons"); // OverlayTextField
selectTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "Constant", 0, "Constant", 0, false); // z
expandTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "Constant", 0); // z
selectTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "Constant", 0, "Constant", 0, false, false, false, false, false, true); // z - Double Click
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_ADD_OBJECT
// Tcl Message: startgroup 
// Tcl Message: create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0 
// Tcl Message: endgroup 
// Elapsed Time for: 'L.f': 55m:41s
// Elapsed Time for: 'L.f': 55m:43s
// Run Command: PAResourceCommand.PACommandNames_CUSTOMIZE_RSB_BLOC
selectCheckBox(PAResourceEtoH.HACGCIPSymbol_SHOW_DISABLED_PORTS, "Show disabled ports", true); // f: TRUE
selectCheckBox(PAResourceEtoH.HACGCIPSymbol_SHOW_DISABLED_PORTS, "Show disabled ports", false); // f: FALSE
dismissDialog("Re-customize IP"); // m
// Run Command: RDIResourceCommand.RDICommands_DELETE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: REPORT_IP_STATUS_STALE
// Tcl Message: delete_bd_objs [get_bd_cells xlconstant_0] 
// Elapsed Time for: 'L.f': 55m:57s
selectView(PAResourceOtoP.PAViews_SYSTEM, "System", 885, 348, 1503, 781, false, false, false, true, false); // fQ - Popup Trigger
// Elapsed Time for: 'L.f': 56m:01s
// Elapsed time: 18 seconds
selectView(PAResourceOtoP.PAViews_SYSTEM, "System", 825, 333, 1503, 781, false, false, false, true, false); // fQ - Popup Trigger
selectMenuItem(PAResourceQtoS.SystemBuilderMenu_ADD_IP, "Add IP..."); // ao
setText("PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE_SEARCH_FIELD", "slice"); // OverlayTextField
selectTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "Slice", 2, "Slice", 0, false); // z
expandTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "Slice", 2); // z
selectTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "Slice", 2, "Slice", 0, false, false, false, false, false, true); // z - Double Click
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_ADD_OBJECT
// Tcl Message: startgroup 
// Tcl Message: create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_0 
// Tcl Message: endgroup 
// Elapsed Time for: 'L.f': 56m:23s
// Run Command: PAResourceCommand.PACommandNames_CUSTOMIZE_RSB_BLOC
setText("Din Width", (String) null); // v
setText("Din Width", "3"); // v
setText("Din From", (String) null); // v
setText("Din From", (String) null); // v
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a
dismissDialog("Re-customize IP"); // m
// Elapsed Time for: 'L.f': 56m:43s
// Run Command: PAResourceCommand.PACommandNames_CUSTOMIZE_RSB_BLOC
setText("Din Width", "2"); // v
setText("Din Width", "3"); // v
setText("Din From", "2"); // v
// Elapsed time: 11 seconds
setText("Dout Width", "2"); // v
selectCheckBox(PAResourceEtoH.HACGCIPSymbol_SHOW_DISABLED_PORTS, "Show disabled ports", true); // f: TRUE
selectCheckBox(PAResourceEtoH.HACGCIPSymbol_SHOW_DISABLED_PORTS, "Show disabled ports", false); // f: FALSE
// Elapsed time: 28 seconds
setText("Din From", "2"); // v
selectButton(PAResourceAtoD.CustomizeCoreDialog_DOCUMENTATION, "Documentation"); // B
selectButton(PAResourceAtoD.CustomizeCoreDialog_IP_LOCATION, "IP Location"); // B
selectButton(PAResourceAtoD.CustomizeCoreDialog_IP_LOCATION, "IP Location"); // B
setText("Din Width", "4", true); // v
// Elapsed time: 12 seconds
setText("Din From", "1", true); // v
setText("Din From", "0", true); // v
setText("Din From", "1", true); // v
setText("Dout Width", "4", true); // v
setText("Dout Width", "2", true); // v
// Elapsed time: 11 seconds
setText("Din From", "0", true); // v
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
dismissDialog("Re-customize IP"); // m
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_PROPERTY_CHANGE
// Tcl Message: set_property -dict [list \   CONFIG.DIN_FROM {0} \   CONFIG.DIN_WIDTH {4} \ ] [get_bd_cells xlslice_0] 
// TclEventType: RSB_CONNECTION_CHANGE
// Tcl Message: connect_bd_net [get_bd_pins processing_system7_0/GPIO_O] [get_bd_pins xlslice_0/Din] 
// Elapsed time: 14 seconds
selectView(PAResourceOtoP.PAViews_SYSTEM, "System", 735, 203, 1503, 781, false, false, false, true, false); // fQ - Popup Trigger
// Run Command: RDIResourceCommand.RDICommands_DELETE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// Tcl Message: delete_bd_objs [get_bd_nets GPIO_O_1_1] [get_bd_ports GPIO_O_1] 
// Run Command: RDIResourceCommand.RDICommands_DELETE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// Tcl Message: delete_bd_objs [get_bd_nets GPIO_O_2_1] [get_bd_ports GPIO_O_2] 
// TclEventType: RSB_CONNECTION_CHANGE
// Tcl Message: connect_bd_net [get_bd_pins xlslice_0/Dout] [get_bd_pins LED_0/mode_blink] 
// Elapsed time: 15 seconds
selectView(PAResourceOtoP.PAViews_SYSTEM, "System", 476, 393, 1503, 781, false, false, false, true, false); // fQ - Popup Trigger
selectMenuItem(PAResourceQtoS.SystemBuilderMenu_ADD_IP, "Add IP..."); // ao
setText("PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE_SEARCH_FIELD", "slice"); // OverlayTextField
selectTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "Slice", 2, "Slice", 0, false); // z
expandTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "Slice", 2); // z
selectTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "Slice", 2, "Slice", 0, false, false, false, false, false, true); // z - Double Click
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_ADD_OBJECT
// Tcl Message: startgroup 
// Tcl Message: create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_1 
// Tcl Message: endgroup 
// Elapsed Time for: 'L.f': 59m:27s
// Elapsed Time for: 'L.f': 59m:29s
// Run Command: PAResourceCommand.PACommandNames_CUSTOMIZE_RSB_BLOC
setText("Din Width", "3", true); // v
setText("Din From", "1"); // v
setText("Din Down To", "1"); // v
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
dismissDialog("Re-customize IP"); // m
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_PROPERTY_CHANGE
// Tcl Message: set_property -dict [list \   CONFIG.DIN_FROM {1} \   CONFIG.DIN_TO {1} \   CONFIG.DIN_WIDTH {3} \ ] [get_bd_cells xlslice_1] 
// TclEventType: RSB_CONNECTION_CHANGE
// Tcl Message: connect_bd_net [get_bd_pins xlslice_1/Din] [get_bd_pins processing_system7_0/GPIO_O] 
// Run Command: PAResourceCommand.PACommandNames_CUSTOMIZE_RSB_BLOC
// Elapsed time: 26 seconds
setText("Din Width", "4"); // v
applyEnter("Din Width", "4"); // v
applyEnter("Din Width", "4"); // v
applyEnter("Din Width", "4"); // v
setText("Din From", "1", true); // v
applyEnter("Din From", "1"); // v
setText("Din Down To", "1", true); // v
applyEnter("Din Down To", "1"); // v
setText("Dout Width", "2", true); // v
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
dismissDialog("Re-customize IP"); // m
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_PROPERTY_CHANGE
// Tcl Message: startgroup 
// Tcl Message: set_property -dict [list \   CONFIG.DIN_WIDTH {4} \   CONFIG.DOUT_WIDTH {2} \ ] [get_bd_cells xlslice_1] 
// Tcl Message: endgroup 
// Run Command: PAResourceCommand.PACommandNames_CUSTOMIZE_RSB_BLOC
// Elapsed time: 12 seconds
setText("Din From", "2", true); // v
setText("Din Down To", "2", true); // v
setText("Din Down To", "1", true); // v
setText("Dout Width", "1", true); // v
setText("Din From", "1", true); // v
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a
dismissDialog("Re-customize IP"); // m
// Run Command: PAResourceCommand.PACommandNames_CUSTOMIZE_RSB_BLOC
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a
dismissDialog("Re-customize IP"); // m
// Run Command: PAResourceCommand.PACommandNames_CUSTOMIZE_RSB_BLOC
setText("Din From", "0"); // v
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a
dismissDialog("Re-customize IP"); // m
// Run Command: RDIResourceCommand.RDICommands_DELETE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: REPORT_IP_STATUS_STALE
// Tcl Message: delete_bd_objs [get_bd_cells xlslice_1] 
// Elapsed Time for: 'L.f': 01h:01m:19s
selectView(PAResourceOtoP.PAViews_SYSTEM, "System", 240, 389, 1503, 781, false, false, false, true, false); // fQ - Popup Trigger
selectMenu(PAResourceQtoS.SystemBuilderView_PINNING, "Pinning"); // al
selectMenuItem(PAResourceQtoS.SystemBuilderMenu_ADD_IP, "Add IP..."); // ao
// Elapsed Time for: 'L.f': 01h:01m:23s
setText("PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE_SEARCH_FIELD", "slice"); // OverlayTextField
selectTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "Slice", 2, "Slice", 0, false); // z
selectTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "Slice", 2, "Slice", 0, false); // z
expandTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "Slice", 2); // z
selectTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "Slice", 2, "Slice", 0, false, false, false, false, false, true); // z - Double Click
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_ADD_OBJECT
// Tcl Message: startgroup 
// Tcl Message: create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_1 
// Tcl Message: endgroup 
// Elapsed Time for: 'L.f': 01h:01m:29s
// Run Command: PAResourceCommand.PACommandNames_CUSTOMIZE_RSB_BLOC
setText("Din Width", "4", true); // v
setText("Din From", "1", true); // v
setText("Din Down To", "1", true); // v
applyEnter("Dout Width", "1"); // v
// Elapsed time: 10 seconds
setText("Din From", "2", true); // v
setText("Din Down To", "2", true); // v
setText("Din From", "1", true); // v
setText("Din Down To", "1", true); // v
setText("Din Down To", "0", true); // v
setText("Din Down To", "1", true); // v
setText("Din From", "0", true); // v
setText("Din Down To", "0", true); // v
setText("Din Down To", "3", true); // v
setText("Din Down To", "1", true); // v
setText("Din From", "1", true); // v
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
dismissDialog("Re-customize IP"); // m
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_PROPERTY_CHANGE
// Tcl Message: set_property -dict [list \   CONFIG.DIN_FROM {1} \   CONFIG.DIN_TO {1} \   CONFIG.DIN_WIDTH {4} \ ] [get_bd_cells xlslice_1] 
// Elapsed Time for: 'L.f': 01h:02m:45s
// Run Command: PAResourceCommand.PACommandNames_CUSTOMIZE_RSB_BLOC
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a
dismissDialog("Re-customize IP"); // m
// Run Command: PAResourceCommand.PACommandNames_CUSTOMIZE_RSB_BLOC
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a
dismissDialog("Re-customize IP"); // m
// TclEventType: RSB_CONNECTION_CHANGE
// Tcl Message: connect_bd_net [get_bd_pins xlslice_1/Din] [get_bd_pins processing_system7_0/GPIO_O] 
// TclEventType: RSB_CONNECTION_CHANGE
// Tcl Message: connect_bd_net [get_bd_pins xlslice_1/Dout] [get_bd_pins LED_0/mode_flow] 
// Elapsed time: 18 seconds
selectButton(PAResourceCommand.PACommandNames_REGENERATE_LAYOUT, "System_regenerate_rsb_layout"); // B
// Run Command: PAResourceCommand.PACommandNames_REGENERATE_LAYOUT
// Tcl Command: 'regenerate_bd_layout'
// TclEventType: RSB_LAYOUT_STATE
// TclEventType: RSB_REGENERATE_LAYOUT
// Tcl Message: regenerate_bd_layout 
selectButton(PAResourceCommand.PACommandNames_REGENERATE_LAYOUT, "System_regenerate_rsb_layout"); // B
// Run Command: PAResourceCommand.PACommandNames_REGENERATE_LAYOUT
// Tcl Command: 'regenerate_bd_layout'
// TclEventType: RSB_LAYOUT_STATE
// TclEventType: RSB_REGENERATE_LAYOUT
// Tcl Message: regenerate_bd_layout 
// Run Command: PAResourceCommand.PACommandNames_CUSTOMIZE_RSB_BLOC
dismissDialog("Re-customize IP"); // m
// Run Command: PAResourceCommand.PACommandNames_CUSTOMIZE_RSB_BLOC
dismissDialog("Re-customize IP"); // m
// Run Command: PAResourceCommand.PACommandNames_SAVE_RSB_DESIGN
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// Tcl Message: save_bd_design 
// Tcl Message: Wrote  : <d:\Programs\Workspace\SmartZYNQ_SP2\PS_TIMER\prj\xilinx\template.srcs\sources_1\bd\ZYNQ_CORE\ZYNQ_CORE.bd>  Wrote  : <d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/bd/ZYNQ_CORE/ui/bd_ea28465c.ui>  
// Elapsed Time for: 'L.f': 01h:04m:01s
// Elapsed Time for: 'L.f': 01h:04m:03s
// Elapsed time: 42 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, ZYNQ_CORE_wrapper (ZYNQ_CORE_wrapper.v)]", 1, true); // E - Node
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, ZYNQ_CORE_wrapper (ZYNQ_CORE_wrapper.v)]", 1); // E
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, ZYNQ_CORE_wrapper (ZYNQ_CORE_wrapper.v), ZYNQ_CORE_i : ZYNQ_CORE (ZYNQ_CORE.bd)]", 2, true); // E - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, ZYNQ_CORE_wrapper (ZYNQ_CORE_wrapper.v), ZYNQ_CORE_i : ZYNQ_CORE (ZYNQ_CORE.bd)]", 2, true, false, false, false, true, false); // E - Popup Trigger - Node
selectMenu(PAResourceCommand.PACommandNames_OPEN_FILE_WITH, "Open With"); // al
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // al
selectMenuItem(PAResourceQtoS.SrcMenu_REFRESH_HIERARCHY, "Refresh Hierarchy"); // ao
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, ZYNQ_CORE_wrapper (ZYNQ_CORE_wrapper.v), ZYNQ_CORE_i : ZYNQ_CORE (ZYNQ_CORE.bd)]", 2, true, false, false, false, true, false); // E - Popup Trigger - Node
selectMenu(PAResourceCommand.PACommandNames_OPEN_FILE_WITH, "Open With"); // al
selectMenuItem(PAResourceCommand.PACommandNames_CREATE_TOP_HDL, "Create HDL Wrapper..."); // ao
// Run Command: PAResourceCommand.PACommandNames_CREATE_TOP_HDL
// Elapsed Time for: 'L.f': 01h:04m:13s
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
// 'ae' command handler elapsed time: 4 seconds
dismissDialog("Create HDL Wrapper"); // a
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SCRIPT_TASK
// Tcl Message: make_wrapper -files [get_files d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd] -top 
// Tcl Message: Wrote  : <d:\Programs\Workspace\SmartZYNQ_SP2\PS_TIMER\prj\xilinx\template.srcs\sources_1\bd\ZYNQ_CORE\ZYNQ_CORE.bd>  Verilog Output written to : d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v Verilog Output written to : d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v Verilog Output written to : d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/hdl/ZYNQ_CORE_wrapper.v 
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 01h:04m:19s
// Elapsed Time for: 'L.f': 01h:04m:21s
// Elapsed time: 16 seconds
selectButton(PAResourceItoN.MainToolbarMgr_RUN, (String) null); // ac
selectMenuItem(PAResourceCommand.PACommandNames_RUN_SYNTHESIS, "Run Synthesis"); // ao
// Run Command: PAResourceCommand.PACommandNames_RUN_SYNTHESIS
selectButton(PAResourceQtoS.SaveProjectUtils_SAVE, "Save"); // a
dismissDialog("Save Project"); // W.d
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a
// 'i' command handler elapsed time: 6 seconds
dismissDialog("Save Constraints"); // a
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design, Schematic]", 16, false); // f
// Run Command: PAResourceCommand.PACommandNames_SCHEMATIC
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design, Schematic]", 16, false); // f
// Run Command: PAResourceCommand.PACommandNames_SCHEMATIC
closeView(PAResourceOtoP.PAViews_SCHEMATIC, "Schematic"); // j
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design, Schematic]", 17, false); // f
// Run Command: PAResourceCommand.PACommandNames_SCHEMATIC
// Elapsed time: 27 seconds
closeView(PAResourceOtoP.PAViews_SCHEMATIC, "Schematic"); // j
closeFrame(PAResourceOtoP.PAViews_FIND_RESULTS, "Find Results - I/O Ports in 'Schematic' (140)"); // R
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // g
// HOptionPane Warning: 'There are unsaved changes in 'Elaborated Design - rtl_1' that would be lost. OK to reload? (Reload Design)'
selectButton("OptionPane.button", "OK"); // JButton
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: generate_target all [get_files d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd] 
// Tcl Message: INFO: [BD 41-1662] The design 'ZYNQ_CORE.bd' is already validated. Therefore parameter propagation will not be re-run. 
// Tcl Message: Wrote  : <d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/bd/ZYNQ_CORE/ui/bd_ea28465c.ui>  Verilog Output written to : d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v Verilog Output written to : d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v Verilog Output written to : d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/hdl/ZYNQ_CORE_wrapper.v 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_0 . INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_1 . 
// Tcl Message: Exporting to file d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/hw_handoff/ZYNQ_CORE.hwh Generated Hardware Definition File d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.hwdef 
// Tcl Message: create_ip_run [get_files -of_objects [get_fileset sources_1] d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd] 
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: refresh_design 
// TclEventType: ELABORATE_START
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 4291.656 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: ELABORATE_FINISH
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 3,585 MB. GUI used memory: 200 MB. Current time: 1/13/25, 8:47:57 PM CST
// Engine heap size: 3,585 MB. GUI used memory: 202 MB. Current time: 1/13/25, 8:47:57 PM CST
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'ZYNQ_CORE_rst_ps7_0_50M_0' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/.Xil/Vivado-24768-LAPTOP-DUUNQKAE/realtime/ZYNQ_CORE_rst_ps7_0_50M_0_stub.v:6] INFO: [Synth 8-6155] done synthesizing module 'ZYNQ_CORE_rst_ps7_0_50M_0' (0#1) [d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/.Xil/Vivado-24768-LAPTOP-DUUNQKAE/realtime/ZYNQ_CORE_rst_ps7_0_50M_0_stub.v:6] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 4291.656 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 4291.656 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 4291.656 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Project 1-454] Reading design checkpoint 'd:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_LED_0_0/ZYNQ_CORE_LED_0_0.dcp' for cell 'ZYNQ_CORE_i/LED_0' INFO: [Project 1-454] Reading design checkpoint 'd:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_processing_system7_0_0/ZYNQ_CORE_processing_system7_0_0.dcp' for cell 'ZYNQ_CORE_i/processing_system7_0' INFO: [Project 1-454] Reading design checkpoint 'd:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_rst_ps7_0_50M_0/ZYNQ_CORE_rst_ps7_0_50M_0.dcp' for cell 'ZYNQ_CORE_i/rst_ps7_0_50M' 
// TclEventType: READ_XDC_FILE_START
// TclEventType: POWER_CNS_STALE
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 4291.656 ; gain = 0.000 
// Tcl Message: INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds INFO: [Project 1-479] Netlist was created with Vivado 2023.1 INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Parsing XDC File [d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_processing_system7_0_0/ZYNQ_CORE_processing_system7_0_0.xdc] for cell 'ZYNQ_CORE_i/processing_system7_0/inst' 
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 3,585 MB. GUI used memory: 176 MB. Current time: 1/13/25, 8:47:59 PM CST
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// Tcl Message: Finished Parsing XDC File [d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_processing_system7_0_0/ZYNQ_CORE_processing_system7_0_0.xdc] for cell 'ZYNQ_CORE_i/processing_system7_0/inst' 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_processing_system7_0_0/ZYNQ_CORE_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ZYNQ_CORE_wrapper_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/ZYNQ_CORE_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. 
// Tcl Message: refresh_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 4291.656 ; gain = 0.000 
// Elapsed time: 10 seconds
dismissDialog("Reloading"); // bq
// Elapsed Time for: 'L.f': 01h:05m:45s
// Elapsed Time for: 'L.f': 01h:05m:49s
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, IP Integrator, Open Block Design]", 7, false); // f
// Run Command: PAResourceCommand.PACommandNames_OPEN_BLOCK_DESIGN
// TclEventType: RSB_OPEN_DIAGRAM
closeView(PAResourceOtoP.PAViews_PROJECT_SUMMARY, "Project Summary"); // t
// Tcl Message: open_bd_design {d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd} 
dismissDialog("Open Block Design"); // bq
selectButton(PAResourceCommand.PACommandNames_REGENERATE_LAYOUT, "System_regenerate_rsb_layout"); // B
// Run Command: PAResourceCommand.PACommandNames_REGENERATE_LAYOUT
// Tcl Command: 'regenerate_bd_layout'
// TclEventType: RSB_LAYOUT_STATE
// TclEventType: RSB_REGENERATE_LAYOUT
// Tcl Message: regenerate_bd_layout 
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design, Schematic]", 16, false); // f
// Run Command: PAResourceCommand.PACommandNames_SCHEMATIC
// Elapsed time: 40 seconds
selectButton(PAResourceItoN.NetlistSchematicView_SHOW_IO_PORTS_IN_THIS_SCHEMATIC, "140 I/O Ports"); // g
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "led_0[1] ; OUT ;  ;  ;  ;  ;  ; default (LVCMOS18) ; 1.8 ;  ; 12 ;  ; NONE ; FP_VTT_50 ;  ; N/A", 138, (String) null, 2); // f.a
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "led_0[1] ; OUT ;  ;  ;  ;  ;  ; default (LVCMOS18) ; 1.8 ;  ; 12 ;  ; NONE ; FP_VTT_50 ;  ; N/A", 138, (String) null, 4); // f.a
// TclEventType: LOC_CONSTRAINT_ADD
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "led_0[0] ; OUT ;  ;  ;  ;  ;  ; default (LVCMOS18) ; 1.8 ;  ; 12 ;  ; NONE ; FP_VTT_50 ;  ; N/A", 139, (String) null, 4); // f.a
// Tcl Message: place_ports {led_0[1]} P20 
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, null, -1, null, -1); // f.a
// TclEventType: LOC_CONSTRAINT_ADD
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "led_0[1] ; OUT ;  ;  ; P20 ; true ; 34 ; default (LVCMOS18) ; 1.8 ;  ; 12 ;  ; NONE ; FP_VTT_50 ;  ; N/A", 138, "default (LVCMOS18)", 7); // f.a
// Tcl Message: place_ports {led_0[0]} P21 
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, null, -1, null, -1); // f.a
// TclEventType: SIGNAL_MODIFY
// Tcl Message: set_property IOSTANDARD LVCMOS33 [get_ports [list {led_0[1]}]] 
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "led_0[0] ; OUT ;  ;  ; P21 ; true ; 34 ; default (LVCMOS18) ; 1.8 ;  ; 12 ;  ; NONE ; FP_VTT_50 ;  ; N/A", 139, "default (LVCMOS18)", 7); // f.a
// TclEventType: SIGNAL_MODIFY
// Tcl Message: set_property IOSTANDARD LVCMOS33 [get_ports [list {led_0[0]}]] 
// Elapsed time: 849 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, IP Integrator, Open Block Design]", 7, false); // f
// Run Command: PAResourceCommand.PACommandNames_OPEN_BLOCK_DESIGN
// TclEventType: RSB_OPEN_DIAGRAM
closeView(PAResourceOtoP.PAViews_PROJECT_SUMMARY, "Project Summary"); // t
// Tcl Message: open_bd_design {d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd} 
dismissDialog("Open Block Design"); // bq
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design, Schematic]", 16, false); // f
// Run Command: PAResourceCommand.PACommandNames_SCHEMATIC
// Elapsed time: 44 seconds
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "GPIO_0_0_tri_i[3] ; IN ; GPIO_0_0_28486 ;  ;  ;  ;  ; default (LVCMOS18) ; 1.8 ;  ;  ;  ; NONE ; NONE ;  ; N/A", 130, (String) null, 4); // f.a
// TclEventType: LOC_CONSTRAINT_ADD
// Elapsed time: 36 seconds
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "GPIO_0_0_tri_i[2] ; IN ; GPIO_0_0_28486 ;  ;  ;  ;  ; default (LVCMOS18) ; 1.8 ;  ;  ;  ; NONE ; NONE ;  ; N/A", 131, (String) null, 4); // f.a
// Tcl Message: place_ports {GPIO_0_0_tri_i[3]} J20 
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, null, -1, null, -1); // f.a
// TclEventType: LOC_CONSTRAINT_ADD
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "GPIO_0_0_tri_i[3] ; IN ; GPIO_0_0_28486 ;  ; J20 ; true ; 34 ; default (LVCMOS18) ; 1.8 ;  ;  ;  ; NONE ; NONE ;  ; N/A", 130, "default (LVCMOS18)", 7); // f.a
// Tcl Message: place_ports {GPIO_0_0_tri_i[2]} K21 
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, null, -1, null, -1); // f.a
// TclEventType: SIGNAL_MODIFY
// Tcl Message: set_property IOSTANDARD LVCMOS33 [get_ports [list {GPIO_0_0_tri_i[3]}]] 
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "GPIO_0_0_tri_i[2] ; IN ; GPIO_0_0_28486 ;  ; K21 ; true ; 34 ; default (LVCMOS18) ; 1.8 ;  ;  ;  ; NONE ; NONE ;  ; N/A", 131, "default (LVCMOS18)", 7); // f.a
// TclEventType: SIGNAL_MODIFY
// Tcl Message: set_property IOSTANDARD LVCMOS33 [get_ports [list {GPIO_0_0_tri_i[2]}]] 
// Run Command: PAResourceCommand.PACommandNames_SAVE_DESIGN
// Elapsed time: 17 seconds
setText(PAResourceAtoD.CreateConstraintsFilePanel_FILE_NAME, "PL_PS_SOLI"); // Q
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: file mkdir d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/constrs_1/new 
// Tcl Message: close [ open d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/constrs_1/new/PL_PS_SOLI.xdc w ] 
// Tcl Message: add_files -fileset constrs_1 d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/constrs_1/new/PL_PS_SOLI.xdc 
// Tcl Message: set_property target_constrs_file d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/constrs_1/new/PL_PS_SOLI.xdc [current_fileset -constrset] 
// TclEventType: DESIGN_SAVE
dismissDialog("Save Constraints"); // a
// Tcl Message: save_constraints -force 
// 'f' command handler elapsed time: 12 seconds
dismissDialog("Save Constraints"); // bq
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, IP Integrator, Open Block Design]", 7, false); // f
// Run Command: PAResourceCommand.PACommandNames_OPEN_BLOCK_DESIGN
// TclEventType: RSB_OPEN_DIAGRAM
closeView(PAResourceOtoP.PAViews_PROJECT_SUMMARY, "Project Summary"); // t
// Tcl Message: open_bd_design {d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd} 
dismissDialog("Open Block Design"); // bq
// Elapsed time: 37 seconds
selectButton(PAResourceItoN.MainToolbarMgr_RUN, (String) null); // ac
selectMenuItem(PAResourceCommand.PACommandNames_RUN_SYNTHESIS, "Run Synthesis"); // ao
// Run Command: PAResourceCommand.PACommandNames_RUN_SYNTHESIS
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
dismissDialog("Launch Runs"); // f
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs synth_1 -jobs 20 
// Tcl Message: [Mon Jan 13 21:05:58 2025] Launched synth_1... Run output will be captured here: d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.runs/synth_1/runme.log 
dismissDialog("Starting Design Runs"); // bq
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// Elapsed time: 56 seconds
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
// Run Command: PAResourceCommand.PACommandNames_RUN_IMPLEMENTATION
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
dismissDialog("Launch Runs"); // f
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs impl_1 -jobs 20 
// Tcl Message: [Mon Jan 13 21:06:55 2025] Launched impl_1... Run output will be captured here: d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.runs/impl_1/runme.log 
dismissDialog("Starting Design Runs"); // bq
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_FAILED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// Elapsed time: 68 seconds
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
// Run Command: PAResourceCommand.PACommandNames_MESSAGE_WINDOW
dismissDialog("Implementation Failed"); // Q.a
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, ZYNQ_CORE, ZYNQ_CORE_LED_0_0_synth_1, [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'inst/led_state_reg[0]/Q' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/new/LED.v:94]. ]", 4, true); // u.d - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, ZYNQ_CORE, ZYNQ_CORE_LED_0_0_synth_1, [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'inst/led_state_reg[0]/Q' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/new/LED.v:94]. ]", 4, true); // u.d - Node
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;d:\Programs\Workspace\SmartZYNQ_SP2\PS_TIMER\prj\xilinx\template.srcs\sources_1\new\LED.v;-;;-;16;-;line;-;94;-;;-;16;-;"); // u.d
selectCodeEditor("LED.v", 304, 260); // ad
selectCodeEditor("LED.v", 357, 312); // ad
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, ZYNQ_CORE, ZYNQ_CORE_LED_0_0_synth_1, [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'inst/led_state_reg[0]/Q' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/new/LED.v:94]. ]", 4, true); // u.d - Node
// Elapsed time: 15 seconds
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Opt Design, DRC, Netlist, Net, [DRC MDRV-1] Multiple Driver Nets: Net ZYNQ_CORE_i/LED_0/inst/led[0] has multiple drivers: ZYNQ_CORE_i/LED_0/inst/led_state_reg[1]/Q, and ZYNQ_CORE_i/LED_0/inst/led_state_reg[1]__0/Q.. ]", 11, false); // u.d
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, ZYNQ_CORE, ZYNQ_CORE_LED_0_0_synth_1, [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/new/LED.v:94]. ]", 5, true); // u.d - Node
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;d:\Programs\Workspace\SmartZYNQ_SP2\PS_TIMER\prj\xilinx\template.srcs\sources_1\new\LED.v;-;;-;16;-;line;-;94;-;;-;16;-;"); // u.d
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, ZYNQ_CORE, ZYNQ_CORE_LED_0_0_synth_1, [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'inst/led_state_reg[0]/Q' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/new/LED.v:94]. ]", 4, true); // u.d - Node
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;d:\Programs\Workspace\SmartZYNQ_SP2\PS_TIMER\prj\xilinx\template.srcs\sources_1\new\LED.v;-;;-;16;-;line;-;94;-;;-;16;-;"); // u.d
selectCodeEditor("LED.v", 311, 444); // ad
selectCodeEditor("LED.v", 332, 257); // ad
selectCodeEditor("LED.v", 282, 440); // ad
selectCodeEditor("LED.v", 328, 260); // ad
selectCodeEditor("LED.v", 347, 117); // ad
selectCodeEditor("LED.v", 452, 271); // ad
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Opt Design, DRC, Netlist, Net, [DRC MDRV-1] Multiple Driver Nets: Net ZYNQ_CORE_i/LED_0/inst/led[0] has multiple drivers: ZYNQ_CORE_i/LED_0/inst/led_state_reg[1]/Q, and ZYNQ_CORE_i/LED_0/inst/led_state_reg[1]__0/Q.. ]", 11, false); // u.d
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Opt Design, DRC, Netlist, Net, [DRC MDRV-1] Multiple Driver Nets: Net ZYNQ_CORE_i/LED_0/inst/led[0] has multiple drivers: ZYNQ_CORE_i/LED_0/inst/led_state_reg[1]/Q, and ZYNQ_CORE_i/LED_0/inst/led_state_reg[1]__0/Q.. ]", 11, false); // u.d
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Opt Design, DRC, Netlist, Net, [DRC MDRV-1] Multiple Driver Nets: Net ZYNQ_CORE_i/LED_0/inst/led[0] has multiple drivers: ZYNQ_CORE_i/LED_0/inst/led_state_reg[1]/Q, and ZYNQ_CORE_i/LED_0/inst/led_state_reg[1]__0/Q.. ]", 11, false, false, false, false, true, false); // u.d - Popup Trigger
selectMenu(PAResourceItoN.MsgTreePanel_MESSAGE_SEVERITY, "Message Severity"); // al
// Elapsed time: 46 seconds
expandTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, ZYNQ_CORE, ZYNQ_CORE_LED_0_0_synth_1, [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'inst/led_state_reg[0]/Q' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/new/LED.v:94]. ]", 4); // u.d
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, ZYNQ_CORE, ZYNQ_CORE_LED_0_0_synth_1, [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'inst/led_state_reg[0]/Q' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/new/LED.v:94]. , [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'inst/led_location_reg__0/Q' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/new/LED.v:54]. ]", 6, false); // u.d
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;d:\Programs\Workspace\SmartZYNQ_SP2\PS_TIMER\prj\xilinx\template.srcs\sources_1\new\LED.v;-;;-;16;-;line;-;54;-;;-;16;-;"); // u.d
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, ZYNQ_CORE, ZYNQ_CORE_LED_0_0_synth_1, [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'inst/led_state_reg[0]/Q' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/new/LED.v:94]. , [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/new/LED.v:94]. ]", 5, false); // u.d
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;d:\Programs\Workspace\SmartZYNQ_SP2\PS_TIMER\prj\xilinx\template.srcs\sources_1\new\LED.v;-;;-;16;-;line;-;94;-;;-;16;-;"); // u.d
// Elapsed time: 14 seconds
collapseTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Opt Design]", 12); // u.d
expandTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Opt Design]", 12); // u.d
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, ZYNQ_CORE, ZYNQ_CORE_LED_0_0_synth_1, [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'inst/led_state_reg[0]/Q' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/new/LED.v:94]. ]", 4, true); // u.d - Node
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;d:\Programs\Workspace\SmartZYNQ_SP2\PS_TIMER\prj\xilinx\template.srcs\sources_1\new\LED.v;-;;-;16;-;line;-;94;-;;-;16;-;"); // u.d
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, ZYNQ_CORE, ZYNQ_CORE_LED_0_0_synth_1, [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'inst/led_state_reg[0]/Q' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/new/LED.v:94]. , [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/new/LED.v:94]. ]", 5, false); // u.d
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;d:\Programs\Workspace\SmartZYNQ_SP2\PS_TIMER\prj\xilinx\template.srcs\sources_1\new\LED.v;-;;-;16;-;line;-;94;-;;-;16;-;"); // u.d
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, ZYNQ_CORE, ZYNQ_CORE_LED_0_0_synth_1, [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'inst/led_state_reg[0]/Q' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/new/LED.v:94]. , [Synth 8-6859] multi-driven net on pin led[1] with 2nd driver pin 'inst/led_state_reg[1]__0/Q' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/new/LED.v:48]. ]", 9, false); // u.d
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;d:\Programs\Workspace\SmartZYNQ_SP2\PS_TIMER\prj\xilinx\template.srcs\sources_1\new\LED.v;-;;-;16;-;line;-;48;-;;-;16;-;"); // u.d
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, ZYNQ_CORE, ZYNQ_CORE_LED_0_0_synth_1, [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/new/LED.v:94]. ]", 10, true); // u.d - Node
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;d:\Programs\Workspace\SmartZYNQ_SP2\PS_TIMER\prj\xilinx\template.srcs\sources_1\new\LED.v;-;;-;16;-;line;-;94;-;;-;16;-;"); // u.d
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, ZYNQ_CORE, ZYNQ_CORE_LED_0_0_synth_1, [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'inst/led_state_reg[0]/Q' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/new/LED.v:94]. , [Synth 8-6859] multi-driven net on pin led[1] with 2nd driver pin 'inst/led_state_reg[1]__0/Q' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/new/LED.v:48]. ]", 9, false); // u.d
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;d:\Programs\Workspace\SmartZYNQ_SP2\PS_TIMER\prj\xilinx\template.srcs\sources_1\new\LED.v;-;;-;16;-;line;-;48;-;;-;16;-;"); // u.d
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, ZYNQ_CORE, ZYNQ_CORE_LED_0_0_synth_1, [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'inst/led_state_reg[0]/Q' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/new/LED.v:94]. ]", 4, true); // u.d - Node
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;d:\Programs\Workspace\SmartZYNQ_SP2\PS_TIMER\prj\xilinx\template.srcs\sources_1\new\LED.v;-;;-;16;-;line;-;94;-;;-;16;-;"); // u.d
// TclEventType: IP_LOCK_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 01h:28m:45s
// Elapsed time: 34 seconds
selectButton(PAResourceOtoP.PlanAheadTab_REFRESH_CHANGED_MODULES, "Refresh Changed Modules"); // g
// TclEventType: IP_LOCK_CHANGE
// Tcl Message: update_module_reference ZYNQ_CORE_LED_0_0 
// TclEventType: DG_GRAPH_STALE
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: BDCELL_LOCK_CHANGE
// Tcl Message: INFO: [IP_Flow 19-5107] Inferred bus interface 'rstn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository). INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository). INFO: [IP_Flow 19-4728] Bus Interface 'rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'. INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rstn'. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: BDCELL_LOCK_CHANGE
// TclEventType: RSB_OPEN_DIAGRAM
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// TclEventType: RUN_DELETE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_DELETE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: FILESET_UPDATE_IP
// TclEventType: IP_UPGRADE_COMPLETE
// Tcl Message: INFO: [IP_Flow 19-5107] Inferred bus interface 'rstn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository). INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository). INFO: [IP_Flow 19-4728] Bus Interface 'rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'. INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rstn'. 
// Tcl Message: Upgrading 'd:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd' 
// Tcl Message: INFO: [IP_Flow 19-3420] Updated ZYNQ_CORE_LED_0_0 to use current project options 
// Tcl Message: Wrote  : <d:\Programs\Workspace\SmartZYNQ_SP2\PS_TIMER\prj\xilinx\template.srcs\sources_1\bd\ZYNQ_CORE\ZYNQ_CORE.bd>  Wrote  : <d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/bd/ZYNQ_CORE/ui/bd_ea28465c.ui>  
dismissDialog("Refresh Changed Modules"); // bq
// Elapsed Time for: 'L.f': 01h:28m:49s
// Elapsed Time for: 'L.f': 01h:28m:51s
selectButton(PAResourceItoN.MainToolbarMgr_RUN, (String) null); // ac
selectMenuItem(PAResourceCommand.PACommandNames_RUN_SYNTHESIS, "Run Synthesis"); // ao
// Run Command: PAResourceCommand.PACommandNames_RUN_SYNTHESIS
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_RESET
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_RESET
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_1 
// Tcl Message: INFO: [Project 1-1160] Copying file d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.runs/synth_1/ZYNQ_CORE_wrapper.dcp to d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/utils_1/imports/synth_1 and adding it to utils fileset 
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
dismissDialog("Launch Runs"); // f
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_NEW
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_ADD
// Tcl Message: launch_runs synth_1 -jobs 20 
// Tcl Message: Wrote  : <d:\Programs\Workspace\SmartZYNQ_SP2\PS_TIMER\prj\xilinx\template.srcs\sources_1\bd\ZYNQ_CORE\ZYNQ_CORE.bd>  Wrote  : <d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/bd/ZYNQ_CORE/ui/bd_ea28465c.ui>  Verilog Output written to : d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v Verilog Output written to : d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v Verilog Output written to : d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/hdl/ZYNQ_CORE_wrapper.v 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block LED_0 . 
// Tcl Message: Exporting to file d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/hw_handoff/ZYNQ_CORE.hwh Generated Hardware Definition File d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.hwdef 
// Tcl Message: INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ZYNQ_CORE_LED_0_0 
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: [Mon Jan 13 21:11:12 2025] Launched ZYNQ_CORE_LED_0_0_synth_1... Run output will be captured here: d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.runs/ZYNQ_CORE_LED_0_0_synth_1/runme.log [Mon Jan 13 21:11:12 2025] Launched synth_1... Run output will be captured here: d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.runs/synth_1/runme.log 
dismissDialog("Starting Design Runs"); // bq
// Elapsed Time for: 'L.f': 01h:28m:57s
// TclEventType: RUN_STATUS_CHANGE
// Elapsed Time for: 'L.f': 01h:29m:01s
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 01h:29m:29s
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// Elapsed Time for: 'L.f': 01h:29m:31s
// Elapsed time: 40 seconds
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, ZYNQ_CORE, ZYNQ_CORE_LED_0_0_synth_1, [Synth 8-6859] multi-driven net on pin led[1] with 1st driver pin 'inst/led_state_reg[1]/Q' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/new/LED.v:92]. ]", 4, true); // u.d - Node
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;d:\Programs\Workspace\SmartZYNQ_SP2\PS_TIMER\prj\xilinx\template.srcs\sources_1\new\LED.v;-;;-;16;-;line;-;92;-;;-;16;-;"); // u.d
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // F
closeView(PAResourceOtoP.PAViews_ADDRESS_EDITOR, "Address Editor"); // c
// [GUI Memory]: 310 MB (+1083kb) [01:30:00]
// Elapsed time: 10 seconds
selectTreeTable(PAResourceEtoH.ExpRunTreePanel_EXP_RUN_TREE_TABLE, "synth_1 ; constrs_1 ; Running synth_design... ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ; Mon Jan 13 21:11:50 CST 2025 ; 00:00:18 ; Vivado Synthesis Defaults (Vivado Synthesis 2023) ; Vivado Synthesis Default Reports (Vivado Synthesis 2023) ; xc7z020clg484-1 ; Vivado Synthesis Defaults", 0, "constrs_1", 1, true); // ao - Node
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// Elapsed time: 22 seconds
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
// Run Command: PAResourceCommand.PACommandNames_RUN_IMPLEMENTATION
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
dismissDialog("Launch Runs"); // f
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs impl_1 -jobs 20 
// Tcl Message: [Mon Jan 13 21:12:32 2025] Launched impl_1... Run output will be captured here: d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.runs/impl_1/runme.log 
dismissDialog("Starting Design Runs"); // bq
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_FAILED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// Elapsed time: 37 seconds
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
// Run Command: PAResourceCommand.PACommandNames_MESSAGE_WINDOW
dismissDialog("Implementation Failed"); // Q.a
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Opt Design, DRC, Netlist, Net, [DRC MDRV-1] Multiple Driver Nets: Net ZYNQ_CORE_i/LED_0/inst/led[0] has multiple drivers: ZYNQ_CORE_i/LED_0/inst/led_state_reg[0]/Q, and ZYNQ_CORE_i/LED_0/inst/led_state_reg[0]__0/Q.. ]", 10, true); // u.d - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, ZYNQ_CORE, ZYNQ_CORE_LED_0_0_synth_1, [Synth 8-6859] multi-driven net on pin led[1] with 1st driver pin 'inst/led_state_reg[1]/Q' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/new/LED.v:92]. ]", 4, true); // u.d - Node
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;d:\Programs\Workspace\SmartZYNQ_SP2\PS_TIMER\prj\xilinx\template.srcs\sources_1\new\LED.v;-;;-;16;-;line;-;92;-;;-;16;-;"); // u.d
expandTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, ZYNQ_CORE, ZYNQ_CORE_LED_0_0_synth_1, [Synth 8-6859] multi-driven net on pin led[1] with 1st driver pin 'inst/led_state_reg[1]/Q' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/new/LED.v:92]. ]", 4); // u.d
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, ZYNQ_CORE, ZYNQ_CORE_LED_0_0_synth_1, [Synth 8-6859] multi-driven net on pin led[1] with 1st driver pin 'inst/led_state_reg[1]/Q' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/new/LED.v:92]. , [Synth 8-6859] multi-driven net on pin led[1] with 2nd driver pin 'inst/led_state_reg[1]__0/Q' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/new/LED.v:48]. ]", 5, false); // u.d
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;d:\Programs\Workspace\SmartZYNQ_SP2\PS_TIMER\prj\xilinx\template.srcs\sources_1\new\LED.v;-;;-;16;-;line;-;48;-;;-;16;-;"); // u.d
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, ZYNQ_CORE, ZYNQ_CORE_LED_0_0_synth_1, [Synth 8-6859] multi-driven net on pin led[1] with 1st driver pin 'inst/led_state_reg[1]/Q' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/new/LED.v:92]. , [Synth 8-6859] multi-driven net on pin led[0] with 1st driver pin 'inst/led_state_reg[0]/Q' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/new/LED.v:92]. ]", 6, false); // u.d
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;d:\Programs\Workspace\SmartZYNQ_SP2\PS_TIMER\prj\xilinx\template.srcs\sources_1\new\LED.v;-;;-;16;-;line;-;92;-;;-;16;-;"); // u.d
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, ZYNQ_CORE, ZYNQ_CORE_LED_0_0_synth_1, [Synth 8-6859] multi-driven net on pin led[1] with 1st driver pin 'inst/led_state_reg[1]/Q' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/new/LED.v:92]. , [Synth 8-6859] multi-driven net on pin led[0] with 2nd driver pin 'inst/led_state_reg[0]__0/Q' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/new/LED.v:48]. ]", 7, false); // u.d
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;d:\Programs\Workspace\SmartZYNQ_SP2\PS_TIMER\prj\xilinx\template.srcs\sources_1\new\LED.v;-;;-;16;-;line;-;48;-;;-;16;-;"); // u.d
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, ZYNQ_CORE, ZYNQ_CORE_LED_0_0_synth_1, [Synth 8-6859] multi-driven net on pin led[1] with 1st driver pin 'inst/led_state_reg[1]/Q' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/new/LED.v:92]. , [Synth 8-6859] multi-driven net on pin led[0] with 2nd driver pin 'inst/led_state_reg[0]__0/Q' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/new/LED.v:48]. ]", 7, false); // u.d
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, ZYNQ_CORE, ZYNQ_CORE_LED_0_0_synth_1, [Synth 8-6859] multi-driven net on pin led[1] with 1st driver pin 'inst/led_state_reg[1]/Q' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/new/LED.v:92]. , [Synth 8-6859] multi-driven net on pin led[0] with 1st driver pin 'inst/led_state_reg[0]/Q' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/new/LED.v:92]. ]", 6, false); // u.d
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, ZYNQ_CORE, ZYNQ_CORE_LED_0_0_synth_1, [Synth 8-6859] multi-driven net on pin led[1] with 1st driver pin 'inst/led_state_reg[1]/Q' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/new/LED.v:92]. , [Synth 8-6859] multi-driven net on pin led[0] with 2nd driver pin 'inst/led_state_reg[0]__0/Q' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/new/LED.v:48]. ]", 7, false); // u.d
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, ZYNQ_CORE, ZYNQ_CORE_LED_0_0_synth_1, [Synth 8-6859] multi-driven net on pin led[1] with 1st driver pin 'inst/led_state_reg[1]/Q' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/new/LED.v:92]. , [Synth 8-6859] multi-driven net on pin led[0] with 1st driver pin 'inst/led_state_reg[0]/Q' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/new/LED.v:92]. ]", 6, false); // u.d
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, ZYNQ_CORE, ZYNQ_CORE_LED_0_0_synth_1, [Synth 8-6859] multi-driven net on pin led[1] with 1st driver pin 'inst/led_state_reg[1]/Q' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/new/LED.v:92]. , [Synth 8-6859] multi-driven net on pin led[0] with 2nd driver pin 'inst/led_state_reg[0]__0/Q' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/new/LED.v:48]. ]", 7, false); // u.d
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, ZYNQ_CORE, ZYNQ_CORE_LED_0_0_synth_1, [Synth 8-6859] multi-driven net on pin led[1] with 1st driver pin 'inst/led_state_reg[1]/Q' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/new/LED.v:92]. , [Synth 8-6859] multi-driven net on pin led[0] with 1st driver pin 'inst/led_state_reg[0]/Q' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/new/LED.v:92]. ]", 6, false); // u.d
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, ZYNQ_CORE, ZYNQ_CORE_LED_0_0_synth_1, [Synth 8-6859] multi-driven net on pin led[1] with 1st driver pin 'inst/led_state_reg[1]/Q' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/new/LED.v:92]. , [Synth 8-6859] multi-driven net on pin led[0] with 2nd driver pin 'inst/led_state_reg[0]__0/Q' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/new/LED.v:48]. ]", 7, false); // u.d
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, ZYNQ_CORE, ZYNQ_CORE_LED_0_0_synth_1, [Synth 8-6859] multi-driven net on pin led[1] with 1st driver pin 'inst/led_state_reg[1]/Q' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/new/LED.v:92]. , [Synth 8-6859] multi-driven net on pin led[0] with 1st driver pin 'inst/led_state_reg[0]/Q' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/new/LED.v:92]. ]", 6, false); // u.d
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, ZYNQ_CORE, ZYNQ_CORE_LED_0_0_synth_1, [Synth 8-6859] multi-driven net on pin led[1] with 1st driver pin 'inst/led_state_reg[1]/Q' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/new/LED.v:92]. , [Synth 8-6859] multi-driven net on pin led[0] with 2nd driver pin 'inst/led_state_reg[0]__0/Q' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/new/LED.v:48]. ]", 7, false); // u.d
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, ZYNQ_CORE, ZYNQ_CORE_LED_0_0_synth_1, [Synth 8-6859] multi-driven net on pin led[1] with 1st driver pin 'inst/led_state_reg[1]/Q' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/new/LED.v:92]. , [Synth 8-6859] multi-driven net on pin led[0] with 1st driver pin 'inst/led_state_reg[0]/Q' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/new/LED.v:92]. ]", 6, false); // u.d
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, ZYNQ_CORE, ZYNQ_CORE_LED_0_0_synth_1, [Synth 8-6859] multi-driven net on pin led[1] with 1st driver pin 'inst/led_state_reg[1]/Q' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/new/LED.v:92]. , [Synth 8-6859] multi-driven net on pin led[0] with 2nd driver pin 'inst/led_state_reg[0]__0/Q' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/new/LED.v:48]. ]", 7, false); // u.d
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, ZYNQ_CORE, ZYNQ_CORE_LED_0_0_synth_1, [Synth 8-6859] multi-driven net on pin led[1] with 1st driver pin 'inst/led_state_reg[1]/Q' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/new/LED.v:92]. , [Synth 8-6859] multi-driven net on pin led[0] with 1st driver pin 'inst/led_state_reg[0]/Q' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/new/LED.v:92]. ]", 6, false); // u.d
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, ZYNQ_CORE, ZYNQ_CORE_LED_0_0_synth_1, [Synth 8-6859] multi-driven net on pin led[1] with 1st driver pin 'inst/led_state_reg[1]/Q' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/new/LED.v:92]. , [Synth 8-6859] multi-driven net on pin led[0] with 2nd driver pin 'inst/led_state_reg[0]__0/Q' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/new/LED.v:48]. ]", 7, false); // u.d
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, ZYNQ_CORE, ZYNQ_CORE_LED_0_0_synth_1, [Synth 8-6859] multi-driven net on pin led[1] with 1st driver pin 'inst/led_state_reg[1]/Q' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/new/LED.v:92]. , [Synth 8-6859] multi-driven net on pin led[0] with 1st driver pin 'inst/led_state_reg[0]/Q' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/new/LED.v:92]. ]", 6, false); // u.d
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, ZYNQ_CORE, ZYNQ_CORE_LED_0_0_synth_1, [Synth 8-6859] multi-driven net on pin led[1] with 1st driver pin 'inst/led_state_reg[1]/Q' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/new/LED.v:92]. , [Synth 8-6859] multi-driven net on pin led[0] with 2nd driver pin 'inst/led_state_reg[0]__0/Q' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/new/LED.v:48]. ]", 7, false); // u.d
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, ZYNQ_CORE, ZYNQ_CORE_LED_0_0_synth_1, [Synth 8-6859] multi-driven net on pin led[1] with 1st driver pin 'inst/led_state_reg[1]/Q' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/new/LED.v:92]. , [Synth 8-6859] multi-driven net on pin led[0] with 1st driver pin 'inst/led_state_reg[0]/Q' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/new/LED.v:92]. ]", 6, false); // u.d
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, ZYNQ_CORE, ZYNQ_CORE_LED_0_0_synth_1, [Synth 8-6859] multi-driven net on pin led[1] with 1st driver pin 'inst/led_state_reg[1]/Q' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/new/LED.v:92]. , [Synth 8-6859] multi-driven net on pin led[0] with 2nd driver pin 'inst/led_state_reg[0]__0/Q' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/new/LED.v:48]. ]", 7, false); // u.d
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, ZYNQ_CORE, ZYNQ_CORE_LED_0_0_synth_1, [Synth 8-6859] multi-driven net on pin led[1] with 1st driver pin 'inst/led_state_reg[1]/Q' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/new/LED.v:92]. , [Synth 8-6859] multi-driven net on pin led[0] with 1st driver pin 'inst/led_state_reg[0]/Q' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/new/LED.v:92]. ]", 6, false); // u.d
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, ZYNQ_CORE, ZYNQ_CORE_LED_0_0_synth_1, [Synth 8-6859] multi-driven net on pin led[1] with 1st driver pin 'inst/led_state_reg[1]/Q' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/new/LED.v:92]. , [Synth 8-6859] multi-driven net on pin led[0] with 2nd driver pin 'inst/led_state_reg[0]__0/Q' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/new/LED.v:48]. ]", 7, false); // u.d
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, ZYNQ_CORE, ZYNQ_CORE_LED_0_0_synth_1, [Synth 8-6859] multi-driven net on pin led[1] with 1st driver pin 'inst/led_state_reg[1]/Q' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/new/LED.v:92]. , [Synth 8-6859] multi-driven net on pin led[0] with 1st driver pin 'inst/led_state_reg[0]/Q' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/new/LED.v:92]. ]", 6, false); // u.d
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, ZYNQ_CORE, ZYNQ_CORE_LED_0_0_synth_1, [Synth 8-6859] multi-driven net on pin led[1] with 1st driver pin 'inst/led_state_reg[1]/Q' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/new/LED.v:92]. , [Synth 8-6859] multi-driven net on pin led[0] with 2nd driver pin 'inst/led_state_reg[0]__0/Q' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/new/LED.v:48]. ]", 7, false); // u.d
// Elapsed time: 16 seconds
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, ZYNQ_CORE, ZYNQ_CORE_LED_0_0_synth_1, [Synth 8-6859] multi-driven net on pin led[1] with 1st driver pin 'inst/led_state_reg[1]/Q' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/new/LED.v:92]. , [Synth 8-6859] multi-driven net on pin led[0] with 1st driver pin 'inst/led_state_reg[0]/Q' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/new/LED.v:92]. ]", 6, false); // u.d
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, ZYNQ_CORE, ZYNQ_CORE_LED_0_0_synth_1, [Synth 8-6859] multi-driven net on pin led[1] with 1st driver pin 'inst/led_state_reg[1]/Q' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/new/LED.v:92]. , [Synth 8-6859] multi-driven net on pin led[1] with 2nd driver pin 'inst/led_state_reg[1]__0/Q' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/new/LED.v:48]. ]", 5, false); // u.d
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, ZYNQ_CORE, ZYNQ_CORE_LED_0_0_synth_1, [Synth 8-6859] multi-driven net on pin led[1] with 1st driver pin 'inst/led_state_reg[1]/Q' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/new/LED.v:92]. , [Synth 8-6859] multi-driven net on pin led[0] with 1st driver pin 'inst/led_state_reg[0]/Q' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/new/LED.v:92]. ]", 6, false); // u.d
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, ZYNQ_CORE, ZYNQ_CORE_LED_0_0_synth_1, [Synth 8-6859] multi-driven net on pin led[1] with 1st driver pin 'inst/led_state_reg[1]/Q' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/new/LED.v:92]. ]", 4, true); // u.d - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, ZYNQ_CORE, ZYNQ_CORE_LED_0_0_synth_1, [Synth 8-6859] multi-driven net on pin led[1] with 1st driver pin 'inst/led_state_reg[1]/Q' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/new/LED.v:92]. , [Synth 8-6859] multi-driven net on pin led[1] with 2nd driver pin 'inst/led_state_reg[1]__0/Q' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/new/LED.v:48]. ]", 5, false); // u.d
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, ZYNQ_CORE, ZYNQ_CORE_LED_0_0_synth_1, [Synth 8-6859] multi-driven net on pin led[1] with 1st driver pin 'inst/led_state_reg[1]/Q' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/new/LED.v:92]. , [Synth 8-6859] multi-driven net on pin led[0] with 2nd driver pin 'inst/led_state_reg[0]__0/Q' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/new/LED.v:48]. ]", 7, false); // u.d
// Elapsed time: 42 seconds
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, ZYNQ_CORE, ZYNQ_CORE_LED_0_0_synth_1, [Synth 8-6859] multi-driven net on pin led[1] with 1st driver pin 'inst/led_state_reg[1]/Q' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/new/LED.v:92]. , [Synth 8-6859] multi-driven net on pin led[0] with 1st driver pin 'inst/led_state_reg[0]/Q' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/new/LED.v:92]. ]", 6, false); // u.d
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, ZYNQ_CORE, ZYNQ_CORE_LED_0_0_synth_1, [Synth 8-6859] multi-driven net on pin led[1] with 1st driver pin 'inst/led_state_reg[1]/Q' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/new/LED.v:92]. , [Synth 8-6859] multi-driven net on pin led[0] with 1st driver pin 'inst/led_state_reg[0]/Q' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/new/LED.v:92]. ]", 6, false, false, false, false, true, false); // u.d - Popup Trigger
selectMenu(PAResourceItoN.MsgTreePanel_MESSAGE_SEVERITY, "Message Severity"); // al
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, ZYNQ_CORE, ZYNQ_CORE_LED_0_0_synth_1, [Synth 8-6859] multi-driven net on pin led[1] with 1st driver pin 'inst/led_state_reg[1]/Q' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/new/LED.v:92]. , [Synth 8-6859] multi-driven net on pin led[0] with 2nd driver pin 'inst/led_state_reg[0]__0/Q' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/new/LED.v:48]. ]", 7, false); // u.d
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Opt Design, DRC, Netlist, Net, [DRC MDRV-1] Multiple Driver Nets: Net ZYNQ_CORE_i/LED_0/inst/led[0] has multiple drivers: ZYNQ_CORE_i/LED_0/inst/led_state_reg[0]/Q, and ZYNQ_CORE_i/LED_0/inst/led_state_reg[0]__0/Q.. ]", 13, true); // u.d - Node
// Elapsed time: 18 seconds
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Opt Design, DRC, Netlist, Net, [DRC MDRV-1] Multiple Driver Nets: Net ZYNQ_CORE_i/LED_0/inst/led[0] has multiple drivers: ZYNQ_CORE_i/LED_0/inst/led_state_reg[0]/Q, and ZYNQ_CORE_i/LED_0/inst/led_state_reg[0]__0/Q.. ]", 13, true); // u.d - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Opt Design, DRC, Netlist, Net, [DRC MDRV-1] Multiple Driver Nets: Net ZYNQ_CORE_i/LED_0/inst/led[0] has multiple drivers: ZYNQ_CORE_i/LED_0/inst/led_state_reg[0]/Q, and ZYNQ_CORE_i/LED_0/inst/led_state_reg[0]__0/Q.. ]", 13, true, false, false, false, false, true); // u.d - Double Click - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Opt Design, DRC, Netlist, Net, [DRC MDRV-1] Multiple Driver Nets: Net ZYNQ_CORE_i/LED_0/inst/led[0] has multiple drivers: ZYNQ_CORE_i/LED_0/inst/led_state_reg[0]/Q, and ZYNQ_CORE_i/LED_0/inst/led_state_reg[0]__0/Q.. , [DRC MDRV-1] Multiple Driver Nets: Net ZYNQ_CORE_i/LED_0/inst/led[1] has multiple drivers: ZYNQ_CORE_i/LED_0/inst/led_state_reg[1]/Q, and ZYNQ_CORE_i/LED_0/inst/led_state_reg[1]__0/Q.. ]", 14, false); // u.d
// Elapsed time: 19 seconds
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Opt Design, DRC, Netlist, Net, [DRC MDRV-1] Multiple Driver Nets: Net ZYNQ_CORE_i/LED_0/inst/led[0] has multiple drivers: ZYNQ_CORE_i/LED_0/inst/led_state_reg[0]/Q, and ZYNQ_CORE_i/LED_0/inst/led_state_reg[0]__0/Q.. ]", 13, true); // u.d - Node
collapseTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Opt Design, DRC, Netlist, Net, [DRC MDRV-1] Multiple Driver Nets: Net ZYNQ_CORE_i/LED_0/inst/led[0] has multiple drivers: ZYNQ_CORE_i/LED_0/inst/led_state_reg[0]/Q, and ZYNQ_CORE_i/LED_0/inst/led_state_reg[0]__0/Q.. ]", 13); // u.d
// TclEventType: IP_LOCK_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 01h:34m:40s
// Elapsed Time for: 'L.f': 01h:34m:44s
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 01h:35m:24s
// Elapsed Time for: 'L.f': 01h:35m:26s
// HMemoryUtils.trashcanNow. Engine heap size: 3,585 MB. GUI used memory: 207 MB. Current time: 1/13/25, 9:18:00 PM CST
// Elapsed time: 137 seconds
selectButton(PAResourceOtoP.PlanAheadTab_REFRESH_CHANGED_MODULES, "Refresh Changed Modules"); // g
// TclEventType: IP_LOCK_CHANGE
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: BDCELL_LOCK_CHANGE
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: BDCELL_LOCK_CHANGE
// TclEventType: RSB_OPEN_DIAGRAM
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// TclEventType: RUN_DELETE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_DELETE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: FILESET_UPDATE_IP
// TclEventType: IP_UPGRADE_COMPLETE
// Tcl Message: update_module_reference ZYNQ_CORE_LED_0_0 
// Tcl Message: INFO: [IP_Flow 19-5107] Inferred bus interface 'rstn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository). INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository). INFO: [IP_Flow 19-4728] Bus Interface 'rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'. INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rstn'. 
// Tcl Message: INFO: [IP_Flow 19-5107] Inferred bus interface 'rstn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository). INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository). INFO: [IP_Flow 19-4728] Bus Interface 'rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'. INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rstn'. 
// Tcl Message: Upgrading 'd:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd' 
// Tcl Message: INFO: [IP_Flow 19-3420] Updated ZYNQ_CORE_LED_0_0 to use current project options 
// Tcl Message: Wrote  : <d:\Programs\Workspace\SmartZYNQ_SP2\PS_TIMER\prj\xilinx\template.srcs\sources_1\bd\ZYNQ_CORE\ZYNQ_CORE.bd>  Wrote  : <d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/bd/ZYNQ_CORE/ui/bd_ea28465c.ui>  
// Elapsed Time for: 'L.f': 01h:35m:56s
// Elapsed Time for: 'L.f': 01h:35m:58s
selectButton(PAResourceItoN.MainToolbarMgr_RUN, (String) null); // ac
selectMenuItem(PAResourceCommand.PACommandNames_RUN_SYNTHESIS, "Run Synthesis"); // ao
// Run Command: PAResourceCommand.PACommandNames_RUN_SYNTHESIS
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_RESET
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_1 
// Tcl Message: INFO: [Project 1-1161] Replacing file d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/utils_1/imports/synth_1/ZYNQ_CORE_wrapper.dcp with file d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.runs/synth_1/ZYNQ_CORE_wrapper.dcp 
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
dismissDialog("Launch Runs"); // f
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_NEW
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_ADD
// Tcl Message: launch_runs synth_1 -jobs 20 
// Tcl Message: Wrote  : <d:\Programs\Workspace\SmartZYNQ_SP2\PS_TIMER\prj\xilinx\template.srcs\sources_1\bd\ZYNQ_CORE\ZYNQ_CORE.bd>  Verilog Output written to : d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v Verilog Output written to : d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v Verilog Output written to : d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/hdl/ZYNQ_CORE_wrapper.v 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block LED_0 . 
// Tcl Message: Exporting to file d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/hw_handoff/ZYNQ_CORE.hwh Generated Hardware Definition File d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.hwdef 
// Tcl Message: INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ZYNQ_CORE_LED_0_0 
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: [Mon Jan 13 21:18:21 2025] Launched ZYNQ_CORE_LED_0_0_synth_1... Run output will be captured here: d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.runs/ZYNQ_CORE_LED_0_0_synth_1/runme.log [Mon Jan 13 21:18:21 2025] Launched synth_1... Run output will be captured here: d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.runs/synth_1/runme.log 
// 'i' command handler elapsed time: 3 seconds
dismissDialog("Starting Design Runs"); // bq
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 01h:36m:06s
// TclEventType: RUN_STATUS_CHANGE
// Elapsed Time for: 'L.f': 01h:36m:10s
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 01h:36m:38s
// TclEventType: RUN_STATUS_CHANGE
// Elapsed Time for: 'L.f': 01h:36m:40s
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// Elapsed time: 73 seconds
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
// Run Command: PAResourceCommand.PACommandNames_RUN_IMPLEMENTATION
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
dismissDialog("Launch Runs"); // f
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs impl_1 -jobs 20 
// Tcl Message: [Mon Jan 13 21:19:35 2025] Launched impl_1... Run output will be captured here: d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.runs/impl_1/runme.log 
dismissDialog("Starting Design Runs"); // bq
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_FAILED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// Elapsed time: 30 seconds
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
// Run Command: PAResourceCommand.PACommandNames_MESSAGE_WINDOW
dismissDialog("Implementation Failed"); // Q.a
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Opt Design, DRC, Netlist, Net, [DRC MDRV-1] Multiple Driver Nets: Net ZYNQ_CORE_i/LED_0/inst/UNCONN_OUT has multiple drivers: ZYNQ_CORE_i/LED_0/inst/led_state_reg[1]/Q, and ZYNQ_CORE_i/LED_0/inst/led_state_reg[1]__0/Q.. ]", 10, true); // u.d - Node
expandTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Opt Design, DRC, Netlist, Net, [DRC MDRV-1] Multiple Driver Nets: Net ZYNQ_CORE_i/LED_0/inst/UNCONN_OUT has multiple drivers: ZYNQ_CORE_i/LED_0/inst/led_state_reg[1]/Q, and ZYNQ_CORE_i/LED_0/inst/led_state_reg[1]__0/Q.. ]", 10); // u.d
// Elapsed time: 24 seconds
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, ZYNQ_CORE, ZYNQ_CORE_LED_0_0_synth_1, [Synth 8-6859] multi-driven net on pin led[1] with 1st driver pin 'inst/led_state_reg[1]/Q' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/new/LED.v:92]. ]", 4, true); // u.d - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, ZYNQ_CORE, ZYNQ_CORE_LED_0_0_synth_1, [Synth 8-6859] multi-driven net on pin led[1] with 1st driver pin 'inst/led_state_reg[1]/Q' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/new/LED.v:92]. ]", 4, true); // u.d - Node
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;d:\Programs\Workspace\SmartZYNQ_SP2\PS_TIMER\prj\xilinx\template.srcs\sources_1\new\LED.v;-;;-;16;-;line;-;92;-;;-;16;-;"); // u.d
// TclEventType: IP_LOCK_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 01h:38m:38s
// Elapsed Time for: 'L.f': 01h:38m:42s
// Elapsed time: 21 seconds
selectButton(PAResourceOtoP.PlanAheadTab_REFRESH_CHANGED_MODULES, "Refresh Changed Modules"); // g
// TclEventType: IP_LOCK_CHANGE
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: BDCELL_LOCK_CHANGE
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: BDCELL_LOCK_CHANGE
// TclEventType: RSB_OPEN_DIAGRAM
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// TclEventType: RUN_DELETE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_DELETE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: FILESET_UPDATE_IP
// TclEventType: IP_UPGRADE_COMPLETE
// Tcl Message: update_module_reference ZYNQ_CORE_LED_0_0 
// Tcl Message: INFO: [IP_Flow 19-5107] Inferred bus interface 'rstn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository). INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository). INFO: [IP_Flow 19-4728] Bus Interface 'rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'. INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rstn'. 
// Tcl Message: INFO: [IP_Flow 19-5107] Inferred bus interface 'rstn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository). INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository). INFO: [IP_Flow 19-4728] Bus Interface 'rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'. INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rstn'. 
// Tcl Message: Upgrading 'd:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd' 
// Tcl Message: INFO: [IP_Flow 19-3420] Updated ZYNQ_CORE_LED_0_0 to use current project options 
// Tcl Message: Wrote  : <d:\Programs\Workspace\SmartZYNQ_SP2\PS_TIMER\prj\xilinx\template.srcs\sources_1\bd\ZYNQ_CORE\ZYNQ_CORE.bd>  
// Elapsed Time for: 'L.f': 01h:38m:48s
selectButton(PAResourceItoN.MainToolbarMgr_RUN, (String) null); // ac
selectMenuItem(PAResourceCommand.PACommandNames_RUN_SYNTHESIS, "Run Synthesis"); // ao
// Run Command: PAResourceCommand.PACommandNames_RUN_SYNTHESIS
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_RESET
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_1 
// Tcl Message: INFO: [Project 1-1161] Replacing file d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/utils_1/imports/synth_1/ZYNQ_CORE_wrapper.dcp with file d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.runs/synth_1/ZYNQ_CORE_wrapper.dcp 
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
// HOptionPane Warning: 'A background task is running. Please wait until it completes and try again. (Background Task)'
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 01h:38m:50s
selectButton("OptionPane.button", "OK"); // JButton
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a
// 'i' command handler elapsed time: 4 seconds
dismissDialog("Launch Runs"); // f
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Utility Sources]", 0, true); // E - Node
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Utility Sources]", 0); // E
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Utility Sources]", 0); // E
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Utility Sources]", 0); // E
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Utility Sources, utils_1]", 1); // E
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Utility Sources, utils_1]", 1); // E
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Utility Sources, utils_1, Design Checkpoint]", 2); // E
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Utility Sources, utils_1, Design Checkpoint]", 2); // E
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Utility Sources, utils_1, Design Checkpoint, ZYNQ_CORE_wrapper.dcp]", 3, false, false, false, false, true, false); // E - Popup Trigger
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // al
selectMenuItem(PAResourceQtoS.SrcMenu_REFRESH_HIERARCHY, "Refresh Hierarchy"); // ao
// Elapsed Time for: 'L.f': 01h:39m:04s
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "LED.v", 1); // o
// Elapsed Time for: 'L.f': 01h:39m:08s
selectButton(PAResourceItoN.MainToolbarMgr_RUN, (String) null); // ac
selectMenuItem(PAResourceCommand.PACommandNames_RUN_SYNTHESIS, "Run Synthesis"); // ao
// Run Command: PAResourceCommand.PACommandNames_RUN_SYNTHESIS
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
dismissDialog("Launch Runs"); // f
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_NEW
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_ADD
// Tcl Message: launch_runs synth_1 -jobs 20 
// Tcl Message: Wrote  : <d:\Programs\Workspace\SmartZYNQ_SP2\PS_TIMER\prj\xilinx\template.srcs\sources_1\bd\ZYNQ_CORE\ZYNQ_CORE.bd>  Verilog Output written to : d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v Verilog Output written to : d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v Verilog Output written to : d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/hdl/ZYNQ_CORE_wrapper.v 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block LED_0 . 
// Tcl Message: Exporting to file d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/hw_handoff/ZYNQ_CORE.hwh Generated Hardware Definition File d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.hwdef 
// Tcl Message: INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ZYNQ_CORE_LED_0_0 
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: [Mon Jan 13 21:21:30 2025] Launched ZYNQ_CORE_LED_0_0_synth_1... Run output will be captured here: d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.runs/ZYNQ_CORE_LED_0_0_synth_1/runme.log [Mon Jan 13 21:21:30 2025] Launched synth_1... Run output will be captured here: d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.runs/synth_1/runme.log 
dismissDialog("Starting Design Runs"); // bq
// TclEventType: RUN_STATUS_CHANGE
// Elapsed Time for: 'L.f': 01h:39m:16s
// TclEventType: RUN_STATUS_CHANGE
// Elapsed Time for: 'L.f': 01h:39m:20s
// Elapsed time: 22 seconds
selectButton(PAResourceAtoD.AbstractFileView_RELOAD, "Reload"); // g
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 01h:39m:44s
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// Elapsed Time for: 'L.f': 01h:39m:46s
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// Elapsed time: 53 seconds
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
// Run Command: PAResourceCommand.PACommandNames_RUN_IMPLEMENTATION
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
dismissDialog("Launch Runs"); // f
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs impl_1 -jobs 20 
// Tcl Message: [Mon Jan 13 21:22:48 2025] Launched impl_1... Run output will be captured here: d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.runs/impl_1/runme.log 
dismissDialog("Starting Design Runs"); // bq
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_FAILED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// Elapsed time: 40 seconds
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
// Run Command: PAResourceCommand.PACommandNames_MESSAGE_WINDOW
dismissDialog("Implementation Failed"); // Q.a
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Opt Design, DRC, Netlist, Net, [DRC MDRV-1] Multiple Driver Nets: Net ZYNQ_CORE_i/LED_0/inst/UNCONN_OUT has multiple drivers: ZYNQ_CORE_i/LED_0/inst/led_state_reg[1]__0/Q, and ZYNQ_CORE_i/LED_0/inst/led_state_reg[1]/Q.. ]", 10, true); // u.d - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, ZYNQ_CORE, ZYNQ_CORE_LED_0_0_synth_1, [Synth 8-6859] multi-driven net on pin led[1] with 1st driver pin 'inst/led_state_reg[1]/Q' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/new/LED.v:97]. ]", 4, true); // u.d - Node
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;d:\Programs\Workspace\SmartZYNQ_SP2\PS_TIMER\prj\xilinx\template.srcs\sources_1\new\LED.v;-;;-;16;-;line;-;97;-;;-;16;-;"); // u.d
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, ZYNQ_CORE, ZYNQ_CORE_LED_0_0_synth_1, [Synth 8-6859] multi-driven net on pin led[1] with 1st driver pin 'inst/led_state_reg[1]/Q' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/new/LED.v:97]. ]", 4, true); // u.d - Node
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;d:\Programs\Workspace\SmartZYNQ_SP2\PS_TIMER\prj\xilinx\template.srcs\sources_1\new\LED.v;-;;-;16;-;line;-;97;-;;-;16;-;"); // u.d
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, ZYNQ_CORE, ZYNQ_CORE_LED_0_0_synth_1, [Synth 8-6859] multi-driven net on pin led[1] with 1st driver pin 'inst/led_state_reg[1]/Q' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/new/LED.v:97]. ]", 4, true); // u.d - Node
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;d:\Programs\Workspace\SmartZYNQ_SP2\PS_TIMER\prj\xilinx\template.srcs\sources_1\new\LED.v;-;;-;16;-;line;-;97;-;;-;16;-;"); // u.d
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, ZYNQ_CORE, ZYNQ_CORE_LED_0_0_synth_1, [Synth 8-6859] multi-driven net on pin led[1] with 1st driver pin 'inst/led_state_reg[1]/Q' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/new/LED.v:97]. ]", 4, true); // u.d - Node
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;d:\Programs\Workspace\SmartZYNQ_SP2\PS_TIMER\prj\xilinx\template.srcs\sources_1\new\LED.v;-;;-;16;-;line;-;97;-;;-;16;-;"); // u.d
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, ZYNQ_CORE, ZYNQ_CORE_LED_0_0_synth_1, [Synth 8-6859] multi-driven net on pin led[1] with 1st driver pin 'inst/led_state_reg[1]/Q' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/new/LED.v:97]. ]", 4, true, false, false, false, false, true); // u.d - Double Click - Node
collapseTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, ZYNQ_CORE, ZYNQ_CORE_LED_0_0_synth_1, [Synth 8-6859] multi-driven net on pin led[1] with 1st driver pin 'inst/led_state_reg[1]/Q' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/new/LED.v:97]. ]", 4); // u.d
expandTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, ZYNQ_CORE, ZYNQ_CORE_LED_0_0_synth_1, [Synth 8-6859] multi-driven net on pin led[1] with 1st driver pin 'inst/led_state_reg[1]/Q' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/new/LED.v:97]. ]", 4); // u.d
collapseTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, ZYNQ_CORE, ZYNQ_CORE_LED_0_0_synth_1, [Synth 8-6859] multi-driven net on pin led[1] with 1st driver pin 'inst/led_state_reg[1]/Q' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/new/LED.v:97]. ]", 4); // u.d
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Opt Design, DRC, Netlist, Net, [DRC MDRV-1] Multiple Driver Nets: Net ZYNQ_CORE_i/LED_0/inst/UNCONN_OUT has multiple drivers: ZYNQ_CORE_i/LED_0/inst/led_state_reg[1]__0/Q, and ZYNQ_CORE_i/LED_0/inst/led_state_reg[1]/Q.. ]", 10, true); // u.d - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Opt Design, DRC, Netlist, Net, [DRC MDRV-1] Multiple Driver Nets: Net ZYNQ_CORE_i/LED_0/inst/UNCONN_OUT has multiple drivers: ZYNQ_CORE_i/LED_0/inst/led_state_reg[1]__0/Q, and ZYNQ_CORE_i/LED_0/inst/led_state_reg[1]/Q.. ]", 10, true); // u.d - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Opt Design, DRC, Netlist, Net, [DRC MDRV-1] Multiple Driver Nets: Net ZYNQ_CORE_i/LED_0/inst/UNCONN_OUT has multiple drivers: ZYNQ_CORE_i/LED_0/inst/led_state_reg[1]__0/Q, and ZYNQ_CORE_i/LED_0/inst/led_state_reg[1]/Q.. ]", 10, true, false, false, false, false, true); // u.d - Double Click - Node
// TclEventType: IP_LOCK_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 01h:41m:53s
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 01h:41m:57s
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 01h:41m:59s
// Elapsed Time for: 'L.f': 01h:42m:01s
// Elapsed Time for: 'L.f': 01h:42m:03s
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 01h:46m:16s
// Elapsed Time for: 'L.f': 01h:46m:20s
// Elapsed time: 345 seconds
selectButton(PAResourceOtoP.PlanAheadTab_REFRESH_CHANGED_MODULES, "Refresh Changed Modules"); // g
// TclEventType: IP_LOCK_CHANGE
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: BDCELL_LOCK_CHANGE
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: BDCELL_LOCK_CHANGE
// TclEventType: RSB_OPEN_DIAGRAM
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// TclEventType: RUN_DELETE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_DELETE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: FILESET_UPDATE_IP
// TclEventType: IP_UPGRADE_COMPLETE
// Tcl Message: update_module_reference ZYNQ_CORE_LED_0_0 
// Tcl Message: INFO: [IP_Flow 19-5107] Inferred bus interface 'rstn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository). INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository). INFO: [IP_Flow 19-4728] Bus Interface 'rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'. INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rstn'. 
// Tcl Message: INFO: [IP_Flow 19-5107] Inferred bus interface 'rstn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository). INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository). INFO: [IP_Flow 19-4728] Bus Interface 'rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'. INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rstn'. 
// Tcl Message: Upgrading 'd:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd' 
// Tcl Message: INFO: [IP_Flow 19-3420] Updated ZYNQ_CORE_LED_0_0 to use current project options 
// Tcl Message: Wrote  : <d:\Programs\Workspace\SmartZYNQ_SP2\PS_TIMER\prj\xilinx\template.srcs\sources_1\bd\ZYNQ_CORE\ZYNQ_CORE.bd>  
selectButton(PAResourceOtoP.PlanAheadTab_REFRESH_IP_CATALOG, "Refresh IP Catalog"); // g
// Elapsed Time for: 'L.f': 01h:47m:22s
// TclEventType: DG_GRAPH_STALE
// Elapsed Time for: 'L.f': 01h:47m:24s
// Elapsed Time for: 'L.f': 01h:47m:26s
// Elapsed time: 19 seconds
selectButton(PAResourceItoN.MainToolbarMgr_RUN, (String) null); // ac
selectMenuItem(PAResourceCommand.PACommandNames_RUN_SYNTHESIS, "Run Synthesis"); // ao
// Run Command: PAResourceCommand.PACommandNames_RUN_SYNTHESIS
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_RESET
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_1 
// Tcl Message: INFO: [Project 1-1161] Replacing file d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/utils_1/imports/synth_1/ZYNQ_CORE_wrapper.dcp with file d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.runs/synth_1/ZYNQ_CORE_wrapper.dcp 
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
// TclEventType: FILE_SET_CHANGE
dismissDialog("Launch Runs"); // f
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_NEW
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_ADD
// Tcl Message: launch_runs synth_1 -jobs 20 
// Tcl Message: Wrote  : <d:\Programs\Workspace\SmartZYNQ_SP2\PS_TIMER\prj\xilinx\template.srcs\sources_1\bd\ZYNQ_CORE\ZYNQ_CORE.bd>  Verilog Output written to : d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v Verilog Output written to : d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v Verilog Output written to : d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/hdl/ZYNQ_CORE_wrapper.v 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block LED_0 . 
// Tcl Message: Exporting to file d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/hw_handoff/ZYNQ_CORE.hwh Generated Hardware Definition File d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.hwdef 
// Tcl Message: INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ZYNQ_CORE_LED_0_0 
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: [Mon Jan 13 21:30:01 2025] Launched ZYNQ_CORE_LED_0_0_synth_1... Run output will be captured here: d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.runs/ZYNQ_CORE_LED_0_0_synth_1/runme.log [Mon Jan 13 21:30:01 2025] Launched synth_1... Run output will be captured here: d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.runs/synth_1/runme.log 
// 'i' command handler elapsed time: 5 seconds
dismissDialog("Starting Design Runs"); // bq
// Elapsed Time for: 'L.f': 01h:47m:48s
// TclEventType: RUN_STATUS_CHANGE
// Elapsed Time for: 'L.f': 01h:47m:52s
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, ZYNQ_CORE_wrapper (ZYNQ_CORE_wrapper.v)]", 1); // E
selectButton(PAResourceQtoS.SyntheticaStateMonitor_CANCEL, "Cancel"); // g
selectButton("OptionPane.button", "Cancel Process"); // JButton
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_1 
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// Tcl Message: reset_run ZYNQ_CORE_LED_0_0_synth_1 
// TclEventType: RUN_FAILED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
dismissDialog("Resetting Runs"); // bq
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, ZYNQ_CORE_wrapper (ZYNQ_CORE_wrapper.v)]", 1, true); // E - Node
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, ZYNQ_CORE_wrapper (ZYNQ_CORE_wrapper.v)]", 1); // E
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, ZYNQ_CORE_wrapper (ZYNQ_CORE_wrapper.v), ZYNQ_CORE_i : ZYNQ_CORE (ZYNQ_CORE.bd)]", 2, true); // E - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, ZYNQ_CORE_wrapper (ZYNQ_CORE_wrapper.v), ZYNQ_CORE_i : ZYNQ_CORE (ZYNQ_CORE.bd)]", 2, true, false, false, false, true, false); // E - Popup Trigger - Node
selectMenu(PAResourceCommand.PACommandNames_OPEN_FILE_WITH, "Open With"); // al
selectMenuItem(PAResourceCommand.PACommandNames_CREATE_TOP_HDL, "Create HDL Wrapper..."); // ao
// Run Command: PAResourceCommand.PACommandNames_CREATE_TOP_HDL
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
dismissDialog("Create HDL Wrapper"); // a
// Tcl Message: make_wrapper -files [get_files d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd] -top 
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, ZYNQ_CORE_wrapper (ZYNQ_CORE_wrapper.v)]", 1); // E
selectButton(PAResourceItoN.MainToolbarMgr_RUN, (String) null); // ac
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, LED (LED.v)]", 2, false); // E
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, LED (LED.v)]", 2, false, false, false, false, false, true); // E - Double Click
selectButton(PAResourceAtoD.AbstractFileView_RELOAD, "Reload"); // g
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // F
selectButton(PAResourceItoN.MainToolbarMgr_RUN, (String) null); // ac
selectMenuItem(PAResourceCommand.PACommandNames_RUN_SYNTHESIS, "Run Synthesis"); // ao
// Run Command: PAResourceCommand.PACommandNames_RUN_SYNTHESIS
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
dismissDialog("Launch Runs"); // f
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs synth_1 -jobs 20 
// Tcl Message: INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ZYNQ_CORE_LED_0_0 
// Tcl Message: [Mon Jan 13 21:30:39 2025] Launched ZYNQ_CORE_LED_0_0_synth_1... Run output will be captured here: d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.runs/ZYNQ_CORE_LED_0_0_synth_1/runme.log [Mon Jan 13 21:30:39 2025] Launched synth_1... Run output will be captured here: d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.runs/synth_1/runme.log 
dismissDialog("Starting Design Runs"); // bq
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 01h:49m:02s
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// Elapsed Time for: 'L.f': 01h:49m:06s
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// Elapsed time: 160 seconds
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
// Run Command: PAResourceCommand.PACommandNames_RUN_IMPLEMENTATION
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
dismissDialog("Launch Runs"); // f
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs impl_1 -jobs 20 
// Tcl Message: [Mon Jan 13 21:33:20 2025] Launched impl_1... Run output will be captured here: d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.runs/impl_1/runme.log 
dismissDialog("Starting Design Runs"); // bq
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// Elapsed time: 115 seconds
selectTreeTable(PAResourceEtoH.ExpRunTreePanel_EXP_RUN_TREE_TABLE, "ZYNQ_CORE ;  ; Submodule Runs Complete ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ; Mon Jan 13 19:59:03 CST 2025 ; 01:32:13 ;  ;  ;  ; ", 3, "Submodule Runs Complete", 2, true); // ao - Node
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
selectRadioButton(PAResourceCommand.PACommandNames_RUN_BITGEN, "Generate Bitstream"); // a
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
// Run Command: PAResourceCommand.PACommandNames_RUN_BITGEN
// [GUI Memory]: 328 MB (+1881kb) [01:53:16]
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
dismissDialog("Launch Runs"); // cw
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs impl_1 -to_step write_bitstream -jobs 20 
// Tcl Message: [Mon Jan 13 21:35:20 2025] Launched impl_1... Run output will be captured here: d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.runs/impl_1/runme.log 
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_FAILED
// TclEventType: RUN_STATUS_CHANGE
// Elapsed time: 69 seconds
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
// Run Command: PAResourceCommand.PACommandNames_LOG_WINDOW
dismissDialog("Bitstream Generation Failed"); // Q.a
// Elapsed time: 10 seconds
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, (String) null, 4, false); // u.d
// Elapsed time: 10 seconds
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, (String) null, 4, false); // u.d
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "port;-;GPIO_0_0_tri_i[0];-;;-;10;-;"); // u.d
selectButton("OptionPane.button", "Yes"); // JButton
// Tcl Message: open_run impl_1 
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: POWER_CNS_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_NEW
// HMemoryUtils.trashcanNow. Engine heap size: 3,585 MB. GUI used memory: 210 MB. Current time: 1/13/25, 9:36:59 PM CST
// TclEventType: DESIGN_NEW
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// DeviceView Instantiated
// TclEventType: CURR_DESIGN_SET
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 4291.656 ; gain = 0.000 
// Tcl Message: INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds INFO: [Project 1-479] Netlist was created with Vivado 2023.1 INFO: [Project 1-570] Preparing netlist for logic optimization INFO: [Timing 38-478] Restoring timing data from binary archive. INFO: [Timing 38-479] Binary timing data restore complete. INFO: [Project 1-856] Restoring constraints from binary archive. INFO: [Project 1-853] Binary constraint restore complete. 
// Tcl Message: Reading XDEF placement. Reading placer database... Reading XDEF routing. 
// Tcl Message: Read XDEF Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.111 . Memory (MB): peak = 4628.738 ; gain = 0.000 
// Tcl Message: Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB | 
// Tcl Message: Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.111 . Memory (MB): peak = 4628.738 ; gain = 0.000 Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4628.738 ; gain = 0.000 
// Tcl Message: INFO: [Project 1-111] Unisim Transformation Summary: No Unisim elements were transformed.  
// RouteApi: Init Delay Mediator Swing Worker Finished
// Device view-level: 0.0
// TclEventType: DRC_ADDED
// Tcl Message: open_run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 4689.379 ; gain = 397.723 
// TclEventType: DRC_ADDED
// TclEventType: METHODOLOGY_ADDED
// TclEventType: POWER_UPDATED
// TclEventType: TIMING_SUMMARY_UPDATED
dismissDialog("Open Implemented Design"); // bq
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, (String) null, 4, false); // u.d
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "port;-;GPIO_0_0_tri_i[0];-;;-;10;-;"); // u.d
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, (String) null, 4, false); // u.d
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "port;-;GPIO_0_0_tri_i[0];-;;-;10;-;"); // u.d
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, (String) null, 4, false, false, false, false, false, true); // u.d - Double Click
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, (String) null, 4, false); // u.d
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "port;-;GPIO_0_0_tri_i[0];-;;-;10;-;"); // u.d
// HMemoryUtils.trashcanNow. Engine heap size: 3,585 MB. GUI used memory: 236 MB. Current time: 1/13/25, 9:37:06 PM CST
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, (String) null, 4, false, false, false, false, false, true); // u.d - Double Click
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, (String) null, 4, false); // u.d
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, (String) null, 4, false); // u.d
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, (String) null, 4, false); // u.d
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, (String) null, 4, false); // u.d
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "port;-;GPIO_0_0_tri_t;-;;-;10;-;"); // u.d
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, (String) null, 4, false, false, false, false, false, true); // u.d - Double Click
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, (String) null, 4, false); // u.d
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, (String) null, 4, false); // u.d
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "port;-;GPIO_0_0_tri_t;-;;-;10;-;"); // u.d
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, (String) null, 4, false, false, false, false, false, true); // u.d - Double Click
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, (String) null, 4, false); // u.d
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "port;-;GPIO_0_0_tri_i[0];-;;-;10;-;"); // u.d
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, (String) null, 4, false, false, false, false, false, true); // u.d - Double Click
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Implementation, Open Implemented Design, Schematic]", 35, false); // f
// Run Command: PAResourceCommand.PACommandNames_SCHEMATIC
// Run Command: PAResourceCommand.PACommandNames_SCHEMATIC
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Implementation, Open Implemented Design, Schematic]", 35, false, false, false, false, false, true); // f - Double Click
closeView(PAResourceOtoP.PAViews_SCHEMATIC, "Schematic"); // j
closeView(PAResourceOtoP.PAViews_DEVICE, "Device"); // G
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Implementation, Open Implemented Design, Schematic]", 35, false); // f
// Run Command: PAResourceCommand.PACommandNames_SCHEMATIC
selectButton(PAResourceItoN.NetlistSchematicView_SHOW_IO_PORTS_IN_THIS_SCHEMATIC, "140 I/O Ports"); // g
// Elapsed time: 22 seconds
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "GPIO_0_0_tri_t[1] ; OUT ; GPIO_0_0_28486 ;  ; AB15 ; false ; 33 ; default (LVCMOS18) ; 1.8 ;  ; 12 ;  ; NONE ; FP_VTT_50 ;  ; N/A", 136, "GPIO_0_0_tri_t[1]", 0, false, false, false, true, false); // f.a - Popup Trigger
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "GPIO_0_0_tri_t[3] ; OUT ; GPIO_0_0_28486 ;  ; AA13 ; false ; 33 ; default (LVCMOS18) ; 1.8 ;  ; 12 ;  ; NONE ; FP_VTT_50 ;  ; N/A", 134, "GPIO_0_0_tri_t[3]", 0); // f.a
// Elapsed time: 22 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, IP Integrator, Open Block Design]", 7, false); // f
// Run Command: PAResourceCommand.PACommandNames_OPEN_BLOCK_DESIGN
// TclEventType: RSB_OPEN_DIAGRAM
closeView(PAResourceOtoP.PAViews_PROJECT_SUMMARY, "Project Summary"); // t
// Tcl Message: open_bd_design {d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd} 
dismissDialog("Open Block Design"); // bq
// Elapsed time: 15 seconds
selectView(PAResourceOtoP.PAViews_SYSTEM, "System", 780, 444, 1503, 781, false, false, false, true, false); // fQ - Popup Trigger
// Run Command: RDIResourceCommand.RDICommands_DELETE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// Tcl Message: delete_bd_objs [get_bd_intf_nets processing_system7_0_GPIO_0] [get_bd_intf_ports GPIO_0_0] 
// Elapsed Time for: 'L.f': 01h:56m:32s
// Elapsed time: 12 seconds
selectView(PAResourceOtoP.PAViews_SYSTEM, "System", 500, 361, 1503, 781, false, false, false, true, false); // fQ - Popup Trigger
selectMenu(PAResourceQtoS.SelectMenu_HIGHLIGHT, "Highlight"); // al
selectMenu(PAResourceQtoS.SystemBuilderView_PINNING, "Pinning"); // al
selectMenu(PAResourceQtoS.SystemBuilderView_PINNING, "Pinning"); // al
// Elapsed Time for: 'L.f': 01h:56m:50s
// Run Command: RDIResourceCommand.RDICommands_UNDO
// Elapsed time: 11 seconds
typeControlKey(null, null, 'z');
// TclEventType: RSB_SCRIPT_TASK
// Tcl Message: undo 
// Tcl Message: INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_intf_nets processing_system7_0_GPIO_0] [get_bd_intf_ports GPIO_0_0]' 
// Elapsed time: 16 seconds
selectView(PAResourceOtoP.PAViews_SYSTEM, "System", 649, 493, 1503, 781, false, false, false, true, false); // fQ - Popup Trigger
selectMenu(PAResourceQtoS.SystemBuilderView_PINNING, "Pinning"); // al
selectMenu(PAResourceQtoS.SystemBuilderView_PINNING, "Pinning"); // al
// Run Command: RDIResourceCommand.RDICommands_DELETE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// Tcl Message: delete_bd_objs [get_bd_intf_nets processing_system7_0_GPIO_0] [get_bd_intf_ports GPIO_0_0] 
// Elapsed time: 18 seconds
selectView(PAResourceOtoP.PAViews_SYSTEM, "System", 249, 402, 1503, 781, false, false, false, true, false); // fQ - Popup Trigger
selectMenu(PAResourceQtoS.SelectMenu_HIGHLIGHT, "Highlight"); // al
selectMenu(PAResourceQtoS.SystemBuilderView_PINNING, "Pinning"); // al
selectMenuItem(PAResourceCommand.PACommandNames_AUTO_CONNECT_PORTS, "Make External"); // ao
// Run Command: PAResourceCommand.PACommandNames_AUTO_CONNECT_PORTS
// TclEventType: RSB_SCRIPT_TASK
// Tcl Message: startgroup 
// Tcl Message: make_bd_pins_external  [get_bd_pins processing_system7_0/GPIO_I] 
// Tcl Message: endgroup 
selectButton(PAResourceCommand.PACommandNames_REGENERATE_LAYOUT, "System_regenerate_rsb_layout"); // B
// Run Command: PAResourceCommand.PACommandNames_REGENERATE_LAYOUT
// Tcl Command: 'regenerate_bd_layout'
// TclEventType: RSB_LAYOUT_STATE
// TclEventType: RSB_REGENERATE_LAYOUT
// Tcl Message: regenerate_bd_layout 
selectButton(PAResourceCommand.PACommandNames_REGENERATE_LAYOUT, "System_regenerate_rsb_layout"); // B
// Run Command: PAResourceCommand.PACommandNames_REGENERATE_LAYOUT
// Tcl Command: 'regenerate_bd_layout'
// TclEventType: RSB_LAYOUT_STATE
// TclEventType: RSB_REGENERATE_LAYOUT
// Tcl Message: regenerate_bd_layout 
// Run Command: PAResourceCommand.PACommandNames_SAVE_RSB_DESIGN
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// Tcl Message: save_bd_design 
// Tcl Message: Wrote  : <d:\Programs\Workspace\SmartZYNQ_SP2\PS_TIMER\prj\xilinx\template.srcs\sources_1\bd\ZYNQ_CORE\ZYNQ_CORE.bd>  Wrote  : <d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/bd/ZYNQ_CORE/ui/bd_ea28465c.ui>  
// Elapsed Time for: 'L.f': 01h:57m:50s
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, ZYNQ_CORE_wrapper (ZYNQ_CORE_wrapper.v)]", 1); // E
// Elapsed Time for: 'L.f': 01h:57m:52s
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, ZYNQ_CORE_wrapper (ZYNQ_CORE_wrapper.v), ZYNQ_CORE_i : ZYNQ_CORE (ZYNQ_CORE.bd), ZYNQ_CORE (ZYNQ_CORE.v)]", 3, true); // E - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, ZYNQ_CORE_wrapper (ZYNQ_CORE_wrapper.v), ZYNQ_CORE_i : ZYNQ_CORE (ZYNQ_CORE.bd), ZYNQ_CORE (ZYNQ_CORE.v)]", 3, true, false, false, false, true, false); // E - Popup Trigger - Node
selectMenu(PAResourceCommand.PACommandNames_OPEN_FILE_WITH, "Open With"); // al
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // al
selectMenu(PAResourceCommand.PACommandNames_OPEN_FILE_WITH, "Open With"); // al
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, ZYNQ_CORE_wrapper (ZYNQ_CORE_wrapper.v), ZYNQ_CORE_i : ZYNQ_CORE (ZYNQ_CORE.bd)]", 2, true); // E - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, ZYNQ_CORE_wrapper (ZYNQ_CORE_wrapper.v), ZYNQ_CORE_i : ZYNQ_CORE (ZYNQ_CORE.bd)]", 2, true, false, false, false, true, false); // E - Popup Trigger - Node
selectMenu(PAResourceCommand.PACommandNames_OPEN_FILE_WITH, "Open With"); // al
selectMenuItem(PAResourceCommand.PACommandNames_CREATE_TOP_HDL, "Create HDL Wrapper..."); // ao
// Run Command: PAResourceCommand.PACommandNames_CREATE_TOP_HDL
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
dismissDialog("Create HDL Wrapper"); // a
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: RSB_SCRIPT_TASK
// Tcl Message: make_wrapper -files [get_files d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd] -top 
// Tcl Message: Wrote  : <d:\Programs\Workspace\SmartZYNQ_SP2\PS_TIMER\prj\xilinx\template.srcs\sources_1\bd\ZYNQ_CORE\ZYNQ_CORE.bd>  Verilog Output written to : d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v Verilog Output written to : d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v Verilog Output written to : d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/hdl/ZYNQ_CORE_wrapper.v 
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 01h:57m:58s
// Elapsed Time for: 'L.f': 01h:58m:00s
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design, Schematic]", 16, false); // f
// TclEventType: CURR_DESIGN_SET
// Run Command: PAResourceCommand.PACommandNames_SCHEMATIC
// Tcl Message: current_design rtl_1 
// Elapsed time: 11 seconds
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "GPIO_0_0_tri_i[1] ; IN ; GPIO_0_0_28486 ;  ;  ;  ;  ; default (LVCMOS18) ; 1.8 ;  ;  ;  ; NONE ; NONE ;  ; N/A", 132, "default (LVCMOS18)", 7); // f.a
// TclEventType: SIGNAL_MODIFY
// Tcl Message: set_property IOSTANDARD LVCMOS33 [get_ports [list {GPIO_0_0_tri_i[1]}]] 
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "GPIO_0_0_tri_i[0] ; IN ; GPIO_0_0_28486 ;  ;  ;  ;  ; default (LVCMOS18) ; 1.8 ;  ;  ;  ; NONE ; NONE ;  ; N/A", 133, "default (LVCMOS18)", 7); // f.a
// TclEventType: SIGNAL_MODIFY
// Tcl Message: set_property IOSTANDARD LVCMOS33 [get_ports [list {GPIO_0_0_tri_i[0]}]] 
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "GPIO_0_0_tri_t[3] ; OUT ; GPIO_0_0_28486 ;  ;  ;  ;  ; default (LVCMOS18) ; 1.8 ;  ; 12 ;  ; NONE ; FP_VTT_50 ;  ; N/A", 134, "default (LVCMOS18)", 7); // f.a
// TclEventType: SIGNAL_MODIFY
// Tcl Message: set_property IOSTANDARD LVCMOS33 [get_ports [list {GPIO_0_0_tri_t[3]}]] 
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "FIXED_IO_mio[0] ; INOUT ; FIXED_IO_28486 ;  ; G6 ; true ; 500 ; default (LVCMOS18) ; 1.8 ;  ; 12 ; NONE ; NONE ; FP_VTT_50 ;  ; N/A", 129, "default (LVCMOS18)", 7); // f.a
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "GPIO_0_0_tri_t[2] ; OUT ; GPIO_0_0_28486 ;  ;  ;  ;  ; default (LVCMOS18) ; 1.8 ;  ; 12 ;  ; NONE ; FP_VTT_50 ;  ; N/A", 135, "default (LVCMOS18)", 7); // f.a
// TclEventType: SIGNAL_MODIFY
// Tcl Message: set_property IOSTANDARD LVCMOS33 [get_ports [list {GPIO_0_0_tri_t[2]}]] 
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "GPIO_0_0_tri_t[1] ; OUT ; GPIO_0_0_28486 ;  ;  ;  ;  ; default (LVCMOS18) ; 1.8 ;  ; 12 ;  ; NONE ; FP_VTT_50 ;  ; N/A", 136, "default (LVCMOS18)", 7); // f.a
// TclEventType: SIGNAL_MODIFY
// Tcl Message: set_property IOSTANDARD LVCMOS33 [get_ports [list {GPIO_0_0_tri_t[1]}]] 
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "GPIO_0_0_tri_t[0] ; OUT ; GPIO_0_0_28486 ;  ;  ;  ;  ; default (LVCMOS18) ; 1.8 ;  ; 12 ;  ; NONE ; FP_VTT_50 ;  ; N/A", 137, "default (LVCMOS18)", 7); // f.a
// TclEventType: SIGNAL_MODIFY
// Tcl Message: set_property IOSTANDARD LVCMOS33 [get_ports [list {GPIO_0_0_tri_t[0]}]] 
// Elapsed time: 139 seconds
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "FIXED_IO_mio[26] ; INOUT ; FIXED_IO_28486 ;  ; A13 ; true ; 501 ; default (LVCMOS18) ; 1.8 ;  ; 12 ; NONE ; NONE ; FP_VTT_50 ;  ; N/A", 103, "default (LVCMOS18)", 7); // f.a
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "FIXED_IO_mio[26] ; INOUT ; FIXED_IO_28486 ;  ; A13 ; true ; 501 ; default (LVCMOS18) ; 1.8 ;  ; 12 ; NONE ; NONE ; FP_VTT_50 ;  ; N/A", 103, "default (LVCMOS18)", 7, false, false, false, false, true); // f.a - Double Click
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // g
// HOptionPane Warning: 'There are unsaved changes in 'Elaborated Design - rtl_1' that would be lost. OK to reload? (Reload Design)'
selectButton("OptionPane.button", "OK"); // JButton
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: Verilog Output written to : d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v Verilog Output written to : d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v Verilog Output written to : d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/hdl/ZYNQ_CORE_wrapper.v Exporting to file d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/hw_handoff/ZYNQ_CORE.hwh Generated Hardware Definition File d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.hwdef 
// Tcl Message: generate_target all [get_files d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd] 
// Tcl Message: INFO: [BD 41-1662] The design 'ZYNQ_CORE.bd' is already validated. Therefore parameter propagation will not be re-run. 
// Tcl Message: create_ip_run [get_files -of_objects [get_fileset sources_1] d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd] 
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: refresh_design 
// TclEventType: ELABORATE_START
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 4835.434 ; gain = 73.863 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: ELABORATE_FINISH
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 3,585 MB. GUI used memory: 232 MB. Current time: 1/13/25, 9:43:14 PM CST
// Engine heap size: 3,585 MB. GUI used memory: 233 MB. Current time: 1/13/25, 9:43:14 PM CST
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'ZYNQ_CORE_rst_ps7_0_50M_0' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/.Xil/Vivado-24768-LAPTOP-DUUNQKAE/realtime/ZYNQ_CORE_rst_ps7_0_50M_0_stub.v:6] INFO: [Synth 8-6155] done synthesizing module 'ZYNQ_CORE_rst_ps7_0_50M_0' (0#1) [d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/.Xil/Vivado-24768-LAPTOP-DUUNQKAE/realtime/ZYNQ_CORE_rst_ps7_0_50M_0_stub.v:6] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 4918.641 ; gain = 157.070 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 4936.555 ; gain = 174.984 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 4936.555 ; gain = 174.984 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Project 1-454] Reading design checkpoint 'd:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_LED_0_0/ZYNQ_CORE_LED_0_0.dcp' for cell 'ZYNQ_CORE_i/LED_0' INFO: [Project 1-454] Reading design checkpoint 'd:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_processing_system7_0_0/ZYNQ_CORE_processing_system7_0_0.dcp' for cell 'ZYNQ_CORE_i/processing_system7_0' INFO: [Project 1-454] Reading design checkpoint 'd:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_rst_ps7_0_50M_0/ZYNQ_CORE_rst_ps7_0_50M_0.dcp' for cell 'ZYNQ_CORE_i/rst_ps7_0_50M' 
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 4966.137 ; gain = 0.000 
// Tcl Message: INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds INFO: [Project 1-479] Netlist was created with Vivado 2023.1 
// TclEventType: READ_XDC_FILE_START
// TclEventType: POWER_CNS_STALE
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// Tcl Message: INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Parsing XDC File [d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_processing_system7_0_0/ZYNQ_CORE_processing_system7_0_0.xdc] for cell 'ZYNQ_CORE_i/processing_system7_0/inst' 
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: READ_XDC_FILE_END
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 3,585 MB. GUI used memory: 233 MB. Current time: 1/13/25, 9:43:15 PM CST
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// Tcl Message: Finished Parsing XDC File [d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_processing_system7_0_0/ZYNQ_CORE_processing_system7_0_0.xdc] for cell 'ZYNQ_CORE_i/processing_system7_0/inst' 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_processing_system7_0_0/ZYNQ_CORE_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ZYNQ_CORE_wrapper_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/ZYNQ_CORE_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. 
// Tcl Message: Finished Parsing XDC File [d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/constrs_1/new/PL_PS_SOLI.xdc] 
// Tcl Message: Completed Processing XDC Constraints  
// Tcl Message: refresh_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 4966.137 ; gain = 204.566 
dismissDialog("Reloading"); // bq
// Elapsed Time for: 'L.f': 02h:01m:02s
selectButton(PAResourceItoN.NetlistSchematicView_SHOW_IO_PORTS_IN_THIS_SCHEMATIC, "136 I/O Ports"); // g
// Elapsed Time for: 'L.f': 02h:01m:06s
// Elapsed time: 25 seconds
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "GPIO_I_0[3] ; IN ; GPIO_0_36894 ;  ;  ;  ;  ; default (LVCMOS18) ; 1.8 ;  ;  ;  ; NONE ; NONE ;  ; N/A", 130, (String) null, 4); // f.a
// TclEventType: LOC_CONSTRAINT_ADD
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "GPIO_I_0[2] ; IN ; GPIO_0_36894 ;  ;  ;  ;  ; default (LVCMOS18) ; 1.8 ;  ;  ;  ; NONE ; NONE ;  ; N/A", 131, (String) null, 4); // f.a
// Tcl Message: place_ports {GPIO_I_0[3]} J20 
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, null, -1, null, -1); // f.a
// TclEventType: LOC_CONSTRAINT_ADD
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "GPIO_I_0[3] ; IN ; GPIO_0_36894 ;  ; J20 ; true ; 34 ; default (LVCMOS18) ; 1.8 ;  ;  ;  ; NONE ; NONE ;  ; N/A", 130, "default (LVCMOS18)", 7); // f.a
// Tcl Message: place_ports {GPIO_I_0[2]} K21 
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, null, -1, null, -1); // f.a
// TclEventType: SIGNAL_MODIFY
// Tcl Message: set_property IOSTANDARD LVCMOS33 [get_ports [list {GPIO_I_0[3]}]] 
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "GPIO_I_0[2] ; IN ; GPIO_0_36894 ;  ; K21 ; true ; 34 ; default (LVCMOS18) ; 1.8 ;  ;  ;  ; NONE ; NONE ;  ; N/A", 131, "default (LVCMOS18)", 7); // f.a
// TclEventType: SIGNAL_MODIFY
// Tcl Message: set_property IOSTANDARD LVCMOS33 [get_ports [list {GPIO_I_0[2]}]] 
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "GPIO_I_0[1] ; IN ; GPIO_0_36894 ;  ;  ;  ;  ; default (LVCMOS18) ; 1.8 ;  ;  ;  ; NONE ; NONE ;  ; N/A", 132, "default (LVCMOS18)", 7); // f.a
// TclEventType: SIGNAL_MODIFY
// Tcl Message: set_property IOSTANDARD LVCMOS33 [get_ports [list {GPIO_I_0[1]}]] 
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "GPIO_I_0[0] ; IN ; GPIO_0_36894 ;  ;  ;  ;  ; default (LVCMOS18) ; 1.8 ;  ;  ;  ; NONE ; NONE ;  ; N/A", 133, "default (LVCMOS18)", 7); // f.a
// TclEventType: SIGNAL_MODIFY
// Tcl Message: set_property IOSTANDARD LVCMOS33 [get_ports [list {GPIO_I_0[0]}]] 
// Run Command: PAResourceCommand.PACommandNames_SAVE_DESIGN
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DESIGN_SAVE
// Tcl Message: save_constraints 
// Elapsed time: 13 seconds
dismissDialog("Save Constraints"); // bq
// Elapsed time: 13 seconds
closeView(PAResourceOtoP.PAViews_SCHEMATIC, "Schematic"); // j
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, IP Integrator, Open Block Design]", 7, false); // f
// Run Command: PAResourceCommand.PACommandNames_OPEN_BLOCK_DESIGN
// TclEventType: RSB_OPEN_DIAGRAM
closeView(PAResourceOtoP.PAViews_PROJECT_SUMMARY, "Project Summary"); // t
// Tcl Message: open_bd_design {d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd} 
dismissDialog("Open Block Design"); // bq
selectButton(PAResourceCommand.PACommandNames_REGENERATE_LAYOUT, "System_regenerate_rsb_layout"); // B
// Run Command: PAResourceCommand.PACommandNames_REGENERATE_LAYOUT
// Tcl Command: 'regenerate_bd_layout'
// TclEventType: RSB_LAYOUT_STATE
// TclEventType: RSB_REGENERATE_LAYOUT
// Tcl Message: regenerate_bd_layout 
selectButton(PAResourceCommand.PACommandNames_REGENERATE_LAYOUT, "System_regenerate_rsb_layout"); // B
// Run Command: PAResourceCommand.PACommandNames_REGENERATE_LAYOUT
// Tcl Command: 'regenerate_bd_layout'
// TclEventType: RSB_LAYOUT_STATE
// TclEventType: RSB_REGENERATE_LAYOUT
// Tcl Message: regenerate_bd_layout 
// Run Command: PAResourceCommand.PACommandNames_CUSTOMIZE_RSB_BLOC
dismissDialog("Re-customize IP"); // m
// Run Command: PAResourceCommand.PACommandNames_CUSTOMIZE_RSB_BLOC
dismissDialog("Re-customize IP"); // m
selectButton(PAResourceItoN.MainToolbarMgr_RUN, (String) null); // ac
selectMenuItem(PAResourceCommand.PACommandNames_RUN_SYNTHESIS, "Run Synthesis"); // ao
// Run Command: PAResourceCommand.PACommandNames_RUN_SYNTHESIS
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_RESET
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_1 
// Tcl Message: INFO: [Project 1-1161] Replacing file d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/utils_1/imports/synth_1/ZYNQ_CORE_wrapper.dcp with file d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.runs/synth_1/ZYNQ_CORE_wrapper.dcp 
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
// TclEventType: FILE_SET_CHANGE
dismissDialog("Launch Runs"); // f
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs synth_1 -jobs 20 
// Tcl Message: [Mon Jan 13 21:45:02 2025] Launched synth_1... Run output will be captured here: d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.runs/synth_1/runme.log 
dismissDialog("Starting Design Runs"); // bq
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// Elapsed time: 101 seconds
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
// Run Command: PAResourceCommand.PACommandNames_RUN_IMPLEMENTATION
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
dismissDialog("Launch Runs"); // f
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: DESIGN_STALE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs impl_1 -jobs 20 
// Tcl Message: [Mon Jan 13 21:46:44 2025] Launched impl_1... Run output will be captured here: d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.runs/impl_1/runme.log 
dismissDialog("Starting Design Runs"); // bq
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: DESIGN_STALE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// Elapsed time: 117 seconds
selectRadioButton(PAResourceCommand.PACommandNames_RUN_BITGEN, "Generate Bitstream"); // a
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
// Run Command: PAResourceCommand.PACommandNames_RUN_BITGEN
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
dismissDialog("Launch Runs"); // cw
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs impl_1 -to_step write_bitstream -jobs 20 
// Tcl Message: [Mon Jan 13 21:48:43 2025] Launched impl_1... Run output will be captured here: d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.runs/impl_1/runme.log 
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_FAILED
// TclEventType: RUN_STATUS_CHANGE
// Elapsed time: 56 seconds
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
// Run Command: PAResourceCommand.PACommandNames_LOG_WINDOW
dismissDialog("Bitstream Generation Failed"); // Q.a
// Elapsed time: 15 seconds
selectCodeEditor(PAResourceItoN.LogMonitor_MONITOR, 30, 52); // B
selectCodeEditor(PAResourceItoN.LogMonitor_MONITOR, 787, 267); // B
// Elapsed time: 17 seconds
selectTab(PAResourceItoN.LogView_TABBED_PANE, (HResource) null, "Implementation", 1); // g
selectTreeTable(PAResourceEtoH.ExpRunTreePanel_EXP_RUN_TREE_TABLE, "impl_1 ; constrs_1 ; write_bitstream ERROR ; 14.574661254882812 ; 0.0 ; 0.12189804762601852 ; 0.0 ;  ; 0.0 ; 1.4137086868286133 ; 0 ; 2 Warn ;  ;  ; 75 ; 88 ; 0.0 ; 0 ; 0 ; Mon Jan 13 21:46:57 CST 2025 ; 00:01:45 ; Vivado Implementation Defaults (Vivado Implementation 2023) ; Vivado Implementation Default Reports (Vivado Implementation 2023) ; xc7z020clg484-1 ; Default settings for Implementation.", 1, "impl_1", 0, false); // ao
selectTreeTable(PAResourceEtoH.ExpRunTreePanel_EXP_RUN_TREE_TABLE, "impl_1 ; constrs_1 ; write_bitstream ERROR ; 14.574661254882812 ; 0.0 ; 0.12189804762601852 ; 0.0 ;  ; 0.0 ; 1.4137086868286133 ; 0 ; 2 Warn ;  ;  ; 75 ; 88 ; 0.0 ; 0 ; 0 ; Mon Jan 13 21:46:57 CST 2025 ; 00:01:45 ; Vivado Implementation Defaults (Vivado Implementation 2023) ; Vivado Implementation Default Reports (Vivado Implementation 2023) ; xc7z020clg484-1 ; Default settings for Implementation.", 1, "impl_1", 0, false); // ao
selectCodeEditor(PAResourceItoN.LogMonitor_MONITOR, 334, 180); // B
selectCodeEditor(PAResourceItoN.LogMonitor_MONITOR, 605, 236); // B
selectCodeEditor(PAResourceItoN.LogMonitor_MONITOR, 327, 186); // B
selectTab(RDIResource.PropertiesView_TABBED_PANE, (HResource) null, "Log", 3); // g
selectTab(RDIResource.PropertiesView_TABBED_PANE, (HResource) null, "General", 0); // g
selectCodeEditor(PAResourceItoN.LogMonitor_MONITOR, 55, 178); // B
selectCodeEditor(PAResourceItoN.LogMonitor_MONITOR, 288, 201); // B
selectCodeEditor(PAResourceItoN.LogMonitor_MONITOR, 205, 121); // B
selectCodeEditor(PAResourceItoN.LogMonitor_MONITOR, 613, 130); // B
selectCodeEditor(PAResourceItoN.LogMonitor_MONITOR, 3, 152); // B
selectCodeEditor(PAResourceItoN.LogMonitor_MONITOR, 635, 230); // B
selectCodeEditor(PAResourceItoN.LogMonitor_MONITOR, 636, 231); // B
selectCodeEditor(PAResourceItoN.LogMonitor_MONITOR, 101, 158); // B
selectCodeEditor(PAResourceItoN.LogMonitor_MONITOR, 636, 182); // B
typeControlKey(PAResourceItoN.LogMonitor_MONITOR, "Monitor", 'c'); // B
// Run Command: RDIResourceCommand.RDICommands_DELETE
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// Tcl Message: delete_bd_objs [get_bd_nets GPIO_I_0_1] 
// Elapsed Time for: 'L.f': 02h:09m:58s
// TclEventType: DG_GRAPH_STALE
// Run Command: RDIResourceCommand.RDICommands_DELETE
// TclEventType: RSB_REMOVE_OBJECT
// Tcl Message: delete_bd_objs [get_bd_ports GPIO_I_0] 
// Elapsed time: 77 seconds
selectView(PAResourceOtoP.PAViews_SYSTEM, "System", 251, 180, 1503, 781, false, false, false, true, false); // fQ - Popup Trigger
selectMenuItem(PAResourceQtoS.SystemBuilderMenu_ADD_IP, "Add IP..."); // ao
// Elapsed Time for: 'L.f': 02h:10m:02s
// Elapsed Time for: 'L.f': 02h:10m:04s
setText("PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE_SEARCH_FIELD", "slice"); // OverlayTextField
selectTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "Slice", 2, "Slice", 0, false); // z
expandTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "Slice", 2); // z
selectTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "Slice", 2, "Slice", 0, false, false, false, false, false, true); // z - Double Click
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_ADD_OBJECT
// Tcl Message: startgroup 
// Tcl Message: create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_2 
// Tcl Message: endgroup 
// Elapsed Time for: 'L.f': 02h:10m:06s
// Elapsed Time for: 'L.f': 02h:10m:08s
// Run Command: PAResourceCommand.PACommandNames_CUSTOMIZE_RSB_BLOC
setText("Din Width", "3"); // v
setText("Din Width", "4"); // v
setText("Din From", "3"); // v
setText("Din Down To", "2"); // v
// Elapsed time: 12 seconds
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
dismissDialog("Re-customize IP"); // m
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_PROPERTY_CHANGE
// Tcl Message: set_property -dict [list \   CONFIG.DIN_FROM {3} \   CONFIG.DIN_TO {2} \   CONFIG.DIN_WIDTH {4} \ ] [get_bd_cells xlslice_2] 
// TclEventType: RSB_CONNECTION_CHANGE
// Tcl Message: connect_bd_net [get_bd_pins xlslice_2/Din] [get_bd_pins processing_system7_0/GPIO_I] 
selectView(PAResourceOtoP.PAViews_SYSTEM, "System", 574, 186, 1503, 781, false, false, false, true, false); // fQ - Popup Trigger
selectMenu(PAResourceQtoS.SelectMenu_HIGHLIGHT, "Highlight"); // al
selectMenuItem(PAResourceCommand.PACommandNames_AUTO_CONNECT_PORTS, "Make External"); // ao
// Run Command: PAResourceCommand.PACommandNames_AUTO_CONNECT_PORTS
// TclEventType: RSB_SCRIPT_TASK
// Tcl Message: startgroup 
// Tcl Message: make_bd_pins_external  [get_bd_pins xlslice_2/Dout] 
// Tcl Message: endgroup 
// Elapsed time: 16 seconds
setText(PAResourceQtoS.RSBExternalPortPropPanels_NAME, "KEY", true); // Q
// Tcl Command: 'set_property name KEY [get_bd_ports Dout_0]'
// TclEventType: RSB_RENAME_OBJECT
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: RSB_RENAME_OBJECT
// Tcl Message: set_property name KEY [get_bd_ports Dout_0] 
// Run Command: PAResourceCommand.PACommandNames_CUSTOMIZE_RSB_BLOC
// Elapsed time: 11 seconds
dismissDialog("Re-customize IP"); // m
selectButton(PAResourceCommand.PACommandNames_REGENERATE_LAYOUT, "System_regenerate_rsb_layout"); // B
// Run Command: PAResourceCommand.PACommandNames_REGENERATE_LAYOUT
// Tcl Command: 'regenerate_bd_layout'
// TclEventType: RSB_LAYOUT_STATE
// TclEventType: RSB_REGENERATE_LAYOUT
// Tcl Message: regenerate_bd_layout 
selectButton(PAResourceCommand.PACommandNames_REGENERATE_LAYOUT, "System_regenerate_rsb_layout"); // B
// Run Command: PAResourceCommand.PACommandNames_REGENERATE_LAYOUT
// Tcl Command: 'regenerate_bd_layout'
// TclEventType: RSB_LAYOUT_STATE
// TclEventType: RSB_REGENERATE_LAYOUT
// Tcl Message: regenerate_bd_layout 
// Run Command: PAResourceCommand.PACommandNames_SAVE_RSB_DESIGN
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// Tcl Message: save_bd_design 
// Tcl Message: Wrote  : <d:\Programs\Workspace\SmartZYNQ_SP2\PS_TIMER\prj\xilinx\template.srcs\sources_1\bd\ZYNQ_CORE\ZYNQ_CORE.bd>  Wrote  : <d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/bd/ZYNQ_CORE/ui/bd_ea28465c.ui>  
// Elapsed Time for: 'L.f': 02h:11m:20s
// Elapsed Time for: 'L.f': 02h:11m:22s
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, ZYNQ_CORE_wrapper (ZYNQ_CORE_wrapper.v), ZYNQ_CORE_i : ZYNQ_CORE (ZYNQ_CORE.bd)]", 2, true); // E - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, ZYNQ_CORE_wrapper (ZYNQ_CORE_wrapper.v), ZYNQ_CORE_i : ZYNQ_CORE (ZYNQ_CORE.bd)]", 2, true, false, false, false, true, false); // E - Popup Trigger - Node
selectMenu(PAResourceCommand.PACommandNames_OPEN_FILE_WITH, "Open With"); // al
selectMenuItem(PAResourceCommand.PACommandNames_CREATE_TOP_HDL, "Create HDL Wrapper..."); // ao
// Run Command: PAResourceCommand.PACommandNames_CREATE_TOP_HDL
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
dismissDialog("Create HDL Wrapper"); // a
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: RSB_SCRIPT_TASK
// Tcl Message: make_wrapper -files [get_files d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd] -top 
// Tcl Message: Wrote  : <d:\Programs\Workspace\SmartZYNQ_SP2\PS_TIMER\prj\xilinx\template.srcs\sources_1\bd\ZYNQ_CORE\ZYNQ_CORE.bd>  
// Tcl Message: Verilog Output written to : d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v 
// Tcl Message: Verilog Output written to : d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v Verilog Output written to : d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/hdl/ZYNQ_CORE_wrapper.v 
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 02h:11m:28s
// Elapsed Time for: 'L.f': 02h:11m:30s
selectList(PAResourceAtoD.CmdMsgDialog_MESSAGES, "[BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.. Please check your design and connect them as needed: . /processing_system7_0/GPIO_I. /xlslice_2/Din", 0); // b
// Elapsed time: 28 seconds
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f
dismissDialog("Critical Messages"); // a
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, ZYNQ_CORE_wrapper (ZYNQ_CORE_wrapper.v), ZYNQ_CORE_i : ZYNQ_CORE (ZYNQ_CORE.bd)]", 2, true); // E - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, ZYNQ_CORE_wrapper (ZYNQ_CORE_wrapper.v), ZYNQ_CORE_i : ZYNQ_CORE (ZYNQ_CORE.bd)]", 2, true, false, false, false, true, false); // E - Popup Trigger - Node
selectMenu(PAResourceCommand.PACommandNames_OPEN_FILE_WITH, "Open With"); // al
selectMenuItem(PAResourceCommand.PACommandNames_CREATE_TOP_HDL, "Create HDL Wrapper..."); // ao
// Run Command: PAResourceCommand.PACommandNames_CREATE_TOP_HDL
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
dismissDialog("Create HDL Wrapper"); // a
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: RSB_SCRIPT_TASK
// Tcl Message: make_wrapper -files [get_files d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd] -top 
// Tcl Message: INFO: [BD 41-1662] The design 'ZYNQ_CORE.bd' is already validated. Therefore parameter propagation will not be re-run. 
// Tcl Message: Wrote  : <d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/bd/ZYNQ_CORE/ui/bd_ea28465c.ui>  
// Tcl Message: Verilog Output written to : d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v 
// Tcl Message: Verilog Output written to : d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v Verilog Output written to : d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/hdl/ZYNQ_CORE_wrapper.v 
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f
dismissDialog("Critical Messages"); // a
// Elapsed Time for: 'L.f': 02h:12m:08s
// Elapsed Time for: 'L.f': 02h:12m:12s
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, ZYNQ_CORE_wrapper (ZYNQ_CORE_wrapper.v), ZYNQ_CORE_i : ZYNQ_CORE (ZYNQ_CORE.bd)]", 2, true); // E - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, ZYNQ_CORE_wrapper (ZYNQ_CORE_wrapper.v), ZYNQ_CORE_i : ZYNQ_CORE (ZYNQ_CORE.bd)]", 2, true, false, false, false, true, false); // E - Popup Trigger - Node
selectMenu(PAResourceCommand.PACommandNames_OPEN_FILE_WITH, "Open With"); // al
selectMenuItem(PAResourceCommand.PACommandNames_CREATE_TOP_HDL, "Create HDL Wrapper..."); // ao
// Run Command: PAResourceCommand.PACommandNames_CREATE_TOP_HDL
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
dismissDialog("Create HDL Wrapper"); // a
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: RSB_SCRIPT_TASK
// Tcl Message: make_wrapper -files [get_files d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd] -top 
// Tcl Message: INFO: [BD 41-1662] The design 'ZYNQ_CORE.bd' is already validated. Therefore parameter propagation will not be re-run. 
// Tcl Message: Verilog Output written to : d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v 
// Tcl Message: Verilog Output written to : d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v Verilog Output written to : d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/hdl/ZYNQ_CORE_wrapper.v 
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 02h:12m:16s
selectList(PAResourceAtoD.CmdMsgDialog_MESSAGES, "[BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.. Please check your design and connect them as needed: . /processing_system7_0/GPIO_I. /xlslice_2/Din", 0); // b
selectList(PAResourceAtoD.CmdMsgDialog_MESSAGES, "[BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.. Please check your design and connect them as needed: . /processing_system7_0/GPIO_I. /xlslice_2/Din", 0, false, false, false, true, false); // b - Popup Trigger
selectMenuItem(PAResourceAtoD.CmdMsgDialog_COPY_MESSAGE, "Copy Message"); // ao
// Elapsed Time for: 'L.f': 02h:12m:20s
// Elapsed time: 29 seconds
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f
dismissDialog("Critical Messages"); // a
// Run Command: PAResourceCommand.PACommandNames_CUSTOMIZE_RSB_BLOC
// Elapsed time: 33 seconds
dismissDialog("Re-customize IP"); // m
// Elapsed time: 256 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design, Schematic]", 16, false); // f
// Run Command: PAResourceCommand.PACommandNames_SCHEMATIC
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // g
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: generate_target all [get_files d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd] 
// Tcl Message: INFO: [BD 41-1662] The design 'ZYNQ_CORE.bd' is already validated. Therefore parameter propagation will not be re-run. 
// Tcl Message: Verilog Output written to : d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v 
// Tcl Message: Verilog Output written to : d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v Verilog Output written to : d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/hdl/ZYNQ_CORE_wrapper.v 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_2 . 
// Tcl Message: Exporting to file d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/hw_handoff/ZYNQ_CORE.hwh Generated Hardware Definition File d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.hwdef 
// Tcl Message: create_ip_run [get_files -of_objects [get_fileset sources_1] d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd] 
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: refresh_design 
// TclEventType: ELABORATE_START
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 4966.137 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: ELABORATE_FINISH
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 3,585 MB. GUI used memory: 243 MB. Current time: 1/13/25, 10:00:03 PM CST
// Engine heap size: 3,585 MB. GUI used memory: 244 MB. Current time: 1/13/25, 10:00:03 PM CST
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'ZYNQ_CORE_rst_ps7_0_50M_0' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/.Xil/Vivado-24768-LAPTOP-DUUNQKAE/realtime/ZYNQ_CORE_rst_ps7_0_50M_0_stub.v:6] INFO: [Synth 8-6155] done synthesizing module 'ZYNQ_CORE_rst_ps7_0_50M_0' (0#1) [d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/.Xil/Vivado-24768-LAPTOP-DUUNQKAE/realtime/ZYNQ_CORE_rst_ps7_0_50M_0_stub.v:6] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'ZYNQ_CORE' (0#1) [d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:13] INFO: [Synth 8-6155] done synthesizing module 'ZYNQ_CORE_wrapper' (0#1) [d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/hdl/ZYNQ_CORE_wrapper.v:13] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 4966.137 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 4979.137 ; gain = 13.000 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 4979.137 ; gain = 13.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Project 1-454] Reading design checkpoint 'd:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_LED_0_0/ZYNQ_CORE_LED_0_0.dcp' for cell 'ZYNQ_CORE_i/LED_0' INFO: [Project 1-454] Reading design checkpoint 'd:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_processing_system7_0_0/ZYNQ_CORE_processing_system7_0_0.dcp' for cell 'ZYNQ_CORE_i/processing_system7_0' INFO: [Project 1-454] Reading design checkpoint 'd:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_rst_ps7_0_50M_0/ZYNQ_CORE_rst_ps7_0_50M_0.dcp' for cell 'ZYNQ_CORE_i/rst_ps7_0_50M' 
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 5008.613 ; gain = 0.000 
// Tcl Message: INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds INFO: [Project 1-479] Netlist was created with Vivado 2023.1 
// TclEventType: READ_XDC_FILE_START
// TclEventType: POWER_CNS_STALE
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// Tcl Message: INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Parsing XDC File [d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_processing_system7_0_0/ZYNQ_CORE_processing_system7_0_0.xdc] for cell 'ZYNQ_CORE_i/processing_system7_0/inst' 
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: READ_XDC_FILE_END
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 3,585 MB. GUI used memory: 240 MB. Current time: 1/13/25, 10:00:05 PM CST
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// Tcl Message: Finished Parsing XDC File [d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_processing_system7_0_0/ZYNQ_CORE_processing_system7_0_0.xdc] for cell 'ZYNQ_CORE_i/processing_system7_0/inst' 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_processing_system7_0_0/ZYNQ_CORE_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ZYNQ_CORE_wrapper_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/ZYNQ_CORE_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. 
// Tcl Message: Finished Parsing XDC File [d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/constrs_1/new/PL_PS_SOLI.xdc] 
// Tcl Message: Completed Processing XDC Constraints  
// Tcl Message: refresh_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 5008.613 ; gain = 42.477 
// Elapsed time: 10 seconds
dismissDialog("Reloading"); // bq
// Elapsed Time for: 'L.f': 02h:17m:51s
// Elapsed Time for: 'L.f': 02h:17m:55s
// Elapsed time: 10 seconds
selectList(PAResourceAtoD.CmdMsgDialog_MESSAGES, "[BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.. Please check your design and connect them as needed: . /processing_system7_0/GPIO_I. /xlslice_2/Din", 0); // b
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f
dismissDialog("Critical Messages"); // F
selectButton(PAResourceItoN.NetlistSchematicView_SHOW_IO_PORTS_IN_THIS_SCHEMATIC, "134 I/O Ports"); // g
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "KEY[1] ; OUT ;  ;  ;  ;  ;  ; default (LVCMOS18) ; 1.8 ;  ; 12 ;  ; NONE ; FP_VTT_50 ;  ; N/A", 130, (String) null, 4); // f.a
// TclEventType: LOC_CONSTRAINT_ADD
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "KEY[1] ; OUT ;  ;  ; J20 ; true ; 34 ; default (LVCMOS18) ; 1.8 ;  ; 12 ;  ; NONE ; FP_VTT_50 ;  ; N/A", 130, "default (LVCMOS18)", 7); // f.a
// Tcl Message: place_ports {KEY[1]} J20 
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, null, -1, null, -1); // f.a
// TclEventType: SIGNAL_MODIFY
// Tcl Message: set_property IOSTANDARD LVCMOS33 [get_ports [list {KEY[1]}]] 
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "KEY[0] ; OUT ;  ;  ;  ;  ;  ; default (LVCMOS18) ; 1.8 ;  ; 12 ;  ; NONE ; FP_VTT_50 ;  ; N/A", 131, (String) null, 4); // f.a
// TclEventType: LOC_CONSTRAINT_ADD
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "KEY[0] ; OUT ;  ;  ; K21 ; true ; 34 ; default (LVCMOS18) ; 1.8 ;  ; 12 ;  ; NONE ; FP_VTT_50 ;  ; N/A", 131, "default (LVCMOS18)", 7); // f.a
// Tcl Message: place_ports {KEY[0]} K21 
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, null, -1, null, -1); // f.a
// TclEventType: SIGNAL_MODIFY
// Tcl Message: set_property IOSTANDARD LVCMOS33 [get_ports [list {KEY[0]}]] 
// Run Command: PAResourceCommand.PACommandNames_SAVE_DESIGN
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DESIGN_SAVE
// Tcl Message: save_constraints 
// Elapsed time: 13 seconds
dismissDialog("Save Constraints"); // bq
selectButton(PAResourceItoN.MainToolbarMgr_RUN, (String) null); // ac
selectMenuItem(PAResourceCommand.PACommandNames_RUN_SYNTHESIS, "Run Synthesis"); // ao
// Run Command: PAResourceCommand.PACommandNames_RUN_SYNTHESIS
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_RESET
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_1 
// Tcl Message: INFO: [Project 1-1161] Replacing file d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/utils_1/imports/synth_1/ZYNQ_CORE_wrapper.dcp with file d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.runs/synth_1/ZYNQ_CORE_wrapper.dcp 
// TclEventType: FILE_SET_CHANGE
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
dismissDialog("Launch Runs"); // f
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs synth_1 -jobs 20 
// Tcl Message: [Mon Jan 13 22:00:59 2025] Launched synth_1... Run output will be captured here: d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.runs/synth_1/runme.log 
dismissDialog("Starting Design Runs"); // bq
// TclEventType: RUN_STATUS_CHANGE
// Elapsed time: 82 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, IP Integrator, Open Block Design]", 7, false); // f
// Run Command: PAResourceCommand.PACommandNames_OPEN_BLOCK_DESIGN
// TclEventType: RSB_OPEN_DIAGRAM
closeView(PAResourceOtoP.PAViews_PROJECT_SUMMARY, "Project Summary"); // t
// Tcl Message: open_bd_design {d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd} 
dismissDialog("Open Block Design"); // bq
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
// Run Command: PAResourceCommand.PACommandNames_RUN_IMPLEMENTATION
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
dismissDialog("Launch Runs"); // f
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: DESIGN_STALE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs impl_1 -jobs 20 
// Tcl Message: [Mon Jan 13 22:02:32 2025] Launched impl_1... Run output will be captured here: d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.runs/impl_1/runme.log 
dismissDialog("Starting Design Runs"); // bq
// Run Command: PAResourceCommand.PACommandNames_CUSTOMIZE_RSB_BLOC
// TclEventType: RUN_STATUS_CHANGE
dismissDialog("Re-customize IP"); // m
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: DESIGN_STALE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// Elapsed time: 176 seconds
selectRadioButton(PAResourceCommand.PACommandNames_RUN_BITGEN, "Generate Bitstream"); // a
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
// Run Command: PAResourceCommand.PACommandNames_RUN_BITGEN
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
dismissDialog("Launch Runs"); // cw
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs impl_1 -to_step write_bitstream -jobs 20 
// Tcl Message: [Mon Jan 13 22:05:33 2025] Launched impl_1... Run output will be captured here: d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.runs/impl_1/runme.log 
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// Elapsed time: 62 seconds
selectRadioButton(PAResourceCommand.PACommandNames_WRITE_CONFIG_MEMORY_FILE, "Generate Memory Configuration File"); // a
selectRadioButton(PAResourceCommand.PACommandNames_OPEN_HARDWARE_MANAGER, "Open Hardware Manager"); // a
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a
dismissDialog("Bitstream Generation Completed"); // Q.a
selectMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // ag
selectMenu(PAResourceItoN.MainMenuMgr_PROJECT, "Project"); // al
selectMenu(PAResourceItoN.MainMenuMgr_CHECKPOINT, "Checkpoint"); // al
selectMenu(PAResourceItoN.MainMenuMgr_IP, "IP"); // al
selectMenu(PAResourceItoN.MainMenuMgr_TEXT_EDITOR, "Text Editor"); // al
selectMenu(PAResourceItoN.MainMenuMgr_EXPORT, "Export"); // al
selectMenuItem(PAResourceCommand.PACommandNames_EXPORT_HARDWARE, "Export Hardware..."); // ao
dismissMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // ag
// Run Command: PAResourceCommand.PACommandNames_EXPORT_HARDWARE
// Tcl (Dont Echo) Command: 'get_property pfm_name [get_files -all {d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd}]'
// Tcl (Dont Echo) Command: 'get_property pfm_name [get_files -all {d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd}]'
// Tcl (Dont Echo) Command: 'get_property pfm_name [get_files -all {d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd}]'
selectButton("NEXT", "Next >"); // JButton
selectRadioButton(PAResourceEtoH.ExportFixedPlatformWizard_INCLUDE_BITSTREAM, "Include bitstream. This platform includes the complete hardware implementation and bitstream, in addition to the hardware specification for software tools."); // b
selectButton("NEXT", "Next >"); // JButton
selectButton("NEXT", "Next >"); // JButton
// Tcl (Dont Echo) Command: 'get_property pfm_name [get_files -all {d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd}]'
selectButton("FINISH", "Finish"); // JButton
// 'n' command handler elapsed time: 5 seconds
dismissDialog("Export Hardware Platform"); // e
// Tcl Message: write_hw_platform -fixed -include_bit -force -file d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/ZYNQ_CORE_wrapper.xsa 
// Tcl Message: INFO: [Project 1-1918] Creating Hardware Platform: d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/ZYNQ_CORE_wrapper.xsa ... 
// Tcl Message: INFO: [Project 1-1943] The Hardware Platform can be used for Hardware INFO: [Project 1-1941] Successfully created Hardware Platform: d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/ZYNQ_CORE_wrapper.xsa INFO: [Hsi 55-2053] elapsed time for repository (D:/Xilinx/Vivado/2023.1/data/embeddedsw) loading 0 seconds 
dismissDialog("Export Hardware Platform"); // bq
selectMenu(PAResourceItoN.MainMenuMgr_TOOLS, "Tools"); // ag
selectMenu(RDIResourceCommand.RDICommands_CUSTOM_COMMANDS, "Custom Commands"); // al
selectMenuItem(PAResourceCommand.PACommandNames_LAUNCH_VITIS_IDE, "Launch Vitis IDE"); // ao
dismissMenu(PAResourceItoN.MainMenuMgr_TOOLS, "Tools"); // ag
// Run Command: PAResourceCommand.PACommandNames_LAUNCH_VITIS_IDE
// 'J' command handler elapsed time: 3 seconds
dismissDialog("Launch Vitis IDE"); // bq
// Elapsed time: 141 seconds
selectMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // ag
selectMenu(PAResourceItoN.MainMenuMgr_PROJECT, "Project"); // al
selectMenu(PAResourceItoN.MainMenuMgr_CHECKPOINT, "Checkpoint"); // al
selectMenu(PAResourceItoN.MainMenuMgr_IP, "IP"); // al
selectMenu(PAResourceItoN.MainMenuMgr_TEXT_EDITOR, "Text Editor"); // al
selectMenu(PAResourceItoN.MainMenuMgr_EXPORT, "Export"); // al
selectMenuItem(PAResourceCommand.PACommandNames_EXPORT_HARDWARE, "Export Hardware..."); // ao
dismissMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // ag
// Run Command: PAResourceCommand.PACommandNames_EXPORT_HARDWARE
// Tcl (Dont Echo) Command: 'get_property pfm_name [get_files -all {d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd}]'
// Tcl (Dont Echo) Command: 'get_property pfm_name [get_files -all {d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd}]'
// Tcl (Dont Echo) Command: 'get_property pfm_name [get_files -all {d:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx/template.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd}]'
selectButton("NEXT", "Next >"); // JButton
selectButton("NEXT", "Next >"); // JButton
// Elapsed time: 19 seconds
selectButton("CANCEL", "Cancel"); // JButton
// 'n' command handler elapsed time: 21 seconds
dismissDialog("Export Hardware Platform"); // e
// Run Command: PAResourceCommand.PACommandNames_CUSTOMIZE_RSB_BLOC
// Elapsed time: 116 seconds
dismissDialog("Re-customize IP"); // C
// Elapsed time: 15 seconds
selectButton("Clock Configuration", "Clock Configuration"); // j
selectButton("DDR Configuration", "DDR Configuration"); // j
expandTreeTable(PAResourceAtoD.DDRConfigTreeTablePanel_DDR_CONFIG_TREE_TABLE, "DDR Controller Configuration ; DDR Controller Configuration ; DDR Controller Configuration", 0); // B
selectButton("MIO Configuration", "MIO Configuration"); // j
expandTreeTable(PAResourceItoN.MIOConfigTreeTablePanel_MIO_CONFIG_TREE_TABLE, "Memory Interfaces ; Memory Interfaces ; Memory Interfaces ; Memory Interfaces ; Memory Interfaces ; Memory Interfaces ; Memory Interfaces ; Memory Interfaces", 0); // as
expandTreeTable(PAResourceItoN.MIOConfigTreeTablePanel_MIO_CONFIG_TREE_TABLE, "Quad SPI Flash ; MIO 1 .. 6 ;  ;  ;  ;  ;  ; ", 1); // as
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a
dismissDialog("Re-customize IP"); // m
// [GUI Memory]: 345 MB (+423kb) [02:29:58]
// Elapsed time: 292 seconds
selectMenu(PAResourceItoN.MainMenuMgr_TOOLS, "Tools"); // ag
selectMenu(RDIResourceCommand.RDICommands_CUSTOM_COMMANDS, "Custom Commands"); // al
selectMenuItem(PAResourceCommand.PACommandNames_LAUNCH_VITIS_IDE, "Launch Vitis IDE"); // ao
dismissMenu(PAResourceItoN.MainMenuMgr_TOOLS, "Tools"); // ag
// Run Command: PAResourceCommand.PACommandNames_LAUNCH_VITIS_IDE
// 'J' command handler elapsed time: 3 seconds
dismissDialog("Launch Vitis IDE"); // bq
