
*** Running vivado
    with args -log median5x5.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source median5x5.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source median5x5.tcl -notrace
Command: synth_design -top median5x5 -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2528 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1264.312 ; gain = 81.992 ; free physical = 2145 ; free virtual = 8219
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'median5x5' [/home/kacper/sr/SystemyRekonfigurowalne/median5x5/median5x5.srcs/sources_1/new/median5x5.v:23]
	Parameter H_SIZE bound to: 83 - type: integer 
INFO: [Synth 8-638] synthesizing module 'register' [/home/kacper/sr/SystemyRekonfigurowalne/median5x5/median5x5.srcs/sources_1/imports/new/register.v:23]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'register' (1#1) [/home/kacper/sr/SystemyRekonfigurowalne/median5x5/median5x5.srcs/sources_1/imports/new/register.v:23]
INFO: [Synth 8-638] synthesizing module 'delayLineBRAM_WP' [/home/kacper/sr/SystemyRekonfigurowalne/median5x5/median5x5.srcs/sources_1/new/delayLineBRAM_WP.v:21]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter BRAM_SIZE_W bound to: 13 - type: integer 
INFO: [Synth 8-638] synthesizing module 'delayLineBRAM' [/home/kacper/sr/SystemyRekonfigurowalne/median5x5/median5x5.runs/synth_1/.Xil/Vivado-2517-kacper-pc/realtime/delayLineBRAM_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'delayLineBRAM' (2#1) [/home/kacper/sr/SystemyRekonfigurowalne/median5x5/median5x5.runs/synth_1/.Xil/Vivado-2517-kacper-pc/realtime/delayLineBRAM_stub.v:6]
WARNING: [Synth 8-689] width (13) of port connection 'addra' does not match port width (11) of module 'delayLineBRAM' [/home/kacper/sr/SystemyRekonfigurowalne/median5x5/median5x5.srcs/sources_1/new/delayLineBRAM_WP.v:69]
WARNING: [Synth 8-689] width (16) of port connection 'dina' does not match port width (17) of module 'delayLineBRAM' [/home/kacper/sr/SystemyRekonfigurowalne/median5x5/median5x5.srcs/sources_1/new/delayLineBRAM_WP.v:70]
WARNING: [Synth 8-689] width (16) of port connection 'douta' does not match port width (17) of module 'delayLineBRAM' [/home/kacper/sr/SystemyRekonfigurowalne/median5x5/median5x5.srcs/sources_1/new/delayLineBRAM_WP.v:71]
INFO: [Synth 8-256] done synthesizing module 'delayLineBRAM_WP' (3#1) [/home/kacper/sr/SystemyRekonfigurowalne/median5x5/median5x5.srcs/sources_1/new/delayLineBRAM_WP.v:21]
INFO: [Synth 8-638] synthesizing module 'delay_line' [/home/kacper/sr/SystemyRekonfigurowalne/median5x5/median5x5.srcs/sources_1/imports/new/delay_line.v:23]
	Parameter DELAY bound to: 2 - type: integer 
	Parameter N bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'register__parameterized0' [/home/kacper/sr/SystemyRekonfigurowalne/median5x5/median5x5.srcs/sources_1/imports/new/register.v:23]
	Parameter N bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'register__parameterized0' (3#1) [/home/kacper/sr/SystemyRekonfigurowalne/median5x5/median5x5.srcs/sources_1/imports/new/register.v:23]
WARNING: [Synth 8-350] instance 'reg_i' of module 'register' requires 5 connections, but only 4 given [/home/kacper/sr/SystemyRekonfigurowalne/median5x5/median5x5.srcs/sources_1/imports/new/delay_line.v:45]
WARNING: [Synth 8-350] instance 'reg_i' of module 'register' requires 5 connections, but only 4 given [/home/kacper/sr/SystemyRekonfigurowalne/median5x5/median5x5.srcs/sources_1/imports/new/delay_line.v:45]
INFO: [Synth 8-256] done synthesizing module 'delay_line' (4#1) [/home/kacper/sr/SystemyRekonfigurowalne/median5x5/median5x5.srcs/sources_1/imports/new/delay_line.v:23]
WARNING: [Synth 8-3848] Net D[25] in module/entity median5x5 does not have driver. [/home/kacper/sr/SystemyRekonfigurowalne/median5x5/median5x5.srcs/sources_1/new/median5x5.v:38]
WARNING: [Synth 8-3848] Net D[26] in module/entity median5x5 does not have driver. [/home/kacper/sr/SystemyRekonfigurowalne/median5x5/median5x5.srcs/sources_1/new/median5x5.v:38]
WARNING: [Synth 8-3848] Net D[27] in module/entity median5x5 does not have driver. [/home/kacper/sr/SystemyRekonfigurowalne/median5x5/median5x5.srcs/sources_1/new/median5x5.v:38]
WARNING: [Synth 8-3848] Net D[28] in module/entity median5x5 does not have driver. [/home/kacper/sr/SystemyRekonfigurowalne/median5x5/median5x5.srcs/sources_1/new/median5x5.v:38]
WARNING: [Synth 8-3848] Net D[29] in module/entity median5x5 does not have driver. [/home/kacper/sr/SystemyRekonfigurowalne/median5x5/median5x5.srcs/sources_1/new/median5x5.v:38]
INFO: [Synth 8-256] done synthesizing module 'median5x5' (5#1) [/home/kacper/sr/SystemyRekonfigurowalne/median5x5/median5x5.srcs/sources_1/new/median5x5.v:23]
WARNING: [Synth 8-3917] design median5x5 has port pixel_out[7] driven by constant 0
WARNING: [Synth 8-3917] design median5x5 has port pixel_out[6] driven by constant 0
WARNING: [Synth 8-3917] design median5x5 has port pixel_out[5] driven by constant 0
WARNING: [Synth 8-3917] design median5x5 has port pixel_out[4] driven by constant 0
WARNING: [Synth 8-3917] design median5x5 has port pixel_out[3] driven by constant 0
WARNING: [Synth 8-3917] design median5x5 has port pixel_out[2] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1305.844 ; gain = 123.523 ; free physical = 2167 ; free virtual = 8238
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin genblk1.genblk1[0].reg_i:rst to constant 0 [/home/kacper/sr/SystemyRekonfigurowalne/median5x5/median5x5.srcs/sources_1/imports/new/delay_line.v:45]
WARNING: [Synth 8-3295] tying undriven pin genblk1.genblk1[1].reg_i:rst to constant 0 [/home/kacper/sr/SystemyRekonfigurowalne/median5x5/median5x5.srcs/sources_1/imports/new/delay_line.v:45]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1305.844 ; gain = 123.523 ; free physical = 2165 ; free virtual = 8236
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/kacper/sr/SystemyRekonfigurowalne/median5x5/median5x5.runs/synth_1/.Xil/Vivado-2517-kacper-pc/dcp1/delayLineBRAM_in_context.xdc] for cell 'long_delay/BRAM'
Finished Parsing XDC File [/home/kacper/sr/SystemyRekonfigurowalne/median5x5/median5x5.runs/synth_1/.Xil/Vivado-2517-kacper-pc/dcp1/delayLineBRAM_in_context.xdc] for cell 'long_delay/BRAM'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1622.477 ; gain = 0.000 ; free physical = 1847 ; free virtual = 7953
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:39 . Memory (MB): peak = 1622.477 ; gain = 440.156 ; free physical = 1989 ; free virtual = 8098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:39 . Memory (MB): peak = 1622.477 ; gain = 440.156 ; free physical = 1989 ; free virtual = 8098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for long_delay/BRAM. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:39 . Memory (MB): peak = 1622.477 ; gain = 440.156 ; free physical = 1991 ; free virtual = 8099
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element position_reg was removed.  [/home/kacper/sr/SystemyRekonfigurowalne/median5x5/median5x5.srcs/sources_1/new/delayLineBRAM_WP.v:51]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:39 . Memory (MB): peak = 1622.477 ; gain = 440.156 ; free physical = 1983 ; free virtual = 8091
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   5 Input      5 Bit       Adders := 1     
	   4 Input      4 Bit       Adders := 1     
	   5 Input      3 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 20    
	                3 Bit    Registers := 7     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module median5x5 
Detailed RTL Component Info : 
+---Adders : 
	   5 Input      5 Bit       Adders := 1     
	   4 Input      4 Bit       Adders := 1     
	   5 Input      3 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 5     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module delayLineBRAM_WP 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module register__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module register 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element long_delay/position_reg was removed.  [/home/kacper/sr/SystemyRekonfigurowalne/median5x5/median5x5.srcs/sources_1/new/delayLineBRAM_WP.v:51]
WARNING: [Synth 8-3917] design median5x5 has port pixel_out[7] driven by constant 0
WARNING: [Synth 8-3917] design median5x5 has port pixel_out[6] driven by constant 0
WARNING: [Synth 8-3917] design median5x5 has port pixel_out[5] driven by constant 0
WARNING: [Synth 8-3917] design median5x5 has port pixel_out[4] driven by constant 0
WARNING: [Synth 8-3917] design median5x5 has port pixel_out[3] driven by constant 0
WARNING: [Synth 8-3917] design median5x5 has port pixel_out[2] driven by constant 0
WARNING: [Synth 8-3917] design median5x5 has port pixel_out[1] driven by constant 0
INFO: [Synth 8-3886] merging instance 'part_sum_4_reg[0]' (FD) to 'part_sum_4_reg[1]'
INFO: [Synth 8-3886] merging instance 'part_sum_4_reg[2]' (FD) to 'part_sum_4_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\part_sum_4_reg[1] )
WARNING: [Synth 8-3332] Sequential element (part_sum_1_reg[2]) is unused and will be removed from module median5x5.
WARNING: [Synth 8-3332] Sequential element (part_sum_1_reg[1]) is unused and will be removed from module median5x5.
WARNING: [Synth 8-3332] Sequential element (part_sum_1_reg[0]) is unused and will be removed from module median5x5.
WARNING: [Synth 8-3332] Sequential element (part_sum_2_reg[2]) is unused and will be removed from module median5x5.
WARNING: [Synth 8-3332] Sequential element (part_sum_2_reg[1]) is unused and will be removed from module median5x5.
WARNING: [Synth 8-3332] Sequential element (part_sum_2_reg[0]) is unused and will be removed from module median5x5.
WARNING: [Synth 8-3332] Sequential element (part_sum_3_reg[2]) is unused and will be removed from module median5x5.
WARNING: [Synth 8-3332] Sequential element (part_sum_3_reg[1]) is unused and will be removed from module median5x5.
WARNING: [Synth 8-3332] Sequential element (part_sum_3_reg[0]) is unused and will be removed from module median5x5.
WARNING: [Synth 8-3332] Sequential element (part_sum_4_reg[1]) is unused and will be removed from module median5x5.
WARNING: [Synth 8-3332] Sequential element (part_sum_0_reg[2]) is unused and will be removed from module median5x5.
WARNING: [Synth 8-3332] Sequential element (part_sum_0_reg[1]) is unused and will be removed from module median5x5.
WARNING: [Synth 8-3332] Sequential element (part_sum_0_reg[0]) is unused and will be removed from module median5x5.
WARNING: [Synth 8-3332] Sequential element (sum_reg[4]) is unused and will be removed from module median5x5.
WARNING: [Synth 8-3332] Sequential element (sum_reg[3]) is unused and will be removed from module median5x5.
WARNING: [Synth 8-3332] Sequential element (sum_reg[2]) is unused and will be removed from module median5x5.
WARNING: [Synth 8-3332] Sequential element (sum_reg[1]) is unused and will be removed from module median5x5.
WARNING: [Synth 8-3332] Sequential element (sum_reg[0]) is unused and will be removed from module median5x5.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:39 . Memory (MB): peak = 1622.477 ; gain = 440.156 ; free physical = 1973 ; free virtual = 8081
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:48 . Memory (MB): peak = 1622.477 ; gain = 440.156 ; free physical = 1824 ; free virtual = 7933
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:48 . Memory (MB): peak = 1622.477 ; gain = 440.156 ; free physical = 1824 ; free virtual = 7933
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'genblk1.genblk1[12].genblk1[3].r_i/val_reg[0]' (FDR) to 'synch_delay/genblk1.genblk1[0].reg_i/val_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1.genblk1[12].genblk1[3].r_i/val_reg[1]' (FDR) to 'synch_delay/genblk1.genblk1[0].reg_i/val_reg[1]'
INFO: [Synth 8-3886] merging instance 'genblk1.genblk1[12].genblk1[3].r_i/val_reg[2]' (FDR) to 'synch_delay/genblk1.genblk1[0].reg_i/val_reg[2]'
INFO: [Synth 8-3886] merging instance 'genblk1.genblk1[12].genblk1[4].r_i/val_reg[0]' (FDR) to 'synch_delay/genblk1.genblk1[1].reg_i/val_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1.genblk1[12].genblk1[4].r_i/val_reg[1]' (FDR) to 'synch_delay/genblk1.genblk1[1].reg_i/val_reg[1]'
INFO: [Synth 8-3886] merging instance 'genblk1.genblk1[12].genblk1[4].r_i/val_reg[2]' (FDR) to 'synch_delay/genblk1.genblk1[1].reg_i/val_reg[2]'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:48 . Memory (MB): peak = 1622.477 ; gain = 440.156 ; free physical = 1823 ; free virtual = 7932
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:48 . Memory (MB): peak = 1622.477 ; gain = 440.156 ; free physical = 1823 ; free virtual = 7932
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:48 . Memory (MB): peak = 1622.477 ; gain = 440.156 ; free physical = 1823 ; free virtual = 7932
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:48 . Memory (MB): peak = 1622.477 ; gain = 440.156 ; free physical = 1823 ; free virtual = 7932
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:48 . Memory (MB): peak = 1622.477 ; gain = 440.156 ; free physical = 1823 ; free virtual = 7932
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:48 . Memory (MB): peak = 1622.477 ; gain = 440.156 ; free physical = 1823 ; free virtual = 7932
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:48 . Memory (MB): peak = 1622.477 ; gain = 440.156 ; free physical = 1823 ; free virtual = 7932
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                        | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|median5x5   | genblk1.genblk1[18].genblk1[4].r_i/val_reg[3]   | 5      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|median5x5   | genblk1.genblk1[0].genblk1[4].r_i/val_reg[3]    | 5      | 4     | NO           | YES                | YES               | 4      | 0       | 
|median5x5   | synch_delay/genblk1.genblk1[1].reg_i/val_reg[0] | 5      | 3     | NO           | NO                 | YES               | 3      | 0       | 
+------------+-------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |delayLineBRAM |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |delayLineBRAM |     1|
|2     |BUFG          |     1|
|3     |CARRY4        |     6|
|4     |LUT1          |     2|
|5     |LUT3          |     4|
|6     |SRL16E        |    16|
|7     |FDRE          |    33|
|8     |IBUF          |     5|
|9     |OBUF          |    11|
+------+--------------+------+

Report Instance Areas: 
+------+---------------------------------------+---------------------------+------+
|      |Instance                               |Module                     |Cells |
+------+---------------------------------------+---------------------------+------+
|1     |top                                    |                           |    95|
|2     |  \genblk1.genblk1[0].genblk1[0].r_i   |register                   |     4|
|3     |  \genblk1.genblk1[0].genblk1[3].r_i   |register_0                 |     4|
|4     |  \genblk1.genblk1[0].genblk1[4].r_i   |register_1                 |     4|
|5     |  \genblk1.genblk1[12].genblk1[3].r_i  |register_2                 |     1|
|6     |  \genblk1.genblk1[12].genblk1[4].r_i  |register_3                 |     1|
|7     |  \genblk1.genblk1[18].genblk1[3].r_i  |register_4                 |     4|
|8     |  \genblk1.genblk1[18].genblk1[4].r_i  |register_5                 |     4|
|9     |  \genblk1.genblk1[6].genblk1[3].r_i   |register_6                 |     4|
|10    |  \genblk1.genblk1[6].genblk1[4].r_i   |register_7                 |     4|
|11    |  long_delay                           |delayLineBRAM_WP           |    42|
|12    |  synch_delay                          |delay_line                 |     6|
|13    |    \genblk1.genblk1[0].reg_i          |register__parameterized0   |     3|
|14    |    \genblk1.genblk1[1].reg_i          |register__parameterized0_8 |     3|
+------+---------------------------------------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:48 . Memory (MB): peak = 1622.477 ; gain = 440.156 ; free physical = 1823 ; free virtual = 7932
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 27 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 1622.477 ; gain = 123.523 ; free physical = 1879 ; free virtual = 7988
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:48 . Memory (MB): peak = 1622.484 ; gain = 440.156 ; free physical = 1879 ; free virtual = 7988
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 45 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:50 . Memory (MB): peak = 1622.484 ; gain = 464.996 ; free physical = 1854 ; free virtual = 7964
INFO: [Common 17-1381] The checkpoint '/home/kacper/sr/SystemyRekonfigurowalne/median5x5/median5x5.runs/synth_1/median5x5.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file median5x5_utilization_synth.rpt -pb median5x5_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1622.484 ; gain = 0.000 ; free physical = 1855 ; free virtual = 7965
INFO: [Common 17-206] Exiting Vivado at Fri Jun 15 13:38:23 2018...
