// Seed: 2167261645
module module_0 (
    input wire id_0,
    output wand id_1,
    input tri id_2,
    output supply1 id_3,
    input wand id_4,
    input supply0 id_5,
    output supply1 id_6,
    input supply0 id_7,
    input uwire id_8,
    output uwire id_9,
    output wor id_10,
    output wor id_11,
    input uwire id_12,
    input uwire id_13,
    input uwire id_14,
    input wor id_15,
    input supply0 id_16
);
  wire id_18;
  assign module_1.id_9 = 0;
  wire id_19;
  parameter id_20 = 1;
  wire id_21;
  timeunit 1ps;
  assign id_19 = id_19;
endmodule
module module_1 #(
    parameter id_6 = 32'd0
) (
    output uwire id_0,
    output wor id_1,
    input tri0 id_2,
    input tri id_3,
    input wor id_4,
    input supply1 id_5,
    output uwire _id_6,
    input tri1 id_7,
    input uwire id_8,
    input wire id_9,
    input tri id_10,
    input wand id_11,
    output tri0 id_12,
    input wand id_13,
    output tri1 id_14
);
  wire id_16, id_17, id_18, id_19, id_20, id_21, id_22;
  logic [id_6 : -1] id_23;
  ;
  module_0 modCall_1 (
      id_9,
      id_1,
      id_8,
      id_1,
      id_9,
      id_2,
      id_0,
      id_11,
      id_7,
      id_12,
      id_0,
      id_1,
      id_10,
      id_4,
      id_8,
      id_10,
      id_2
  );
endmodule
