--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml TOP.twx TOP.ncd -o TOP.twr TOP.pcf -ucf FPGA.ucf

Design file:              TOP.ncd
Physical constraint file: TOP.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
SW0         |    3.161(R)|      SLOW  |   -1.256(R)|      FAST  |CLK_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
A<0>        |        10.285(R)|      SLOW  |         4.184(R)|      FAST  |CLK_BUFGP         |   0.000|
A<1>        |        10.099(R)|      SLOW  |         4.039(R)|      FAST  |CLK_BUFGP         |   0.000|
A<2>        |         9.917(R)|      SLOW  |         3.988(R)|      FAST  |CLK_BUFGP         |   0.000|
A<3>        |         9.902(R)|      SLOW  |         3.975(R)|      FAST  |CLK_BUFGP         |   0.000|
A<4>        |         9.961(R)|      SLOW  |         4.007(R)|      FAST  |CLK_BUFGP         |   0.000|
A<5>        |        10.815(R)|      SLOW  |         4.470(R)|      FAST  |CLK_BUFGP         |   0.000|
A<6>        |        11.220(R)|      SLOW  |         4.691(R)|      FAST  |CLK_BUFGP         |   0.000|
A<7>        |        11.007(R)|      SLOW  |         4.576(R)|      FAST  |CLK_BUFGP         |   0.000|
A<8>        |        12.601(R)|      SLOW  |         5.470(R)|      FAST  |CLK_BUFGP         |   0.000|
A<9>        |        12.377(R)|      SLOW  |         5.341(R)|      FAST  |CLK_BUFGP         |   0.000|
A<10>       |        12.955(R)|      SLOW  |         5.642(R)|      FAST  |CLK_BUFGP         |   0.000|
A<11>       |        12.781(R)|      SLOW  |         5.558(R)|      FAST  |CLK_BUFGP         |   0.000|
A<12>       |        14.077(R)|      SLOW  |         6.245(R)|      FAST  |CLK_BUFGP         |   0.000|
A<13>       |        13.897(R)|      SLOW  |         6.155(R)|      FAST  |CLK_BUFGP         |   0.000|
A<14>       |        14.261(R)|      SLOW  |         6.343(R)|      FAST  |CLK_BUFGP         |   0.000|
CE          |        10.161(R)|      SLOW  |         4.119(R)|      FAST  |CLK_BUFGP         |   0.000|
DQ<0>       |        10.989(R)|      SLOW  |         4.533(R)|      FAST  |CLK_BUFGP         |   0.000|
DQ<1>       |        10.890(R)|      SLOW  |         4.423(R)|      FAST  |CLK_BUFGP         |   0.000|
DQ<2>       |        11.557(R)|      SLOW  |         4.868(R)|      FAST  |CLK_BUFGP         |   0.000|
DQ<3>       |        10.806(R)|      SLOW  |         4.430(R)|      FAST  |CLK_BUFGP         |   0.000|
DQ<4>       |        10.738(R)|      SLOW  |         4.494(R)|      FAST  |CLK_BUFGP         |   0.000|
DQ<5>       |        11.510(R)|      SLOW  |         4.970(R)|      FAST  |CLK_BUFGP         |   0.000|
DQ<6>       |        12.811(R)|      SLOW  |         5.657(R)|      FAST  |CLK_BUFGP         |   0.000|
DQ<7>       |        11.376(R)|      SLOW  |         4.922(R)|      FAST  |CLK_BUFGP         |   0.000|
WE          |        11.393(R)|      SLOW  |         4.659(R)|      FAST  |CLK_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    3.992|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri Feb  7 14:38:48 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 382 MB



