

================================================================
== Vivado HLS Report for 'reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s'
================================================================
* Date:           Wed Dec 27 21:20:05 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 25.00 ns | 12.465 ns |   3.12 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    384|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       0|    220|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|      -|    -|
|Register         |        -|      -|       -|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|       0|    604|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|       0|      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------+--------------------------+---------+-------+---+----+-----+
    |            Instance           |          Module          | BRAM_18K| DSP48E| FF| LUT| URAM|
    +-------------------------------+--------------------------+---------+-------+---+----+-----+
    |myproject_mux_104_18_1_1_U242  |myproject_mux_104_18_1_1  |        0|      0|  0|  55|    0|
    |myproject_mux_104_18_1_1_U243  |myproject_mux_104_18_1_1  |        0|      0|  0|  55|    0|
    |myproject_mux_104_18_1_1_U244  |myproject_mux_104_18_1_1  |        0|      0|  0|  55|    0|
    |myproject_mux_104_18_1_1_U245  |myproject_mux_104_18_1_1  |        0|      0|  0|  55|    0|
    +-------------------------------+--------------------------+---------+-------+---+----+-----+
    |Total                          |                          |        0|      0|  0| 220|    0|
    +-------------------------------+--------------------------+---------+-------+---+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |add_ln43_1_fu_350_p2       |     +    |      0|  0|  12|           2|           3|
    |add_ln43_fu_188_p2         |     +    |      0|  0|  12|           1|           3|
    |add_ln45_fu_314_p2         |     +    |      0|  0|  12|           2|           3|
    |p_Val2_34_fu_246_p2        |     +    |      0|  0|  25|          18|          18|
    |p_Val2_37_fu_408_p2        |     +    |      0|  0|  25|          18|          18|
    |p_Val2_41_fu_498_p2        |     +    |      0|  0|  25|          18|          18|
    |ret_V_2_fu_394_p2          |     +    |      0|  0|  26|          19|          19|
    |ret_V_3_fu_484_p2          |     +    |      0|  0|  26|          19|          19|
    |ret_V_fu_232_p2            |     +    |      0|  0|  26|          19|          19|
    |underflow_2_fu_428_p2      |    and   |      0|  0|   2|           1|           1|
    |underflow_3_fu_518_p2      |    and   |      0|  0|   2|           1|           1|
    |underflow_fu_266_p2        |    and   |      0|  0|   2|           1|           1|
    |or_ln340_12_fu_284_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln340_13_fu_446_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln340_fu_536_p2         |    or    |      0|  0|   2|           1|           1|
    |ap_return                  |  select  |      0|  0|  18|           1|          18|
    |p_Val2_38_fu_306_p3        |  select  |      0|  0|  18|           1|          18|
    |p_Val2_39_fu_468_p3        |  select  |      0|  0|  18|           1|          18|
    |select_ln340_24_fu_290_p3  |  select  |      0|  0|  18|           1|          17|
    |select_ln340_26_fu_452_p3  |  select  |      0|  0|  18|           1|          17|
    |select_ln340_fu_542_p3     |  select  |      0|  0|  18|           1|          17|
    |select_ln388_12_fu_298_p3  |  select  |      0|  0|  19|           1|          19|
    |select_ln388_13_fu_460_p3  |  select  |      0|  0|  19|           1|          19|
    |select_ln388_fu_550_p3     |  select  |      0|  0|  19|           1|          19|
    |xor_ln340_24_fu_272_p2     |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_25_fu_278_p2     |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_26_fu_434_p2     |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_27_fu_440_p2     |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_28_fu_524_p2     |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_fu_530_p2        |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_12_fu_260_p2     |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_13_fu_422_p2     |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_fu_512_p2        |    xor   |      0|  0|   2|           1|           2|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 384|         140|         303|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  |                              Source Object                              |    C Type    |
+------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|ap_ready    | out |    1| ap_ctrl_hs | reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > | return value |
|ap_return   | out |   18| ap_ctrl_hs | reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > | return value |
|x_0_V       |  in |   17|   ap_none  |                                  x_0_V                                  |    pointer   |
|x_1_V       |  in |   17|   ap_none  |                                  x_1_V                                  |    pointer   |
|x_2_V       |  in |   17|   ap_none  |                                  x_2_V                                  |    pointer   |
|x_3_V       |  in |   17|   ap_none  |                                  x_3_V                                  |    pointer   |
|x_4_V       |  in |   17|   ap_none  |                                  x_4_V                                  |    pointer   |
|x_5_V       |  in |   17|   ap_none  |                                  x_5_V                                  |    pointer   |
|x_6_V       |  in |   17|   ap_none  |                                  x_6_V                                  |    pointer   |
|x_7_V       |  in |   17|   ap_none  |                                  x_7_V                                  |    pointer   |
|x_8_V       |  in |   17|   ap_none  |                                  x_8_V                                  |    pointer   |
|x_9_V       |  in |   17|   ap_none  |                                  x_9_V                                  |    pointer   |
|x_V_offset  |  in |    5|   ap_none  |                                x_V_offset                               |    scalar    |
+------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+

