// ==============================================================
// Generated by Vitis HLS v2024.2.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module sikep503_kem_enc_hw_mp_mul_1_Pipeline_VITIS_LOOP_157_4 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        indvars_iv,
        v,
        zext_ln156,
        a_address0,
        a_ce0,
        a_q0,
        i_24,
        R_X_address0,
        R_X_ce0,
        R_X_q0,
        v_35_out,
        v_35_out_ap_vld,
        u_34_out_i,
        u_34_out_o,
        u_34_out_o_ap_vld,
        t_33_out,
        t_33_out_ap_vld,
        grp_fu_422_p_din0,
        grp_fu_422_p_din1,
        grp_fu_422_p_dout0,
        grp_fu_422_p_ce,
        grp_fu_426_p_din0,
        grp_fu_426_p_din1,
        grp_fu_426_p_dout0,
        grp_fu_426_p_ce,
        grp_fu_430_p_din0,
        grp_fu_430_p_din1,
        grp_fu_430_p_dout0,
        grp_fu_430_p_ce,
        grp_fu_434_p_din0,
        grp_fu_434_p_din1,
        grp_fu_434_p_dout0,
        grp_fu_434_p_ce
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [2:0] indvars_iv;
input  [63:0] v;
input  [3:0] zext_ln156;
output  [2:0] a_address0;
output   a_ce0;
input  [63:0] a_q0;
input  [3:0] i_24;
output  [3:0] R_X_address0;
output   R_X_ce0;
input  [63:0] R_X_q0;
output  [63:0] v_35_out;
output   v_35_out_ap_vld;
input  [63:0] u_34_out_i;
output  [63:0] u_34_out_o;
output   u_34_out_o_ap_vld;
output  [2:0] t_33_out;
output   t_33_out_ap_vld;
output  [31:0] grp_fu_422_p_din0;
output  [31:0] grp_fu_422_p_din1;
input  [63:0] grp_fu_422_p_dout0;
output   grp_fu_422_p_ce;
output  [31:0] grp_fu_426_p_din0;
output  [31:0] grp_fu_426_p_din1;
input  [63:0] grp_fu_426_p_dout0;
output   grp_fu_426_p_ce;
output  [31:0] grp_fu_430_p_din0;
output  [31:0] grp_fu_430_p_din1;
input  [63:0] grp_fu_430_p_dout0;
output   grp_fu_430_p_ce;
output  [31:0] grp_fu_434_p_din0;
output  [31:0] grp_fu_434_p_din1;
input  [63:0] grp_fu_434_p_dout0;
output   grp_fu_434_p_ce;

reg ap_idle;
reg v_35_out_ap_vld;
reg[63:0] u_34_out_o;
reg u_34_out_o_ap_vld;
reg t_33_out_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_idle_pp0;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln157_fu_210_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
reg   [3:0] j_reg_720;
reg   [0:0] icmp_ln157_reg_726;
reg   [0:0] icmp_ln157_reg_726_pp0_iter1_reg;
reg   [0:0] icmp_ln157_reg_726_pp0_iter2_reg;
reg   [0:0] icmp_ln157_reg_726_pp0_iter3_reg;
reg   [0:0] icmp_ln157_reg_726_pp0_iter4_reg;
reg   [0:0] icmp_ln157_reg_726_pp0_iter5_reg;
reg   [0:0] icmp_ln157_reg_726_pp0_iter6_reg;
reg   [0:0] icmp_ln157_reg_726_pp0_iter7_reg;
wire   [31:0] al_fu_274_p1;
reg   [31:0] al_reg_740;
wire   [31:0] bl_fu_278_p1;
reg   [31:0] bl_reg_745;
reg   [31:0] ah_reg_750;
reg   [31:0] bh_reg_755;
wire   [63:0] zext_ln105_fu_302_p1;
wire   [63:0] zext_ln110_fu_307_p1;
wire   [63:0] zext_ln105_117_fu_312_p1;
wire   [63:0] zext_ln112_fu_317_p1;
wire   [31:0] trunc_ln106_fu_322_p1;
reg   [31:0] trunc_ln106_reg_784;
reg   [31:0] trunc_ln106_reg_784_pp0_iter5_reg;
reg   [31:0] trunc_ln106_reg_784_pp0_iter6_reg;
wire   [31:0] trunc_ln106_174_fu_326_p1;
reg   [31:0] trunc_ln106_174_reg_789;
wire   [31:0] trunc_ln106_175_fu_330_p1;
reg   [31:0] trunc_ln106_175_reg_794;
wire   [31:0] trunc_ln106_176_fu_334_p1;
reg   [31:0] trunc_ln106_176_reg_799;
reg   [31:0] trunc_ln106_176_reg_799_pp0_iter5_reg;
reg   [31:0] tmp_s_reg_805;
reg   [31:0] tmp_306_reg_810;
reg   [31:0] tmp_306_reg_810_pp0_iter5_reg;
reg   [31:0] tmp_307_reg_816;
reg   [31:0] tmp_307_reg_816_pp0_iter5_reg;
reg   [31:0] tmp_308_reg_821;
reg   [31:0] tmp_308_reg_821_pp0_iter5_reg;
reg   [31:0] tmp_308_reg_821_pp0_iter6_reg;
reg   [1:0] tmp_305_reg_826;
wire   [31:0] trunc_ln125_fu_413_p1;
reg   [31:0] trunc_ln125_reg_831;
reg   [31:0] trunc_ln125_reg_831_pp0_iter6_reg;
wire   [31:0] add_ln105_fu_457_p2;
reg   [31:0] add_ln105_reg_837;
reg   [1:0] tmp_309_reg_842;
wire   [63:0] add_ln133_fu_507_p2;
reg   [63:0] add_ln133_reg_847;
reg   [63:0] add_ln133_reg_847_pp0_iter8_reg;
wire   [63:0] tempReg_fu_578_p2;
reg   [63:0] tempReg_reg_852;
reg   [63:0] tempReg_reg_852_pp0_iter8_reg;
reg   [63:0] u_34_out_load_reg_861;
wire   [63:0] u_fu_593_p2;
reg   [63:0] u_reg_866;
wire   [31:0] zext_ln158_fu_230_p1;
wire    ap_block_pp0_stage0;
wire   [31:0] zext_ln158_22_fu_269_p1;
wire   [63:0] zext_ln156_cast_fu_178_p1;
wire    ap_loop_init;
reg   [2:0] t_33_fu_86;
wire   [2:0] t_fu_673_p2;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg   [63:0] v_35_fu_90;
wire   [63:0] v_158_fu_519_p2;
reg   [3:0] j_18_fu_94;
wire   [3:0] indvars_iv_cast_fu_182_p1;
wire   [3:0] add_ln157_fu_216_p2;
reg   [3:0] ap_sig_allocacmp_j;
wire    ap_block_pp0_stage0_01001;
reg    a_ce0_local;
reg    R_X_ce0_local;
wire   [2:0] trunc_ln158_fu_227_p1;
wire   [3:0] sub_ln158_fu_235_p2;
wire   [6:0] zext_ln158_21_fu_239_p1;
wire   [0:0] bit_sel5_fu_243_p3;
wire   [0:0] xor_ln158_fu_251_p2;
wire   [2:0] trunc_ln158_14_fu_257_p1;
wire   [3:0] xor_ln3_fu_261_p3;
wire   [32:0] zext_ln123_fu_381_p1;
wire   [32:0] zext_ln123_107_fu_384_p1;
wire   [32:0] add_ln123_fu_387_p2;
wire   [33:0] zext_ln123_108_fu_393_p1;
wire   [33:0] zext_ln106_fu_378_p1;
wire   [33:0] temp_fu_397_p2;
wire   [32:0] zext_ln130_fu_426_p1;
wire   [32:0] zext_ln106_140_fu_420_p1;
wire   [32:0] add_ln130_133_fu_433_p2;
wire   [32:0] zext_ln106_141_fu_423_p1;
wire   [32:0] zext_ln106_139_fu_417_p1;
wire   [32:0] add_ln130_134_fu_443_p2;
wire   [31:0] trunc_ln130_fu_449_p1;
wire   [31:0] add_ln130_fu_429_p2;
wire   [33:0] zext_ln130_108_fu_453_p1;
wire   [33:0] zext_ln130_107_fu_439_p1;
wire   [33:0] temp_57_fu_463_p2;
wire   [33:0] and_ln133_9_fu_496_p3;
wire   [63:0] zext_ln133_fu_503_p1;
wire   [63:0] and_ln133_s_fu_489_p3;
wire   [63:0] or_ln_fu_513_p3;
wire   [63:0] shl_ln125_s_fu_482_p3;
wire   [63:0] xor_ln105_58_fu_525_p2;
wire   [63:0] xor_ln105_59_fu_531_p2;
wire   [63:0] or_ln105_12_fu_537_p2;
wire   [63:0] xor_ln105_60_fu_543_p2;
wire   [0:0] carry_fu_549_p3;
wire   [31:0] tmp_66_fu_561_p4;
wire   [63:0] or_ln25_fu_571_p3;
wire   [63:0] zext_ln105_118_fu_557_p1;
wire   [63:0] xor_ln160_fu_607_p2;
wire   [63:0] xor_ln160_34_fu_611_p2;
wire   [0:0] bit_sel8_fu_621_p3;
wire   [0:0] xor_ln160_35_fu_628_p2;
wire   [62:0] trunc_ln160_fu_634_p1;
wire   [63:0] xor_ln160_s_fu_637_p3;
wire   [63:0] or_ln160_fu_615_p2;
wire   [63:0] xor_ln160_36_fu_650_p2;
wire   [63:0] and_ln160_fu_645_p2;
wire   [63:0] or_ln160_16_fu_655_p2;
wire   [0:0] tmp_fu_661_p3;
wire   [2:0] zext_ln161_fu_669_p1;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 t_33_fu_86 = 3'd0;
#0 v_35_fu_90 = 64'd0;
#0 j_18_fu_94 = 4'd0;
#0 ap_done_reg = 1'b0;
end

sikep503_kem_enc_hw_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter8_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln157_fu_210_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            j_18_fu_94 <= add_ln157_fu_216_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            j_18_fu_94 <= indvars_iv_cast_fu_182_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            t_33_fu_86 <= 3'd0;
        end else if ((ap_enable_reg_pp0_iter9 == 1'b1)) begin
            t_33_fu_86 <= t_fu_673_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            v_35_fu_90 <= v;
        end else if ((ap_enable_reg_pp0_iter7 == 1'b1)) begin
            v_35_fu_90 <= v_158_fu_519_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln105_reg_837 <= add_ln105_fu_457_p2;
        add_ln133_reg_847[63 : 32] <= add_ln133_fu_507_p2[63 : 32];
        add_ln133_reg_847_pp0_iter8_reg[63 : 32] <= add_ln133_reg_847[63 : 32];
        ah_reg_750 <= {{a_q0[63:32]}};
        al_reg_740 <= al_fu_274_p1;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        bh_reg_755 <= {{R_X_q0[63:32]}};
        bl_reg_745 <= bl_fu_278_p1;
        icmp_ln157_reg_726_pp0_iter2_reg <= icmp_ln157_reg_726_pp0_iter1_reg;
        icmp_ln157_reg_726_pp0_iter3_reg <= icmp_ln157_reg_726_pp0_iter2_reg;
        icmp_ln157_reg_726_pp0_iter4_reg <= icmp_ln157_reg_726_pp0_iter3_reg;
        icmp_ln157_reg_726_pp0_iter5_reg <= icmp_ln157_reg_726_pp0_iter4_reg;
        icmp_ln157_reg_726_pp0_iter6_reg <= icmp_ln157_reg_726_pp0_iter5_reg;
        icmp_ln157_reg_726_pp0_iter7_reg <= icmp_ln157_reg_726_pp0_iter6_reg;
        tempReg_reg_852 <= tempReg_fu_578_p2;
        tempReg_reg_852_pp0_iter8_reg <= tempReg_reg_852;
        tmp_305_reg_826 <= {{temp_fu_397_p2[33:32]}};
        tmp_306_reg_810 <= {{grp_fu_430_p_dout0[63:32]}};
        tmp_306_reg_810_pp0_iter5_reg <= tmp_306_reg_810;
        tmp_307_reg_816 <= {{grp_fu_426_p_dout0[63:32]}};
        tmp_307_reg_816_pp0_iter5_reg <= tmp_307_reg_816;
        tmp_308_reg_821 <= {{grp_fu_434_p_dout0[63:32]}};
        tmp_308_reg_821_pp0_iter5_reg <= tmp_308_reg_821;
        tmp_308_reg_821_pp0_iter6_reg <= tmp_308_reg_821_pp0_iter5_reg;
        tmp_309_reg_842 <= {{temp_57_fu_463_p2[33:32]}};
        tmp_s_reg_805 <= {{grp_fu_422_p_dout0[63:32]}};
        trunc_ln106_174_reg_789 <= trunc_ln106_174_fu_326_p1;
        trunc_ln106_175_reg_794 <= trunc_ln106_175_fu_330_p1;
        trunc_ln106_176_reg_799 <= trunc_ln106_176_fu_334_p1;
        trunc_ln106_176_reg_799_pp0_iter5_reg <= trunc_ln106_176_reg_799;
        trunc_ln106_reg_784 <= trunc_ln106_fu_322_p1;
        trunc_ln106_reg_784_pp0_iter5_reg <= trunc_ln106_reg_784;
        trunc_ln106_reg_784_pp0_iter6_reg <= trunc_ln106_reg_784_pp0_iter5_reg;
        trunc_ln125_reg_831 <= trunc_ln125_fu_413_p1;
        trunc_ln125_reg_831_pp0_iter6_reg <= trunc_ln125_reg_831;
        u_34_out_load_reg_861 <= u_34_out_i;
        u_reg_866 <= u_fu_593_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        icmp_ln157_reg_726 <= icmp_ln157_fu_210_p2;
        icmp_ln157_reg_726_pp0_iter1_reg <= icmp_ln157_reg_726;
        j_reg_720 <= ap_sig_allocacmp_j;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        R_X_ce0_local = 1'b1;
    end else begin
        R_X_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        a_ce0_local = 1'b1;
    end else begin
        a_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln157_fu_210_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter8_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_j = indvars_iv_cast_fu_182_p1;
    end else begin
        ap_sig_allocacmp_j = j_18_fu_94;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter8_reg == 1'b1) & (icmp_ln157_reg_726_pp0_iter7_reg == 1'd1))) begin
        t_33_out_ap_vld = 1'b1;
    end else begin
        t_33_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            u_34_out_o = zext_ln156_cast_fu_178_p1;
        end else if ((ap_enable_reg_pp0_iter8 == 1'b1)) begin
            u_34_out_o = u_fu_593_p2;
        end else begin
            u_34_out_o = u_34_out_i;
        end
    end else begin
        u_34_out_o = u_34_out_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1)))) begin
        u_34_out_o_ap_vld = 1'b1;
    end else begin
        u_34_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter8_reg == 1'b1) & (icmp_ln157_reg_726_pp0_iter7_reg == 1'd1))) begin
        v_35_out_ap_vld = 1'b1;
    end else begin
        v_35_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign R_X_address0 = zext_ln158_22_fu_269_p1;

assign R_X_ce0 = R_X_ce0_local;

assign a_address0 = zext_ln158_fu_230_p1;

assign a_ce0 = a_ce0_local;

assign add_ln105_fu_457_p2 = (trunc_ln130_fu_449_p1 + add_ln130_fu_429_p2);

assign add_ln123_fu_387_p2 = (zext_ln123_fu_381_p1 + zext_ln123_107_fu_384_p1);

assign add_ln130_133_fu_433_p2 = (zext_ln130_fu_426_p1 + zext_ln106_140_fu_420_p1);

assign add_ln130_134_fu_443_p2 = (zext_ln106_141_fu_423_p1 + zext_ln106_139_fu_417_p1);

assign add_ln130_fu_429_p2 = (trunc_ln106_176_reg_799_pp0_iter5_reg + tmp_306_reg_810_pp0_iter5_reg);

assign add_ln133_fu_507_p2 = (zext_ln133_fu_503_p1 + and_ln133_s_fu_489_p3);

assign add_ln157_fu_216_p2 = (ap_sig_allocacmp_j + 4'd1);

assign al_fu_274_p1 = a_q0[31:0];

assign and_ln133_9_fu_496_p3 = {{tmp_309_reg_842}, {32'd0}};

assign and_ln133_s_fu_489_p3 = {{tmp_308_reg_821_pp0_iter6_reg}, {32'd0}};

assign and_ln160_fu_645_p2 = (xor_ln160_s_fu_637_p3 & add_ln133_reg_847_pp0_iter8_reg);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign bit_sel5_fu_243_p3 = zext_ln158_21_fu_239_p1[7'd3];

assign bit_sel8_fu_621_p3 = tempReg_reg_852_pp0_iter8_reg[64'd63];

assign bl_fu_278_p1 = R_X_q0[31:0];

assign carry_fu_549_p3 = xor_ln105_60_fu_543_p2[32'd63];

assign grp_fu_422_p_ce = 1'b1;

assign grp_fu_422_p_din0 = zext_ln105_117_fu_312_p1;

assign grp_fu_422_p_din1 = zext_ln105_fu_302_p1;

assign grp_fu_426_p_ce = 1'b1;

assign grp_fu_426_p_din0 = zext_ln112_fu_317_p1;

assign grp_fu_426_p_din1 = zext_ln105_fu_302_p1;

assign grp_fu_430_p_ce = 1'b1;

assign grp_fu_430_p_din0 = zext_ln105_117_fu_312_p1;

assign grp_fu_430_p_din1 = zext_ln110_fu_307_p1;

assign grp_fu_434_p_ce = 1'b1;

assign grp_fu_434_p_din0 = zext_ln112_fu_317_p1;

assign grp_fu_434_p_din1 = zext_ln110_fu_307_p1;

assign icmp_ln157_fu_210_p2 = ((ap_sig_allocacmp_j == 4'd8) ? 1'b1 : 1'b0);

assign indvars_iv_cast_fu_182_p1 = indvars_iv;

assign or_ln105_12_fu_537_p2 = (xor_ln105_59_fu_531_p2 | xor_ln105_58_fu_525_p2);

assign or_ln160_16_fu_655_p2 = (xor_ln160_36_fu_650_p2 | and_ln160_fu_645_p2);

assign or_ln160_fu_615_p2 = (xor_ln160_fu_607_p2 | xor_ln160_34_fu_611_p2);

assign or_ln25_fu_571_p3 = {{tmp_66_fu_561_p4}, {add_ln105_reg_837}};

assign or_ln_fu_513_p3 = {{trunc_ln125_reg_831_pp0_iter6_reg}, {trunc_ln106_reg_784_pp0_iter6_reg}};

assign shl_ln125_s_fu_482_p3 = {{trunc_ln125_reg_831_pp0_iter6_reg}, {32'd0}};

assign sub_ln158_fu_235_p2 = (i_24 - j_reg_720);

assign t_33_out = t_33_fu_86;

assign t_fu_673_p2 = (zext_ln161_fu_669_p1 + t_33_fu_86);

assign tempReg_fu_578_p2 = (or_ln25_fu_571_p3 + zext_ln105_118_fu_557_p1);

assign temp_57_fu_463_p2 = (zext_ln130_108_fu_453_p1 + zext_ln130_107_fu_439_p1);

assign temp_fu_397_p2 = (zext_ln123_108_fu_393_p1 + zext_ln106_fu_378_p1);

assign tmp_66_fu_561_p4 = {{add_ln133_fu_507_p2[63:32]}};

assign tmp_fu_661_p3 = or_ln160_16_fu_655_p2[32'd63];

assign trunc_ln106_174_fu_326_p1 = grp_fu_426_p_dout0[31:0];

assign trunc_ln106_175_fu_330_p1 = grp_fu_430_p_dout0[31:0];

assign trunc_ln106_176_fu_334_p1 = grp_fu_434_p_dout0[31:0];

assign trunc_ln106_fu_322_p1 = grp_fu_422_p_dout0[31:0];

assign trunc_ln125_fu_413_p1 = temp_fu_397_p2[31:0];

assign trunc_ln130_fu_449_p1 = add_ln130_134_fu_443_p2[31:0];

assign trunc_ln158_14_fu_257_p1 = sub_ln158_fu_235_p2[2:0];

assign trunc_ln158_fu_227_p1 = j_reg_720[2:0];

assign trunc_ln160_fu_634_p1 = tempReg_reg_852_pp0_iter8_reg[62:0];

assign u_fu_593_p2 = (tempReg_reg_852 + u_34_out_i);

assign v_158_fu_519_p2 = (or_ln_fu_513_p3 + v_35_fu_90);

assign v_35_out = v_35_fu_90;

assign xor_ln105_58_fu_525_p2 = (v_158_fu_519_p2 ^ shl_ln125_s_fu_482_p3);

assign xor_ln105_59_fu_531_p2 = (v_35_fu_90 ^ shl_ln125_s_fu_482_p3);

assign xor_ln105_60_fu_543_p2 = (v_158_fu_519_p2 ^ or_ln105_12_fu_537_p2);

assign xor_ln158_fu_251_p2 = (bit_sel5_fu_243_p3 ^ 1'd1);

assign xor_ln160_34_fu_611_p2 = (u_34_out_load_reg_861 ^ tempReg_reg_852_pp0_iter8_reg);

assign xor_ln160_35_fu_628_p2 = (bit_sel8_fu_621_p3 ^ 1'd1);

assign xor_ln160_36_fu_650_p2 = (u_reg_866 ^ or_ln160_fu_615_p2);

assign xor_ln160_fu_607_p2 = (u_reg_866 ^ tempReg_reg_852_pp0_iter8_reg);

assign xor_ln160_s_fu_637_p3 = {{xor_ln160_35_fu_628_p2}, {trunc_ln160_fu_634_p1}};

assign xor_ln3_fu_261_p3 = {{xor_ln158_fu_251_p2}, {trunc_ln158_14_fu_257_p1}};

assign zext_ln105_117_fu_312_p1 = bl_reg_745;

assign zext_ln105_118_fu_557_p1 = carry_fu_549_p3;

assign zext_ln105_fu_302_p1 = al_reg_740;

assign zext_ln106_139_fu_417_p1 = tmp_305_reg_826;

assign zext_ln106_140_fu_420_p1 = tmp_306_reg_810_pp0_iter5_reg;

assign zext_ln106_141_fu_423_p1 = tmp_307_reg_816_pp0_iter5_reg;

assign zext_ln106_fu_378_p1 = tmp_s_reg_805;

assign zext_ln110_fu_307_p1 = ah_reg_750;

assign zext_ln112_fu_317_p1 = bh_reg_755;

assign zext_ln123_107_fu_384_p1 = trunc_ln106_174_reg_789;

assign zext_ln123_108_fu_393_p1 = add_ln123_fu_387_p2;

assign zext_ln123_fu_381_p1 = trunc_ln106_175_reg_794;

assign zext_ln130_107_fu_439_p1 = add_ln130_133_fu_433_p2;

assign zext_ln130_108_fu_453_p1 = add_ln130_134_fu_443_p2;

assign zext_ln130_fu_426_p1 = trunc_ln106_176_reg_799_pp0_iter5_reg;

assign zext_ln133_fu_503_p1 = and_ln133_9_fu_496_p3;

assign zext_ln156_cast_fu_178_p1 = zext_ln156;

assign zext_ln158_21_fu_239_p1 = sub_ln158_fu_235_p2;

assign zext_ln158_22_fu_269_p1 = xor_ln3_fu_261_p3;

assign zext_ln158_fu_230_p1 = trunc_ln158_fu_227_p1;

assign zext_ln161_fu_669_p1 = tmp_fu_661_p3;

always @ (posedge ap_clk) begin
    add_ln133_reg_847[31:0] <= 32'b00000000000000000000000000000000;
    add_ln133_reg_847_pp0_iter8_reg[31:0] <= 32'b00000000000000000000000000000000;
end

endmodule //sikep503_kem_enc_hw_mp_mul_1_Pipeline_VITIS_LOOP_157_4
