# Function: <code>intel_pmu_enable_bts</code>

## Status
<b>Regular</b>
<ul>
<li>
<details>
<summary>In <code>4.4</code>: ✅</summary>

```c
void intel_pmu_enable_bts(u64 config);
```

**Collision:** Unique Global

**Inline:** No

**Transformation:** False

**Instances:**

```
In arch/x86/events/intel/ds.c (ffffffff81010720)
Location: arch/x86/events/intel/ds.c:466
Inline: False
Direct callers:
  - arch/x86/events/intel/core.c:__intel_pmu_enable_all
  - arch/x86/events/intel/core.c:intel_pmu_enable_event
  - arch/x86/events/intel/bts.c:__bts_event_start
```
**Symbols:**

```
ffffffff81010720-ffffffff810107bb: intel_pmu_enable_bts (STB_GLOBAL)
```
</details>
</li>
<li>
<details>
<summary>In <code>4.8</code>: ✅</summary>

```c
void intel_pmu_enable_bts(u64 config);
```

**Collision:** Unique Global

**Inline:** No

**Transformation:** False

**Instances:**

```
In arch/x86/events/intel/ds.c (ffffffff81010130)
Location: arch/x86/events/intel/ds.c:475
Inline: False
Direct callers:
  - arch/x86/events/intel/core.c:intel_pmu_enable_event
  - arch/x86/events/intel/bts.c:__bts_event_start
```
**Symbols:**

```
ffffffff81010130-ffffffff8101019c: intel_pmu_enable_bts (STB_GLOBAL)
```
</details>
</li>
<li>
<details>
<summary>In <code>4.10</code>: ✅</summary>

```c
void intel_pmu_enable_bts(u64 config);
```

**Collision:** Unique Global

**Inline:** No

**Transformation:** False

**Instances:**

```
In arch/x86/events/intel/ds.c (ffffffff810102f0)
Location: arch/x86/events/intel/ds.c:475
Inline: False
Direct callers:
  - arch/x86/events/intel/core.c:intel_pmu_enable_event
  - arch/x86/events/intel/bts.c:__bts_event_start
```
**Symbols:**

```
ffffffff810102f0-ffffffff8101035c: intel_pmu_enable_bts (STB_GLOBAL)
```
</details>
</li>
<li>
<details>
<summary>In <code>4.13</code>: ✅</summary>

```c
void intel_pmu_enable_bts(u64 config);
```

**Collision:** Unique Global

**Inline:** No

**Transformation:** False

**Instances:**

```
In arch/x86/events/intel/ds.c (ffffffff8100e8f0)
Location: arch/x86/events/intel/ds.c:485
Inline: False
Direct callers:
  - arch/x86/events/intel/core.c:intel_pmu_enable_event
  - arch/x86/events/intel/bts.c:__bts_event_start
```
**Symbols:**

```
ffffffff8100e8f0-ffffffff8100e95c: intel_pmu_enable_bts (STB_GLOBAL)
```
</details>
</li>
<li>
<details>
<summary>In <code>4.15</code>: ✅</summary>

```c
void intel_pmu_enable_bts(u64 config);
```

**Collision:** Unique Global

**Inline:** No

**Transformation:** False

**Instances:**

```
In arch/x86/events/intel/ds.c (ffffffff8100f0a0)
Location: arch/x86/events/intel/ds.c:541
Inline: False
Direct callers:
  - arch/x86/events/intel/core.c:intel_pmu_enable_event
  - arch/x86/events/intel/bts.c:__bts_event_start
```
**Symbols:**

```
ffffffff8100f0a0-ffffffff8100f10c: intel_pmu_enable_bts (STB_GLOBAL)
```
</details>
</li>
<li>
<details>
<summary>In <code>4.18</code>: ✅</summary>

```c
void intel_pmu_enable_bts(u64 config);
```

**Collision:** Unique Global

**Inline:** No

**Transformation:** False

**Instances:**

```
In arch/x86/events/intel/ds.c (ffffffff8100f9f0)
Location: arch/x86/events/intel/ds.c:543
Inline: False
Direct callers:
  - arch/x86/events/intel/core.c:intel_pmu_enable_event
  - arch/x86/events/intel/bts.c:__bts_event_start
```
**Symbols:**

```
ffffffff8100f9f0-ffffffff8100fa5c: intel_pmu_enable_bts (STB_GLOBAL)
```
</details>
</li>
<li>
<details>
<summary>In <code>5.0</code>: ✅</summary>

```c
void intel_pmu_enable_bts(u64 config);
```

**Collision:** Unique Global

**Inline:** No

**Transformation:** False

**Instances:**

```
In arch/x86/events/intel/ds.c (ffffffff8100ffc0)
Location: arch/x86/events/intel/ds.c:543
Inline: False
Direct callers:
  - arch/x86/events/intel/core.c:intel_pmu_enable_event
  - arch/x86/events/intel/bts.c:__bts_event_start
```
**Symbols:**

```
ffffffff8100ffc0-ffffffff8101002c: intel_pmu_enable_bts (STB_GLOBAL)
```
</details>
</li>
<li>
<details>
<summary>In <code>5.3</code>: ✅</summary>

```c
void intel_pmu_enable_bts(u64 config);
```

**Collision:** Unique Global

**Inline:** No

**Transformation:** False

**Instances:**

```
In arch/x86/events/intel/ds.c (ffffffff81011100)
Location: arch/x86/events/intel/ds.c:543
Inline: False
Direct callers:
  - arch/x86/events/intel/core.c:intel_pmu_enable_event
  - arch/x86/events/intel/bts.c:__bts_event_start
```
**Symbols:**

```
ffffffff81011100-ffffffff8101116c: intel_pmu_enable_bts (STB_GLOBAL)
```
</details>
</li>
<li>
<details>
<summary>In <code>5.4</code>: ✅</summary>

```c
void intel_pmu_enable_bts(u64 config);
```

**Collision:** Unique Global

**Inline:** No

**Transformation:** False

**Instances:**

```
In arch/x86/events/intel/ds.c (ffffffff810117e0)
Location: arch/x86/events/intel/ds.c:543
Inline: False
Direct callers:
  - arch/x86/events/intel/core.c:intel_pmu_enable_event
  - arch/x86/events/intel/bts.c:__bts_event_start
```
**Symbols:**

```
ffffffff810117e0-ffffffff8101184c: intel_pmu_enable_bts (STB_GLOBAL)
```
</details>
</li>
<li>
<details>
<summary>In <code>5.8</code>: ✅</summary>

```c
void intel_pmu_enable_bts(u64 config);
```

**Collision:** Unique Global

**Inline:** No

**Transformation:** False

**Instances:**

```
In arch/x86/events/intel/ds.c (ffffffff81012c40)
Location: arch/x86/events/intel/ds.c:544
Inline: False
Direct callers:
  - arch/x86/events/intel/core.c:intel_pmu_enable_event
  - arch/x86/events/intel/bts.c:__bts_event_start
```
**Symbols:**

```
ffffffff81012c40-ffffffff81012cac: intel_pmu_enable_bts (STB_GLOBAL)
```
</details>
</li>
<li>
<details>
<summary>In <code>5.11</code>: ✅</summary>

```c
void intel_pmu_enable_bts(u64 config);
```

**Collision:** Unique Global

**Inline:** No

**Transformation:** False

**Instances:**

```
In arch/x86/events/intel/ds.c (ffffffff810127e0)
Location: arch/x86/events/intel/ds.c:544
Inline: False
Direct callers:
  - arch/x86/events/intel/core.c:intel_pmu_enable_event
  - arch/x86/events/intel/bts.c:__bts_event_start
```
**Symbols:**

```
ffffffff810127e0-ffffffff8101284c: intel_pmu_enable_bts (STB_GLOBAL)
```
</details>
</li>
<li>
<details>
<summary>In <code>5.13</code>: ✅</summary>

```c
void intel_pmu_enable_bts(u64 config);
```

**Collision:** Unique Global

**Inline:** No

**Transformation:** False

**Instances:**

```
In arch/x86/events/intel/ds.c (ffffffff810139d0)
Location: arch/x86/events/intel/ds.c:609
Inline: False
Direct callers:
  - arch/x86/events/intel/core.c:intel_pmu_enable_event
  - arch/x86/events/intel/bts.c:__bts_event_start
```
**Symbols:**

```
ffffffff810139d0-ffffffff81013a3c: intel_pmu_enable_bts (STB_GLOBAL)
```
</details>
</li>
<li>
<details>
<summary>In <code>5.15</code>: ✅</summary>

```c
void intel_pmu_enable_bts(u64 config);
```

**Collision:** Unique Global

**Inline:** No

**Transformation:** False

**Instances:**

```
In arch/x86/events/intel/ds.c (ffffffff81014cf0)
Location: arch/x86/events/intel/ds.c:609
Inline: False
Direct callers:
  - arch/x86/events/intel/core.c:intel_pmu_enable_event
  - arch/x86/events/intel/bts.c:__bts_event_start
```
**Symbols:**

```
ffffffff81014cf0-ffffffff81014d5c: intel_pmu_enable_bts (STB_GLOBAL)
```
</details>
</li>
<li>
<details>
<summary>In <code>5.19</code>: ✅</summary>

```c
void intel_pmu_enable_bts(u64 config);
```

**Collision:** Unique Global

**Inline:** No

**Transformation:** False

**Instances:**

```
In arch/x86/events/intel/ds.c (ffffffff81016b00)
Location: arch/x86/events/intel/ds.c:658
Inline: False
Direct callers:
  - arch/x86/events/intel/core.c:intel_pmu_enable_event
  - arch/x86/events/intel/bts.c:__bts_event_start
```
**Symbols:**

```
ffffffff81016b00-ffffffff81016b84: intel_pmu_enable_bts (STB_GLOBAL)
```
</details>
</li>
<li>
<details>
<summary>In <code>6.2</code>: ✅</summary>

```c
void intel_pmu_enable_bts(u64 config);
```

**Collision:** Unique Global

**Inline:** No

**Transformation:** False

**Instances:**

```
In arch/x86/events/intel/ds.c (ffffffff8101ac80)
Location: arch/x86/events/intel/ds.c:665
Inline: False
Direct callers:
  - arch/x86/events/intel/core.c:intel_pmu_enable_event
  - arch/x86/events/intel/bts.c:__bts_event_start
```
**Symbols:**

```
ffffffff8101ac80-ffffffff8101ad04: intel_pmu_enable_bts (STB_GLOBAL)
```
</details>
</li>
<li>
<details>
<summary>In <code>6.5</code>: ✅</summary>

```c
void intel_pmu_enable_bts(u64 config);
```

**Collision:** Unique Global

**Inline:** No

**Transformation:** False

**Instances:**

```
In arch/x86/events/intel/ds.c (ffffffff8101a710)
Location: arch/x86/events/intel/ds.c:713
Inline: False
Direct callers:
  - arch/x86/events/intel/core.c:intel_pmu_enable_event
  - arch/x86/events/intel/bts.c:__bts_event_start
```
**Symbols:**

```
ffffffff8101a710-ffffffff8101a794: intel_pmu_enable_bts (STB_GLOBAL)
```
</details>
</li>
<li>
<details>
<summary>In <code>6.8</code>: ✅</summary>

```c
void intel_pmu_enable_bts(u64 config);
```

**Collision:** Unique Global

**Inline:** No

**Transformation:** False

**Instances:**

```
In arch/x86/events/intel/ds.c (ffffffff81020270)
Location: arch/x86/events/intel/ds.c:718
Inline: False
Direct callers:
  - arch/x86/events/intel/core.c:intel_pmu_enable_event
  - arch/x86/events/intel/bts.c:__bts_event_start
```
**Symbols:**

```
ffffffff81020270-ffffffff810202f4: intel_pmu_enable_bts (STB_GLOBAL)
```
</details>
</li>
</ul>
<b>Arch</b>
<ul>
<li>
In <code>arm64</code>: Absent ⚠️
</li>
<li>
In <code>armhf</code>: Absent ⚠️
</li>
<li>
In <code>ppc64el</code>: Absent ⚠️
</li>
<li>
In <code>riscv64</code>: Absent ⚠️
</li>
</ul>
<b>Flavor</b>
<ul>
<li>
<details>
<summary>In <code>aws</code>: ✅</summary>

```c
void intel_pmu_enable_bts(u64 config);
```

**Collision:** Unique Global

**Inline:** No

**Transformation:** False

**Instances:**

```
In arch/x86/events/intel/ds.c (ffffffff810117e0)
Location: arch/x86/events/intel/ds.c:543
Inline: False
Direct callers:
  - arch/x86/events/intel/core.c:intel_pmu_enable_event
  - arch/x86/events/intel/bts.c:__bts_event_start
```
**Symbols:**

```
ffffffff810117e0-ffffffff8101184c: intel_pmu_enable_bts (STB_GLOBAL)
```
</details>
</li>
<li>
<details>
<summary>In <code>azure</code>: ✅</summary>

```c
void intel_pmu_enable_bts(u64 config);
```

**Collision:** Unique Global

**Inline:** No

**Transformation:** False

**Instances:**

```
In arch/x86/events/intel/ds.c (ffffffff81010580)
Location: arch/x86/events/intel/ds.c:543
Inline: False
Direct callers:
  - arch/x86/events/intel/core.c:intel_pmu_enable_event
  - arch/x86/events/intel/bts.c:__bts_event_start
```
**Symbols:**

```
ffffffff81010580-ffffffff8101061b: intel_pmu_enable_bts (STB_GLOBAL)
```
</details>
</li>
<li>
<details>
<summary>In <code>gcp</code>: ✅</summary>

```c
void intel_pmu_enable_bts(u64 config);
```

**Collision:** Unique Global

**Inline:** No

**Transformation:** False

**Instances:**

```
In arch/x86/events/intel/ds.c (ffffffff810117a0)
Location: arch/x86/events/intel/ds.c:543
Inline: False
Direct callers:
  - arch/x86/events/intel/core.c:intel_pmu_enable_event
  - arch/x86/events/intel/bts.c:__bts_event_start
```
**Symbols:**

```
ffffffff810117a0-ffffffff8101180c: intel_pmu_enable_bts (STB_GLOBAL)
```
</details>
</li>
<li>
<details>
<summary>In <code>lowlatency</code>: ✅</summary>

```c
void intel_pmu_enable_bts(u64 config);
```

**Collision:** Unique Global

**Inline:** No

**Transformation:** False

**Instances:**

```
In arch/x86/events/intel/ds.c (ffffffff810119b0)
Location: arch/x86/events/intel/ds.c:543
Inline: False
Direct callers:
  - arch/x86/events/intel/core.c:intel_pmu_enable_event
  - arch/x86/events/intel/bts.c:__bts_event_start
```
**Symbols:**

```
ffffffff810119b0-ffffffff81011a1c: intel_pmu_enable_bts (STB_GLOBAL)
```
</details>
</li>
</ul>

## Differences
<b>Regular</b>
<ul>
<li>
No changes between <code>4.4</code> and <code>4.8</code> ✅
</li>
<li>
No changes between <code>4.8</code> and <code>4.10</code> ✅
</li>
<li>
No changes between <code>4.10</code> and <code>4.13</code> ✅
</li>
<li>
No changes between <code>4.13</code> and <code>4.15</code> ✅
</li>
<li>
No changes between <code>4.15</code> and <code>4.18</code> ✅
</li>
<li>
No changes between <code>4.18</code> and <code>5.0</code> ✅
</li>
<li>
No changes between <code>5.0</code> and <code>5.3</code> ✅
</li>
<li>
No changes between <code>5.3</code> and <code>5.4</code> ✅
</li>
<li>
No changes between <code>5.4</code> and <code>5.8</code> ✅
</li>
<li>
No changes between <code>5.8</code> and <code>5.11</code> ✅
</li>
<li>
No changes between <code>5.11</code> and <code>5.13</code> ✅
</li>
<li>
No changes between <code>5.13</code> and <code>5.15</code> ✅
</li>
<li>
No changes between <code>5.15</code> and <code>5.19</code> ✅
</li>
<li>
No changes between <code>5.19</code> and <code>6.2</code> ✅
</li>
<li>
No changes between <code>6.2</code> and <code>6.5</code> ✅
</li>
<li>
No changes between <code>6.5</code> and <code>6.8</code> ✅
</li>
</ul>
<b>Arch</b>
<ul>
</ul>
<b>Flavor</b>
<ul>
<li>
No changes between <code>generic</code> and <code>aws</code> ✅
</li>
<li>
No changes between <code>generic</code> and <code>azure</code> ✅
</li>
<li>
No changes between <code>generic</code> and <code>gcp</code> ✅
</li>
<li>
No changes between <code>generic</code> and <code>lowlatency</code> ✅
</li>
</ul>
