module flipflop 
(
	input logic D,
	input logic Clk,
	input Reset,
	output logic Q, NMI

);
 
	always_ff @ (posedge Clk)
	begin
	if (Reset)
	Q <= 1'b1;
	else
	Q <= D;
	end 
	
	always_comb
	begin
	if (D == 1'b1 && Q == 1'b0)
	NMI = 1'b1;
	else
	NMI = 1'b0;
	end
	
endmodule 