LIBRARY IEEE;
USE  IEEE.STD_LOGIC_1164.all;
USE  IEEE.STD_LOGIC_ARITH.all;
USE  IEEE.STD_LOGIC_UNSIGNED.all;

ENTITY MAR IS
	PORT(
			CLK : IN STD_LOGIC;
			CLR : IN STD_LOGIC;
			LOAD : IN STD_LOGIC;
			INDATA : IN STD_LOGIC_VECTOR(15 DOWNTO 0);
			OUTDATA : OUT STD_LOGIC_VECTOR(15 DOWNTO 0)
		);
END MAR;

ARCHITECTURE main OF MAR IS
BEGIN
END main;