M:main
F:G$main$0_0$0({2}DF,SI:S),Z,0,-2,0,0,0
S:Lmain.main$ui16_TIM3_counter$1_0$403({2}SI:U),R,0,0,[yl,yh]
S:Lmain.main$ui16_ebike_app_controller_counter$1_0$403({2}SI:U),B,1,-12
S:Lmain.main$ui16_motor_controller_counter$1_0$403({2}SI:U),B,1,-10
S:Lmain.main$ui16_debug_uart_counter$1_0$403({2}SI:U),R,0,0,[]
S:Lmain.main$ui16_temp$1_0$403({2}SI:U),R,0,0,[]
S:Lmain.main$ui16_throttle_value_filtered$1_0$403({2}SI:U),R,0,0,[]
S:Lmain.main$ui32_delay$1_0$403({4}SL:U),B,1,-8
S:Lmain.main$sloc0$0_1$0({2}SI:U),B,1,-12
S:Lmain.main$sloc1$0_1$0({2}SI:U),B,1,-10
S:Lmain.main$sloc2$0_1$0({4}SL:U),B,1,-8
S:Lmain.main$sloc3$0_1$0({4}SL:U),B,1,-4
S:Lmain.main$sloc4$0_1$0({2}SI:U),B,1,-2
T:Fmain$TIM1_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$SMCR$0_0$0({1}SC:U),Z,0,0)({3}S:S$ETR$0_0$0({1}SC:U),Z,0,0)({4}S:S$IER$0_0$0({1}SC:U),Z,0,0)({5}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({6}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({7}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({8}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({10}S:S$CCMR3$0_0$0({1}SC:U),Z,0,0)({11}S:S$CCMR4$0_0$0({1}SC:U),Z,0,0)({12}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({13}S:S$CCER2$0_0$0({1}SC:U),Z,0,0)({14}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({15}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({16}S:S$PSCRH$0_0$0({1}SC:U),Z,0,0)({17}S:S$PSCRL$0_0$0({1}SC:U),Z,0,0)({18}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({19}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({20}S:S$RCR$0_0$0({1}SC:U),Z,0,0)({21}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({22}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({23}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({24}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)({25}S:S$CCR3H$0_0$0({1}SC:U),Z,0,0)({26}S:S$CCR3L$0_0$0({1}SC:U),Z,0,0)({27}S:S$CCR4H$0_0$0({1}SC:U),Z,0,0)({28}S:S$CCR4L$0_0$0({1}SC:U),Z,0,0)({29}S:S$BKR$0_0$0({1}SC:U),Z,0,0)({30}S:S$DTR$0_0$0({1}SC:U),Z,0,0)({31}S:S$OISR$0_0$0({1}SC:U),Z,0,0)]
T:Fmain$TIM2_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$IER$0_0$0({1}SC:U),Z,0,0)({2}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({5}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({6}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({7}S:S$CCMR3$0_0$0({1}SC:U),Z,0,0)({8}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCER2$0_0$0({1}SC:U),Z,0,0)({10}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({11}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({12}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({13}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({14}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({15}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({16}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({17}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({18}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)({19}S:S$CCR3H$0_0$0({1}SC:U),Z,0,0)({20}S:S$CCR3L$0_0$0({1}SC:U),Z,0,0)]
T:Fmain$BEEP_struct[({0}S:S$CSR$0_0$0({1}SC:U),Z,0,0)]
T:Fmain$TIM3_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$IER$0_0$0({1}SC:U),Z,0,0)({2}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({5}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({6}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({7}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({8}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({9}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({10}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({11}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({12}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({13}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({14}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({15}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({16}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)]
T:Fmain$TIM4_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$IER$0_0$0({1}SC:U),Z,0,0)({2}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({4}S:S$CNTR$0_0$0({1}SC:U),Z,0,0)({5}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({6}S:S$ARR$0_0$0({1}SC:U),Z,0,0)]
T:Fmain$TIM5_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$SMCR$0_0$0({1}SC:U),Z,0,0)({3}S:S$IER$0_0$0({1}SC:U),Z,0,0)({4}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({7}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({8}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCMR3$0_0$0({1}SC:U),Z,0,0)({10}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({11}S:S$CCER2$0_0$0({1}SC:U),Z,0,0)({12}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({13}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({14}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({15}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({16}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({17}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({18}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({19}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({20}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)({21}S:S$CCR3H$0_0$0({1}SC:U),Z,0,0)({22}S:S$CCR3L$0_0$0({1}SC:U),Z,0,0)]
T:Fmain$TIM6_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$SMCR$0_0$0({1}SC:U),Z,0,0)({3}S:S$IER$0_0$0({1}SC:U),Z,0,0)({4}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({6}S:S$CNTR$0_0$0({1}SC:U),Z,0,0)({7}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({8}S:S$ARR$0_0$0({1}SC:U),Z,0,0)]
T:Fmain$IWDG_struct[({0}S:S$KR$0_0$0({1}SC:U),Z,0,0)({1}S:S$PR$0_0$0({1}SC:U),Z,0,0)({2}S:S$RLR$0_0$0({1}SC:U),Z,0,0)]
T:Fmain$GPIO_struct[({0}S:S$ODR$0_0$0({1}SC:U),Z,0,0)({1}S:S$IDR$0_0$0({1}SC:U),Z,0,0)({2}S:S$DDR$0_0$0({1}SC:U),Z,0,0)({3}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR2$0_0$0({1}SC:U),Z,0,0)]
T:Fmain$WWDG_struct[({0}S:S$CR$0_0$0({1}SC:U),Z,0,0)({1}S:S$WR$0_0$0({1}SC:U),Z,0,0)]
T:Fmain$__00000000[({0}S:S$MCR$0_0$0({1}SC:U),Z,0,0)({1}S:S$MSR$0_0$0({1}SC:U),Z,0,0)({2}S:S$TSR$0_0$0({1}SC:U),Z,0,0)({3}S:S$TPR$0_0$0({1}SC:U),Z,0,0)({4}S:S$RFR$0_0$0({1}SC:U),Z,0,0)({5}S:S$IER$0_0$0({1}SC:U),Z,0,0)({6}S:S$DGR$0_0$0({1}SC:U),Z,0,0)({7}S:S$PSR$0_0$0({1}SC:U),Z,0,0)({8}S:S$Page$0_0$0({16}ST__00000001:S),Z,0,0)]
T:Fmain$EXTI_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)]
T:Fmain$__00000001[({0}S:S$TxMailbox$0_0$0({16}ST__00000002:S),Z,0,0)({0}S:S$Filter$0_0$0({16}ST__00000003:S),Z,0,0)({0}S:S$Filter01$0_0$0({16}ST__00000004:S),Z,0,0)({0}S:S$Filter23$0_0$0({16}ST__00000005:S),Z,0,0)({0}S:S$Filter45$0_0$0({16}ST__00000006:S),Z,0,0)({0}S:S$Config$0_0$0({16}ST__00000007:S),Z,0,0)({0}S:S$RxFIFO$0_0$0({16}ST__00000008:S),Z,0,0)]
T:Fmain$__00000002[({0}S:S$MCSR$0_0$0({1}SC:U),Z,0,0)({1}S:S$MDLCR$0_0$0({1}SC:U),Z,0,0)({2}S:S$MIDR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$MIDR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$MIDR3$0_0$0({1}SC:U),Z,0,0)({5}S:S$MIDR4$0_0$0({1}SC:U),Z,0,0)({6}S:S$MDAR1$0_0$0({1}SC:U),Z,0,0)({7}S:S$MDAR2$0_0$0({1}SC:U),Z,0,0)({8}S:S$MDAR3$0_0$0({1}SC:U),Z,0,0)({9}S:S$MDAR4$0_0$0({1}SC:U),Z,0,0)({10}S:S$MDAR5$0_0$0({1}SC:U),Z,0,0)({11}S:S$MDAR6$0_0$0({1}SC:U),Z,0,0)({12}S:S$MDAR7$0_0$0({1}SC:U),Z,0,0)({13}S:S$MDAR8$0_0$0({1}SC:U),Z,0,0)({14}S:S$MTSRL$0_0$0({1}SC:U),Z,0,0)({15}S:S$MTSRH$0_0$0({1}SC:U),Z,0,0)]
T:Fmain$__00000003[({0}S:S$FR01$0_0$0({1}SC:U),Z,0,0)({1}S:S$FR02$0_0$0({1}SC:U),Z,0,0)({2}S:S$FR03$0_0$0({1}SC:U),Z,0,0)({3}S:S$FR04$0_0$0({1}SC:U),Z,0,0)({4}S:S$FR05$0_0$0({1}SC:U),Z,0,0)({5}S:S$FR06$0_0$0({1}SC:U),Z,0,0)({6}S:S$FR07$0_0$0({1}SC:U),Z,0,0)({7}S:S$FR08$0_0$0({1}SC:U),Z,0,0)({8}S:S$FR09$0_0$0({1}SC:U),Z,0,0)({9}S:S$FR10$0_0$0({1}SC:U),Z,0,0)({10}S:S$FR11$0_0$0({1}SC:U),Z,0,0)({11}S:S$FR12$0_0$0({1}SC:U),Z,0,0)({12}S:S$FR13$0_0$0({1}SC:U),Z,0,0)({13}S:S$FR14$0_0$0({1}SC:U),Z,0,0)({14}S:S$FR15$0_0$0({1}SC:U),Z,0,0)({15}S:S$FR16$0_0$0({1}SC:U),Z,0,0)]
T:Fmain$__00000004[({0}S:S$F0R1$0_0$0({1}SC:U),Z,0,0)({1}S:S$F0R2$0_0$0({1}SC:U),Z,0,0)({2}S:S$F0R3$0_0$0({1}SC:U),Z,0,0)({3}S:S$F0R4$0_0$0({1}SC:U),Z,0,0)({4}S:S$F0R5$0_0$0({1}SC:U),Z,0,0)({5}S:S$F0R6$0_0$0({1}SC:U),Z,0,0)({6}S:S$F0R7$0_0$0({1}SC:U),Z,0,0)({7}S:S$F0R8$0_0$0({1}SC:U),Z,0,0)({8}S:S$F1R1$0_0$0({1}SC:U),Z,0,0)({9}S:S$F1R2$0_0$0({1}SC:U),Z,0,0)({10}S:S$F1R3$0_0$0({1}SC:U),Z,0,0)({11}S:S$F1R4$0_0$0({1}SC:U),Z,0,0)({12}S:S$F1R5$0_0$0({1}SC:U),Z,0,0)({13}S:S$F1R6$0_0$0({1}SC:U),Z,0,0)({14}S:S$F1R7$0_0$0({1}SC:U),Z,0,0)({15}S:S$F1R8$0_0$0({1}SC:U),Z,0,0)]
T:Fmain$__00000005[({0}S:S$F2R1$0_0$0({1}SC:U),Z,0,0)({1}S:S$F2R2$0_0$0({1}SC:U),Z,0,0)({2}S:S$F2R3$0_0$0({1}SC:U),Z,0,0)({3}S:S$F2R4$0_0$0({1}SC:U),Z,0,0)({4}S:S$F2R5$0_0$0({1}SC:U),Z,0,0)({5}S:S$F2R6$0_0$0({1}SC:U),Z,0,0)({6}S:S$F2R7$0_0$0({1}SC:U),Z,0,0)({7}S:S$F2R8$0_0$0({1}SC:U),Z,0,0)({8}S:S$F3R1$0_0$0({1}SC:U),Z,0,0)({9}S:S$F3R2$0_0$0({1}SC:U),Z,0,0)({10}S:S$F3R3$0_0$0({1}SC:U),Z,0,0)({11}S:S$F3R4$0_0$0({1}SC:U),Z,0,0)({12}S:S$F3R5$0_0$0({1}SC:U),Z,0,0)({13}S:S$F3R6$0_0$0({1}SC:U),Z,0,0)({14}S:S$F3R7$0_0$0({1}SC:U),Z,0,0)({15}S:S$F3R8$0_0$0({1}SC:U),Z,0,0)]
T:Fmain$__00000006[({0}S:S$F4R1$0_0$0({1}SC:U),Z,0,0)({1}S:S$F4R2$0_0$0({1}SC:U),Z,0,0)({2}S:S$F4R3$0_0$0({1}SC:U),Z,0,0)({3}S:S$F4R4$0_0$0({1}SC:U),Z,0,0)({4}S:S$F4R5$0_0$0({1}SC:U),Z,0,0)({5}S:S$F4R6$0_0$0({1}SC:U),Z,0,0)({6}S:S$F4R7$0_0$0({1}SC:U),Z,0,0)({7}S:S$F4R8$0_0$0({1}SC:U),Z,0,0)({8}S:S$F5R1$0_0$0({1}SC:U),Z,0,0)({9}S:S$F5R2$0_0$0({1}SC:U),Z,0,0)({10}S:S$F5R3$0_0$0({1}SC:U),Z,0,0)({11}S:S$F5R4$0_0$0({1}SC:U),Z,0,0)({12}S:S$F5R5$0_0$0({1}SC:U),Z,0,0)({13}S:S$F5R6$0_0$0({1}SC:U),Z,0,0)({14}S:S$F5R7$0_0$0({1}SC:U),Z,0,0)({15}S:S$F5R8$0_0$0({1}SC:U),Z,0,0)]
T:Fmain$__00000007[({0}S:S$ESR$0_0$0({1}SC:U),Z,0,0)({1}S:S$EIER$0_0$0({1}SC:U),Z,0,0)({2}S:S$TECR$0_0$0({1}SC:U),Z,0,0)({3}S:S$RECR$0_0$0({1}SC:U),Z,0,0)({4}S:S$BTR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$BTR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$Reserved1$0_0$0({2}DA2d,SC:U),Z,0,0)({8}S:S$FMR1$0_0$0({1}SC:U),Z,0,0)({9}S:S$FMR2$0_0$0({1}SC:U),Z,0,0)({10}S:S$FCR1$0_0$0({1}SC:U),Z,0,0)({11}S:S$FCR2$0_0$0({1}SC:U),Z,0,0)({12}S:S$FCR3$0_0$0({1}SC:U),Z,0,0)({13}S:S$Reserved2$0_0$0({3}DA3d,SC:U),Z,0,0)]
T:Fmain$__00000008[({0}S:S$MFMI$0_0$0({1}SC:U),Z,0,0)({1}S:S$MDLCR$0_0$0({1}SC:U),Z,0,0)({2}S:S$MIDR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$MIDR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$MIDR3$0_0$0({1}SC:U),Z,0,0)({5}S:S$MIDR4$0_0$0({1}SC:U),Z,0,0)({6}S:S$MDAR1$0_0$0({1}SC:U),Z,0,0)({7}S:S$MDAR2$0_0$0({1}SC:U),Z,0,0)({8}S:S$MDAR3$0_0$0({1}SC:U),Z,0,0)({9}S:S$MDAR4$0_0$0({1}SC:U),Z,0,0)({10}S:S$MDAR5$0_0$0({1}SC:U),Z,0,0)({11}S:S$MDAR6$0_0$0({1}SC:U),Z,0,0)({12}S:S$MDAR7$0_0$0({1}SC:U),Z,0,0)({13}S:S$MDAR8$0_0$0({1}SC:U),Z,0,0)({14}S:S$MTSRL$0_0$0({1}SC:U),Z,0,0)({15}S:S$MTSRH$0_0$0({1}SC:U),Z,0,0)]
T:Fmain$UART1_struct[({0}S:S$SR$0_0$0({1}SC:U),Z,0,0)({1}S:S$DR$0_0$0({1}SC:U),Z,0,0)({2}S:S$BRR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$BRR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({7}S:S$CR4$0_0$0({1}SC:U),Z,0,0)({8}S:S$CR5$0_0$0({1}SC:U),Z,0,0)({9}S:S$GTR$0_0$0({1}SC:U),Z,0,0)({10}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)]
T:Fmain$UART2_struct[({0}S:S$SR$0_0$0({1}SC:U),Z,0,0)({1}S:S$DR$0_0$0({1}SC:U),Z,0,0)({2}S:S$BRR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$BRR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({7}S:S$CR4$0_0$0({1}SC:U),Z,0,0)({8}S:S$CR5$0_0$0({1}SC:U),Z,0,0)({9}S:S$CR6$0_0$0({1}SC:U),Z,0,0)({10}S:S$GTR$0_0$0({1}SC:U),Z,0,0)({11}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)]
T:Fmain$FLASH_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$NCR2$0_0$0({1}SC:U),Z,0,0)({3}S:S$FPR$0_0$0({1}SC:U),Z,0,0)({4}S:S$NFPR$0_0$0({1}SC:U),Z,0,0)({5}S:S$IAPSR$0_0$0({1}SC:U),Z,0,0)({6}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({7}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)({8}S:S$PUKR$0_0$0({1}SC:U),Z,0,0)({9}S:S$RESERVED3$0_0$0({1}SC:U),Z,0,0)({10}S:S$DUKR$0_0$0({1}SC:U),Z,0,0)]
T:Fmain$UART3_struct[({0}S:S$SR$0_0$0({1}SC:U),Z,0,0)({1}S:S$DR$0_0$0({1}SC:U),Z,0,0)({2}S:S$BRR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$BRR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({7}S:S$CR4$0_0$0({1}SC:U),Z,0,0)({8}S:S$RESERVED$0_0$0({1}SC:U),Z,0,0)({9}S:S$CR6$0_0$0({1}SC:U),Z,0,0)]
T:Fmain$I2C_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$FREQR$0_0$0({1}SC:U),Z,0,0)({3}S:S$OARL$0_0$0({1}SC:U),Z,0,0)({4}S:S$OARH$0_0$0({1}SC:U),Z,0,0)({5}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({6}S:S$DR$0_0$0({1}SC:U),Z,0,0)({7}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({8}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({9}S:S$SR3$0_0$0({1}SC:U),Z,0,0)({10}S:S$ITR$0_0$0({1}SC:U),Z,0,0)({11}S:S$CCRL$0_0$0({1}SC:U),Z,0,0)({12}S:S$CCRH$0_0$0({1}SC:U),Z,0,0)({13}S:S$TRISER$0_0$0({1}SC:U),Z,0,0)({14}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)]
T:Fmain$CFG_struct[({0}S:S$GCR$0_0$0({1}SC:U),Z,0,0)]
T:Fmain$CLK_struct[({0}S:S$ICKR$0_0$0({1}SC:U),Z,0,0)({1}S:S$ECKR$0_0$0({1}SC:U),Z,0,0)({2}S:S$RESERVED$0_0$0({1}SC:U),Z,0,0)({3}S:S$CMSR$0_0$0({1}SC:U),Z,0,0)({4}S:S$SWR$0_0$0({1}SC:U),Z,0,0)({5}S:S$SWCR$0_0$0({1}SC:U),Z,0,0)({6}S:S$CKDIVR$0_0$0({1}SC:U),Z,0,0)({7}S:S$PCKENR1$0_0$0({1}SC:U),Z,0,0)({8}S:S$CSSR$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCOR$0_0$0({1}SC:U),Z,0,0)({10}S:S$PCKENR2$0_0$0({1}SC:U),Z,0,0)({11}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({12}S:S$HSITRIMR$0_0$0({1}SC:U),Z,0,0)({13}S:S$SWIMCCR$0_0$0({1}SC:U),Z,0,0)]
T:Fmain$ITC_struct[({0}S:S$ISPR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$ISPR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$ISPR3$0_0$0({1}SC:U),Z,0,0)({3}S:S$ISPR4$0_0$0({1}SC:U),Z,0,0)({4}S:S$ISPR5$0_0$0({1}SC:U),Z,0,0)({5}S:S$ISPR6$0_0$0({1}SC:U),Z,0,0)({6}S:S$ISPR7$0_0$0({1}SC:U),Z,0,0)({7}S:S$ISPR8$0_0$0({1}SC:U),Z,0,0)]
T:Fmain$_configuration_variables[({0}S:S$ui8_assist_level_factor_x10$0_0$0({1}SC:U),Z,0,0)({1}S:S$ui8_battery_max_current$0_0$0({1}SC:U),Z,0,0)({2}S:S$ui8_motor_power_div10$0_0$0({1}SC:U),Z,0,0)({3}S:S$ui16_battery_low_voltage_cut_off_x10$0_0$0({2}SI:U),Z,0,0)({5}S:S$ui16_wheel_perimeter$0_0$0({2}SI:U),Z,0,0)({7}S:S$ui8_lights$0_0$0({1}SC:U),Z,0,0)({8}S:S$ui8_walk_assist$0_0$0({1}SC:U),Z,0,0)({9}S:S$ui8_offroad_mode$0_0$0({1}SC:U),Z,0,0)({10}S:S$ui8_emtb_mode$0_0$0({1}SC:U),Z,0,0)({11}S:S$ui8_emtb_enabled_on_startup$0_0$0({1}SC:U),Z,0,0)({12}S:S$ui8_wheel_max_speed$0_0$0({1}SC:U),Z,0,0)({13}S:S$ui8_motor_type$0_0$0({1}SC:U),Z,0,0)({14}S:S$ui8_motor_assistance_startup_without_pedal_rotation$0_0$0({1}SC:U),Z,0,0)({15}S:S$ui8_target_battery_max_power_div25$0_0$0({1}SC:U),Z,0,0)({16}S:S$configuration_variables$0_0$0({1}SC:U),Z,0,0)({17}S:S$ui8_startup_motor_power_boost_feature_enabled$0_0$0({1}SC:U),Z,0,0)({18}S:S$ui8_startup_motor_power_boost_assist_level$0_0$0({1}SC:U),Z,0,0)({19}S:S$ui8_startup_motor_power_boost_state$0_0$0({1}SC:U),Z,0,0)({20}S:S$ui8_startup_motor_power_boost_limit_to_max_power$0_0$0({1}SC:U),Z,0,0)({21}S:S$ui8_startup_motor_power_boost_time$0_0$0({1}SC:U),Z,0,0)({22}S:S$ui8_startup_motor_power_boost_fade_time$0_0$0({1}SC:U),Z,0,0)({23}S:S$ui8_temperature_limit_feature_enabled$0_0$0({1}SC:U),Z,0,0)({24}S:S$ui8_motor_temperature_min_value_to_limit$0_0$0({1}SC:U),Z,0,0)({25}S:S$ui8_motor_temperature_max_value_to_limit$0_0$0({1}SC:U),Z,0,0)({26}S:S$ui8_temperature_current_limiting_value$0_0$0({1}SC:U),Z,0,0)({27}S:S$ui16_motor_temperature_x2$0_0$0({2}SI:U),Z,0,0)({29}S:S$ui8_motor_temperature$0_0$0({1}SC:U),Z,0,0)({30}S:S$ui8_street_feature_enabled$0_0$0({1}SC:U),Z,0,0)({31}S:S$ui8_street_enabled_on_startup$0_0$0({1}SC:U),Z,0,0)({32}S:S$ui8_street_speed_limit$0_0$0({1}SC:U),Z,0,0)({33}S:S$ui8_street_power_limit_enabled$0_0$0({1}SC:U),Z,0,0)({34}S:S$ui8_street_power_limit_div25$0_0$0({1}SC:U),Z,0,0)({35}S:S$ui8_working_status$0_0$0({1}SC:U),Z,0,0)({36}S:S$ui8_function_code$0_0$0({1}SC:U),Z,0,0)({37}S:S$ui8_fault_code$0_0$0({1}SC:U),Z,0,0)({38}S:S$ui8_battery_cells_number$0_0$0({1}SC:U),Z,0,0)({39}S:S$ui16_battery_pack_resistance_x1000$0_0$0({2}SI:U),Z,0,0)({41}S:S$ui16_oem_wheel_speed_factor$0_0$0({2}SI:U),Z,0,0)({43}S:S$ui8_assist_level_power$0_0$0({5}DA5d,SC:U),Z,0,0)({48}S:S$ui8_startup_motor_power_boost$0_0$0({4}DA4d,SC:U),Z,0,0)({52}S:S$ui8_walk_assist_percentage_current$0_0$0({1}SC:U),Z,0,0)({53}S:S$ui8_walk_assist_pwm_duty_cycle$0_0$0({1}SC:U),Z,0,0)({54}S:S$ui8_walk_assist_pwm_duty_cycle_level$0_0$0({5}DA5d,SC:U),Z,0,0)({59}S:S$ui8_walk_assist_ramp_time$0_0$0({1}SC:U),Z,0,0)({60}S:S$ui8_walk_assist_off_delay_pwm$0_0$0({1}SC:U),Z,0,0)({61}S:S$ui16_walk_assist_off_delay_time$0_0$0({2}SI:U),Z,0,0)({63}S:S$ui8_debug_var$0_0$0({1}SC:U),Z,0,0)]
T:Fmain$SPI_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$ICR$0_0$0({1}SC:U),Z,0,0)({3}S:S$SR$0_0$0({1}SC:U),Z,0,0)({4}S:S$DR$0_0$0({1}SC:U),Z,0,0)({5}S:S$CRCPR$0_0$0({1}SC:U),Z,0,0)({6}S:S$RXCRCR$0_0$0({1}SC:U),Z,0,0)({7}S:S$TXCRCR$0_0$0({1}SC:U),Z,0,0)]
T:Fmain$AWU_struct[({0}S:S$CSR$0_0$0({1}SC:U),Z,0,0)({1}S:S$APR$0_0$0({1}SC:U),Z,0,0)({2}S:S$TBR$0_0$0({1}SC:U),Z,0,0)]
T:Fmain$OPT_struct[({0}S:S$OPT0$0_0$0({1}SC:U),Z,0,0)({1}S:S$OPT1$0_0$0({1}SC:U),Z,0,0)({2}S:S$NOPT1$0_0$0({1}SC:U),Z,0,0)({3}S:S$OPT2$0_0$0({1}SC:U),Z,0,0)({4}S:S$NOPT2$0_0$0({1}SC:U),Z,0,0)({5}S:S$OPT3$0_0$0({1}SC:U),Z,0,0)({6}S:S$NOPT3$0_0$0({1}SC:U),Z,0,0)({7}S:S$OPT4$0_0$0({1}SC:U),Z,0,0)({8}S:S$NOPT4$0_0$0({1}SC:U),Z,0,0)({9}S:S$OPT5$0_0$0({1}SC:U),Z,0,0)({10}S:S$NOPT5$0_0$0({1}SC:U),Z,0,0)({11}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({12}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)({13}S:S$OPT7$0_0$0({1}SC:U),Z,0,0)({14}S:S$NOPT7$0_0$0({1}SC:U),Z,0,0)]
T:Fmain$RST_struct[({0}S:S$SR$0_0$0({1}SC:U),Z,0,0)]
T:Fmain$ADC1_struct[({0}S:S$DB0RH$0_0$0({1}SC:U),Z,0,0)({1}S:S$DB0RL$0_0$0({1}SC:U),Z,0,0)({2}S:S$DB1RH$0_0$0({1}SC:U),Z,0,0)({3}S:S$DB1RL$0_0$0({1}SC:U),Z,0,0)({4}S:S$DB2RH$0_0$0({1}SC:U),Z,0,0)({5}S:S$DB2RL$0_0$0({1}SC:U),Z,0,0)({6}S:S$DB3RH$0_0$0({1}SC:U),Z,0,0)({7}S:S$DB3RL$0_0$0({1}SC:U),Z,0,0)({8}S:S$DB4RH$0_0$0({1}SC:U),Z,0,0)({9}S:S$DB4RL$0_0$0({1}SC:U),Z,0,0)({10}S:S$DB5RH$0_0$0({1}SC:U),Z,0,0)({11}S:S$DB5RL$0_0$0({1}SC:U),Z,0,0)({12}S:S$DB6RH$0_0$0({1}SC:U),Z,0,0)({13}S:S$DB6RL$0_0$0({1}SC:U),Z,0,0)({14}S:S$DB7RH$0_0$0({1}SC:U),Z,0,0)({15}S:S$DB7RL$0_0$0({1}SC:U),Z,0,0)({16}S:S$DB8RH$0_0$0({1}SC:U),Z,0,0)({17}S:S$DB8RL$0_0$0({1}SC:U),Z,0,0)({18}S:S$DB9RH$0_0$0({1}SC:U),Z,0,0)({19}S:S$DB9RL$0_0$0({1}SC:U),Z,0,0)({20}S:S$RESERVED$0_0$0({12}DA12d,SC:U),Z,0,0)({32}S:S$CSR$0_0$0({1}SC:U),Z,0,0)({33}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({34}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({35}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({36}S:S$DRH$0_0$0({1}SC:U),Z,0,0)({37}S:S$DRL$0_0$0({1}SC:U),Z,0,0)({38}S:S$TDRH$0_0$0({1}SC:U),Z,0,0)({39}S:S$TDRL$0_0$0({1}SC:U),Z,0,0)({40}S:S$HTRH$0_0$0({1}SC:U),Z,0,0)({41}S:S$HTRL$0_0$0({1}SC:U),Z,0,0)({42}S:S$LTRH$0_0$0({1}SC:U),Z,0,0)({43}S:S$LTRL$0_0$0({1}SC:U),Z,0,0)({44}S:S$AWSRH$0_0$0({1}SC:U),Z,0,0)({45}S:S$AWSRL$0_0$0({1}SC:U),Z,0,0)({46}S:S$AWCRH$0_0$0({1}SC:U),Z,0,0)({47}S:S$AWCRL$0_0$0({1}SC:U),Z,0,0)]
S:G$ui8_duty_cycle$0_0$0({1}SC:U),E,0,0
S:G$ui8_adc_motor_phase_current_offset$0_0$0({1}SC:U),E,0,0
S:G$ui8_adc_torque_sensor_min_value$0_0$0({1}SC:U),E,0,0
S:G$ui8_adc_torque_sensor_max_value$0_0$0({1}SC:U),E,0,0
S:G$ui8_adc_battery_current_offset$0_0$0({1}SC:U),E,0,0
S:G$ui8_ebike_app_state$0_0$0({1}SC:U),E,0,0
S:G$ui8_adc_target_battery_max_current$0_0$0({1}SC:U),E,0,0
S:G$ui8_adc_target_motor_max_current$0_0$0({1}SC:U),E,0,0
S:G$ui16_pas_pwm_cycles_ticks$0_0$0({2}SI:U),E,0,0
S:G$ui8_pas_direction$0_0$0({1}SC:U),E,0,0
S:G$ui8_pedaling_direction$0_0$0({1}SC:U),E,0,0
S:G$ui8_pas_cadence_rpm$0_0$0({1}SC:U),E,0,0
S:G$ui16_wheel_speed_sensor_pwm_cycles_ticks$0_0$0({2}SI:U),E,0,0
S:G$ui8_wheel_speed_sensor_is_disconnected$0_0$0({1}SC:U),E,0,0
S:G$ui32_wheel_speed_sensor_tick_counter$0_0$0({4}SL:U),E,0,0
S:G$_print_format$0_0$0({2}DF,SI:S),C,0,0
S:G$printf_small$0_0$0({2}DF,SV:S),C,0,0
S:G$printf$0_0$0({2}DF,SI:S),C,0,0
S:G$vprintf$0_0$0({2}DF,SI:S),C,0,0
S:G$sprintf$0_0$0({2}DF,SI:S),C,0,0
S:G$vsprintf$0_0$0({2}DF,SI:S),C,0,0
S:G$puts$0_0$0({2}DF,SI:S),C,0,0
S:G$gets$0_0$0({2}DF,DG,SC:U),C,0,0
S:G$ADC1_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_ScanModeCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_DataBufferCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_SchmittTriggerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_ConversionConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_ExternalTriggerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_AWDChannelConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_StartConversion$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_GetConversionValue$0_0$0({2}DF,SI:U),C,0,0
S:G$ADC1_SetHighThreshold$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_SetLowThreshold$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_GetBufferValue$0_0$0({2}DF,SI:U),C,0,0
S:G$ADC1_GetAWDChannelStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ADC1_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ADC1_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ADC1_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_LSICalibrationConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_IdleModeEnable$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$BEEP_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_LSICalibrationConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_HSECmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_HSICmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_LSICmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_CCOCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ClockSwitchCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_FastHaltWakeUpCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SlowActiveHaltWakeUpCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_PeripheralClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ClockSwitchConfig$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_HSIPrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_CCOConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SYSCLKConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SWIMConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ClockSecuritySystemEnable$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SYSCLKEmergencyClear$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_AdjustHSICalibrationValue$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_GetClockFreq$0_0$0({2}DF,SL:U),C,0,0
S:G$CLK_GetSYSCLKSource$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_SetExtIntSensitivity$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_SetTLISensitivity$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_GetExtIntSensitivity$0_0$0({2}DF,SC:U),C,0,0
S:G$EXTI_GetTLISensitivity$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_Unlock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_Lock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_EraseByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ProgramByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ReadByte$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_ProgramWord$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ReadOptionByte$0_0$0({2}DF,SI:U),C,0,0
S:G$FLASH_ProgramOptionByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_EraseOptionByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_SetLowPowerMode$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_SetProgrammingTime$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_GetLowPowerMode$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_GetProgrammingTime$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_GetBootSize$0_0$0({2}DF,SL:U),C,0,0
S:G$FLASH_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_EraseBlock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ProgramBlock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_WaitForLastOperation$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_Write$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_WriteHigh$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_WriteLow$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_WriteReverse$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_ReadInputData$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_ReadOutputData$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_ReadInputPin$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_ExternalPullUpConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GeneralCallCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GenerateSTART$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GenerateSTOP$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_SoftwareResetCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_StretchClockCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_AcknowledgeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_FastModeDutyCycleConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_ReceiveData$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_Send7bitAddress$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_SendData$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_CheckEvent$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_GetLastEvent$0_0$0({2}DF,SI:U),C,0,0
S:G$I2C_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$ITC_GetCPUCC$0_0$0({2}DF,SC:U),C,0,0
S:G$ITC_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$ITC_GetSoftIntStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ITC_SetSoftwarePriority$0_0$0({2}DF,SV:S),C,0,0
S:G$ITC_GetSoftwarePriority$0_0$0({2}DF,SC:U),C,0,0
S:G$IWDG_WriteAccessCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_SetPrescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_SetReload$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_ReloadCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_Enable$0_0$0({2}DF,SV:S),C,0,0
S:G$RST_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$RST_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_SendData$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_ReceiveData$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_NSSInternalSoftwareCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_TransmitCRC$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_CalculateCRCCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetCRC$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_ResetCRC$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetCRCPolynomial$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_BiDirectionalLineConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC4Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_BDTRConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ICInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_PWMIConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CtrlPWMOutputs$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_InternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ETRClockMode1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ETRClockMode2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ETRConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_TIxExternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectInputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectHallSensor$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectOutputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectMasterSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_EncoderInterfaceConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CounterModeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC3Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC4Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectCOM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CCPreloadControl$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC4PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC4FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1NPolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2NPolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3NPolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC4PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CCxCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CCxNCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectOCxM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare1$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare2$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare3$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare4$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC1Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC2Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC3Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC4Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GetCapture1$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCapture2$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCapture3$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCapture4$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCounter$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetPrescaler$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM1_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM1_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC1Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC2Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC3Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ICInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_PWMIConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_InternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ForcedOC1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ForcedOC2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ForcedOC3Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_CCPreloadControl$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC1PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC2PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC3PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC1PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC2PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC3PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_CCxCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SelectOCxM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCompare1$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCompare2$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCompare3$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetIC1Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetIC2Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetIC3Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GetCapture1$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetCapture2$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetCapture3$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetCounter$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetPrescaler$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM2_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM2_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM2_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC1Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC2Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ICInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_PWMIConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_InternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ForcedOC1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ForcedOC2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_CCPreloadControl$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC1PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC2PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC1PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC2PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_CCxCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SelectOCxM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetCompare1$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetCompare2$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetIC1Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetIC2Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_GetCapture1$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM3_GetCapture2$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM3_GetCounter$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM3_GetPrescaler$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM3_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM3_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM3_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_GetCounter$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_GetPrescaler$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_HalfDuplexCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_IrDAConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_IrDACmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_LINBreakDetectionConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_LINConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_LINCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SmartCardCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SmartCardNACKCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_WakeUpConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_ReceiverWakeUpCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_ReceiveData8$0_0$0({2}DF,SC:U),C,0,0
S:G$UART2_ReceiveData9$0_0$0({2}DF,SI:U),C,0,0
S:G$UART2_SendData8$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SendData9$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SendBreak$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SetAddress$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SetGuardTime$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SetPrescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$UART2_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$UART2_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_GetCounter$0_0$0({2}DF,SC:U),C,0,0
S:G$WWDG_SWReset$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_SetWindowValue$0_0$0({2}DF,SV:S),C,0,0
S:G$uart2_init$0_0$0({2}DF,SV:S),C,0,0
S:G$putchar$0_0$0({2}DF,SI:S),C,0,0
S:G$getchar$0_0$0({2}DF,SI:S),C,0,0
S:G$pwm_init_bipolar_4q$0_0$0({2}DF,SV:S),C,0,0
S:G$disable_pwm$0_0$0({2}DF,SV:S),C,0,0
S:G$enable_pwm$0_0$0({2}DF,SV:S),C,0,0
S:G$hall_sensor_init$0_0$0({2}DF,SV:S),C,0,0
S:G$motor_init$0_0$0({2}DF,SV:S),C,0,0
S:G$motor_enable_PWM$0_0$0({2}DF,SV:S),C,0,0
S:G$motor_disable_PWM$0_0$0({2}DF,SV:S),C,0,0
S:G$motor_set_pwm_duty_cycle_target$0_0$0({2}DF,SV:S),C,0,0
S:G$motor_set_current_max$0_0$0({2}DF,SV:S),C,0,0
S:G$motor_set_pwm_duty_cycle_ramp_up_inverse_step$0_0$0({2}DF,SV:S),C,0,0
S:G$motor_set_pwm_duty_cycle_ramp_down_inverse_step$0_0$0({2}DF,SV:S),C,0,0
S:G$ui16_motor_get_motor_speed_erps$0_0$0({2}DF,SI:U),C,0,0
S:G$motor_controller_set_state$0_0$0({2}DF,SV:S),C,0,0
S:G$motor_controller_reset_state$0_0$0({2}DF,SV:S),C,0,0
S:G$motor_controller_state_is_set$0_0$0({2}DF,SC:U),C,0,0
S:G$motor_controller$0_0$0({2}DF,SV:S),C,0,0
S:G$motor_get_adc_battery_current_filtered_10b$0_0$0({2}DF,SC:U),C,0,0
S:G$motor_get_adc_battery_voltage_filtered_10b$0_0$0({2}DF,SI:U),C,0,0
S:G$motor_set_adc_battery_voltage_cut_off$0_0$0({2}DF,SV:S),C,0,0
S:G$wheel_speed_sensor_init$0_0$0({2}DF,SV:S),C,0,0
S:G$brake_init$0_0$0({2}DF,SV:S),C,0,0
S:G$brake_is_set$0_0$0({2}DF,SC:U),C,0,0
S:G$pas_init$0_0$0({2}DF,SV:S),C,0,0
S:G$pas2_init$0_0$0({2}DF,SV:S),C,0,0
S:G$adc_init$0_0$0({2}DF,SV:S),C,0,0
S:G$ui16_adc_read_battery_current_10b$0_0$0({2}DF,SI:U),C,0,0
S:G$ui16_adc_read_battery_voltage_10b$0_0$0({2}DF,SI:U),C,0,0
S:G$ui16_adc_read_torque_sensor_10b$0_0$0({2}DF,SI:U),C,0,0
S:G$ui16_adc_read_throttle_10b$0_0$0({2}DF,SI:U),C,0,0
S:G$timer2_init$0_0$0({2}DF,SV:S),C,0,0
S:G$timer3_init$0_0$0({2}DF,SV:S),C,0,0
S:G$ebike_app_init$0_0$0({2}DF,SV:S),C,0,0
S:G$ebike_app_controller$0_0$0({2}DF,SV:S),C,0,0
S:G$get_configuration_variables$0_0$0({2}DF,DG,ST_configuration_variables:S),C,0,0
S:G$torque_sensor_init$0_0$0({2}DF,SV:S),C,0,0
S:G$eeprom_init$0_0$0({2}DF,SV:S),C,0,0
S:G$eeprom_init_variables$0_0$0({2}DF,SV:S),C,0,0
S:G$lights_init$0_0$0({2}DF,SV:S),C,0,0
S:G$lights_set_state$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CAP_COM_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_PORTC_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
M:stm8s_iwdg
F:G$IWDG_WriteAccessCmd$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_iwdg.IWDG_WriteAccessCmd$IWDG_WriteAccess$1_0$345({1}SC:U),B,1,2
F:G$IWDG_SetPrescaler$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_iwdg.IWDG_SetPrescaler$IWDG_Prescaler$1_0$347({1}SC:U),B,1,2
F:G$IWDG_SetReload$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_iwdg.IWDG_SetReload$IWDG_Reload$1_0$349({1}SC:U),B,1,2
F:G$IWDG_ReloadCounter$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
F:G$IWDG_Enable$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
T:Fstm8s_iwdg$TIM1_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$SMCR$0_0$0({1}SC:U),Z,0,0)({3}S:S$ETR$0_0$0({1}SC:U),Z,0,0)({4}S:S$IER$0_0$0({1}SC:U),Z,0,0)({5}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({6}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({7}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({8}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({10}S:S$CCMR3$0_0$0({1}SC:U),Z,0,0)({11}S:S$CCMR4$0_0$0({1}SC:U),Z,0,0)({12}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({13}S:S$CCER2$0_0$0({1}SC:U),Z,0,0)({14}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({15}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({16}S:S$PSCRH$0_0$0({1}SC:U),Z,0,0)({17}S:S$PSCRL$0_0$0({1}SC:U),Z,0,0)({18}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({19}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({20}S:S$RCR$0_0$0({1}SC:U),Z,0,0)({21}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({22}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({23}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({24}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)({25}S:S$CCR3H$0_0$0({1}SC:U),Z,0,0)({26}S:S$CCR3L$0_0$0({1}SC:U),Z,0,0)({27}S:S$CCR4H$0_0$0({1}SC:U),Z,0,0)({28}S:S$CCR4L$0_0$0({1}SC:U),Z,0,0)({29}S:S$BKR$0_0$0({1}SC:U),Z,0,0)({30}S:S$DTR$0_0$0({1}SC:U),Z,0,0)({31}S:S$OISR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_iwdg$TIM2_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$IER$0_0$0({1}SC:U),Z,0,0)({2}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({5}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({6}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({7}S:S$CCMR3$0_0$0({1}SC:U),Z,0,0)({8}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCER2$0_0$0({1}SC:U),Z,0,0)({10}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({11}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({12}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({13}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({14}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({15}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({16}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({17}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({18}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)({19}S:S$CCR3H$0_0$0({1}SC:U),Z,0,0)({20}S:S$CCR3L$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_iwdg$BEEP_struct[({0}S:S$CSR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_iwdg$TIM3_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$IER$0_0$0({1}SC:U),Z,0,0)({2}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({5}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({6}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({7}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({8}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({9}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({10}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({11}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({12}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({13}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({14}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({15}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({16}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_iwdg$TIM4_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$IER$0_0$0({1}SC:U),Z,0,0)({2}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({4}S:S$CNTR$0_0$0({1}SC:U),Z,0,0)({5}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({6}S:S$ARR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_iwdg$TIM5_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$SMCR$0_0$0({1}SC:U),Z,0,0)({3}S:S$IER$0_0$0({1}SC:U),Z,0,0)({4}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({7}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({8}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCMR3$0_0$0({1}SC:U),Z,0,0)({10}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({11}S:S$CCER2$0_0$0({1}SC:U),Z,0,0)({12}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({13}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({14}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({15}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({16}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({17}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({18}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({19}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({20}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)({21}S:S$CCR3H$0_0$0({1}SC:U),Z,0,0)({22}S:S$CCR3L$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_iwdg$TIM6_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$SMCR$0_0$0({1}SC:U),Z,0,0)({3}S:S$IER$0_0$0({1}SC:U),Z,0,0)({4}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({6}S:S$CNTR$0_0$0({1}SC:U),Z,0,0)({7}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({8}S:S$ARR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_iwdg$IWDG_struct[({0}S:S$KR$0_0$0({1}SC:U),Z,0,0)({1}S:S$PR$0_0$0({1}SC:U),Z,0,0)({2}S:S$RLR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_iwdg$GPIO_struct[({0}S:S$ODR$0_0$0({1}SC:U),Z,0,0)({1}S:S$IDR$0_0$0({1}SC:U),Z,0,0)({2}S:S$DDR$0_0$0({1}SC:U),Z,0,0)({3}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR2$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_iwdg$WWDG_struct[({0}S:S$CR$0_0$0({1}SC:U),Z,0,0)({1}S:S$WR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_iwdg$__00000000[({0}S:S$MCR$0_0$0({1}SC:U),Z,0,0)({1}S:S$MSR$0_0$0({1}SC:U),Z,0,0)({2}S:S$TSR$0_0$0({1}SC:U),Z,0,0)({3}S:S$TPR$0_0$0({1}SC:U),Z,0,0)({4}S:S$RFR$0_0$0({1}SC:U),Z,0,0)({5}S:S$IER$0_0$0({1}SC:U),Z,0,0)({6}S:S$DGR$0_0$0({1}SC:U),Z,0,0)({7}S:S$PSR$0_0$0({1}SC:U),Z,0,0)({8}S:S$Page$0_0$0({16}ST__00000001:S),Z,0,0)]
T:Fstm8s_iwdg$EXTI_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_iwdg$__00000001[({0}S:S$TxMailbox$0_0$0({16}ST__00000002:S),Z,0,0)({0}S:S$Filter$0_0$0({16}ST__00000003:S),Z,0,0)({0}S:S$Filter01$0_0$0({16}ST__00000004:S),Z,0,0)({0}S:S$Filter23$0_0$0({16}ST__00000005:S),Z,0,0)({0}S:S$Filter45$0_0$0({16}ST__00000006:S),Z,0,0)({0}S:S$Config$0_0$0({16}ST__00000007:S),Z,0,0)({0}S:S$RxFIFO$0_0$0({16}ST__00000008:S),Z,0,0)]
T:Fstm8s_iwdg$__00000002[({0}S:S$MCSR$0_0$0({1}SC:U),Z,0,0)({1}S:S$MDLCR$0_0$0({1}SC:U),Z,0,0)({2}S:S$MIDR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$MIDR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$MIDR3$0_0$0({1}SC:U),Z,0,0)({5}S:S$MIDR4$0_0$0({1}SC:U),Z,0,0)({6}S:S$MDAR1$0_0$0({1}SC:U),Z,0,0)({7}S:S$MDAR2$0_0$0({1}SC:U),Z,0,0)({8}S:S$MDAR3$0_0$0({1}SC:U),Z,0,0)({9}S:S$MDAR4$0_0$0({1}SC:U),Z,0,0)({10}S:S$MDAR5$0_0$0({1}SC:U),Z,0,0)({11}S:S$MDAR6$0_0$0({1}SC:U),Z,0,0)({12}S:S$MDAR7$0_0$0({1}SC:U),Z,0,0)({13}S:S$MDAR8$0_0$0({1}SC:U),Z,0,0)({14}S:S$MTSRL$0_0$0({1}SC:U),Z,0,0)({15}S:S$MTSRH$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_iwdg$__00000003[({0}S:S$FR01$0_0$0({1}SC:U),Z,0,0)({1}S:S$FR02$0_0$0({1}SC:U),Z,0,0)({2}S:S$FR03$0_0$0({1}SC:U),Z,0,0)({3}S:S$FR04$0_0$0({1}SC:U),Z,0,0)({4}S:S$FR05$0_0$0({1}SC:U),Z,0,0)({5}S:S$FR06$0_0$0({1}SC:U),Z,0,0)({6}S:S$FR07$0_0$0({1}SC:U),Z,0,0)({7}S:S$FR08$0_0$0({1}SC:U),Z,0,0)({8}S:S$FR09$0_0$0({1}SC:U),Z,0,0)({9}S:S$FR10$0_0$0({1}SC:U),Z,0,0)({10}S:S$FR11$0_0$0({1}SC:U),Z,0,0)({11}S:S$FR12$0_0$0({1}SC:U),Z,0,0)({12}S:S$FR13$0_0$0({1}SC:U),Z,0,0)({13}S:S$FR14$0_0$0({1}SC:U),Z,0,0)({14}S:S$FR15$0_0$0({1}SC:U),Z,0,0)({15}S:S$FR16$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_iwdg$__00000004[({0}S:S$F0R1$0_0$0({1}SC:U),Z,0,0)({1}S:S$F0R2$0_0$0({1}SC:U),Z,0,0)({2}S:S$F0R3$0_0$0({1}SC:U),Z,0,0)({3}S:S$F0R4$0_0$0({1}SC:U),Z,0,0)({4}S:S$F0R5$0_0$0({1}SC:U),Z,0,0)({5}S:S$F0R6$0_0$0({1}SC:U),Z,0,0)({6}S:S$F0R7$0_0$0({1}SC:U),Z,0,0)({7}S:S$F0R8$0_0$0({1}SC:U),Z,0,0)({8}S:S$F1R1$0_0$0({1}SC:U),Z,0,0)({9}S:S$F1R2$0_0$0({1}SC:U),Z,0,0)({10}S:S$F1R3$0_0$0({1}SC:U),Z,0,0)({11}S:S$F1R4$0_0$0({1}SC:U),Z,0,0)({12}S:S$F1R5$0_0$0({1}SC:U),Z,0,0)({13}S:S$F1R6$0_0$0({1}SC:U),Z,0,0)({14}S:S$F1R7$0_0$0({1}SC:U),Z,0,0)({15}S:S$F1R8$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_iwdg$__00000005[({0}S:S$F2R1$0_0$0({1}SC:U),Z,0,0)({1}S:S$F2R2$0_0$0({1}SC:U),Z,0,0)({2}S:S$F2R3$0_0$0({1}SC:U),Z,0,0)({3}S:S$F2R4$0_0$0({1}SC:U),Z,0,0)({4}S:S$F2R5$0_0$0({1}SC:U),Z,0,0)({5}S:S$F2R6$0_0$0({1}SC:U),Z,0,0)({6}S:S$F2R7$0_0$0({1}SC:U),Z,0,0)({7}S:S$F2R8$0_0$0({1}SC:U),Z,0,0)({8}S:S$F3R1$0_0$0({1}SC:U),Z,0,0)({9}S:S$F3R2$0_0$0({1}SC:U),Z,0,0)({10}S:S$F3R3$0_0$0({1}SC:U),Z,0,0)({11}S:S$F3R4$0_0$0({1}SC:U),Z,0,0)({12}S:S$F3R5$0_0$0({1}SC:U),Z,0,0)({13}S:S$F3R6$0_0$0({1}SC:U),Z,0,0)({14}S:S$F3R7$0_0$0({1}SC:U),Z,0,0)({15}S:S$F3R8$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_iwdg$__00000006[({0}S:S$F4R1$0_0$0({1}SC:U),Z,0,0)({1}S:S$F4R2$0_0$0({1}SC:U),Z,0,0)({2}S:S$F4R3$0_0$0({1}SC:U),Z,0,0)({3}S:S$F4R4$0_0$0({1}SC:U),Z,0,0)({4}S:S$F4R5$0_0$0({1}SC:U),Z,0,0)({5}S:S$F4R6$0_0$0({1}SC:U),Z,0,0)({6}S:S$F4R7$0_0$0({1}SC:U),Z,0,0)({7}S:S$F4R8$0_0$0({1}SC:U),Z,0,0)({8}S:S$F5R1$0_0$0({1}SC:U),Z,0,0)({9}S:S$F5R2$0_0$0({1}SC:U),Z,0,0)({10}S:S$F5R3$0_0$0({1}SC:U),Z,0,0)({11}S:S$F5R4$0_0$0({1}SC:U),Z,0,0)({12}S:S$F5R5$0_0$0({1}SC:U),Z,0,0)({13}S:S$F5R6$0_0$0({1}SC:U),Z,0,0)({14}S:S$F5R7$0_0$0({1}SC:U),Z,0,0)({15}S:S$F5R8$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_iwdg$__00000007[({0}S:S$ESR$0_0$0({1}SC:U),Z,0,0)({1}S:S$EIER$0_0$0({1}SC:U),Z,0,0)({2}S:S$TECR$0_0$0({1}SC:U),Z,0,0)({3}S:S$RECR$0_0$0({1}SC:U),Z,0,0)({4}S:S$BTR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$BTR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$Reserved1$0_0$0({2}DA2d,SC:U),Z,0,0)({8}S:S$FMR1$0_0$0({1}SC:U),Z,0,0)({9}S:S$FMR2$0_0$0({1}SC:U),Z,0,0)({10}S:S$FCR1$0_0$0({1}SC:U),Z,0,0)({11}S:S$FCR2$0_0$0({1}SC:U),Z,0,0)({12}S:S$FCR3$0_0$0({1}SC:U),Z,0,0)({13}S:S$Reserved2$0_0$0({3}DA3d,SC:U),Z,0,0)]
T:Fstm8s_iwdg$__00000008[({0}S:S$MFMI$0_0$0({1}SC:U),Z,0,0)({1}S:S$MDLCR$0_0$0({1}SC:U),Z,0,0)({2}S:S$MIDR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$MIDR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$MIDR3$0_0$0({1}SC:U),Z,0,0)({5}S:S$MIDR4$0_0$0({1}SC:U),Z,0,0)({6}S:S$MDAR1$0_0$0({1}SC:U),Z,0,0)({7}S:S$MDAR2$0_0$0({1}SC:U),Z,0,0)({8}S:S$MDAR3$0_0$0({1}SC:U),Z,0,0)({9}S:S$MDAR4$0_0$0({1}SC:U),Z,0,0)({10}S:S$MDAR5$0_0$0({1}SC:U),Z,0,0)({11}S:S$MDAR6$0_0$0({1}SC:U),Z,0,0)({12}S:S$MDAR7$0_0$0({1}SC:U),Z,0,0)({13}S:S$MDAR8$0_0$0({1}SC:U),Z,0,0)({14}S:S$MTSRL$0_0$0({1}SC:U),Z,0,0)({15}S:S$MTSRH$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_iwdg$UART1_struct[({0}S:S$SR$0_0$0({1}SC:U),Z,0,0)({1}S:S$DR$0_0$0({1}SC:U),Z,0,0)({2}S:S$BRR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$BRR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({7}S:S$CR4$0_0$0({1}SC:U),Z,0,0)({8}S:S$CR5$0_0$0({1}SC:U),Z,0,0)({9}S:S$GTR$0_0$0({1}SC:U),Z,0,0)({10}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_iwdg$UART2_struct[({0}S:S$SR$0_0$0({1}SC:U),Z,0,0)({1}S:S$DR$0_0$0({1}SC:U),Z,0,0)({2}S:S$BRR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$BRR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({7}S:S$CR4$0_0$0({1}SC:U),Z,0,0)({8}S:S$CR5$0_0$0({1}SC:U),Z,0,0)({9}S:S$CR6$0_0$0({1}SC:U),Z,0,0)({10}S:S$GTR$0_0$0({1}SC:U),Z,0,0)({11}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_iwdg$FLASH_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$NCR2$0_0$0({1}SC:U),Z,0,0)({3}S:S$FPR$0_0$0({1}SC:U),Z,0,0)({4}S:S$NFPR$0_0$0({1}SC:U),Z,0,0)({5}S:S$IAPSR$0_0$0({1}SC:U),Z,0,0)({6}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({7}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)({8}S:S$PUKR$0_0$0({1}SC:U),Z,0,0)({9}S:S$RESERVED3$0_0$0({1}SC:U),Z,0,0)({10}S:S$DUKR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_iwdg$UART3_struct[({0}S:S$SR$0_0$0({1}SC:U),Z,0,0)({1}S:S$DR$0_0$0({1}SC:U),Z,0,0)({2}S:S$BRR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$BRR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({7}S:S$CR4$0_0$0({1}SC:U),Z,0,0)({8}S:S$RESERVED$0_0$0({1}SC:U),Z,0,0)({9}S:S$CR6$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_iwdg$I2C_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$FREQR$0_0$0({1}SC:U),Z,0,0)({3}S:S$OARL$0_0$0({1}SC:U),Z,0,0)({4}S:S$OARH$0_0$0({1}SC:U),Z,0,0)({5}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({6}S:S$DR$0_0$0({1}SC:U),Z,0,0)({7}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({8}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({9}S:S$SR3$0_0$0({1}SC:U),Z,0,0)({10}S:S$ITR$0_0$0({1}SC:U),Z,0,0)({11}S:S$CCRL$0_0$0({1}SC:U),Z,0,0)({12}S:S$CCRH$0_0$0({1}SC:U),Z,0,0)({13}S:S$TRISER$0_0$0({1}SC:U),Z,0,0)({14}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_iwdg$CFG_struct[({0}S:S$GCR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_iwdg$CLK_struct[({0}S:S$ICKR$0_0$0({1}SC:U),Z,0,0)({1}S:S$ECKR$0_0$0({1}SC:U),Z,0,0)({2}S:S$RESERVED$0_0$0({1}SC:U),Z,0,0)({3}S:S$CMSR$0_0$0({1}SC:U),Z,0,0)({4}S:S$SWR$0_0$0({1}SC:U),Z,0,0)({5}S:S$SWCR$0_0$0({1}SC:U),Z,0,0)({6}S:S$CKDIVR$0_0$0({1}SC:U),Z,0,0)({7}S:S$PCKENR1$0_0$0({1}SC:U),Z,0,0)({8}S:S$CSSR$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCOR$0_0$0({1}SC:U),Z,0,0)({10}S:S$PCKENR2$0_0$0({1}SC:U),Z,0,0)({11}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({12}S:S$HSITRIMR$0_0$0({1}SC:U),Z,0,0)({13}S:S$SWIMCCR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_iwdg$ITC_struct[({0}S:S$ISPR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$ISPR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$ISPR3$0_0$0({1}SC:U),Z,0,0)({3}S:S$ISPR4$0_0$0({1}SC:U),Z,0,0)({4}S:S$ISPR5$0_0$0({1}SC:U),Z,0,0)({5}S:S$ISPR6$0_0$0({1}SC:U),Z,0,0)({6}S:S$ISPR7$0_0$0({1}SC:U),Z,0,0)({7}S:S$ISPR8$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_iwdg$SPI_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$ICR$0_0$0({1}SC:U),Z,0,0)({3}S:S$SR$0_0$0({1}SC:U),Z,0,0)({4}S:S$DR$0_0$0({1}SC:U),Z,0,0)({5}S:S$CRCPR$0_0$0({1}SC:U),Z,0,0)({6}S:S$RXCRCR$0_0$0({1}SC:U),Z,0,0)({7}S:S$TXCRCR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_iwdg$AWU_struct[({0}S:S$CSR$0_0$0({1}SC:U),Z,0,0)({1}S:S$APR$0_0$0({1}SC:U),Z,0,0)({2}S:S$TBR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_iwdg$OPT_struct[({0}S:S$OPT0$0_0$0({1}SC:U),Z,0,0)({1}S:S$OPT1$0_0$0({1}SC:U),Z,0,0)({2}S:S$NOPT1$0_0$0({1}SC:U),Z,0,0)({3}S:S$OPT2$0_0$0({1}SC:U),Z,0,0)({4}S:S$NOPT2$0_0$0({1}SC:U),Z,0,0)({5}S:S$OPT3$0_0$0({1}SC:U),Z,0,0)({6}S:S$NOPT3$0_0$0({1}SC:U),Z,0,0)({7}S:S$OPT4$0_0$0({1}SC:U),Z,0,0)({8}S:S$NOPT4$0_0$0({1}SC:U),Z,0,0)({9}S:S$OPT5$0_0$0({1}SC:U),Z,0,0)({10}S:S$NOPT5$0_0$0({1}SC:U),Z,0,0)({11}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({12}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)({13}S:S$OPT7$0_0$0({1}SC:U),Z,0,0)({14}S:S$NOPT7$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_iwdg$RST_struct[({0}S:S$SR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_iwdg$ADC1_struct[({0}S:S$DB0RH$0_0$0({1}SC:U),Z,0,0)({1}S:S$DB0RL$0_0$0({1}SC:U),Z,0,0)({2}S:S$DB1RH$0_0$0({1}SC:U),Z,0,0)({3}S:S$DB1RL$0_0$0({1}SC:U),Z,0,0)({4}S:S$DB2RH$0_0$0({1}SC:U),Z,0,0)({5}S:S$DB2RL$0_0$0({1}SC:U),Z,0,0)({6}S:S$DB3RH$0_0$0({1}SC:U),Z,0,0)({7}S:S$DB3RL$0_0$0({1}SC:U),Z,0,0)({8}S:S$DB4RH$0_0$0({1}SC:U),Z,0,0)({9}S:S$DB4RL$0_0$0({1}SC:U),Z,0,0)({10}S:S$DB5RH$0_0$0({1}SC:U),Z,0,0)({11}S:S$DB5RL$0_0$0({1}SC:U),Z,0,0)({12}S:S$DB6RH$0_0$0({1}SC:U),Z,0,0)({13}S:S$DB6RL$0_0$0({1}SC:U),Z,0,0)({14}S:S$DB7RH$0_0$0({1}SC:U),Z,0,0)({15}S:S$DB7RL$0_0$0({1}SC:U),Z,0,0)({16}S:S$DB8RH$0_0$0({1}SC:U),Z,0,0)({17}S:S$DB8RL$0_0$0({1}SC:U),Z,0,0)({18}S:S$DB9RH$0_0$0({1}SC:U),Z,0,0)({19}S:S$DB9RL$0_0$0({1}SC:U),Z,0,0)({20}S:S$RESERVED$0_0$0({12}DA12d,SC:U),Z,0,0)({32}S:S$CSR$0_0$0({1}SC:U),Z,0,0)({33}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({34}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({35}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({36}S:S$DRH$0_0$0({1}SC:U),Z,0,0)({37}S:S$DRL$0_0$0({1}SC:U),Z,0,0)({38}S:S$TDRH$0_0$0({1}SC:U),Z,0,0)({39}S:S$TDRL$0_0$0({1}SC:U),Z,0,0)({40}S:S$HTRH$0_0$0({1}SC:U),Z,0,0)({41}S:S$HTRL$0_0$0({1}SC:U),Z,0,0)({42}S:S$LTRH$0_0$0({1}SC:U),Z,0,0)({43}S:S$LTRL$0_0$0({1}SC:U),Z,0,0)({44}S:S$AWSRH$0_0$0({1}SC:U),Z,0,0)({45}S:S$AWSRL$0_0$0({1}SC:U),Z,0,0)({46}S:S$AWCRH$0_0$0({1}SC:U),Z,0,0)({47}S:S$AWCRL$0_0$0({1}SC:U),Z,0,0)]
S:G$ADC1_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_ScanModeCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_DataBufferCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_SchmittTriggerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_ConversionConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_ExternalTriggerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_AWDChannelConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_StartConversion$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_GetConversionValue$0_0$0({2}DF,SI:U),C,0,0
S:G$ADC1_SetHighThreshold$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_SetLowThreshold$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_GetBufferValue$0_0$0({2}DF,SI:U),C,0,0
S:G$ADC1_GetAWDChannelStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ADC1_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ADC1_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ADC1_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_LSICalibrationConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_IdleModeEnable$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$BEEP_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_LSICalibrationConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_HSECmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_HSICmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_LSICmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_CCOCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ClockSwitchCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_FastHaltWakeUpCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SlowActiveHaltWakeUpCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_PeripheralClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ClockSwitchConfig$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_HSIPrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_CCOConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SYSCLKConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SWIMConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ClockSecuritySystemEnable$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SYSCLKEmergencyClear$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_AdjustHSICalibrationValue$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_GetClockFreq$0_0$0({2}DF,SL:U),C,0,0
S:G$CLK_GetSYSCLKSource$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_SetExtIntSensitivity$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_SetTLISensitivity$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_GetExtIntSensitivity$0_0$0({2}DF,SC:U),C,0,0
S:G$EXTI_GetTLISensitivity$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_Unlock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_Lock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_EraseByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ProgramByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ReadByte$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_ProgramWord$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ReadOptionByte$0_0$0({2}DF,SI:U),C,0,0
S:G$FLASH_ProgramOptionByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_EraseOptionByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_SetLowPowerMode$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_SetProgrammingTime$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_GetLowPowerMode$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_GetProgrammingTime$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_GetBootSize$0_0$0({2}DF,SL:U),C,0,0
S:G$FLASH_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_EraseBlock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ProgramBlock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_WaitForLastOperation$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_Write$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_WriteHigh$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_WriteLow$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_WriteReverse$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_ReadInputData$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_ReadOutputData$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_ReadInputPin$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_ExternalPullUpConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GeneralCallCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GenerateSTART$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GenerateSTOP$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_SoftwareResetCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_StretchClockCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_AcknowledgeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_FastModeDutyCycleConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_ReceiveData$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_Send7bitAddress$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_SendData$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_CheckEvent$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_GetLastEvent$0_0$0({2}DF,SI:U),C,0,0
S:G$I2C_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$ITC_GetCPUCC$0_0$0({2}DF,SC:U),C,0,0
S:G$ITC_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$ITC_GetSoftIntStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ITC_SetSoftwarePriority$0_0$0({2}DF,SV:S),C,0,0
S:G$ITC_GetSoftwarePriority$0_0$0({2}DF,SC:U),C,0,0
S:G$RST_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$RST_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_SendData$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_ReceiveData$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_NSSInternalSoftwareCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_TransmitCRC$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_CalculateCRCCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetCRC$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_ResetCRC$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetCRCPolynomial$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_BiDirectionalLineConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC4Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_BDTRConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ICInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_PWMIConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CtrlPWMOutputs$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_InternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ETRClockMode1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ETRClockMode2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ETRConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_TIxExternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectInputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectHallSensor$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectOutputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectMasterSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_EncoderInterfaceConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CounterModeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC3Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC4Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectCOM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CCPreloadControl$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC4PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC4FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1NPolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2NPolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3NPolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC4PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CCxCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CCxNCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectOCxM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare1$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare2$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare3$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare4$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC1Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC2Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC3Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC4Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GetCapture1$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCapture2$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCapture3$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCapture4$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCounter$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetPrescaler$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM1_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM1_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC1Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC2Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC3Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ICInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_PWMIConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_InternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ForcedOC1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ForcedOC2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ForcedOC3Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_CCPreloadControl$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC1PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC2PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC3PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC1PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC2PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC3PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_CCxCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SelectOCxM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCompare1$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCompare2$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCompare3$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetIC1Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetIC2Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetIC3Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GetCapture1$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetCapture2$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetCapture3$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetCounter$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetPrescaler$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM2_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM2_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM2_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC1Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC2Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ICInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_PWMIConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_InternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ForcedOC1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ForcedOC2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_CCPreloadControl$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC1PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC2PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC1PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC2PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_CCxCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SelectOCxM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetCompare1$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetCompare2$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetIC1Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetIC2Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_GetCapture1$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM3_GetCapture2$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM3_GetCounter$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM3_GetPrescaler$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM3_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM3_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM3_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_GetCounter$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_GetPrescaler$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_HalfDuplexCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_IrDAConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_IrDACmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_LINBreakDetectionConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_LINConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_LINCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SmartCardCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SmartCardNACKCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_WakeUpConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_ReceiverWakeUpCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_ReceiveData8$0_0$0({2}DF,SC:U),C,0,0
S:G$UART2_ReceiveData9$0_0$0({2}DF,SI:U),C,0,0
S:G$UART2_SendData8$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SendData9$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SendBreak$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SetAddress$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SetGuardTime$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SetPrescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$UART2_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$UART2_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_GetCounter$0_0$0({2}DF,SC:U),C,0,0
S:G$WWDG_SWReset$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_SetWindowValue$0_0$0({2}DF,SV:S),C,0,0
M:stm8s_itc
F:G$ITC_GetCPUCC$0_0$0({2}DF,SC:U),Z,0,0,0,0,0
F:G$ITC_DeInit$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
F:G$ITC_GetSoftIntStatus$0_0$0({2}DF,SC:U),Z,0,0,0,0,0
F:G$ITC_GetSoftwarePriority$0_0$0({2}DF,SC:U),Z,0,0,0,0,0
S:Lstm8s_itc.ITC_GetSoftwarePriority$IrqNum$1_0$351({1}SC:U),B,1,2
S:Lstm8s_itc.ITC_GetSoftwarePriority$Value$1_0$352({1}SC:U),R,0,0,[a]
S:Lstm8s_itc.ITC_GetSoftwarePriority$Mask$1_0$352({1}SC:U),B,1,-1
S:Lstm8s_itc.ITC_GetSoftwarePriority$sloc0$0_1$0({1}SC:U),B,1,-3
S:Lstm8s_itc.ITC_GetSoftwarePriority$sloc1$0_1$0({1}SC:U),B,1,-2
S:Lstm8s_itc.ITC_GetSoftwarePriority$sloc2$0_1$0({1}SC:U),B,1,-1
F:G$ITC_SetSoftwarePriority$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_itc.ITC_SetSoftwarePriority$IrqNum$1_0$354({1}SC:U),B,1,2
S:Lstm8s_itc.ITC_SetSoftwarePriority$PriorityValue$1_0$354({1}SC:U),B,1,3
S:Lstm8s_itc.ITC_SetSoftwarePriority$Mask$1_0$355({1}SC:U),B,1,-2
S:Lstm8s_itc.ITC_SetSoftwarePriority$NewPriority$1_0$355({1}SC:U),B,1,-1
S:Lstm8s_itc.ITC_SetSoftwarePriority$sloc0$0_1$0({1}SC:U),B,1,-2
S:Lstm8s_itc.ITC_SetSoftwarePriority$sloc1$0_1$0({1}SC:U),B,1,-1
T:Fstm8s_itc$TIM1_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$SMCR$0_0$0({1}SC:U),Z,0,0)({3}S:S$ETR$0_0$0({1}SC:U),Z,0,0)({4}S:S$IER$0_0$0({1}SC:U),Z,0,0)({5}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({6}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({7}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({8}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({10}S:S$CCMR3$0_0$0({1}SC:U),Z,0,0)({11}S:S$CCMR4$0_0$0({1}SC:U),Z,0,0)({12}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({13}S:S$CCER2$0_0$0({1}SC:U),Z,0,0)({14}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({15}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({16}S:S$PSCRH$0_0$0({1}SC:U),Z,0,0)({17}S:S$PSCRL$0_0$0({1}SC:U),Z,0,0)({18}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({19}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({20}S:S$RCR$0_0$0({1}SC:U),Z,0,0)({21}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({22}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({23}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({24}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)({25}S:S$CCR3H$0_0$0({1}SC:U),Z,0,0)({26}S:S$CCR3L$0_0$0({1}SC:U),Z,0,0)({27}S:S$CCR4H$0_0$0({1}SC:U),Z,0,0)({28}S:S$CCR4L$0_0$0({1}SC:U),Z,0,0)({29}S:S$BKR$0_0$0({1}SC:U),Z,0,0)({30}S:S$DTR$0_0$0({1}SC:U),Z,0,0)({31}S:S$OISR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_itc$TIM2_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$IER$0_0$0({1}SC:U),Z,0,0)({2}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({5}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({6}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({7}S:S$CCMR3$0_0$0({1}SC:U),Z,0,0)({8}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCER2$0_0$0({1}SC:U),Z,0,0)({10}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({11}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({12}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({13}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({14}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({15}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({16}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({17}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({18}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)({19}S:S$CCR3H$0_0$0({1}SC:U),Z,0,0)({20}S:S$CCR3L$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_itc$BEEP_struct[({0}S:S$CSR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_itc$TIM3_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$IER$0_0$0({1}SC:U),Z,0,0)({2}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({5}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({6}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({7}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({8}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({9}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({10}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({11}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({12}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({13}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({14}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({15}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({16}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_itc$TIM4_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$IER$0_0$0({1}SC:U),Z,0,0)({2}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({4}S:S$CNTR$0_0$0({1}SC:U),Z,0,0)({5}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({6}S:S$ARR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_itc$TIM5_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$SMCR$0_0$0({1}SC:U),Z,0,0)({3}S:S$IER$0_0$0({1}SC:U),Z,0,0)({4}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({7}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({8}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCMR3$0_0$0({1}SC:U),Z,0,0)({10}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({11}S:S$CCER2$0_0$0({1}SC:U),Z,0,0)({12}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({13}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({14}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({15}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({16}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({17}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({18}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({19}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({20}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)({21}S:S$CCR3H$0_0$0({1}SC:U),Z,0,0)({22}S:S$CCR3L$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_itc$TIM6_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$SMCR$0_0$0({1}SC:U),Z,0,0)({3}S:S$IER$0_0$0({1}SC:U),Z,0,0)({4}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({6}S:S$CNTR$0_0$0({1}SC:U),Z,0,0)({7}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({8}S:S$ARR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_itc$IWDG_struct[({0}S:S$KR$0_0$0({1}SC:U),Z,0,0)({1}S:S$PR$0_0$0({1}SC:U),Z,0,0)({2}S:S$RLR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_itc$GPIO_struct[({0}S:S$ODR$0_0$0({1}SC:U),Z,0,0)({1}S:S$IDR$0_0$0({1}SC:U),Z,0,0)({2}S:S$DDR$0_0$0({1}SC:U),Z,0,0)({3}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR2$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_itc$WWDG_struct[({0}S:S$CR$0_0$0({1}SC:U),Z,0,0)({1}S:S$WR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_itc$__00000000[({0}S:S$MCR$0_0$0({1}SC:U),Z,0,0)({1}S:S$MSR$0_0$0({1}SC:U),Z,0,0)({2}S:S$TSR$0_0$0({1}SC:U),Z,0,0)({3}S:S$TPR$0_0$0({1}SC:U),Z,0,0)({4}S:S$RFR$0_0$0({1}SC:U),Z,0,0)({5}S:S$IER$0_0$0({1}SC:U),Z,0,0)({6}S:S$DGR$0_0$0({1}SC:U),Z,0,0)({7}S:S$PSR$0_0$0({1}SC:U),Z,0,0)({8}S:S$Page$0_0$0({16}ST__00000001:S),Z,0,0)]
T:Fstm8s_itc$EXTI_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_itc$__00000001[({0}S:S$TxMailbox$0_0$0({16}ST__00000002:S),Z,0,0)({0}S:S$Filter$0_0$0({16}ST__00000003:S),Z,0,0)({0}S:S$Filter01$0_0$0({16}ST__00000004:S),Z,0,0)({0}S:S$Filter23$0_0$0({16}ST__00000005:S),Z,0,0)({0}S:S$Filter45$0_0$0({16}ST__00000006:S),Z,0,0)({0}S:S$Config$0_0$0({16}ST__00000007:S),Z,0,0)({0}S:S$RxFIFO$0_0$0({16}ST__00000008:S),Z,0,0)]
T:Fstm8s_itc$__00000002[({0}S:S$MCSR$0_0$0({1}SC:U),Z,0,0)({1}S:S$MDLCR$0_0$0({1}SC:U),Z,0,0)({2}S:S$MIDR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$MIDR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$MIDR3$0_0$0({1}SC:U),Z,0,0)({5}S:S$MIDR4$0_0$0({1}SC:U),Z,0,0)({6}S:S$MDAR1$0_0$0({1}SC:U),Z,0,0)({7}S:S$MDAR2$0_0$0({1}SC:U),Z,0,0)({8}S:S$MDAR3$0_0$0({1}SC:U),Z,0,0)({9}S:S$MDAR4$0_0$0({1}SC:U),Z,0,0)({10}S:S$MDAR5$0_0$0({1}SC:U),Z,0,0)({11}S:S$MDAR6$0_0$0({1}SC:U),Z,0,0)({12}S:S$MDAR7$0_0$0({1}SC:U),Z,0,0)({13}S:S$MDAR8$0_0$0({1}SC:U),Z,0,0)({14}S:S$MTSRL$0_0$0({1}SC:U),Z,0,0)({15}S:S$MTSRH$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_itc$__00000003[({0}S:S$FR01$0_0$0({1}SC:U),Z,0,0)({1}S:S$FR02$0_0$0({1}SC:U),Z,0,0)({2}S:S$FR03$0_0$0({1}SC:U),Z,0,0)({3}S:S$FR04$0_0$0({1}SC:U),Z,0,0)({4}S:S$FR05$0_0$0({1}SC:U),Z,0,0)({5}S:S$FR06$0_0$0({1}SC:U),Z,0,0)({6}S:S$FR07$0_0$0({1}SC:U),Z,0,0)({7}S:S$FR08$0_0$0({1}SC:U),Z,0,0)({8}S:S$FR09$0_0$0({1}SC:U),Z,0,0)({9}S:S$FR10$0_0$0({1}SC:U),Z,0,0)({10}S:S$FR11$0_0$0({1}SC:U),Z,0,0)({11}S:S$FR12$0_0$0({1}SC:U),Z,0,0)({12}S:S$FR13$0_0$0({1}SC:U),Z,0,0)({13}S:S$FR14$0_0$0({1}SC:U),Z,0,0)({14}S:S$FR15$0_0$0({1}SC:U),Z,0,0)({15}S:S$FR16$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_itc$__00000004[({0}S:S$F0R1$0_0$0({1}SC:U),Z,0,0)({1}S:S$F0R2$0_0$0({1}SC:U),Z,0,0)({2}S:S$F0R3$0_0$0({1}SC:U),Z,0,0)({3}S:S$F0R4$0_0$0({1}SC:U),Z,0,0)({4}S:S$F0R5$0_0$0({1}SC:U),Z,0,0)({5}S:S$F0R6$0_0$0({1}SC:U),Z,0,0)({6}S:S$F0R7$0_0$0({1}SC:U),Z,0,0)({7}S:S$F0R8$0_0$0({1}SC:U),Z,0,0)({8}S:S$F1R1$0_0$0({1}SC:U),Z,0,0)({9}S:S$F1R2$0_0$0({1}SC:U),Z,0,0)({10}S:S$F1R3$0_0$0({1}SC:U),Z,0,0)({11}S:S$F1R4$0_0$0({1}SC:U),Z,0,0)({12}S:S$F1R5$0_0$0({1}SC:U),Z,0,0)({13}S:S$F1R6$0_0$0({1}SC:U),Z,0,0)({14}S:S$F1R7$0_0$0({1}SC:U),Z,0,0)({15}S:S$F1R8$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_itc$__00000005[({0}S:S$F2R1$0_0$0({1}SC:U),Z,0,0)({1}S:S$F2R2$0_0$0({1}SC:U),Z,0,0)({2}S:S$F2R3$0_0$0({1}SC:U),Z,0,0)({3}S:S$F2R4$0_0$0({1}SC:U),Z,0,0)({4}S:S$F2R5$0_0$0({1}SC:U),Z,0,0)({5}S:S$F2R6$0_0$0({1}SC:U),Z,0,0)({6}S:S$F2R7$0_0$0({1}SC:U),Z,0,0)({7}S:S$F2R8$0_0$0({1}SC:U),Z,0,0)({8}S:S$F3R1$0_0$0({1}SC:U),Z,0,0)({9}S:S$F3R2$0_0$0({1}SC:U),Z,0,0)({10}S:S$F3R3$0_0$0({1}SC:U),Z,0,0)({11}S:S$F3R4$0_0$0({1}SC:U),Z,0,0)({12}S:S$F3R5$0_0$0({1}SC:U),Z,0,0)({13}S:S$F3R6$0_0$0({1}SC:U),Z,0,0)({14}S:S$F3R7$0_0$0({1}SC:U),Z,0,0)({15}S:S$F3R8$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_itc$__00000006[({0}S:S$F4R1$0_0$0({1}SC:U),Z,0,0)({1}S:S$F4R2$0_0$0({1}SC:U),Z,0,0)({2}S:S$F4R3$0_0$0({1}SC:U),Z,0,0)({3}S:S$F4R4$0_0$0({1}SC:U),Z,0,0)({4}S:S$F4R5$0_0$0({1}SC:U),Z,0,0)({5}S:S$F4R6$0_0$0({1}SC:U),Z,0,0)({6}S:S$F4R7$0_0$0({1}SC:U),Z,0,0)({7}S:S$F4R8$0_0$0({1}SC:U),Z,0,0)({8}S:S$F5R1$0_0$0({1}SC:U),Z,0,0)({9}S:S$F5R2$0_0$0({1}SC:U),Z,0,0)({10}S:S$F5R3$0_0$0({1}SC:U),Z,0,0)({11}S:S$F5R4$0_0$0({1}SC:U),Z,0,0)({12}S:S$F5R5$0_0$0({1}SC:U),Z,0,0)({13}S:S$F5R6$0_0$0({1}SC:U),Z,0,0)({14}S:S$F5R7$0_0$0({1}SC:U),Z,0,0)({15}S:S$F5R8$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_itc$__00000007[({0}S:S$ESR$0_0$0({1}SC:U),Z,0,0)({1}S:S$EIER$0_0$0({1}SC:U),Z,0,0)({2}S:S$TECR$0_0$0({1}SC:U),Z,0,0)({3}S:S$RECR$0_0$0({1}SC:U),Z,0,0)({4}S:S$BTR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$BTR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$Reserved1$0_0$0({2}DA2d,SC:U),Z,0,0)({8}S:S$FMR1$0_0$0({1}SC:U),Z,0,0)({9}S:S$FMR2$0_0$0({1}SC:U),Z,0,0)({10}S:S$FCR1$0_0$0({1}SC:U),Z,0,0)({11}S:S$FCR2$0_0$0({1}SC:U),Z,0,0)({12}S:S$FCR3$0_0$0({1}SC:U),Z,0,0)({13}S:S$Reserved2$0_0$0({3}DA3d,SC:U),Z,0,0)]
T:Fstm8s_itc$__00000008[({0}S:S$MFMI$0_0$0({1}SC:U),Z,0,0)({1}S:S$MDLCR$0_0$0({1}SC:U),Z,0,0)({2}S:S$MIDR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$MIDR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$MIDR3$0_0$0({1}SC:U),Z,0,0)({5}S:S$MIDR4$0_0$0({1}SC:U),Z,0,0)({6}S:S$MDAR1$0_0$0({1}SC:U),Z,0,0)({7}S:S$MDAR2$0_0$0({1}SC:U),Z,0,0)({8}S:S$MDAR3$0_0$0({1}SC:U),Z,0,0)({9}S:S$MDAR4$0_0$0({1}SC:U),Z,0,0)({10}S:S$MDAR5$0_0$0({1}SC:U),Z,0,0)({11}S:S$MDAR6$0_0$0({1}SC:U),Z,0,0)({12}S:S$MDAR7$0_0$0({1}SC:U),Z,0,0)({13}S:S$MDAR8$0_0$0({1}SC:U),Z,0,0)({14}S:S$MTSRL$0_0$0({1}SC:U),Z,0,0)({15}S:S$MTSRH$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_itc$UART1_struct[({0}S:S$SR$0_0$0({1}SC:U),Z,0,0)({1}S:S$DR$0_0$0({1}SC:U),Z,0,0)({2}S:S$BRR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$BRR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({7}S:S$CR4$0_0$0({1}SC:U),Z,0,0)({8}S:S$CR5$0_0$0({1}SC:U),Z,0,0)({9}S:S$GTR$0_0$0({1}SC:U),Z,0,0)({10}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_itc$UART2_struct[({0}S:S$SR$0_0$0({1}SC:U),Z,0,0)({1}S:S$DR$0_0$0({1}SC:U),Z,0,0)({2}S:S$BRR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$BRR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({7}S:S$CR4$0_0$0({1}SC:U),Z,0,0)({8}S:S$CR5$0_0$0({1}SC:U),Z,0,0)({9}S:S$CR6$0_0$0({1}SC:U),Z,0,0)({10}S:S$GTR$0_0$0({1}SC:U),Z,0,0)({11}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_itc$FLASH_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$NCR2$0_0$0({1}SC:U),Z,0,0)({3}S:S$FPR$0_0$0({1}SC:U),Z,0,0)({4}S:S$NFPR$0_0$0({1}SC:U),Z,0,0)({5}S:S$IAPSR$0_0$0({1}SC:U),Z,0,0)({6}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({7}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)({8}S:S$PUKR$0_0$0({1}SC:U),Z,0,0)({9}S:S$RESERVED3$0_0$0({1}SC:U),Z,0,0)({10}S:S$DUKR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_itc$UART3_struct[({0}S:S$SR$0_0$0({1}SC:U),Z,0,0)({1}S:S$DR$0_0$0({1}SC:U),Z,0,0)({2}S:S$BRR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$BRR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({7}S:S$CR4$0_0$0({1}SC:U),Z,0,0)({8}S:S$RESERVED$0_0$0({1}SC:U),Z,0,0)({9}S:S$CR6$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_itc$I2C_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$FREQR$0_0$0({1}SC:U),Z,0,0)({3}S:S$OARL$0_0$0({1}SC:U),Z,0,0)({4}S:S$OARH$0_0$0({1}SC:U),Z,0,0)({5}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({6}S:S$DR$0_0$0({1}SC:U),Z,0,0)({7}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({8}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({9}S:S$SR3$0_0$0({1}SC:U),Z,0,0)({10}S:S$ITR$0_0$0({1}SC:U),Z,0,0)({11}S:S$CCRL$0_0$0({1}SC:U),Z,0,0)({12}S:S$CCRH$0_0$0({1}SC:U),Z,0,0)({13}S:S$TRISER$0_0$0({1}SC:U),Z,0,0)({14}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_itc$CFG_struct[({0}S:S$GCR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_itc$CLK_struct[({0}S:S$ICKR$0_0$0({1}SC:U),Z,0,0)({1}S:S$ECKR$0_0$0({1}SC:U),Z,0,0)({2}S:S$RESERVED$0_0$0({1}SC:U),Z,0,0)({3}S:S$CMSR$0_0$0({1}SC:U),Z,0,0)({4}S:S$SWR$0_0$0({1}SC:U),Z,0,0)({5}S:S$SWCR$0_0$0({1}SC:U),Z,0,0)({6}S:S$CKDIVR$0_0$0({1}SC:U),Z,0,0)({7}S:S$PCKENR1$0_0$0({1}SC:U),Z,0,0)({8}S:S$CSSR$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCOR$0_0$0({1}SC:U),Z,0,0)({10}S:S$PCKENR2$0_0$0({1}SC:U),Z,0,0)({11}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({12}S:S$HSITRIMR$0_0$0({1}SC:U),Z,0,0)({13}S:S$SWIMCCR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_itc$ITC_struct[({0}S:S$ISPR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$ISPR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$ISPR3$0_0$0({1}SC:U),Z,0,0)({3}S:S$ISPR4$0_0$0({1}SC:U),Z,0,0)({4}S:S$ISPR5$0_0$0({1}SC:U),Z,0,0)({5}S:S$ISPR6$0_0$0({1}SC:U),Z,0,0)({6}S:S$ISPR7$0_0$0({1}SC:U),Z,0,0)({7}S:S$ISPR8$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_itc$SPI_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$ICR$0_0$0({1}SC:U),Z,0,0)({3}S:S$SR$0_0$0({1}SC:U),Z,0,0)({4}S:S$DR$0_0$0({1}SC:U),Z,0,0)({5}S:S$CRCPR$0_0$0({1}SC:U),Z,0,0)({6}S:S$RXCRCR$0_0$0({1}SC:U),Z,0,0)({7}S:S$TXCRCR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_itc$AWU_struct[({0}S:S$CSR$0_0$0({1}SC:U),Z,0,0)({1}S:S$APR$0_0$0({1}SC:U),Z,0,0)({2}S:S$TBR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_itc$OPT_struct[({0}S:S$OPT0$0_0$0({1}SC:U),Z,0,0)({1}S:S$OPT1$0_0$0({1}SC:U),Z,0,0)({2}S:S$NOPT1$0_0$0({1}SC:U),Z,0,0)({3}S:S$OPT2$0_0$0({1}SC:U),Z,0,0)({4}S:S$NOPT2$0_0$0({1}SC:U),Z,0,0)({5}S:S$OPT3$0_0$0({1}SC:U),Z,0,0)({6}S:S$NOPT3$0_0$0({1}SC:U),Z,0,0)({7}S:S$OPT4$0_0$0({1}SC:U),Z,0,0)({8}S:S$NOPT4$0_0$0({1}SC:U),Z,0,0)({9}S:S$OPT5$0_0$0({1}SC:U),Z,0,0)({10}S:S$NOPT5$0_0$0({1}SC:U),Z,0,0)({11}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({12}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)({13}S:S$OPT7$0_0$0({1}SC:U),Z,0,0)({14}S:S$NOPT7$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_itc$RST_struct[({0}S:S$SR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_itc$ADC1_struct[({0}S:S$DB0RH$0_0$0({1}SC:U),Z,0,0)({1}S:S$DB0RL$0_0$0({1}SC:U),Z,0,0)({2}S:S$DB1RH$0_0$0({1}SC:U),Z,0,0)({3}S:S$DB1RL$0_0$0({1}SC:U),Z,0,0)({4}S:S$DB2RH$0_0$0({1}SC:U),Z,0,0)({5}S:S$DB2RL$0_0$0({1}SC:U),Z,0,0)({6}S:S$DB3RH$0_0$0({1}SC:U),Z,0,0)({7}S:S$DB3RL$0_0$0({1}SC:U),Z,0,0)({8}S:S$DB4RH$0_0$0({1}SC:U),Z,0,0)({9}S:S$DB4RL$0_0$0({1}SC:U),Z,0,0)({10}S:S$DB5RH$0_0$0({1}SC:U),Z,0,0)({11}S:S$DB5RL$0_0$0({1}SC:U),Z,0,0)({12}S:S$DB6RH$0_0$0({1}SC:U),Z,0,0)({13}S:S$DB6RL$0_0$0({1}SC:U),Z,0,0)({14}S:S$DB7RH$0_0$0({1}SC:U),Z,0,0)({15}S:S$DB7RL$0_0$0({1}SC:U),Z,0,0)({16}S:S$DB8RH$0_0$0({1}SC:U),Z,0,0)({17}S:S$DB8RL$0_0$0({1}SC:U),Z,0,0)({18}S:S$DB9RH$0_0$0({1}SC:U),Z,0,0)({19}S:S$DB9RL$0_0$0({1}SC:U),Z,0,0)({20}S:S$RESERVED$0_0$0({12}DA12d,SC:U),Z,0,0)({32}S:S$CSR$0_0$0({1}SC:U),Z,0,0)({33}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({34}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({35}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({36}S:S$DRH$0_0$0({1}SC:U),Z,0,0)({37}S:S$DRL$0_0$0({1}SC:U),Z,0,0)({38}S:S$TDRH$0_0$0({1}SC:U),Z,0,0)({39}S:S$TDRL$0_0$0({1}SC:U),Z,0,0)({40}S:S$HTRH$0_0$0({1}SC:U),Z,0,0)({41}S:S$HTRL$0_0$0({1}SC:U),Z,0,0)({42}S:S$LTRH$0_0$0({1}SC:U),Z,0,0)({43}S:S$LTRL$0_0$0({1}SC:U),Z,0,0)({44}S:S$AWSRH$0_0$0({1}SC:U),Z,0,0)({45}S:S$AWSRL$0_0$0({1}SC:U),Z,0,0)({46}S:S$AWCRH$0_0$0({1}SC:U),Z,0,0)({47}S:S$AWCRL$0_0$0({1}SC:U),Z,0,0)]
S:G$ADC1_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_ScanModeCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_DataBufferCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_SchmittTriggerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_ConversionConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_ExternalTriggerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_AWDChannelConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_StartConversion$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_GetConversionValue$0_0$0({2}DF,SI:U),C,0,0
S:G$ADC1_SetHighThreshold$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_SetLowThreshold$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_GetBufferValue$0_0$0({2}DF,SI:U),C,0,0
S:G$ADC1_GetAWDChannelStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ADC1_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ADC1_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ADC1_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_LSICalibrationConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_IdleModeEnable$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$BEEP_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_LSICalibrationConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_HSECmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_HSICmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_LSICmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_CCOCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ClockSwitchCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_FastHaltWakeUpCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SlowActiveHaltWakeUpCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_PeripheralClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ClockSwitchConfig$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_HSIPrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_CCOConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SYSCLKConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SWIMConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ClockSecuritySystemEnable$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SYSCLKEmergencyClear$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_AdjustHSICalibrationValue$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_GetClockFreq$0_0$0({2}DF,SL:U),C,0,0
S:G$CLK_GetSYSCLKSource$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_SetExtIntSensitivity$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_SetTLISensitivity$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_GetExtIntSensitivity$0_0$0({2}DF,SC:U),C,0,0
S:G$EXTI_GetTLISensitivity$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_Unlock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_Lock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_EraseByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ProgramByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ReadByte$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_ProgramWord$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ReadOptionByte$0_0$0({2}DF,SI:U),C,0,0
S:G$FLASH_ProgramOptionByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_EraseOptionByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_SetLowPowerMode$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_SetProgrammingTime$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_GetLowPowerMode$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_GetProgrammingTime$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_GetBootSize$0_0$0({2}DF,SL:U),C,0,0
S:G$FLASH_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_EraseBlock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ProgramBlock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_WaitForLastOperation$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_Write$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_WriteHigh$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_WriteLow$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_WriteReverse$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_ReadInputData$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_ReadOutputData$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_ReadInputPin$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_ExternalPullUpConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GeneralCallCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GenerateSTART$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GenerateSTOP$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_SoftwareResetCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_StretchClockCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_AcknowledgeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_FastModeDutyCycleConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_ReceiveData$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_Send7bitAddress$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_SendData$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_CheckEvent$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_GetLastEvent$0_0$0({2}DF,SI:U),C,0,0
S:G$I2C_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_WriteAccessCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_SetPrescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_SetReload$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_ReloadCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_Enable$0_0$0({2}DF,SV:S),C,0,0
S:G$RST_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$RST_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_SendData$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_ReceiveData$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_NSSInternalSoftwareCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_TransmitCRC$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_CalculateCRCCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetCRC$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_ResetCRC$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetCRCPolynomial$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_BiDirectionalLineConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC4Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_BDTRConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ICInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_PWMIConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CtrlPWMOutputs$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_InternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ETRClockMode1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ETRClockMode2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ETRConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_TIxExternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectInputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectHallSensor$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectOutputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectMasterSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_EncoderInterfaceConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CounterModeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC3Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC4Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectCOM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CCPreloadControl$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC4PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC4FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1NPolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2NPolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3NPolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC4PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CCxCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CCxNCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectOCxM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare1$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare2$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare3$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare4$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC1Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC2Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC3Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC4Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GetCapture1$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCapture2$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCapture3$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCapture4$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCounter$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetPrescaler$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM1_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM1_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC1Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC2Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC3Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ICInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_PWMIConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_InternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ForcedOC1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ForcedOC2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ForcedOC3Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_CCPreloadControl$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC1PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC2PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC3PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC1PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC2PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC3PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_CCxCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SelectOCxM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCompare1$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCompare2$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCompare3$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetIC1Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetIC2Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetIC3Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GetCapture1$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetCapture2$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetCapture3$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetCounter$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetPrescaler$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM2_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM2_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM2_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC1Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC2Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ICInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_PWMIConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_InternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ForcedOC1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ForcedOC2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_CCPreloadControl$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC1PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC2PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC1PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC2PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_CCxCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SelectOCxM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetCompare1$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetCompare2$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetIC1Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetIC2Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_GetCapture1$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM3_GetCapture2$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM3_GetCounter$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM3_GetPrescaler$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM3_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM3_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM3_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_GetCounter$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_GetPrescaler$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_HalfDuplexCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_IrDAConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_IrDACmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_LINBreakDetectionConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_LINConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_LINCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SmartCardCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SmartCardNACKCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_WakeUpConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_ReceiverWakeUpCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_ReceiveData8$0_0$0({2}DF,SC:U),C,0,0
S:G$UART2_ReceiveData9$0_0$0({2}DF,SI:U),C,0,0
S:G$UART2_SendData8$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SendData9$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SendBreak$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SetAddress$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SetGuardTime$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SetPrescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$UART2_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$UART2_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_GetCounter$0_0$0({2}DF,SC:U),C,0,0
S:G$WWDG_SWReset$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_SetWindowValue$0_0$0({2}DF,SV:S),C,0,0
M:stm8s_clk
F:G$CLK_DeInit$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
F:G$CLK_FastHaltWakeUpCmd$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_clk.CLK_FastHaltWakeUpCmd$NewState$1_0$348({1}SC:U),B,1,2
F:G$CLK_HSECmd$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_clk.CLK_HSECmd$NewState$1_0$352({1}SC:U),B,1,2
F:G$CLK_HSICmd$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_clk.CLK_HSICmd$NewState$1_0$356({1}SC:U),B,1,2
F:G$CLK_LSICmd$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_clk.CLK_LSICmd$NewState$1_0$360({1}SC:U),B,1,2
F:G$CLK_CCOCmd$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_clk.CLK_CCOCmd$NewState$1_0$364({1}SC:U),B,1,2
F:G$CLK_ClockSwitchCmd$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_clk.CLK_ClockSwitchCmd$NewState$1_0$368({1}SC:U),B,1,2
F:G$CLK_SlowActiveHaltWakeUpCmd$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_clk.CLK_SlowActiveHaltWakeUpCmd$NewState$1_0$372({1}SC:U),B,1,2
F:G$CLK_PeripheralClockConfig$0_0$0({2}DF,SV:S),Z,0,-3,0,0,0
S:Lstm8s_clk.CLK_PeripheralClockConfig$CLK_Peripheral$1_0$376({1}SC:U),B,1,2
S:Lstm8s_clk.CLK_PeripheralClockConfig$NewState$1_0$376({1}SC:U),B,1,3
S:Lstm8s_clk.CLK_PeripheralClockConfig$sloc0$0_1$0({1}SC:U),B,1,-1
S:Lstm8s_clk.CLK_PeripheralClockConfig$sloc1$0_1$0({1}SC:U),B,1,-1
S:Lstm8s_clk.CLK_PeripheralClockConfig$sloc2$0_1$0({1}SC:U),B,1,-1
S:Lstm8s_clk.CLK_PeripheralClockConfig$sloc3$0_1$0({1}SC:U),B,1,-1
F:G$CLK_ClockSwitchConfig$0_0$0({2}DF,SC:U),Z,0,0,0,0,0
S:Lstm8s_clk.CLK_ClockSwitchConfig$CLK_SwitchMode$1_0$384({1}SC:U),B,1,2
S:Lstm8s_clk.CLK_ClockSwitchConfig$CLK_NewClock$1_0$384({1}SC:U),B,1,3
S:Lstm8s_clk.CLK_ClockSwitchConfig$ITState$1_0$384({1}SC:U),B,1,4
S:Lstm8s_clk.CLK_ClockSwitchConfig$CLK_CurrentClockState$1_0$384({1}SC:U),B,1,5
S:Lstm8s_clk.CLK_ClockSwitchConfig$clock_master$1_0$385({1}SC:U),R,0,0,[yl]
S:Lstm8s_clk.CLK_ClockSwitchConfig$DownCounter$1_0$385({2}SI:U),R,0,0,[xl,xh]
S:Lstm8s_clk.CLK_ClockSwitchConfig$Swif$1_0$385({1}SC:U),R,0,0,[xl]
F:G$CLK_HSIPrescalerConfig$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_clk.CLK_HSIPrescalerConfig$HSIPrescaler$1_0$402({1}SC:U),B,1,2
F:G$CLK_CCOConfig$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_clk.CLK_CCOConfig$CLK_CCO$1_0$404({1}SC:U),B,1,2
F:G$CLK_ITConfig$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_clk.CLK_ITConfig$CLK_IT$1_0$406({1}SC:U),B,1,2
S:Lstm8s_clk.CLK_ITConfig$NewState$1_0$406({1}SC:U),B,1,3
F:G$CLK_SYSCLKConfig$0_0$0({2}DF,SV:S),Z,0,-1,0,0,0
S:Lstm8s_clk.CLK_SYSCLKConfig$CLK_Prescaler$1_0$412({1}SC:U),B,1,2
S:Lstm8s_clk.CLK_SYSCLKConfig$sloc0$0_1$0({1}SC:U),B,1,-1
S:Lstm8s_clk.CLK_SYSCLKConfig$sloc1$0_1$0({1}SC:U),B,1,-1
F:G$CLK_SWIMConfig$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_clk.CLK_SWIMConfig$CLK_SWIMDivider$1_0$416({1}SC:U),B,1,2
F:G$CLK_ClockSecuritySystemEnable$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
F:G$CLK_GetSYSCLKSource$0_0$0({2}DF,SC:U),Z,0,0,0,0,0
F:G$CLK_GetClockFreq$0_0$0({2}DF,SL:U),Z,0,-1,0,0,0
S:Lstm8s_clk.CLK_GetClockFreq$clockfrequency$1_0$425({4}SL:U),B,1,-4
S:Lstm8s_clk.CLK_GetClockFreq$clocksource$1_0$425({1}SC:U),B,1,-1
S:Lstm8s_clk.CLK_GetClockFreq$tmp$1_0$425({1}SC:U),R,0,0,[a]
S:Lstm8s_clk.CLK_GetClockFreq$presc$1_0$425({1}SC:U),R,0,0,[a]
S:Lstm8s_clk.CLK_GetClockFreq$sloc0$0_1$0({1}SC:U),B,1,-1
S:Lstm8s_clk.CLK_GetClockFreq$sloc1$0_1$0({4}SL:U),B,1,-4
F:G$CLK_AdjustHSICalibrationValue$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_clk.CLK_AdjustHSICalibrationValue$CLK_HSICalibrationValue$1_0$429({1}SC:U),B,1,2
F:G$CLK_SYSCLKEmergencyClear$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
F:G$CLK_GetFlagStatus$0_0$0({2}DF,SC:U),Z,0,0,0,0,0
S:Lstm8s_clk.CLK_GetFlagStatus$CLK_FLAG$1_0$433({2}SI:U),B,1,2
S:Lstm8s_clk.CLK_GetFlagStatus$statusreg$1_0$434({2}SI:U),R,0,0,[xl,xh]
S:Lstm8s_clk.CLK_GetFlagStatus$tmpreg$1_0$434({1}SC:U),R,0,0,[a]
S:Lstm8s_clk.CLK_GetFlagStatus$bitstatus$1_0$434({1}SC:U),R,0,0,[a]
S:Lstm8s_clk.CLK_GetFlagStatus$sloc0$0_1$0({1}SC:U),B,1,-1
F:G$CLK_GetITStatus$0_0$0({2}DF,SC:U),Z,0,0,0,0,0
S:Lstm8s_clk.CLK_GetITStatus$CLK_IT$1_0$442({1}SC:U),B,1,2
S:Lstm8s_clk.CLK_GetITStatus$bitstatus$1_0$443({1}SC:U),R,0,0,[a]
F:G$CLK_ClearITPendingBit$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_clk.CLK_ClearITPendingBit$CLK_IT$1_0$450({1}SC:U),B,1,2
T:Fstm8s_clk$TIM1_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$SMCR$0_0$0({1}SC:U),Z,0,0)({3}S:S$ETR$0_0$0({1}SC:U),Z,0,0)({4}S:S$IER$0_0$0({1}SC:U),Z,0,0)({5}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({6}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({7}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({8}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({10}S:S$CCMR3$0_0$0({1}SC:U),Z,0,0)({11}S:S$CCMR4$0_0$0({1}SC:U),Z,0,0)({12}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({13}S:S$CCER2$0_0$0({1}SC:U),Z,0,0)({14}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({15}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({16}S:S$PSCRH$0_0$0({1}SC:U),Z,0,0)({17}S:S$PSCRL$0_0$0({1}SC:U),Z,0,0)({18}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({19}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({20}S:S$RCR$0_0$0({1}SC:U),Z,0,0)({21}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({22}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({23}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({24}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)({25}S:S$CCR3H$0_0$0({1}SC:U),Z,0,0)({26}S:S$CCR3L$0_0$0({1}SC:U),Z,0,0)({27}S:S$CCR4H$0_0$0({1}SC:U),Z,0,0)({28}S:S$CCR4L$0_0$0({1}SC:U),Z,0,0)({29}S:S$BKR$0_0$0({1}SC:U),Z,0,0)({30}S:S$DTR$0_0$0({1}SC:U),Z,0,0)({31}S:S$OISR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_clk$TIM2_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$IER$0_0$0({1}SC:U),Z,0,0)({2}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({5}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({6}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({7}S:S$CCMR3$0_0$0({1}SC:U),Z,0,0)({8}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCER2$0_0$0({1}SC:U),Z,0,0)({10}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({11}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({12}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({13}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({14}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({15}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({16}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({17}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({18}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)({19}S:S$CCR3H$0_0$0({1}SC:U),Z,0,0)({20}S:S$CCR3L$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_clk$BEEP_struct[({0}S:S$CSR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_clk$TIM3_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$IER$0_0$0({1}SC:U),Z,0,0)({2}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({5}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({6}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({7}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({8}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({9}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({10}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({11}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({12}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({13}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({14}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({15}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({16}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_clk$TIM4_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$IER$0_0$0({1}SC:U),Z,0,0)({2}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({4}S:S$CNTR$0_0$0({1}SC:U),Z,0,0)({5}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({6}S:S$ARR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_clk$TIM5_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$SMCR$0_0$0({1}SC:U),Z,0,0)({3}S:S$IER$0_0$0({1}SC:U),Z,0,0)({4}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({7}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({8}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCMR3$0_0$0({1}SC:U),Z,0,0)({10}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({11}S:S$CCER2$0_0$0({1}SC:U),Z,0,0)({12}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({13}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({14}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({15}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({16}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({17}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({18}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({19}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({20}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)({21}S:S$CCR3H$0_0$0({1}SC:U),Z,0,0)({22}S:S$CCR3L$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_clk$TIM6_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$SMCR$0_0$0({1}SC:U),Z,0,0)({3}S:S$IER$0_0$0({1}SC:U),Z,0,0)({4}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({6}S:S$CNTR$0_0$0({1}SC:U),Z,0,0)({7}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({8}S:S$ARR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_clk$IWDG_struct[({0}S:S$KR$0_0$0({1}SC:U),Z,0,0)({1}S:S$PR$0_0$0({1}SC:U),Z,0,0)({2}S:S$RLR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_clk$GPIO_struct[({0}S:S$ODR$0_0$0({1}SC:U),Z,0,0)({1}S:S$IDR$0_0$0({1}SC:U),Z,0,0)({2}S:S$DDR$0_0$0({1}SC:U),Z,0,0)({3}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR2$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_clk$WWDG_struct[({0}S:S$CR$0_0$0({1}SC:U),Z,0,0)({1}S:S$WR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_clk$__00000000[({0}S:S$MCR$0_0$0({1}SC:U),Z,0,0)({1}S:S$MSR$0_0$0({1}SC:U),Z,0,0)({2}S:S$TSR$0_0$0({1}SC:U),Z,0,0)({3}S:S$TPR$0_0$0({1}SC:U),Z,0,0)({4}S:S$RFR$0_0$0({1}SC:U),Z,0,0)({5}S:S$IER$0_0$0({1}SC:U),Z,0,0)({6}S:S$DGR$0_0$0({1}SC:U),Z,0,0)({7}S:S$PSR$0_0$0({1}SC:U),Z,0,0)({8}S:S$Page$0_0$0({16}ST__00000001:S),Z,0,0)]
T:Fstm8s_clk$EXTI_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_clk$__00000001[({0}S:S$TxMailbox$0_0$0({16}ST__00000002:S),Z,0,0)({0}S:S$Filter$0_0$0({16}ST__00000003:S),Z,0,0)({0}S:S$Filter01$0_0$0({16}ST__00000004:S),Z,0,0)({0}S:S$Filter23$0_0$0({16}ST__00000005:S),Z,0,0)({0}S:S$Filter45$0_0$0({16}ST__00000006:S),Z,0,0)({0}S:S$Config$0_0$0({16}ST__00000007:S),Z,0,0)({0}S:S$RxFIFO$0_0$0({16}ST__00000008:S),Z,0,0)]
T:Fstm8s_clk$__00000002[({0}S:S$MCSR$0_0$0({1}SC:U),Z,0,0)({1}S:S$MDLCR$0_0$0({1}SC:U),Z,0,0)({2}S:S$MIDR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$MIDR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$MIDR3$0_0$0({1}SC:U),Z,0,0)({5}S:S$MIDR4$0_0$0({1}SC:U),Z,0,0)({6}S:S$MDAR1$0_0$0({1}SC:U),Z,0,0)({7}S:S$MDAR2$0_0$0({1}SC:U),Z,0,0)({8}S:S$MDAR3$0_0$0({1}SC:U),Z,0,0)({9}S:S$MDAR4$0_0$0({1}SC:U),Z,0,0)({10}S:S$MDAR5$0_0$0({1}SC:U),Z,0,0)({11}S:S$MDAR6$0_0$0({1}SC:U),Z,0,0)({12}S:S$MDAR7$0_0$0({1}SC:U),Z,0,0)({13}S:S$MDAR8$0_0$0({1}SC:U),Z,0,0)({14}S:S$MTSRL$0_0$0({1}SC:U),Z,0,0)({15}S:S$MTSRH$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_clk$__00000003[({0}S:S$FR01$0_0$0({1}SC:U),Z,0,0)({1}S:S$FR02$0_0$0({1}SC:U),Z,0,0)({2}S:S$FR03$0_0$0({1}SC:U),Z,0,0)({3}S:S$FR04$0_0$0({1}SC:U),Z,0,0)({4}S:S$FR05$0_0$0({1}SC:U),Z,0,0)({5}S:S$FR06$0_0$0({1}SC:U),Z,0,0)({6}S:S$FR07$0_0$0({1}SC:U),Z,0,0)({7}S:S$FR08$0_0$0({1}SC:U),Z,0,0)({8}S:S$FR09$0_0$0({1}SC:U),Z,0,0)({9}S:S$FR10$0_0$0({1}SC:U),Z,0,0)({10}S:S$FR11$0_0$0({1}SC:U),Z,0,0)({11}S:S$FR12$0_0$0({1}SC:U),Z,0,0)({12}S:S$FR13$0_0$0({1}SC:U),Z,0,0)({13}S:S$FR14$0_0$0({1}SC:U),Z,0,0)({14}S:S$FR15$0_0$0({1}SC:U),Z,0,0)({15}S:S$FR16$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_clk$__00000004[({0}S:S$F0R1$0_0$0({1}SC:U),Z,0,0)({1}S:S$F0R2$0_0$0({1}SC:U),Z,0,0)({2}S:S$F0R3$0_0$0({1}SC:U),Z,0,0)({3}S:S$F0R4$0_0$0({1}SC:U),Z,0,0)({4}S:S$F0R5$0_0$0({1}SC:U),Z,0,0)({5}S:S$F0R6$0_0$0({1}SC:U),Z,0,0)({6}S:S$F0R7$0_0$0({1}SC:U),Z,0,0)({7}S:S$F0R8$0_0$0({1}SC:U),Z,0,0)({8}S:S$F1R1$0_0$0({1}SC:U),Z,0,0)({9}S:S$F1R2$0_0$0({1}SC:U),Z,0,0)({10}S:S$F1R3$0_0$0({1}SC:U),Z,0,0)({11}S:S$F1R4$0_0$0({1}SC:U),Z,0,0)({12}S:S$F1R5$0_0$0({1}SC:U),Z,0,0)({13}S:S$F1R6$0_0$0({1}SC:U),Z,0,0)({14}S:S$F1R7$0_0$0({1}SC:U),Z,0,0)({15}S:S$F1R8$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_clk$__00000005[({0}S:S$F2R1$0_0$0({1}SC:U),Z,0,0)({1}S:S$F2R2$0_0$0({1}SC:U),Z,0,0)({2}S:S$F2R3$0_0$0({1}SC:U),Z,0,0)({3}S:S$F2R4$0_0$0({1}SC:U),Z,0,0)({4}S:S$F2R5$0_0$0({1}SC:U),Z,0,0)({5}S:S$F2R6$0_0$0({1}SC:U),Z,0,0)({6}S:S$F2R7$0_0$0({1}SC:U),Z,0,0)({7}S:S$F2R8$0_0$0({1}SC:U),Z,0,0)({8}S:S$F3R1$0_0$0({1}SC:U),Z,0,0)({9}S:S$F3R2$0_0$0({1}SC:U),Z,0,0)({10}S:S$F3R3$0_0$0({1}SC:U),Z,0,0)({11}S:S$F3R4$0_0$0({1}SC:U),Z,0,0)({12}S:S$F3R5$0_0$0({1}SC:U),Z,0,0)({13}S:S$F3R6$0_0$0({1}SC:U),Z,0,0)({14}S:S$F3R7$0_0$0({1}SC:U),Z,0,0)({15}S:S$F3R8$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_clk$__00000006[({0}S:S$F4R1$0_0$0({1}SC:U),Z,0,0)({1}S:S$F4R2$0_0$0({1}SC:U),Z,0,0)({2}S:S$F4R3$0_0$0({1}SC:U),Z,0,0)({3}S:S$F4R4$0_0$0({1}SC:U),Z,0,0)({4}S:S$F4R5$0_0$0({1}SC:U),Z,0,0)({5}S:S$F4R6$0_0$0({1}SC:U),Z,0,0)({6}S:S$F4R7$0_0$0({1}SC:U),Z,0,0)({7}S:S$F4R8$0_0$0({1}SC:U),Z,0,0)({8}S:S$F5R1$0_0$0({1}SC:U),Z,0,0)({9}S:S$F5R2$0_0$0({1}SC:U),Z,0,0)({10}S:S$F5R3$0_0$0({1}SC:U),Z,0,0)({11}S:S$F5R4$0_0$0({1}SC:U),Z,0,0)({12}S:S$F5R5$0_0$0({1}SC:U),Z,0,0)({13}S:S$F5R6$0_0$0({1}SC:U),Z,0,0)({14}S:S$F5R7$0_0$0({1}SC:U),Z,0,0)({15}S:S$F5R8$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_clk$__00000007[({0}S:S$ESR$0_0$0({1}SC:U),Z,0,0)({1}S:S$EIER$0_0$0({1}SC:U),Z,0,0)({2}S:S$TECR$0_0$0({1}SC:U),Z,0,0)({3}S:S$RECR$0_0$0({1}SC:U),Z,0,0)({4}S:S$BTR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$BTR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$Reserved1$0_0$0({2}DA2d,SC:U),Z,0,0)({8}S:S$FMR1$0_0$0({1}SC:U),Z,0,0)({9}S:S$FMR2$0_0$0({1}SC:U),Z,0,0)({10}S:S$FCR1$0_0$0({1}SC:U),Z,0,0)({11}S:S$FCR2$0_0$0({1}SC:U),Z,0,0)({12}S:S$FCR3$0_0$0({1}SC:U),Z,0,0)({13}S:S$Reserved2$0_0$0({3}DA3d,SC:U),Z,0,0)]
T:Fstm8s_clk$__00000008[({0}S:S$MFMI$0_0$0({1}SC:U),Z,0,0)({1}S:S$MDLCR$0_0$0({1}SC:U),Z,0,0)({2}S:S$MIDR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$MIDR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$MIDR3$0_0$0({1}SC:U),Z,0,0)({5}S:S$MIDR4$0_0$0({1}SC:U),Z,0,0)({6}S:S$MDAR1$0_0$0({1}SC:U),Z,0,0)({7}S:S$MDAR2$0_0$0({1}SC:U),Z,0,0)({8}S:S$MDAR3$0_0$0({1}SC:U),Z,0,0)({9}S:S$MDAR4$0_0$0({1}SC:U),Z,0,0)({10}S:S$MDAR5$0_0$0({1}SC:U),Z,0,0)({11}S:S$MDAR6$0_0$0({1}SC:U),Z,0,0)({12}S:S$MDAR7$0_0$0({1}SC:U),Z,0,0)({13}S:S$MDAR8$0_0$0({1}SC:U),Z,0,0)({14}S:S$MTSRL$0_0$0({1}SC:U),Z,0,0)({15}S:S$MTSRH$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_clk$UART1_struct[({0}S:S$SR$0_0$0({1}SC:U),Z,0,0)({1}S:S$DR$0_0$0({1}SC:U),Z,0,0)({2}S:S$BRR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$BRR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({7}S:S$CR4$0_0$0({1}SC:U),Z,0,0)({8}S:S$CR5$0_0$0({1}SC:U),Z,0,0)({9}S:S$GTR$0_0$0({1}SC:U),Z,0,0)({10}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_clk$UART2_struct[({0}S:S$SR$0_0$0({1}SC:U),Z,0,0)({1}S:S$DR$0_0$0({1}SC:U),Z,0,0)({2}S:S$BRR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$BRR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({7}S:S$CR4$0_0$0({1}SC:U),Z,0,0)({8}S:S$CR5$0_0$0({1}SC:U),Z,0,0)({9}S:S$CR6$0_0$0({1}SC:U),Z,0,0)({10}S:S$GTR$0_0$0({1}SC:U),Z,0,0)({11}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_clk$FLASH_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$NCR2$0_0$0({1}SC:U),Z,0,0)({3}S:S$FPR$0_0$0({1}SC:U),Z,0,0)({4}S:S$NFPR$0_0$0({1}SC:U),Z,0,0)({5}S:S$IAPSR$0_0$0({1}SC:U),Z,0,0)({6}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({7}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)({8}S:S$PUKR$0_0$0({1}SC:U),Z,0,0)({9}S:S$RESERVED3$0_0$0({1}SC:U),Z,0,0)({10}S:S$DUKR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_clk$UART3_struct[({0}S:S$SR$0_0$0({1}SC:U),Z,0,0)({1}S:S$DR$0_0$0({1}SC:U),Z,0,0)({2}S:S$BRR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$BRR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({7}S:S$CR4$0_0$0({1}SC:U),Z,0,0)({8}S:S$RESERVED$0_0$0({1}SC:U),Z,0,0)({9}S:S$CR6$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_clk$I2C_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$FREQR$0_0$0({1}SC:U),Z,0,0)({3}S:S$OARL$0_0$0({1}SC:U),Z,0,0)({4}S:S$OARH$0_0$0({1}SC:U),Z,0,0)({5}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({6}S:S$DR$0_0$0({1}SC:U),Z,0,0)({7}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({8}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({9}S:S$SR3$0_0$0({1}SC:U),Z,0,0)({10}S:S$ITR$0_0$0({1}SC:U),Z,0,0)({11}S:S$CCRL$0_0$0({1}SC:U),Z,0,0)({12}S:S$CCRH$0_0$0({1}SC:U),Z,0,0)({13}S:S$TRISER$0_0$0({1}SC:U),Z,0,0)({14}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_clk$CFG_struct[({0}S:S$GCR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_clk$CLK_struct[({0}S:S$ICKR$0_0$0({1}SC:U),Z,0,0)({1}S:S$ECKR$0_0$0({1}SC:U),Z,0,0)({2}S:S$RESERVED$0_0$0({1}SC:U),Z,0,0)({3}S:S$CMSR$0_0$0({1}SC:U),Z,0,0)({4}S:S$SWR$0_0$0({1}SC:U),Z,0,0)({5}S:S$SWCR$0_0$0({1}SC:U),Z,0,0)({6}S:S$CKDIVR$0_0$0({1}SC:U),Z,0,0)({7}S:S$PCKENR1$0_0$0({1}SC:U),Z,0,0)({8}S:S$CSSR$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCOR$0_0$0({1}SC:U),Z,0,0)({10}S:S$PCKENR2$0_0$0({1}SC:U),Z,0,0)({11}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({12}S:S$HSITRIMR$0_0$0({1}SC:U),Z,0,0)({13}S:S$SWIMCCR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_clk$ITC_struct[({0}S:S$ISPR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$ISPR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$ISPR3$0_0$0({1}SC:U),Z,0,0)({3}S:S$ISPR4$0_0$0({1}SC:U),Z,0,0)({4}S:S$ISPR5$0_0$0({1}SC:U),Z,0,0)({5}S:S$ISPR6$0_0$0({1}SC:U),Z,0,0)({6}S:S$ISPR7$0_0$0({1}SC:U),Z,0,0)({7}S:S$ISPR8$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_clk$SPI_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$ICR$0_0$0({1}SC:U),Z,0,0)({3}S:S$SR$0_0$0({1}SC:U),Z,0,0)({4}S:S$DR$0_0$0({1}SC:U),Z,0,0)({5}S:S$CRCPR$0_0$0({1}SC:U),Z,0,0)({6}S:S$RXCRCR$0_0$0({1}SC:U),Z,0,0)({7}S:S$TXCRCR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_clk$AWU_struct[({0}S:S$CSR$0_0$0({1}SC:U),Z,0,0)({1}S:S$APR$0_0$0({1}SC:U),Z,0,0)({2}S:S$TBR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_clk$OPT_struct[({0}S:S$OPT0$0_0$0({1}SC:U),Z,0,0)({1}S:S$OPT1$0_0$0({1}SC:U),Z,0,0)({2}S:S$NOPT1$0_0$0({1}SC:U),Z,0,0)({3}S:S$OPT2$0_0$0({1}SC:U),Z,0,0)({4}S:S$NOPT2$0_0$0({1}SC:U),Z,0,0)({5}S:S$OPT3$0_0$0({1}SC:U),Z,0,0)({6}S:S$NOPT3$0_0$0({1}SC:U),Z,0,0)({7}S:S$OPT4$0_0$0({1}SC:U),Z,0,0)({8}S:S$NOPT4$0_0$0({1}SC:U),Z,0,0)({9}S:S$OPT5$0_0$0({1}SC:U),Z,0,0)({10}S:S$NOPT5$0_0$0({1}SC:U),Z,0,0)({11}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({12}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)({13}S:S$OPT7$0_0$0({1}SC:U),Z,0,0)({14}S:S$NOPT7$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_clk$RST_struct[({0}S:S$SR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_clk$ADC1_struct[({0}S:S$DB0RH$0_0$0({1}SC:U),Z,0,0)({1}S:S$DB0RL$0_0$0({1}SC:U),Z,0,0)({2}S:S$DB1RH$0_0$0({1}SC:U),Z,0,0)({3}S:S$DB1RL$0_0$0({1}SC:U),Z,0,0)({4}S:S$DB2RH$0_0$0({1}SC:U),Z,0,0)({5}S:S$DB2RL$0_0$0({1}SC:U),Z,0,0)({6}S:S$DB3RH$0_0$0({1}SC:U),Z,0,0)({7}S:S$DB3RL$0_0$0({1}SC:U),Z,0,0)({8}S:S$DB4RH$0_0$0({1}SC:U),Z,0,0)({9}S:S$DB4RL$0_0$0({1}SC:U),Z,0,0)({10}S:S$DB5RH$0_0$0({1}SC:U),Z,0,0)({11}S:S$DB5RL$0_0$0({1}SC:U),Z,0,0)({12}S:S$DB6RH$0_0$0({1}SC:U),Z,0,0)({13}S:S$DB6RL$0_0$0({1}SC:U),Z,0,0)({14}S:S$DB7RH$0_0$0({1}SC:U),Z,0,0)({15}S:S$DB7RL$0_0$0({1}SC:U),Z,0,0)({16}S:S$DB8RH$0_0$0({1}SC:U),Z,0,0)({17}S:S$DB8RL$0_0$0({1}SC:U),Z,0,0)({18}S:S$DB9RH$0_0$0({1}SC:U),Z,0,0)({19}S:S$DB9RL$0_0$0({1}SC:U),Z,0,0)({20}S:S$RESERVED$0_0$0({12}DA12d,SC:U),Z,0,0)({32}S:S$CSR$0_0$0({1}SC:U),Z,0,0)({33}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({34}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({35}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({36}S:S$DRH$0_0$0({1}SC:U),Z,0,0)({37}S:S$DRL$0_0$0({1}SC:U),Z,0,0)({38}S:S$TDRH$0_0$0({1}SC:U),Z,0,0)({39}S:S$TDRL$0_0$0({1}SC:U),Z,0,0)({40}S:S$HTRH$0_0$0({1}SC:U),Z,0,0)({41}S:S$HTRL$0_0$0({1}SC:U),Z,0,0)({42}S:S$LTRH$0_0$0({1}SC:U),Z,0,0)({43}S:S$LTRL$0_0$0({1}SC:U),Z,0,0)({44}S:S$AWSRH$0_0$0({1}SC:U),Z,0,0)({45}S:S$AWSRL$0_0$0({1}SC:U),Z,0,0)({46}S:S$AWCRH$0_0$0({1}SC:U),Z,0,0)({47}S:S$AWCRL$0_0$0({1}SC:U),Z,0,0)]
S:G$ADC1_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_ScanModeCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_DataBufferCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_SchmittTriggerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_ConversionConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_ExternalTriggerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_AWDChannelConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_StartConversion$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_GetConversionValue$0_0$0({2}DF,SI:U),C,0,0
S:G$ADC1_SetHighThreshold$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_SetLowThreshold$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_GetBufferValue$0_0$0({2}DF,SI:U),C,0,0
S:G$ADC1_GetAWDChannelStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ADC1_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ADC1_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ADC1_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_LSICalibrationConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_IdleModeEnable$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$BEEP_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_LSICalibrationConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_SetExtIntSensitivity$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_SetTLISensitivity$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_GetExtIntSensitivity$0_0$0({2}DF,SC:U),C,0,0
S:G$EXTI_GetTLISensitivity$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_Unlock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_Lock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_EraseByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ProgramByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ReadByte$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_ProgramWord$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ReadOptionByte$0_0$0({2}DF,SI:U),C,0,0
S:G$FLASH_ProgramOptionByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_EraseOptionByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_SetLowPowerMode$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_SetProgrammingTime$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_GetLowPowerMode$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_GetProgrammingTime$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_GetBootSize$0_0$0({2}DF,SL:U),C,0,0
S:G$FLASH_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_EraseBlock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ProgramBlock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_WaitForLastOperation$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_Write$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_WriteHigh$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_WriteLow$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_WriteReverse$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_ReadInputData$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_ReadOutputData$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_ReadInputPin$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_ExternalPullUpConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GeneralCallCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GenerateSTART$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GenerateSTOP$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_SoftwareResetCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_StretchClockCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_AcknowledgeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_FastModeDutyCycleConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_ReceiveData$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_Send7bitAddress$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_SendData$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_CheckEvent$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_GetLastEvent$0_0$0({2}DF,SI:U),C,0,0
S:G$I2C_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$ITC_GetCPUCC$0_0$0({2}DF,SC:U),C,0,0
S:G$ITC_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$ITC_GetSoftIntStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ITC_SetSoftwarePriority$0_0$0({2}DF,SV:S),C,0,0
S:G$ITC_GetSoftwarePriority$0_0$0({2}DF,SC:U),C,0,0
S:G$IWDG_WriteAccessCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_SetPrescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_SetReload$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_ReloadCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_Enable$0_0$0({2}DF,SV:S),C,0,0
S:G$RST_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$RST_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_SendData$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_ReceiveData$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_NSSInternalSoftwareCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_TransmitCRC$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_CalculateCRCCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetCRC$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_ResetCRC$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetCRCPolynomial$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_BiDirectionalLineConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC4Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_BDTRConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ICInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_PWMIConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CtrlPWMOutputs$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_InternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ETRClockMode1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ETRClockMode2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ETRConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_TIxExternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectInputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectHallSensor$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectOutputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectMasterSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_EncoderInterfaceConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CounterModeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC3Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC4Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectCOM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CCPreloadControl$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC4PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC4FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1NPolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2NPolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3NPolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC4PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CCxCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CCxNCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectOCxM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare1$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare2$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare3$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare4$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC1Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC2Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC3Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC4Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GetCapture1$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCapture2$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCapture3$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCapture4$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCounter$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetPrescaler$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM1_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM1_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC1Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC2Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC3Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ICInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_PWMIConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_InternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ForcedOC1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ForcedOC2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ForcedOC3Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_CCPreloadControl$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC1PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC2PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC3PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC1PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC2PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC3PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_CCxCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SelectOCxM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCompare1$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCompare2$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCompare3$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetIC1Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetIC2Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetIC3Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GetCapture1$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetCapture2$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetCapture3$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetCounter$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetPrescaler$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM2_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM2_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM2_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC1Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC2Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ICInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_PWMIConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_InternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ForcedOC1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ForcedOC2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_CCPreloadControl$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC1PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC2PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC1PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC2PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_CCxCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SelectOCxM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetCompare1$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetCompare2$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetIC1Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetIC2Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_GetCapture1$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM3_GetCapture2$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM3_GetCounter$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM3_GetPrescaler$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM3_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM3_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM3_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_GetCounter$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_GetPrescaler$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_HalfDuplexCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_IrDAConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_IrDACmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_LINBreakDetectionConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_LINConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_LINCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SmartCardCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SmartCardNACKCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_WakeUpConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_ReceiverWakeUpCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_ReceiveData8$0_0$0({2}DF,SC:U),C,0,0
S:G$UART2_ReceiveData9$0_0$0({2}DF,SI:U),C,0,0
S:G$UART2_SendData8$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SendData9$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SendBreak$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SetAddress$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SetGuardTime$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SetPrescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$UART2_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$UART2_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_GetCounter$0_0$0({2}DF,SC:U),C,0,0
S:G$WWDG_SWReset$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_SetWindowValue$0_0$0({2}DF,SV:S),C,0,0
S:G$HSIDivFactor$0_0$0({4}DA4d,SC:U),D,0,0
S:G$CLKPrescTable$0_0$0({8}DA8d,SC:U),D,0,0
M:stm8s_gpio
F:G$GPIO_DeInit$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_gpio.GPIO_DeInit$GPIOx$1_0$345({2}DG,STGPIO_struct:S),B,1,2
F:G$GPIO_Init$0_0$0({2}DF,SV:S),Z,0,-2,0,0,0
S:Lstm8s_gpio.GPIO_Init$GPIOx$1_0$347({2}DG,STGPIO_struct:S),B,1,2
S:Lstm8s_gpio.GPIO_Init$GPIO_Pin$1_0$347({1}SC:U),B,1,4
S:Lstm8s_gpio.GPIO_Init$GPIO_Mode$1_0$347({1}SC:U),B,1,5
S:Lstm8s_gpio.GPIO_Init$sloc0$0_1$0({2}DG,SC:U),B,1,-5
S:Lstm8s_gpio.GPIO_Init$sloc1$0_1$0({1}SC:U),B,1,-3
S:Lstm8s_gpio.GPIO_Init$sloc2$0_1$0({2}DG,SC:U),B,1,-2
S:Lstm8s_gpio.GPIO_Init$sloc3$0_1$0({2}DG,SC:U),B,1,-2
F:G$GPIO_Write$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_gpio.GPIO_Write$GPIOx$1_0$357({2}DG,STGPIO_struct:S),B,1,2
S:Lstm8s_gpio.GPIO_Write$PortVal$1_0$357({1}SC:U),B,1,4
F:G$GPIO_WriteHigh$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_gpio.GPIO_WriteHigh$GPIOx$1_0$359({2}DG,STGPIO_struct:S),B,1,2
S:Lstm8s_gpio.GPIO_WriteHigh$PortPins$1_0$359({1}SC:U),B,1,4
F:G$GPIO_WriteLow$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_gpio.GPIO_WriteLow$GPIOx$1_0$361({2}DG,STGPIO_struct:S),B,1,2
S:Lstm8s_gpio.GPIO_WriteLow$PortPins$1_0$361({1}SC:U),B,1,4
S:Lstm8s_gpio.GPIO_WriteLow$sloc0$0_1$0({1}SC:U),B,1,-1
F:G$GPIO_WriteReverse$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_gpio.GPIO_WriteReverse$GPIOx$1_0$363({2}DG,STGPIO_struct:S),B,1,2
S:Lstm8s_gpio.GPIO_WriteReverse$PortPins$1_0$363({1}SC:U),B,1,4
F:G$GPIO_ReadOutputData$0_0$0({2}DF,SC:U),Z,0,0,0,0,0
S:Lstm8s_gpio.GPIO_ReadOutputData$GPIOx$1_0$365({2}DG,STGPIO_struct:S),B,1,2
F:G$GPIO_ReadInputData$0_0$0({2}DF,SC:U),Z,0,0,0,0,0
S:Lstm8s_gpio.GPIO_ReadInputData$GPIOx$1_0$367({2}DG,STGPIO_struct:S),B,1,2
F:G$GPIO_ReadInputPin$0_0$0({2}DF,SC:U),Z,0,0,0,0,0
S:Lstm8s_gpio.GPIO_ReadInputPin$GPIOx$1_0$369({2}DG,STGPIO_struct:S),B,1,2
S:Lstm8s_gpio.GPIO_ReadInputPin$GPIO_Pin$1_0$369({1}SC:U),B,1,4
F:G$GPIO_ExternalPullUpConfig$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_gpio.GPIO_ExternalPullUpConfig$GPIOx$1_0$371({2}DG,STGPIO_struct:S),B,1,2
S:Lstm8s_gpio.GPIO_ExternalPullUpConfig$GPIO_Pin$1_0$371({1}SC:U),B,1,4
S:Lstm8s_gpio.GPIO_ExternalPullUpConfig$NewState$1_0$371({1}SC:U),B,1,5
S:Lstm8s_gpio.GPIO_ExternalPullUpConfig$sloc0$0_1$0({1}SC:U),B,1,-1
T:Fstm8s_gpio$TIM1_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$SMCR$0_0$0({1}SC:U),Z,0,0)({3}S:S$ETR$0_0$0({1}SC:U),Z,0,0)({4}S:S$IER$0_0$0({1}SC:U),Z,0,0)({5}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({6}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({7}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({8}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({10}S:S$CCMR3$0_0$0({1}SC:U),Z,0,0)({11}S:S$CCMR4$0_0$0({1}SC:U),Z,0,0)({12}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({13}S:S$CCER2$0_0$0({1}SC:U),Z,0,0)({14}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({15}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({16}S:S$PSCRH$0_0$0({1}SC:U),Z,0,0)({17}S:S$PSCRL$0_0$0({1}SC:U),Z,0,0)({18}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({19}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({20}S:S$RCR$0_0$0({1}SC:U),Z,0,0)({21}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({22}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({23}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({24}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)({25}S:S$CCR3H$0_0$0({1}SC:U),Z,0,0)({26}S:S$CCR3L$0_0$0({1}SC:U),Z,0,0)({27}S:S$CCR4H$0_0$0({1}SC:U),Z,0,0)({28}S:S$CCR4L$0_0$0({1}SC:U),Z,0,0)({29}S:S$BKR$0_0$0({1}SC:U),Z,0,0)({30}S:S$DTR$0_0$0({1}SC:U),Z,0,0)({31}S:S$OISR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_gpio$TIM2_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$IER$0_0$0({1}SC:U),Z,0,0)({2}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({5}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({6}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({7}S:S$CCMR3$0_0$0({1}SC:U),Z,0,0)({8}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCER2$0_0$0({1}SC:U),Z,0,0)({10}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({11}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({12}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({13}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({14}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({15}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({16}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({17}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({18}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)({19}S:S$CCR3H$0_0$0({1}SC:U),Z,0,0)({20}S:S$CCR3L$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_gpio$BEEP_struct[({0}S:S$CSR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_gpio$TIM3_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$IER$0_0$0({1}SC:U),Z,0,0)({2}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({5}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({6}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({7}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({8}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({9}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({10}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({11}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({12}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({13}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({14}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({15}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({16}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_gpio$TIM4_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$IER$0_0$0({1}SC:U),Z,0,0)({2}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({4}S:S$CNTR$0_0$0({1}SC:U),Z,0,0)({5}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({6}S:S$ARR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_gpio$TIM5_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$SMCR$0_0$0({1}SC:U),Z,0,0)({3}S:S$IER$0_0$0({1}SC:U),Z,0,0)({4}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({7}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({8}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCMR3$0_0$0({1}SC:U),Z,0,0)({10}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({11}S:S$CCER2$0_0$0({1}SC:U),Z,0,0)({12}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({13}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({14}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({15}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({16}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({17}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({18}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({19}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({20}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)({21}S:S$CCR3H$0_0$0({1}SC:U),Z,0,0)({22}S:S$CCR3L$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_gpio$TIM6_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$SMCR$0_0$0({1}SC:U),Z,0,0)({3}S:S$IER$0_0$0({1}SC:U),Z,0,0)({4}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({6}S:S$CNTR$0_0$0({1}SC:U),Z,0,0)({7}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({8}S:S$ARR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_gpio$IWDG_struct[({0}S:S$KR$0_0$0({1}SC:U),Z,0,0)({1}S:S$PR$0_0$0({1}SC:U),Z,0,0)({2}S:S$RLR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_gpio$GPIO_struct[({0}S:S$ODR$0_0$0({1}SC:U),Z,0,0)({1}S:S$IDR$0_0$0({1}SC:U),Z,0,0)({2}S:S$DDR$0_0$0({1}SC:U),Z,0,0)({3}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR2$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_gpio$WWDG_struct[({0}S:S$CR$0_0$0({1}SC:U),Z,0,0)({1}S:S$WR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_gpio$__00000000[({0}S:S$MCR$0_0$0({1}SC:U),Z,0,0)({1}S:S$MSR$0_0$0({1}SC:U),Z,0,0)({2}S:S$TSR$0_0$0({1}SC:U),Z,0,0)({3}S:S$TPR$0_0$0({1}SC:U),Z,0,0)({4}S:S$RFR$0_0$0({1}SC:U),Z,0,0)({5}S:S$IER$0_0$0({1}SC:U),Z,0,0)({6}S:S$DGR$0_0$0({1}SC:U),Z,0,0)({7}S:S$PSR$0_0$0({1}SC:U),Z,0,0)({8}S:S$Page$0_0$0({16}ST__00000001:S),Z,0,0)]
T:Fstm8s_gpio$EXTI_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_gpio$__00000001[({0}S:S$TxMailbox$0_0$0({16}ST__00000002:S),Z,0,0)({0}S:S$Filter$0_0$0({16}ST__00000003:S),Z,0,0)({0}S:S$Filter01$0_0$0({16}ST__00000004:S),Z,0,0)({0}S:S$Filter23$0_0$0({16}ST__00000005:S),Z,0,0)({0}S:S$Filter45$0_0$0({16}ST__00000006:S),Z,0,0)({0}S:S$Config$0_0$0({16}ST__00000007:S),Z,0,0)({0}S:S$RxFIFO$0_0$0({16}ST__00000008:S),Z,0,0)]
T:Fstm8s_gpio$__00000002[({0}S:S$MCSR$0_0$0({1}SC:U),Z,0,0)({1}S:S$MDLCR$0_0$0({1}SC:U),Z,0,0)({2}S:S$MIDR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$MIDR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$MIDR3$0_0$0({1}SC:U),Z,0,0)({5}S:S$MIDR4$0_0$0({1}SC:U),Z,0,0)({6}S:S$MDAR1$0_0$0({1}SC:U),Z,0,0)({7}S:S$MDAR2$0_0$0({1}SC:U),Z,0,0)({8}S:S$MDAR3$0_0$0({1}SC:U),Z,0,0)({9}S:S$MDAR4$0_0$0({1}SC:U),Z,0,0)({10}S:S$MDAR5$0_0$0({1}SC:U),Z,0,0)({11}S:S$MDAR6$0_0$0({1}SC:U),Z,0,0)({12}S:S$MDAR7$0_0$0({1}SC:U),Z,0,0)({13}S:S$MDAR8$0_0$0({1}SC:U),Z,0,0)({14}S:S$MTSRL$0_0$0({1}SC:U),Z,0,0)({15}S:S$MTSRH$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_gpio$__00000003[({0}S:S$FR01$0_0$0({1}SC:U),Z,0,0)({1}S:S$FR02$0_0$0({1}SC:U),Z,0,0)({2}S:S$FR03$0_0$0({1}SC:U),Z,0,0)({3}S:S$FR04$0_0$0({1}SC:U),Z,0,0)({4}S:S$FR05$0_0$0({1}SC:U),Z,0,0)({5}S:S$FR06$0_0$0({1}SC:U),Z,0,0)({6}S:S$FR07$0_0$0({1}SC:U),Z,0,0)({7}S:S$FR08$0_0$0({1}SC:U),Z,0,0)({8}S:S$FR09$0_0$0({1}SC:U),Z,0,0)({9}S:S$FR10$0_0$0({1}SC:U),Z,0,0)({10}S:S$FR11$0_0$0({1}SC:U),Z,0,0)({11}S:S$FR12$0_0$0({1}SC:U),Z,0,0)({12}S:S$FR13$0_0$0({1}SC:U),Z,0,0)({13}S:S$FR14$0_0$0({1}SC:U),Z,0,0)({14}S:S$FR15$0_0$0({1}SC:U),Z,0,0)({15}S:S$FR16$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_gpio$__00000004[({0}S:S$F0R1$0_0$0({1}SC:U),Z,0,0)({1}S:S$F0R2$0_0$0({1}SC:U),Z,0,0)({2}S:S$F0R3$0_0$0({1}SC:U),Z,0,0)({3}S:S$F0R4$0_0$0({1}SC:U),Z,0,0)({4}S:S$F0R5$0_0$0({1}SC:U),Z,0,0)({5}S:S$F0R6$0_0$0({1}SC:U),Z,0,0)({6}S:S$F0R7$0_0$0({1}SC:U),Z,0,0)({7}S:S$F0R8$0_0$0({1}SC:U),Z,0,0)({8}S:S$F1R1$0_0$0({1}SC:U),Z,0,0)({9}S:S$F1R2$0_0$0({1}SC:U),Z,0,0)({10}S:S$F1R3$0_0$0({1}SC:U),Z,0,0)({11}S:S$F1R4$0_0$0({1}SC:U),Z,0,0)({12}S:S$F1R5$0_0$0({1}SC:U),Z,0,0)({13}S:S$F1R6$0_0$0({1}SC:U),Z,0,0)({14}S:S$F1R7$0_0$0({1}SC:U),Z,0,0)({15}S:S$F1R8$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_gpio$__00000005[({0}S:S$F2R1$0_0$0({1}SC:U),Z,0,0)({1}S:S$F2R2$0_0$0({1}SC:U),Z,0,0)({2}S:S$F2R3$0_0$0({1}SC:U),Z,0,0)({3}S:S$F2R4$0_0$0({1}SC:U),Z,0,0)({4}S:S$F2R5$0_0$0({1}SC:U),Z,0,0)({5}S:S$F2R6$0_0$0({1}SC:U),Z,0,0)({6}S:S$F2R7$0_0$0({1}SC:U),Z,0,0)({7}S:S$F2R8$0_0$0({1}SC:U),Z,0,0)({8}S:S$F3R1$0_0$0({1}SC:U),Z,0,0)({9}S:S$F3R2$0_0$0({1}SC:U),Z,0,0)({10}S:S$F3R3$0_0$0({1}SC:U),Z,0,0)({11}S:S$F3R4$0_0$0({1}SC:U),Z,0,0)({12}S:S$F3R5$0_0$0({1}SC:U),Z,0,0)({13}S:S$F3R6$0_0$0({1}SC:U),Z,0,0)({14}S:S$F3R7$0_0$0({1}SC:U),Z,0,0)({15}S:S$F3R8$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_gpio$__00000006[({0}S:S$F4R1$0_0$0({1}SC:U),Z,0,0)({1}S:S$F4R2$0_0$0({1}SC:U),Z,0,0)({2}S:S$F4R3$0_0$0({1}SC:U),Z,0,0)({3}S:S$F4R4$0_0$0({1}SC:U),Z,0,0)({4}S:S$F4R5$0_0$0({1}SC:U),Z,0,0)({5}S:S$F4R6$0_0$0({1}SC:U),Z,0,0)({6}S:S$F4R7$0_0$0({1}SC:U),Z,0,0)({7}S:S$F4R8$0_0$0({1}SC:U),Z,0,0)({8}S:S$F5R1$0_0$0({1}SC:U),Z,0,0)({9}S:S$F5R2$0_0$0({1}SC:U),Z,0,0)({10}S:S$F5R3$0_0$0({1}SC:U),Z,0,0)({11}S:S$F5R4$0_0$0({1}SC:U),Z,0,0)({12}S:S$F5R5$0_0$0({1}SC:U),Z,0,0)({13}S:S$F5R6$0_0$0({1}SC:U),Z,0,0)({14}S:S$F5R7$0_0$0({1}SC:U),Z,0,0)({15}S:S$F5R8$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_gpio$__00000007[({0}S:S$ESR$0_0$0({1}SC:U),Z,0,0)({1}S:S$EIER$0_0$0({1}SC:U),Z,0,0)({2}S:S$TECR$0_0$0({1}SC:U),Z,0,0)({3}S:S$RECR$0_0$0({1}SC:U),Z,0,0)({4}S:S$BTR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$BTR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$Reserved1$0_0$0({2}DA2d,SC:U),Z,0,0)({8}S:S$FMR1$0_0$0({1}SC:U),Z,0,0)({9}S:S$FMR2$0_0$0({1}SC:U),Z,0,0)({10}S:S$FCR1$0_0$0({1}SC:U),Z,0,0)({11}S:S$FCR2$0_0$0({1}SC:U),Z,0,0)({12}S:S$FCR3$0_0$0({1}SC:U),Z,0,0)({13}S:S$Reserved2$0_0$0({3}DA3d,SC:U),Z,0,0)]
T:Fstm8s_gpio$__00000008[({0}S:S$MFMI$0_0$0({1}SC:U),Z,0,0)({1}S:S$MDLCR$0_0$0({1}SC:U),Z,0,0)({2}S:S$MIDR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$MIDR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$MIDR3$0_0$0({1}SC:U),Z,0,0)({5}S:S$MIDR4$0_0$0({1}SC:U),Z,0,0)({6}S:S$MDAR1$0_0$0({1}SC:U),Z,0,0)({7}S:S$MDAR2$0_0$0({1}SC:U),Z,0,0)({8}S:S$MDAR3$0_0$0({1}SC:U),Z,0,0)({9}S:S$MDAR4$0_0$0({1}SC:U),Z,0,0)({10}S:S$MDAR5$0_0$0({1}SC:U),Z,0,0)({11}S:S$MDAR6$0_0$0({1}SC:U),Z,0,0)({12}S:S$MDAR7$0_0$0({1}SC:U),Z,0,0)({13}S:S$MDAR8$0_0$0({1}SC:U),Z,0,0)({14}S:S$MTSRL$0_0$0({1}SC:U),Z,0,0)({15}S:S$MTSRH$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_gpio$UART1_struct[({0}S:S$SR$0_0$0({1}SC:U),Z,0,0)({1}S:S$DR$0_0$0({1}SC:U),Z,0,0)({2}S:S$BRR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$BRR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({7}S:S$CR4$0_0$0({1}SC:U),Z,0,0)({8}S:S$CR5$0_0$0({1}SC:U),Z,0,0)({9}S:S$GTR$0_0$0({1}SC:U),Z,0,0)({10}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_gpio$UART2_struct[({0}S:S$SR$0_0$0({1}SC:U),Z,0,0)({1}S:S$DR$0_0$0({1}SC:U),Z,0,0)({2}S:S$BRR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$BRR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({7}S:S$CR4$0_0$0({1}SC:U),Z,0,0)({8}S:S$CR5$0_0$0({1}SC:U),Z,0,0)({9}S:S$CR6$0_0$0({1}SC:U),Z,0,0)({10}S:S$GTR$0_0$0({1}SC:U),Z,0,0)({11}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_gpio$FLASH_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$NCR2$0_0$0({1}SC:U),Z,0,0)({3}S:S$FPR$0_0$0({1}SC:U),Z,0,0)({4}S:S$NFPR$0_0$0({1}SC:U),Z,0,0)({5}S:S$IAPSR$0_0$0({1}SC:U),Z,0,0)({6}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({7}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)({8}S:S$PUKR$0_0$0({1}SC:U),Z,0,0)({9}S:S$RESERVED3$0_0$0({1}SC:U),Z,0,0)({10}S:S$DUKR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_gpio$UART3_struct[({0}S:S$SR$0_0$0({1}SC:U),Z,0,0)({1}S:S$DR$0_0$0({1}SC:U),Z,0,0)({2}S:S$BRR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$BRR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({7}S:S$CR4$0_0$0({1}SC:U),Z,0,0)({8}S:S$RESERVED$0_0$0({1}SC:U),Z,0,0)({9}S:S$CR6$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_gpio$I2C_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$FREQR$0_0$0({1}SC:U),Z,0,0)({3}S:S$OARL$0_0$0({1}SC:U),Z,0,0)({4}S:S$OARH$0_0$0({1}SC:U),Z,0,0)({5}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({6}S:S$DR$0_0$0({1}SC:U),Z,0,0)({7}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({8}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({9}S:S$SR3$0_0$0({1}SC:U),Z,0,0)({10}S:S$ITR$0_0$0({1}SC:U),Z,0,0)({11}S:S$CCRL$0_0$0({1}SC:U),Z,0,0)({12}S:S$CCRH$0_0$0({1}SC:U),Z,0,0)({13}S:S$TRISER$0_0$0({1}SC:U),Z,0,0)({14}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_gpio$CFG_struct[({0}S:S$GCR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_gpio$CLK_struct[({0}S:S$ICKR$0_0$0({1}SC:U),Z,0,0)({1}S:S$ECKR$0_0$0({1}SC:U),Z,0,0)({2}S:S$RESERVED$0_0$0({1}SC:U),Z,0,0)({3}S:S$CMSR$0_0$0({1}SC:U),Z,0,0)({4}S:S$SWR$0_0$0({1}SC:U),Z,0,0)({5}S:S$SWCR$0_0$0({1}SC:U),Z,0,0)({6}S:S$CKDIVR$0_0$0({1}SC:U),Z,0,0)({7}S:S$PCKENR1$0_0$0({1}SC:U),Z,0,0)({8}S:S$CSSR$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCOR$0_0$0({1}SC:U),Z,0,0)({10}S:S$PCKENR2$0_0$0({1}SC:U),Z,0,0)({11}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({12}S:S$HSITRIMR$0_0$0({1}SC:U),Z,0,0)({13}S:S$SWIMCCR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_gpio$ITC_struct[({0}S:S$ISPR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$ISPR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$ISPR3$0_0$0({1}SC:U),Z,0,0)({3}S:S$ISPR4$0_0$0({1}SC:U),Z,0,0)({4}S:S$ISPR5$0_0$0({1}SC:U),Z,0,0)({5}S:S$ISPR6$0_0$0({1}SC:U),Z,0,0)({6}S:S$ISPR7$0_0$0({1}SC:U),Z,0,0)({7}S:S$ISPR8$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_gpio$SPI_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$ICR$0_0$0({1}SC:U),Z,0,0)({3}S:S$SR$0_0$0({1}SC:U),Z,0,0)({4}S:S$DR$0_0$0({1}SC:U),Z,0,0)({5}S:S$CRCPR$0_0$0({1}SC:U),Z,0,0)({6}S:S$RXCRCR$0_0$0({1}SC:U),Z,0,0)({7}S:S$TXCRCR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_gpio$AWU_struct[({0}S:S$CSR$0_0$0({1}SC:U),Z,0,0)({1}S:S$APR$0_0$0({1}SC:U),Z,0,0)({2}S:S$TBR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_gpio$OPT_struct[({0}S:S$OPT0$0_0$0({1}SC:U),Z,0,0)({1}S:S$OPT1$0_0$0({1}SC:U),Z,0,0)({2}S:S$NOPT1$0_0$0({1}SC:U),Z,0,0)({3}S:S$OPT2$0_0$0({1}SC:U),Z,0,0)({4}S:S$NOPT2$0_0$0({1}SC:U),Z,0,0)({5}S:S$OPT3$0_0$0({1}SC:U),Z,0,0)({6}S:S$NOPT3$0_0$0({1}SC:U),Z,0,0)({7}S:S$OPT4$0_0$0({1}SC:U),Z,0,0)({8}S:S$NOPT4$0_0$0({1}SC:U),Z,0,0)({9}S:S$OPT5$0_0$0({1}SC:U),Z,0,0)({10}S:S$NOPT5$0_0$0({1}SC:U),Z,0,0)({11}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({12}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)({13}S:S$OPT7$0_0$0({1}SC:U),Z,0,0)({14}S:S$NOPT7$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_gpio$RST_struct[({0}S:S$SR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_gpio$ADC1_struct[({0}S:S$DB0RH$0_0$0({1}SC:U),Z,0,0)({1}S:S$DB0RL$0_0$0({1}SC:U),Z,0,0)({2}S:S$DB1RH$0_0$0({1}SC:U),Z,0,0)({3}S:S$DB1RL$0_0$0({1}SC:U),Z,0,0)({4}S:S$DB2RH$0_0$0({1}SC:U),Z,0,0)({5}S:S$DB2RL$0_0$0({1}SC:U),Z,0,0)({6}S:S$DB3RH$0_0$0({1}SC:U),Z,0,0)({7}S:S$DB3RL$0_0$0({1}SC:U),Z,0,0)({8}S:S$DB4RH$0_0$0({1}SC:U),Z,0,0)({9}S:S$DB4RL$0_0$0({1}SC:U),Z,0,0)({10}S:S$DB5RH$0_0$0({1}SC:U),Z,0,0)({11}S:S$DB5RL$0_0$0({1}SC:U),Z,0,0)({12}S:S$DB6RH$0_0$0({1}SC:U),Z,0,0)({13}S:S$DB6RL$0_0$0({1}SC:U),Z,0,0)({14}S:S$DB7RH$0_0$0({1}SC:U),Z,0,0)({15}S:S$DB7RL$0_0$0({1}SC:U),Z,0,0)({16}S:S$DB8RH$0_0$0({1}SC:U),Z,0,0)({17}S:S$DB8RL$0_0$0({1}SC:U),Z,0,0)({18}S:S$DB9RH$0_0$0({1}SC:U),Z,0,0)({19}S:S$DB9RL$0_0$0({1}SC:U),Z,0,0)({20}S:S$RESERVED$0_0$0({12}DA12d,SC:U),Z,0,0)({32}S:S$CSR$0_0$0({1}SC:U),Z,0,0)({33}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({34}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({35}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({36}S:S$DRH$0_0$0({1}SC:U),Z,0,0)({37}S:S$DRL$0_0$0({1}SC:U),Z,0,0)({38}S:S$TDRH$0_0$0({1}SC:U),Z,0,0)({39}S:S$TDRL$0_0$0({1}SC:U),Z,0,0)({40}S:S$HTRH$0_0$0({1}SC:U),Z,0,0)({41}S:S$HTRL$0_0$0({1}SC:U),Z,0,0)({42}S:S$LTRH$0_0$0({1}SC:U),Z,0,0)({43}S:S$LTRL$0_0$0({1}SC:U),Z,0,0)({44}S:S$AWSRH$0_0$0({1}SC:U),Z,0,0)({45}S:S$AWSRL$0_0$0({1}SC:U),Z,0,0)({46}S:S$AWCRH$0_0$0({1}SC:U),Z,0,0)({47}S:S$AWCRL$0_0$0({1}SC:U),Z,0,0)]
S:G$ADC1_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_ScanModeCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_DataBufferCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_SchmittTriggerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_ConversionConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_ExternalTriggerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_AWDChannelConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_StartConversion$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_GetConversionValue$0_0$0({2}DF,SI:U),C,0,0
S:G$ADC1_SetHighThreshold$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_SetLowThreshold$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_GetBufferValue$0_0$0({2}DF,SI:U),C,0,0
S:G$ADC1_GetAWDChannelStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ADC1_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ADC1_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ADC1_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_LSICalibrationConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_IdleModeEnable$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$BEEP_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_LSICalibrationConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_HSECmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_HSICmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_LSICmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_CCOCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ClockSwitchCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_FastHaltWakeUpCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SlowActiveHaltWakeUpCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_PeripheralClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ClockSwitchConfig$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_HSIPrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_CCOConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SYSCLKConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SWIMConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ClockSecuritySystemEnable$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SYSCLKEmergencyClear$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_AdjustHSICalibrationValue$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_GetClockFreq$0_0$0({2}DF,SL:U),C,0,0
S:G$CLK_GetSYSCLKSource$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_SetExtIntSensitivity$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_SetTLISensitivity$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_GetExtIntSensitivity$0_0$0({2}DF,SC:U),C,0,0
S:G$EXTI_GetTLISensitivity$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_Unlock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_Lock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_EraseByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ProgramByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ReadByte$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_ProgramWord$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ReadOptionByte$0_0$0({2}DF,SI:U),C,0,0
S:G$FLASH_ProgramOptionByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_EraseOptionByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_SetLowPowerMode$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_SetProgrammingTime$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_GetLowPowerMode$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_GetProgrammingTime$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_GetBootSize$0_0$0({2}DF,SL:U),C,0,0
S:G$FLASH_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_EraseBlock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ProgramBlock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_WaitForLastOperation$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GeneralCallCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GenerateSTART$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GenerateSTOP$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_SoftwareResetCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_StretchClockCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_AcknowledgeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_FastModeDutyCycleConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_ReceiveData$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_Send7bitAddress$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_SendData$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_CheckEvent$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_GetLastEvent$0_0$0({2}DF,SI:U),C,0,0
S:G$I2C_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$ITC_GetCPUCC$0_0$0({2}DF,SC:U),C,0,0
S:G$ITC_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$ITC_GetSoftIntStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ITC_SetSoftwarePriority$0_0$0({2}DF,SV:S),C,0,0
S:G$ITC_GetSoftwarePriority$0_0$0({2}DF,SC:U),C,0,0
S:G$IWDG_WriteAccessCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_SetPrescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_SetReload$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_ReloadCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_Enable$0_0$0({2}DF,SV:S),C,0,0
S:G$RST_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$RST_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_SendData$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_ReceiveData$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_NSSInternalSoftwareCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_TransmitCRC$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_CalculateCRCCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetCRC$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_ResetCRC$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetCRCPolynomial$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_BiDirectionalLineConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC4Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_BDTRConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ICInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_PWMIConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CtrlPWMOutputs$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_InternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ETRClockMode1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ETRClockMode2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ETRConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_TIxExternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectInputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectHallSensor$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectOutputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectMasterSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_EncoderInterfaceConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CounterModeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC3Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC4Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectCOM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CCPreloadControl$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC4PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC4FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1NPolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2NPolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3NPolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC4PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CCxCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CCxNCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectOCxM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare1$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare2$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare3$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare4$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC1Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC2Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC3Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC4Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GetCapture1$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCapture2$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCapture3$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCapture4$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCounter$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetPrescaler$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM1_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM1_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC1Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC2Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC3Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ICInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_PWMIConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_InternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ForcedOC1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ForcedOC2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ForcedOC3Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_CCPreloadControl$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC1PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC2PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC3PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC1PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC2PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC3PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_CCxCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SelectOCxM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCompare1$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCompare2$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCompare3$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetIC1Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetIC2Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetIC3Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GetCapture1$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetCapture2$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetCapture3$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetCounter$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetPrescaler$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM2_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM2_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM2_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC1Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC2Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ICInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_PWMIConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_InternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ForcedOC1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ForcedOC2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_CCPreloadControl$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC1PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC2PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC1PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC2PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_CCxCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SelectOCxM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetCompare1$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetCompare2$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetIC1Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetIC2Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_GetCapture1$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM3_GetCapture2$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM3_GetCounter$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM3_GetPrescaler$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM3_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM3_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM3_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_GetCounter$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_GetPrescaler$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_HalfDuplexCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_IrDAConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_IrDACmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_LINBreakDetectionConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_LINConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_LINCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SmartCardCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SmartCardNACKCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_WakeUpConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_ReceiverWakeUpCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_ReceiveData8$0_0$0({2}DF,SC:U),C,0,0
S:G$UART2_ReceiveData9$0_0$0({2}DF,SI:U),C,0,0
S:G$UART2_SendData8$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SendData9$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SendBreak$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SetAddress$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SetGuardTime$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SetPrescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$UART2_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$UART2_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_GetCounter$0_0$0({2}DF,SC:U),C,0,0
S:G$WWDG_SWReset$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_SetWindowValue$0_0$0({2}DF,SV:S),C,0,0
M:stm8s_uart2
F:G$UART2_DeInit$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
F:G$UART2_Init$0_0$0({2}DF,SV:S),Z,0,-23,0,0,0
S:Lstm8s_uart2.UART2_Init$BaudRate$1_0$347({4}SL:U),B,1,2
S:Lstm8s_uart2.UART2_Init$WordLength$1_0$347({1}SC:U),B,1,6
S:Lstm8s_uart2.UART2_Init$StopBits$1_0$347({1}SC:U),B,1,7
S:Lstm8s_uart2.UART2_Init$Parity$1_0$347({1}SC:U),B,1,8
S:Lstm8s_uart2.UART2_Init$SyncMode$1_0$347({1}SC:U),B,1,9
S:Lstm8s_uart2.UART2_Init$Mode$1_0$347({1}SC:U),B,1,10
S:Lstm8s_uart2.UART2_Init$BRR2_1$1_0$348({1}SC:U),B,1,-1
S:Lstm8s_uart2.UART2_Init$BRR2_2$1_0$348({1}SC:U),R,0,0,[a]
S:Lstm8s_uart2.UART2_Init$BaudRate_Mantissa$1_0$348({4}SL:U),B,1,-16
S:Lstm8s_uart2.UART2_Init$BaudRate_Mantissa100$1_0$348({4}SL:U),B,1,-12
S:Lstm8s_uart2.UART2_Init$sloc0$0_1$0({4}SL:U),B,1,-4
S:Lstm8s_uart2.UART2_Init$sloc1$0_1$0({4}SL:U),B,1,-8
S:Lstm8s_uart2.UART2_Init$sloc2$0_1$0({4}SL:U),B,1,-4
S:Lstm8s_uart2.UART2_Init$sloc3$0_1$0({4}SL:U),B,1,-16
S:Lstm8s_uart2.UART2_Init$sloc4$0_1$0({4}SL:U),B,1,-4
S:Lstm8s_uart2.UART2_Init$sloc5$0_1$0({4}SL:U),B,1,-4
S:Lstm8s_uart2.UART2_Init$sloc6$0_1$0({4}SL:U),B,1,-12
S:Lstm8s_uart2.UART2_Init$sloc7$0_1$0({4}SL:U),B,1,-8
S:Lstm8s_uart2.UART2_Init$sloc8$0_1$0({4}SL:U),B,1,-4
S:Lstm8s_uart2.UART2_Init$sloc9$0_1$0({1}SC:U),B,1,-1
S:Lstm8s_uart2.UART2_Init$sloc10$0_1$0({1}SC:U),B,1,-1
S:Lstm8s_uart2.UART2_Init$sloc11$0_1$0({1}SC:U),B,1,-1
F:G$UART2_Cmd$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_uart2.UART2_Cmd$NewState$1_0$355({1}SC:U),B,1,2
F:G$UART2_ITConfig$0_0$0({2}DF,SV:S),Z,0,-3,0,0,0
S:Lstm8s_uart2.UART2_ITConfig$UART2_IT$1_0$359({2}SI:U),B,1,2
S:Lstm8s_uart2.UART2_ITConfig$NewState$1_0$359({1}SC:U),B,1,4
S:Lstm8s_uart2.UART2_ITConfig$uartreg$1_0$360({1}SC:U),R,0,0,[xl]
S:Lstm8s_uart2.UART2_ITConfig$itpos$1_0$360({1}SC:U),B,1,-2
S:Lstm8s_uart2.UART2_ITConfig$sloc0$0_1$0({1}SC:U),B,1,-2
S:Lstm8s_uart2.UART2_ITConfig$sloc1$0_1$0({1}SC:U),B,1,-1
S:Lstm8s_uart2.UART2_ITConfig$sloc2$0_1$0({1}SC:U),B,1,-1
S:Lstm8s_uart2.UART2_ITConfig$sloc3$0_1$0({1}SC:U),B,1,-1
S:Lstm8s_uart2.UART2_ITConfig$sloc4$0_1$0({1}SC:U),B,1,-1
F:G$UART2_IrDAConfig$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_uart2.UART2_IrDAConfig$UART2_IrDAMode$1_0$371({1}SC:U),B,1,2
F:G$UART2_IrDACmd$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_uart2.UART2_IrDACmd$NewState$1_0$375({1}SC:U),B,1,2
F:G$UART2_LINBreakDetectionConfig$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_uart2.UART2_LINBreakDetectionConfig$UART2_LINBreakDetectionLength$1_0$379({1}SC:U),B,1,2
F:G$UART2_LINConfig$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_uart2.UART2_LINConfig$UART2_Mode$1_0$383({1}SC:U),B,1,2
S:Lstm8s_uart2.UART2_LINConfig$UART2_Autosync$1_0$383({1}SC:U),B,1,3
S:Lstm8s_uart2.UART2_LINConfig$UART2_DivUp$1_0$383({1}SC:U),B,1,4
F:G$UART2_LINCmd$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_uart2.UART2_LINCmd$NewState$1_0$391({1}SC:U),B,1,2
F:G$UART2_SmartCardCmd$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_uart2.UART2_SmartCardCmd$NewState$1_0$395({1}SC:U),B,1,2
F:G$UART2_SmartCardNACKCmd$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_uart2.UART2_SmartCardNACKCmd$NewState$1_0$399({1}SC:U),B,1,2
F:G$UART2_WakeUpConfig$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_uart2.UART2_WakeUpConfig$UART2_WakeUp$1_0$403({1}SC:U),B,1,2
F:G$UART2_ReceiverWakeUpCmd$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_uart2.UART2_ReceiverWakeUpCmd$NewState$1_0$405({1}SC:U),B,1,2
F:G$UART2_ReceiveData8$0_0$0({2}DF,SC:U),Z,0,0,0,0,0
F:G$UART2_ReceiveData9$0_0$0({2}DF,SI:U),Z,0,0,0,0,0
S:Lstm8s_uart2.UART2_ReceiveData9$temp$1_0$412({2}SI:U),R,0,0,[xl,xh]
S:Lstm8s_uart2.UART2_ReceiveData9$sloc0$0_1$0({2}SI:U),B,1,-2
F:G$UART2_SendData8$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_uart2.UART2_SendData8$Data$1_0$413({1}SC:U),B,1,2
F:G$UART2_SendData9$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_uart2.UART2_SendData9$Data$1_0$415({2}SI:U),B,1,2
S:Lstm8s_uart2.UART2_SendData9$sloc0$0_1$0({1}SC:U),B,1,-1
F:G$UART2_SendBreak$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
F:G$UART2_SetAddress$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_uart2.UART2_SetAddress$UART2_Address$1_0$419({1}SC:U),B,1,2
F:G$UART2_SetGuardTime$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_uart2.UART2_SetGuardTime$UART2_GuardTime$1_0$421({1}SC:U),B,1,2
F:G$UART2_SetPrescaler$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_uart2.UART2_SetPrescaler$UART2_Prescaler$1_0$423({1}SC:U),B,1,2
F:G$UART2_GetFlagStatus$0_0$0({2}DF,SC:U),Z,0,-3,0,0,0
S:Lstm8s_uart2.UART2_GetFlagStatus$UART2_FLAG$1_0$425({2}SI:U),B,1,2
S:Lstm8s_uart2.UART2_GetFlagStatus$status$1_0$426({1}SC:U),R,0,0,[a]
S:Lstm8s_uart2.UART2_GetFlagStatus$sloc0$0_1$0({1}SC:U),B,1,-1
S:Lstm8s_uart2.UART2_GetFlagStatus$sloc1$0_1$0({1}SC:U),B,1,-1
S:Lstm8s_uart2.UART2_GetFlagStatus$sloc2$0_1$0({1}SC:U),B,1,-1
S:Lstm8s_uart2.UART2_GetFlagStatus$sloc3$0_1$0({1}SC:U),B,1,-1
F:G$UART2_ClearFlag$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_uart2.UART2_ClearFlag$UART2_FLAG$1_0$439({2}SI:U),B,1,2
F:G$UART2_GetITStatus$0_0$0({2}DF,SC:U),Z,0,0,0,0,0
S:Lstm8s_uart2.UART2_GetITStatus$UART2_IT$1_0$445({2}SI:U),B,1,2
S:Lstm8s_uart2.UART2_GetITStatus$pendingbitstatus$1_0$446({1}SC:U),R,0,0,[a]
S:Lstm8s_uart2.UART2_GetITStatus$itpos$1_0$446({1}SC:U),B,1,-2
S:Lstm8s_uart2.UART2_GetITStatus$itmask1$1_0$446({1}SC:U),R,0,0,[a]
S:Lstm8s_uart2.UART2_GetITStatus$itmask2$1_0$446({1}SC:U),B,1,-1
S:Lstm8s_uart2.UART2_GetITStatus$enablestatus$1_0$446({1}SC:U),R,0,0,[xl]
S:Lstm8s_uart2.UART2_GetITStatus$sloc0$0_1$0({1}SC:U),B,1,-2
S:Lstm8s_uart2.UART2_GetITStatus$sloc1$0_1$0({1}SC:U),B,1,-1
F:G$UART2_ClearITPendingBit$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_uart2.UART2_ClearITPendingBit$UART2_IT$1_0$459({2}SI:U),B,1,2
T:Fstm8s_uart2$TIM1_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$SMCR$0_0$0({1}SC:U),Z,0,0)({3}S:S$ETR$0_0$0({1}SC:U),Z,0,0)({4}S:S$IER$0_0$0({1}SC:U),Z,0,0)({5}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({6}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({7}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({8}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({10}S:S$CCMR3$0_0$0({1}SC:U),Z,0,0)({11}S:S$CCMR4$0_0$0({1}SC:U),Z,0,0)({12}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({13}S:S$CCER2$0_0$0({1}SC:U),Z,0,0)({14}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({15}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({16}S:S$PSCRH$0_0$0({1}SC:U),Z,0,0)({17}S:S$PSCRL$0_0$0({1}SC:U),Z,0,0)({18}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({19}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({20}S:S$RCR$0_0$0({1}SC:U),Z,0,0)({21}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({22}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({23}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({24}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)({25}S:S$CCR3H$0_0$0({1}SC:U),Z,0,0)({26}S:S$CCR3L$0_0$0({1}SC:U),Z,0,0)({27}S:S$CCR4H$0_0$0({1}SC:U),Z,0,0)({28}S:S$CCR4L$0_0$0({1}SC:U),Z,0,0)({29}S:S$BKR$0_0$0({1}SC:U),Z,0,0)({30}S:S$DTR$0_0$0({1}SC:U),Z,0,0)({31}S:S$OISR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_uart2$TIM2_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$IER$0_0$0({1}SC:U),Z,0,0)({2}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({5}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({6}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({7}S:S$CCMR3$0_0$0({1}SC:U),Z,0,0)({8}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCER2$0_0$0({1}SC:U),Z,0,0)({10}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({11}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({12}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({13}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({14}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({15}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({16}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({17}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({18}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)({19}S:S$CCR3H$0_0$0({1}SC:U),Z,0,0)({20}S:S$CCR3L$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_uart2$BEEP_struct[({0}S:S$CSR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_uart2$TIM3_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$IER$0_0$0({1}SC:U),Z,0,0)({2}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({5}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({6}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({7}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({8}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({9}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({10}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({11}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({12}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({13}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({14}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({15}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({16}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_uart2$TIM4_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$IER$0_0$0({1}SC:U),Z,0,0)({2}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({4}S:S$CNTR$0_0$0({1}SC:U),Z,0,0)({5}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({6}S:S$ARR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_uart2$TIM5_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$SMCR$0_0$0({1}SC:U),Z,0,0)({3}S:S$IER$0_0$0({1}SC:U),Z,0,0)({4}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({7}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({8}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCMR3$0_0$0({1}SC:U),Z,0,0)({10}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({11}S:S$CCER2$0_0$0({1}SC:U),Z,0,0)({12}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({13}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({14}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({15}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({16}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({17}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({18}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({19}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({20}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)({21}S:S$CCR3H$0_0$0({1}SC:U),Z,0,0)({22}S:S$CCR3L$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_uart2$TIM6_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$SMCR$0_0$0({1}SC:U),Z,0,0)({3}S:S$IER$0_0$0({1}SC:U),Z,0,0)({4}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({6}S:S$CNTR$0_0$0({1}SC:U),Z,0,0)({7}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({8}S:S$ARR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_uart2$IWDG_struct[({0}S:S$KR$0_0$0({1}SC:U),Z,0,0)({1}S:S$PR$0_0$0({1}SC:U),Z,0,0)({2}S:S$RLR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_uart2$GPIO_struct[({0}S:S$ODR$0_0$0({1}SC:U),Z,0,0)({1}S:S$IDR$0_0$0({1}SC:U),Z,0,0)({2}S:S$DDR$0_0$0({1}SC:U),Z,0,0)({3}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR2$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_uart2$WWDG_struct[({0}S:S$CR$0_0$0({1}SC:U),Z,0,0)({1}S:S$WR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_uart2$__00000000[({0}S:S$MCR$0_0$0({1}SC:U),Z,0,0)({1}S:S$MSR$0_0$0({1}SC:U),Z,0,0)({2}S:S$TSR$0_0$0({1}SC:U),Z,0,0)({3}S:S$TPR$0_0$0({1}SC:U),Z,0,0)({4}S:S$RFR$0_0$0({1}SC:U),Z,0,0)({5}S:S$IER$0_0$0({1}SC:U),Z,0,0)({6}S:S$DGR$0_0$0({1}SC:U),Z,0,0)({7}S:S$PSR$0_0$0({1}SC:U),Z,0,0)({8}S:S$Page$0_0$0({16}ST__00000001:S),Z,0,0)]
T:Fstm8s_uart2$EXTI_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_uart2$__00000001[({0}S:S$TxMailbox$0_0$0({16}ST__00000002:S),Z,0,0)({0}S:S$Filter$0_0$0({16}ST__00000003:S),Z,0,0)({0}S:S$Filter01$0_0$0({16}ST__00000004:S),Z,0,0)({0}S:S$Filter23$0_0$0({16}ST__00000005:S),Z,0,0)({0}S:S$Filter45$0_0$0({16}ST__00000006:S),Z,0,0)({0}S:S$Config$0_0$0({16}ST__00000007:S),Z,0,0)({0}S:S$RxFIFO$0_0$0({16}ST__00000008:S),Z,0,0)]
T:Fstm8s_uart2$__00000002[({0}S:S$MCSR$0_0$0({1}SC:U),Z,0,0)({1}S:S$MDLCR$0_0$0({1}SC:U),Z,0,0)({2}S:S$MIDR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$MIDR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$MIDR3$0_0$0({1}SC:U),Z,0,0)({5}S:S$MIDR4$0_0$0({1}SC:U),Z,0,0)({6}S:S$MDAR1$0_0$0({1}SC:U),Z,0,0)({7}S:S$MDAR2$0_0$0({1}SC:U),Z,0,0)({8}S:S$MDAR3$0_0$0({1}SC:U),Z,0,0)({9}S:S$MDAR4$0_0$0({1}SC:U),Z,0,0)({10}S:S$MDAR5$0_0$0({1}SC:U),Z,0,0)({11}S:S$MDAR6$0_0$0({1}SC:U),Z,0,0)({12}S:S$MDAR7$0_0$0({1}SC:U),Z,0,0)({13}S:S$MDAR8$0_0$0({1}SC:U),Z,0,0)({14}S:S$MTSRL$0_0$0({1}SC:U),Z,0,0)({15}S:S$MTSRH$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_uart2$__00000003[({0}S:S$FR01$0_0$0({1}SC:U),Z,0,0)({1}S:S$FR02$0_0$0({1}SC:U),Z,0,0)({2}S:S$FR03$0_0$0({1}SC:U),Z,0,0)({3}S:S$FR04$0_0$0({1}SC:U),Z,0,0)({4}S:S$FR05$0_0$0({1}SC:U),Z,0,0)({5}S:S$FR06$0_0$0({1}SC:U),Z,0,0)({6}S:S$FR07$0_0$0({1}SC:U),Z,0,0)({7}S:S$FR08$0_0$0({1}SC:U),Z,0,0)({8}S:S$FR09$0_0$0({1}SC:U),Z,0,0)({9}S:S$FR10$0_0$0({1}SC:U),Z,0,0)({10}S:S$FR11$0_0$0({1}SC:U),Z,0,0)({11}S:S$FR12$0_0$0({1}SC:U),Z,0,0)({12}S:S$FR13$0_0$0({1}SC:U),Z,0,0)({13}S:S$FR14$0_0$0({1}SC:U),Z,0,0)({14}S:S$FR15$0_0$0({1}SC:U),Z,0,0)({15}S:S$FR16$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_uart2$__00000004[({0}S:S$F0R1$0_0$0({1}SC:U),Z,0,0)({1}S:S$F0R2$0_0$0({1}SC:U),Z,0,0)({2}S:S$F0R3$0_0$0({1}SC:U),Z,0,0)({3}S:S$F0R4$0_0$0({1}SC:U),Z,0,0)({4}S:S$F0R5$0_0$0({1}SC:U),Z,0,0)({5}S:S$F0R6$0_0$0({1}SC:U),Z,0,0)({6}S:S$F0R7$0_0$0({1}SC:U),Z,0,0)({7}S:S$F0R8$0_0$0({1}SC:U),Z,0,0)({8}S:S$F1R1$0_0$0({1}SC:U),Z,0,0)({9}S:S$F1R2$0_0$0({1}SC:U),Z,0,0)({10}S:S$F1R3$0_0$0({1}SC:U),Z,0,0)({11}S:S$F1R4$0_0$0({1}SC:U),Z,0,0)({12}S:S$F1R5$0_0$0({1}SC:U),Z,0,0)({13}S:S$F1R6$0_0$0({1}SC:U),Z,0,0)({14}S:S$F1R7$0_0$0({1}SC:U),Z,0,0)({15}S:S$F1R8$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_uart2$__00000005[({0}S:S$F2R1$0_0$0({1}SC:U),Z,0,0)({1}S:S$F2R2$0_0$0({1}SC:U),Z,0,0)({2}S:S$F2R3$0_0$0({1}SC:U),Z,0,0)({3}S:S$F2R4$0_0$0({1}SC:U),Z,0,0)({4}S:S$F2R5$0_0$0({1}SC:U),Z,0,0)({5}S:S$F2R6$0_0$0({1}SC:U),Z,0,0)({6}S:S$F2R7$0_0$0({1}SC:U),Z,0,0)({7}S:S$F2R8$0_0$0({1}SC:U),Z,0,0)({8}S:S$F3R1$0_0$0({1}SC:U),Z,0,0)({9}S:S$F3R2$0_0$0({1}SC:U),Z,0,0)({10}S:S$F3R3$0_0$0({1}SC:U),Z,0,0)({11}S:S$F3R4$0_0$0({1}SC:U),Z,0,0)({12}S:S$F3R5$0_0$0({1}SC:U),Z,0,0)({13}S:S$F3R6$0_0$0({1}SC:U),Z,0,0)({14}S:S$F3R7$0_0$0({1}SC:U),Z,0,0)({15}S:S$F3R8$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_uart2$__00000006[({0}S:S$F4R1$0_0$0({1}SC:U),Z,0,0)({1}S:S$F4R2$0_0$0({1}SC:U),Z,0,0)({2}S:S$F4R3$0_0$0({1}SC:U),Z,0,0)({3}S:S$F4R4$0_0$0({1}SC:U),Z,0,0)({4}S:S$F4R5$0_0$0({1}SC:U),Z,0,0)({5}S:S$F4R6$0_0$0({1}SC:U),Z,0,0)({6}S:S$F4R7$0_0$0({1}SC:U),Z,0,0)({7}S:S$F4R8$0_0$0({1}SC:U),Z,0,0)({8}S:S$F5R1$0_0$0({1}SC:U),Z,0,0)({9}S:S$F5R2$0_0$0({1}SC:U),Z,0,0)({10}S:S$F5R3$0_0$0({1}SC:U),Z,0,0)({11}S:S$F5R4$0_0$0({1}SC:U),Z,0,0)({12}S:S$F5R5$0_0$0({1}SC:U),Z,0,0)({13}S:S$F5R6$0_0$0({1}SC:U),Z,0,0)({14}S:S$F5R7$0_0$0({1}SC:U),Z,0,0)({15}S:S$F5R8$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_uart2$__00000007[({0}S:S$ESR$0_0$0({1}SC:U),Z,0,0)({1}S:S$EIER$0_0$0({1}SC:U),Z,0,0)({2}S:S$TECR$0_0$0({1}SC:U),Z,0,0)({3}S:S$RECR$0_0$0({1}SC:U),Z,0,0)({4}S:S$BTR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$BTR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$Reserved1$0_0$0({2}DA2d,SC:U),Z,0,0)({8}S:S$FMR1$0_0$0({1}SC:U),Z,0,0)({9}S:S$FMR2$0_0$0({1}SC:U),Z,0,0)({10}S:S$FCR1$0_0$0({1}SC:U),Z,0,0)({11}S:S$FCR2$0_0$0({1}SC:U),Z,0,0)({12}S:S$FCR3$0_0$0({1}SC:U),Z,0,0)({13}S:S$Reserved2$0_0$0({3}DA3d,SC:U),Z,0,0)]
T:Fstm8s_uart2$__00000008[({0}S:S$MFMI$0_0$0({1}SC:U),Z,0,0)({1}S:S$MDLCR$0_0$0({1}SC:U),Z,0,0)({2}S:S$MIDR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$MIDR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$MIDR3$0_0$0({1}SC:U),Z,0,0)({5}S:S$MIDR4$0_0$0({1}SC:U),Z,0,0)({6}S:S$MDAR1$0_0$0({1}SC:U),Z,0,0)({7}S:S$MDAR2$0_0$0({1}SC:U),Z,0,0)({8}S:S$MDAR3$0_0$0({1}SC:U),Z,0,0)({9}S:S$MDAR4$0_0$0({1}SC:U),Z,0,0)({10}S:S$MDAR5$0_0$0({1}SC:U),Z,0,0)({11}S:S$MDAR6$0_0$0({1}SC:U),Z,0,0)({12}S:S$MDAR7$0_0$0({1}SC:U),Z,0,0)({13}S:S$MDAR8$0_0$0({1}SC:U),Z,0,0)({14}S:S$MTSRL$0_0$0({1}SC:U),Z,0,0)({15}S:S$MTSRH$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_uart2$UART1_struct[({0}S:S$SR$0_0$0({1}SC:U),Z,0,0)({1}S:S$DR$0_0$0({1}SC:U),Z,0,0)({2}S:S$BRR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$BRR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({7}S:S$CR4$0_0$0({1}SC:U),Z,0,0)({8}S:S$CR5$0_0$0({1}SC:U),Z,0,0)({9}S:S$GTR$0_0$0({1}SC:U),Z,0,0)({10}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_uart2$UART2_struct[({0}S:S$SR$0_0$0({1}SC:U),Z,0,0)({1}S:S$DR$0_0$0({1}SC:U),Z,0,0)({2}S:S$BRR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$BRR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({7}S:S$CR4$0_0$0({1}SC:U),Z,0,0)({8}S:S$CR5$0_0$0({1}SC:U),Z,0,0)({9}S:S$CR6$0_0$0({1}SC:U),Z,0,0)({10}S:S$GTR$0_0$0({1}SC:U),Z,0,0)({11}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_uart2$FLASH_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$NCR2$0_0$0({1}SC:U),Z,0,0)({3}S:S$FPR$0_0$0({1}SC:U),Z,0,0)({4}S:S$NFPR$0_0$0({1}SC:U),Z,0,0)({5}S:S$IAPSR$0_0$0({1}SC:U),Z,0,0)({6}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({7}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)({8}S:S$PUKR$0_0$0({1}SC:U),Z,0,0)({9}S:S$RESERVED3$0_0$0({1}SC:U),Z,0,0)({10}S:S$DUKR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_uart2$UART3_struct[({0}S:S$SR$0_0$0({1}SC:U),Z,0,0)({1}S:S$DR$0_0$0({1}SC:U),Z,0,0)({2}S:S$BRR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$BRR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({7}S:S$CR4$0_0$0({1}SC:U),Z,0,0)({8}S:S$RESERVED$0_0$0({1}SC:U),Z,0,0)({9}S:S$CR6$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_uart2$I2C_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$FREQR$0_0$0({1}SC:U),Z,0,0)({3}S:S$OARL$0_0$0({1}SC:U),Z,0,0)({4}S:S$OARH$0_0$0({1}SC:U),Z,0,0)({5}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({6}S:S$DR$0_0$0({1}SC:U),Z,0,0)({7}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({8}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({9}S:S$SR3$0_0$0({1}SC:U),Z,0,0)({10}S:S$ITR$0_0$0({1}SC:U),Z,0,0)({11}S:S$CCRL$0_0$0({1}SC:U),Z,0,0)({12}S:S$CCRH$0_0$0({1}SC:U),Z,0,0)({13}S:S$TRISER$0_0$0({1}SC:U),Z,0,0)({14}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_uart2$CFG_struct[({0}S:S$GCR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_uart2$CLK_struct[({0}S:S$ICKR$0_0$0({1}SC:U),Z,0,0)({1}S:S$ECKR$0_0$0({1}SC:U),Z,0,0)({2}S:S$RESERVED$0_0$0({1}SC:U),Z,0,0)({3}S:S$CMSR$0_0$0({1}SC:U),Z,0,0)({4}S:S$SWR$0_0$0({1}SC:U),Z,0,0)({5}S:S$SWCR$0_0$0({1}SC:U),Z,0,0)({6}S:S$CKDIVR$0_0$0({1}SC:U),Z,0,0)({7}S:S$PCKENR1$0_0$0({1}SC:U),Z,0,0)({8}S:S$CSSR$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCOR$0_0$0({1}SC:U),Z,0,0)({10}S:S$PCKENR2$0_0$0({1}SC:U),Z,0,0)({11}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({12}S:S$HSITRIMR$0_0$0({1}SC:U),Z,0,0)({13}S:S$SWIMCCR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_uart2$ITC_struct[({0}S:S$ISPR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$ISPR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$ISPR3$0_0$0({1}SC:U),Z,0,0)({3}S:S$ISPR4$0_0$0({1}SC:U),Z,0,0)({4}S:S$ISPR5$0_0$0({1}SC:U),Z,0,0)({5}S:S$ISPR6$0_0$0({1}SC:U),Z,0,0)({6}S:S$ISPR7$0_0$0({1}SC:U),Z,0,0)({7}S:S$ISPR8$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_uart2$SPI_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$ICR$0_0$0({1}SC:U),Z,0,0)({3}S:S$SR$0_0$0({1}SC:U),Z,0,0)({4}S:S$DR$0_0$0({1}SC:U),Z,0,0)({5}S:S$CRCPR$0_0$0({1}SC:U),Z,0,0)({6}S:S$RXCRCR$0_0$0({1}SC:U),Z,0,0)({7}S:S$TXCRCR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_uart2$AWU_struct[({0}S:S$CSR$0_0$0({1}SC:U),Z,0,0)({1}S:S$APR$0_0$0({1}SC:U),Z,0,0)({2}S:S$TBR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_uart2$OPT_struct[({0}S:S$OPT0$0_0$0({1}SC:U),Z,0,0)({1}S:S$OPT1$0_0$0({1}SC:U),Z,0,0)({2}S:S$NOPT1$0_0$0({1}SC:U),Z,0,0)({3}S:S$OPT2$0_0$0({1}SC:U),Z,0,0)({4}S:S$NOPT2$0_0$0({1}SC:U),Z,0,0)({5}S:S$OPT3$0_0$0({1}SC:U),Z,0,0)({6}S:S$NOPT3$0_0$0({1}SC:U),Z,0,0)({7}S:S$OPT4$0_0$0({1}SC:U),Z,0,0)({8}S:S$NOPT4$0_0$0({1}SC:U),Z,0,0)({9}S:S$OPT5$0_0$0({1}SC:U),Z,0,0)({10}S:S$NOPT5$0_0$0({1}SC:U),Z,0,0)({11}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({12}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)({13}S:S$OPT7$0_0$0({1}SC:U),Z,0,0)({14}S:S$NOPT7$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_uart2$RST_struct[({0}S:S$SR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_uart2$ADC1_struct[({0}S:S$DB0RH$0_0$0({1}SC:U),Z,0,0)({1}S:S$DB0RL$0_0$0({1}SC:U),Z,0,0)({2}S:S$DB1RH$0_0$0({1}SC:U),Z,0,0)({3}S:S$DB1RL$0_0$0({1}SC:U),Z,0,0)({4}S:S$DB2RH$0_0$0({1}SC:U),Z,0,0)({5}S:S$DB2RL$0_0$0({1}SC:U),Z,0,0)({6}S:S$DB3RH$0_0$0({1}SC:U),Z,0,0)({7}S:S$DB3RL$0_0$0({1}SC:U),Z,0,0)({8}S:S$DB4RH$0_0$0({1}SC:U),Z,0,0)({9}S:S$DB4RL$0_0$0({1}SC:U),Z,0,0)({10}S:S$DB5RH$0_0$0({1}SC:U),Z,0,0)({11}S:S$DB5RL$0_0$0({1}SC:U),Z,0,0)({12}S:S$DB6RH$0_0$0({1}SC:U),Z,0,0)({13}S:S$DB6RL$0_0$0({1}SC:U),Z,0,0)({14}S:S$DB7RH$0_0$0({1}SC:U),Z,0,0)({15}S:S$DB7RL$0_0$0({1}SC:U),Z,0,0)({16}S:S$DB8RH$0_0$0({1}SC:U),Z,0,0)({17}S:S$DB8RL$0_0$0({1}SC:U),Z,0,0)({18}S:S$DB9RH$0_0$0({1}SC:U),Z,0,0)({19}S:S$DB9RL$0_0$0({1}SC:U),Z,0,0)({20}S:S$RESERVED$0_0$0({12}DA12d,SC:U),Z,0,0)({32}S:S$CSR$0_0$0({1}SC:U),Z,0,0)({33}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({34}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({35}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({36}S:S$DRH$0_0$0({1}SC:U),Z,0,0)({37}S:S$DRL$0_0$0({1}SC:U),Z,0,0)({38}S:S$TDRH$0_0$0({1}SC:U),Z,0,0)({39}S:S$TDRL$0_0$0({1}SC:U),Z,0,0)({40}S:S$HTRH$0_0$0({1}SC:U),Z,0,0)({41}S:S$HTRL$0_0$0({1}SC:U),Z,0,0)({42}S:S$LTRH$0_0$0({1}SC:U),Z,0,0)({43}S:S$LTRL$0_0$0({1}SC:U),Z,0,0)({44}S:S$AWSRH$0_0$0({1}SC:U),Z,0,0)({45}S:S$AWSRL$0_0$0({1}SC:U),Z,0,0)({46}S:S$AWCRH$0_0$0({1}SC:U),Z,0,0)({47}S:S$AWCRL$0_0$0({1}SC:U),Z,0,0)]
S:G$ADC1_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_ScanModeCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_DataBufferCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_SchmittTriggerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_ConversionConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_ExternalTriggerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_AWDChannelConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_StartConversion$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_GetConversionValue$0_0$0({2}DF,SI:U),C,0,0
S:G$ADC1_SetHighThreshold$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_SetLowThreshold$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_GetBufferValue$0_0$0({2}DF,SI:U),C,0,0
S:G$ADC1_GetAWDChannelStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ADC1_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ADC1_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ADC1_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_LSICalibrationConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_IdleModeEnable$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$BEEP_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_LSICalibrationConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_HSECmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_HSICmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_LSICmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_CCOCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ClockSwitchCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_FastHaltWakeUpCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SlowActiveHaltWakeUpCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_PeripheralClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ClockSwitchConfig$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_HSIPrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_CCOConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SYSCLKConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SWIMConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ClockSecuritySystemEnable$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SYSCLKEmergencyClear$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_AdjustHSICalibrationValue$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_GetClockFreq$0_0$0({2}DF,SL:U),C,0,0
S:G$CLK_GetSYSCLKSource$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_SetExtIntSensitivity$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_SetTLISensitivity$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_GetExtIntSensitivity$0_0$0({2}DF,SC:U),C,0,0
S:G$EXTI_GetTLISensitivity$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_Unlock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_Lock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_EraseByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ProgramByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ReadByte$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_ProgramWord$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ReadOptionByte$0_0$0({2}DF,SI:U),C,0,0
S:G$FLASH_ProgramOptionByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_EraseOptionByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_SetLowPowerMode$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_SetProgrammingTime$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_GetLowPowerMode$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_GetProgrammingTime$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_GetBootSize$0_0$0({2}DF,SL:U),C,0,0
S:G$FLASH_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_EraseBlock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ProgramBlock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_WaitForLastOperation$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_Write$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_WriteHigh$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_WriteLow$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_WriteReverse$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_ReadInputData$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_ReadOutputData$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_ReadInputPin$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_ExternalPullUpConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GeneralCallCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GenerateSTART$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GenerateSTOP$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_SoftwareResetCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_StretchClockCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_AcknowledgeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_FastModeDutyCycleConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_ReceiveData$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_Send7bitAddress$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_SendData$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_CheckEvent$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_GetLastEvent$0_0$0({2}DF,SI:U),C,0,0
S:G$I2C_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$ITC_GetCPUCC$0_0$0({2}DF,SC:U),C,0,0
S:G$ITC_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$ITC_GetSoftIntStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ITC_SetSoftwarePriority$0_0$0({2}DF,SV:S),C,0,0
S:G$ITC_GetSoftwarePriority$0_0$0({2}DF,SC:U),C,0,0
S:G$IWDG_WriteAccessCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_SetPrescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_SetReload$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_ReloadCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_Enable$0_0$0({2}DF,SV:S),C,0,0
S:G$RST_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$RST_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_SendData$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_ReceiveData$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_NSSInternalSoftwareCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_TransmitCRC$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_CalculateCRCCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetCRC$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_ResetCRC$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetCRCPolynomial$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_BiDirectionalLineConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC4Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_BDTRConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ICInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_PWMIConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CtrlPWMOutputs$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_InternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ETRClockMode1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ETRClockMode2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ETRConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_TIxExternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectInputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectHallSensor$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectOutputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectMasterSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_EncoderInterfaceConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CounterModeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC3Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC4Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectCOM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CCPreloadControl$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC4PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC4FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1NPolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2NPolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3NPolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC4PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CCxCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CCxNCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectOCxM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare1$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare2$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare3$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare4$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC1Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC2Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC3Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC4Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GetCapture1$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCapture2$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCapture3$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCapture4$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCounter$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetPrescaler$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM1_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM1_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC1Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC2Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC3Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ICInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_PWMIConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_InternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ForcedOC1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ForcedOC2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ForcedOC3Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_CCPreloadControl$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC1PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC2PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC3PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC1PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC2PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC3PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_CCxCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SelectOCxM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCompare1$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCompare2$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCompare3$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetIC1Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetIC2Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetIC3Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GetCapture1$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetCapture2$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetCapture3$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetCounter$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetPrescaler$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM2_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM2_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM2_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC1Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC2Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ICInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_PWMIConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_InternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ForcedOC1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ForcedOC2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_CCPreloadControl$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC1PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC2PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC1PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC2PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_CCxCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SelectOCxM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetCompare1$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetCompare2$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetIC1Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetIC2Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_GetCapture1$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM3_GetCapture2$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM3_GetCounter$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM3_GetPrescaler$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM3_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM3_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM3_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_GetCounter$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_GetPrescaler$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_GetCounter$0_0$0({2}DF,SC:U),C,0,0
S:G$WWDG_SWReset$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_SetWindowValue$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_HalfDuplexCmd$0_0$0({2}DF,SV:S),C,0,0
M:stm8s_tim1
F:G$TIM1_DeInit$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
F:G$TIM1_TimeBaseInit$0_0$0({2}DF,SV:S),Z,0,-2,0,0,0
S:Lstm8s_tim1.TIM1_TimeBaseInit$TIM1_Prescaler$1_0$351({2}SI:U),B,1,2
S:Lstm8s_tim1.TIM1_TimeBaseInit$TIM1_CounterMode$1_0$351({1}SC:U),B,1,4
S:Lstm8s_tim1.TIM1_TimeBaseInit$TIM1_Period$1_0$351({2}SI:U),B,1,5
S:Lstm8s_tim1.TIM1_TimeBaseInit$TIM1_RepetitionCounter$1_0$351({1}SC:U),B,1,7
S:Lstm8s_tim1.TIM1_TimeBaseInit$sloc0$0_1$0({2}SI:U),B,1,-2
S:Lstm8s_tim1.TIM1_TimeBaseInit$sloc1$0_1$0({2}SI:U),B,1,-2
F:G$TIM1_OC1Init$0_0$0({2}DF,SV:S),Z,0,-3,0,0,0
S:Lstm8s_tim1.TIM1_OC1Init$TIM1_OCMode$1_0$353({1}SC:U),B,1,2
S:Lstm8s_tim1.TIM1_OC1Init$TIM1_OutputState$1_0$353({1}SC:U),B,1,3
S:Lstm8s_tim1.TIM1_OC1Init$TIM1_OutputNState$1_0$353({1}SC:U),B,1,4
S:Lstm8s_tim1.TIM1_OC1Init$TIM1_Pulse$1_0$353({2}SI:U),B,1,5
S:Lstm8s_tim1.TIM1_OC1Init$TIM1_OCPolarity$1_0$353({1}SC:U),B,1,7
S:Lstm8s_tim1.TIM1_OC1Init$TIM1_OCNPolarity$1_0$353({1}SC:U),B,1,8
S:Lstm8s_tim1.TIM1_OC1Init$TIM1_OCIdleState$1_0$353({1}SC:U),B,1,9
S:Lstm8s_tim1.TIM1_OC1Init$TIM1_OCNIdleState$1_0$353({1}SC:U),B,1,10
S:Lstm8s_tim1.TIM1_OC1Init$sloc0$0_1$0({1}SC:U),B,1,-3
S:Lstm8s_tim1.TIM1_OC1Init$sloc1$0_1$0({1}SC:U),B,1,-1
S:Lstm8s_tim1.TIM1_OC1Init$sloc2$0_1$0({1}SC:U),B,1,-2
S:Lstm8s_tim1.TIM1_OC1Init$sloc3$0_1$0({1}SC:U),B,1,-1
S:Lstm8s_tim1.TIM1_OC1Init$sloc4$0_1$0({1}SC:U),B,1,-2
S:Lstm8s_tim1.TIM1_OC1Init$sloc5$0_1$0({1}SC:U),B,1,-1
F:G$TIM1_OC2Init$0_0$0({2}DF,SV:S),Z,0,-3,0,0,0
S:Lstm8s_tim1.TIM1_OC2Init$TIM1_OCMode$1_0$355({1}SC:U),B,1,2
S:Lstm8s_tim1.TIM1_OC2Init$TIM1_OutputState$1_0$355({1}SC:U),B,1,3
S:Lstm8s_tim1.TIM1_OC2Init$TIM1_OutputNState$1_0$355({1}SC:U),B,1,4
S:Lstm8s_tim1.TIM1_OC2Init$TIM1_Pulse$1_0$355({2}SI:U),B,1,5
S:Lstm8s_tim1.TIM1_OC2Init$TIM1_OCPolarity$1_0$355({1}SC:U),B,1,7
S:Lstm8s_tim1.TIM1_OC2Init$TIM1_OCNPolarity$1_0$355({1}SC:U),B,1,8
S:Lstm8s_tim1.TIM1_OC2Init$TIM1_OCIdleState$1_0$355({1}SC:U),B,1,9
S:Lstm8s_tim1.TIM1_OC2Init$TIM1_OCNIdleState$1_0$355({1}SC:U),B,1,10
S:Lstm8s_tim1.TIM1_OC2Init$sloc0$0_1$0({1}SC:U),B,1,-3
S:Lstm8s_tim1.TIM1_OC2Init$sloc1$0_1$0({1}SC:U),B,1,-1
S:Lstm8s_tim1.TIM1_OC2Init$sloc2$0_1$0({1}SC:U),B,1,-2
S:Lstm8s_tim1.TIM1_OC2Init$sloc3$0_1$0({1}SC:U),B,1,-1
S:Lstm8s_tim1.TIM1_OC2Init$sloc4$0_1$0({1}SC:U),B,1,-2
S:Lstm8s_tim1.TIM1_OC2Init$sloc5$0_1$0({1}SC:U),B,1,-1
F:G$TIM1_OC3Init$0_0$0({2}DF,SV:S),Z,0,-3,0,0,0
S:Lstm8s_tim1.TIM1_OC3Init$TIM1_OCMode$1_0$357({1}SC:U),B,1,2
S:Lstm8s_tim1.TIM1_OC3Init$TIM1_OutputState$1_0$357({1}SC:U),B,1,3
S:Lstm8s_tim1.TIM1_OC3Init$TIM1_OutputNState$1_0$357({1}SC:U),B,1,4
S:Lstm8s_tim1.TIM1_OC3Init$TIM1_Pulse$1_0$357({2}SI:U),B,1,5
S:Lstm8s_tim1.TIM1_OC3Init$TIM1_OCPolarity$1_0$357({1}SC:U),B,1,7
S:Lstm8s_tim1.TIM1_OC3Init$TIM1_OCNPolarity$1_0$357({1}SC:U),B,1,8
S:Lstm8s_tim1.TIM1_OC3Init$TIM1_OCIdleState$1_0$357({1}SC:U),B,1,9
S:Lstm8s_tim1.TIM1_OC3Init$TIM1_OCNIdleState$1_0$357({1}SC:U),B,1,10
S:Lstm8s_tim1.TIM1_OC3Init$sloc0$0_1$0({1}SC:U),B,1,-3
S:Lstm8s_tim1.TIM1_OC3Init$sloc1$0_1$0({1}SC:U),B,1,-1
S:Lstm8s_tim1.TIM1_OC3Init$sloc2$0_1$0({1}SC:U),B,1,-2
S:Lstm8s_tim1.TIM1_OC3Init$sloc3$0_1$0({1}SC:U),B,1,-1
S:Lstm8s_tim1.TIM1_OC3Init$sloc4$0_1$0({1}SC:U),B,1,-2
S:Lstm8s_tim1.TIM1_OC3Init$sloc5$0_1$0({1}SC:U),B,1,-1
F:G$TIM1_OC4Init$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_tim1.TIM1_OC4Init$TIM1_OCMode$1_0$359({1}SC:U),B,1,2
S:Lstm8s_tim1.TIM1_OC4Init$TIM1_OutputState$1_0$359({1}SC:U),B,1,3
S:Lstm8s_tim1.TIM1_OC4Init$TIM1_Pulse$1_0$359({2}SI:U),B,1,4
S:Lstm8s_tim1.TIM1_OC4Init$TIM1_OCPolarity$1_0$359({1}SC:U),B,1,6
S:Lstm8s_tim1.TIM1_OC4Init$TIM1_OCIdleState$1_0$359({1}SC:U),B,1,7
S:Lstm8s_tim1.TIM1_OC4Init$sloc0$0_1$0({1}SC:U),B,1,-2
S:Lstm8s_tim1.TIM1_OC4Init$sloc1$0_1$0({1}SC:U),B,1,-1
F:G$TIM1_BDTRConfig$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_tim1.TIM1_BDTRConfig$TIM1_OSSIState$1_0$363({1}SC:U),B,1,2
S:Lstm8s_tim1.TIM1_BDTRConfig$TIM1_LockLevel$1_0$363({1}SC:U),B,1,3
S:Lstm8s_tim1.TIM1_BDTRConfig$TIM1_DeadTime$1_0$363({1}SC:U),B,1,4
S:Lstm8s_tim1.TIM1_BDTRConfig$TIM1_Break$1_0$363({1}SC:U),B,1,5
S:Lstm8s_tim1.TIM1_BDTRConfig$TIM1_BreakPolarity$1_0$363({1}SC:U),B,1,6
S:Lstm8s_tim1.TIM1_BDTRConfig$TIM1_AutomaticOutput$1_0$363({1}SC:U),B,1,7
S:Lstm8s_tim1.TIM1_BDTRConfig$sloc0$0_1$0({1}SC:U),B,1,-1
F:G$TIM1_ICInit$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_tim1.TIM1_ICInit$TIM1_Channel$1_0$365({1}SC:U),B,1,2
S:Lstm8s_tim1.TIM1_ICInit$TIM1_ICPolarity$1_0$365({1}SC:U),B,1,3
S:Lstm8s_tim1.TIM1_ICInit$TIM1_ICSelection$1_0$365({1}SC:U),B,1,4
S:Lstm8s_tim1.TIM1_ICInit$TIM1_ICPrescaler$1_0$365({1}SC:U),B,1,5
S:Lstm8s_tim1.TIM1_ICInit$TIM1_ICFilter$1_0$365({1}SC:U),B,1,6
F:G$TIM1_PWMIConfig$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_tim1.TIM1_PWMIConfig$TIM1_Channel$1_0$371({1}SC:U),B,1,2
S:Lstm8s_tim1.TIM1_PWMIConfig$TIM1_ICPolarity$1_0$371({1}SC:U),B,1,3
S:Lstm8s_tim1.TIM1_PWMIConfig$TIM1_ICSelection$1_0$371({1}SC:U),B,1,4
S:Lstm8s_tim1.TIM1_PWMIConfig$TIM1_ICPrescaler$1_0$371({1}SC:U),B,1,5
S:Lstm8s_tim1.TIM1_PWMIConfig$TIM1_ICFilter$1_0$371({1}SC:U),B,1,6
S:Lstm8s_tim1.TIM1_PWMIConfig$icpolarity$1_0$372({1}SC:U),B,1,-2
S:Lstm8s_tim1.TIM1_PWMIConfig$icselection$1_0$372({1}SC:U),B,1,-1
S:Lstm8s_tim1.TIM1_PWMIConfig$sloc0$0_1$0({1}SC:U),B,1,-2
S:Lstm8s_tim1.TIM1_PWMIConfig$sloc1$0_1$0({1}SC:U),B,1,-1
F:G$TIM1_Cmd$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_tim1.TIM1_Cmd$NewState$1_0$379({1}SC:U),B,1,2
F:G$TIM1_CtrlPWMOutputs$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_tim1.TIM1_CtrlPWMOutputs$NewState$1_0$383({1}SC:U),B,1,2
F:G$TIM1_ITConfig$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_tim1.TIM1_ITConfig$TIM1_IT$1_0$387({1}SC:U),B,1,2
S:Lstm8s_tim1.TIM1_ITConfig$NewState$1_0$387({1}SC:U),B,1,3
S:Lstm8s_tim1.TIM1_ITConfig$sloc0$0_1$0({1}SC:U),B,1,-1
F:G$TIM1_InternalClockConfig$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
F:G$TIM1_ETRClockMode1Config$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_tim1.TIM1_ETRClockMode1Config$TIM1_ExtTRGPrescaler$1_0$393({1}SC:U),B,1,2
S:Lstm8s_tim1.TIM1_ETRClockMode1Config$TIM1_ExtTRGPolarity$1_0$393({1}SC:U),B,1,3
S:Lstm8s_tim1.TIM1_ETRClockMode1Config$ExtTRGFilter$1_0$393({1}SC:U),B,1,4
F:G$TIM1_ETRClockMode2Config$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_tim1.TIM1_ETRClockMode2Config$TIM1_ExtTRGPrescaler$1_0$395({1}SC:U),B,1,2
S:Lstm8s_tim1.TIM1_ETRClockMode2Config$TIM1_ExtTRGPolarity$1_0$395({1}SC:U),B,1,3
S:Lstm8s_tim1.TIM1_ETRClockMode2Config$ExtTRGFilter$1_0$395({1}SC:U),B,1,4
F:G$TIM1_ETRConfig$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_tim1.TIM1_ETRConfig$TIM1_ExtTRGPrescaler$1_0$397({1}SC:U),B,1,2
S:Lstm8s_tim1.TIM1_ETRConfig$TIM1_ExtTRGPolarity$1_0$397({1}SC:U),B,1,3
S:Lstm8s_tim1.TIM1_ETRConfig$ExtTRGFilter$1_0$397({1}SC:U),B,1,4
S:Lstm8s_tim1.TIM1_ETRConfig$sloc0$0_1$0({1}SC:U),B,1,-1
F:G$TIM1_TIxExternalClockConfig$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_tim1.TIM1_TIxExternalClockConfig$TIM1_TIxExternalCLKSource$1_0$399({1}SC:U),B,1,2
S:Lstm8s_tim1.TIM1_TIxExternalClockConfig$TIM1_ICPolarity$1_0$399({1}SC:U),B,1,3
S:Lstm8s_tim1.TIM1_TIxExternalClockConfig$ICFilter$1_0$399({1}SC:U),B,1,4
F:G$TIM1_SelectInputTrigger$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_tim1.TIM1_SelectInputTrigger$TIM1_InputTriggerSource$1_0$403({1}SC:U),B,1,2
F:G$TIM1_UpdateDisableConfig$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_tim1.TIM1_UpdateDisableConfig$NewState$1_0$405({1}SC:U),B,1,2
F:G$TIM1_UpdateRequestConfig$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_tim1.TIM1_UpdateRequestConfig$TIM1_UpdateSource$1_0$409({1}SC:U),B,1,2
F:G$TIM1_SelectHallSensor$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_tim1.TIM1_SelectHallSensor$NewState$1_0$413({1}SC:U),B,1,2
F:G$TIM1_SelectOnePulseMode$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_tim1.TIM1_SelectOnePulseMode$TIM1_OPMode$1_0$417({1}SC:U),B,1,2
F:G$TIM1_SelectOutputTrigger$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_tim1.TIM1_SelectOutputTrigger$TIM1_TRGOSource$1_0$421({1}SC:U),B,1,2
F:G$TIM1_SelectSlaveMode$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_tim1.TIM1_SelectSlaveMode$TIM1_SlaveMode$1_0$423({1}SC:U),B,1,2
F:G$TIM1_SelectMasterSlaveMode$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_tim1.TIM1_SelectMasterSlaveMode$NewState$1_0$425({1}SC:U),B,1,2
F:G$TIM1_EncoderInterfaceConfig$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_tim1.TIM1_EncoderInterfaceConfig$TIM1_EncoderMode$1_0$429({1}SC:U),B,1,2
S:Lstm8s_tim1.TIM1_EncoderInterfaceConfig$TIM1_IC1Polarity$1_0$429({1}SC:U),B,1,3
S:Lstm8s_tim1.TIM1_EncoderInterfaceConfig$TIM1_IC2Polarity$1_0$429({1}SC:U),B,1,4
F:G$TIM1_PrescalerConfig$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_tim1.TIM1_PrescalerConfig$Prescaler$1_0$435({2}SI:U),B,1,2
S:Lstm8s_tim1.TIM1_PrescalerConfig$TIM1_PSCReloadMode$1_0$435({1}SC:U),B,1,4
S:Lstm8s_tim1.TIM1_PrescalerConfig$sloc0$0_1$0({2}SI:U),B,1,-2
F:G$TIM1_CounterModeConfig$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_tim1.TIM1_CounterModeConfig$TIM1_CounterMode$1_0$437({1}SC:U),B,1,2
F:G$TIM1_ForcedOC1Config$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_tim1.TIM1_ForcedOC1Config$TIM1_ForcedAction$1_0$439({1}SC:U),B,1,2
F:G$TIM1_ForcedOC2Config$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_tim1.TIM1_ForcedOC2Config$TIM1_ForcedAction$1_0$441({1}SC:U),B,1,2
F:G$TIM1_ForcedOC3Config$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_tim1.TIM1_ForcedOC3Config$TIM1_ForcedAction$1_0$443({1}SC:U),B,1,2
F:G$TIM1_ForcedOC4Config$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_tim1.TIM1_ForcedOC4Config$TIM1_ForcedAction$1_0$445({1}SC:U),B,1,2
F:G$TIM1_ARRPreloadConfig$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_tim1.TIM1_ARRPreloadConfig$NewState$1_0$447({1}SC:U),B,1,2
F:G$TIM1_SelectCOM$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_tim1.TIM1_SelectCOM$NewState$1_0$451({1}SC:U),B,1,2
F:G$TIM1_CCPreloadControl$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_tim1.TIM1_CCPreloadControl$NewState$1_0$455({1}SC:U),B,1,2
F:G$TIM1_OC1PreloadConfig$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_tim1.TIM1_OC1PreloadConfig$NewState$1_0$459({1}SC:U),B,1,2
F:G$TIM1_OC2PreloadConfig$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_tim1.TIM1_OC2PreloadConfig$NewState$1_0$463({1}SC:U),B,1,2
F:G$TIM1_OC3PreloadConfig$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_tim1.TIM1_OC3PreloadConfig$NewState$1_0$467({1}SC:U),B,1,2
F:G$TIM1_OC4PreloadConfig$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_tim1.TIM1_OC4PreloadConfig$NewState$1_0$471({1}SC:U),B,1,2
F:G$TIM1_OC1FastConfig$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_tim1.TIM1_OC1FastConfig$NewState$1_0$475({1}SC:U),B,1,2
F:G$TIM1_OC2FastConfig$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_tim1.TIM1_OC2FastConfig$NewState$1_0$479({1}SC:U),B,1,2
F:G$TIM1_OC3FastConfig$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_tim1.TIM1_OC3FastConfig$NewState$1_0$483({1}SC:U),B,1,2
F:G$TIM1_OC4FastConfig$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_tim1.TIM1_OC4FastConfig$NewState$1_0$487({1}SC:U),B,1,2
F:G$TIM1_GenerateEvent$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_tim1.TIM1_GenerateEvent$TIM1_EventSource$1_0$491({1}SC:U),B,1,2
F:G$TIM1_OC1PolarityConfig$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_tim1.TIM1_OC1PolarityConfig$TIM1_OCPolarity$1_0$493({1}SC:U),B,1,2
F:G$TIM1_OC1NPolarityConfig$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_tim1.TIM1_OC1NPolarityConfig$TIM1_OCNPolarity$1_0$497({1}SC:U),B,1,2
F:G$TIM1_OC2PolarityConfig$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_tim1.TIM1_OC2PolarityConfig$TIM1_OCPolarity$1_0$501({1}SC:U),B,1,2
F:G$TIM1_OC2NPolarityConfig$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_tim1.TIM1_OC2NPolarityConfig$TIM1_OCNPolarity$1_0$505({1}SC:U),B,1,2
F:G$TIM1_OC3PolarityConfig$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_tim1.TIM1_OC3PolarityConfig$TIM1_OCPolarity$1_0$509({1}SC:U),B,1,2
F:G$TIM1_OC3NPolarityConfig$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_tim1.TIM1_OC3NPolarityConfig$TIM1_OCNPolarity$1_0$513({1}SC:U),B,1,2
F:G$TIM1_OC4PolarityConfig$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_tim1.TIM1_OC4PolarityConfig$TIM1_OCPolarity$1_0$517({1}SC:U),B,1,2
F:G$TIM1_CCxCmd$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_tim1.TIM1_CCxCmd$TIM1_Channel$1_0$521({1}SC:U),B,1,2
S:Lstm8s_tim1.TIM1_CCxCmd$NewState$1_0$521({1}SC:U),B,1,3
F:G$TIM1_CCxNCmd$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_tim1.TIM1_CCxNCmd$TIM1_Channel$1_0$535({1}SC:U),B,1,2
S:Lstm8s_tim1.TIM1_CCxNCmd$NewState$1_0$535({1}SC:U),B,1,3
F:G$TIM1_SelectOCxM$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_tim1.TIM1_SelectOCxM$TIM1_Channel$1_0$546({1}SC:U),B,1,2
S:Lstm8s_tim1.TIM1_SelectOCxM$TIM1_OCMode$1_0$546({1}SC:U),B,1,3
F:G$TIM1_SetCounter$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_tim1.TIM1_SetCounter$Counter$1_0$552({2}SI:U),B,1,2
S:Lstm8s_tim1.TIM1_SetCounter$sloc0$0_1$0({2}SI:U),B,1,-2
F:G$TIM1_SetAutoreload$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_tim1.TIM1_SetAutoreload$Autoreload$1_0$554({2}SI:U),B,1,2
S:Lstm8s_tim1.TIM1_SetAutoreload$sloc0$0_1$0({2}SI:U),B,1,-2
F:G$TIM1_SetCompare1$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_tim1.TIM1_SetCompare1$Compare1$1_0$556({2}SI:U),B,1,2
S:Lstm8s_tim1.TIM1_SetCompare1$sloc0$0_1$0({2}SI:U),B,1,-2
F:G$TIM1_SetCompare2$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_tim1.TIM1_SetCompare2$Compare2$1_0$558({2}SI:U),B,1,2
S:Lstm8s_tim1.TIM1_SetCompare2$sloc0$0_1$0({2}SI:U),B,1,-2
F:G$TIM1_SetCompare3$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_tim1.TIM1_SetCompare3$Compare3$1_0$560({2}SI:U),B,1,2
S:Lstm8s_tim1.TIM1_SetCompare3$sloc0$0_1$0({2}SI:U),B,1,-2
F:G$TIM1_SetCompare4$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_tim1.TIM1_SetCompare4$Compare4$1_0$562({2}SI:U),B,1,2
S:Lstm8s_tim1.TIM1_SetCompare4$sloc0$0_1$0({2}SI:U),B,1,-2
F:G$TIM1_SetIC1Prescaler$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_tim1.TIM1_SetIC1Prescaler$TIM1_IC1Prescaler$1_0$564({1}SC:U),B,1,2
F:G$TIM1_SetIC2Prescaler$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_tim1.TIM1_SetIC2Prescaler$TIM1_IC2Prescaler$1_0$566({1}SC:U),B,1,2
F:G$TIM1_SetIC3Prescaler$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_tim1.TIM1_SetIC3Prescaler$TIM1_IC3Prescaler$1_0$568({1}SC:U),B,1,2
F:G$TIM1_SetIC4Prescaler$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_tim1.TIM1_SetIC4Prescaler$TIM1_IC4Prescaler$1_0$570({1}SC:U),B,1,2
F:G$TIM1_GetCapture1$0_0$0({2}DF,SI:U),Z,0,0,0,0,0
S:Lstm8s_tim1.TIM1_GetCapture1$tmpccr1$1_0$573({2}SI:U),R,0,0,[xl,xh]
S:Lstm8s_tim1.TIM1_GetCapture1$tmpccr1l$1_0$573({1}SC:U),R,0,0,[a]
S:Lstm8s_tim1.TIM1_GetCapture1$tmpccr1h$1_0$573({1}SC:U),R,0,0,[xh]
S:Lstm8s_tim1.TIM1_GetCapture1$sloc0$0_1$0({2}SI:U),B,1,-2
F:G$TIM1_GetCapture2$0_0$0({2}DF,SI:U),Z,0,0,0,0,0
S:Lstm8s_tim1.TIM1_GetCapture2$tmpccr2$1_0$575({2}SI:U),R,0,0,[xl,xh]
S:Lstm8s_tim1.TIM1_GetCapture2$tmpccr2l$1_0$575({1}SC:U),R,0,0,[a]
S:Lstm8s_tim1.TIM1_GetCapture2$tmpccr2h$1_0$575({1}SC:U),R,0,0,[xh]
S:Lstm8s_tim1.TIM1_GetCapture2$sloc0$0_1$0({2}SI:U),B,1,-2
F:G$TIM1_GetCapture3$0_0$0({2}DF,SI:U),Z,0,0,0,0,0
S:Lstm8s_tim1.TIM1_GetCapture3$tmpccr3$1_0$577({2}SI:U),R,0,0,[xl,xh]
S:Lstm8s_tim1.TIM1_GetCapture3$tmpccr3l$1_0$577({1}SC:U),R,0,0,[a]
S:Lstm8s_tim1.TIM1_GetCapture3$tmpccr3h$1_0$577({1}SC:U),R,0,0,[xh]
S:Lstm8s_tim1.TIM1_GetCapture3$sloc0$0_1$0({2}SI:U),B,1,-2
F:G$TIM1_GetCapture4$0_0$0({2}DF,SI:U),Z,0,0,0,0,0
S:Lstm8s_tim1.TIM1_GetCapture4$tmpccr4$1_0$579({2}SI:U),R,0,0,[xl,xh]
S:Lstm8s_tim1.TIM1_GetCapture4$tmpccr4l$1_0$579({1}SC:U),R,0,0,[a]
S:Lstm8s_tim1.TIM1_GetCapture4$tmpccr4h$1_0$579({1}SC:U),R,0,0,[xh]
S:Lstm8s_tim1.TIM1_GetCapture4$sloc0$0_1$0({2}SI:U),B,1,-2
F:G$TIM1_GetCounter$0_0$0({2}DF,SI:U),Z,0,0,0,0,0
S:Lstm8s_tim1.TIM1_GetCounter$tmpcntr$1_0$581({2}SI:U),B,1,-4
S:Lstm8s_tim1.TIM1_GetCounter$sloc0$0_1$0({2}SI:U),B,1,-4
S:Lstm8s_tim1.TIM1_GetCounter$sloc1$0_1$0({2}SI:U),B,1,-2
F:G$TIM1_GetPrescaler$0_0$0({2}DF,SI:U),Z,0,0,0,0,0
S:Lstm8s_tim1.TIM1_GetPrescaler$temp$1_0$583({2}SI:U),B,1,-4
S:Lstm8s_tim1.TIM1_GetPrescaler$sloc0$0_1$0({2}SI:U),B,1,-4
S:Lstm8s_tim1.TIM1_GetPrescaler$sloc1$0_1$0({2}SI:U),B,1,-2
F:G$TIM1_GetFlagStatus$0_0$0({2}DF,SC:U),Z,0,-2,0,0,0
S:Lstm8s_tim1.TIM1_GetFlagStatus$TIM1_FLAG$1_0$584({2}SI:U),B,1,2
S:Lstm8s_tim1.TIM1_GetFlagStatus$bitstatus$1_0$585({1}SC:U),R,0,0,[a]
S:Lstm8s_tim1.TIM1_GetFlagStatus$tim1_flag_l$1_0$585({1}SC:U),B,1,-3
S:Lstm8s_tim1.TIM1_GetFlagStatus$tim1_flag_h$1_0$585({1}SC:U),B,1,-1
S:Lstm8s_tim1.TIM1_GetFlagStatus$sloc0$0_1$0({1}SC:U),B,1,-1
S:Lstm8s_tim1.TIM1_GetFlagStatus$sloc1$0_1$0({1}SC:U),B,1,-3
S:Lstm8s_tim1.TIM1_GetFlagStatus$sloc2$0_1$0({2}SI:U),B,1,-2
S:Lstm8s_tim1.TIM1_GetFlagStatus$sloc3$0_1$0({1}SC:U),B,1,-1
F:G$TIM1_ClearFlag$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_tim1.TIM1_ClearFlag$TIM1_FLAG$1_0$588({2}SI:U),B,1,2
F:G$TIM1_GetITStatus$0_0$0({2}DF,SC:U),Z,0,0,0,0,0
S:Lstm8s_tim1.TIM1_GetITStatus$TIM1_IT$1_0$590({1}SC:U),B,1,2
S:Lstm8s_tim1.TIM1_GetITStatus$bitstatus$1_0$591({1}SC:U),R,0,0,[a]
S:Lstm8s_tim1.TIM1_GetITStatus$TIM1_itStatus$1_0$591({1}SC:U),B,1,-1
S:Lstm8s_tim1.TIM1_GetITStatus$TIM1_itEnable$1_0$591({1}SC:U),R,0,0,[a]
S:Lstm8s_tim1.TIM1_GetITStatus$sloc0$0_1$0({1}SC:U),B,1,-1
F:G$TIM1_ClearITPendingBit$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_tim1.TIM1_ClearITPendingBit$TIM1_IT$1_0$594({1}SC:U),B,1,2
F:Fstm8s_tim1$TI1_Config$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_tim1.TI1_Config$TIM1_ICPolarity$1_0$596({1}SC:U),B,1,2
S:Lstm8s_tim1.TI1_Config$TIM1_ICSelection$1_0$596({1}SC:U),B,1,3
S:Lstm8s_tim1.TI1_Config$TIM1_ICFilter$1_0$596({1}SC:U),B,1,4
S:Lstm8s_tim1.TI1_Config$sloc0$0_1$0({1}SC:U),B,1,-1
F:Fstm8s_tim1$TI2_Config$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_tim1.TI2_Config$TIM1_ICPolarity$1_0$600({1}SC:U),B,1,2
S:Lstm8s_tim1.TI2_Config$TIM1_ICSelection$1_0$600({1}SC:U),B,1,3
S:Lstm8s_tim1.TI2_Config$TIM1_ICFilter$1_0$600({1}SC:U),B,1,4
S:Lstm8s_tim1.TI2_Config$sloc0$0_1$0({1}SC:U),B,1,-1
F:Fstm8s_tim1$TI3_Config$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_tim1.TI3_Config$TIM1_ICPolarity$1_0$604({1}SC:U),B,1,2
S:Lstm8s_tim1.TI3_Config$TIM1_ICSelection$1_0$604({1}SC:U),B,1,3
S:Lstm8s_tim1.TI3_Config$TIM1_ICFilter$1_0$604({1}SC:U),B,1,4
S:Lstm8s_tim1.TI3_Config$sloc0$0_1$0({1}SC:U),B,1,-1
F:Fstm8s_tim1$TI4_Config$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_tim1.TI4_Config$TIM1_ICPolarity$1_0$608({1}SC:U),B,1,2
S:Lstm8s_tim1.TI4_Config$TIM1_ICSelection$1_0$608({1}SC:U),B,1,3
S:Lstm8s_tim1.TI4_Config$TIM1_ICFilter$1_0$608({1}SC:U),B,1,4
S:Lstm8s_tim1.TI4_Config$sloc0$0_1$0({1}SC:U),B,1,-1
T:Fstm8s_tim1$TIM1_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$SMCR$0_0$0({1}SC:U),Z,0,0)({3}S:S$ETR$0_0$0({1}SC:U),Z,0,0)({4}S:S$IER$0_0$0({1}SC:U),Z,0,0)({5}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({6}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({7}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({8}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({10}S:S$CCMR3$0_0$0({1}SC:U),Z,0,0)({11}S:S$CCMR4$0_0$0({1}SC:U),Z,0,0)({12}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({13}S:S$CCER2$0_0$0({1}SC:U),Z,0,0)({14}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({15}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({16}S:S$PSCRH$0_0$0({1}SC:U),Z,0,0)({17}S:S$PSCRL$0_0$0({1}SC:U),Z,0,0)({18}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({19}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({20}S:S$RCR$0_0$0({1}SC:U),Z,0,0)({21}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({22}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({23}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({24}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)({25}S:S$CCR3H$0_0$0({1}SC:U),Z,0,0)({26}S:S$CCR3L$0_0$0({1}SC:U),Z,0,0)({27}S:S$CCR4H$0_0$0({1}SC:U),Z,0,0)({28}S:S$CCR4L$0_0$0({1}SC:U),Z,0,0)({29}S:S$BKR$0_0$0({1}SC:U),Z,0,0)({30}S:S$DTR$0_0$0({1}SC:U),Z,0,0)({31}S:S$OISR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_tim1$TIM2_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$IER$0_0$0({1}SC:U),Z,0,0)({2}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({5}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({6}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({7}S:S$CCMR3$0_0$0({1}SC:U),Z,0,0)({8}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCER2$0_0$0({1}SC:U),Z,0,0)({10}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({11}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({12}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({13}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({14}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({15}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({16}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({17}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({18}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)({19}S:S$CCR3H$0_0$0({1}SC:U),Z,0,0)({20}S:S$CCR3L$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_tim1$BEEP_struct[({0}S:S$CSR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_tim1$TIM3_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$IER$0_0$0({1}SC:U),Z,0,0)({2}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({5}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({6}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({7}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({8}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({9}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({10}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({11}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({12}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({13}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({14}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({15}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({16}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_tim1$TIM4_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$IER$0_0$0({1}SC:U),Z,0,0)({2}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({4}S:S$CNTR$0_0$0({1}SC:U),Z,0,0)({5}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({6}S:S$ARR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_tim1$TIM5_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$SMCR$0_0$0({1}SC:U),Z,0,0)({3}S:S$IER$0_0$0({1}SC:U),Z,0,0)({4}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({7}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({8}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCMR3$0_0$0({1}SC:U),Z,0,0)({10}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({11}S:S$CCER2$0_0$0({1}SC:U),Z,0,0)({12}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({13}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({14}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({15}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({16}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({17}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({18}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({19}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({20}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)({21}S:S$CCR3H$0_0$0({1}SC:U),Z,0,0)({22}S:S$CCR3L$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_tim1$TIM6_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$SMCR$0_0$0({1}SC:U),Z,0,0)({3}S:S$IER$0_0$0({1}SC:U),Z,0,0)({4}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({6}S:S$CNTR$0_0$0({1}SC:U),Z,0,0)({7}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({8}S:S$ARR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_tim1$IWDG_struct[({0}S:S$KR$0_0$0({1}SC:U),Z,0,0)({1}S:S$PR$0_0$0({1}SC:U),Z,0,0)({2}S:S$RLR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_tim1$GPIO_struct[({0}S:S$ODR$0_0$0({1}SC:U),Z,0,0)({1}S:S$IDR$0_0$0({1}SC:U),Z,0,0)({2}S:S$DDR$0_0$0({1}SC:U),Z,0,0)({3}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR2$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_tim1$WWDG_struct[({0}S:S$CR$0_0$0({1}SC:U),Z,0,0)({1}S:S$WR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_tim1$__00000000[({0}S:S$MCR$0_0$0({1}SC:U),Z,0,0)({1}S:S$MSR$0_0$0({1}SC:U),Z,0,0)({2}S:S$TSR$0_0$0({1}SC:U),Z,0,0)({3}S:S$TPR$0_0$0({1}SC:U),Z,0,0)({4}S:S$RFR$0_0$0({1}SC:U),Z,0,0)({5}S:S$IER$0_0$0({1}SC:U),Z,0,0)({6}S:S$DGR$0_0$0({1}SC:U),Z,0,0)({7}S:S$PSR$0_0$0({1}SC:U),Z,0,0)({8}S:S$Page$0_0$0({16}ST__00000001:S),Z,0,0)]
T:Fstm8s_tim1$EXTI_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_tim1$__00000001[({0}S:S$TxMailbox$0_0$0({16}ST__00000002:S),Z,0,0)({0}S:S$Filter$0_0$0({16}ST__00000003:S),Z,0,0)({0}S:S$Filter01$0_0$0({16}ST__00000004:S),Z,0,0)({0}S:S$Filter23$0_0$0({16}ST__00000005:S),Z,0,0)({0}S:S$Filter45$0_0$0({16}ST__00000006:S),Z,0,0)({0}S:S$Config$0_0$0({16}ST__00000007:S),Z,0,0)({0}S:S$RxFIFO$0_0$0({16}ST__00000008:S),Z,0,0)]
T:Fstm8s_tim1$__00000002[({0}S:S$MCSR$0_0$0({1}SC:U),Z,0,0)({1}S:S$MDLCR$0_0$0({1}SC:U),Z,0,0)({2}S:S$MIDR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$MIDR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$MIDR3$0_0$0({1}SC:U),Z,0,0)({5}S:S$MIDR4$0_0$0({1}SC:U),Z,0,0)({6}S:S$MDAR1$0_0$0({1}SC:U),Z,0,0)({7}S:S$MDAR2$0_0$0({1}SC:U),Z,0,0)({8}S:S$MDAR3$0_0$0({1}SC:U),Z,0,0)({9}S:S$MDAR4$0_0$0({1}SC:U),Z,0,0)({10}S:S$MDAR5$0_0$0({1}SC:U),Z,0,0)({11}S:S$MDAR6$0_0$0({1}SC:U),Z,0,0)({12}S:S$MDAR7$0_0$0({1}SC:U),Z,0,0)({13}S:S$MDAR8$0_0$0({1}SC:U),Z,0,0)({14}S:S$MTSRL$0_0$0({1}SC:U),Z,0,0)({15}S:S$MTSRH$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_tim1$__00000003[({0}S:S$FR01$0_0$0({1}SC:U),Z,0,0)({1}S:S$FR02$0_0$0({1}SC:U),Z,0,0)({2}S:S$FR03$0_0$0({1}SC:U),Z,0,0)({3}S:S$FR04$0_0$0({1}SC:U),Z,0,0)({4}S:S$FR05$0_0$0({1}SC:U),Z,0,0)({5}S:S$FR06$0_0$0({1}SC:U),Z,0,0)({6}S:S$FR07$0_0$0({1}SC:U),Z,0,0)({7}S:S$FR08$0_0$0({1}SC:U),Z,0,0)({8}S:S$FR09$0_0$0({1}SC:U),Z,0,0)({9}S:S$FR10$0_0$0({1}SC:U),Z,0,0)({10}S:S$FR11$0_0$0({1}SC:U),Z,0,0)({11}S:S$FR12$0_0$0({1}SC:U),Z,0,0)({12}S:S$FR13$0_0$0({1}SC:U),Z,0,0)({13}S:S$FR14$0_0$0({1}SC:U),Z,0,0)({14}S:S$FR15$0_0$0({1}SC:U),Z,0,0)({15}S:S$FR16$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_tim1$__00000004[({0}S:S$F0R1$0_0$0({1}SC:U),Z,0,0)({1}S:S$F0R2$0_0$0({1}SC:U),Z,0,0)({2}S:S$F0R3$0_0$0({1}SC:U),Z,0,0)({3}S:S$F0R4$0_0$0({1}SC:U),Z,0,0)({4}S:S$F0R5$0_0$0({1}SC:U),Z,0,0)({5}S:S$F0R6$0_0$0({1}SC:U),Z,0,0)({6}S:S$F0R7$0_0$0({1}SC:U),Z,0,0)({7}S:S$F0R8$0_0$0({1}SC:U),Z,0,0)({8}S:S$F1R1$0_0$0({1}SC:U),Z,0,0)({9}S:S$F1R2$0_0$0({1}SC:U),Z,0,0)({10}S:S$F1R3$0_0$0({1}SC:U),Z,0,0)({11}S:S$F1R4$0_0$0({1}SC:U),Z,0,0)({12}S:S$F1R5$0_0$0({1}SC:U),Z,0,0)({13}S:S$F1R6$0_0$0({1}SC:U),Z,0,0)({14}S:S$F1R7$0_0$0({1}SC:U),Z,0,0)({15}S:S$F1R8$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_tim1$__00000005[({0}S:S$F2R1$0_0$0({1}SC:U),Z,0,0)({1}S:S$F2R2$0_0$0({1}SC:U),Z,0,0)({2}S:S$F2R3$0_0$0({1}SC:U),Z,0,0)({3}S:S$F2R4$0_0$0({1}SC:U),Z,0,0)({4}S:S$F2R5$0_0$0({1}SC:U),Z,0,0)({5}S:S$F2R6$0_0$0({1}SC:U),Z,0,0)({6}S:S$F2R7$0_0$0({1}SC:U),Z,0,0)({7}S:S$F2R8$0_0$0({1}SC:U),Z,0,0)({8}S:S$F3R1$0_0$0({1}SC:U),Z,0,0)({9}S:S$F3R2$0_0$0({1}SC:U),Z,0,0)({10}S:S$F3R3$0_0$0({1}SC:U),Z,0,0)({11}S:S$F3R4$0_0$0({1}SC:U),Z,0,0)({12}S:S$F3R5$0_0$0({1}SC:U),Z,0,0)({13}S:S$F3R6$0_0$0({1}SC:U),Z,0,0)({14}S:S$F3R7$0_0$0({1}SC:U),Z,0,0)({15}S:S$F3R8$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_tim1$__00000006[({0}S:S$F4R1$0_0$0({1}SC:U),Z,0,0)({1}S:S$F4R2$0_0$0({1}SC:U),Z,0,0)({2}S:S$F4R3$0_0$0({1}SC:U),Z,0,0)({3}S:S$F4R4$0_0$0({1}SC:U),Z,0,0)({4}S:S$F4R5$0_0$0({1}SC:U),Z,0,0)({5}S:S$F4R6$0_0$0({1}SC:U),Z,0,0)({6}S:S$F4R7$0_0$0({1}SC:U),Z,0,0)({7}S:S$F4R8$0_0$0({1}SC:U),Z,0,0)({8}S:S$F5R1$0_0$0({1}SC:U),Z,0,0)({9}S:S$F5R2$0_0$0({1}SC:U),Z,0,0)({10}S:S$F5R3$0_0$0({1}SC:U),Z,0,0)({11}S:S$F5R4$0_0$0({1}SC:U),Z,0,0)({12}S:S$F5R5$0_0$0({1}SC:U),Z,0,0)({13}S:S$F5R6$0_0$0({1}SC:U),Z,0,0)({14}S:S$F5R7$0_0$0({1}SC:U),Z,0,0)({15}S:S$F5R8$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_tim1$__00000007[({0}S:S$ESR$0_0$0({1}SC:U),Z,0,0)({1}S:S$EIER$0_0$0({1}SC:U),Z,0,0)({2}S:S$TECR$0_0$0({1}SC:U),Z,0,0)({3}S:S$RECR$0_0$0({1}SC:U),Z,0,0)({4}S:S$BTR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$BTR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$Reserved1$0_0$0({2}DA2d,SC:U),Z,0,0)({8}S:S$FMR1$0_0$0({1}SC:U),Z,0,0)({9}S:S$FMR2$0_0$0({1}SC:U),Z,0,0)({10}S:S$FCR1$0_0$0({1}SC:U),Z,0,0)({11}S:S$FCR2$0_0$0({1}SC:U),Z,0,0)({12}S:S$FCR3$0_0$0({1}SC:U),Z,0,0)({13}S:S$Reserved2$0_0$0({3}DA3d,SC:U),Z,0,0)]
T:Fstm8s_tim1$__00000008[({0}S:S$MFMI$0_0$0({1}SC:U),Z,0,0)({1}S:S$MDLCR$0_0$0({1}SC:U),Z,0,0)({2}S:S$MIDR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$MIDR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$MIDR3$0_0$0({1}SC:U),Z,0,0)({5}S:S$MIDR4$0_0$0({1}SC:U),Z,0,0)({6}S:S$MDAR1$0_0$0({1}SC:U),Z,0,0)({7}S:S$MDAR2$0_0$0({1}SC:U),Z,0,0)({8}S:S$MDAR3$0_0$0({1}SC:U),Z,0,0)({9}S:S$MDAR4$0_0$0({1}SC:U),Z,0,0)({10}S:S$MDAR5$0_0$0({1}SC:U),Z,0,0)({11}S:S$MDAR6$0_0$0({1}SC:U),Z,0,0)({12}S:S$MDAR7$0_0$0({1}SC:U),Z,0,0)({13}S:S$MDAR8$0_0$0({1}SC:U),Z,0,0)({14}S:S$MTSRL$0_0$0({1}SC:U),Z,0,0)({15}S:S$MTSRH$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_tim1$UART1_struct[({0}S:S$SR$0_0$0({1}SC:U),Z,0,0)({1}S:S$DR$0_0$0({1}SC:U),Z,0,0)({2}S:S$BRR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$BRR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({7}S:S$CR4$0_0$0({1}SC:U),Z,0,0)({8}S:S$CR5$0_0$0({1}SC:U),Z,0,0)({9}S:S$GTR$0_0$0({1}SC:U),Z,0,0)({10}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_tim1$UART2_struct[({0}S:S$SR$0_0$0({1}SC:U),Z,0,0)({1}S:S$DR$0_0$0({1}SC:U),Z,0,0)({2}S:S$BRR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$BRR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({7}S:S$CR4$0_0$0({1}SC:U),Z,0,0)({8}S:S$CR5$0_0$0({1}SC:U),Z,0,0)({9}S:S$CR6$0_0$0({1}SC:U),Z,0,0)({10}S:S$GTR$0_0$0({1}SC:U),Z,0,0)({11}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_tim1$FLASH_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$NCR2$0_0$0({1}SC:U),Z,0,0)({3}S:S$FPR$0_0$0({1}SC:U),Z,0,0)({4}S:S$NFPR$0_0$0({1}SC:U),Z,0,0)({5}S:S$IAPSR$0_0$0({1}SC:U),Z,0,0)({6}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({7}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)({8}S:S$PUKR$0_0$0({1}SC:U),Z,0,0)({9}S:S$RESERVED3$0_0$0({1}SC:U),Z,0,0)({10}S:S$DUKR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_tim1$UART3_struct[({0}S:S$SR$0_0$0({1}SC:U),Z,0,0)({1}S:S$DR$0_0$0({1}SC:U),Z,0,0)({2}S:S$BRR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$BRR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({7}S:S$CR4$0_0$0({1}SC:U),Z,0,0)({8}S:S$RESERVED$0_0$0({1}SC:U),Z,0,0)({9}S:S$CR6$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_tim1$I2C_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$FREQR$0_0$0({1}SC:U),Z,0,0)({3}S:S$OARL$0_0$0({1}SC:U),Z,0,0)({4}S:S$OARH$0_0$0({1}SC:U),Z,0,0)({5}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({6}S:S$DR$0_0$0({1}SC:U),Z,0,0)({7}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({8}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({9}S:S$SR3$0_0$0({1}SC:U),Z,0,0)({10}S:S$ITR$0_0$0({1}SC:U),Z,0,0)({11}S:S$CCRL$0_0$0({1}SC:U),Z,0,0)({12}S:S$CCRH$0_0$0({1}SC:U),Z,0,0)({13}S:S$TRISER$0_0$0({1}SC:U),Z,0,0)({14}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_tim1$CFG_struct[({0}S:S$GCR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_tim1$CLK_struct[({0}S:S$ICKR$0_0$0({1}SC:U),Z,0,0)({1}S:S$ECKR$0_0$0({1}SC:U),Z,0,0)({2}S:S$RESERVED$0_0$0({1}SC:U),Z,0,0)({3}S:S$CMSR$0_0$0({1}SC:U),Z,0,0)({4}S:S$SWR$0_0$0({1}SC:U),Z,0,0)({5}S:S$SWCR$0_0$0({1}SC:U),Z,0,0)({6}S:S$CKDIVR$0_0$0({1}SC:U),Z,0,0)({7}S:S$PCKENR1$0_0$0({1}SC:U),Z,0,0)({8}S:S$CSSR$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCOR$0_0$0({1}SC:U),Z,0,0)({10}S:S$PCKENR2$0_0$0({1}SC:U),Z,0,0)({11}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({12}S:S$HSITRIMR$0_0$0({1}SC:U),Z,0,0)({13}S:S$SWIMCCR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_tim1$ITC_struct[({0}S:S$ISPR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$ISPR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$ISPR3$0_0$0({1}SC:U),Z,0,0)({3}S:S$ISPR4$0_0$0({1}SC:U),Z,0,0)({4}S:S$ISPR5$0_0$0({1}SC:U),Z,0,0)({5}S:S$ISPR6$0_0$0({1}SC:U),Z,0,0)({6}S:S$ISPR7$0_0$0({1}SC:U),Z,0,0)({7}S:S$ISPR8$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_tim1$SPI_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$ICR$0_0$0({1}SC:U),Z,0,0)({3}S:S$SR$0_0$0({1}SC:U),Z,0,0)({4}S:S$DR$0_0$0({1}SC:U),Z,0,0)({5}S:S$CRCPR$0_0$0({1}SC:U),Z,0,0)({6}S:S$RXCRCR$0_0$0({1}SC:U),Z,0,0)({7}S:S$TXCRCR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_tim1$AWU_struct[({0}S:S$CSR$0_0$0({1}SC:U),Z,0,0)({1}S:S$APR$0_0$0({1}SC:U),Z,0,0)({2}S:S$TBR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_tim1$OPT_struct[({0}S:S$OPT0$0_0$0({1}SC:U),Z,0,0)({1}S:S$OPT1$0_0$0({1}SC:U),Z,0,0)({2}S:S$NOPT1$0_0$0({1}SC:U),Z,0,0)({3}S:S$OPT2$0_0$0({1}SC:U),Z,0,0)({4}S:S$NOPT2$0_0$0({1}SC:U),Z,0,0)({5}S:S$OPT3$0_0$0({1}SC:U),Z,0,0)({6}S:S$NOPT3$0_0$0({1}SC:U),Z,0,0)({7}S:S$OPT4$0_0$0({1}SC:U),Z,0,0)({8}S:S$NOPT4$0_0$0({1}SC:U),Z,0,0)({9}S:S$OPT5$0_0$0({1}SC:U),Z,0,0)({10}S:S$NOPT5$0_0$0({1}SC:U),Z,0,0)({11}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({12}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)({13}S:S$OPT7$0_0$0({1}SC:U),Z,0,0)({14}S:S$NOPT7$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_tim1$RST_struct[({0}S:S$SR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_tim1$ADC1_struct[({0}S:S$DB0RH$0_0$0({1}SC:U),Z,0,0)({1}S:S$DB0RL$0_0$0({1}SC:U),Z,0,0)({2}S:S$DB1RH$0_0$0({1}SC:U),Z,0,0)({3}S:S$DB1RL$0_0$0({1}SC:U),Z,0,0)({4}S:S$DB2RH$0_0$0({1}SC:U),Z,0,0)({5}S:S$DB2RL$0_0$0({1}SC:U),Z,0,0)({6}S:S$DB3RH$0_0$0({1}SC:U),Z,0,0)({7}S:S$DB3RL$0_0$0({1}SC:U),Z,0,0)({8}S:S$DB4RH$0_0$0({1}SC:U),Z,0,0)({9}S:S$DB4RL$0_0$0({1}SC:U),Z,0,0)({10}S:S$DB5RH$0_0$0({1}SC:U),Z,0,0)({11}S:S$DB5RL$0_0$0({1}SC:U),Z,0,0)({12}S:S$DB6RH$0_0$0({1}SC:U),Z,0,0)({13}S:S$DB6RL$0_0$0({1}SC:U),Z,0,0)({14}S:S$DB7RH$0_0$0({1}SC:U),Z,0,0)({15}S:S$DB7RL$0_0$0({1}SC:U),Z,0,0)({16}S:S$DB8RH$0_0$0({1}SC:U),Z,0,0)({17}S:S$DB8RL$0_0$0({1}SC:U),Z,0,0)({18}S:S$DB9RH$0_0$0({1}SC:U),Z,0,0)({19}S:S$DB9RL$0_0$0({1}SC:U),Z,0,0)({20}S:S$RESERVED$0_0$0({12}DA12d,SC:U),Z,0,0)({32}S:S$CSR$0_0$0({1}SC:U),Z,0,0)({33}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({34}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({35}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({36}S:S$DRH$0_0$0({1}SC:U),Z,0,0)({37}S:S$DRL$0_0$0({1}SC:U),Z,0,0)({38}S:S$TDRH$0_0$0({1}SC:U),Z,0,0)({39}S:S$TDRL$0_0$0({1}SC:U),Z,0,0)({40}S:S$HTRH$0_0$0({1}SC:U),Z,0,0)({41}S:S$HTRL$0_0$0({1}SC:U),Z,0,0)({42}S:S$LTRH$0_0$0({1}SC:U),Z,0,0)({43}S:S$LTRL$0_0$0({1}SC:U),Z,0,0)({44}S:S$AWSRH$0_0$0({1}SC:U),Z,0,0)({45}S:S$AWSRL$0_0$0({1}SC:U),Z,0,0)({46}S:S$AWCRH$0_0$0({1}SC:U),Z,0,0)({47}S:S$AWCRL$0_0$0({1}SC:U),Z,0,0)]
S:G$ADC1_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_ScanModeCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_DataBufferCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_SchmittTriggerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_ConversionConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_ExternalTriggerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_AWDChannelConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_StartConversion$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_GetConversionValue$0_0$0({2}DF,SI:U),C,0,0
S:G$ADC1_SetHighThreshold$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_SetLowThreshold$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_GetBufferValue$0_0$0({2}DF,SI:U),C,0,0
S:G$ADC1_GetAWDChannelStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ADC1_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ADC1_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ADC1_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_LSICalibrationConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_IdleModeEnable$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$BEEP_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_LSICalibrationConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_HSECmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_HSICmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_LSICmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_CCOCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ClockSwitchCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_FastHaltWakeUpCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SlowActiveHaltWakeUpCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_PeripheralClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ClockSwitchConfig$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_HSIPrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_CCOConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SYSCLKConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SWIMConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ClockSecuritySystemEnable$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SYSCLKEmergencyClear$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_AdjustHSICalibrationValue$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_GetClockFreq$0_0$0({2}DF,SL:U),C,0,0
S:G$CLK_GetSYSCLKSource$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_SetExtIntSensitivity$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_SetTLISensitivity$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_GetExtIntSensitivity$0_0$0({2}DF,SC:U),C,0,0
S:G$EXTI_GetTLISensitivity$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_Unlock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_Lock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_EraseByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ProgramByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ReadByte$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_ProgramWord$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ReadOptionByte$0_0$0({2}DF,SI:U),C,0,0
S:G$FLASH_ProgramOptionByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_EraseOptionByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_SetLowPowerMode$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_SetProgrammingTime$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_GetLowPowerMode$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_GetProgrammingTime$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_GetBootSize$0_0$0({2}DF,SL:U),C,0,0
S:G$FLASH_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_EraseBlock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ProgramBlock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_WaitForLastOperation$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_Write$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_WriteHigh$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_WriteLow$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_WriteReverse$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_ReadInputData$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_ReadOutputData$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_ReadInputPin$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_ExternalPullUpConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GeneralCallCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GenerateSTART$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GenerateSTOP$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_SoftwareResetCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_StretchClockCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_AcknowledgeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_FastModeDutyCycleConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_ReceiveData$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_Send7bitAddress$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_SendData$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_CheckEvent$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_GetLastEvent$0_0$0({2}DF,SI:U),C,0,0
S:G$I2C_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$ITC_GetCPUCC$0_0$0({2}DF,SC:U),C,0,0
S:G$ITC_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$ITC_GetSoftIntStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ITC_SetSoftwarePriority$0_0$0({2}DF,SV:S),C,0,0
S:G$ITC_GetSoftwarePriority$0_0$0({2}DF,SC:U),C,0,0
S:G$IWDG_WriteAccessCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_SetPrescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_SetReload$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_ReloadCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_Enable$0_0$0({2}DF,SV:S),C,0,0
S:G$RST_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$RST_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_SendData$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_ReceiveData$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_NSSInternalSoftwareCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_TransmitCRC$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_CalculateCRCCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetCRC$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_ResetCRC$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetCRCPolynomial$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_BiDirectionalLineConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC1Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC2Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC3Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ICInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_PWMIConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_InternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ForcedOC1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ForcedOC2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ForcedOC3Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_CCPreloadControl$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC1PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC2PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC3PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC1PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC2PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC3PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_CCxCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SelectOCxM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCompare1$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCompare2$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCompare3$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetIC1Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetIC2Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetIC3Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GetCapture1$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetCapture2$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetCapture3$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetCounter$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetPrescaler$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM2_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM2_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM2_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC1Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC2Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ICInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_PWMIConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_InternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ForcedOC1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ForcedOC2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_CCPreloadControl$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC1PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC2PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC1PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC2PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_CCxCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SelectOCxM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetCompare1$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetCompare2$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetIC1Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetIC2Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_GetCapture1$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM3_GetCapture2$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM3_GetCounter$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM3_GetPrescaler$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM3_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM3_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM3_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_GetCounter$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_GetPrescaler$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_HalfDuplexCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_IrDAConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_IrDACmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_LINBreakDetectionConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_LINConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_LINCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SmartCardCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SmartCardNACKCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_WakeUpConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_ReceiverWakeUpCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_ReceiveData8$0_0$0({2}DF,SC:U),C,0,0
S:G$UART2_ReceiveData9$0_0$0({2}DF,SI:U),C,0,0
S:G$UART2_SendData8$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SendData9$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SendBreak$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SetAddress$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SetGuardTime$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SetPrescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$UART2_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$UART2_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_GetCounter$0_0$0({2}DF,SC:U),C,0,0
S:G$WWDG_SWReset$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_SetWindowValue$0_0$0({2}DF,SV:S),C,0,0
M:stm8s_tim2
F:G$TIM2_DeInit$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
F:G$TIM2_TimeBaseInit$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_tim2.TIM2_TimeBaseInit$TIM2_Prescaler$1_0$350({1}SC:U),B,1,2
S:Lstm8s_tim2.TIM2_TimeBaseInit$TIM2_Period$1_0$350({2}SI:U),B,1,3
S:Lstm8s_tim2.TIM2_TimeBaseInit$sloc0$0_1$0({2}SI:U),B,1,-2
F:G$TIM2_OC1Init$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_tim2.TIM2_OC1Init$TIM2_OCMode$1_0$352({1}SC:U),B,1,2
S:Lstm8s_tim2.TIM2_OC1Init$TIM2_OutputState$1_0$352({1}SC:U),B,1,3
S:Lstm8s_tim2.TIM2_OC1Init$TIM2_Pulse$1_0$352({2}SI:U),B,1,4
S:Lstm8s_tim2.TIM2_OC1Init$TIM2_OCPolarity$1_0$352({1}SC:U),B,1,6
S:Lstm8s_tim2.TIM2_OC1Init$sloc0$0_1$0({1}SC:U),B,1,-2
S:Lstm8s_tim2.TIM2_OC1Init$sloc1$0_1$0({1}SC:U),B,1,-1
F:G$TIM2_OC2Init$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_tim2.TIM2_OC2Init$TIM2_OCMode$1_0$354({1}SC:U),B,1,2
S:Lstm8s_tim2.TIM2_OC2Init$TIM2_OutputState$1_0$354({1}SC:U),B,1,3
S:Lstm8s_tim2.TIM2_OC2Init$TIM2_Pulse$1_0$354({2}SI:U),B,1,4
S:Lstm8s_tim2.TIM2_OC2Init$TIM2_OCPolarity$1_0$354({1}SC:U),B,1,6
S:Lstm8s_tim2.TIM2_OC2Init$sloc0$0_1$0({1}SC:U),B,1,-2
S:Lstm8s_tim2.TIM2_OC2Init$sloc1$0_1$0({1}SC:U),B,1,-1
F:G$TIM2_OC3Init$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_tim2.TIM2_OC3Init$TIM2_OCMode$1_0$356({1}SC:U),B,1,2
S:Lstm8s_tim2.TIM2_OC3Init$TIM2_OutputState$1_0$356({1}SC:U),B,1,3
S:Lstm8s_tim2.TIM2_OC3Init$TIM2_Pulse$1_0$356({2}SI:U),B,1,4
S:Lstm8s_tim2.TIM2_OC3Init$TIM2_OCPolarity$1_0$356({1}SC:U),B,1,6
S:Lstm8s_tim2.TIM2_OC3Init$sloc0$0_1$0({1}SC:U),B,1,-2
S:Lstm8s_tim2.TIM2_OC3Init$sloc1$0_1$0({1}SC:U),B,1,-1
F:G$TIM2_ICInit$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_tim2.TIM2_ICInit$TIM2_Channel$1_0$358({1}SC:U),B,1,2
S:Lstm8s_tim2.TIM2_ICInit$TIM2_ICPolarity$1_0$358({1}SC:U),B,1,3
S:Lstm8s_tim2.TIM2_ICInit$TIM2_ICSelection$1_0$358({1}SC:U),B,1,4
S:Lstm8s_tim2.TIM2_ICInit$TIM2_ICPrescaler$1_0$358({1}SC:U),B,1,5
S:Lstm8s_tim2.TIM2_ICInit$TIM2_ICFilter$1_0$358({1}SC:U),B,1,6
F:G$TIM2_PWMIConfig$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_tim2.TIM2_PWMIConfig$TIM2_Channel$1_0$363({1}SC:U),B,1,2
S:Lstm8s_tim2.TIM2_PWMIConfig$TIM2_ICPolarity$1_0$363({1}SC:U),B,1,3
S:Lstm8s_tim2.TIM2_PWMIConfig$TIM2_ICSelection$1_0$363({1}SC:U),B,1,4
S:Lstm8s_tim2.TIM2_PWMIConfig$TIM2_ICPrescaler$1_0$363({1}SC:U),B,1,5
S:Lstm8s_tim2.TIM2_PWMIConfig$TIM2_ICFilter$1_0$363({1}SC:U),B,1,6
S:Lstm8s_tim2.TIM2_PWMIConfig$icpolarity$1_0$364({1}SC:U),B,1,-2
S:Lstm8s_tim2.TIM2_PWMIConfig$icselection$1_0$364({1}SC:U),B,1,-1
S:Lstm8s_tim2.TIM2_PWMIConfig$sloc0$0_1$0({1}SC:U),B,1,-2
S:Lstm8s_tim2.TIM2_PWMIConfig$sloc1$0_1$0({1}SC:U),B,1,-1
F:G$TIM2_Cmd$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_tim2.TIM2_Cmd$NewState$1_0$371({1}SC:U),B,1,2
F:G$TIM2_ITConfig$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_tim2.TIM2_ITConfig$TIM2_IT$1_0$375({1}SC:U),B,1,2
S:Lstm8s_tim2.TIM2_ITConfig$NewState$1_0$375({1}SC:U),B,1,3
S:Lstm8s_tim2.TIM2_ITConfig$sloc0$0_1$0({1}SC:U),B,1,-1
F:G$TIM2_UpdateDisableConfig$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_tim2.TIM2_UpdateDisableConfig$NewState$1_0$379({1}SC:U),B,1,2
F:G$TIM2_UpdateRequestConfig$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_tim2.TIM2_UpdateRequestConfig$TIM2_UpdateSource$1_0$383({1}SC:U),B,1,2
F:G$TIM2_SelectOnePulseMode$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_tim2.TIM2_SelectOnePulseMode$TIM2_OPMode$1_0$387({1}SC:U),B,1,2
F:G$TIM2_PrescalerConfig$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_tim2.TIM2_PrescalerConfig$Prescaler$1_0$391({1}SC:U),B,1,2
S:Lstm8s_tim2.TIM2_PrescalerConfig$TIM2_PSCReloadMode$1_0$391({1}SC:U),B,1,3
F:G$TIM2_ForcedOC1Config$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_tim2.TIM2_ForcedOC1Config$TIM2_ForcedAction$1_0$393({1}SC:U),B,1,2
F:G$TIM2_ForcedOC2Config$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_tim2.TIM2_ForcedOC2Config$TIM2_ForcedAction$1_0$395({1}SC:U),B,1,2
F:G$TIM2_ForcedOC3Config$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_tim2.TIM2_ForcedOC3Config$TIM2_ForcedAction$1_0$397({1}SC:U),B,1,2
F:G$TIM2_ARRPreloadConfig$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_tim2.TIM2_ARRPreloadConfig$NewState$1_0$399({1}SC:U),B,1,2
F:G$TIM2_OC1PreloadConfig$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_tim2.TIM2_OC1PreloadConfig$NewState$1_0$403({1}SC:U),B,1,2
F:G$TIM2_OC2PreloadConfig$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_tim2.TIM2_OC2PreloadConfig$NewState$1_0$407({1}SC:U),B,1,2
F:G$TIM2_OC3PreloadConfig$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_tim2.TIM2_OC3PreloadConfig$NewState$1_0$411({1}SC:U),B,1,2
F:G$TIM2_GenerateEvent$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_tim2.TIM2_GenerateEvent$TIM2_EventSource$1_0$415({1}SC:U),B,1,2
F:G$TIM2_OC1PolarityConfig$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_tim2.TIM2_OC1PolarityConfig$TIM2_OCPolarity$1_0$417({1}SC:U),B,1,2
F:G$TIM2_OC2PolarityConfig$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_tim2.TIM2_OC2PolarityConfig$TIM2_OCPolarity$1_0$421({1}SC:U),B,1,2
F:G$TIM2_OC3PolarityConfig$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_tim2.TIM2_OC3PolarityConfig$TIM2_OCPolarity$1_0$425({1}SC:U),B,1,2
F:G$TIM2_CCxCmd$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_tim2.TIM2_CCxCmd$TIM2_Channel$1_0$429({1}SC:U),B,1,2
S:Lstm8s_tim2.TIM2_CCxCmd$NewState$1_0$429({1}SC:U),B,1,3
F:G$TIM2_SelectOCxM$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_tim2.TIM2_SelectOCxM$TIM2_Channel$1_0$440({1}SC:U),B,1,2
S:Lstm8s_tim2.TIM2_SelectOCxM$TIM2_OCMode$1_0$440({1}SC:U),B,1,3
F:G$TIM2_SetCounter$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_tim2.TIM2_SetCounter$Counter$1_0$445({2}SI:U),B,1,2
S:Lstm8s_tim2.TIM2_SetCounter$sloc0$0_1$0({2}SI:U),B,1,-2
F:G$TIM2_SetAutoreload$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_tim2.TIM2_SetAutoreload$Autoreload$1_0$447({2}SI:U),B,1,2
S:Lstm8s_tim2.TIM2_SetAutoreload$sloc0$0_1$0({2}SI:U),B,1,-2
F:G$TIM2_SetCompare1$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_tim2.TIM2_SetCompare1$Compare1$1_0$449({2}SI:U),B,1,2
S:Lstm8s_tim2.TIM2_SetCompare1$sloc0$0_1$0({2}SI:U),B,1,-2
F:G$TIM2_SetCompare2$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_tim2.TIM2_SetCompare2$Compare2$1_0$451({2}SI:U),B,1,2
S:Lstm8s_tim2.TIM2_SetCompare2$sloc0$0_1$0({2}SI:U),B,1,-2
F:G$TIM2_SetCompare3$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_tim2.TIM2_SetCompare3$Compare3$1_0$453({2}SI:U),B,1,2
S:Lstm8s_tim2.TIM2_SetCompare3$sloc0$0_1$0({2}SI:U),B,1,-2
F:G$TIM2_SetIC1Prescaler$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_tim2.TIM2_SetIC1Prescaler$TIM2_IC1Prescaler$1_0$455({1}SC:U),B,1,2
F:G$TIM2_SetIC2Prescaler$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_tim2.TIM2_SetIC2Prescaler$TIM2_IC2Prescaler$1_0$457({1}SC:U),B,1,2
F:G$TIM2_SetIC3Prescaler$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_tim2.TIM2_SetIC3Prescaler$TIM2_IC3Prescaler$1_0$459({1}SC:U),B,1,2
F:G$TIM2_GetCapture1$0_0$0({2}DF,SI:U),Z,0,0,0,0,0
S:Lstm8s_tim2.TIM2_GetCapture1$tmpccr1$1_0$462({2}SI:U),R,0,0,[xl,xh]
S:Lstm8s_tim2.TIM2_GetCapture1$tmpccr1l$1_0$462({1}SC:U),R,0,0,[a]
S:Lstm8s_tim2.TIM2_GetCapture1$tmpccr1h$1_0$462({1}SC:U),R,0,0,[xh]
S:Lstm8s_tim2.TIM2_GetCapture1$sloc0$0_1$0({2}SI:U),B,1,-2
F:G$TIM2_GetCapture2$0_0$0({2}DF,SI:U),Z,0,0,0,0,0
S:Lstm8s_tim2.TIM2_GetCapture2$tmpccr2$1_0$464({2}SI:U),R,0,0,[xl,xh]
S:Lstm8s_tim2.TIM2_GetCapture2$tmpccr2l$1_0$464({1}SC:U),R,0,0,[a]
S:Lstm8s_tim2.TIM2_GetCapture2$tmpccr2h$1_0$464({1}SC:U),R,0,0,[xh]
S:Lstm8s_tim2.TIM2_GetCapture2$sloc0$0_1$0({2}SI:U),B,1,-2
F:G$TIM2_GetCapture3$0_0$0({2}DF,SI:U),Z,0,0,0,0,0
S:Lstm8s_tim2.TIM2_GetCapture3$tmpccr3$1_0$466({2}SI:U),R,0,0,[xl,xh]
S:Lstm8s_tim2.TIM2_GetCapture3$tmpccr3l$1_0$466({1}SC:U),R,0,0,[a]
S:Lstm8s_tim2.TIM2_GetCapture3$tmpccr3h$1_0$466({1}SC:U),R,0,0,[xh]
S:Lstm8s_tim2.TIM2_GetCapture3$sloc0$0_1$0({2}SI:U),B,1,-2
F:G$TIM2_GetCounter$0_0$0({2}DF,SI:U),Z,0,0,0,0,0
S:Lstm8s_tim2.TIM2_GetCounter$tmpcntr$1_0$468({2}SI:U),B,1,-4
S:Lstm8s_tim2.TIM2_GetCounter$sloc0$0_1$0({2}SI:U),B,1,-4
S:Lstm8s_tim2.TIM2_GetCounter$sloc1$0_1$0({2}SI:U),B,1,-2
F:G$TIM2_GetPrescaler$0_0$0({2}DF,SC:U),Z,0,0,0,0,0
F:G$TIM2_GetFlagStatus$0_0$0({2}DF,SC:U),Z,0,-2,0,0,0
S:Lstm8s_tim2.TIM2_GetFlagStatus$TIM2_FLAG$1_0$471({2}SI:U),B,1,2
S:Lstm8s_tim2.TIM2_GetFlagStatus$bitstatus$1_0$472({1}SC:U),R,0,0,[a]
S:Lstm8s_tim2.TIM2_GetFlagStatus$tim2_flag_l$1_0$472({1}SC:U),B,1,-3
S:Lstm8s_tim2.TIM2_GetFlagStatus$tim2_flag_h$1_0$472({1}SC:U),B,1,-1
S:Lstm8s_tim2.TIM2_GetFlagStatus$sloc0$0_1$0({1}SC:U),B,1,-1
S:Lstm8s_tim2.TIM2_GetFlagStatus$sloc1$0_1$0({1}SC:U),B,1,-3
S:Lstm8s_tim2.TIM2_GetFlagStatus$sloc2$0_1$0({2}SI:U),B,1,-2
S:Lstm8s_tim2.TIM2_GetFlagStatus$sloc3$0_1$0({1}SC:U),B,1,-1
F:G$TIM2_ClearFlag$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_tim2.TIM2_ClearFlag$TIM2_FLAG$1_0$475({2}SI:U),B,1,2
F:G$TIM2_GetITStatus$0_0$0({2}DF,SC:U),Z,0,0,0,0,0
S:Lstm8s_tim2.TIM2_GetITStatus$TIM2_IT$1_0$477({1}SC:U),B,1,2
S:Lstm8s_tim2.TIM2_GetITStatus$bitstatus$1_0$478({1}SC:U),R,0,0,[a]
S:Lstm8s_tim2.TIM2_GetITStatus$TIM2_itStatus$1_0$478({1}SC:U),B,1,-1
S:Lstm8s_tim2.TIM2_GetITStatus$TIM2_itEnable$1_0$478({1}SC:U),R,0,0,[a]
S:Lstm8s_tim2.TIM2_GetITStatus$sloc0$0_1$0({1}SC:U),B,1,-1
F:G$TIM2_ClearITPendingBit$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_tim2.TIM2_ClearITPendingBit$TIM2_IT$1_0$481({1}SC:U),B,1,2
F:Fstm8s_tim2$TI1_Config$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_tim2.TI1_Config$TIM2_ICPolarity$1_0$483({1}SC:U),B,1,2
S:Lstm8s_tim2.TI1_Config$TIM2_ICSelection$1_0$483({1}SC:U),B,1,3
S:Lstm8s_tim2.TI1_Config$TIM2_ICFilter$1_0$483({1}SC:U),B,1,4
S:Lstm8s_tim2.TI1_Config$sloc0$0_1$0({1}SC:U),B,1,-1
F:Fstm8s_tim2$TI2_Config$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_tim2.TI2_Config$TIM2_ICPolarity$1_0$487({1}SC:U),B,1,2
S:Lstm8s_tim2.TI2_Config$TIM2_ICSelection$1_0$487({1}SC:U),B,1,3
S:Lstm8s_tim2.TI2_Config$TIM2_ICFilter$1_0$487({1}SC:U),B,1,4
S:Lstm8s_tim2.TI2_Config$sloc0$0_1$0({1}SC:U),B,1,-1
F:Fstm8s_tim2$TI3_Config$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_tim2.TI3_Config$TIM2_ICPolarity$1_0$491({1}SC:U),B,1,2
S:Lstm8s_tim2.TI3_Config$TIM2_ICSelection$1_0$491({1}SC:U),B,1,3
S:Lstm8s_tim2.TI3_Config$TIM2_ICFilter$1_0$491({1}SC:U),B,1,4
S:Lstm8s_tim2.TI3_Config$sloc0$0_1$0({1}SC:U),B,1,-1
T:Fstm8s_tim2$TIM1_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$SMCR$0_0$0({1}SC:U),Z,0,0)({3}S:S$ETR$0_0$0({1}SC:U),Z,0,0)({4}S:S$IER$0_0$0({1}SC:U),Z,0,0)({5}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({6}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({7}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({8}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({10}S:S$CCMR3$0_0$0({1}SC:U),Z,0,0)({11}S:S$CCMR4$0_0$0({1}SC:U),Z,0,0)({12}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({13}S:S$CCER2$0_0$0({1}SC:U),Z,0,0)({14}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({15}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({16}S:S$PSCRH$0_0$0({1}SC:U),Z,0,0)({17}S:S$PSCRL$0_0$0({1}SC:U),Z,0,0)({18}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({19}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({20}S:S$RCR$0_0$0({1}SC:U),Z,0,0)({21}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({22}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({23}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({24}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)({25}S:S$CCR3H$0_0$0({1}SC:U),Z,0,0)({26}S:S$CCR3L$0_0$0({1}SC:U),Z,0,0)({27}S:S$CCR4H$0_0$0({1}SC:U),Z,0,0)({28}S:S$CCR4L$0_0$0({1}SC:U),Z,0,0)({29}S:S$BKR$0_0$0({1}SC:U),Z,0,0)({30}S:S$DTR$0_0$0({1}SC:U),Z,0,0)({31}S:S$OISR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_tim2$TIM2_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$IER$0_0$0({1}SC:U),Z,0,0)({2}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({5}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({6}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({7}S:S$CCMR3$0_0$0({1}SC:U),Z,0,0)({8}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCER2$0_0$0({1}SC:U),Z,0,0)({10}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({11}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({12}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({13}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({14}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({15}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({16}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({17}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({18}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)({19}S:S$CCR3H$0_0$0({1}SC:U),Z,0,0)({20}S:S$CCR3L$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_tim2$BEEP_struct[({0}S:S$CSR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_tim2$TIM3_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$IER$0_0$0({1}SC:U),Z,0,0)({2}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({5}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({6}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({7}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({8}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({9}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({10}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({11}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({12}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({13}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({14}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({15}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({16}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_tim2$TIM4_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$IER$0_0$0({1}SC:U),Z,0,0)({2}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({4}S:S$CNTR$0_0$0({1}SC:U),Z,0,0)({5}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({6}S:S$ARR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_tim2$TIM5_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$SMCR$0_0$0({1}SC:U),Z,0,0)({3}S:S$IER$0_0$0({1}SC:U),Z,0,0)({4}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({7}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({8}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCMR3$0_0$0({1}SC:U),Z,0,0)({10}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({11}S:S$CCER2$0_0$0({1}SC:U),Z,0,0)({12}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({13}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({14}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({15}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({16}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({17}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({18}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({19}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({20}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)({21}S:S$CCR3H$0_0$0({1}SC:U),Z,0,0)({22}S:S$CCR3L$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_tim2$TIM6_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$SMCR$0_0$0({1}SC:U),Z,0,0)({3}S:S$IER$0_0$0({1}SC:U),Z,0,0)({4}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({6}S:S$CNTR$0_0$0({1}SC:U),Z,0,0)({7}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({8}S:S$ARR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_tim2$IWDG_struct[({0}S:S$KR$0_0$0({1}SC:U),Z,0,0)({1}S:S$PR$0_0$0({1}SC:U),Z,0,0)({2}S:S$RLR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_tim2$GPIO_struct[({0}S:S$ODR$0_0$0({1}SC:U),Z,0,0)({1}S:S$IDR$0_0$0({1}SC:U),Z,0,0)({2}S:S$DDR$0_0$0({1}SC:U),Z,0,0)({3}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR2$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_tim2$WWDG_struct[({0}S:S$CR$0_0$0({1}SC:U),Z,0,0)({1}S:S$WR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_tim2$__00000000[({0}S:S$MCR$0_0$0({1}SC:U),Z,0,0)({1}S:S$MSR$0_0$0({1}SC:U),Z,0,0)({2}S:S$TSR$0_0$0({1}SC:U),Z,0,0)({3}S:S$TPR$0_0$0({1}SC:U),Z,0,0)({4}S:S$RFR$0_0$0({1}SC:U),Z,0,0)({5}S:S$IER$0_0$0({1}SC:U),Z,0,0)({6}S:S$DGR$0_0$0({1}SC:U),Z,0,0)({7}S:S$PSR$0_0$0({1}SC:U),Z,0,0)({8}S:S$Page$0_0$0({16}ST__00000001:S),Z,0,0)]
T:Fstm8s_tim2$EXTI_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_tim2$__00000001[({0}S:S$TxMailbox$0_0$0({16}ST__00000002:S),Z,0,0)({0}S:S$Filter$0_0$0({16}ST__00000003:S),Z,0,0)({0}S:S$Filter01$0_0$0({16}ST__00000004:S),Z,0,0)({0}S:S$Filter23$0_0$0({16}ST__00000005:S),Z,0,0)({0}S:S$Filter45$0_0$0({16}ST__00000006:S),Z,0,0)({0}S:S$Config$0_0$0({16}ST__00000007:S),Z,0,0)({0}S:S$RxFIFO$0_0$0({16}ST__00000008:S),Z,0,0)]
T:Fstm8s_tim2$__00000002[({0}S:S$MCSR$0_0$0({1}SC:U),Z,0,0)({1}S:S$MDLCR$0_0$0({1}SC:U),Z,0,0)({2}S:S$MIDR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$MIDR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$MIDR3$0_0$0({1}SC:U),Z,0,0)({5}S:S$MIDR4$0_0$0({1}SC:U),Z,0,0)({6}S:S$MDAR1$0_0$0({1}SC:U),Z,0,0)({7}S:S$MDAR2$0_0$0({1}SC:U),Z,0,0)({8}S:S$MDAR3$0_0$0({1}SC:U),Z,0,0)({9}S:S$MDAR4$0_0$0({1}SC:U),Z,0,0)({10}S:S$MDAR5$0_0$0({1}SC:U),Z,0,0)({11}S:S$MDAR6$0_0$0({1}SC:U),Z,0,0)({12}S:S$MDAR7$0_0$0({1}SC:U),Z,0,0)({13}S:S$MDAR8$0_0$0({1}SC:U),Z,0,0)({14}S:S$MTSRL$0_0$0({1}SC:U),Z,0,0)({15}S:S$MTSRH$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_tim2$__00000003[({0}S:S$FR01$0_0$0({1}SC:U),Z,0,0)({1}S:S$FR02$0_0$0({1}SC:U),Z,0,0)({2}S:S$FR03$0_0$0({1}SC:U),Z,0,0)({3}S:S$FR04$0_0$0({1}SC:U),Z,0,0)({4}S:S$FR05$0_0$0({1}SC:U),Z,0,0)({5}S:S$FR06$0_0$0({1}SC:U),Z,0,0)({6}S:S$FR07$0_0$0({1}SC:U),Z,0,0)({7}S:S$FR08$0_0$0({1}SC:U),Z,0,0)({8}S:S$FR09$0_0$0({1}SC:U),Z,0,0)({9}S:S$FR10$0_0$0({1}SC:U),Z,0,0)({10}S:S$FR11$0_0$0({1}SC:U),Z,0,0)({11}S:S$FR12$0_0$0({1}SC:U),Z,0,0)({12}S:S$FR13$0_0$0({1}SC:U),Z,0,0)({13}S:S$FR14$0_0$0({1}SC:U),Z,0,0)({14}S:S$FR15$0_0$0({1}SC:U),Z,0,0)({15}S:S$FR16$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_tim2$__00000004[({0}S:S$F0R1$0_0$0({1}SC:U),Z,0,0)({1}S:S$F0R2$0_0$0({1}SC:U),Z,0,0)({2}S:S$F0R3$0_0$0({1}SC:U),Z,0,0)({3}S:S$F0R4$0_0$0({1}SC:U),Z,0,0)({4}S:S$F0R5$0_0$0({1}SC:U),Z,0,0)({5}S:S$F0R6$0_0$0({1}SC:U),Z,0,0)({6}S:S$F0R7$0_0$0({1}SC:U),Z,0,0)({7}S:S$F0R8$0_0$0({1}SC:U),Z,0,0)({8}S:S$F1R1$0_0$0({1}SC:U),Z,0,0)({9}S:S$F1R2$0_0$0({1}SC:U),Z,0,0)({10}S:S$F1R3$0_0$0({1}SC:U),Z,0,0)({11}S:S$F1R4$0_0$0({1}SC:U),Z,0,0)({12}S:S$F1R5$0_0$0({1}SC:U),Z,0,0)({13}S:S$F1R6$0_0$0({1}SC:U),Z,0,0)({14}S:S$F1R7$0_0$0({1}SC:U),Z,0,0)({15}S:S$F1R8$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_tim2$__00000005[({0}S:S$F2R1$0_0$0({1}SC:U),Z,0,0)({1}S:S$F2R2$0_0$0({1}SC:U),Z,0,0)({2}S:S$F2R3$0_0$0({1}SC:U),Z,0,0)({3}S:S$F2R4$0_0$0({1}SC:U),Z,0,0)({4}S:S$F2R5$0_0$0({1}SC:U),Z,0,0)({5}S:S$F2R6$0_0$0({1}SC:U),Z,0,0)({6}S:S$F2R7$0_0$0({1}SC:U),Z,0,0)({7}S:S$F2R8$0_0$0({1}SC:U),Z,0,0)({8}S:S$F3R1$0_0$0({1}SC:U),Z,0,0)({9}S:S$F3R2$0_0$0({1}SC:U),Z,0,0)({10}S:S$F3R3$0_0$0({1}SC:U),Z,0,0)({11}S:S$F3R4$0_0$0({1}SC:U),Z,0,0)({12}S:S$F3R5$0_0$0({1}SC:U),Z,0,0)({13}S:S$F3R6$0_0$0({1}SC:U),Z,0,0)({14}S:S$F3R7$0_0$0({1}SC:U),Z,0,0)({15}S:S$F3R8$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_tim2$__00000006[({0}S:S$F4R1$0_0$0({1}SC:U),Z,0,0)({1}S:S$F4R2$0_0$0({1}SC:U),Z,0,0)({2}S:S$F4R3$0_0$0({1}SC:U),Z,0,0)({3}S:S$F4R4$0_0$0({1}SC:U),Z,0,0)({4}S:S$F4R5$0_0$0({1}SC:U),Z,0,0)({5}S:S$F4R6$0_0$0({1}SC:U),Z,0,0)({6}S:S$F4R7$0_0$0({1}SC:U),Z,0,0)({7}S:S$F4R8$0_0$0({1}SC:U),Z,0,0)({8}S:S$F5R1$0_0$0({1}SC:U),Z,0,0)({9}S:S$F5R2$0_0$0({1}SC:U),Z,0,0)({10}S:S$F5R3$0_0$0({1}SC:U),Z,0,0)({11}S:S$F5R4$0_0$0({1}SC:U),Z,0,0)({12}S:S$F5R5$0_0$0({1}SC:U),Z,0,0)({13}S:S$F5R6$0_0$0({1}SC:U),Z,0,0)({14}S:S$F5R7$0_0$0({1}SC:U),Z,0,0)({15}S:S$F5R8$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_tim2$__00000007[({0}S:S$ESR$0_0$0({1}SC:U),Z,0,0)({1}S:S$EIER$0_0$0({1}SC:U),Z,0,0)({2}S:S$TECR$0_0$0({1}SC:U),Z,0,0)({3}S:S$RECR$0_0$0({1}SC:U),Z,0,0)({4}S:S$BTR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$BTR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$Reserved1$0_0$0({2}DA2d,SC:U),Z,0,0)({8}S:S$FMR1$0_0$0({1}SC:U),Z,0,0)({9}S:S$FMR2$0_0$0({1}SC:U),Z,0,0)({10}S:S$FCR1$0_0$0({1}SC:U),Z,0,0)({11}S:S$FCR2$0_0$0({1}SC:U),Z,0,0)({12}S:S$FCR3$0_0$0({1}SC:U),Z,0,0)({13}S:S$Reserved2$0_0$0({3}DA3d,SC:U),Z,0,0)]
T:Fstm8s_tim2$__00000008[({0}S:S$MFMI$0_0$0({1}SC:U),Z,0,0)({1}S:S$MDLCR$0_0$0({1}SC:U),Z,0,0)({2}S:S$MIDR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$MIDR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$MIDR3$0_0$0({1}SC:U),Z,0,0)({5}S:S$MIDR4$0_0$0({1}SC:U),Z,0,0)({6}S:S$MDAR1$0_0$0({1}SC:U),Z,0,0)({7}S:S$MDAR2$0_0$0({1}SC:U),Z,0,0)({8}S:S$MDAR3$0_0$0({1}SC:U),Z,0,0)({9}S:S$MDAR4$0_0$0({1}SC:U),Z,0,0)({10}S:S$MDAR5$0_0$0({1}SC:U),Z,0,0)({11}S:S$MDAR6$0_0$0({1}SC:U),Z,0,0)({12}S:S$MDAR7$0_0$0({1}SC:U),Z,0,0)({13}S:S$MDAR8$0_0$0({1}SC:U),Z,0,0)({14}S:S$MTSRL$0_0$0({1}SC:U),Z,0,0)({15}S:S$MTSRH$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_tim2$UART1_struct[({0}S:S$SR$0_0$0({1}SC:U),Z,0,0)({1}S:S$DR$0_0$0({1}SC:U),Z,0,0)({2}S:S$BRR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$BRR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({7}S:S$CR4$0_0$0({1}SC:U),Z,0,0)({8}S:S$CR5$0_0$0({1}SC:U),Z,0,0)({9}S:S$GTR$0_0$0({1}SC:U),Z,0,0)({10}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_tim2$UART2_struct[({0}S:S$SR$0_0$0({1}SC:U),Z,0,0)({1}S:S$DR$0_0$0({1}SC:U),Z,0,0)({2}S:S$BRR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$BRR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({7}S:S$CR4$0_0$0({1}SC:U),Z,0,0)({8}S:S$CR5$0_0$0({1}SC:U),Z,0,0)({9}S:S$CR6$0_0$0({1}SC:U),Z,0,0)({10}S:S$GTR$0_0$0({1}SC:U),Z,0,0)({11}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_tim2$FLASH_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$NCR2$0_0$0({1}SC:U),Z,0,0)({3}S:S$FPR$0_0$0({1}SC:U),Z,0,0)({4}S:S$NFPR$0_0$0({1}SC:U),Z,0,0)({5}S:S$IAPSR$0_0$0({1}SC:U),Z,0,0)({6}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({7}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)({8}S:S$PUKR$0_0$0({1}SC:U),Z,0,0)({9}S:S$RESERVED3$0_0$0({1}SC:U),Z,0,0)({10}S:S$DUKR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_tim2$UART3_struct[({0}S:S$SR$0_0$0({1}SC:U),Z,0,0)({1}S:S$DR$0_0$0({1}SC:U),Z,0,0)({2}S:S$BRR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$BRR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({7}S:S$CR4$0_0$0({1}SC:U),Z,0,0)({8}S:S$RESERVED$0_0$0({1}SC:U),Z,0,0)({9}S:S$CR6$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_tim2$I2C_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$FREQR$0_0$0({1}SC:U),Z,0,0)({3}S:S$OARL$0_0$0({1}SC:U),Z,0,0)({4}S:S$OARH$0_0$0({1}SC:U),Z,0,0)({5}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({6}S:S$DR$0_0$0({1}SC:U),Z,0,0)({7}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({8}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({9}S:S$SR3$0_0$0({1}SC:U),Z,0,0)({10}S:S$ITR$0_0$0({1}SC:U),Z,0,0)({11}S:S$CCRL$0_0$0({1}SC:U),Z,0,0)({12}S:S$CCRH$0_0$0({1}SC:U),Z,0,0)({13}S:S$TRISER$0_0$0({1}SC:U),Z,0,0)({14}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_tim2$CFG_struct[({0}S:S$GCR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_tim2$CLK_struct[({0}S:S$ICKR$0_0$0({1}SC:U),Z,0,0)({1}S:S$ECKR$0_0$0({1}SC:U),Z,0,0)({2}S:S$RESERVED$0_0$0({1}SC:U),Z,0,0)({3}S:S$CMSR$0_0$0({1}SC:U),Z,0,0)({4}S:S$SWR$0_0$0({1}SC:U),Z,0,0)({5}S:S$SWCR$0_0$0({1}SC:U),Z,0,0)({6}S:S$CKDIVR$0_0$0({1}SC:U),Z,0,0)({7}S:S$PCKENR1$0_0$0({1}SC:U),Z,0,0)({8}S:S$CSSR$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCOR$0_0$0({1}SC:U),Z,0,0)({10}S:S$PCKENR2$0_0$0({1}SC:U),Z,0,0)({11}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({12}S:S$HSITRIMR$0_0$0({1}SC:U),Z,0,0)({13}S:S$SWIMCCR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_tim2$ITC_struct[({0}S:S$ISPR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$ISPR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$ISPR3$0_0$0({1}SC:U),Z,0,0)({3}S:S$ISPR4$0_0$0({1}SC:U),Z,0,0)({4}S:S$ISPR5$0_0$0({1}SC:U),Z,0,0)({5}S:S$ISPR6$0_0$0({1}SC:U),Z,0,0)({6}S:S$ISPR7$0_0$0({1}SC:U),Z,0,0)({7}S:S$ISPR8$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_tim2$SPI_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$ICR$0_0$0({1}SC:U),Z,0,0)({3}S:S$SR$0_0$0({1}SC:U),Z,0,0)({4}S:S$DR$0_0$0({1}SC:U),Z,0,0)({5}S:S$CRCPR$0_0$0({1}SC:U),Z,0,0)({6}S:S$RXCRCR$0_0$0({1}SC:U),Z,0,0)({7}S:S$TXCRCR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_tim2$AWU_struct[({0}S:S$CSR$0_0$0({1}SC:U),Z,0,0)({1}S:S$APR$0_0$0({1}SC:U),Z,0,0)({2}S:S$TBR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_tim2$OPT_struct[({0}S:S$OPT0$0_0$0({1}SC:U),Z,0,0)({1}S:S$OPT1$0_0$0({1}SC:U),Z,0,0)({2}S:S$NOPT1$0_0$0({1}SC:U),Z,0,0)({3}S:S$OPT2$0_0$0({1}SC:U),Z,0,0)({4}S:S$NOPT2$0_0$0({1}SC:U),Z,0,0)({5}S:S$OPT3$0_0$0({1}SC:U),Z,0,0)({6}S:S$NOPT3$0_0$0({1}SC:U),Z,0,0)({7}S:S$OPT4$0_0$0({1}SC:U),Z,0,0)({8}S:S$NOPT4$0_0$0({1}SC:U),Z,0,0)({9}S:S$OPT5$0_0$0({1}SC:U),Z,0,0)({10}S:S$NOPT5$0_0$0({1}SC:U),Z,0,0)({11}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({12}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)({13}S:S$OPT7$0_0$0({1}SC:U),Z,0,0)({14}S:S$NOPT7$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_tim2$RST_struct[({0}S:S$SR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_tim2$ADC1_struct[({0}S:S$DB0RH$0_0$0({1}SC:U),Z,0,0)({1}S:S$DB0RL$0_0$0({1}SC:U),Z,0,0)({2}S:S$DB1RH$0_0$0({1}SC:U),Z,0,0)({3}S:S$DB1RL$0_0$0({1}SC:U),Z,0,0)({4}S:S$DB2RH$0_0$0({1}SC:U),Z,0,0)({5}S:S$DB2RL$0_0$0({1}SC:U),Z,0,0)({6}S:S$DB3RH$0_0$0({1}SC:U),Z,0,0)({7}S:S$DB3RL$0_0$0({1}SC:U),Z,0,0)({8}S:S$DB4RH$0_0$0({1}SC:U),Z,0,0)({9}S:S$DB4RL$0_0$0({1}SC:U),Z,0,0)({10}S:S$DB5RH$0_0$0({1}SC:U),Z,0,0)({11}S:S$DB5RL$0_0$0({1}SC:U),Z,0,0)({12}S:S$DB6RH$0_0$0({1}SC:U),Z,0,0)({13}S:S$DB6RL$0_0$0({1}SC:U),Z,0,0)({14}S:S$DB7RH$0_0$0({1}SC:U),Z,0,0)({15}S:S$DB7RL$0_0$0({1}SC:U),Z,0,0)({16}S:S$DB8RH$0_0$0({1}SC:U),Z,0,0)({17}S:S$DB8RL$0_0$0({1}SC:U),Z,0,0)({18}S:S$DB9RH$0_0$0({1}SC:U),Z,0,0)({19}S:S$DB9RL$0_0$0({1}SC:U),Z,0,0)({20}S:S$RESERVED$0_0$0({12}DA12d,SC:U),Z,0,0)({32}S:S$CSR$0_0$0({1}SC:U),Z,0,0)({33}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({34}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({35}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({36}S:S$DRH$0_0$0({1}SC:U),Z,0,0)({37}S:S$DRL$0_0$0({1}SC:U),Z,0,0)({38}S:S$TDRH$0_0$0({1}SC:U),Z,0,0)({39}S:S$TDRL$0_0$0({1}SC:U),Z,0,0)({40}S:S$HTRH$0_0$0({1}SC:U),Z,0,0)({41}S:S$HTRL$0_0$0({1}SC:U),Z,0,0)({42}S:S$LTRH$0_0$0({1}SC:U),Z,0,0)({43}S:S$LTRL$0_0$0({1}SC:U),Z,0,0)({44}S:S$AWSRH$0_0$0({1}SC:U),Z,0,0)({45}S:S$AWSRL$0_0$0({1}SC:U),Z,0,0)({46}S:S$AWCRH$0_0$0({1}SC:U),Z,0,0)({47}S:S$AWCRL$0_0$0({1}SC:U),Z,0,0)]
S:G$ADC1_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_ScanModeCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_DataBufferCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_SchmittTriggerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_ConversionConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_ExternalTriggerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_AWDChannelConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_StartConversion$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_GetConversionValue$0_0$0({2}DF,SI:U),C,0,0
S:G$ADC1_SetHighThreshold$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_SetLowThreshold$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_GetBufferValue$0_0$0({2}DF,SI:U),C,0,0
S:G$ADC1_GetAWDChannelStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ADC1_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ADC1_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ADC1_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_LSICalibrationConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_IdleModeEnable$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$BEEP_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_LSICalibrationConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_HSECmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_HSICmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_LSICmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_CCOCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ClockSwitchCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_FastHaltWakeUpCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SlowActiveHaltWakeUpCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_PeripheralClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ClockSwitchConfig$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_HSIPrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_CCOConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SYSCLKConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SWIMConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ClockSecuritySystemEnable$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SYSCLKEmergencyClear$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_AdjustHSICalibrationValue$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_GetClockFreq$0_0$0({2}DF,SL:U),C,0,0
S:G$CLK_GetSYSCLKSource$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_SetExtIntSensitivity$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_SetTLISensitivity$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_GetExtIntSensitivity$0_0$0({2}DF,SC:U),C,0,0
S:G$EXTI_GetTLISensitivity$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_Unlock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_Lock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_EraseByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ProgramByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ReadByte$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_ProgramWord$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ReadOptionByte$0_0$0({2}DF,SI:U),C,0,0
S:G$FLASH_ProgramOptionByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_EraseOptionByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_SetLowPowerMode$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_SetProgrammingTime$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_GetLowPowerMode$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_GetProgrammingTime$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_GetBootSize$0_0$0({2}DF,SL:U),C,0,0
S:G$FLASH_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_EraseBlock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ProgramBlock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_WaitForLastOperation$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_Write$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_WriteHigh$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_WriteLow$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_WriteReverse$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_ReadInputData$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_ReadOutputData$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_ReadInputPin$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_ExternalPullUpConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GeneralCallCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GenerateSTART$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GenerateSTOP$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_SoftwareResetCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_StretchClockCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_AcknowledgeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_FastModeDutyCycleConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_ReceiveData$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_Send7bitAddress$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_SendData$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_CheckEvent$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_GetLastEvent$0_0$0({2}DF,SI:U),C,0,0
S:G$I2C_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$ITC_GetCPUCC$0_0$0({2}DF,SC:U),C,0,0
S:G$ITC_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$ITC_GetSoftIntStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ITC_SetSoftwarePriority$0_0$0({2}DF,SV:S),C,0,0
S:G$ITC_GetSoftwarePriority$0_0$0({2}DF,SC:U),C,0,0
S:G$IWDG_WriteAccessCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_SetPrescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_SetReload$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_ReloadCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_Enable$0_0$0({2}DF,SV:S),C,0,0
S:G$RST_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$RST_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_SendData$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_ReceiveData$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_NSSInternalSoftwareCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_TransmitCRC$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_CalculateCRCCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetCRC$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_ResetCRC$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetCRCPolynomial$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_BiDirectionalLineConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC4Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_BDTRConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ICInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_PWMIConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CtrlPWMOutputs$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_InternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ETRClockMode1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ETRClockMode2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ETRConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_TIxExternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectInputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectHallSensor$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectOutputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectMasterSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_EncoderInterfaceConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CounterModeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC3Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC4Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectCOM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CCPreloadControl$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC4PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC4FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1NPolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2NPolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3NPolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC4PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CCxCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CCxNCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectOCxM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare1$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare2$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare3$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare4$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC1Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC2Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC3Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC4Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GetCapture1$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCapture2$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCapture3$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCapture4$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCounter$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetPrescaler$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM1_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM1_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC1Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC2Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ICInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_PWMIConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_InternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ForcedOC1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ForcedOC2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_CCPreloadControl$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC1PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC2PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC1PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC2PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_CCxCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SelectOCxM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetCompare1$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetCompare2$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetIC1Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetIC2Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_GetCapture1$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM3_GetCapture2$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM3_GetCounter$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM3_GetPrescaler$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM3_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM3_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM3_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_GetCounter$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_GetPrescaler$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_HalfDuplexCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_IrDAConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_IrDACmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_LINBreakDetectionConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_LINConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_LINCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SmartCardCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SmartCardNACKCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_WakeUpConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_ReceiverWakeUpCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_ReceiveData8$0_0$0({2}DF,SC:U),C,0,0
S:G$UART2_ReceiveData9$0_0$0({2}DF,SI:U),C,0,0
S:G$UART2_SendData8$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SendData9$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SendBreak$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SetAddress$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SetGuardTime$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SetPrescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$UART2_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$UART2_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_GetCounter$0_0$0({2}DF,SC:U),C,0,0
S:G$WWDG_SWReset$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_SetWindowValue$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_InternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_CCPreloadControl$0_0$0({2}DF,SV:S),C,0,0
M:stm8s_tim3
F:G$TIM3_DeInit$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
F:G$TIM3_TimeBaseInit$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_tim3.TIM3_TimeBaseInit$TIM3_Prescaler$1_0$349({1}SC:U),B,1,2
S:Lstm8s_tim3.TIM3_TimeBaseInit$TIM3_Period$1_0$349({2}SI:U),B,1,3
S:Lstm8s_tim3.TIM3_TimeBaseInit$sloc0$0_1$0({2}SI:U),B,1,-2
F:G$TIM3_OC1Init$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_tim3.TIM3_OC1Init$TIM3_OCMode$1_0$351({1}SC:U),B,1,2
S:Lstm8s_tim3.TIM3_OC1Init$TIM3_OutputState$1_0$351({1}SC:U),B,1,3
S:Lstm8s_tim3.TIM3_OC1Init$TIM3_Pulse$1_0$351({2}SI:U),B,1,4
S:Lstm8s_tim3.TIM3_OC1Init$TIM3_OCPolarity$1_0$351({1}SC:U),B,1,6
S:Lstm8s_tim3.TIM3_OC1Init$sloc0$0_1$0({1}SC:U),B,1,-2
S:Lstm8s_tim3.TIM3_OC1Init$sloc1$0_1$0({1}SC:U),B,1,-1
F:G$TIM3_OC2Init$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_tim3.TIM3_OC2Init$TIM3_OCMode$1_0$353({1}SC:U),B,1,2
S:Lstm8s_tim3.TIM3_OC2Init$TIM3_OutputState$1_0$353({1}SC:U),B,1,3
S:Lstm8s_tim3.TIM3_OC2Init$TIM3_Pulse$1_0$353({2}SI:U),B,1,4
S:Lstm8s_tim3.TIM3_OC2Init$TIM3_OCPolarity$1_0$353({1}SC:U),B,1,6
S:Lstm8s_tim3.TIM3_OC2Init$sloc0$0_1$0({1}SC:U),B,1,-2
S:Lstm8s_tim3.TIM3_OC2Init$sloc1$0_1$0({1}SC:U),B,1,-1
F:G$TIM3_ICInit$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_tim3.TIM3_ICInit$TIM3_Channel$1_0$355({1}SC:U),B,1,2
S:Lstm8s_tim3.TIM3_ICInit$TIM3_ICPolarity$1_0$355({1}SC:U),B,1,3
S:Lstm8s_tim3.TIM3_ICInit$TIM3_ICSelection$1_0$355({1}SC:U),B,1,4
S:Lstm8s_tim3.TIM3_ICInit$TIM3_ICPrescaler$1_0$355({1}SC:U),B,1,5
S:Lstm8s_tim3.TIM3_ICInit$TIM3_ICFilter$1_0$355({1}SC:U),B,1,6
F:G$TIM3_PWMIConfig$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_tim3.TIM3_PWMIConfig$TIM3_Channel$1_0$359({1}SC:U),B,1,2
S:Lstm8s_tim3.TIM3_PWMIConfig$TIM3_ICPolarity$1_0$359({1}SC:U),B,1,3
S:Lstm8s_tim3.TIM3_PWMIConfig$TIM3_ICSelection$1_0$359({1}SC:U),B,1,4
S:Lstm8s_tim3.TIM3_PWMIConfig$TIM3_ICPrescaler$1_0$359({1}SC:U),B,1,5
S:Lstm8s_tim3.TIM3_PWMIConfig$TIM3_ICFilter$1_0$359({1}SC:U),B,1,6
S:Lstm8s_tim3.TIM3_PWMIConfig$icpolarity$1_0$360({1}SC:U),B,1,-2
S:Lstm8s_tim3.TIM3_PWMIConfig$icselection$1_0$360({1}SC:U),B,1,-1
S:Lstm8s_tim3.TIM3_PWMIConfig$sloc0$0_1$0({1}SC:U),B,1,-2
S:Lstm8s_tim3.TIM3_PWMIConfig$sloc1$0_1$0({1}SC:U),B,1,-1
F:G$TIM3_Cmd$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_tim3.TIM3_Cmd$NewState$1_0$367({1}SC:U),B,1,2
F:G$TIM3_ITConfig$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_tim3.TIM3_ITConfig$TIM3_IT$1_0$371({1}SC:U),B,1,2
S:Lstm8s_tim3.TIM3_ITConfig$NewState$1_0$371({1}SC:U),B,1,3
S:Lstm8s_tim3.TIM3_ITConfig$sloc0$0_1$0({1}SC:U),B,1,-1
F:G$TIM3_UpdateDisableConfig$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_tim3.TIM3_UpdateDisableConfig$NewState$1_0$375({1}SC:U),B,1,2
F:G$TIM3_UpdateRequestConfig$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_tim3.TIM3_UpdateRequestConfig$TIM3_UpdateSource$1_0$379({1}SC:U),B,1,2
F:G$TIM3_SelectOnePulseMode$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_tim3.TIM3_SelectOnePulseMode$TIM3_OPMode$1_0$383({1}SC:U),B,1,2
F:G$TIM3_PrescalerConfig$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_tim3.TIM3_PrescalerConfig$Prescaler$1_0$387({1}SC:U),B,1,2
S:Lstm8s_tim3.TIM3_PrescalerConfig$TIM3_PSCReloadMode$1_0$387({1}SC:U),B,1,3
F:G$TIM3_ForcedOC1Config$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_tim3.TIM3_ForcedOC1Config$TIM3_ForcedAction$1_0$389({1}SC:U),B,1,2
F:G$TIM3_ForcedOC2Config$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_tim3.TIM3_ForcedOC2Config$TIM3_ForcedAction$1_0$391({1}SC:U),B,1,2
F:G$TIM3_ARRPreloadConfig$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_tim3.TIM3_ARRPreloadConfig$NewState$1_0$393({1}SC:U),B,1,2
F:G$TIM3_OC1PreloadConfig$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_tim3.TIM3_OC1PreloadConfig$NewState$1_0$397({1}SC:U),B,1,2
F:G$TIM3_OC2PreloadConfig$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_tim3.TIM3_OC2PreloadConfig$NewState$1_0$401({1}SC:U),B,1,2
F:G$TIM3_GenerateEvent$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_tim3.TIM3_GenerateEvent$TIM3_EventSource$1_0$405({1}SC:U),B,1,2
F:G$TIM3_OC1PolarityConfig$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_tim3.TIM3_OC1PolarityConfig$TIM3_OCPolarity$1_0$407({1}SC:U),B,1,2
F:G$TIM3_OC2PolarityConfig$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_tim3.TIM3_OC2PolarityConfig$TIM3_OCPolarity$1_0$411({1}SC:U),B,1,2
F:G$TIM3_CCxCmd$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_tim3.TIM3_CCxCmd$TIM3_Channel$1_0$415({1}SC:U),B,1,2
S:Lstm8s_tim3.TIM3_CCxCmd$NewState$1_0$415({1}SC:U),B,1,3
F:G$TIM3_SelectOCxM$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_tim3.TIM3_SelectOCxM$TIM3_Channel$1_0$423({1}SC:U),B,1,2
S:Lstm8s_tim3.TIM3_SelectOCxM$TIM3_OCMode$1_0$423({1}SC:U),B,1,3
F:G$TIM3_SetCounter$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_tim3.TIM3_SetCounter$Counter$1_0$427({2}SI:U),B,1,2
S:Lstm8s_tim3.TIM3_SetCounter$sloc0$0_1$0({2}SI:U),B,1,-2
F:G$TIM3_SetAutoreload$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_tim3.TIM3_SetAutoreload$Autoreload$1_0$429({2}SI:U),B,1,2
S:Lstm8s_tim3.TIM3_SetAutoreload$sloc0$0_1$0({2}SI:U),B,1,-2
F:G$TIM3_SetCompare1$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_tim3.TIM3_SetCompare1$Compare1$1_0$431({2}SI:U),B,1,2
S:Lstm8s_tim3.TIM3_SetCompare1$sloc0$0_1$0({2}SI:U),B,1,-2
F:G$TIM3_SetCompare2$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_tim3.TIM3_SetCompare2$Compare2$1_0$433({2}SI:U),B,1,2
S:Lstm8s_tim3.TIM3_SetCompare2$sloc0$0_1$0({2}SI:U),B,1,-2
F:G$TIM3_SetIC1Prescaler$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_tim3.TIM3_SetIC1Prescaler$TIM3_IC1Prescaler$1_0$435({1}SC:U),B,1,2
F:G$TIM3_SetIC2Prescaler$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_tim3.TIM3_SetIC2Prescaler$TIM3_IC2Prescaler$1_0$437({1}SC:U),B,1,2
F:G$TIM3_GetCapture1$0_0$0({2}DF,SI:U),Z,0,0,0,0,0
S:Lstm8s_tim3.TIM3_GetCapture1$tmpccr1$1_0$440({2}SI:U),R,0,0,[xl,xh]
S:Lstm8s_tim3.TIM3_GetCapture1$tmpccr1l$1_0$440({1}SC:U),R,0,0,[a]
S:Lstm8s_tim3.TIM3_GetCapture1$tmpccr1h$1_0$440({1}SC:U),R,0,0,[xh]
S:Lstm8s_tim3.TIM3_GetCapture1$sloc0$0_1$0({2}SI:U),B,1,-2
F:G$TIM3_GetCapture2$0_0$0({2}DF,SI:U),Z,0,0,0,0,0
S:Lstm8s_tim3.TIM3_GetCapture2$tmpccr2$1_0$442({2}SI:U),R,0,0,[xl,xh]
S:Lstm8s_tim3.TIM3_GetCapture2$tmpccr2l$1_0$442({1}SC:U),R,0,0,[a]
S:Lstm8s_tim3.TIM3_GetCapture2$tmpccr2h$1_0$442({1}SC:U),R,0,0,[xh]
S:Lstm8s_tim3.TIM3_GetCapture2$sloc0$0_1$0({2}SI:U),B,1,-2
F:G$TIM3_GetCounter$0_0$0({2}DF,SI:U),Z,0,0,0,0,0
S:Lstm8s_tim3.TIM3_GetCounter$tmpcntr$1_0$444({2}SI:U),B,1,-4
S:Lstm8s_tim3.TIM3_GetCounter$sloc0$0_1$0({2}SI:U),B,1,-4
S:Lstm8s_tim3.TIM3_GetCounter$sloc1$0_1$0({2}SI:U),B,1,-2
F:G$TIM3_GetPrescaler$0_0$0({2}DF,SC:U),Z,0,0,0,0,0
F:G$TIM3_GetFlagStatus$0_0$0({2}DF,SC:U),Z,0,-2,0,0,0
S:Lstm8s_tim3.TIM3_GetFlagStatus$TIM3_FLAG$1_0$447({2}SI:U),B,1,2
S:Lstm8s_tim3.TIM3_GetFlagStatus$bitstatus$1_0$448({1}SC:U),R,0,0,[a]
S:Lstm8s_tim3.TIM3_GetFlagStatus$tim3_flag_l$1_0$448({1}SC:U),B,1,-3
S:Lstm8s_tim3.TIM3_GetFlagStatus$tim3_flag_h$1_0$448({1}SC:U),B,1,-1
S:Lstm8s_tim3.TIM3_GetFlagStatus$sloc0$0_1$0({1}SC:U),B,1,-1
S:Lstm8s_tim3.TIM3_GetFlagStatus$sloc1$0_1$0({1}SC:U),B,1,-3
S:Lstm8s_tim3.TIM3_GetFlagStatus$sloc2$0_1$0({2}SI:U),B,1,-2
S:Lstm8s_tim3.TIM3_GetFlagStatus$sloc3$0_1$0({1}SC:U),B,1,-1
F:G$TIM3_ClearFlag$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_tim3.TIM3_ClearFlag$TIM3_FLAG$1_0$451({2}SI:U),B,1,2
F:G$TIM3_GetITStatus$0_0$0({2}DF,SC:U),Z,0,0,0,0,0
S:Lstm8s_tim3.TIM3_GetITStatus$TIM3_IT$1_0$453({1}SC:U),B,1,2
S:Lstm8s_tim3.TIM3_GetITStatus$bitstatus$1_0$454({1}SC:U),R,0,0,[a]
S:Lstm8s_tim3.TIM3_GetITStatus$TIM3_itStatus$1_0$454({1}SC:U),B,1,-1
S:Lstm8s_tim3.TIM3_GetITStatus$TIM3_itEnable$1_0$454({1}SC:U),R,0,0,[a]
S:Lstm8s_tim3.TIM3_GetITStatus$sloc0$0_1$0({1}SC:U),B,1,-1
F:G$TIM3_ClearITPendingBit$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_tim3.TIM3_ClearITPendingBit$TIM3_IT$1_0$457({1}SC:U),B,1,2
F:Fstm8s_tim3$TI1_Config$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_tim3.TI1_Config$TIM3_ICPolarity$1_0$459({1}SC:U),B,1,2
S:Lstm8s_tim3.TI1_Config$TIM3_ICSelection$1_0$459({1}SC:U),B,1,3
S:Lstm8s_tim3.TI1_Config$TIM3_ICFilter$1_0$459({1}SC:U),B,1,4
S:Lstm8s_tim3.TI1_Config$sloc0$0_1$0({1}SC:U),B,1,-1
F:Fstm8s_tim3$TI2_Config$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_tim3.TI2_Config$TIM3_ICPolarity$1_0$463({1}SC:U),B,1,2
S:Lstm8s_tim3.TI2_Config$TIM3_ICSelection$1_0$463({1}SC:U),B,1,3
S:Lstm8s_tim3.TI2_Config$TIM3_ICFilter$1_0$463({1}SC:U),B,1,4
S:Lstm8s_tim3.TI2_Config$sloc0$0_1$0({1}SC:U),B,1,-1
T:Fstm8s_tim3$TIM1_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$SMCR$0_0$0({1}SC:U),Z,0,0)({3}S:S$ETR$0_0$0({1}SC:U),Z,0,0)({4}S:S$IER$0_0$0({1}SC:U),Z,0,0)({5}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({6}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({7}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({8}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({10}S:S$CCMR3$0_0$0({1}SC:U),Z,0,0)({11}S:S$CCMR4$0_0$0({1}SC:U),Z,0,0)({12}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({13}S:S$CCER2$0_0$0({1}SC:U),Z,0,0)({14}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({15}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({16}S:S$PSCRH$0_0$0({1}SC:U),Z,0,0)({17}S:S$PSCRL$0_0$0({1}SC:U),Z,0,0)({18}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({19}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({20}S:S$RCR$0_0$0({1}SC:U),Z,0,0)({21}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({22}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({23}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({24}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)({25}S:S$CCR3H$0_0$0({1}SC:U),Z,0,0)({26}S:S$CCR3L$0_0$0({1}SC:U),Z,0,0)({27}S:S$CCR4H$0_0$0({1}SC:U),Z,0,0)({28}S:S$CCR4L$0_0$0({1}SC:U),Z,0,0)({29}S:S$BKR$0_0$0({1}SC:U),Z,0,0)({30}S:S$DTR$0_0$0({1}SC:U),Z,0,0)({31}S:S$OISR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_tim3$TIM2_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$IER$0_0$0({1}SC:U),Z,0,0)({2}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({5}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({6}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({7}S:S$CCMR3$0_0$0({1}SC:U),Z,0,0)({8}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCER2$0_0$0({1}SC:U),Z,0,0)({10}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({11}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({12}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({13}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({14}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({15}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({16}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({17}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({18}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)({19}S:S$CCR3H$0_0$0({1}SC:U),Z,0,0)({20}S:S$CCR3L$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_tim3$BEEP_struct[({0}S:S$CSR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_tim3$TIM3_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$IER$0_0$0({1}SC:U),Z,0,0)({2}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({5}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({6}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({7}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({8}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({9}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({10}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({11}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({12}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({13}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({14}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({15}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({16}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_tim3$TIM4_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$IER$0_0$0({1}SC:U),Z,0,0)({2}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({4}S:S$CNTR$0_0$0({1}SC:U),Z,0,0)({5}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({6}S:S$ARR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_tim3$TIM5_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$SMCR$0_0$0({1}SC:U),Z,0,0)({3}S:S$IER$0_0$0({1}SC:U),Z,0,0)({4}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({7}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({8}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCMR3$0_0$0({1}SC:U),Z,0,0)({10}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({11}S:S$CCER2$0_0$0({1}SC:U),Z,0,0)({12}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({13}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({14}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({15}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({16}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({17}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({18}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({19}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({20}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)({21}S:S$CCR3H$0_0$0({1}SC:U),Z,0,0)({22}S:S$CCR3L$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_tim3$TIM6_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$SMCR$0_0$0({1}SC:U),Z,0,0)({3}S:S$IER$0_0$0({1}SC:U),Z,0,0)({4}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({6}S:S$CNTR$0_0$0({1}SC:U),Z,0,0)({7}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({8}S:S$ARR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_tim3$IWDG_struct[({0}S:S$KR$0_0$0({1}SC:U),Z,0,0)({1}S:S$PR$0_0$0({1}SC:U),Z,0,0)({2}S:S$RLR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_tim3$GPIO_struct[({0}S:S$ODR$0_0$0({1}SC:U),Z,0,0)({1}S:S$IDR$0_0$0({1}SC:U),Z,0,0)({2}S:S$DDR$0_0$0({1}SC:U),Z,0,0)({3}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR2$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_tim3$WWDG_struct[({0}S:S$CR$0_0$0({1}SC:U),Z,0,0)({1}S:S$WR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_tim3$__00000000[({0}S:S$MCR$0_0$0({1}SC:U),Z,0,0)({1}S:S$MSR$0_0$0({1}SC:U),Z,0,0)({2}S:S$TSR$0_0$0({1}SC:U),Z,0,0)({3}S:S$TPR$0_0$0({1}SC:U),Z,0,0)({4}S:S$RFR$0_0$0({1}SC:U),Z,0,0)({5}S:S$IER$0_0$0({1}SC:U),Z,0,0)({6}S:S$DGR$0_0$0({1}SC:U),Z,0,0)({7}S:S$PSR$0_0$0({1}SC:U),Z,0,0)({8}S:S$Page$0_0$0({16}ST__00000001:S),Z,0,0)]
T:Fstm8s_tim3$EXTI_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_tim3$__00000001[({0}S:S$TxMailbox$0_0$0({16}ST__00000002:S),Z,0,0)({0}S:S$Filter$0_0$0({16}ST__00000003:S),Z,0,0)({0}S:S$Filter01$0_0$0({16}ST__00000004:S),Z,0,0)({0}S:S$Filter23$0_0$0({16}ST__00000005:S),Z,0,0)({0}S:S$Filter45$0_0$0({16}ST__00000006:S),Z,0,0)({0}S:S$Config$0_0$0({16}ST__00000007:S),Z,0,0)({0}S:S$RxFIFO$0_0$0({16}ST__00000008:S),Z,0,0)]
T:Fstm8s_tim3$__00000002[({0}S:S$MCSR$0_0$0({1}SC:U),Z,0,0)({1}S:S$MDLCR$0_0$0({1}SC:U),Z,0,0)({2}S:S$MIDR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$MIDR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$MIDR3$0_0$0({1}SC:U),Z,0,0)({5}S:S$MIDR4$0_0$0({1}SC:U),Z,0,0)({6}S:S$MDAR1$0_0$0({1}SC:U),Z,0,0)({7}S:S$MDAR2$0_0$0({1}SC:U),Z,0,0)({8}S:S$MDAR3$0_0$0({1}SC:U),Z,0,0)({9}S:S$MDAR4$0_0$0({1}SC:U),Z,0,0)({10}S:S$MDAR5$0_0$0({1}SC:U),Z,0,0)({11}S:S$MDAR6$0_0$0({1}SC:U),Z,0,0)({12}S:S$MDAR7$0_0$0({1}SC:U),Z,0,0)({13}S:S$MDAR8$0_0$0({1}SC:U),Z,0,0)({14}S:S$MTSRL$0_0$0({1}SC:U),Z,0,0)({15}S:S$MTSRH$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_tim3$__00000003[({0}S:S$FR01$0_0$0({1}SC:U),Z,0,0)({1}S:S$FR02$0_0$0({1}SC:U),Z,0,0)({2}S:S$FR03$0_0$0({1}SC:U),Z,0,0)({3}S:S$FR04$0_0$0({1}SC:U),Z,0,0)({4}S:S$FR05$0_0$0({1}SC:U),Z,0,0)({5}S:S$FR06$0_0$0({1}SC:U),Z,0,0)({6}S:S$FR07$0_0$0({1}SC:U),Z,0,0)({7}S:S$FR08$0_0$0({1}SC:U),Z,0,0)({8}S:S$FR09$0_0$0({1}SC:U),Z,0,0)({9}S:S$FR10$0_0$0({1}SC:U),Z,0,0)({10}S:S$FR11$0_0$0({1}SC:U),Z,0,0)({11}S:S$FR12$0_0$0({1}SC:U),Z,0,0)({12}S:S$FR13$0_0$0({1}SC:U),Z,0,0)({13}S:S$FR14$0_0$0({1}SC:U),Z,0,0)({14}S:S$FR15$0_0$0({1}SC:U),Z,0,0)({15}S:S$FR16$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_tim3$__00000004[({0}S:S$F0R1$0_0$0({1}SC:U),Z,0,0)({1}S:S$F0R2$0_0$0({1}SC:U),Z,0,0)({2}S:S$F0R3$0_0$0({1}SC:U),Z,0,0)({3}S:S$F0R4$0_0$0({1}SC:U),Z,0,0)({4}S:S$F0R5$0_0$0({1}SC:U),Z,0,0)({5}S:S$F0R6$0_0$0({1}SC:U),Z,0,0)({6}S:S$F0R7$0_0$0({1}SC:U),Z,0,0)({7}S:S$F0R8$0_0$0({1}SC:U),Z,0,0)({8}S:S$F1R1$0_0$0({1}SC:U),Z,0,0)({9}S:S$F1R2$0_0$0({1}SC:U),Z,0,0)({10}S:S$F1R3$0_0$0({1}SC:U),Z,0,0)({11}S:S$F1R4$0_0$0({1}SC:U),Z,0,0)({12}S:S$F1R5$0_0$0({1}SC:U),Z,0,0)({13}S:S$F1R6$0_0$0({1}SC:U),Z,0,0)({14}S:S$F1R7$0_0$0({1}SC:U),Z,0,0)({15}S:S$F1R8$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_tim3$__00000005[({0}S:S$F2R1$0_0$0({1}SC:U),Z,0,0)({1}S:S$F2R2$0_0$0({1}SC:U),Z,0,0)({2}S:S$F2R3$0_0$0({1}SC:U),Z,0,0)({3}S:S$F2R4$0_0$0({1}SC:U),Z,0,0)({4}S:S$F2R5$0_0$0({1}SC:U),Z,0,0)({5}S:S$F2R6$0_0$0({1}SC:U),Z,0,0)({6}S:S$F2R7$0_0$0({1}SC:U),Z,0,0)({7}S:S$F2R8$0_0$0({1}SC:U),Z,0,0)({8}S:S$F3R1$0_0$0({1}SC:U),Z,0,0)({9}S:S$F3R2$0_0$0({1}SC:U),Z,0,0)({10}S:S$F3R3$0_0$0({1}SC:U),Z,0,0)({11}S:S$F3R4$0_0$0({1}SC:U),Z,0,0)({12}S:S$F3R5$0_0$0({1}SC:U),Z,0,0)({13}S:S$F3R6$0_0$0({1}SC:U),Z,0,0)({14}S:S$F3R7$0_0$0({1}SC:U),Z,0,0)({15}S:S$F3R8$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_tim3$__00000006[({0}S:S$F4R1$0_0$0({1}SC:U),Z,0,0)({1}S:S$F4R2$0_0$0({1}SC:U),Z,0,0)({2}S:S$F4R3$0_0$0({1}SC:U),Z,0,0)({3}S:S$F4R4$0_0$0({1}SC:U),Z,0,0)({4}S:S$F4R5$0_0$0({1}SC:U),Z,0,0)({5}S:S$F4R6$0_0$0({1}SC:U),Z,0,0)({6}S:S$F4R7$0_0$0({1}SC:U),Z,0,0)({7}S:S$F4R8$0_0$0({1}SC:U),Z,0,0)({8}S:S$F5R1$0_0$0({1}SC:U),Z,0,0)({9}S:S$F5R2$0_0$0({1}SC:U),Z,0,0)({10}S:S$F5R3$0_0$0({1}SC:U),Z,0,0)({11}S:S$F5R4$0_0$0({1}SC:U),Z,0,0)({12}S:S$F5R5$0_0$0({1}SC:U),Z,0,0)({13}S:S$F5R6$0_0$0({1}SC:U),Z,0,0)({14}S:S$F5R7$0_0$0({1}SC:U),Z,0,0)({15}S:S$F5R8$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_tim3$__00000007[({0}S:S$ESR$0_0$0({1}SC:U),Z,0,0)({1}S:S$EIER$0_0$0({1}SC:U),Z,0,0)({2}S:S$TECR$0_0$0({1}SC:U),Z,0,0)({3}S:S$RECR$0_0$0({1}SC:U),Z,0,0)({4}S:S$BTR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$BTR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$Reserved1$0_0$0({2}DA2d,SC:U),Z,0,0)({8}S:S$FMR1$0_0$0({1}SC:U),Z,0,0)({9}S:S$FMR2$0_0$0({1}SC:U),Z,0,0)({10}S:S$FCR1$0_0$0({1}SC:U),Z,0,0)({11}S:S$FCR2$0_0$0({1}SC:U),Z,0,0)({12}S:S$FCR3$0_0$0({1}SC:U),Z,0,0)({13}S:S$Reserved2$0_0$0({3}DA3d,SC:U),Z,0,0)]
T:Fstm8s_tim3$__00000008[({0}S:S$MFMI$0_0$0({1}SC:U),Z,0,0)({1}S:S$MDLCR$0_0$0({1}SC:U),Z,0,0)({2}S:S$MIDR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$MIDR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$MIDR3$0_0$0({1}SC:U),Z,0,0)({5}S:S$MIDR4$0_0$0({1}SC:U),Z,0,0)({6}S:S$MDAR1$0_0$0({1}SC:U),Z,0,0)({7}S:S$MDAR2$0_0$0({1}SC:U),Z,0,0)({8}S:S$MDAR3$0_0$0({1}SC:U),Z,0,0)({9}S:S$MDAR4$0_0$0({1}SC:U),Z,0,0)({10}S:S$MDAR5$0_0$0({1}SC:U),Z,0,0)({11}S:S$MDAR6$0_0$0({1}SC:U),Z,0,0)({12}S:S$MDAR7$0_0$0({1}SC:U),Z,0,0)({13}S:S$MDAR8$0_0$0({1}SC:U),Z,0,0)({14}S:S$MTSRL$0_0$0({1}SC:U),Z,0,0)({15}S:S$MTSRH$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_tim3$UART1_struct[({0}S:S$SR$0_0$0({1}SC:U),Z,0,0)({1}S:S$DR$0_0$0({1}SC:U),Z,0,0)({2}S:S$BRR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$BRR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({7}S:S$CR4$0_0$0({1}SC:U),Z,0,0)({8}S:S$CR5$0_0$0({1}SC:U),Z,0,0)({9}S:S$GTR$0_0$0({1}SC:U),Z,0,0)({10}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_tim3$UART2_struct[({0}S:S$SR$0_0$0({1}SC:U),Z,0,0)({1}S:S$DR$0_0$0({1}SC:U),Z,0,0)({2}S:S$BRR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$BRR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({7}S:S$CR4$0_0$0({1}SC:U),Z,0,0)({8}S:S$CR5$0_0$0({1}SC:U),Z,0,0)({9}S:S$CR6$0_0$0({1}SC:U),Z,0,0)({10}S:S$GTR$0_0$0({1}SC:U),Z,0,0)({11}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_tim3$FLASH_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$NCR2$0_0$0({1}SC:U),Z,0,0)({3}S:S$FPR$0_0$0({1}SC:U),Z,0,0)({4}S:S$NFPR$0_0$0({1}SC:U),Z,0,0)({5}S:S$IAPSR$0_0$0({1}SC:U),Z,0,0)({6}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({7}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)({8}S:S$PUKR$0_0$0({1}SC:U),Z,0,0)({9}S:S$RESERVED3$0_0$0({1}SC:U),Z,0,0)({10}S:S$DUKR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_tim3$UART3_struct[({0}S:S$SR$0_0$0({1}SC:U),Z,0,0)({1}S:S$DR$0_0$0({1}SC:U),Z,0,0)({2}S:S$BRR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$BRR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({7}S:S$CR4$0_0$0({1}SC:U),Z,0,0)({8}S:S$RESERVED$0_0$0({1}SC:U),Z,0,0)({9}S:S$CR6$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_tim3$I2C_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$FREQR$0_0$0({1}SC:U),Z,0,0)({3}S:S$OARL$0_0$0({1}SC:U),Z,0,0)({4}S:S$OARH$0_0$0({1}SC:U),Z,0,0)({5}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({6}S:S$DR$0_0$0({1}SC:U),Z,0,0)({7}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({8}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({9}S:S$SR3$0_0$0({1}SC:U),Z,0,0)({10}S:S$ITR$0_0$0({1}SC:U),Z,0,0)({11}S:S$CCRL$0_0$0({1}SC:U),Z,0,0)({12}S:S$CCRH$0_0$0({1}SC:U),Z,0,0)({13}S:S$TRISER$0_0$0({1}SC:U),Z,0,0)({14}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_tim3$CFG_struct[({0}S:S$GCR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_tim3$CLK_struct[({0}S:S$ICKR$0_0$0({1}SC:U),Z,0,0)({1}S:S$ECKR$0_0$0({1}SC:U),Z,0,0)({2}S:S$RESERVED$0_0$0({1}SC:U),Z,0,0)({3}S:S$CMSR$0_0$0({1}SC:U),Z,0,0)({4}S:S$SWR$0_0$0({1}SC:U),Z,0,0)({5}S:S$SWCR$0_0$0({1}SC:U),Z,0,0)({6}S:S$CKDIVR$0_0$0({1}SC:U),Z,0,0)({7}S:S$PCKENR1$0_0$0({1}SC:U),Z,0,0)({8}S:S$CSSR$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCOR$0_0$0({1}SC:U),Z,0,0)({10}S:S$PCKENR2$0_0$0({1}SC:U),Z,0,0)({11}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({12}S:S$HSITRIMR$0_0$0({1}SC:U),Z,0,0)({13}S:S$SWIMCCR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_tim3$ITC_struct[({0}S:S$ISPR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$ISPR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$ISPR3$0_0$0({1}SC:U),Z,0,0)({3}S:S$ISPR4$0_0$0({1}SC:U),Z,0,0)({4}S:S$ISPR5$0_0$0({1}SC:U),Z,0,0)({5}S:S$ISPR6$0_0$0({1}SC:U),Z,0,0)({6}S:S$ISPR7$0_0$0({1}SC:U),Z,0,0)({7}S:S$ISPR8$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_tim3$SPI_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$ICR$0_0$0({1}SC:U),Z,0,0)({3}S:S$SR$0_0$0({1}SC:U),Z,0,0)({4}S:S$DR$0_0$0({1}SC:U),Z,0,0)({5}S:S$CRCPR$0_0$0({1}SC:U),Z,0,0)({6}S:S$RXCRCR$0_0$0({1}SC:U),Z,0,0)({7}S:S$TXCRCR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_tim3$AWU_struct[({0}S:S$CSR$0_0$0({1}SC:U),Z,0,0)({1}S:S$APR$0_0$0({1}SC:U),Z,0,0)({2}S:S$TBR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_tim3$OPT_struct[({0}S:S$OPT0$0_0$0({1}SC:U),Z,0,0)({1}S:S$OPT1$0_0$0({1}SC:U),Z,0,0)({2}S:S$NOPT1$0_0$0({1}SC:U),Z,0,0)({3}S:S$OPT2$0_0$0({1}SC:U),Z,0,0)({4}S:S$NOPT2$0_0$0({1}SC:U),Z,0,0)({5}S:S$OPT3$0_0$0({1}SC:U),Z,0,0)({6}S:S$NOPT3$0_0$0({1}SC:U),Z,0,0)({7}S:S$OPT4$0_0$0({1}SC:U),Z,0,0)({8}S:S$NOPT4$0_0$0({1}SC:U),Z,0,0)({9}S:S$OPT5$0_0$0({1}SC:U),Z,0,0)({10}S:S$NOPT5$0_0$0({1}SC:U),Z,0,0)({11}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({12}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)({13}S:S$OPT7$0_0$0({1}SC:U),Z,0,0)({14}S:S$NOPT7$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_tim3$RST_struct[({0}S:S$SR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_tim3$ADC1_struct[({0}S:S$DB0RH$0_0$0({1}SC:U),Z,0,0)({1}S:S$DB0RL$0_0$0({1}SC:U),Z,0,0)({2}S:S$DB1RH$0_0$0({1}SC:U),Z,0,0)({3}S:S$DB1RL$0_0$0({1}SC:U),Z,0,0)({4}S:S$DB2RH$0_0$0({1}SC:U),Z,0,0)({5}S:S$DB2RL$0_0$0({1}SC:U),Z,0,0)({6}S:S$DB3RH$0_0$0({1}SC:U),Z,0,0)({7}S:S$DB3RL$0_0$0({1}SC:U),Z,0,0)({8}S:S$DB4RH$0_0$0({1}SC:U),Z,0,0)({9}S:S$DB4RL$0_0$0({1}SC:U),Z,0,0)({10}S:S$DB5RH$0_0$0({1}SC:U),Z,0,0)({11}S:S$DB5RL$0_0$0({1}SC:U),Z,0,0)({12}S:S$DB6RH$0_0$0({1}SC:U),Z,0,0)({13}S:S$DB6RL$0_0$0({1}SC:U),Z,0,0)({14}S:S$DB7RH$0_0$0({1}SC:U),Z,0,0)({15}S:S$DB7RL$0_0$0({1}SC:U),Z,0,0)({16}S:S$DB8RH$0_0$0({1}SC:U),Z,0,0)({17}S:S$DB8RL$0_0$0({1}SC:U),Z,0,0)({18}S:S$DB9RH$0_0$0({1}SC:U),Z,0,0)({19}S:S$DB9RL$0_0$0({1}SC:U),Z,0,0)({20}S:S$RESERVED$0_0$0({12}DA12d,SC:U),Z,0,0)({32}S:S$CSR$0_0$0({1}SC:U),Z,0,0)({33}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({34}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({35}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({36}S:S$DRH$0_0$0({1}SC:U),Z,0,0)({37}S:S$DRL$0_0$0({1}SC:U),Z,0,0)({38}S:S$TDRH$0_0$0({1}SC:U),Z,0,0)({39}S:S$TDRL$0_0$0({1}SC:U),Z,0,0)({40}S:S$HTRH$0_0$0({1}SC:U),Z,0,0)({41}S:S$HTRL$0_0$0({1}SC:U),Z,0,0)({42}S:S$LTRH$0_0$0({1}SC:U),Z,0,0)({43}S:S$LTRL$0_0$0({1}SC:U),Z,0,0)({44}S:S$AWSRH$0_0$0({1}SC:U),Z,0,0)({45}S:S$AWSRL$0_0$0({1}SC:U),Z,0,0)({46}S:S$AWCRH$0_0$0({1}SC:U),Z,0,0)({47}S:S$AWCRL$0_0$0({1}SC:U),Z,0,0)]
S:G$ADC1_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_ScanModeCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_DataBufferCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_SchmittTriggerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_ConversionConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_ExternalTriggerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_AWDChannelConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_StartConversion$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_GetConversionValue$0_0$0({2}DF,SI:U),C,0,0
S:G$ADC1_SetHighThreshold$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_SetLowThreshold$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_GetBufferValue$0_0$0({2}DF,SI:U),C,0,0
S:G$ADC1_GetAWDChannelStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ADC1_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ADC1_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ADC1_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_LSICalibrationConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_IdleModeEnable$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$BEEP_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_LSICalibrationConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_HSECmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_HSICmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_LSICmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_CCOCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ClockSwitchCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_FastHaltWakeUpCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SlowActiveHaltWakeUpCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_PeripheralClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ClockSwitchConfig$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_HSIPrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_CCOConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SYSCLKConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SWIMConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ClockSecuritySystemEnable$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SYSCLKEmergencyClear$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_AdjustHSICalibrationValue$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_GetClockFreq$0_0$0({2}DF,SL:U),C,0,0
S:G$CLK_GetSYSCLKSource$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_SetExtIntSensitivity$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_SetTLISensitivity$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_GetExtIntSensitivity$0_0$0({2}DF,SC:U),C,0,0
S:G$EXTI_GetTLISensitivity$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_Unlock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_Lock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_EraseByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ProgramByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ReadByte$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_ProgramWord$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ReadOptionByte$0_0$0({2}DF,SI:U),C,0,0
S:G$FLASH_ProgramOptionByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_EraseOptionByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_SetLowPowerMode$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_SetProgrammingTime$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_GetLowPowerMode$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_GetProgrammingTime$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_GetBootSize$0_0$0({2}DF,SL:U),C,0,0
S:G$FLASH_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_EraseBlock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ProgramBlock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_WaitForLastOperation$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_Write$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_WriteHigh$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_WriteLow$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_WriteReverse$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_ReadInputData$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_ReadOutputData$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_ReadInputPin$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_ExternalPullUpConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GeneralCallCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GenerateSTART$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GenerateSTOP$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_SoftwareResetCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_StretchClockCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_AcknowledgeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_FastModeDutyCycleConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_ReceiveData$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_Send7bitAddress$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_SendData$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_CheckEvent$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_GetLastEvent$0_0$0({2}DF,SI:U),C,0,0
S:G$I2C_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$ITC_GetCPUCC$0_0$0({2}DF,SC:U),C,0,0
S:G$ITC_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$ITC_GetSoftIntStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ITC_SetSoftwarePriority$0_0$0({2}DF,SV:S),C,0,0
S:G$ITC_GetSoftwarePriority$0_0$0({2}DF,SC:U),C,0,0
S:G$IWDG_WriteAccessCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_SetPrescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_SetReload$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_ReloadCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_Enable$0_0$0({2}DF,SV:S),C,0,0
S:G$RST_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$RST_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_SendData$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_ReceiveData$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_NSSInternalSoftwareCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_TransmitCRC$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_CalculateCRCCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetCRC$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_ResetCRC$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetCRCPolynomial$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_BiDirectionalLineConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC4Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_BDTRConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ICInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_PWMIConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CtrlPWMOutputs$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_InternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ETRClockMode1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ETRClockMode2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ETRConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_TIxExternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectInputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectHallSensor$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectOutputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectMasterSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_EncoderInterfaceConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CounterModeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC3Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC4Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectCOM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CCPreloadControl$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC4PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC4FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1NPolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2NPolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3NPolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC4PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CCxCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CCxNCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectOCxM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare1$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare2$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare3$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare4$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC1Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC2Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC3Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC4Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GetCapture1$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCapture2$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCapture3$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCapture4$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCounter$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetPrescaler$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM1_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM1_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC1Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC2Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC3Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ICInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_PWMIConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_InternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ForcedOC1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ForcedOC2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ForcedOC3Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_CCPreloadControl$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC1PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC2PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC3PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC1PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC2PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC3PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_CCxCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SelectOCxM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCompare1$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCompare2$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCompare3$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetIC1Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetIC2Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetIC3Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GetCapture1$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetCapture2$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetCapture3$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetCounter$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetPrescaler$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM2_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM2_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM2_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_GetCounter$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_GetPrescaler$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_HalfDuplexCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_IrDAConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_IrDACmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_LINBreakDetectionConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_LINConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_LINCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SmartCardCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SmartCardNACKCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_WakeUpConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_ReceiverWakeUpCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_ReceiveData8$0_0$0({2}DF,SC:U),C,0,0
S:G$UART2_ReceiveData9$0_0$0({2}DF,SI:U),C,0,0
S:G$UART2_SendData8$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SendData9$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SendBreak$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SetAddress$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SetGuardTime$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SetPrescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$UART2_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$UART2_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_GetCounter$0_0$0({2}DF,SC:U),C,0,0
S:G$WWDG_SWReset$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_SetWindowValue$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_InternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_CCPreloadControl$0_0$0({2}DF,SV:S),C,0,0
M:stm8s_exti
F:G$EXTI_DeInit$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
F:G$EXTI_SetExtIntSensitivity$0_0$0({2}DF,SV:S),Z,0,-2,0,0,0
S:Lstm8s_exti.EXTI_SetExtIntSensitivity$Port$1_0$347({1}SC:U),B,1,2
S:Lstm8s_exti.EXTI_SetExtIntSensitivity$SensitivityValue$1_0$347({1}SC:U),B,1,3
S:Lstm8s_exti.EXTI_SetExtIntSensitivity$sloc0$0_1$0({1}SC:U),B,1,-1
S:Lstm8s_exti.EXTI_SetExtIntSensitivity$sloc1$0_1$0({1}SC:U),B,1,-1
S:Lstm8s_exti.EXTI_SetExtIntSensitivity$sloc2$0_1$0({1}SC:U),B,1,-1
F:G$EXTI_SetTLISensitivity$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_exti.EXTI_SetTLISensitivity$SensitivityValue$1_0$350({1}SC:U),B,1,2
F:G$EXTI_GetExtIntSensitivity$0_0$0({2}DF,SC:U),Z,0,0,0,0,0
S:Lstm8s_exti.EXTI_GetExtIntSensitivity$Port$1_0$352({1}SC:U),B,1,2
S:Lstm8s_exti.EXTI_GetExtIntSensitivity$value$1_0$353({1}SC:U),R,0,0,[a]
F:G$EXTI_GetTLISensitivity$0_0$0({2}DF,SC:U),Z,0,0,0,0,0
S:Lstm8s_exti.EXTI_GetTLISensitivity$value$1_0$356({1}SC:U),R,0,0,[a]
T:Fstm8s_exti$TIM1_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$SMCR$0_0$0({1}SC:U),Z,0,0)({3}S:S$ETR$0_0$0({1}SC:U),Z,0,0)({4}S:S$IER$0_0$0({1}SC:U),Z,0,0)({5}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({6}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({7}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({8}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({10}S:S$CCMR3$0_0$0({1}SC:U),Z,0,0)({11}S:S$CCMR4$0_0$0({1}SC:U),Z,0,0)({12}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({13}S:S$CCER2$0_0$0({1}SC:U),Z,0,0)({14}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({15}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({16}S:S$PSCRH$0_0$0({1}SC:U),Z,0,0)({17}S:S$PSCRL$0_0$0({1}SC:U),Z,0,0)({18}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({19}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({20}S:S$RCR$0_0$0({1}SC:U),Z,0,0)({21}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({22}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({23}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({24}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)({25}S:S$CCR3H$0_0$0({1}SC:U),Z,0,0)({26}S:S$CCR3L$0_0$0({1}SC:U),Z,0,0)({27}S:S$CCR4H$0_0$0({1}SC:U),Z,0,0)({28}S:S$CCR4L$0_0$0({1}SC:U),Z,0,0)({29}S:S$BKR$0_0$0({1}SC:U),Z,0,0)({30}S:S$DTR$0_0$0({1}SC:U),Z,0,0)({31}S:S$OISR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_exti$TIM2_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$IER$0_0$0({1}SC:U),Z,0,0)({2}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({5}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({6}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({7}S:S$CCMR3$0_0$0({1}SC:U),Z,0,0)({8}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCER2$0_0$0({1}SC:U),Z,0,0)({10}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({11}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({12}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({13}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({14}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({15}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({16}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({17}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({18}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)({19}S:S$CCR3H$0_0$0({1}SC:U),Z,0,0)({20}S:S$CCR3L$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_exti$BEEP_struct[({0}S:S$CSR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_exti$TIM3_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$IER$0_0$0({1}SC:U),Z,0,0)({2}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({5}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({6}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({7}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({8}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({9}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({10}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({11}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({12}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({13}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({14}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({15}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({16}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_exti$TIM4_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$IER$0_0$0({1}SC:U),Z,0,0)({2}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({4}S:S$CNTR$0_0$0({1}SC:U),Z,0,0)({5}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({6}S:S$ARR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_exti$TIM5_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$SMCR$0_0$0({1}SC:U),Z,0,0)({3}S:S$IER$0_0$0({1}SC:U),Z,0,0)({4}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({7}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({8}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCMR3$0_0$0({1}SC:U),Z,0,0)({10}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({11}S:S$CCER2$0_0$0({1}SC:U),Z,0,0)({12}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({13}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({14}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({15}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({16}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({17}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({18}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({19}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({20}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)({21}S:S$CCR3H$0_0$0({1}SC:U),Z,0,0)({22}S:S$CCR3L$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_exti$TIM6_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$SMCR$0_0$0({1}SC:U),Z,0,0)({3}S:S$IER$0_0$0({1}SC:U),Z,0,0)({4}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({6}S:S$CNTR$0_0$0({1}SC:U),Z,0,0)({7}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({8}S:S$ARR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_exti$IWDG_struct[({0}S:S$KR$0_0$0({1}SC:U),Z,0,0)({1}S:S$PR$0_0$0({1}SC:U),Z,0,0)({2}S:S$RLR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_exti$GPIO_struct[({0}S:S$ODR$0_0$0({1}SC:U),Z,0,0)({1}S:S$IDR$0_0$0({1}SC:U),Z,0,0)({2}S:S$DDR$0_0$0({1}SC:U),Z,0,0)({3}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR2$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_exti$WWDG_struct[({0}S:S$CR$0_0$0({1}SC:U),Z,0,0)({1}S:S$WR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_exti$__00000000[({0}S:S$MCR$0_0$0({1}SC:U),Z,0,0)({1}S:S$MSR$0_0$0({1}SC:U),Z,0,0)({2}S:S$TSR$0_0$0({1}SC:U),Z,0,0)({3}S:S$TPR$0_0$0({1}SC:U),Z,0,0)({4}S:S$RFR$0_0$0({1}SC:U),Z,0,0)({5}S:S$IER$0_0$0({1}SC:U),Z,0,0)({6}S:S$DGR$0_0$0({1}SC:U),Z,0,0)({7}S:S$PSR$0_0$0({1}SC:U),Z,0,0)({8}S:S$Page$0_0$0({16}ST__00000001:S),Z,0,0)]
T:Fstm8s_exti$EXTI_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_exti$__00000001[({0}S:S$TxMailbox$0_0$0({16}ST__00000002:S),Z,0,0)({0}S:S$Filter$0_0$0({16}ST__00000003:S),Z,0,0)({0}S:S$Filter01$0_0$0({16}ST__00000004:S),Z,0,0)({0}S:S$Filter23$0_0$0({16}ST__00000005:S),Z,0,0)({0}S:S$Filter45$0_0$0({16}ST__00000006:S),Z,0,0)({0}S:S$Config$0_0$0({16}ST__00000007:S),Z,0,0)({0}S:S$RxFIFO$0_0$0({16}ST__00000008:S),Z,0,0)]
T:Fstm8s_exti$__00000002[({0}S:S$MCSR$0_0$0({1}SC:U),Z,0,0)({1}S:S$MDLCR$0_0$0({1}SC:U),Z,0,0)({2}S:S$MIDR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$MIDR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$MIDR3$0_0$0({1}SC:U),Z,0,0)({5}S:S$MIDR4$0_0$0({1}SC:U),Z,0,0)({6}S:S$MDAR1$0_0$0({1}SC:U),Z,0,0)({7}S:S$MDAR2$0_0$0({1}SC:U),Z,0,0)({8}S:S$MDAR3$0_0$0({1}SC:U),Z,0,0)({9}S:S$MDAR4$0_0$0({1}SC:U),Z,0,0)({10}S:S$MDAR5$0_0$0({1}SC:U),Z,0,0)({11}S:S$MDAR6$0_0$0({1}SC:U),Z,0,0)({12}S:S$MDAR7$0_0$0({1}SC:U),Z,0,0)({13}S:S$MDAR8$0_0$0({1}SC:U),Z,0,0)({14}S:S$MTSRL$0_0$0({1}SC:U),Z,0,0)({15}S:S$MTSRH$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_exti$__00000003[({0}S:S$FR01$0_0$0({1}SC:U),Z,0,0)({1}S:S$FR02$0_0$0({1}SC:U),Z,0,0)({2}S:S$FR03$0_0$0({1}SC:U),Z,0,0)({3}S:S$FR04$0_0$0({1}SC:U),Z,0,0)({4}S:S$FR05$0_0$0({1}SC:U),Z,0,0)({5}S:S$FR06$0_0$0({1}SC:U),Z,0,0)({6}S:S$FR07$0_0$0({1}SC:U),Z,0,0)({7}S:S$FR08$0_0$0({1}SC:U),Z,0,0)({8}S:S$FR09$0_0$0({1}SC:U),Z,0,0)({9}S:S$FR10$0_0$0({1}SC:U),Z,0,0)({10}S:S$FR11$0_0$0({1}SC:U),Z,0,0)({11}S:S$FR12$0_0$0({1}SC:U),Z,0,0)({12}S:S$FR13$0_0$0({1}SC:U),Z,0,0)({13}S:S$FR14$0_0$0({1}SC:U),Z,0,0)({14}S:S$FR15$0_0$0({1}SC:U),Z,0,0)({15}S:S$FR16$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_exti$__00000004[({0}S:S$F0R1$0_0$0({1}SC:U),Z,0,0)({1}S:S$F0R2$0_0$0({1}SC:U),Z,0,0)({2}S:S$F0R3$0_0$0({1}SC:U),Z,0,0)({3}S:S$F0R4$0_0$0({1}SC:U),Z,0,0)({4}S:S$F0R5$0_0$0({1}SC:U),Z,0,0)({5}S:S$F0R6$0_0$0({1}SC:U),Z,0,0)({6}S:S$F0R7$0_0$0({1}SC:U),Z,0,0)({7}S:S$F0R8$0_0$0({1}SC:U),Z,0,0)({8}S:S$F1R1$0_0$0({1}SC:U),Z,0,0)({9}S:S$F1R2$0_0$0({1}SC:U),Z,0,0)({10}S:S$F1R3$0_0$0({1}SC:U),Z,0,0)({11}S:S$F1R4$0_0$0({1}SC:U),Z,0,0)({12}S:S$F1R5$0_0$0({1}SC:U),Z,0,0)({13}S:S$F1R6$0_0$0({1}SC:U),Z,0,0)({14}S:S$F1R7$0_0$0({1}SC:U),Z,0,0)({15}S:S$F1R8$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_exti$__00000005[({0}S:S$F2R1$0_0$0({1}SC:U),Z,0,0)({1}S:S$F2R2$0_0$0({1}SC:U),Z,0,0)({2}S:S$F2R3$0_0$0({1}SC:U),Z,0,0)({3}S:S$F2R4$0_0$0({1}SC:U),Z,0,0)({4}S:S$F2R5$0_0$0({1}SC:U),Z,0,0)({5}S:S$F2R6$0_0$0({1}SC:U),Z,0,0)({6}S:S$F2R7$0_0$0({1}SC:U),Z,0,0)({7}S:S$F2R8$0_0$0({1}SC:U),Z,0,0)({8}S:S$F3R1$0_0$0({1}SC:U),Z,0,0)({9}S:S$F3R2$0_0$0({1}SC:U),Z,0,0)({10}S:S$F3R3$0_0$0({1}SC:U),Z,0,0)({11}S:S$F3R4$0_0$0({1}SC:U),Z,0,0)({12}S:S$F3R5$0_0$0({1}SC:U),Z,0,0)({13}S:S$F3R6$0_0$0({1}SC:U),Z,0,0)({14}S:S$F3R7$0_0$0({1}SC:U),Z,0,0)({15}S:S$F3R8$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_exti$__00000006[({0}S:S$F4R1$0_0$0({1}SC:U),Z,0,0)({1}S:S$F4R2$0_0$0({1}SC:U),Z,0,0)({2}S:S$F4R3$0_0$0({1}SC:U),Z,0,0)({3}S:S$F4R4$0_0$0({1}SC:U),Z,0,0)({4}S:S$F4R5$0_0$0({1}SC:U),Z,0,0)({5}S:S$F4R6$0_0$0({1}SC:U),Z,0,0)({6}S:S$F4R7$0_0$0({1}SC:U),Z,0,0)({7}S:S$F4R8$0_0$0({1}SC:U),Z,0,0)({8}S:S$F5R1$0_0$0({1}SC:U),Z,0,0)({9}S:S$F5R2$0_0$0({1}SC:U),Z,0,0)({10}S:S$F5R3$0_0$0({1}SC:U),Z,0,0)({11}S:S$F5R4$0_0$0({1}SC:U),Z,0,0)({12}S:S$F5R5$0_0$0({1}SC:U),Z,0,0)({13}S:S$F5R6$0_0$0({1}SC:U),Z,0,0)({14}S:S$F5R7$0_0$0({1}SC:U),Z,0,0)({15}S:S$F5R8$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_exti$__00000007[({0}S:S$ESR$0_0$0({1}SC:U),Z,0,0)({1}S:S$EIER$0_0$0({1}SC:U),Z,0,0)({2}S:S$TECR$0_0$0({1}SC:U),Z,0,0)({3}S:S$RECR$0_0$0({1}SC:U),Z,0,0)({4}S:S$BTR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$BTR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$Reserved1$0_0$0({2}DA2d,SC:U),Z,0,0)({8}S:S$FMR1$0_0$0({1}SC:U),Z,0,0)({9}S:S$FMR2$0_0$0({1}SC:U),Z,0,0)({10}S:S$FCR1$0_0$0({1}SC:U),Z,0,0)({11}S:S$FCR2$0_0$0({1}SC:U),Z,0,0)({12}S:S$FCR3$0_0$0({1}SC:U),Z,0,0)({13}S:S$Reserved2$0_0$0({3}DA3d,SC:U),Z,0,0)]
T:Fstm8s_exti$__00000008[({0}S:S$MFMI$0_0$0({1}SC:U),Z,0,0)({1}S:S$MDLCR$0_0$0({1}SC:U),Z,0,0)({2}S:S$MIDR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$MIDR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$MIDR3$0_0$0({1}SC:U),Z,0,0)({5}S:S$MIDR4$0_0$0({1}SC:U),Z,0,0)({6}S:S$MDAR1$0_0$0({1}SC:U),Z,0,0)({7}S:S$MDAR2$0_0$0({1}SC:U),Z,0,0)({8}S:S$MDAR3$0_0$0({1}SC:U),Z,0,0)({9}S:S$MDAR4$0_0$0({1}SC:U),Z,0,0)({10}S:S$MDAR5$0_0$0({1}SC:U),Z,0,0)({11}S:S$MDAR6$0_0$0({1}SC:U),Z,0,0)({12}S:S$MDAR7$0_0$0({1}SC:U),Z,0,0)({13}S:S$MDAR8$0_0$0({1}SC:U),Z,0,0)({14}S:S$MTSRL$0_0$0({1}SC:U),Z,0,0)({15}S:S$MTSRH$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_exti$UART1_struct[({0}S:S$SR$0_0$0({1}SC:U),Z,0,0)({1}S:S$DR$0_0$0({1}SC:U),Z,0,0)({2}S:S$BRR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$BRR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({7}S:S$CR4$0_0$0({1}SC:U),Z,0,0)({8}S:S$CR5$0_0$0({1}SC:U),Z,0,0)({9}S:S$GTR$0_0$0({1}SC:U),Z,0,0)({10}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_exti$UART2_struct[({0}S:S$SR$0_0$0({1}SC:U),Z,0,0)({1}S:S$DR$0_0$0({1}SC:U),Z,0,0)({2}S:S$BRR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$BRR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({7}S:S$CR4$0_0$0({1}SC:U),Z,0,0)({8}S:S$CR5$0_0$0({1}SC:U),Z,0,0)({9}S:S$CR6$0_0$0({1}SC:U),Z,0,0)({10}S:S$GTR$0_0$0({1}SC:U),Z,0,0)({11}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_exti$FLASH_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$NCR2$0_0$0({1}SC:U),Z,0,0)({3}S:S$FPR$0_0$0({1}SC:U),Z,0,0)({4}S:S$NFPR$0_0$0({1}SC:U),Z,0,0)({5}S:S$IAPSR$0_0$0({1}SC:U),Z,0,0)({6}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({7}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)({8}S:S$PUKR$0_0$0({1}SC:U),Z,0,0)({9}S:S$RESERVED3$0_0$0({1}SC:U),Z,0,0)({10}S:S$DUKR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_exti$UART3_struct[({0}S:S$SR$0_0$0({1}SC:U),Z,0,0)({1}S:S$DR$0_0$0({1}SC:U),Z,0,0)({2}S:S$BRR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$BRR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({7}S:S$CR4$0_0$0({1}SC:U),Z,0,0)({8}S:S$RESERVED$0_0$0({1}SC:U),Z,0,0)({9}S:S$CR6$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_exti$I2C_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$FREQR$0_0$0({1}SC:U),Z,0,0)({3}S:S$OARL$0_0$0({1}SC:U),Z,0,0)({4}S:S$OARH$0_0$0({1}SC:U),Z,0,0)({5}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({6}S:S$DR$0_0$0({1}SC:U),Z,0,0)({7}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({8}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({9}S:S$SR3$0_0$0({1}SC:U),Z,0,0)({10}S:S$ITR$0_0$0({1}SC:U),Z,0,0)({11}S:S$CCRL$0_0$0({1}SC:U),Z,0,0)({12}S:S$CCRH$0_0$0({1}SC:U),Z,0,0)({13}S:S$TRISER$0_0$0({1}SC:U),Z,0,0)({14}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_exti$CFG_struct[({0}S:S$GCR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_exti$CLK_struct[({0}S:S$ICKR$0_0$0({1}SC:U),Z,0,0)({1}S:S$ECKR$0_0$0({1}SC:U),Z,0,0)({2}S:S$RESERVED$0_0$0({1}SC:U),Z,0,0)({3}S:S$CMSR$0_0$0({1}SC:U),Z,0,0)({4}S:S$SWR$0_0$0({1}SC:U),Z,0,0)({5}S:S$SWCR$0_0$0({1}SC:U),Z,0,0)({6}S:S$CKDIVR$0_0$0({1}SC:U),Z,0,0)({7}S:S$PCKENR1$0_0$0({1}SC:U),Z,0,0)({8}S:S$CSSR$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCOR$0_0$0({1}SC:U),Z,0,0)({10}S:S$PCKENR2$0_0$0({1}SC:U),Z,0,0)({11}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({12}S:S$HSITRIMR$0_0$0({1}SC:U),Z,0,0)({13}S:S$SWIMCCR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_exti$ITC_struct[({0}S:S$ISPR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$ISPR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$ISPR3$0_0$0({1}SC:U),Z,0,0)({3}S:S$ISPR4$0_0$0({1}SC:U),Z,0,0)({4}S:S$ISPR5$0_0$0({1}SC:U),Z,0,0)({5}S:S$ISPR6$0_0$0({1}SC:U),Z,0,0)({6}S:S$ISPR7$0_0$0({1}SC:U),Z,0,0)({7}S:S$ISPR8$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_exti$SPI_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$ICR$0_0$0({1}SC:U),Z,0,0)({3}S:S$SR$0_0$0({1}SC:U),Z,0,0)({4}S:S$DR$0_0$0({1}SC:U),Z,0,0)({5}S:S$CRCPR$0_0$0({1}SC:U),Z,0,0)({6}S:S$RXCRCR$0_0$0({1}SC:U),Z,0,0)({7}S:S$TXCRCR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_exti$AWU_struct[({0}S:S$CSR$0_0$0({1}SC:U),Z,0,0)({1}S:S$APR$0_0$0({1}SC:U),Z,0,0)({2}S:S$TBR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_exti$OPT_struct[({0}S:S$OPT0$0_0$0({1}SC:U),Z,0,0)({1}S:S$OPT1$0_0$0({1}SC:U),Z,0,0)({2}S:S$NOPT1$0_0$0({1}SC:U),Z,0,0)({3}S:S$OPT2$0_0$0({1}SC:U),Z,0,0)({4}S:S$NOPT2$0_0$0({1}SC:U),Z,0,0)({5}S:S$OPT3$0_0$0({1}SC:U),Z,0,0)({6}S:S$NOPT3$0_0$0({1}SC:U),Z,0,0)({7}S:S$OPT4$0_0$0({1}SC:U),Z,0,0)({8}S:S$NOPT4$0_0$0({1}SC:U),Z,0,0)({9}S:S$OPT5$0_0$0({1}SC:U),Z,0,0)({10}S:S$NOPT5$0_0$0({1}SC:U),Z,0,0)({11}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({12}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)({13}S:S$OPT7$0_0$0({1}SC:U),Z,0,0)({14}S:S$NOPT7$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_exti$RST_struct[({0}S:S$SR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_exti$ADC1_struct[({0}S:S$DB0RH$0_0$0({1}SC:U),Z,0,0)({1}S:S$DB0RL$0_0$0({1}SC:U),Z,0,0)({2}S:S$DB1RH$0_0$0({1}SC:U),Z,0,0)({3}S:S$DB1RL$0_0$0({1}SC:U),Z,0,0)({4}S:S$DB2RH$0_0$0({1}SC:U),Z,0,0)({5}S:S$DB2RL$0_0$0({1}SC:U),Z,0,0)({6}S:S$DB3RH$0_0$0({1}SC:U),Z,0,0)({7}S:S$DB3RL$0_0$0({1}SC:U),Z,0,0)({8}S:S$DB4RH$0_0$0({1}SC:U),Z,0,0)({9}S:S$DB4RL$0_0$0({1}SC:U),Z,0,0)({10}S:S$DB5RH$0_0$0({1}SC:U),Z,0,0)({11}S:S$DB5RL$0_0$0({1}SC:U),Z,0,0)({12}S:S$DB6RH$0_0$0({1}SC:U),Z,0,0)({13}S:S$DB6RL$0_0$0({1}SC:U),Z,0,0)({14}S:S$DB7RH$0_0$0({1}SC:U),Z,0,0)({15}S:S$DB7RL$0_0$0({1}SC:U),Z,0,0)({16}S:S$DB8RH$0_0$0({1}SC:U),Z,0,0)({17}S:S$DB8RL$0_0$0({1}SC:U),Z,0,0)({18}S:S$DB9RH$0_0$0({1}SC:U),Z,0,0)({19}S:S$DB9RL$0_0$0({1}SC:U),Z,0,0)({20}S:S$RESERVED$0_0$0({12}DA12d,SC:U),Z,0,0)({32}S:S$CSR$0_0$0({1}SC:U),Z,0,0)({33}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({34}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({35}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({36}S:S$DRH$0_0$0({1}SC:U),Z,0,0)({37}S:S$DRL$0_0$0({1}SC:U),Z,0,0)({38}S:S$TDRH$0_0$0({1}SC:U),Z,0,0)({39}S:S$TDRL$0_0$0({1}SC:U),Z,0,0)({40}S:S$HTRH$0_0$0({1}SC:U),Z,0,0)({41}S:S$HTRL$0_0$0({1}SC:U),Z,0,0)({42}S:S$LTRH$0_0$0({1}SC:U),Z,0,0)({43}S:S$LTRL$0_0$0({1}SC:U),Z,0,0)({44}S:S$AWSRH$0_0$0({1}SC:U),Z,0,0)({45}S:S$AWSRL$0_0$0({1}SC:U),Z,0,0)({46}S:S$AWCRH$0_0$0({1}SC:U),Z,0,0)({47}S:S$AWCRL$0_0$0({1}SC:U),Z,0,0)]
S:G$ADC1_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_ScanModeCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_DataBufferCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_SchmittTriggerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_ConversionConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_ExternalTriggerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_AWDChannelConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_StartConversion$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_GetConversionValue$0_0$0({2}DF,SI:U),C,0,0
S:G$ADC1_SetHighThreshold$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_SetLowThreshold$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_GetBufferValue$0_0$0({2}DF,SI:U),C,0,0
S:G$ADC1_GetAWDChannelStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ADC1_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ADC1_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ADC1_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_LSICalibrationConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_IdleModeEnable$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$BEEP_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_LSICalibrationConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_HSECmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_HSICmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_LSICmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_CCOCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ClockSwitchCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_FastHaltWakeUpCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SlowActiveHaltWakeUpCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_PeripheralClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ClockSwitchConfig$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_HSIPrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_CCOConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SYSCLKConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SWIMConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ClockSecuritySystemEnable$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SYSCLKEmergencyClear$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_AdjustHSICalibrationValue$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_GetClockFreq$0_0$0({2}DF,SL:U),C,0,0
S:G$CLK_GetSYSCLKSource$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_Unlock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_Lock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_EraseByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ProgramByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ReadByte$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_ProgramWord$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ReadOptionByte$0_0$0({2}DF,SI:U),C,0,0
S:G$FLASH_ProgramOptionByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_EraseOptionByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_SetLowPowerMode$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_SetProgrammingTime$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_GetLowPowerMode$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_GetProgrammingTime$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_GetBootSize$0_0$0({2}DF,SL:U),C,0,0
S:G$FLASH_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_EraseBlock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ProgramBlock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_WaitForLastOperation$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_Write$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_WriteHigh$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_WriteLow$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_WriteReverse$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_ReadInputData$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_ReadOutputData$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_ReadInputPin$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_ExternalPullUpConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GeneralCallCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GenerateSTART$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GenerateSTOP$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_SoftwareResetCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_StretchClockCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_AcknowledgeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_FastModeDutyCycleConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_ReceiveData$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_Send7bitAddress$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_SendData$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_CheckEvent$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_GetLastEvent$0_0$0({2}DF,SI:U),C,0,0
S:G$I2C_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$ITC_GetCPUCC$0_0$0({2}DF,SC:U),C,0,0
S:G$ITC_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$ITC_GetSoftIntStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ITC_SetSoftwarePriority$0_0$0({2}DF,SV:S),C,0,0
S:G$ITC_GetSoftwarePriority$0_0$0({2}DF,SC:U),C,0,0
S:G$IWDG_WriteAccessCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_SetPrescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_SetReload$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_ReloadCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_Enable$0_0$0({2}DF,SV:S),C,0,0
S:G$RST_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$RST_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_SendData$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_ReceiveData$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_NSSInternalSoftwareCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_TransmitCRC$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_CalculateCRCCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetCRC$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_ResetCRC$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetCRCPolynomial$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_BiDirectionalLineConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC4Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_BDTRConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ICInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_PWMIConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CtrlPWMOutputs$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_InternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ETRClockMode1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ETRClockMode2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ETRConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_TIxExternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectInputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectHallSensor$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectOutputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectMasterSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_EncoderInterfaceConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CounterModeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC3Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC4Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectCOM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CCPreloadControl$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC4PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC4FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1NPolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2NPolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3NPolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC4PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CCxCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CCxNCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectOCxM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare1$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare2$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare3$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare4$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC1Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC2Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC3Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC4Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GetCapture1$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCapture2$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCapture3$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCapture4$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCounter$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetPrescaler$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM1_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM1_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC1Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC2Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC3Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ICInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_PWMIConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_InternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ForcedOC1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ForcedOC2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ForcedOC3Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_CCPreloadControl$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC1PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC2PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC3PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC1PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC2PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC3PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_CCxCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SelectOCxM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCompare1$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCompare2$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCompare3$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetIC1Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetIC2Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetIC3Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GetCapture1$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetCapture2$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetCapture3$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetCounter$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetPrescaler$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM2_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM2_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM2_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC1Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC2Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ICInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_PWMIConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_InternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ForcedOC1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ForcedOC2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_CCPreloadControl$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC1PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC2PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC1PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC2PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_CCxCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SelectOCxM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetCompare1$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetCompare2$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetIC1Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetIC2Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_GetCapture1$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM3_GetCapture2$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM3_GetCounter$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM3_GetPrescaler$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM3_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM3_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM3_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_GetCounter$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_GetPrescaler$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_HalfDuplexCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_IrDAConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_IrDACmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_LINBreakDetectionConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_LINConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_LINCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SmartCardCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SmartCardNACKCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_WakeUpConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_ReceiverWakeUpCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_ReceiveData8$0_0$0({2}DF,SC:U),C,0,0
S:G$UART2_ReceiveData9$0_0$0({2}DF,SI:U),C,0,0
S:G$UART2_SendData8$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SendData9$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SendBreak$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SetAddress$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SetGuardTime$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SetPrescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$UART2_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$UART2_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_GetCounter$0_0$0({2}DF,SC:U),C,0,0
S:G$WWDG_SWReset$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_SetWindowValue$0_0$0({2}DF,SV:S),C,0,0
M:stm8s_adc1
F:G$ADC1_DeInit$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
F:G$ADC1_Init$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_adc1.ADC1_Init$ADC1_ConversionMode$1_0$347({1}SC:U),B,1,2
S:Lstm8s_adc1.ADC1_Init$ADC1_Channel$1_0$347({1}SC:U),B,1,3
S:Lstm8s_adc1.ADC1_Init$ADC1_PrescalerSelection$1_0$347({1}SC:U),B,1,4
S:Lstm8s_adc1.ADC1_Init$ADC1_ExtTrigger$1_0$347({1}SC:U),B,1,5
S:Lstm8s_adc1.ADC1_Init$ADC1_ExtTriggerState$1_0$347({1}SC:U),B,1,6
S:Lstm8s_adc1.ADC1_Init$ADC1_Align$1_0$347({1}SC:U),B,1,7
S:Lstm8s_adc1.ADC1_Init$ADC1_SchmittTriggerChannel$1_0$347({1}SC:U),B,1,8
S:Lstm8s_adc1.ADC1_Init$ADC1_SchmittTriggerState$1_0$347({1}SC:U),B,1,9
F:G$ADC1_Cmd$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_adc1.ADC1_Cmd$NewState$1_0$349({1}SC:U),B,1,2
F:G$ADC1_ScanModeCmd$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_adc1.ADC1_ScanModeCmd$NewState$1_0$353({1}SC:U),B,1,2
F:G$ADC1_DataBufferCmd$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_adc1.ADC1_DataBufferCmd$NewState$1_0$357({1}SC:U),B,1,2
F:G$ADC1_ITConfig$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_adc1.ADC1_ITConfig$ADC1_IT$1_0$361({2}SI:U),B,1,2
S:Lstm8s_adc1.ADC1_ITConfig$NewState$1_0$361({1}SC:U),B,1,4
S:Lstm8s_adc1.ADC1_ITConfig$sloc0$0_1$0({1}SC:U),B,1,-1
F:G$ADC1_PrescalerConfig$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_adc1.ADC1_PrescalerConfig$ADC1_Prescaler$1_0$365({1}SC:U),B,1,2
F:G$ADC1_SchmittTriggerConfig$0_0$0({2}DF,SV:S),Z,0,-3,0,0,0
S:Lstm8s_adc1.ADC1_SchmittTriggerConfig$ADC1_SchmittTriggerChannel$1_0$367({1}SC:U),B,1,2
S:Lstm8s_adc1.ADC1_SchmittTriggerConfig$NewState$1_0$367({1}SC:U),B,1,3
S:Lstm8s_adc1.ADC1_SchmittTriggerConfig$sloc0$0_1$0({1}SC:U),B,1,-1
S:Lstm8s_adc1.ADC1_SchmittTriggerConfig$sloc1$0_1$0({1}SC:U),B,1,-1
S:Lstm8s_adc1.ADC1_SchmittTriggerConfig$sloc2$0_1$0({1}SC:U),B,1,-1
S:Lstm8s_adc1.ADC1_SchmittTriggerConfig$sloc3$0_1$0({1}SC:U),B,1,-1
F:G$ADC1_ConversionConfig$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_adc1.ADC1_ConversionConfig$ADC1_ConversionMode$1_0$378({1}SC:U),B,1,2
S:Lstm8s_adc1.ADC1_ConversionConfig$ADC1_Channel$1_0$378({1}SC:U),B,1,3
S:Lstm8s_adc1.ADC1_ConversionConfig$ADC1_Align$1_0$378({1}SC:U),B,1,4
F:G$ADC1_ExternalTriggerConfig$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_adc1.ADC1_ExternalTriggerConfig$ADC1_ExtTrigger$1_0$382({1}SC:U),B,1,2
S:Lstm8s_adc1.ADC1_ExternalTriggerConfig$NewState$1_0$382({1}SC:U),B,1,3
F:G$ADC1_StartConversion$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
F:G$ADC1_GetConversionValue$0_0$0({2}DF,SI:U),Z,0,-4,0,0,0
S:Lstm8s_adc1.ADC1_GetConversionValue$temph$1_0$389({2}SI:U),R,0,0,[yl,yh]
S:Lstm8s_adc1.ADC1_GetConversionValue$templ$1_0$389({1}SC:U),R,0,0,[a]
S:Lstm8s_adc1.ADC1_GetConversionValue$sloc0$0_1$0({2}SI:U),B,1,-4
S:Lstm8s_adc1.ADC1_GetConversionValue$sloc1$0_1$0({2}SI:U),B,1,-2
S:Lstm8s_adc1.ADC1_GetConversionValue$sloc2$0_1$0({2}SI:U),B,1,-2
S:Lstm8s_adc1.ADC1_GetConversionValue$sloc3$0_1$0({2}SI:U),B,1,-2
F:G$ADC1_AWDChannelConfig$0_0$0({2}DF,SV:S),Z,0,-3,0,0,0
S:Lstm8s_adc1.ADC1_AWDChannelConfig$Channel$1_0$392({1}SC:U),B,1,2
S:Lstm8s_adc1.ADC1_AWDChannelConfig$NewState$1_0$392({1}SC:U),B,1,3
S:Lstm8s_adc1.ADC1_AWDChannelConfig$sloc0$0_1$0({1}SC:U),B,1,-1
S:Lstm8s_adc1.ADC1_AWDChannelConfig$sloc1$0_1$0({1}SC:U),B,1,-1
S:Lstm8s_adc1.ADC1_AWDChannelConfig$sloc2$0_1$0({1}SC:U),B,1,-1
S:Lstm8s_adc1.ADC1_AWDChannelConfig$sloc3$0_1$0({1}SC:U),B,1,-1
F:G$ADC1_SetHighThreshold$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_adc1.ADC1_SetHighThreshold$Threshold$1_0$400({2}SI:U),B,1,2
F:G$ADC1_SetLowThreshold$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_adc1.ADC1_SetLowThreshold$Threshold$1_0$402({2}SI:U),B,1,2
F:G$ADC1_GetBufferValue$0_0$0({2}DF,SI:U),Z,0,-4,0,0,0
S:Lstm8s_adc1.ADC1_GetBufferValue$Buffer$1_0$404({1}SC:U),B,1,2
S:Lstm8s_adc1.ADC1_GetBufferValue$temph$1_0$405({2}SI:U),R,0,0,[yl,yh]
S:Lstm8s_adc1.ADC1_GetBufferValue$templ$1_0$405({1}SC:U),R,0,0,[a]
S:Lstm8s_adc1.ADC1_GetBufferValue$sloc0$0_1$0({2}SI:U),B,1,-4
S:Lstm8s_adc1.ADC1_GetBufferValue$sloc1$0_1$0({2}SI:U),B,1,-2
S:Lstm8s_adc1.ADC1_GetBufferValue$sloc2$0_1$0({2}SI:U),B,1,-2
S:Lstm8s_adc1.ADC1_GetBufferValue$sloc3$0_1$0({2}SI:U),B,1,-2
F:G$ADC1_GetAWDChannelStatus$0_0$0({2}DF,SC:U),Z,0,-1,0,0,0
S:Lstm8s_adc1.ADC1_GetAWDChannelStatus$Channel$1_0$408({1}SC:U),B,1,2
S:Lstm8s_adc1.ADC1_GetAWDChannelStatus$status$1_0$409({1}SC:U),R,0,0,[a]
S:Lstm8s_adc1.ADC1_GetAWDChannelStatus$sloc0$0_1$0({1}SC:U),B,1,-1
S:Lstm8s_adc1.ADC1_GetAWDChannelStatus$sloc1$0_1$0({1}SC:U),B,1,-1
F:G$ADC1_GetFlagStatus$0_0$0({2}DF,SC:U),Z,0,-2,0,0,0
S:Lstm8s_adc1.ADC1_GetFlagStatus$Flag$1_0$412({1}SC:U),B,1,2
S:Lstm8s_adc1.ADC1_GetFlagStatus$flagstatus$1_0$413({1}SC:U),R,0,0,[a]
S:Lstm8s_adc1.ADC1_GetFlagStatus$temp$1_0$413({1}SC:U),R,0,0,[xl]
S:Lstm8s_adc1.ADC1_GetFlagStatus$sloc0$0_1$0({2}SI:S),B,1,-2
S:Lstm8s_adc1.ADC1_GetFlagStatus$sloc1$0_1$0({1}SC:U),B,1,-1
S:Lstm8s_adc1.ADC1_GetFlagStatus$sloc2$0_1$0({1}SC:U),B,1,-1
F:G$ADC1_ClearFlag$0_0$0({2}DF,SV:S),Z,0,-3,0,0,0
S:Lstm8s_adc1.ADC1_ClearFlag$Flag$1_0$419({1}SC:U),B,1,2
S:Lstm8s_adc1.ADC1_ClearFlag$temp$1_0$420({1}SC:U),R,0,0,[xl]
S:Lstm8s_adc1.ADC1_ClearFlag$sloc0$0_1$0({2}SI:S),B,1,-2
S:Lstm8s_adc1.ADC1_ClearFlag$sloc1$0_1$0({1}SC:U),B,1,-1
S:Lstm8s_adc1.ADC1_ClearFlag$sloc2$0_1$0({1}SC:U),B,1,-1
S:Lstm8s_adc1.ADC1_ClearFlag$sloc3$0_1$0({1}SC:U),B,1,-1
F:G$ADC1_GetITStatus$0_0$0({2}DF,SC:U),Z,0,-2,0,0,0
S:Lstm8s_adc1.ADC1_GetITStatus$ITPendingBit$1_0$426({2}SI:U),B,1,2
S:Lstm8s_adc1.ADC1_GetITStatus$itstatus$1_0$427({1}SC:U),R,0,0,[a]
S:Lstm8s_adc1.ADC1_GetITStatus$temp$1_0$427({1}SC:U),R,0,0,[xl]
S:Lstm8s_adc1.ADC1_GetITStatus$sloc0$0_1$0({1}SC:U),B,1,-1
S:Lstm8s_adc1.ADC1_GetITStatus$sloc1$0_1$0({1}SC:U),B,1,-1
S:Lstm8s_adc1.ADC1_GetITStatus$sloc2$0_1$0({1}SC:U),B,1,-1
F:G$ADC1_ClearITPendingBit$0_0$0({2}DF,SV:S),Z,0,-1,0,0,0
S:Lstm8s_adc1.ADC1_ClearITPendingBit$ITPendingBit$1_0$432({2}SI:U),B,1,2
S:Lstm8s_adc1.ADC1_ClearITPendingBit$temp$1_0$433({1}SC:U),R,0,0,[xl]
S:Lstm8s_adc1.ADC1_ClearITPendingBit$sloc0$0_1$0({1}SC:U),B,1,-1
S:Lstm8s_adc1.ADC1_ClearITPendingBit$sloc1$0_1$0({1}SC:U),B,1,-1
T:Fstm8s_adc1$TIM1_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$SMCR$0_0$0({1}SC:U),Z,0,0)({3}S:S$ETR$0_0$0({1}SC:U),Z,0,0)({4}S:S$IER$0_0$0({1}SC:U),Z,0,0)({5}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({6}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({7}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({8}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({10}S:S$CCMR3$0_0$0({1}SC:U),Z,0,0)({11}S:S$CCMR4$0_0$0({1}SC:U),Z,0,0)({12}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({13}S:S$CCER2$0_0$0({1}SC:U),Z,0,0)({14}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({15}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({16}S:S$PSCRH$0_0$0({1}SC:U),Z,0,0)({17}S:S$PSCRL$0_0$0({1}SC:U),Z,0,0)({18}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({19}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({20}S:S$RCR$0_0$0({1}SC:U),Z,0,0)({21}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({22}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({23}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({24}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)({25}S:S$CCR3H$0_0$0({1}SC:U),Z,0,0)({26}S:S$CCR3L$0_0$0({1}SC:U),Z,0,0)({27}S:S$CCR4H$0_0$0({1}SC:U),Z,0,0)({28}S:S$CCR4L$0_0$0({1}SC:U),Z,0,0)({29}S:S$BKR$0_0$0({1}SC:U),Z,0,0)({30}S:S$DTR$0_0$0({1}SC:U),Z,0,0)({31}S:S$OISR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_adc1$TIM2_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$IER$0_0$0({1}SC:U),Z,0,0)({2}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({5}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({6}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({7}S:S$CCMR3$0_0$0({1}SC:U),Z,0,0)({8}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCER2$0_0$0({1}SC:U),Z,0,0)({10}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({11}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({12}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({13}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({14}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({15}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({16}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({17}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({18}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)({19}S:S$CCR3H$0_0$0({1}SC:U),Z,0,0)({20}S:S$CCR3L$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_adc1$BEEP_struct[({0}S:S$CSR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_adc1$TIM3_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$IER$0_0$0({1}SC:U),Z,0,0)({2}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({5}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({6}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({7}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({8}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({9}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({10}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({11}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({12}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({13}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({14}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({15}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({16}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_adc1$TIM4_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$IER$0_0$0({1}SC:U),Z,0,0)({2}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({4}S:S$CNTR$0_0$0({1}SC:U),Z,0,0)({5}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({6}S:S$ARR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_adc1$TIM5_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$SMCR$0_0$0({1}SC:U),Z,0,0)({3}S:S$IER$0_0$0({1}SC:U),Z,0,0)({4}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({7}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({8}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCMR3$0_0$0({1}SC:U),Z,0,0)({10}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({11}S:S$CCER2$0_0$0({1}SC:U),Z,0,0)({12}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({13}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({14}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({15}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({16}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({17}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({18}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({19}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({20}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)({21}S:S$CCR3H$0_0$0({1}SC:U),Z,0,0)({22}S:S$CCR3L$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_adc1$TIM6_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$SMCR$0_0$0({1}SC:U),Z,0,0)({3}S:S$IER$0_0$0({1}SC:U),Z,0,0)({4}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({6}S:S$CNTR$0_0$0({1}SC:U),Z,0,0)({7}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({8}S:S$ARR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_adc1$IWDG_struct[({0}S:S$KR$0_0$0({1}SC:U),Z,0,0)({1}S:S$PR$0_0$0({1}SC:U),Z,0,0)({2}S:S$RLR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_adc1$GPIO_struct[({0}S:S$ODR$0_0$0({1}SC:U),Z,0,0)({1}S:S$IDR$0_0$0({1}SC:U),Z,0,0)({2}S:S$DDR$0_0$0({1}SC:U),Z,0,0)({3}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR2$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_adc1$WWDG_struct[({0}S:S$CR$0_0$0({1}SC:U),Z,0,0)({1}S:S$WR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_adc1$__00000000[({0}S:S$MCR$0_0$0({1}SC:U),Z,0,0)({1}S:S$MSR$0_0$0({1}SC:U),Z,0,0)({2}S:S$TSR$0_0$0({1}SC:U),Z,0,0)({3}S:S$TPR$0_0$0({1}SC:U),Z,0,0)({4}S:S$RFR$0_0$0({1}SC:U),Z,0,0)({5}S:S$IER$0_0$0({1}SC:U),Z,0,0)({6}S:S$DGR$0_0$0({1}SC:U),Z,0,0)({7}S:S$PSR$0_0$0({1}SC:U),Z,0,0)({8}S:S$Page$0_0$0({16}ST__00000001:S),Z,0,0)]
T:Fstm8s_adc1$EXTI_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_adc1$__00000001[({0}S:S$TxMailbox$0_0$0({16}ST__00000002:S),Z,0,0)({0}S:S$Filter$0_0$0({16}ST__00000003:S),Z,0,0)({0}S:S$Filter01$0_0$0({16}ST__00000004:S),Z,0,0)({0}S:S$Filter23$0_0$0({16}ST__00000005:S),Z,0,0)({0}S:S$Filter45$0_0$0({16}ST__00000006:S),Z,0,0)({0}S:S$Config$0_0$0({16}ST__00000007:S),Z,0,0)({0}S:S$RxFIFO$0_0$0({16}ST__00000008:S),Z,0,0)]
T:Fstm8s_adc1$__00000002[({0}S:S$MCSR$0_0$0({1}SC:U),Z,0,0)({1}S:S$MDLCR$0_0$0({1}SC:U),Z,0,0)({2}S:S$MIDR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$MIDR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$MIDR3$0_0$0({1}SC:U),Z,0,0)({5}S:S$MIDR4$0_0$0({1}SC:U),Z,0,0)({6}S:S$MDAR1$0_0$0({1}SC:U),Z,0,0)({7}S:S$MDAR2$0_0$0({1}SC:U),Z,0,0)({8}S:S$MDAR3$0_0$0({1}SC:U),Z,0,0)({9}S:S$MDAR4$0_0$0({1}SC:U),Z,0,0)({10}S:S$MDAR5$0_0$0({1}SC:U),Z,0,0)({11}S:S$MDAR6$0_0$0({1}SC:U),Z,0,0)({12}S:S$MDAR7$0_0$0({1}SC:U),Z,0,0)({13}S:S$MDAR8$0_0$0({1}SC:U),Z,0,0)({14}S:S$MTSRL$0_0$0({1}SC:U),Z,0,0)({15}S:S$MTSRH$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_adc1$__00000003[({0}S:S$FR01$0_0$0({1}SC:U),Z,0,0)({1}S:S$FR02$0_0$0({1}SC:U),Z,0,0)({2}S:S$FR03$0_0$0({1}SC:U),Z,0,0)({3}S:S$FR04$0_0$0({1}SC:U),Z,0,0)({4}S:S$FR05$0_0$0({1}SC:U),Z,0,0)({5}S:S$FR06$0_0$0({1}SC:U),Z,0,0)({6}S:S$FR07$0_0$0({1}SC:U),Z,0,0)({7}S:S$FR08$0_0$0({1}SC:U),Z,0,0)({8}S:S$FR09$0_0$0({1}SC:U),Z,0,0)({9}S:S$FR10$0_0$0({1}SC:U),Z,0,0)({10}S:S$FR11$0_0$0({1}SC:U),Z,0,0)({11}S:S$FR12$0_0$0({1}SC:U),Z,0,0)({12}S:S$FR13$0_0$0({1}SC:U),Z,0,0)({13}S:S$FR14$0_0$0({1}SC:U),Z,0,0)({14}S:S$FR15$0_0$0({1}SC:U),Z,0,0)({15}S:S$FR16$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_adc1$__00000004[({0}S:S$F0R1$0_0$0({1}SC:U),Z,0,0)({1}S:S$F0R2$0_0$0({1}SC:U),Z,0,0)({2}S:S$F0R3$0_0$0({1}SC:U),Z,0,0)({3}S:S$F0R4$0_0$0({1}SC:U),Z,0,0)({4}S:S$F0R5$0_0$0({1}SC:U),Z,0,0)({5}S:S$F0R6$0_0$0({1}SC:U),Z,0,0)({6}S:S$F0R7$0_0$0({1}SC:U),Z,0,0)({7}S:S$F0R8$0_0$0({1}SC:U),Z,0,0)({8}S:S$F1R1$0_0$0({1}SC:U),Z,0,0)({9}S:S$F1R2$0_0$0({1}SC:U),Z,0,0)({10}S:S$F1R3$0_0$0({1}SC:U),Z,0,0)({11}S:S$F1R4$0_0$0({1}SC:U),Z,0,0)({12}S:S$F1R5$0_0$0({1}SC:U),Z,0,0)({13}S:S$F1R6$0_0$0({1}SC:U),Z,0,0)({14}S:S$F1R7$0_0$0({1}SC:U),Z,0,0)({15}S:S$F1R8$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_adc1$__00000005[({0}S:S$F2R1$0_0$0({1}SC:U),Z,0,0)({1}S:S$F2R2$0_0$0({1}SC:U),Z,0,0)({2}S:S$F2R3$0_0$0({1}SC:U),Z,0,0)({3}S:S$F2R4$0_0$0({1}SC:U),Z,0,0)({4}S:S$F2R5$0_0$0({1}SC:U),Z,0,0)({5}S:S$F2R6$0_0$0({1}SC:U),Z,0,0)({6}S:S$F2R7$0_0$0({1}SC:U),Z,0,0)({7}S:S$F2R8$0_0$0({1}SC:U),Z,0,0)({8}S:S$F3R1$0_0$0({1}SC:U),Z,0,0)({9}S:S$F3R2$0_0$0({1}SC:U),Z,0,0)({10}S:S$F3R3$0_0$0({1}SC:U),Z,0,0)({11}S:S$F3R4$0_0$0({1}SC:U),Z,0,0)({12}S:S$F3R5$0_0$0({1}SC:U),Z,0,0)({13}S:S$F3R6$0_0$0({1}SC:U),Z,0,0)({14}S:S$F3R7$0_0$0({1}SC:U),Z,0,0)({15}S:S$F3R8$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_adc1$__00000006[({0}S:S$F4R1$0_0$0({1}SC:U),Z,0,0)({1}S:S$F4R2$0_0$0({1}SC:U),Z,0,0)({2}S:S$F4R3$0_0$0({1}SC:U),Z,0,0)({3}S:S$F4R4$0_0$0({1}SC:U),Z,0,0)({4}S:S$F4R5$0_0$0({1}SC:U),Z,0,0)({5}S:S$F4R6$0_0$0({1}SC:U),Z,0,0)({6}S:S$F4R7$0_0$0({1}SC:U),Z,0,0)({7}S:S$F4R8$0_0$0({1}SC:U),Z,0,0)({8}S:S$F5R1$0_0$0({1}SC:U),Z,0,0)({9}S:S$F5R2$0_0$0({1}SC:U),Z,0,0)({10}S:S$F5R3$0_0$0({1}SC:U),Z,0,0)({11}S:S$F5R4$0_0$0({1}SC:U),Z,0,0)({12}S:S$F5R5$0_0$0({1}SC:U),Z,0,0)({13}S:S$F5R6$0_0$0({1}SC:U),Z,0,0)({14}S:S$F5R7$0_0$0({1}SC:U),Z,0,0)({15}S:S$F5R8$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_adc1$__00000007[({0}S:S$ESR$0_0$0({1}SC:U),Z,0,0)({1}S:S$EIER$0_0$0({1}SC:U),Z,0,0)({2}S:S$TECR$0_0$0({1}SC:U),Z,0,0)({3}S:S$RECR$0_0$0({1}SC:U),Z,0,0)({4}S:S$BTR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$BTR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$Reserved1$0_0$0({2}DA2d,SC:U),Z,0,0)({8}S:S$FMR1$0_0$0({1}SC:U),Z,0,0)({9}S:S$FMR2$0_0$0({1}SC:U),Z,0,0)({10}S:S$FCR1$0_0$0({1}SC:U),Z,0,0)({11}S:S$FCR2$0_0$0({1}SC:U),Z,0,0)({12}S:S$FCR3$0_0$0({1}SC:U),Z,0,0)({13}S:S$Reserved2$0_0$0({3}DA3d,SC:U),Z,0,0)]
T:Fstm8s_adc1$__00000008[({0}S:S$MFMI$0_0$0({1}SC:U),Z,0,0)({1}S:S$MDLCR$0_0$0({1}SC:U),Z,0,0)({2}S:S$MIDR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$MIDR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$MIDR3$0_0$0({1}SC:U),Z,0,0)({5}S:S$MIDR4$0_0$0({1}SC:U),Z,0,0)({6}S:S$MDAR1$0_0$0({1}SC:U),Z,0,0)({7}S:S$MDAR2$0_0$0({1}SC:U),Z,0,0)({8}S:S$MDAR3$0_0$0({1}SC:U),Z,0,0)({9}S:S$MDAR4$0_0$0({1}SC:U),Z,0,0)({10}S:S$MDAR5$0_0$0({1}SC:U),Z,0,0)({11}S:S$MDAR6$0_0$0({1}SC:U),Z,0,0)({12}S:S$MDAR7$0_0$0({1}SC:U),Z,0,0)({13}S:S$MDAR8$0_0$0({1}SC:U),Z,0,0)({14}S:S$MTSRL$0_0$0({1}SC:U),Z,0,0)({15}S:S$MTSRH$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_adc1$UART1_struct[({0}S:S$SR$0_0$0({1}SC:U),Z,0,0)({1}S:S$DR$0_0$0({1}SC:U),Z,0,0)({2}S:S$BRR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$BRR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({7}S:S$CR4$0_0$0({1}SC:U),Z,0,0)({8}S:S$CR5$0_0$0({1}SC:U),Z,0,0)({9}S:S$GTR$0_0$0({1}SC:U),Z,0,0)({10}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_adc1$UART2_struct[({0}S:S$SR$0_0$0({1}SC:U),Z,0,0)({1}S:S$DR$0_0$0({1}SC:U),Z,0,0)({2}S:S$BRR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$BRR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({7}S:S$CR4$0_0$0({1}SC:U),Z,0,0)({8}S:S$CR5$0_0$0({1}SC:U),Z,0,0)({9}S:S$CR6$0_0$0({1}SC:U),Z,0,0)({10}S:S$GTR$0_0$0({1}SC:U),Z,0,0)({11}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_adc1$FLASH_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$NCR2$0_0$0({1}SC:U),Z,0,0)({3}S:S$FPR$0_0$0({1}SC:U),Z,0,0)({4}S:S$NFPR$0_0$0({1}SC:U),Z,0,0)({5}S:S$IAPSR$0_0$0({1}SC:U),Z,0,0)({6}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({7}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)({8}S:S$PUKR$0_0$0({1}SC:U),Z,0,0)({9}S:S$RESERVED3$0_0$0({1}SC:U),Z,0,0)({10}S:S$DUKR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_adc1$UART3_struct[({0}S:S$SR$0_0$0({1}SC:U),Z,0,0)({1}S:S$DR$0_0$0({1}SC:U),Z,0,0)({2}S:S$BRR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$BRR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({7}S:S$CR4$0_0$0({1}SC:U),Z,0,0)({8}S:S$RESERVED$0_0$0({1}SC:U),Z,0,0)({9}S:S$CR6$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_adc1$I2C_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$FREQR$0_0$0({1}SC:U),Z,0,0)({3}S:S$OARL$0_0$0({1}SC:U),Z,0,0)({4}S:S$OARH$0_0$0({1}SC:U),Z,0,0)({5}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({6}S:S$DR$0_0$0({1}SC:U),Z,0,0)({7}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({8}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({9}S:S$SR3$0_0$0({1}SC:U),Z,0,0)({10}S:S$ITR$0_0$0({1}SC:U),Z,0,0)({11}S:S$CCRL$0_0$0({1}SC:U),Z,0,0)({12}S:S$CCRH$0_0$0({1}SC:U),Z,0,0)({13}S:S$TRISER$0_0$0({1}SC:U),Z,0,0)({14}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_adc1$CFG_struct[({0}S:S$GCR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_adc1$CLK_struct[({0}S:S$ICKR$0_0$0({1}SC:U),Z,0,0)({1}S:S$ECKR$0_0$0({1}SC:U),Z,0,0)({2}S:S$RESERVED$0_0$0({1}SC:U),Z,0,0)({3}S:S$CMSR$0_0$0({1}SC:U),Z,0,0)({4}S:S$SWR$0_0$0({1}SC:U),Z,0,0)({5}S:S$SWCR$0_0$0({1}SC:U),Z,0,0)({6}S:S$CKDIVR$0_0$0({1}SC:U),Z,0,0)({7}S:S$PCKENR1$0_0$0({1}SC:U),Z,0,0)({8}S:S$CSSR$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCOR$0_0$0({1}SC:U),Z,0,0)({10}S:S$PCKENR2$0_0$0({1}SC:U),Z,0,0)({11}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({12}S:S$HSITRIMR$0_0$0({1}SC:U),Z,0,0)({13}S:S$SWIMCCR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_adc1$ITC_struct[({0}S:S$ISPR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$ISPR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$ISPR3$0_0$0({1}SC:U),Z,0,0)({3}S:S$ISPR4$0_0$0({1}SC:U),Z,0,0)({4}S:S$ISPR5$0_0$0({1}SC:U),Z,0,0)({5}S:S$ISPR6$0_0$0({1}SC:U),Z,0,0)({6}S:S$ISPR7$0_0$0({1}SC:U),Z,0,0)({7}S:S$ISPR8$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_adc1$SPI_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$ICR$0_0$0({1}SC:U),Z,0,0)({3}S:S$SR$0_0$0({1}SC:U),Z,0,0)({4}S:S$DR$0_0$0({1}SC:U),Z,0,0)({5}S:S$CRCPR$0_0$0({1}SC:U),Z,0,0)({6}S:S$RXCRCR$0_0$0({1}SC:U),Z,0,0)({7}S:S$TXCRCR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_adc1$AWU_struct[({0}S:S$CSR$0_0$0({1}SC:U),Z,0,0)({1}S:S$APR$0_0$0({1}SC:U),Z,0,0)({2}S:S$TBR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_adc1$OPT_struct[({0}S:S$OPT0$0_0$0({1}SC:U),Z,0,0)({1}S:S$OPT1$0_0$0({1}SC:U),Z,0,0)({2}S:S$NOPT1$0_0$0({1}SC:U),Z,0,0)({3}S:S$OPT2$0_0$0({1}SC:U),Z,0,0)({4}S:S$NOPT2$0_0$0({1}SC:U),Z,0,0)({5}S:S$OPT3$0_0$0({1}SC:U),Z,0,0)({6}S:S$NOPT3$0_0$0({1}SC:U),Z,0,0)({7}S:S$OPT4$0_0$0({1}SC:U),Z,0,0)({8}S:S$NOPT4$0_0$0({1}SC:U),Z,0,0)({9}S:S$OPT5$0_0$0({1}SC:U),Z,0,0)({10}S:S$NOPT5$0_0$0({1}SC:U),Z,0,0)({11}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({12}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)({13}S:S$OPT7$0_0$0({1}SC:U),Z,0,0)({14}S:S$NOPT7$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_adc1$RST_struct[({0}S:S$SR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_adc1$ADC1_struct[({0}S:S$DB0RH$0_0$0({1}SC:U),Z,0,0)({1}S:S$DB0RL$0_0$0({1}SC:U),Z,0,0)({2}S:S$DB1RH$0_0$0({1}SC:U),Z,0,0)({3}S:S$DB1RL$0_0$0({1}SC:U),Z,0,0)({4}S:S$DB2RH$0_0$0({1}SC:U),Z,0,0)({5}S:S$DB2RL$0_0$0({1}SC:U),Z,0,0)({6}S:S$DB3RH$0_0$0({1}SC:U),Z,0,0)({7}S:S$DB3RL$0_0$0({1}SC:U),Z,0,0)({8}S:S$DB4RH$0_0$0({1}SC:U),Z,0,0)({9}S:S$DB4RL$0_0$0({1}SC:U),Z,0,0)({10}S:S$DB5RH$0_0$0({1}SC:U),Z,0,0)({11}S:S$DB5RL$0_0$0({1}SC:U),Z,0,0)({12}S:S$DB6RH$0_0$0({1}SC:U),Z,0,0)({13}S:S$DB6RL$0_0$0({1}SC:U),Z,0,0)({14}S:S$DB7RH$0_0$0({1}SC:U),Z,0,0)({15}S:S$DB7RL$0_0$0({1}SC:U),Z,0,0)({16}S:S$DB8RH$0_0$0({1}SC:U),Z,0,0)({17}S:S$DB8RL$0_0$0({1}SC:U),Z,0,0)({18}S:S$DB9RH$0_0$0({1}SC:U),Z,0,0)({19}S:S$DB9RL$0_0$0({1}SC:U),Z,0,0)({20}S:S$RESERVED$0_0$0({12}DA12d,SC:U),Z,0,0)({32}S:S$CSR$0_0$0({1}SC:U),Z,0,0)({33}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({34}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({35}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({36}S:S$DRH$0_0$0({1}SC:U),Z,0,0)({37}S:S$DRL$0_0$0({1}SC:U),Z,0,0)({38}S:S$TDRH$0_0$0({1}SC:U),Z,0,0)({39}S:S$TDRL$0_0$0({1}SC:U),Z,0,0)({40}S:S$HTRH$0_0$0({1}SC:U),Z,0,0)({41}S:S$HTRL$0_0$0({1}SC:U),Z,0,0)({42}S:S$LTRH$0_0$0({1}SC:U),Z,0,0)({43}S:S$LTRL$0_0$0({1}SC:U),Z,0,0)({44}S:S$AWSRH$0_0$0({1}SC:U),Z,0,0)({45}S:S$AWSRL$0_0$0({1}SC:U),Z,0,0)({46}S:S$AWCRH$0_0$0({1}SC:U),Z,0,0)({47}S:S$AWCRL$0_0$0({1}SC:U),Z,0,0)]
S:G$AWU_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_LSICalibrationConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_IdleModeEnable$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$BEEP_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_LSICalibrationConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_HSECmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_HSICmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_LSICmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_CCOCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ClockSwitchCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_FastHaltWakeUpCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SlowActiveHaltWakeUpCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_PeripheralClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ClockSwitchConfig$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_HSIPrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_CCOConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SYSCLKConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SWIMConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ClockSecuritySystemEnable$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SYSCLKEmergencyClear$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_AdjustHSICalibrationValue$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_GetClockFreq$0_0$0({2}DF,SL:U),C,0,0
S:G$CLK_GetSYSCLKSource$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_SetExtIntSensitivity$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_SetTLISensitivity$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_GetExtIntSensitivity$0_0$0({2}DF,SC:U),C,0,0
S:G$EXTI_GetTLISensitivity$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_Unlock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_Lock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_EraseByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ProgramByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ReadByte$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_ProgramWord$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ReadOptionByte$0_0$0({2}DF,SI:U),C,0,0
S:G$FLASH_ProgramOptionByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_EraseOptionByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_SetLowPowerMode$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_SetProgrammingTime$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_GetLowPowerMode$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_GetProgrammingTime$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_GetBootSize$0_0$0({2}DF,SL:U),C,0,0
S:G$FLASH_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_EraseBlock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ProgramBlock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_WaitForLastOperation$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_Write$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_WriteHigh$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_WriteLow$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_WriteReverse$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_ReadInputData$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_ReadOutputData$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_ReadInputPin$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_ExternalPullUpConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GeneralCallCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GenerateSTART$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GenerateSTOP$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_SoftwareResetCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_StretchClockCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_AcknowledgeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_FastModeDutyCycleConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_ReceiveData$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_Send7bitAddress$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_SendData$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_CheckEvent$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_GetLastEvent$0_0$0({2}DF,SI:U),C,0,0
S:G$I2C_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$ITC_GetCPUCC$0_0$0({2}DF,SC:U),C,0,0
S:G$ITC_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$ITC_GetSoftIntStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ITC_SetSoftwarePriority$0_0$0({2}DF,SV:S),C,0,0
S:G$ITC_GetSoftwarePriority$0_0$0({2}DF,SC:U),C,0,0
S:G$IWDG_WriteAccessCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_SetPrescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_SetReload$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_ReloadCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_Enable$0_0$0({2}DF,SV:S),C,0,0
S:G$RST_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$RST_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_SendData$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_ReceiveData$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_NSSInternalSoftwareCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_TransmitCRC$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_CalculateCRCCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetCRC$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_ResetCRC$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetCRCPolynomial$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_BiDirectionalLineConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC4Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_BDTRConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ICInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_PWMIConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CtrlPWMOutputs$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_InternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ETRClockMode1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ETRClockMode2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ETRConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_TIxExternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectInputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectHallSensor$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectOutputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectMasterSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_EncoderInterfaceConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CounterModeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC3Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC4Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectCOM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CCPreloadControl$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC4PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC4FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1NPolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2NPolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3NPolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC4PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CCxCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CCxNCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectOCxM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare1$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare2$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare3$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare4$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC1Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC2Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC3Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC4Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GetCapture1$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCapture2$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCapture3$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCapture4$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCounter$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetPrescaler$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM1_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM1_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC1Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC2Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC3Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ICInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_PWMIConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_InternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ForcedOC1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ForcedOC2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ForcedOC3Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_CCPreloadControl$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC1PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC2PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC3PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC1PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC2PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC3PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_CCxCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SelectOCxM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCompare1$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCompare2$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCompare3$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetIC1Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetIC2Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetIC3Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GetCapture1$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetCapture2$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetCapture3$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetCounter$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetPrescaler$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM2_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM2_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM2_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC1Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC2Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ICInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_PWMIConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_InternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ForcedOC1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ForcedOC2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_CCPreloadControl$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC1PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC2PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC1PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC2PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_CCxCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SelectOCxM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetCompare1$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetCompare2$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetIC1Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetIC2Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_GetCapture1$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM3_GetCapture2$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM3_GetCounter$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM3_GetPrescaler$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM3_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM3_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM3_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_GetCounter$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_GetPrescaler$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_HalfDuplexCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_IrDAConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_IrDACmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_LINBreakDetectionConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_LINConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_LINCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SmartCardCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SmartCardNACKCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_WakeUpConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_ReceiverWakeUpCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_ReceiveData8$0_0$0({2}DF,SC:U),C,0,0
S:G$UART2_ReceiveData9$0_0$0({2}DF,SI:U),C,0,0
S:G$UART2_SendData8$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SendData9$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SendBreak$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SetAddress$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SetGuardTime$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SetPrescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$UART2_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$UART2_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_GetCounter$0_0$0({2}DF,SC:U),C,0,0
S:G$WWDG_SWReset$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_SetWindowValue$0_0$0({2}DF,SV:S),C,0,0
M:stm8s_flash
F:G$FLASH_Unlock$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_flash.FLASH_Unlock$FLASH_MemType$1_0$345({1}SC:U),B,1,2
F:G$FLASH_Lock$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_flash.FLASH_Lock$FLASH_MemType$1_0$349({1}SC:U),B,1,2
F:G$FLASH_DeInit$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
F:G$FLASH_ITConfig$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_flash.FLASH_ITConfig$NewState$1_0$353({1}SC:U),B,1,2
F:G$FLASH_EraseByte$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_flash.FLASH_EraseByte$Address$1_0$357({4}SL:U),B,1,2
F:G$FLASH_ProgramByte$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_flash.FLASH_ProgramByte$Address$1_0$359({4}SL:U),B,1,2
S:Lstm8s_flash.FLASH_ProgramByte$Data$1_0$359({1}SC:U),B,1,6
F:G$FLASH_ReadByte$0_0$0({2}DF,SC:U),Z,0,0,0,0,0
S:Lstm8s_flash.FLASH_ReadByte$Address$1_0$361({4}SL:U),B,1,2
F:G$FLASH_ProgramWord$0_0$0({2}DF,SV:S),Z,0,-2,0,0,0
S:Lstm8s_flash.FLASH_ProgramWord$Address$1_0$363({4}SL:U),B,1,2
S:Lstm8s_flash.FLASH_ProgramWord$Data$1_0$363({4}SL:U),B,1,6
S:Lstm8s_flash.FLASH_ProgramWord$sloc0$0_1$0({2}DD,SL:U),B,1,-4
S:Lstm8s_flash.FLASH_ProgramWord$sloc1$0_1$0({2}DG,SC:U),B,1,-2
S:Lstm8s_flash.FLASH_ProgramWord$sloc2$0_1$0({2}DG,SC:U),B,1,-2
F:G$FLASH_ProgramOptionByte$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_flash.FLASH_ProgramOptionByte$Address$1_0$365({2}SI:U),B,1,2
S:Lstm8s_flash.FLASH_ProgramOptionByte$Data$1_0$365({1}SC:U),B,1,4
F:G$FLASH_EraseOptionByte$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_flash.FLASH_EraseOptionByte$Address$1_0$369({2}SI:U),B,1,2
F:G$FLASH_ReadOptionByte$0_0$0({2}DF,SI:U),Z,0,-3,0,0,0
S:Lstm8s_flash.FLASH_ReadOptionByte$Address$1_0$373({2}SI:U),B,1,2
S:Lstm8s_flash.FLASH_ReadOptionByte$value_optbyte$1_0$374({1}SC:U),R,0,0,[yl]
S:Lstm8s_flash.FLASH_ReadOptionByte$value_optbyte_complement$1_0$374({1}SC:U),R,0,0,[a]
S:Lstm8s_flash.FLASH_ReadOptionByte$res_value$1_0$374({2}SI:U),R,0,0,[xl,yl]
S:Lstm8s_flash.FLASH_ReadOptionByte$sloc0$0_1$0({1}SC:U),B,1,-1
S:Lstm8s_flash.FLASH_ReadOptionByte$sloc1$0_1$0({2}SI:U),B,1,-2
S:Lstm8s_flash.FLASH_ReadOptionByte$sloc2$0_1$0({2}SI:U),B,1,-2
F:G$FLASH_SetLowPowerMode$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_flash.FLASH_SetLowPowerMode$FLASH_LPMode$1_0$379({1}SC:U),B,1,2
F:G$FLASH_SetProgrammingTime$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_flash.FLASH_SetProgrammingTime$FLASH_ProgTime$1_0$381({1}SC:U),B,1,2
F:G$FLASH_GetLowPowerMode$0_0$0({2}DF,SC:U),Z,0,0,0,0,0
F:G$FLASH_GetProgrammingTime$0_0$0({2}DF,SC:U),Z,0,0,0,0,0
F:G$FLASH_GetBootSize$0_0$0({2}DF,SL:U),Z,0,0,0,0,0
S:Lstm8s_flash.FLASH_GetBootSize$temp$1_0$388({4}SL:U),R,0,0,[yl,yh,xl,xh]
S:Lstm8s_flash.FLASH_GetBootSize$sloc0$0_1$0({4}SL:U),B,1,-4
F:G$FLASH_GetFlagStatus$0_0$0({2}DF,SC:U),Z,0,0,0,0,0
S:Lstm8s_flash.FLASH_GetFlagStatus$FLASH_FLAG$1_0$390({1}SC:U),B,1,2
S:Lstm8s_flash.FLASH_GetFlagStatus$status$1_0$391({1}SC:U),R,0,0,[a]
F:G$FLASH_WaitForLastOperation$0_0$0({2}DF,SC:U),Z,0,0,0,0,0
S:Lstm8s_flash.FLASH_WaitForLastOperation$FLASH_MemType$1_0$394({1}SC:U),B,1,2
S:Lstm8s_flash.FLASH_WaitForLastOperation$flagstatus$1_0$395({1}SC:U),R,0,0,[a]
S:Lstm8s_flash.FLASH_WaitForLastOperation$timeout$1_0$395({2}SI:U),R,0,0,[xl,xh]
F:G$FLASH_EraseBlock$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lstm8s_flash.FLASH_EraseBlock$BlockNum$1_0$401({2}SI:U),B,1,2
S:Lstm8s_flash.FLASH_EraseBlock$FLASH_MemType$1_0$401({1}SC:U),B,1,4
S:Lstm8s_flash.FLASH_EraseBlock$startaddress$1_0$402({4}SL:U),B,1,-6
S:Lstm8s_flash.FLASH_EraseBlock$pwFlash$1_0$402({2}DG,SL:U),R,0,0,[xl,xh]
S:Lstm8s_flash.FLASH_EraseBlock$sloc0$0_1$0({4}SL:U),B,1,-6
S:Lstm8s_flash.FLASH_EraseBlock$sloc1$0_1$0({2}SI:U),B,1,-2
F:G$FLASH_ProgramBlock$0_0$0({2}DF,SV:S),Z,0,-8,0,0,0
S:Lstm8s_flash.FLASH_ProgramBlock$BlockNum$1_0$405({2}SI:U),B,1,2
S:Lstm8s_flash.FLASH_ProgramBlock$FLASH_MemType$1_0$405({1}SC:U),B,1,4
S:Lstm8s_flash.FLASH_ProgramBlock$FLASH_ProgMode$1_0$405({1}SC:U),B,1,5
S:Lstm8s_flash.FLASH_ProgramBlock$Buffer$1_0$405({2}DG,SC:U),B,1,6
S:Lstm8s_flash.FLASH_ProgramBlock$Count$1_0$406({2}SI:U),B,1,-2
S:Lstm8s_flash.FLASH_ProgramBlock$startaddress$1_0$406({4}SL:U),B,1,-8
S:Lstm8s_flash.FLASH_ProgramBlock$sloc0$0_1$0({4}SL:U),B,1,-8
S:Lstm8s_flash.FLASH_ProgramBlock$sloc1$0_1$0({4}SL:U),B,1,-4
S:Lstm8s_flash.FLASH_ProgramBlock$sloc2$0_1$0({4}SL:U),B,1,-8
S:Lstm8s_flash.FLASH_ProgramBlock$sloc3$0_1$0({2}SI:U),B,1,-2
S:Lstm8s_flash.FLASH_ProgramBlock$sloc4$0_1$0({2}DG,SC:U),B,1,-4
T:Fstm8s_flash$TIM1_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$SMCR$0_0$0({1}SC:U),Z,0,0)({3}S:S$ETR$0_0$0({1}SC:U),Z,0,0)({4}S:S$IER$0_0$0({1}SC:U),Z,0,0)({5}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({6}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({7}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({8}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({10}S:S$CCMR3$0_0$0({1}SC:U),Z,0,0)({11}S:S$CCMR4$0_0$0({1}SC:U),Z,0,0)({12}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({13}S:S$CCER2$0_0$0({1}SC:U),Z,0,0)({14}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({15}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({16}S:S$PSCRH$0_0$0({1}SC:U),Z,0,0)({17}S:S$PSCRL$0_0$0({1}SC:U),Z,0,0)({18}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({19}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({20}S:S$RCR$0_0$0({1}SC:U),Z,0,0)({21}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({22}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({23}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({24}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)({25}S:S$CCR3H$0_0$0({1}SC:U),Z,0,0)({26}S:S$CCR3L$0_0$0({1}SC:U),Z,0,0)({27}S:S$CCR4H$0_0$0({1}SC:U),Z,0,0)({28}S:S$CCR4L$0_0$0({1}SC:U),Z,0,0)({29}S:S$BKR$0_0$0({1}SC:U),Z,0,0)({30}S:S$DTR$0_0$0({1}SC:U),Z,0,0)({31}S:S$OISR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_flash$TIM2_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$IER$0_0$0({1}SC:U),Z,0,0)({2}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({5}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({6}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({7}S:S$CCMR3$0_0$0({1}SC:U),Z,0,0)({8}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCER2$0_0$0({1}SC:U),Z,0,0)({10}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({11}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({12}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({13}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({14}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({15}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({16}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({17}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({18}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)({19}S:S$CCR3H$0_0$0({1}SC:U),Z,0,0)({20}S:S$CCR3L$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_flash$BEEP_struct[({0}S:S$CSR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_flash$TIM3_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$IER$0_0$0({1}SC:U),Z,0,0)({2}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({5}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({6}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({7}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({8}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({9}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({10}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({11}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({12}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({13}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({14}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({15}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({16}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_flash$TIM4_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$IER$0_0$0({1}SC:U),Z,0,0)({2}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({4}S:S$CNTR$0_0$0({1}SC:U),Z,0,0)({5}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({6}S:S$ARR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_flash$TIM5_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$SMCR$0_0$0({1}SC:U),Z,0,0)({3}S:S$IER$0_0$0({1}SC:U),Z,0,0)({4}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({7}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({8}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCMR3$0_0$0({1}SC:U),Z,0,0)({10}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({11}S:S$CCER2$0_0$0({1}SC:U),Z,0,0)({12}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({13}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({14}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({15}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({16}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({17}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({18}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({19}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({20}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)({21}S:S$CCR3H$0_0$0({1}SC:U),Z,0,0)({22}S:S$CCR3L$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_flash$TIM6_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$SMCR$0_0$0({1}SC:U),Z,0,0)({3}S:S$IER$0_0$0({1}SC:U),Z,0,0)({4}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({6}S:S$CNTR$0_0$0({1}SC:U),Z,0,0)({7}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({8}S:S$ARR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_flash$IWDG_struct[({0}S:S$KR$0_0$0({1}SC:U),Z,0,0)({1}S:S$PR$0_0$0({1}SC:U),Z,0,0)({2}S:S$RLR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_flash$GPIO_struct[({0}S:S$ODR$0_0$0({1}SC:U),Z,0,0)({1}S:S$IDR$0_0$0({1}SC:U),Z,0,0)({2}S:S$DDR$0_0$0({1}SC:U),Z,0,0)({3}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR2$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_flash$WWDG_struct[({0}S:S$CR$0_0$0({1}SC:U),Z,0,0)({1}S:S$WR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_flash$__00000000[({0}S:S$MCR$0_0$0({1}SC:U),Z,0,0)({1}S:S$MSR$0_0$0({1}SC:U),Z,0,0)({2}S:S$TSR$0_0$0({1}SC:U),Z,0,0)({3}S:S$TPR$0_0$0({1}SC:U),Z,0,0)({4}S:S$RFR$0_0$0({1}SC:U),Z,0,0)({5}S:S$IER$0_0$0({1}SC:U),Z,0,0)({6}S:S$DGR$0_0$0({1}SC:U),Z,0,0)({7}S:S$PSR$0_0$0({1}SC:U),Z,0,0)({8}S:S$Page$0_0$0({16}ST__00000001:S),Z,0,0)]
T:Fstm8s_flash$EXTI_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_flash$__00000001[({0}S:S$TxMailbox$0_0$0({16}ST__00000002:S),Z,0,0)({0}S:S$Filter$0_0$0({16}ST__00000003:S),Z,0,0)({0}S:S$Filter01$0_0$0({16}ST__00000004:S),Z,0,0)({0}S:S$Filter23$0_0$0({16}ST__00000005:S),Z,0,0)({0}S:S$Filter45$0_0$0({16}ST__00000006:S),Z,0,0)({0}S:S$Config$0_0$0({16}ST__00000007:S),Z,0,0)({0}S:S$RxFIFO$0_0$0({16}ST__00000008:S),Z,0,0)]
T:Fstm8s_flash$__00000002[({0}S:S$MCSR$0_0$0({1}SC:U),Z,0,0)({1}S:S$MDLCR$0_0$0({1}SC:U),Z,0,0)({2}S:S$MIDR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$MIDR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$MIDR3$0_0$0({1}SC:U),Z,0,0)({5}S:S$MIDR4$0_0$0({1}SC:U),Z,0,0)({6}S:S$MDAR1$0_0$0({1}SC:U),Z,0,0)({7}S:S$MDAR2$0_0$0({1}SC:U),Z,0,0)({8}S:S$MDAR3$0_0$0({1}SC:U),Z,0,0)({9}S:S$MDAR4$0_0$0({1}SC:U),Z,0,0)({10}S:S$MDAR5$0_0$0({1}SC:U),Z,0,0)({11}S:S$MDAR6$0_0$0({1}SC:U),Z,0,0)({12}S:S$MDAR7$0_0$0({1}SC:U),Z,0,0)({13}S:S$MDAR8$0_0$0({1}SC:U),Z,0,0)({14}S:S$MTSRL$0_0$0({1}SC:U),Z,0,0)({15}S:S$MTSRH$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_flash$__00000003[({0}S:S$FR01$0_0$0({1}SC:U),Z,0,0)({1}S:S$FR02$0_0$0({1}SC:U),Z,0,0)({2}S:S$FR03$0_0$0({1}SC:U),Z,0,0)({3}S:S$FR04$0_0$0({1}SC:U),Z,0,0)({4}S:S$FR05$0_0$0({1}SC:U),Z,0,0)({5}S:S$FR06$0_0$0({1}SC:U),Z,0,0)({6}S:S$FR07$0_0$0({1}SC:U),Z,0,0)({7}S:S$FR08$0_0$0({1}SC:U),Z,0,0)({8}S:S$FR09$0_0$0({1}SC:U),Z,0,0)({9}S:S$FR10$0_0$0({1}SC:U),Z,0,0)({10}S:S$FR11$0_0$0({1}SC:U),Z,0,0)({11}S:S$FR12$0_0$0({1}SC:U),Z,0,0)({12}S:S$FR13$0_0$0({1}SC:U),Z,0,0)({13}S:S$FR14$0_0$0({1}SC:U),Z,0,0)({14}S:S$FR15$0_0$0({1}SC:U),Z,0,0)({15}S:S$FR16$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_flash$__00000004[({0}S:S$F0R1$0_0$0({1}SC:U),Z,0,0)({1}S:S$F0R2$0_0$0({1}SC:U),Z,0,0)({2}S:S$F0R3$0_0$0({1}SC:U),Z,0,0)({3}S:S$F0R4$0_0$0({1}SC:U),Z,0,0)({4}S:S$F0R5$0_0$0({1}SC:U),Z,0,0)({5}S:S$F0R6$0_0$0({1}SC:U),Z,0,0)({6}S:S$F0R7$0_0$0({1}SC:U),Z,0,0)({7}S:S$F0R8$0_0$0({1}SC:U),Z,0,0)({8}S:S$F1R1$0_0$0({1}SC:U),Z,0,0)({9}S:S$F1R2$0_0$0({1}SC:U),Z,0,0)({10}S:S$F1R3$0_0$0({1}SC:U),Z,0,0)({11}S:S$F1R4$0_0$0({1}SC:U),Z,0,0)({12}S:S$F1R5$0_0$0({1}SC:U),Z,0,0)({13}S:S$F1R6$0_0$0({1}SC:U),Z,0,0)({14}S:S$F1R7$0_0$0({1}SC:U),Z,0,0)({15}S:S$F1R8$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_flash$__00000005[({0}S:S$F2R1$0_0$0({1}SC:U),Z,0,0)({1}S:S$F2R2$0_0$0({1}SC:U),Z,0,0)({2}S:S$F2R3$0_0$0({1}SC:U),Z,0,0)({3}S:S$F2R4$0_0$0({1}SC:U),Z,0,0)({4}S:S$F2R5$0_0$0({1}SC:U),Z,0,0)({5}S:S$F2R6$0_0$0({1}SC:U),Z,0,0)({6}S:S$F2R7$0_0$0({1}SC:U),Z,0,0)({7}S:S$F2R8$0_0$0({1}SC:U),Z,0,0)({8}S:S$F3R1$0_0$0({1}SC:U),Z,0,0)({9}S:S$F3R2$0_0$0({1}SC:U),Z,0,0)({10}S:S$F3R3$0_0$0({1}SC:U),Z,0,0)({11}S:S$F3R4$0_0$0({1}SC:U),Z,0,0)({12}S:S$F3R5$0_0$0({1}SC:U),Z,0,0)({13}S:S$F3R6$0_0$0({1}SC:U),Z,0,0)({14}S:S$F3R7$0_0$0({1}SC:U),Z,0,0)({15}S:S$F3R8$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_flash$__00000006[({0}S:S$F4R1$0_0$0({1}SC:U),Z,0,0)({1}S:S$F4R2$0_0$0({1}SC:U),Z,0,0)({2}S:S$F4R3$0_0$0({1}SC:U),Z,0,0)({3}S:S$F4R4$0_0$0({1}SC:U),Z,0,0)({4}S:S$F4R5$0_0$0({1}SC:U),Z,0,0)({5}S:S$F4R6$0_0$0({1}SC:U),Z,0,0)({6}S:S$F4R7$0_0$0({1}SC:U),Z,0,0)({7}S:S$F4R8$0_0$0({1}SC:U),Z,0,0)({8}S:S$F5R1$0_0$0({1}SC:U),Z,0,0)({9}S:S$F5R2$0_0$0({1}SC:U),Z,0,0)({10}S:S$F5R3$0_0$0({1}SC:U),Z,0,0)({11}S:S$F5R4$0_0$0({1}SC:U),Z,0,0)({12}S:S$F5R5$0_0$0({1}SC:U),Z,0,0)({13}S:S$F5R6$0_0$0({1}SC:U),Z,0,0)({14}S:S$F5R7$0_0$0({1}SC:U),Z,0,0)({15}S:S$F5R8$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_flash$__00000007[({0}S:S$ESR$0_0$0({1}SC:U),Z,0,0)({1}S:S$EIER$0_0$0({1}SC:U),Z,0,0)({2}S:S$TECR$0_0$0({1}SC:U),Z,0,0)({3}S:S$RECR$0_0$0({1}SC:U),Z,0,0)({4}S:S$BTR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$BTR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$Reserved1$0_0$0({2}DA2d,SC:U),Z,0,0)({8}S:S$FMR1$0_0$0({1}SC:U),Z,0,0)({9}S:S$FMR2$0_0$0({1}SC:U),Z,0,0)({10}S:S$FCR1$0_0$0({1}SC:U),Z,0,0)({11}S:S$FCR2$0_0$0({1}SC:U),Z,0,0)({12}S:S$FCR3$0_0$0({1}SC:U),Z,0,0)({13}S:S$Reserved2$0_0$0({3}DA3d,SC:U),Z,0,0)]
T:Fstm8s_flash$__00000008[({0}S:S$MFMI$0_0$0({1}SC:U),Z,0,0)({1}S:S$MDLCR$0_0$0({1}SC:U),Z,0,0)({2}S:S$MIDR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$MIDR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$MIDR3$0_0$0({1}SC:U),Z,0,0)({5}S:S$MIDR4$0_0$0({1}SC:U),Z,0,0)({6}S:S$MDAR1$0_0$0({1}SC:U),Z,0,0)({7}S:S$MDAR2$0_0$0({1}SC:U),Z,0,0)({8}S:S$MDAR3$0_0$0({1}SC:U),Z,0,0)({9}S:S$MDAR4$0_0$0({1}SC:U),Z,0,0)({10}S:S$MDAR5$0_0$0({1}SC:U),Z,0,0)({11}S:S$MDAR6$0_0$0({1}SC:U),Z,0,0)({12}S:S$MDAR7$0_0$0({1}SC:U),Z,0,0)({13}S:S$MDAR8$0_0$0({1}SC:U),Z,0,0)({14}S:S$MTSRL$0_0$0({1}SC:U),Z,0,0)({15}S:S$MTSRH$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_flash$UART1_struct[({0}S:S$SR$0_0$0({1}SC:U),Z,0,0)({1}S:S$DR$0_0$0({1}SC:U),Z,0,0)({2}S:S$BRR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$BRR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({7}S:S$CR4$0_0$0({1}SC:U),Z,0,0)({8}S:S$CR5$0_0$0({1}SC:U),Z,0,0)({9}S:S$GTR$0_0$0({1}SC:U),Z,0,0)({10}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_flash$UART2_struct[({0}S:S$SR$0_0$0({1}SC:U),Z,0,0)({1}S:S$DR$0_0$0({1}SC:U),Z,0,0)({2}S:S$BRR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$BRR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({7}S:S$CR4$0_0$0({1}SC:U),Z,0,0)({8}S:S$CR5$0_0$0({1}SC:U),Z,0,0)({9}S:S$CR6$0_0$0({1}SC:U),Z,0,0)({10}S:S$GTR$0_0$0({1}SC:U),Z,0,0)({11}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_flash$FLASH_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$NCR2$0_0$0({1}SC:U),Z,0,0)({3}S:S$FPR$0_0$0({1}SC:U),Z,0,0)({4}S:S$NFPR$0_0$0({1}SC:U),Z,0,0)({5}S:S$IAPSR$0_0$0({1}SC:U),Z,0,0)({6}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({7}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)({8}S:S$PUKR$0_0$0({1}SC:U),Z,0,0)({9}S:S$RESERVED3$0_0$0({1}SC:U),Z,0,0)({10}S:S$DUKR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_flash$UART3_struct[({0}S:S$SR$0_0$0({1}SC:U),Z,0,0)({1}S:S$DR$0_0$0({1}SC:U),Z,0,0)({2}S:S$BRR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$BRR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({7}S:S$CR4$0_0$0({1}SC:U),Z,0,0)({8}S:S$RESERVED$0_0$0({1}SC:U),Z,0,0)({9}S:S$CR6$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_flash$I2C_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$FREQR$0_0$0({1}SC:U),Z,0,0)({3}S:S$OARL$0_0$0({1}SC:U),Z,0,0)({4}S:S$OARH$0_0$0({1}SC:U),Z,0,0)({5}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({6}S:S$DR$0_0$0({1}SC:U),Z,0,0)({7}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({8}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({9}S:S$SR3$0_0$0({1}SC:U),Z,0,0)({10}S:S$ITR$0_0$0({1}SC:U),Z,0,0)({11}S:S$CCRL$0_0$0({1}SC:U),Z,0,0)({12}S:S$CCRH$0_0$0({1}SC:U),Z,0,0)({13}S:S$TRISER$0_0$0({1}SC:U),Z,0,0)({14}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_flash$CFG_struct[({0}S:S$GCR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_flash$CLK_struct[({0}S:S$ICKR$0_0$0({1}SC:U),Z,0,0)({1}S:S$ECKR$0_0$0({1}SC:U),Z,0,0)({2}S:S$RESERVED$0_0$0({1}SC:U),Z,0,0)({3}S:S$CMSR$0_0$0({1}SC:U),Z,0,0)({4}S:S$SWR$0_0$0({1}SC:U),Z,0,0)({5}S:S$SWCR$0_0$0({1}SC:U),Z,0,0)({6}S:S$CKDIVR$0_0$0({1}SC:U),Z,0,0)({7}S:S$PCKENR1$0_0$0({1}SC:U),Z,0,0)({8}S:S$CSSR$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCOR$0_0$0({1}SC:U),Z,0,0)({10}S:S$PCKENR2$0_0$0({1}SC:U),Z,0,0)({11}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({12}S:S$HSITRIMR$0_0$0({1}SC:U),Z,0,0)({13}S:S$SWIMCCR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_flash$ITC_struct[({0}S:S$ISPR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$ISPR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$ISPR3$0_0$0({1}SC:U),Z,0,0)({3}S:S$ISPR4$0_0$0({1}SC:U),Z,0,0)({4}S:S$ISPR5$0_0$0({1}SC:U),Z,0,0)({5}S:S$ISPR6$0_0$0({1}SC:U),Z,0,0)({6}S:S$ISPR7$0_0$0({1}SC:U),Z,0,0)({7}S:S$ISPR8$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_flash$SPI_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$ICR$0_0$0({1}SC:U),Z,0,0)({3}S:S$SR$0_0$0({1}SC:U),Z,0,0)({4}S:S$DR$0_0$0({1}SC:U),Z,0,0)({5}S:S$CRCPR$0_0$0({1}SC:U),Z,0,0)({6}S:S$RXCRCR$0_0$0({1}SC:U),Z,0,0)({7}S:S$TXCRCR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_flash$AWU_struct[({0}S:S$CSR$0_0$0({1}SC:U),Z,0,0)({1}S:S$APR$0_0$0({1}SC:U),Z,0,0)({2}S:S$TBR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_flash$OPT_struct[({0}S:S$OPT0$0_0$0({1}SC:U),Z,0,0)({1}S:S$OPT1$0_0$0({1}SC:U),Z,0,0)({2}S:S$NOPT1$0_0$0({1}SC:U),Z,0,0)({3}S:S$OPT2$0_0$0({1}SC:U),Z,0,0)({4}S:S$NOPT2$0_0$0({1}SC:U),Z,0,0)({5}S:S$OPT3$0_0$0({1}SC:U),Z,0,0)({6}S:S$NOPT3$0_0$0({1}SC:U),Z,0,0)({7}S:S$OPT4$0_0$0({1}SC:U),Z,0,0)({8}S:S$NOPT4$0_0$0({1}SC:U),Z,0,0)({9}S:S$OPT5$0_0$0({1}SC:U),Z,0,0)({10}S:S$NOPT5$0_0$0({1}SC:U),Z,0,0)({11}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({12}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)({13}S:S$OPT7$0_0$0({1}SC:U),Z,0,0)({14}S:S$NOPT7$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_flash$RST_struct[({0}S:S$SR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_flash$ADC1_struct[({0}S:S$DB0RH$0_0$0({1}SC:U),Z,0,0)({1}S:S$DB0RL$0_0$0({1}SC:U),Z,0,0)({2}S:S$DB1RH$0_0$0({1}SC:U),Z,0,0)({3}S:S$DB1RL$0_0$0({1}SC:U),Z,0,0)({4}S:S$DB2RH$0_0$0({1}SC:U),Z,0,0)({5}S:S$DB2RL$0_0$0({1}SC:U),Z,0,0)({6}S:S$DB3RH$0_0$0({1}SC:U),Z,0,0)({7}S:S$DB3RL$0_0$0({1}SC:U),Z,0,0)({8}S:S$DB4RH$0_0$0({1}SC:U),Z,0,0)({9}S:S$DB4RL$0_0$0({1}SC:U),Z,0,0)({10}S:S$DB5RH$0_0$0({1}SC:U),Z,0,0)({11}S:S$DB5RL$0_0$0({1}SC:U),Z,0,0)({12}S:S$DB6RH$0_0$0({1}SC:U),Z,0,0)({13}S:S$DB6RL$0_0$0({1}SC:U),Z,0,0)({14}S:S$DB7RH$0_0$0({1}SC:U),Z,0,0)({15}S:S$DB7RL$0_0$0({1}SC:U),Z,0,0)({16}S:S$DB8RH$0_0$0({1}SC:U),Z,0,0)({17}S:S$DB8RL$0_0$0({1}SC:U),Z,0,0)({18}S:S$DB9RH$0_0$0({1}SC:U),Z,0,0)({19}S:S$DB9RL$0_0$0({1}SC:U),Z,0,0)({20}S:S$RESERVED$0_0$0({12}DA12d,SC:U),Z,0,0)({32}S:S$CSR$0_0$0({1}SC:U),Z,0,0)({33}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({34}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({35}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({36}S:S$DRH$0_0$0({1}SC:U),Z,0,0)({37}S:S$DRL$0_0$0({1}SC:U),Z,0,0)({38}S:S$TDRH$0_0$0({1}SC:U),Z,0,0)({39}S:S$TDRL$0_0$0({1}SC:U),Z,0,0)({40}S:S$HTRH$0_0$0({1}SC:U),Z,0,0)({41}S:S$HTRL$0_0$0({1}SC:U),Z,0,0)({42}S:S$LTRH$0_0$0({1}SC:U),Z,0,0)({43}S:S$LTRL$0_0$0({1}SC:U),Z,0,0)({44}S:S$AWSRH$0_0$0({1}SC:U),Z,0,0)({45}S:S$AWSRL$0_0$0({1}SC:U),Z,0,0)({46}S:S$AWCRH$0_0$0({1}SC:U),Z,0,0)({47}S:S$AWCRL$0_0$0({1}SC:U),Z,0,0)]
S:G$ADC1_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_ScanModeCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_DataBufferCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_SchmittTriggerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_ConversionConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_ExternalTriggerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_AWDChannelConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_StartConversion$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_GetConversionValue$0_0$0({2}DF,SI:U),C,0,0
S:G$ADC1_SetHighThreshold$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_SetLowThreshold$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_GetBufferValue$0_0$0({2}DF,SI:U),C,0,0
S:G$ADC1_GetAWDChannelStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ADC1_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ADC1_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ADC1_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_LSICalibrationConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_IdleModeEnable$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$BEEP_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_LSICalibrationConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_HSECmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_HSICmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_LSICmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_CCOCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ClockSwitchCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_FastHaltWakeUpCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SlowActiveHaltWakeUpCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_PeripheralClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ClockSwitchConfig$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_HSIPrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_CCOConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SYSCLKConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SWIMConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ClockSecuritySystemEnable$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SYSCLKEmergencyClear$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_AdjustHSICalibrationValue$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_GetClockFreq$0_0$0({2}DF,SL:U),C,0,0
S:G$CLK_GetSYSCLKSource$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_SetExtIntSensitivity$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_SetTLISensitivity$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_GetExtIntSensitivity$0_0$0({2}DF,SC:U),C,0,0
S:G$EXTI_GetTLISensitivity$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_Write$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_WriteHigh$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_WriteLow$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_WriteReverse$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_ReadInputData$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_ReadOutputData$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_ReadInputPin$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_ExternalPullUpConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GeneralCallCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GenerateSTART$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GenerateSTOP$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_SoftwareResetCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_StretchClockCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_AcknowledgeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_FastModeDutyCycleConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_ReceiveData$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_Send7bitAddress$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_SendData$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_CheckEvent$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_GetLastEvent$0_0$0({2}DF,SI:U),C,0,0
S:G$I2C_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$ITC_GetCPUCC$0_0$0({2}DF,SC:U),C,0,0
S:G$ITC_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$ITC_GetSoftIntStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ITC_SetSoftwarePriority$0_0$0({2}DF,SV:S),C,0,0
S:G$ITC_GetSoftwarePriority$0_0$0({2}DF,SC:U),C,0,0
S:G$IWDG_WriteAccessCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_SetPrescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_SetReload$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_ReloadCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_Enable$0_0$0({2}DF,SV:S),C,0,0
S:G$RST_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$RST_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_SendData$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_ReceiveData$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_NSSInternalSoftwareCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_TransmitCRC$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_CalculateCRCCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetCRC$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_ResetCRC$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetCRCPolynomial$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_BiDirectionalLineConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC4Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_BDTRConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ICInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_PWMIConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CtrlPWMOutputs$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_InternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ETRClockMode1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ETRClockMode2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ETRConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_TIxExternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectInputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectHallSensor$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectOutputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectMasterSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_EncoderInterfaceConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CounterModeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC3Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC4Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectCOM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CCPreloadControl$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC4PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC4FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1NPolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2NPolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3NPolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC4PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CCxCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CCxNCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectOCxM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare1$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare2$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare3$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare4$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC1Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC2Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC3Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC4Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GetCapture1$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCapture2$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCapture3$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCapture4$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCounter$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetPrescaler$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM1_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM1_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC1Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC2Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC3Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ICInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_PWMIConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_InternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ForcedOC1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ForcedOC2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ForcedOC3Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_CCPreloadControl$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC1PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC2PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC3PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC1PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC2PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC3PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_CCxCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SelectOCxM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCompare1$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCompare2$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCompare3$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetIC1Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetIC2Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetIC3Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GetCapture1$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetCapture2$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetCapture3$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetCounter$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetPrescaler$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM2_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM2_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM2_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC1Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC2Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ICInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_PWMIConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_InternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ForcedOC1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ForcedOC2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_CCPreloadControl$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC1PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC2PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC1PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC2PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_CCxCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SelectOCxM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetCompare1$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetCompare2$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetIC1Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetIC2Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_GetCapture1$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM3_GetCapture2$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM3_GetCounter$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM3_GetPrescaler$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM3_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM3_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM3_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_GetCounter$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_GetPrescaler$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_HalfDuplexCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_IrDAConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_IrDACmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_LINBreakDetectionConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_LINConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_LINCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SmartCardCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SmartCardNACKCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_WakeUpConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_ReceiverWakeUpCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_ReceiveData8$0_0$0({2}DF,SC:U),C,0,0
S:G$UART2_ReceiveData9$0_0$0({2}DF,SI:U),C,0,0
S:G$UART2_SendData8$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SendData9$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SendBreak$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SetAddress$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SetGuardTime$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SetPrescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$UART2_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$UART2_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_GetCounter$0_0$0({2}DF,SC:U),C,0,0
S:G$WWDG_SWReset$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_SetWindowValue$0_0$0({2}DF,SV:S),C,0,0
M:watchdog
F:G$watchdog_init$0_0$0({2}DF,SV:S),C,0,0,0,0,0
T:Fwatchdog$TIM1_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$SMCR$0_0$0({1}SC:U),Z,0,0)({3}S:S$ETR$0_0$0({1}SC:U),Z,0,0)({4}S:S$IER$0_0$0({1}SC:U),Z,0,0)({5}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({6}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({7}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({8}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({10}S:S$CCMR3$0_0$0({1}SC:U),Z,0,0)({11}S:S$CCMR4$0_0$0({1}SC:U),Z,0,0)({12}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({13}S:S$CCER2$0_0$0({1}SC:U),Z,0,0)({14}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({15}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({16}S:S$PSCRH$0_0$0({1}SC:U),Z,0,0)({17}S:S$PSCRL$0_0$0({1}SC:U),Z,0,0)({18}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({19}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({20}S:S$RCR$0_0$0({1}SC:U),Z,0,0)({21}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({22}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({23}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({24}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)({25}S:S$CCR3H$0_0$0({1}SC:U),Z,0,0)({26}S:S$CCR3L$0_0$0({1}SC:U),Z,0,0)({27}S:S$CCR4H$0_0$0({1}SC:U),Z,0,0)({28}S:S$CCR4L$0_0$0({1}SC:U),Z,0,0)({29}S:S$BKR$0_0$0({1}SC:U),Z,0,0)({30}S:S$DTR$0_0$0({1}SC:U),Z,0,0)({31}S:S$OISR$0_0$0({1}SC:U),Z,0,0)]
T:Fwatchdog$TIM2_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$IER$0_0$0({1}SC:U),Z,0,0)({2}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({5}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({6}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({7}S:S$CCMR3$0_0$0({1}SC:U),Z,0,0)({8}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCER2$0_0$0({1}SC:U),Z,0,0)({10}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({11}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({12}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({13}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({14}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({15}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({16}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({17}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({18}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)({19}S:S$CCR3H$0_0$0({1}SC:U),Z,0,0)({20}S:S$CCR3L$0_0$0({1}SC:U),Z,0,0)]
T:Fwatchdog$BEEP_struct[({0}S:S$CSR$0_0$0({1}SC:U),Z,0,0)]
T:Fwatchdog$TIM3_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$IER$0_0$0({1}SC:U),Z,0,0)({2}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({5}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({6}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({7}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({8}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({9}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({10}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({11}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({12}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({13}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({14}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({15}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({16}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)]
T:Fwatchdog$TIM4_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$IER$0_0$0({1}SC:U),Z,0,0)({2}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({4}S:S$CNTR$0_0$0({1}SC:U),Z,0,0)({5}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({6}S:S$ARR$0_0$0({1}SC:U),Z,0,0)]
T:Fwatchdog$TIM5_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$SMCR$0_0$0({1}SC:U),Z,0,0)({3}S:S$IER$0_0$0({1}SC:U),Z,0,0)({4}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({7}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({8}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCMR3$0_0$0({1}SC:U),Z,0,0)({10}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({11}S:S$CCER2$0_0$0({1}SC:U),Z,0,0)({12}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({13}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({14}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({15}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({16}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({17}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({18}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({19}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({20}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)({21}S:S$CCR3H$0_0$0({1}SC:U),Z,0,0)({22}S:S$CCR3L$0_0$0({1}SC:U),Z,0,0)]
T:Fwatchdog$TIM6_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$SMCR$0_0$0({1}SC:U),Z,0,0)({3}S:S$IER$0_0$0({1}SC:U),Z,0,0)({4}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({6}S:S$CNTR$0_0$0({1}SC:U),Z,0,0)({7}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({8}S:S$ARR$0_0$0({1}SC:U),Z,0,0)]
T:Fwatchdog$IWDG_struct[({0}S:S$KR$0_0$0({1}SC:U),Z,0,0)({1}S:S$PR$0_0$0({1}SC:U),Z,0,0)({2}S:S$RLR$0_0$0({1}SC:U),Z,0,0)]
T:Fwatchdog$GPIO_struct[({0}S:S$ODR$0_0$0({1}SC:U),Z,0,0)({1}S:S$IDR$0_0$0({1}SC:U),Z,0,0)({2}S:S$DDR$0_0$0({1}SC:U),Z,0,0)({3}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR2$0_0$0({1}SC:U),Z,0,0)]
T:Fwatchdog$WWDG_struct[({0}S:S$CR$0_0$0({1}SC:U),Z,0,0)({1}S:S$WR$0_0$0({1}SC:U),Z,0,0)]
T:Fwatchdog$__00000000[({0}S:S$MCR$0_0$0({1}SC:U),Z,0,0)({1}S:S$MSR$0_0$0({1}SC:U),Z,0,0)({2}S:S$TSR$0_0$0({1}SC:U),Z,0,0)({3}S:S$TPR$0_0$0({1}SC:U),Z,0,0)({4}S:S$RFR$0_0$0({1}SC:U),Z,0,0)({5}S:S$IER$0_0$0({1}SC:U),Z,0,0)({6}S:S$DGR$0_0$0({1}SC:U),Z,0,0)({7}S:S$PSR$0_0$0({1}SC:U),Z,0,0)({8}S:S$Page$0_0$0({16}ST__00000001:S),Z,0,0)]
T:Fwatchdog$EXTI_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)]
T:Fwatchdog$__00000001[({0}S:S$TxMailbox$0_0$0({16}ST__00000002:S),Z,0,0)({0}S:S$Filter$0_0$0({16}ST__00000003:S),Z,0,0)({0}S:S$Filter01$0_0$0({16}ST__00000004:S),Z,0,0)({0}S:S$Filter23$0_0$0({16}ST__00000005:S),Z,0,0)({0}S:S$Filter45$0_0$0({16}ST__00000006:S),Z,0,0)({0}S:S$Config$0_0$0({16}ST__00000007:S),Z,0,0)({0}S:S$RxFIFO$0_0$0({16}ST__00000008:S),Z,0,0)]
T:Fwatchdog$__00000002[({0}S:S$MCSR$0_0$0({1}SC:U),Z,0,0)({1}S:S$MDLCR$0_0$0({1}SC:U),Z,0,0)({2}S:S$MIDR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$MIDR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$MIDR3$0_0$0({1}SC:U),Z,0,0)({5}S:S$MIDR4$0_0$0({1}SC:U),Z,0,0)({6}S:S$MDAR1$0_0$0({1}SC:U),Z,0,0)({7}S:S$MDAR2$0_0$0({1}SC:U),Z,0,0)({8}S:S$MDAR3$0_0$0({1}SC:U),Z,0,0)({9}S:S$MDAR4$0_0$0({1}SC:U),Z,0,0)({10}S:S$MDAR5$0_0$0({1}SC:U),Z,0,0)({11}S:S$MDAR6$0_0$0({1}SC:U),Z,0,0)({12}S:S$MDAR7$0_0$0({1}SC:U),Z,0,0)({13}S:S$MDAR8$0_0$0({1}SC:U),Z,0,0)({14}S:S$MTSRL$0_0$0({1}SC:U),Z,0,0)({15}S:S$MTSRH$0_0$0({1}SC:U),Z,0,0)]
T:Fwatchdog$__00000003[({0}S:S$FR01$0_0$0({1}SC:U),Z,0,0)({1}S:S$FR02$0_0$0({1}SC:U),Z,0,0)({2}S:S$FR03$0_0$0({1}SC:U),Z,0,0)({3}S:S$FR04$0_0$0({1}SC:U),Z,0,0)({4}S:S$FR05$0_0$0({1}SC:U),Z,0,0)({5}S:S$FR06$0_0$0({1}SC:U),Z,0,0)({6}S:S$FR07$0_0$0({1}SC:U),Z,0,0)({7}S:S$FR08$0_0$0({1}SC:U),Z,0,0)({8}S:S$FR09$0_0$0({1}SC:U),Z,0,0)({9}S:S$FR10$0_0$0({1}SC:U),Z,0,0)({10}S:S$FR11$0_0$0({1}SC:U),Z,0,0)({11}S:S$FR12$0_0$0({1}SC:U),Z,0,0)({12}S:S$FR13$0_0$0({1}SC:U),Z,0,0)({13}S:S$FR14$0_0$0({1}SC:U),Z,0,0)({14}S:S$FR15$0_0$0({1}SC:U),Z,0,0)({15}S:S$FR16$0_0$0({1}SC:U),Z,0,0)]
T:Fwatchdog$__00000004[({0}S:S$F0R1$0_0$0({1}SC:U),Z,0,0)({1}S:S$F0R2$0_0$0({1}SC:U),Z,0,0)({2}S:S$F0R3$0_0$0({1}SC:U),Z,0,0)({3}S:S$F0R4$0_0$0({1}SC:U),Z,0,0)({4}S:S$F0R5$0_0$0({1}SC:U),Z,0,0)({5}S:S$F0R6$0_0$0({1}SC:U),Z,0,0)({6}S:S$F0R7$0_0$0({1}SC:U),Z,0,0)({7}S:S$F0R8$0_0$0({1}SC:U),Z,0,0)({8}S:S$F1R1$0_0$0({1}SC:U),Z,0,0)({9}S:S$F1R2$0_0$0({1}SC:U),Z,0,0)({10}S:S$F1R3$0_0$0({1}SC:U),Z,0,0)({11}S:S$F1R4$0_0$0({1}SC:U),Z,0,0)({12}S:S$F1R5$0_0$0({1}SC:U),Z,0,0)({13}S:S$F1R6$0_0$0({1}SC:U),Z,0,0)({14}S:S$F1R7$0_0$0({1}SC:U),Z,0,0)({15}S:S$F1R8$0_0$0({1}SC:U),Z,0,0)]
T:Fwatchdog$__00000005[({0}S:S$F2R1$0_0$0({1}SC:U),Z,0,0)({1}S:S$F2R2$0_0$0({1}SC:U),Z,0,0)({2}S:S$F2R3$0_0$0({1}SC:U),Z,0,0)({3}S:S$F2R4$0_0$0({1}SC:U),Z,0,0)({4}S:S$F2R5$0_0$0({1}SC:U),Z,0,0)({5}S:S$F2R6$0_0$0({1}SC:U),Z,0,0)({6}S:S$F2R7$0_0$0({1}SC:U),Z,0,0)({7}S:S$F2R8$0_0$0({1}SC:U),Z,0,0)({8}S:S$F3R1$0_0$0({1}SC:U),Z,0,0)({9}S:S$F3R2$0_0$0({1}SC:U),Z,0,0)({10}S:S$F3R3$0_0$0({1}SC:U),Z,0,0)({11}S:S$F3R4$0_0$0({1}SC:U),Z,0,0)({12}S:S$F3R5$0_0$0({1}SC:U),Z,0,0)({13}S:S$F3R6$0_0$0({1}SC:U),Z,0,0)({14}S:S$F3R7$0_0$0({1}SC:U),Z,0,0)({15}S:S$F3R8$0_0$0({1}SC:U),Z,0,0)]
T:Fwatchdog$__00000006[({0}S:S$F4R1$0_0$0({1}SC:U),Z,0,0)({1}S:S$F4R2$0_0$0({1}SC:U),Z,0,0)({2}S:S$F4R3$0_0$0({1}SC:U),Z,0,0)({3}S:S$F4R4$0_0$0({1}SC:U),Z,0,0)({4}S:S$F4R5$0_0$0({1}SC:U),Z,0,0)({5}S:S$F4R6$0_0$0({1}SC:U),Z,0,0)({6}S:S$F4R7$0_0$0({1}SC:U),Z,0,0)({7}S:S$F4R8$0_0$0({1}SC:U),Z,0,0)({8}S:S$F5R1$0_0$0({1}SC:U),Z,0,0)({9}S:S$F5R2$0_0$0({1}SC:U),Z,0,0)({10}S:S$F5R3$0_0$0({1}SC:U),Z,0,0)({11}S:S$F5R4$0_0$0({1}SC:U),Z,0,0)({12}S:S$F5R5$0_0$0({1}SC:U),Z,0,0)({13}S:S$F5R6$0_0$0({1}SC:U),Z,0,0)({14}S:S$F5R7$0_0$0({1}SC:U),Z,0,0)({15}S:S$F5R8$0_0$0({1}SC:U),Z,0,0)]
T:Fwatchdog$__00000007[({0}S:S$ESR$0_0$0({1}SC:U),Z,0,0)({1}S:S$EIER$0_0$0({1}SC:U),Z,0,0)({2}S:S$TECR$0_0$0({1}SC:U),Z,0,0)({3}S:S$RECR$0_0$0({1}SC:U),Z,0,0)({4}S:S$BTR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$BTR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$Reserved1$0_0$0({2}DA2d,SC:U),Z,0,0)({8}S:S$FMR1$0_0$0({1}SC:U),Z,0,0)({9}S:S$FMR2$0_0$0({1}SC:U),Z,0,0)({10}S:S$FCR1$0_0$0({1}SC:U),Z,0,0)({11}S:S$FCR2$0_0$0({1}SC:U),Z,0,0)({12}S:S$FCR3$0_0$0({1}SC:U),Z,0,0)({13}S:S$Reserved2$0_0$0({3}DA3d,SC:U),Z,0,0)]
T:Fwatchdog$__00000008[({0}S:S$MFMI$0_0$0({1}SC:U),Z,0,0)({1}S:S$MDLCR$0_0$0({1}SC:U),Z,0,0)({2}S:S$MIDR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$MIDR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$MIDR3$0_0$0({1}SC:U),Z,0,0)({5}S:S$MIDR4$0_0$0({1}SC:U),Z,0,0)({6}S:S$MDAR1$0_0$0({1}SC:U),Z,0,0)({7}S:S$MDAR2$0_0$0({1}SC:U),Z,0,0)({8}S:S$MDAR3$0_0$0({1}SC:U),Z,0,0)({9}S:S$MDAR4$0_0$0({1}SC:U),Z,0,0)({10}S:S$MDAR5$0_0$0({1}SC:U),Z,0,0)({11}S:S$MDAR6$0_0$0({1}SC:U),Z,0,0)({12}S:S$MDAR7$0_0$0({1}SC:U),Z,0,0)({13}S:S$MDAR8$0_0$0({1}SC:U),Z,0,0)({14}S:S$MTSRL$0_0$0({1}SC:U),Z,0,0)({15}S:S$MTSRH$0_0$0({1}SC:U),Z,0,0)]
T:Fwatchdog$UART1_struct[({0}S:S$SR$0_0$0({1}SC:U),Z,0,0)({1}S:S$DR$0_0$0({1}SC:U),Z,0,0)({2}S:S$BRR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$BRR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({7}S:S$CR4$0_0$0({1}SC:U),Z,0,0)({8}S:S$CR5$0_0$0({1}SC:U),Z,0,0)({9}S:S$GTR$0_0$0({1}SC:U),Z,0,0)({10}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)]
T:Fwatchdog$UART2_struct[({0}S:S$SR$0_0$0({1}SC:U),Z,0,0)({1}S:S$DR$0_0$0({1}SC:U),Z,0,0)({2}S:S$BRR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$BRR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({7}S:S$CR4$0_0$0({1}SC:U),Z,0,0)({8}S:S$CR5$0_0$0({1}SC:U),Z,0,0)({9}S:S$CR6$0_0$0({1}SC:U),Z,0,0)({10}S:S$GTR$0_0$0({1}SC:U),Z,0,0)({11}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)]
T:Fwatchdog$FLASH_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$NCR2$0_0$0({1}SC:U),Z,0,0)({3}S:S$FPR$0_0$0({1}SC:U),Z,0,0)({4}S:S$NFPR$0_0$0({1}SC:U),Z,0,0)({5}S:S$IAPSR$0_0$0({1}SC:U),Z,0,0)({6}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({7}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)({8}S:S$PUKR$0_0$0({1}SC:U),Z,0,0)({9}S:S$RESERVED3$0_0$0({1}SC:U),Z,0,0)({10}S:S$DUKR$0_0$0({1}SC:U),Z,0,0)]
T:Fwatchdog$UART3_struct[({0}S:S$SR$0_0$0({1}SC:U),Z,0,0)({1}S:S$DR$0_0$0({1}SC:U),Z,0,0)({2}S:S$BRR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$BRR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({7}S:S$CR4$0_0$0({1}SC:U),Z,0,0)({8}S:S$RESERVED$0_0$0({1}SC:U),Z,0,0)({9}S:S$CR6$0_0$0({1}SC:U),Z,0,0)]
T:Fwatchdog$I2C_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$FREQR$0_0$0({1}SC:U),Z,0,0)({3}S:S$OARL$0_0$0({1}SC:U),Z,0,0)({4}S:S$OARH$0_0$0({1}SC:U),Z,0,0)({5}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({6}S:S$DR$0_0$0({1}SC:U),Z,0,0)({7}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({8}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({9}S:S$SR3$0_0$0({1}SC:U),Z,0,0)({10}S:S$ITR$0_0$0({1}SC:U),Z,0,0)({11}S:S$CCRL$0_0$0({1}SC:U),Z,0,0)({12}S:S$CCRH$0_0$0({1}SC:U),Z,0,0)({13}S:S$TRISER$0_0$0({1}SC:U),Z,0,0)({14}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)]
T:Fwatchdog$CFG_struct[({0}S:S$GCR$0_0$0({1}SC:U),Z,0,0)]
T:Fwatchdog$CLK_struct[({0}S:S$ICKR$0_0$0({1}SC:U),Z,0,0)({1}S:S$ECKR$0_0$0({1}SC:U),Z,0,0)({2}S:S$RESERVED$0_0$0({1}SC:U),Z,0,0)({3}S:S$CMSR$0_0$0({1}SC:U),Z,0,0)({4}S:S$SWR$0_0$0({1}SC:U),Z,0,0)({5}S:S$SWCR$0_0$0({1}SC:U),Z,0,0)({6}S:S$CKDIVR$0_0$0({1}SC:U),Z,0,0)({7}S:S$PCKENR1$0_0$0({1}SC:U),Z,0,0)({8}S:S$CSSR$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCOR$0_0$0({1}SC:U),Z,0,0)({10}S:S$PCKENR2$0_0$0({1}SC:U),Z,0,0)({11}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({12}S:S$HSITRIMR$0_0$0({1}SC:U),Z,0,0)({13}S:S$SWIMCCR$0_0$0({1}SC:U),Z,0,0)]
T:Fwatchdog$ITC_struct[({0}S:S$ISPR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$ISPR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$ISPR3$0_0$0({1}SC:U),Z,0,0)({3}S:S$ISPR4$0_0$0({1}SC:U),Z,0,0)({4}S:S$ISPR5$0_0$0({1}SC:U),Z,0,0)({5}S:S$ISPR6$0_0$0({1}SC:U),Z,0,0)({6}S:S$ISPR7$0_0$0({1}SC:U),Z,0,0)({7}S:S$ISPR8$0_0$0({1}SC:U),Z,0,0)]
T:Fwatchdog$SPI_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$ICR$0_0$0({1}SC:U),Z,0,0)({3}S:S$SR$0_0$0({1}SC:U),Z,0,0)({4}S:S$DR$0_0$0({1}SC:U),Z,0,0)({5}S:S$CRCPR$0_0$0({1}SC:U),Z,0,0)({6}S:S$RXCRCR$0_0$0({1}SC:U),Z,0,0)({7}S:S$TXCRCR$0_0$0({1}SC:U),Z,0,0)]
T:Fwatchdog$AWU_struct[({0}S:S$CSR$0_0$0({1}SC:U),Z,0,0)({1}S:S$APR$0_0$0({1}SC:U),Z,0,0)({2}S:S$TBR$0_0$0({1}SC:U),Z,0,0)]
T:Fwatchdog$OPT_struct[({0}S:S$OPT0$0_0$0({1}SC:U),Z,0,0)({1}S:S$OPT1$0_0$0({1}SC:U),Z,0,0)({2}S:S$NOPT1$0_0$0({1}SC:U),Z,0,0)({3}S:S$OPT2$0_0$0({1}SC:U),Z,0,0)({4}S:S$NOPT2$0_0$0({1}SC:U),Z,0,0)({5}S:S$OPT3$0_0$0({1}SC:U),Z,0,0)({6}S:S$NOPT3$0_0$0({1}SC:U),Z,0,0)({7}S:S$OPT4$0_0$0({1}SC:U),Z,0,0)({8}S:S$NOPT4$0_0$0({1}SC:U),Z,0,0)({9}S:S$OPT5$0_0$0({1}SC:U),Z,0,0)({10}S:S$NOPT5$0_0$0({1}SC:U),Z,0,0)({11}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({12}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)({13}S:S$OPT7$0_0$0({1}SC:U),Z,0,0)({14}S:S$NOPT7$0_0$0({1}SC:U),Z,0,0)]
T:Fwatchdog$RST_struct[({0}S:S$SR$0_0$0({1}SC:U),Z,0,0)]
T:Fwatchdog$ADC1_struct[({0}S:S$DB0RH$0_0$0({1}SC:U),Z,0,0)({1}S:S$DB0RL$0_0$0({1}SC:U),Z,0,0)({2}S:S$DB1RH$0_0$0({1}SC:U),Z,0,0)({3}S:S$DB1RL$0_0$0({1}SC:U),Z,0,0)({4}S:S$DB2RH$0_0$0({1}SC:U),Z,0,0)({5}S:S$DB2RL$0_0$0({1}SC:U),Z,0,0)({6}S:S$DB3RH$0_0$0({1}SC:U),Z,0,0)({7}S:S$DB3RL$0_0$0({1}SC:U),Z,0,0)({8}S:S$DB4RH$0_0$0({1}SC:U),Z,0,0)({9}S:S$DB4RL$0_0$0({1}SC:U),Z,0,0)({10}S:S$DB5RH$0_0$0({1}SC:U),Z,0,0)({11}S:S$DB5RL$0_0$0({1}SC:U),Z,0,0)({12}S:S$DB6RH$0_0$0({1}SC:U),Z,0,0)({13}S:S$DB6RL$0_0$0({1}SC:U),Z,0,0)({14}S:S$DB7RH$0_0$0({1}SC:U),Z,0,0)({15}S:S$DB7RL$0_0$0({1}SC:U),Z,0,0)({16}S:S$DB8RH$0_0$0({1}SC:U),Z,0,0)({17}S:S$DB8RL$0_0$0({1}SC:U),Z,0,0)({18}S:S$DB9RH$0_0$0({1}SC:U),Z,0,0)({19}S:S$DB9RL$0_0$0({1}SC:U),Z,0,0)({20}S:S$RESERVED$0_0$0({12}DA12d,SC:U),Z,0,0)({32}S:S$CSR$0_0$0({1}SC:U),Z,0,0)({33}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({34}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({35}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({36}S:S$DRH$0_0$0({1}SC:U),Z,0,0)({37}S:S$DRL$0_0$0({1}SC:U),Z,0,0)({38}S:S$TDRH$0_0$0({1}SC:U),Z,0,0)({39}S:S$TDRL$0_0$0({1}SC:U),Z,0,0)({40}S:S$HTRH$0_0$0({1}SC:U),Z,0,0)({41}S:S$HTRL$0_0$0({1}SC:U),Z,0,0)({42}S:S$LTRH$0_0$0({1}SC:U),Z,0,0)({43}S:S$LTRL$0_0$0({1}SC:U),Z,0,0)({44}S:S$AWSRH$0_0$0({1}SC:U),Z,0,0)({45}S:S$AWSRL$0_0$0({1}SC:U),Z,0,0)({46}S:S$AWCRH$0_0$0({1}SC:U),Z,0,0)({47}S:S$AWCRL$0_0$0({1}SC:U),Z,0,0)]
S:G$ADC1_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_ScanModeCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_DataBufferCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_SchmittTriggerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_ConversionConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_ExternalTriggerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_AWDChannelConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_StartConversion$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_GetConversionValue$0_0$0({2}DF,SI:U),C,0,0
S:G$ADC1_SetHighThreshold$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_SetLowThreshold$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_GetBufferValue$0_0$0({2}DF,SI:U),C,0,0
S:G$ADC1_GetAWDChannelStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ADC1_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ADC1_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ADC1_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_LSICalibrationConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_IdleModeEnable$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$BEEP_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_LSICalibrationConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_HSECmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_HSICmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_LSICmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_CCOCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ClockSwitchCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_FastHaltWakeUpCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SlowActiveHaltWakeUpCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_PeripheralClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ClockSwitchConfig$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_HSIPrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_CCOConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SYSCLKConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SWIMConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ClockSecuritySystemEnable$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SYSCLKEmergencyClear$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_AdjustHSICalibrationValue$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_GetClockFreq$0_0$0({2}DF,SL:U),C,0,0
S:G$CLK_GetSYSCLKSource$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_SetExtIntSensitivity$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_SetTLISensitivity$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_GetExtIntSensitivity$0_0$0({2}DF,SC:U),C,0,0
S:G$EXTI_GetTLISensitivity$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_Unlock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_Lock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_EraseByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ProgramByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ReadByte$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_ProgramWord$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ReadOptionByte$0_0$0({2}DF,SI:U),C,0,0
S:G$FLASH_ProgramOptionByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_EraseOptionByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_SetLowPowerMode$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_SetProgrammingTime$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_GetLowPowerMode$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_GetProgrammingTime$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_GetBootSize$0_0$0({2}DF,SL:U),C,0,0
S:G$FLASH_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_EraseBlock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ProgramBlock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_WaitForLastOperation$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_Write$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_WriteHigh$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_WriteLow$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_WriteReverse$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_ReadInputData$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_ReadOutputData$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_ReadInputPin$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_ExternalPullUpConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GeneralCallCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GenerateSTART$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GenerateSTOP$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_SoftwareResetCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_StretchClockCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_AcknowledgeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_FastModeDutyCycleConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_ReceiveData$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_Send7bitAddress$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_SendData$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_CheckEvent$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_GetLastEvent$0_0$0({2}DF,SI:U),C,0,0
S:G$I2C_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$ITC_GetCPUCC$0_0$0({2}DF,SC:U),C,0,0
S:G$ITC_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$ITC_GetSoftIntStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ITC_SetSoftwarePriority$0_0$0({2}DF,SV:S),C,0,0
S:G$ITC_GetSoftwarePriority$0_0$0({2}DF,SC:U),C,0,0
S:G$IWDG_WriteAccessCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_SetPrescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_SetReload$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_ReloadCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_Enable$0_0$0({2}DF,SV:S),C,0,0
S:G$RST_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$RST_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_SendData$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_ReceiveData$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_NSSInternalSoftwareCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_TransmitCRC$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_CalculateCRCCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetCRC$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_ResetCRC$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetCRCPolynomial$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_BiDirectionalLineConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC4Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_BDTRConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ICInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_PWMIConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CtrlPWMOutputs$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_InternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ETRClockMode1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ETRClockMode2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ETRConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_TIxExternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectInputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectHallSensor$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectOutputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectMasterSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_EncoderInterfaceConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CounterModeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC3Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC4Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectCOM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CCPreloadControl$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC4PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC4FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1NPolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2NPolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3NPolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC4PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CCxCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CCxNCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectOCxM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare1$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare2$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare3$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare4$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC1Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC2Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC3Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC4Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GetCapture1$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCapture2$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCapture3$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCapture4$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCounter$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetPrescaler$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM1_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM1_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC1Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC2Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC3Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ICInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_PWMIConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_InternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ForcedOC1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ForcedOC2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ForcedOC3Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_CCPreloadControl$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC1PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC2PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC3PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC1PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC2PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC3PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_CCxCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SelectOCxM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCompare1$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCompare2$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCompare3$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetIC1Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetIC2Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetIC3Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GetCapture1$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetCapture2$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetCapture3$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetCounter$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetPrescaler$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM2_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM2_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM2_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC1Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC2Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ICInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_PWMIConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_InternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ForcedOC1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ForcedOC2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_CCPreloadControl$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC1PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC2PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC1PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC2PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_CCxCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SelectOCxM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetCompare1$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetCompare2$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetIC1Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetIC2Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_GetCapture1$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM3_GetCapture2$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM3_GetCounter$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM3_GetPrescaler$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM3_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM3_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM3_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_GetCounter$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_GetPrescaler$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_HalfDuplexCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_IrDAConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_IrDACmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_LINBreakDetectionConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_LINConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_LINCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SmartCardCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SmartCardNACKCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_WakeUpConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_ReceiverWakeUpCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_ReceiveData8$0_0$0({2}DF,SC:U),C,0,0
S:G$UART2_ReceiveData9$0_0$0({2}DF,SI:U),C,0,0
S:G$UART2_SendData8$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SendData9$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SendBreak$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SetAddress$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SetGuardTime$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SetPrescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$UART2_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$UART2_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_GetCounter$0_0$0({2}DF,SC:U),C,0,0
S:G$WWDG_SWReset$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_SetWindowValue$0_0$0({2}DF,SV:S),C,0,0
S:G$watchdog_init$0_0$0({2}DF,SV:S),C,0,0
M:torque_sensor
F:G$torque_sensor_init$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
T:Ftorque_sensor$TIM1_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$SMCR$0_0$0({1}SC:U),Z,0,0)({3}S:S$ETR$0_0$0({1}SC:U),Z,0,0)({4}S:S$IER$0_0$0({1}SC:U),Z,0,0)({5}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({6}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({7}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({8}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({10}S:S$CCMR3$0_0$0({1}SC:U),Z,0,0)({11}S:S$CCMR4$0_0$0({1}SC:U),Z,0,0)({12}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({13}S:S$CCER2$0_0$0({1}SC:U),Z,0,0)({14}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({15}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({16}S:S$PSCRH$0_0$0({1}SC:U),Z,0,0)({17}S:S$PSCRL$0_0$0({1}SC:U),Z,0,0)({18}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({19}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({20}S:S$RCR$0_0$0({1}SC:U),Z,0,0)({21}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({22}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({23}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({24}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)({25}S:S$CCR3H$0_0$0({1}SC:U),Z,0,0)({26}S:S$CCR3L$0_0$0({1}SC:U),Z,0,0)({27}S:S$CCR4H$0_0$0({1}SC:U),Z,0,0)({28}S:S$CCR4L$0_0$0({1}SC:U),Z,0,0)({29}S:S$BKR$0_0$0({1}SC:U),Z,0,0)({30}S:S$DTR$0_0$0({1}SC:U),Z,0,0)({31}S:S$OISR$0_0$0({1}SC:U),Z,0,0)]
T:Ftorque_sensor$TIM2_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$IER$0_0$0({1}SC:U),Z,0,0)({2}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({5}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({6}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({7}S:S$CCMR3$0_0$0({1}SC:U),Z,0,0)({8}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCER2$0_0$0({1}SC:U),Z,0,0)({10}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({11}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({12}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({13}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({14}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({15}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({16}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({17}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({18}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)({19}S:S$CCR3H$0_0$0({1}SC:U),Z,0,0)({20}S:S$CCR3L$0_0$0({1}SC:U),Z,0,0)]
T:Ftorque_sensor$BEEP_struct[({0}S:S$CSR$0_0$0({1}SC:U),Z,0,0)]
T:Ftorque_sensor$TIM3_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$IER$0_0$0({1}SC:U),Z,0,0)({2}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({5}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({6}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({7}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({8}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({9}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({10}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({11}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({12}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({13}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({14}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({15}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({16}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)]
T:Ftorque_sensor$TIM4_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$IER$0_0$0({1}SC:U),Z,0,0)({2}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({4}S:S$CNTR$0_0$0({1}SC:U),Z,0,0)({5}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({6}S:S$ARR$0_0$0({1}SC:U),Z,0,0)]
T:Ftorque_sensor$TIM5_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$SMCR$0_0$0({1}SC:U),Z,0,0)({3}S:S$IER$0_0$0({1}SC:U),Z,0,0)({4}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({7}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({8}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCMR3$0_0$0({1}SC:U),Z,0,0)({10}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({11}S:S$CCER2$0_0$0({1}SC:U),Z,0,0)({12}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({13}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({14}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({15}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({16}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({17}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({18}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({19}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({20}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)({21}S:S$CCR3H$0_0$0({1}SC:U),Z,0,0)({22}S:S$CCR3L$0_0$0({1}SC:U),Z,0,0)]
T:Ftorque_sensor$TIM6_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$SMCR$0_0$0({1}SC:U),Z,0,0)({3}S:S$IER$0_0$0({1}SC:U),Z,0,0)({4}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({6}S:S$CNTR$0_0$0({1}SC:U),Z,0,0)({7}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({8}S:S$ARR$0_0$0({1}SC:U),Z,0,0)]
T:Ftorque_sensor$IWDG_struct[({0}S:S$KR$0_0$0({1}SC:U),Z,0,0)({1}S:S$PR$0_0$0({1}SC:U),Z,0,0)({2}S:S$RLR$0_0$0({1}SC:U),Z,0,0)]
T:Ftorque_sensor$GPIO_struct[({0}S:S$ODR$0_0$0({1}SC:U),Z,0,0)({1}S:S$IDR$0_0$0({1}SC:U),Z,0,0)({2}S:S$DDR$0_0$0({1}SC:U),Z,0,0)({3}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR2$0_0$0({1}SC:U),Z,0,0)]
T:Ftorque_sensor$WWDG_struct[({0}S:S$CR$0_0$0({1}SC:U),Z,0,0)({1}S:S$WR$0_0$0({1}SC:U),Z,0,0)]
T:Ftorque_sensor$__00000000[({0}S:S$MCR$0_0$0({1}SC:U),Z,0,0)({1}S:S$MSR$0_0$0({1}SC:U),Z,0,0)({2}S:S$TSR$0_0$0({1}SC:U),Z,0,0)({3}S:S$TPR$0_0$0({1}SC:U),Z,0,0)({4}S:S$RFR$0_0$0({1}SC:U),Z,0,0)({5}S:S$IER$0_0$0({1}SC:U),Z,0,0)({6}S:S$DGR$0_0$0({1}SC:U),Z,0,0)({7}S:S$PSR$0_0$0({1}SC:U),Z,0,0)({8}S:S$Page$0_0$0({16}ST__00000001:S),Z,0,0)]
T:Ftorque_sensor$EXTI_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)]
T:Ftorque_sensor$__00000001[({0}S:S$TxMailbox$0_0$0({16}ST__00000002:S),Z,0,0)({0}S:S$Filter$0_0$0({16}ST__00000003:S),Z,0,0)({0}S:S$Filter01$0_0$0({16}ST__00000004:S),Z,0,0)({0}S:S$Filter23$0_0$0({16}ST__00000005:S),Z,0,0)({0}S:S$Filter45$0_0$0({16}ST__00000006:S),Z,0,0)({0}S:S$Config$0_0$0({16}ST__00000007:S),Z,0,0)({0}S:S$RxFIFO$0_0$0({16}ST__00000008:S),Z,0,0)]
T:Ftorque_sensor$__00000002[({0}S:S$MCSR$0_0$0({1}SC:U),Z,0,0)({1}S:S$MDLCR$0_0$0({1}SC:U),Z,0,0)({2}S:S$MIDR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$MIDR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$MIDR3$0_0$0({1}SC:U),Z,0,0)({5}S:S$MIDR4$0_0$0({1}SC:U),Z,0,0)({6}S:S$MDAR1$0_0$0({1}SC:U),Z,0,0)({7}S:S$MDAR2$0_0$0({1}SC:U),Z,0,0)({8}S:S$MDAR3$0_0$0({1}SC:U),Z,0,0)({9}S:S$MDAR4$0_0$0({1}SC:U),Z,0,0)({10}S:S$MDAR5$0_0$0({1}SC:U),Z,0,0)({11}S:S$MDAR6$0_0$0({1}SC:U),Z,0,0)({12}S:S$MDAR7$0_0$0({1}SC:U),Z,0,0)({13}S:S$MDAR8$0_0$0({1}SC:U),Z,0,0)({14}S:S$MTSRL$0_0$0({1}SC:U),Z,0,0)({15}S:S$MTSRH$0_0$0({1}SC:U),Z,0,0)]
T:Ftorque_sensor$__00000003[({0}S:S$FR01$0_0$0({1}SC:U),Z,0,0)({1}S:S$FR02$0_0$0({1}SC:U),Z,0,0)({2}S:S$FR03$0_0$0({1}SC:U),Z,0,0)({3}S:S$FR04$0_0$0({1}SC:U),Z,0,0)({4}S:S$FR05$0_0$0({1}SC:U),Z,0,0)({5}S:S$FR06$0_0$0({1}SC:U),Z,0,0)({6}S:S$FR07$0_0$0({1}SC:U),Z,0,0)({7}S:S$FR08$0_0$0({1}SC:U),Z,0,0)({8}S:S$FR09$0_0$0({1}SC:U),Z,0,0)({9}S:S$FR10$0_0$0({1}SC:U),Z,0,0)({10}S:S$FR11$0_0$0({1}SC:U),Z,0,0)({11}S:S$FR12$0_0$0({1}SC:U),Z,0,0)({12}S:S$FR13$0_0$0({1}SC:U),Z,0,0)({13}S:S$FR14$0_0$0({1}SC:U),Z,0,0)({14}S:S$FR15$0_0$0({1}SC:U),Z,0,0)({15}S:S$FR16$0_0$0({1}SC:U),Z,0,0)]
T:Ftorque_sensor$__00000004[({0}S:S$F0R1$0_0$0({1}SC:U),Z,0,0)({1}S:S$F0R2$0_0$0({1}SC:U),Z,0,0)({2}S:S$F0R3$0_0$0({1}SC:U),Z,0,0)({3}S:S$F0R4$0_0$0({1}SC:U),Z,0,0)({4}S:S$F0R5$0_0$0({1}SC:U),Z,0,0)({5}S:S$F0R6$0_0$0({1}SC:U),Z,0,0)({6}S:S$F0R7$0_0$0({1}SC:U),Z,0,0)({7}S:S$F0R8$0_0$0({1}SC:U),Z,0,0)({8}S:S$F1R1$0_0$0({1}SC:U),Z,0,0)({9}S:S$F1R2$0_0$0({1}SC:U),Z,0,0)({10}S:S$F1R3$0_0$0({1}SC:U),Z,0,0)({11}S:S$F1R4$0_0$0({1}SC:U),Z,0,0)({12}S:S$F1R5$0_0$0({1}SC:U),Z,0,0)({13}S:S$F1R6$0_0$0({1}SC:U),Z,0,0)({14}S:S$F1R7$0_0$0({1}SC:U),Z,0,0)({15}S:S$F1R8$0_0$0({1}SC:U),Z,0,0)]
T:Ftorque_sensor$__00000005[({0}S:S$F2R1$0_0$0({1}SC:U),Z,0,0)({1}S:S$F2R2$0_0$0({1}SC:U),Z,0,0)({2}S:S$F2R3$0_0$0({1}SC:U),Z,0,0)({3}S:S$F2R4$0_0$0({1}SC:U),Z,0,0)({4}S:S$F2R5$0_0$0({1}SC:U),Z,0,0)({5}S:S$F2R6$0_0$0({1}SC:U),Z,0,0)({6}S:S$F2R7$0_0$0({1}SC:U),Z,0,0)({7}S:S$F2R8$0_0$0({1}SC:U),Z,0,0)({8}S:S$F3R1$0_0$0({1}SC:U),Z,0,0)({9}S:S$F3R2$0_0$0({1}SC:U),Z,0,0)({10}S:S$F3R3$0_0$0({1}SC:U),Z,0,0)({11}S:S$F3R4$0_0$0({1}SC:U),Z,0,0)({12}S:S$F3R5$0_0$0({1}SC:U),Z,0,0)({13}S:S$F3R6$0_0$0({1}SC:U),Z,0,0)({14}S:S$F3R7$0_0$0({1}SC:U),Z,0,0)({15}S:S$F3R8$0_0$0({1}SC:U),Z,0,0)]
T:Ftorque_sensor$__00000006[({0}S:S$F4R1$0_0$0({1}SC:U),Z,0,0)({1}S:S$F4R2$0_0$0({1}SC:U),Z,0,0)({2}S:S$F4R3$0_0$0({1}SC:U),Z,0,0)({3}S:S$F4R4$0_0$0({1}SC:U),Z,0,0)({4}S:S$F4R5$0_0$0({1}SC:U),Z,0,0)({5}S:S$F4R6$0_0$0({1}SC:U),Z,0,0)({6}S:S$F4R7$0_0$0({1}SC:U),Z,0,0)({7}S:S$F4R8$0_0$0({1}SC:U),Z,0,0)({8}S:S$F5R1$0_0$0({1}SC:U),Z,0,0)({9}S:S$F5R2$0_0$0({1}SC:U),Z,0,0)({10}S:S$F5R3$0_0$0({1}SC:U),Z,0,0)({11}S:S$F5R4$0_0$0({1}SC:U),Z,0,0)({12}S:S$F5R5$0_0$0({1}SC:U),Z,0,0)({13}S:S$F5R6$0_0$0({1}SC:U),Z,0,0)({14}S:S$F5R7$0_0$0({1}SC:U),Z,0,0)({15}S:S$F5R8$0_0$0({1}SC:U),Z,0,0)]
T:Ftorque_sensor$__00000007[({0}S:S$ESR$0_0$0({1}SC:U),Z,0,0)({1}S:S$EIER$0_0$0({1}SC:U),Z,0,0)({2}S:S$TECR$0_0$0({1}SC:U),Z,0,0)({3}S:S$RECR$0_0$0({1}SC:U),Z,0,0)({4}S:S$BTR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$BTR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$Reserved1$0_0$0({2}DA2d,SC:U),Z,0,0)({8}S:S$FMR1$0_0$0({1}SC:U),Z,0,0)({9}S:S$FMR2$0_0$0({1}SC:U),Z,0,0)({10}S:S$FCR1$0_0$0({1}SC:U),Z,0,0)({11}S:S$FCR2$0_0$0({1}SC:U),Z,0,0)({12}S:S$FCR3$0_0$0({1}SC:U),Z,0,0)({13}S:S$Reserved2$0_0$0({3}DA3d,SC:U),Z,0,0)]
T:Ftorque_sensor$__00000008[({0}S:S$MFMI$0_0$0({1}SC:U),Z,0,0)({1}S:S$MDLCR$0_0$0({1}SC:U),Z,0,0)({2}S:S$MIDR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$MIDR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$MIDR3$0_0$0({1}SC:U),Z,0,0)({5}S:S$MIDR4$0_0$0({1}SC:U),Z,0,0)({6}S:S$MDAR1$0_0$0({1}SC:U),Z,0,0)({7}S:S$MDAR2$0_0$0({1}SC:U),Z,0,0)({8}S:S$MDAR3$0_0$0({1}SC:U),Z,0,0)({9}S:S$MDAR4$0_0$0({1}SC:U),Z,0,0)({10}S:S$MDAR5$0_0$0({1}SC:U),Z,0,0)({11}S:S$MDAR6$0_0$0({1}SC:U),Z,0,0)({12}S:S$MDAR7$0_0$0({1}SC:U),Z,0,0)({13}S:S$MDAR8$0_0$0({1}SC:U),Z,0,0)({14}S:S$MTSRL$0_0$0({1}SC:U),Z,0,0)({15}S:S$MTSRH$0_0$0({1}SC:U),Z,0,0)]
T:Ftorque_sensor$UART1_struct[({0}S:S$SR$0_0$0({1}SC:U),Z,0,0)({1}S:S$DR$0_0$0({1}SC:U),Z,0,0)({2}S:S$BRR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$BRR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({7}S:S$CR4$0_0$0({1}SC:U),Z,0,0)({8}S:S$CR5$0_0$0({1}SC:U),Z,0,0)({9}S:S$GTR$0_0$0({1}SC:U),Z,0,0)({10}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)]
T:Ftorque_sensor$UART2_struct[({0}S:S$SR$0_0$0({1}SC:U),Z,0,0)({1}S:S$DR$0_0$0({1}SC:U),Z,0,0)({2}S:S$BRR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$BRR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({7}S:S$CR4$0_0$0({1}SC:U),Z,0,0)({8}S:S$CR5$0_0$0({1}SC:U),Z,0,0)({9}S:S$CR6$0_0$0({1}SC:U),Z,0,0)({10}S:S$GTR$0_0$0({1}SC:U),Z,0,0)({11}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)]
T:Ftorque_sensor$FLASH_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$NCR2$0_0$0({1}SC:U),Z,0,0)({3}S:S$FPR$0_0$0({1}SC:U),Z,0,0)({4}S:S$NFPR$0_0$0({1}SC:U),Z,0,0)({5}S:S$IAPSR$0_0$0({1}SC:U),Z,0,0)({6}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({7}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)({8}S:S$PUKR$0_0$0({1}SC:U),Z,0,0)({9}S:S$RESERVED3$0_0$0({1}SC:U),Z,0,0)({10}S:S$DUKR$0_0$0({1}SC:U),Z,0,0)]
T:Ftorque_sensor$UART3_struct[({0}S:S$SR$0_0$0({1}SC:U),Z,0,0)({1}S:S$DR$0_0$0({1}SC:U),Z,0,0)({2}S:S$BRR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$BRR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({7}S:S$CR4$0_0$0({1}SC:U),Z,0,0)({8}S:S$RESERVED$0_0$0({1}SC:U),Z,0,0)({9}S:S$CR6$0_0$0({1}SC:U),Z,0,0)]
T:Ftorque_sensor$I2C_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$FREQR$0_0$0({1}SC:U),Z,0,0)({3}S:S$OARL$0_0$0({1}SC:U),Z,0,0)({4}S:S$OARH$0_0$0({1}SC:U),Z,0,0)({5}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({6}S:S$DR$0_0$0({1}SC:U),Z,0,0)({7}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({8}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({9}S:S$SR3$0_0$0({1}SC:U),Z,0,0)({10}S:S$ITR$0_0$0({1}SC:U),Z,0,0)({11}S:S$CCRL$0_0$0({1}SC:U),Z,0,0)({12}S:S$CCRH$0_0$0({1}SC:U),Z,0,0)({13}S:S$TRISER$0_0$0({1}SC:U),Z,0,0)({14}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)]
T:Ftorque_sensor$CFG_struct[({0}S:S$GCR$0_0$0({1}SC:U),Z,0,0)]
T:Ftorque_sensor$CLK_struct[({0}S:S$ICKR$0_0$0({1}SC:U),Z,0,0)({1}S:S$ECKR$0_0$0({1}SC:U),Z,0,0)({2}S:S$RESERVED$0_0$0({1}SC:U),Z,0,0)({3}S:S$CMSR$0_0$0({1}SC:U),Z,0,0)({4}S:S$SWR$0_0$0({1}SC:U),Z,0,0)({5}S:S$SWCR$0_0$0({1}SC:U),Z,0,0)({6}S:S$CKDIVR$0_0$0({1}SC:U),Z,0,0)({7}S:S$PCKENR1$0_0$0({1}SC:U),Z,0,0)({8}S:S$CSSR$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCOR$0_0$0({1}SC:U),Z,0,0)({10}S:S$PCKENR2$0_0$0({1}SC:U),Z,0,0)({11}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({12}S:S$HSITRIMR$0_0$0({1}SC:U),Z,0,0)({13}S:S$SWIMCCR$0_0$0({1}SC:U),Z,0,0)]
T:Ftorque_sensor$ITC_struct[({0}S:S$ISPR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$ISPR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$ISPR3$0_0$0({1}SC:U),Z,0,0)({3}S:S$ISPR4$0_0$0({1}SC:U),Z,0,0)({4}S:S$ISPR5$0_0$0({1}SC:U),Z,0,0)({5}S:S$ISPR6$0_0$0({1}SC:U),Z,0,0)({6}S:S$ISPR7$0_0$0({1}SC:U),Z,0,0)({7}S:S$ISPR8$0_0$0({1}SC:U),Z,0,0)]
T:Ftorque_sensor$SPI_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$ICR$0_0$0({1}SC:U),Z,0,0)({3}S:S$SR$0_0$0({1}SC:U),Z,0,0)({4}S:S$DR$0_0$0({1}SC:U),Z,0,0)({5}S:S$CRCPR$0_0$0({1}SC:U),Z,0,0)({6}S:S$RXCRCR$0_0$0({1}SC:U),Z,0,0)({7}S:S$TXCRCR$0_0$0({1}SC:U),Z,0,0)]
T:Ftorque_sensor$AWU_struct[({0}S:S$CSR$0_0$0({1}SC:U),Z,0,0)({1}S:S$APR$0_0$0({1}SC:U),Z,0,0)({2}S:S$TBR$0_0$0({1}SC:U),Z,0,0)]
T:Ftorque_sensor$OPT_struct[({0}S:S$OPT0$0_0$0({1}SC:U),Z,0,0)({1}S:S$OPT1$0_0$0({1}SC:U),Z,0,0)({2}S:S$NOPT1$0_0$0({1}SC:U),Z,0,0)({3}S:S$OPT2$0_0$0({1}SC:U),Z,0,0)({4}S:S$NOPT2$0_0$0({1}SC:U),Z,0,0)({5}S:S$OPT3$0_0$0({1}SC:U),Z,0,0)({6}S:S$NOPT3$0_0$0({1}SC:U),Z,0,0)({7}S:S$OPT4$0_0$0({1}SC:U),Z,0,0)({8}S:S$NOPT4$0_0$0({1}SC:U),Z,0,0)({9}S:S$OPT5$0_0$0({1}SC:U),Z,0,0)({10}S:S$NOPT5$0_0$0({1}SC:U),Z,0,0)({11}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({12}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)({13}S:S$OPT7$0_0$0({1}SC:U),Z,0,0)({14}S:S$NOPT7$0_0$0({1}SC:U),Z,0,0)]
T:Ftorque_sensor$RST_struct[({0}S:S$SR$0_0$0({1}SC:U),Z,0,0)]
T:Ftorque_sensor$ADC1_struct[({0}S:S$DB0RH$0_0$0({1}SC:U),Z,0,0)({1}S:S$DB0RL$0_0$0({1}SC:U),Z,0,0)({2}S:S$DB1RH$0_0$0({1}SC:U),Z,0,0)({3}S:S$DB1RL$0_0$0({1}SC:U),Z,0,0)({4}S:S$DB2RH$0_0$0({1}SC:U),Z,0,0)({5}S:S$DB2RL$0_0$0({1}SC:U),Z,0,0)({6}S:S$DB3RH$0_0$0({1}SC:U),Z,0,0)({7}S:S$DB3RL$0_0$0({1}SC:U),Z,0,0)({8}S:S$DB4RH$0_0$0({1}SC:U),Z,0,0)({9}S:S$DB4RL$0_0$0({1}SC:U),Z,0,0)({10}S:S$DB5RH$0_0$0({1}SC:U),Z,0,0)({11}S:S$DB5RL$0_0$0({1}SC:U),Z,0,0)({12}S:S$DB6RH$0_0$0({1}SC:U),Z,0,0)({13}S:S$DB6RL$0_0$0({1}SC:U),Z,0,0)({14}S:S$DB7RH$0_0$0({1}SC:U),Z,0,0)({15}S:S$DB7RL$0_0$0({1}SC:U),Z,0,0)({16}S:S$DB8RH$0_0$0({1}SC:U),Z,0,0)({17}S:S$DB8RL$0_0$0({1}SC:U),Z,0,0)({18}S:S$DB9RH$0_0$0({1}SC:U),Z,0,0)({19}S:S$DB9RL$0_0$0({1}SC:U),Z,0,0)({20}S:S$RESERVED$0_0$0({12}DA12d,SC:U),Z,0,0)({32}S:S$CSR$0_0$0({1}SC:U),Z,0,0)({33}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({34}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({35}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({36}S:S$DRH$0_0$0({1}SC:U),Z,0,0)({37}S:S$DRL$0_0$0({1}SC:U),Z,0,0)({38}S:S$TDRH$0_0$0({1}SC:U),Z,0,0)({39}S:S$TDRL$0_0$0({1}SC:U),Z,0,0)({40}S:S$HTRH$0_0$0({1}SC:U),Z,0,0)({41}S:S$HTRL$0_0$0({1}SC:U),Z,0,0)({42}S:S$LTRH$0_0$0({1}SC:U),Z,0,0)({43}S:S$LTRL$0_0$0({1}SC:U),Z,0,0)({44}S:S$AWSRH$0_0$0({1}SC:U),Z,0,0)({45}S:S$AWSRL$0_0$0({1}SC:U),Z,0,0)({46}S:S$AWCRH$0_0$0({1}SC:U),Z,0,0)({47}S:S$AWCRL$0_0$0({1}SC:U),Z,0,0)]
S:G$ADC1_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_ScanModeCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_DataBufferCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_SchmittTriggerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_ConversionConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_ExternalTriggerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_AWDChannelConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_StartConversion$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_GetConversionValue$0_0$0({2}DF,SI:U),C,0,0
S:G$ADC1_SetHighThreshold$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_SetLowThreshold$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_GetBufferValue$0_0$0({2}DF,SI:U),C,0,0
S:G$ADC1_GetAWDChannelStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ADC1_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ADC1_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ADC1_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_LSICalibrationConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_IdleModeEnable$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$BEEP_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_LSICalibrationConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_HSECmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_HSICmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_LSICmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_CCOCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ClockSwitchCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_FastHaltWakeUpCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SlowActiveHaltWakeUpCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_PeripheralClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ClockSwitchConfig$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_HSIPrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_CCOConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SYSCLKConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SWIMConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ClockSecuritySystemEnable$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SYSCLKEmergencyClear$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_AdjustHSICalibrationValue$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_GetClockFreq$0_0$0({2}DF,SL:U),C,0,0
S:G$CLK_GetSYSCLKSource$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_SetExtIntSensitivity$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_SetTLISensitivity$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_GetExtIntSensitivity$0_0$0({2}DF,SC:U),C,0,0
S:G$EXTI_GetTLISensitivity$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_Unlock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_Lock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_EraseByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ProgramByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ReadByte$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_ProgramWord$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ReadOptionByte$0_0$0({2}DF,SI:U),C,0,0
S:G$FLASH_ProgramOptionByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_EraseOptionByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_SetLowPowerMode$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_SetProgrammingTime$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_GetLowPowerMode$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_GetProgrammingTime$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_GetBootSize$0_0$0({2}DF,SL:U),C,0,0
S:G$FLASH_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_EraseBlock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ProgramBlock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_WaitForLastOperation$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_Write$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_WriteHigh$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_WriteLow$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_WriteReverse$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_ReadInputData$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_ReadOutputData$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_ReadInputPin$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_ExternalPullUpConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GeneralCallCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GenerateSTART$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GenerateSTOP$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_SoftwareResetCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_StretchClockCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_AcknowledgeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_FastModeDutyCycleConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_ReceiveData$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_Send7bitAddress$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_SendData$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_CheckEvent$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_GetLastEvent$0_0$0({2}DF,SI:U),C,0,0
S:G$I2C_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$ITC_GetCPUCC$0_0$0({2}DF,SC:U),C,0,0
S:G$ITC_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$ITC_GetSoftIntStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ITC_SetSoftwarePriority$0_0$0({2}DF,SV:S),C,0,0
S:G$ITC_GetSoftwarePriority$0_0$0({2}DF,SC:U),C,0,0
S:G$IWDG_WriteAccessCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_SetPrescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_SetReload$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_ReloadCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_Enable$0_0$0({2}DF,SV:S),C,0,0
S:G$RST_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$RST_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_SendData$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_ReceiveData$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_NSSInternalSoftwareCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_TransmitCRC$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_CalculateCRCCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetCRC$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_ResetCRC$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetCRCPolynomial$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_BiDirectionalLineConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC4Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_BDTRConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ICInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_PWMIConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CtrlPWMOutputs$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_InternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ETRClockMode1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ETRClockMode2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ETRConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_TIxExternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectInputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectHallSensor$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectOutputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectMasterSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_EncoderInterfaceConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CounterModeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC3Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC4Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectCOM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CCPreloadControl$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC4PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC4FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1NPolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2NPolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3NPolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC4PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CCxCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CCxNCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectOCxM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare1$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare2$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare3$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare4$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC1Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC2Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC3Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC4Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GetCapture1$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCapture2$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCapture3$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCapture4$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCounter$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetPrescaler$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM1_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM1_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC1Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC2Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC3Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ICInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_PWMIConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_InternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ForcedOC1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ForcedOC2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ForcedOC3Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_CCPreloadControl$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC1PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC2PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC3PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC1PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC2PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC3PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_CCxCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SelectOCxM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCompare1$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCompare2$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCompare3$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetIC1Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetIC2Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetIC3Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GetCapture1$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetCapture2$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetCapture3$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetCounter$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetPrescaler$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM2_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM2_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM2_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC1Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC2Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ICInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_PWMIConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_InternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ForcedOC1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ForcedOC2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_CCPreloadControl$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC1PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC2PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC1PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC2PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_CCxCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SelectOCxM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetCompare1$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetCompare2$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetIC1Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetIC2Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_GetCapture1$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM3_GetCapture2$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM3_GetCounter$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM3_GetPrescaler$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM3_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM3_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM3_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_GetCounter$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_GetPrescaler$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_HalfDuplexCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_IrDAConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_IrDACmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_LINBreakDetectionConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_LINConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_LINCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SmartCardCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SmartCardNACKCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_WakeUpConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_ReceiverWakeUpCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_ReceiveData8$0_0$0({2}DF,SC:U),C,0,0
S:G$UART2_ReceiveData9$0_0$0({2}DF,SI:U),C,0,0
S:G$UART2_SendData8$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SendData9$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SendBreak$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SetAddress$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SetGuardTime$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SetPrescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$UART2_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$UART2_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_GetCounter$0_0$0({2}DF,SC:U),C,0,0
S:G$WWDG_SWReset$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_SetWindowValue$0_0$0({2}DF,SV:S),C,0,0
M:uart
F:G$uart2_init$0_0$0({2}DF,SV:S),C,0,0,0,0,0
F:G$putchar$0_0$0({2}DF,SI:S),Z,0,0,0,0,0
S:Luart.putchar$c$1_0$358({2}SI:S),B,1,2
S:Luart.putchar$sloc0$0_1$0({1}SC:U),B,1,-1
F:G$getchar$0_0$0({2}DF,SI:S),Z,0,0,0,0,0
S:Luart.getchar$c$1_0$361({1}SC:U),R,0,0,[a]
T:Fuart$TIM1_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$SMCR$0_0$0({1}SC:U),Z,0,0)({3}S:S$ETR$0_0$0({1}SC:U),Z,0,0)({4}S:S$IER$0_0$0({1}SC:U),Z,0,0)({5}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({6}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({7}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({8}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({10}S:S$CCMR3$0_0$0({1}SC:U),Z,0,0)({11}S:S$CCMR4$0_0$0({1}SC:U),Z,0,0)({12}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({13}S:S$CCER2$0_0$0({1}SC:U),Z,0,0)({14}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({15}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({16}S:S$PSCRH$0_0$0({1}SC:U),Z,0,0)({17}S:S$PSCRL$0_0$0({1}SC:U),Z,0,0)({18}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({19}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({20}S:S$RCR$0_0$0({1}SC:U),Z,0,0)({21}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({22}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({23}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({24}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)({25}S:S$CCR3H$0_0$0({1}SC:U),Z,0,0)({26}S:S$CCR3L$0_0$0({1}SC:U),Z,0,0)({27}S:S$CCR4H$0_0$0({1}SC:U),Z,0,0)({28}S:S$CCR4L$0_0$0({1}SC:U),Z,0,0)({29}S:S$BKR$0_0$0({1}SC:U),Z,0,0)({30}S:S$DTR$0_0$0({1}SC:U),Z,0,0)({31}S:S$OISR$0_0$0({1}SC:U),Z,0,0)]
T:Fuart$TIM2_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$IER$0_0$0({1}SC:U),Z,0,0)({2}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({5}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({6}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({7}S:S$CCMR3$0_0$0({1}SC:U),Z,0,0)({8}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCER2$0_0$0({1}SC:U),Z,0,0)({10}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({11}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({12}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({13}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({14}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({15}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({16}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({17}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({18}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)({19}S:S$CCR3H$0_0$0({1}SC:U),Z,0,0)({20}S:S$CCR3L$0_0$0({1}SC:U),Z,0,0)]
T:Fuart$BEEP_struct[({0}S:S$CSR$0_0$0({1}SC:U),Z,0,0)]
T:Fuart$TIM3_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$IER$0_0$0({1}SC:U),Z,0,0)({2}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({5}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({6}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({7}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({8}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({9}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({10}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({11}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({12}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({13}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({14}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({15}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({16}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)]
T:Fuart$TIM4_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$IER$0_0$0({1}SC:U),Z,0,0)({2}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({4}S:S$CNTR$0_0$0({1}SC:U),Z,0,0)({5}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({6}S:S$ARR$0_0$0({1}SC:U),Z,0,0)]
T:Fuart$TIM5_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$SMCR$0_0$0({1}SC:U),Z,0,0)({3}S:S$IER$0_0$0({1}SC:U),Z,0,0)({4}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({7}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({8}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCMR3$0_0$0({1}SC:U),Z,0,0)({10}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({11}S:S$CCER2$0_0$0({1}SC:U),Z,0,0)({12}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({13}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({14}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({15}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({16}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({17}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({18}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({19}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({20}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)({21}S:S$CCR3H$0_0$0({1}SC:U),Z,0,0)({22}S:S$CCR3L$0_0$0({1}SC:U),Z,0,0)]
T:Fuart$TIM6_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$SMCR$0_0$0({1}SC:U),Z,0,0)({3}S:S$IER$0_0$0({1}SC:U),Z,0,0)({4}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({6}S:S$CNTR$0_0$0({1}SC:U),Z,0,0)({7}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({8}S:S$ARR$0_0$0({1}SC:U),Z,0,0)]
T:Fuart$IWDG_struct[({0}S:S$KR$0_0$0({1}SC:U),Z,0,0)({1}S:S$PR$0_0$0({1}SC:U),Z,0,0)({2}S:S$RLR$0_0$0({1}SC:U),Z,0,0)]
T:Fuart$GPIO_struct[({0}S:S$ODR$0_0$0({1}SC:U),Z,0,0)({1}S:S$IDR$0_0$0({1}SC:U),Z,0,0)({2}S:S$DDR$0_0$0({1}SC:U),Z,0,0)({3}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR2$0_0$0({1}SC:U),Z,0,0)]
T:Fuart$WWDG_struct[({0}S:S$CR$0_0$0({1}SC:U),Z,0,0)({1}S:S$WR$0_0$0({1}SC:U),Z,0,0)]
T:Fuart$__00000000[({0}S:S$MCR$0_0$0({1}SC:U),Z,0,0)({1}S:S$MSR$0_0$0({1}SC:U),Z,0,0)({2}S:S$TSR$0_0$0({1}SC:U),Z,0,0)({3}S:S$TPR$0_0$0({1}SC:U),Z,0,0)({4}S:S$RFR$0_0$0({1}SC:U),Z,0,0)({5}S:S$IER$0_0$0({1}SC:U),Z,0,0)({6}S:S$DGR$0_0$0({1}SC:U),Z,0,0)({7}S:S$PSR$0_0$0({1}SC:U),Z,0,0)({8}S:S$Page$0_0$0({16}ST__00000001:S),Z,0,0)]
T:Fuart$EXTI_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)]
T:Fuart$__00000001[({0}S:S$TxMailbox$0_0$0({16}ST__00000002:S),Z,0,0)({0}S:S$Filter$0_0$0({16}ST__00000003:S),Z,0,0)({0}S:S$Filter01$0_0$0({16}ST__00000004:S),Z,0,0)({0}S:S$Filter23$0_0$0({16}ST__00000005:S),Z,0,0)({0}S:S$Filter45$0_0$0({16}ST__00000006:S),Z,0,0)({0}S:S$Config$0_0$0({16}ST__00000007:S),Z,0,0)({0}S:S$RxFIFO$0_0$0({16}ST__00000008:S),Z,0,0)]
T:Fuart$__00000002[({0}S:S$MCSR$0_0$0({1}SC:U),Z,0,0)({1}S:S$MDLCR$0_0$0({1}SC:U),Z,0,0)({2}S:S$MIDR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$MIDR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$MIDR3$0_0$0({1}SC:U),Z,0,0)({5}S:S$MIDR4$0_0$0({1}SC:U),Z,0,0)({6}S:S$MDAR1$0_0$0({1}SC:U),Z,0,0)({7}S:S$MDAR2$0_0$0({1}SC:U),Z,0,0)({8}S:S$MDAR3$0_0$0({1}SC:U),Z,0,0)({9}S:S$MDAR4$0_0$0({1}SC:U),Z,0,0)({10}S:S$MDAR5$0_0$0({1}SC:U),Z,0,0)({11}S:S$MDAR6$0_0$0({1}SC:U),Z,0,0)({12}S:S$MDAR7$0_0$0({1}SC:U),Z,0,0)({13}S:S$MDAR8$0_0$0({1}SC:U),Z,0,0)({14}S:S$MTSRL$0_0$0({1}SC:U),Z,0,0)({15}S:S$MTSRH$0_0$0({1}SC:U),Z,0,0)]
T:Fuart$__00000003[({0}S:S$FR01$0_0$0({1}SC:U),Z,0,0)({1}S:S$FR02$0_0$0({1}SC:U),Z,0,0)({2}S:S$FR03$0_0$0({1}SC:U),Z,0,0)({3}S:S$FR04$0_0$0({1}SC:U),Z,0,0)({4}S:S$FR05$0_0$0({1}SC:U),Z,0,0)({5}S:S$FR06$0_0$0({1}SC:U),Z,0,0)({6}S:S$FR07$0_0$0({1}SC:U),Z,0,0)({7}S:S$FR08$0_0$0({1}SC:U),Z,0,0)({8}S:S$FR09$0_0$0({1}SC:U),Z,0,0)({9}S:S$FR10$0_0$0({1}SC:U),Z,0,0)({10}S:S$FR11$0_0$0({1}SC:U),Z,0,0)({11}S:S$FR12$0_0$0({1}SC:U),Z,0,0)({12}S:S$FR13$0_0$0({1}SC:U),Z,0,0)({13}S:S$FR14$0_0$0({1}SC:U),Z,0,0)({14}S:S$FR15$0_0$0({1}SC:U),Z,0,0)({15}S:S$FR16$0_0$0({1}SC:U),Z,0,0)]
T:Fuart$__00000004[({0}S:S$F0R1$0_0$0({1}SC:U),Z,0,0)({1}S:S$F0R2$0_0$0({1}SC:U),Z,0,0)({2}S:S$F0R3$0_0$0({1}SC:U),Z,0,0)({3}S:S$F0R4$0_0$0({1}SC:U),Z,0,0)({4}S:S$F0R5$0_0$0({1}SC:U),Z,0,0)({5}S:S$F0R6$0_0$0({1}SC:U),Z,0,0)({6}S:S$F0R7$0_0$0({1}SC:U),Z,0,0)({7}S:S$F0R8$0_0$0({1}SC:U),Z,0,0)({8}S:S$F1R1$0_0$0({1}SC:U),Z,0,0)({9}S:S$F1R2$0_0$0({1}SC:U),Z,0,0)({10}S:S$F1R3$0_0$0({1}SC:U),Z,0,0)({11}S:S$F1R4$0_0$0({1}SC:U),Z,0,0)({12}S:S$F1R5$0_0$0({1}SC:U),Z,0,0)({13}S:S$F1R6$0_0$0({1}SC:U),Z,0,0)({14}S:S$F1R7$0_0$0({1}SC:U),Z,0,0)({15}S:S$F1R8$0_0$0({1}SC:U),Z,0,0)]
T:Fuart$__00000005[({0}S:S$F2R1$0_0$0({1}SC:U),Z,0,0)({1}S:S$F2R2$0_0$0({1}SC:U),Z,0,0)({2}S:S$F2R3$0_0$0({1}SC:U),Z,0,0)({3}S:S$F2R4$0_0$0({1}SC:U),Z,0,0)({4}S:S$F2R5$0_0$0({1}SC:U),Z,0,0)({5}S:S$F2R6$0_0$0({1}SC:U),Z,0,0)({6}S:S$F2R7$0_0$0({1}SC:U),Z,0,0)({7}S:S$F2R8$0_0$0({1}SC:U),Z,0,0)({8}S:S$F3R1$0_0$0({1}SC:U),Z,0,0)({9}S:S$F3R2$0_0$0({1}SC:U),Z,0,0)({10}S:S$F3R3$0_0$0({1}SC:U),Z,0,0)({11}S:S$F3R4$0_0$0({1}SC:U),Z,0,0)({12}S:S$F3R5$0_0$0({1}SC:U),Z,0,0)({13}S:S$F3R6$0_0$0({1}SC:U),Z,0,0)({14}S:S$F3R7$0_0$0({1}SC:U),Z,0,0)({15}S:S$F3R8$0_0$0({1}SC:U),Z,0,0)]
T:Fuart$__00000006[({0}S:S$F4R1$0_0$0({1}SC:U),Z,0,0)({1}S:S$F4R2$0_0$0({1}SC:U),Z,0,0)({2}S:S$F4R3$0_0$0({1}SC:U),Z,0,0)({3}S:S$F4R4$0_0$0({1}SC:U),Z,0,0)({4}S:S$F4R5$0_0$0({1}SC:U),Z,0,0)({5}S:S$F4R6$0_0$0({1}SC:U),Z,0,0)({6}S:S$F4R7$0_0$0({1}SC:U),Z,0,0)({7}S:S$F4R8$0_0$0({1}SC:U),Z,0,0)({8}S:S$F5R1$0_0$0({1}SC:U),Z,0,0)({9}S:S$F5R2$0_0$0({1}SC:U),Z,0,0)({10}S:S$F5R3$0_0$0({1}SC:U),Z,0,0)({11}S:S$F5R4$0_0$0({1}SC:U),Z,0,0)({12}S:S$F5R5$0_0$0({1}SC:U),Z,0,0)({13}S:S$F5R6$0_0$0({1}SC:U),Z,0,0)({14}S:S$F5R7$0_0$0({1}SC:U),Z,0,0)({15}S:S$F5R8$0_0$0({1}SC:U),Z,0,0)]
T:Fuart$__00000007[({0}S:S$ESR$0_0$0({1}SC:U),Z,0,0)({1}S:S$EIER$0_0$0({1}SC:U),Z,0,0)({2}S:S$TECR$0_0$0({1}SC:U),Z,0,0)({3}S:S$RECR$0_0$0({1}SC:U),Z,0,0)({4}S:S$BTR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$BTR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$Reserved1$0_0$0({2}DA2d,SC:U),Z,0,0)({8}S:S$FMR1$0_0$0({1}SC:U),Z,0,0)({9}S:S$FMR2$0_0$0({1}SC:U),Z,0,0)({10}S:S$FCR1$0_0$0({1}SC:U),Z,0,0)({11}S:S$FCR2$0_0$0({1}SC:U),Z,0,0)({12}S:S$FCR3$0_0$0({1}SC:U),Z,0,0)({13}S:S$Reserved2$0_0$0({3}DA3d,SC:U),Z,0,0)]
T:Fuart$__00000008[({0}S:S$MFMI$0_0$0({1}SC:U),Z,0,0)({1}S:S$MDLCR$0_0$0({1}SC:U),Z,0,0)({2}S:S$MIDR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$MIDR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$MIDR3$0_0$0({1}SC:U),Z,0,0)({5}S:S$MIDR4$0_0$0({1}SC:U),Z,0,0)({6}S:S$MDAR1$0_0$0({1}SC:U),Z,0,0)({7}S:S$MDAR2$0_0$0({1}SC:U),Z,0,0)({8}S:S$MDAR3$0_0$0({1}SC:U),Z,0,0)({9}S:S$MDAR4$0_0$0({1}SC:U),Z,0,0)({10}S:S$MDAR5$0_0$0({1}SC:U),Z,0,0)({11}S:S$MDAR6$0_0$0({1}SC:U),Z,0,0)({12}S:S$MDAR7$0_0$0({1}SC:U),Z,0,0)({13}S:S$MDAR8$0_0$0({1}SC:U),Z,0,0)({14}S:S$MTSRL$0_0$0({1}SC:U),Z,0,0)({15}S:S$MTSRH$0_0$0({1}SC:U),Z,0,0)]
T:Fuart$UART1_struct[({0}S:S$SR$0_0$0({1}SC:U),Z,0,0)({1}S:S$DR$0_0$0({1}SC:U),Z,0,0)({2}S:S$BRR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$BRR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({7}S:S$CR4$0_0$0({1}SC:U),Z,0,0)({8}S:S$CR5$0_0$0({1}SC:U),Z,0,0)({9}S:S$GTR$0_0$0({1}SC:U),Z,0,0)({10}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)]
T:Fuart$UART2_struct[({0}S:S$SR$0_0$0({1}SC:U),Z,0,0)({1}S:S$DR$0_0$0({1}SC:U),Z,0,0)({2}S:S$BRR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$BRR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({7}S:S$CR4$0_0$0({1}SC:U),Z,0,0)({8}S:S$CR5$0_0$0({1}SC:U),Z,0,0)({9}S:S$CR6$0_0$0({1}SC:U),Z,0,0)({10}S:S$GTR$0_0$0({1}SC:U),Z,0,0)({11}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)]
T:Fuart$FLASH_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$NCR2$0_0$0({1}SC:U),Z,0,0)({3}S:S$FPR$0_0$0({1}SC:U),Z,0,0)({4}S:S$NFPR$0_0$0({1}SC:U),Z,0,0)({5}S:S$IAPSR$0_0$0({1}SC:U),Z,0,0)({6}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({7}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)({8}S:S$PUKR$0_0$0({1}SC:U),Z,0,0)({9}S:S$RESERVED3$0_0$0({1}SC:U),Z,0,0)({10}S:S$DUKR$0_0$0({1}SC:U),Z,0,0)]
T:Fuart$UART3_struct[({0}S:S$SR$0_0$0({1}SC:U),Z,0,0)({1}S:S$DR$0_0$0({1}SC:U),Z,0,0)({2}S:S$BRR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$BRR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({7}S:S$CR4$0_0$0({1}SC:U),Z,0,0)({8}S:S$RESERVED$0_0$0({1}SC:U),Z,0,0)({9}S:S$CR6$0_0$0({1}SC:U),Z,0,0)]
T:Fuart$I2C_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$FREQR$0_0$0({1}SC:U),Z,0,0)({3}S:S$OARL$0_0$0({1}SC:U),Z,0,0)({4}S:S$OARH$0_0$0({1}SC:U),Z,0,0)({5}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({6}S:S$DR$0_0$0({1}SC:U),Z,0,0)({7}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({8}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({9}S:S$SR3$0_0$0({1}SC:U),Z,0,0)({10}S:S$ITR$0_0$0({1}SC:U),Z,0,0)({11}S:S$CCRL$0_0$0({1}SC:U),Z,0,0)({12}S:S$CCRH$0_0$0({1}SC:U),Z,0,0)({13}S:S$TRISER$0_0$0({1}SC:U),Z,0,0)({14}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)]
T:Fuart$CFG_struct[({0}S:S$GCR$0_0$0({1}SC:U),Z,0,0)]
T:Fuart$CLK_struct[({0}S:S$ICKR$0_0$0({1}SC:U),Z,0,0)({1}S:S$ECKR$0_0$0({1}SC:U),Z,0,0)({2}S:S$RESERVED$0_0$0({1}SC:U),Z,0,0)({3}S:S$CMSR$0_0$0({1}SC:U),Z,0,0)({4}S:S$SWR$0_0$0({1}SC:U),Z,0,0)({5}S:S$SWCR$0_0$0({1}SC:U),Z,0,0)({6}S:S$CKDIVR$0_0$0({1}SC:U),Z,0,0)({7}S:S$PCKENR1$0_0$0({1}SC:U),Z,0,0)({8}S:S$CSSR$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCOR$0_0$0({1}SC:U),Z,0,0)({10}S:S$PCKENR2$0_0$0({1}SC:U),Z,0,0)({11}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({12}S:S$HSITRIMR$0_0$0({1}SC:U),Z,0,0)({13}S:S$SWIMCCR$0_0$0({1}SC:U),Z,0,0)]
T:Fuart$ITC_struct[({0}S:S$ISPR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$ISPR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$ISPR3$0_0$0({1}SC:U),Z,0,0)({3}S:S$ISPR4$0_0$0({1}SC:U),Z,0,0)({4}S:S$ISPR5$0_0$0({1}SC:U),Z,0,0)({5}S:S$ISPR6$0_0$0({1}SC:U),Z,0,0)({6}S:S$ISPR7$0_0$0({1}SC:U),Z,0,0)({7}S:S$ISPR8$0_0$0({1}SC:U),Z,0,0)]
T:Fuart$SPI_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$ICR$0_0$0({1}SC:U),Z,0,0)({3}S:S$SR$0_0$0({1}SC:U),Z,0,0)({4}S:S$DR$0_0$0({1}SC:U),Z,0,0)({5}S:S$CRCPR$0_0$0({1}SC:U),Z,0,0)({6}S:S$RXCRCR$0_0$0({1}SC:U),Z,0,0)({7}S:S$TXCRCR$0_0$0({1}SC:U),Z,0,0)]
T:Fuart$AWU_struct[({0}S:S$CSR$0_0$0({1}SC:U),Z,0,0)({1}S:S$APR$0_0$0({1}SC:U),Z,0,0)({2}S:S$TBR$0_0$0({1}SC:U),Z,0,0)]
T:Fuart$OPT_struct[({0}S:S$OPT0$0_0$0({1}SC:U),Z,0,0)({1}S:S$OPT1$0_0$0({1}SC:U),Z,0,0)({2}S:S$NOPT1$0_0$0({1}SC:U),Z,0,0)({3}S:S$OPT2$0_0$0({1}SC:U),Z,0,0)({4}S:S$NOPT2$0_0$0({1}SC:U),Z,0,0)({5}S:S$OPT3$0_0$0({1}SC:U),Z,0,0)({6}S:S$NOPT3$0_0$0({1}SC:U),Z,0,0)({7}S:S$OPT4$0_0$0({1}SC:U),Z,0,0)({8}S:S$NOPT4$0_0$0({1}SC:U),Z,0,0)({9}S:S$OPT5$0_0$0({1}SC:U),Z,0,0)({10}S:S$NOPT5$0_0$0({1}SC:U),Z,0,0)({11}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({12}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)({13}S:S$OPT7$0_0$0({1}SC:U),Z,0,0)({14}S:S$NOPT7$0_0$0({1}SC:U),Z,0,0)]
T:Fuart$RST_struct[({0}S:S$SR$0_0$0({1}SC:U),Z,0,0)]
T:Fuart$ADC1_struct[({0}S:S$DB0RH$0_0$0({1}SC:U),Z,0,0)({1}S:S$DB0RL$0_0$0({1}SC:U),Z,0,0)({2}S:S$DB1RH$0_0$0({1}SC:U),Z,0,0)({3}S:S$DB1RL$0_0$0({1}SC:U),Z,0,0)({4}S:S$DB2RH$0_0$0({1}SC:U),Z,0,0)({5}S:S$DB2RL$0_0$0({1}SC:U),Z,0,0)({6}S:S$DB3RH$0_0$0({1}SC:U),Z,0,0)({7}S:S$DB3RL$0_0$0({1}SC:U),Z,0,0)({8}S:S$DB4RH$0_0$0({1}SC:U),Z,0,0)({9}S:S$DB4RL$0_0$0({1}SC:U),Z,0,0)({10}S:S$DB5RH$0_0$0({1}SC:U),Z,0,0)({11}S:S$DB5RL$0_0$0({1}SC:U),Z,0,0)({12}S:S$DB6RH$0_0$0({1}SC:U),Z,0,0)({13}S:S$DB6RL$0_0$0({1}SC:U),Z,0,0)({14}S:S$DB7RH$0_0$0({1}SC:U),Z,0,0)({15}S:S$DB7RL$0_0$0({1}SC:U),Z,0,0)({16}S:S$DB8RH$0_0$0({1}SC:U),Z,0,0)({17}S:S$DB8RL$0_0$0({1}SC:U),Z,0,0)({18}S:S$DB9RH$0_0$0({1}SC:U),Z,0,0)({19}S:S$DB9RL$0_0$0({1}SC:U),Z,0,0)({20}S:S$RESERVED$0_0$0({12}DA12d,SC:U),Z,0,0)({32}S:S$CSR$0_0$0({1}SC:U),Z,0,0)({33}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({34}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({35}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({36}S:S$DRH$0_0$0({1}SC:U),Z,0,0)({37}S:S$DRL$0_0$0({1}SC:U),Z,0,0)({38}S:S$TDRH$0_0$0({1}SC:U),Z,0,0)({39}S:S$TDRL$0_0$0({1}SC:U),Z,0,0)({40}S:S$HTRH$0_0$0({1}SC:U),Z,0,0)({41}S:S$HTRL$0_0$0({1}SC:U),Z,0,0)({42}S:S$LTRH$0_0$0({1}SC:U),Z,0,0)({43}S:S$LTRL$0_0$0({1}SC:U),Z,0,0)({44}S:S$AWSRH$0_0$0({1}SC:U),Z,0,0)({45}S:S$AWSRL$0_0$0({1}SC:U),Z,0,0)({46}S:S$AWCRH$0_0$0({1}SC:U),Z,0,0)({47}S:S$AWCRL$0_0$0({1}SC:U),Z,0,0)]
S:G$_print_format$0_0$0({2}DF,SI:S),C,0,0
S:G$printf_small$0_0$0({2}DF,SV:S),C,0,0
S:G$printf$0_0$0({2}DF,SI:S),C,0,0
S:G$vprintf$0_0$0({2}DF,SI:S),C,0,0
S:G$sprintf$0_0$0({2}DF,SI:S),C,0,0
S:G$vsprintf$0_0$0({2}DF,SI:S),C,0,0
S:G$puts$0_0$0({2}DF,SI:S),C,0,0
S:G$gets$0_0$0({2}DF,DG,SC:U),C,0,0
S:G$ADC1_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_ScanModeCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_DataBufferCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_SchmittTriggerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_ConversionConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_ExternalTriggerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_AWDChannelConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_StartConversion$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_GetConversionValue$0_0$0({2}DF,SI:U),C,0,0
S:G$ADC1_SetHighThreshold$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_SetLowThreshold$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_GetBufferValue$0_0$0({2}DF,SI:U),C,0,0
S:G$ADC1_GetAWDChannelStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ADC1_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ADC1_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ADC1_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_LSICalibrationConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_IdleModeEnable$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$BEEP_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_LSICalibrationConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_HSECmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_HSICmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_LSICmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_CCOCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ClockSwitchCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_FastHaltWakeUpCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SlowActiveHaltWakeUpCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_PeripheralClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ClockSwitchConfig$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_HSIPrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_CCOConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SYSCLKConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SWIMConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ClockSecuritySystemEnable$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SYSCLKEmergencyClear$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_AdjustHSICalibrationValue$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_GetClockFreq$0_0$0({2}DF,SL:U),C,0,0
S:G$CLK_GetSYSCLKSource$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_SetExtIntSensitivity$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_SetTLISensitivity$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_GetExtIntSensitivity$0_0$0({2}DF,SC:U),C,0,0
S:G$EXTI_GetTLISensitivity$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_Unlock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_Lock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_EraseByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ProgramByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ReadByte$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_ProgramWord$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ReadOptionByte$0_0$0({2}DF,SI:U),C,0,0
S:G$FLASH_ProgramOptionByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_EraseOptionByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_SetLowPowerMode$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_SetProgrammingTime$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_GetLowPowerMode$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_GetProgrammingTime$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_GetBootSize$0_0$0({2}DF,SL:U),C,0,0
S:G$FLASH_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_EraseBlock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ProgramBlock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_WaitForLastOperation$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_Write$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_WriteHigh$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_WriteLow$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_WriteReverse$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_ReadInputData$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_ReadOutputData$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_ReadInputPin$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_ExternalPullUpConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GeneralCallCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GenerateSTART$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GenerateSTOP$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_SoftwareResetCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_StretchClockCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_AcknowledgeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_FastModeDutyCycleConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_ReceiveData$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_Send7bitAddress$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_SendData$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_CheckEvent$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_GetLastEvent$0_0$0({2}DF,SI:U),C,0,0
S:G$I2C_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$ITC_GetCPUCC$0_0$0({2}DF,SC:U),C,0,0
S:G$ITC_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$ITC_GetSoftIntStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ITC_SetSoftwarePriority$0_0$0({2}DF,SV:S),C,0,0
S:G$ITC_GetSoftwarePriority$0_0$0({2}DF,SC:U),C,0,0
S:G$IWDG_WriteAccessCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_SetPrescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_SetReload$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_ReloadCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_Enable$0_0$0({2}DF,SV:S),C,0,0
S:G$RST_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$RST_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_SendData$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_ReceiveData$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_NSSInternalSoftwareCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_TransmitCRC$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_CalculateCRCCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetCRC$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_ResetCRC$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetCRCPolynomial$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_BiDirectionalLineConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC4Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_BDTRConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ICInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_PWMIConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CtrlPWMOutputs$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_InternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ETRClockMode1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ETRClockMode2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ETRConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_TIxExternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectInputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectHallSensor$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectOutputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectMasterSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_EncoderInterfaceConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CounterModeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC3Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC4Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectCOM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CCPreloadControl$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC4PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC4FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1NPolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2NPolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3NPolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC4PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CCxCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CCxNCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectOCxM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare1$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare2$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare3$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare4$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC1Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC2Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC3Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC4Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GetCapture1$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCapture2$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCapture3$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCapture4$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCounter$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetPrescaler$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM1_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM1_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC1Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC2Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC3Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ICInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_PWMIConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_InternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ForcedOC1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ForcedOC2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ForcedOC3Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_CCPreloadControl$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC1PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC2PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC3PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC1PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC2PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC3PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_CCxCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SelectOCxM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCompare1$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCompare2$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCompare3$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetIC1Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetIC2Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetIC3Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GetCapture1$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetCapture2$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetCapture3$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetCounter$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetPrescaler$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM2_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM2_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM2_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC1Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC2Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ICInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_PWMIConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_InternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ForcedOC1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ForcedOC2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_CCPreloadControl$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC1PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC2PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC1PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC2PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_CCxCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SelectOCxM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetCompare1$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetCompare2$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetIC1Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetIC2Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_GetCapture1$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM3_GetCapture2$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM3_GetCounter$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM3_GetPrescaler$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM3_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM3_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM3_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_GetCounter$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_GetPrescaler$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_HalfDuplexCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_IrDAConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_IrDACmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_LINBreakDetectionConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_LINConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_LINCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SmartCardCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SmartCardNACKCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_WakeUpConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_ReceiverWakeUpCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_ReceiveData8$0_0$0({2}DF,SC:U),C,0,0
S:G$UART2_ReceiveData9$0_0$0({2}DF,SI:U),C,0,0
S:G$UART2_SendData8$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SendData9$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SendBreak$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SetAddress$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SetGuardTime$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SetPrescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$UART2_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$UART2_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_GetCounter$0_0$0({2}DF,SC:U),C,0,0
S:G$WWDG_SWReset$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_SetWindowValue$0_0$0({2}DF,SV:S),C,0,0
S:G$uart2_init$0_0$0({2}DF,SV:S),C,0,0
M:pwm
F:G$pwm_init_bipolar_4q$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
F:G$disable_pwm$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
F:G$enable_pwm$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
T:Fpwm$TIM1_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$SMCR$0_0$0({1}SC:U),Z,0,0)({3}S:S$ETR$0_0$0({1}SC:U),Z,0,0)({4}S:S$IER$0_0$0({1}SC:U),Z,0,0)({5}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({6}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({7}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({8}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({10}S:S$CCMR3$0_0$0({1}SC:U),Z,0,0)({11}S:S$CCMR4$0_0$0({1}SC:U),Z,0,0)({12}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({13}S:S$CCER2$0_0$0({1}SC:U),Z,0,0)({14}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({15}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({16}S:S$PSCRH$0_0$0({1}SC:U),Z,0,0)({17}S:S$PSCRL$0_0$0({1}SC:U),Z,0,0)({18}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({19}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({20}S:S$RCR$0_0$0({1}SC:U),Z,0,0)({21}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({22}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({23}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({24}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)({25}S:S$CCR3H$0_0$0({1}SC:U),Z,0,0)({26}S:S$CCR3L$0_0$0({1}SC:U),Z,0,0)({27}S:S$CCR4H$0_0$0({1}SC:U),Z,0,0)({28}S:S$CCR4L$0_0$0({1}SC:U),Z,0,0)({29}S:S$BKR$0_0$0({1}SC:U),Z,0,0)({30}S:S$DTR$0_0$0({1}SC:U),Z,0,0)({31}S:S$OISR$0_0$0({1}SC:U),Z,0,0)]
T:Fpwm$TIM2_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$IER$0_0$0({1}SC:U),Z,0,0)({2}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({5}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({6}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({7}S:S$CCMR3$0_0$0({1}SC:U),Z,0,0)({8}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCER2$0_0$0({1}SC:U),Z,0,0)({10}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({11}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({12}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({13}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({14}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({15}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({16}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({17}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({18}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)({19}S:S$CCR3H$0_0$0({1}SC:U),Z,0,0)({20}S:S$CCR3L$0_0$0({1}SC:U),Z,0,0)]
T:Fpwm$BEEP_struct[({0}S:S$CSR$0_0$0({1}SC:U),Z,0,0)]
T:Fpwm$TIM3_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$IER$0_0$0({1}SC:U),Z,0,0)({2}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({5}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({6}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({7}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({8}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({9}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({10}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({11}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({12}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({13}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({14}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({15}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({16}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)]
T:Fpwm$TIM4_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$IER$0_0$0({1}SC:U),Z,0,0)({2}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({4}S:S$CNTR$0_0$0({1}SC:U),Z,0,0)({5}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({6}S:S$ARR$0_0$0({1}SC:U),Z,0,0)]
T:Fpwm$TIM5_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$SMCR$0_0$0({1}SC:U),Z,0,0)({3}S:S$IER$0_0$0({1}SC:U),Z,0,0)({4}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({7}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({8}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCMR3$0_0$0({1}SC:U),Z,0,0)({10}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({11}S:S$CCER2$0_0$0({1}SC:U),Z,0,0)({12}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({13}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({14}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({15}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({16}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({17}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({18}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({19}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({20}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)({21}S:S$CCR3H$0_0$0({1}SC:U),Z,0,0)({22}S:S$CCR3L$0_0$0({1}SC:U),Z,0,0)]
T:Fpwm$TIM6_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$SMCR$0_0$0({1}SC:U),Z,0,0)({3}S:S$IER$0_0$0({1}SC:U),Z,0,0)({4}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({6}S:S$CNTR$0_0$0({1}SC:U),Z,0,0)({7}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({8}S:S$ARR$0_0$0({1}SC:U),Z,0,0)]
T:Fpwm$IWDG_struct[({0}S:S$KR$0_0$0({1}SC:U),Z,0,0)({1}S:S$PR$0_0$0({1}SC:U),Z,0,0)({2}S:S$RLR$0_0$0({1}SC:U),Z,0,0)]
T:Fpwm$GPIO_struct[({0}S:S$ODR$0_0$0({1}SC:U),Z,0,0)({1}S:S$IDR$0_0$0({1}SC:U),Z,0,0)({2}S:S$DDR$0_0$0({1}SC:U),Z,0,0)({3}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR2$0_0$0({1}SC:U),Z,0,0)]
T:Fpwm$WWDG_struct[({0}S:S$CR$0_0$0({1}SC:U),Z,0,0)({1}S:S$WR$0_0$0({1}SC:U),Z,0,0)]
T:Fpwm$__00000000[({0}S:S$MCR$0_0$0({1}SC:U),Z,0,0)({1}S:S$MSR$0_0$0({1}SC:U),Z,0,0)({2}S:S$TSR$0_0$0({1}SC:U),Z,0,0)({3}S:S$TPR$0_0$0({1}SC:U),Z,0,0)({4}S:S$RFR$0_0$0({1}SC:U),Z,0,0)({5}S:S$IER$0_0$0({1}SC:U),Z,0,0)({6}S:S$DGR$0_0$0({1}SC:U),Z,0,0)({7}S:S$PSR$0_0$0({1}SC:U),Z,0,0)({8}S:S$Page$0_0$0({16}ST__00000001:S),Z,0,0)]
T:Fpwm$EXTI_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)]
T:Fpwm$__00000001[({0}S:S$TxMailbox$0_0$0({16}ST__00000002:S),Z,0,0)({0}S:S$Filter$0_0$0({16}ST__00000003:S),Z,0,0)({0}S:S$Filter01$0_0$0({16}ST__00000004:S),Z,0,0)({0}S:S$Filter23$0_0$0({16}ST__00000005:S),Z,0,0)({0}S:S$Filter45$0_0$0({16}ST__00000006:S),Z,0,0)({0}S:S$Config$0_0$0({16}ST__00000007:S),Z,0,0)({0}S:S$RxFIFO$0_0$0({16}ST__00000008:S),Z,0,0)]
T:Fpwm$__00000002[({0}S:S$MCSR$0_0$0({1}SC:U),Z,0,0)({1}S:S$MDLCR$0_0$0({1}SC:U),Z,0,0)({2}S:S$MIDR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$MIDR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$MIDR3$0_0$0({1}SC:U),Z,0,0)({5}S:S$MIDR4$0_0$0({1}SC:U),Z,0,0)({6}S:S$MDAR1$0_0$0({1}SC:U),Z,0,0)({7}S:S$MDAR2$0_0$0({1}SC:U),Z,0,0)({8}S:S$MDAR3$0_0$0({1}SC:U),Z,0,0)({9}S:S$MDAR4$0_0$0({1}SC:U),Z,0,0)({10}S:S$MDAR5$0_0$0({1}SC:U),Z,0,0)({11}S:S$MDAR6$0_0$0({1}SC:U),Z,0,0)({12}S:S$MDAR7$0_0$0({1}SC:U),Z,0,0)({13}S:S$MDAR8$0_0$0({1}SC:U),Z,0,0)({14}S:S$MTSRL$0_0$0({1}SC:U),Z,0,0)({15}S:S$MTSRH$0_0$0({1}SC:U),Z,0,0)]
T:Fpwm$__00000003[({0}S:S$FR01$0_0$0({1}SC:U),Z,0,0)({1}S:S$FR02$0_0$0({1}SC:U),Z,0,0)({2}S:S$FR03$0_0$0({1}SC:U),Z,0,0)({3}S:S$FR04$0_0$0({1}SC:U),Z,0,0)({4}S:S$FR05$0_0$0({1}SC:U),Z,0,0)({5}S:S$FR06$0_0$0({1}SC:U),Z,0,0)({6}S:S$FR07$0_0$0({1}SC:U),Z,0,0)({7}S:S$FR08$0_0$0({1}SC:U),Z,0,0)({8}S:S$FR09$0_0$0({1}SC:U),Z,0,0)({9}S:S$FR10$0_0$0({1}SC:U),Z,0,0)({10}S:S$FR11$0_0$0({1}SC:U),Z,0,0)({11}S:S$FR12$0_0$0({1}SC:U),Z,0,0)({12}S:S$FR13$0_0$0({1}SC:U),Z,0,0)({13}S:S$FR14$0_0$0({1}SC:U),Z,0,0)({14}S:S$FR15$0_0$0({1}SC:U),Z,0,0)({15}S:S$FR16$0_0$0({1}SC:U),Z,0,0)]
T:Fpwm$__00000004[({0}S:S$F0R1$0_0$0({1}SC:U),Z,0,0)({1}S:S$F0R2$0_0$0({1}SC:U),Z,0,0)({2}S:S$F0R3$0_0$0({1}SC:U),Z,0,0)({3}S:S$F0R4$0_0$0({1}SC:U),Z,0,0)({4}S:S$F0R5$0_0$0({1}SC:U),Z,0,0)({5}S:S$F0R6$0_0$0({1}SC:U),Z,0,0)({6}S:S$F0R7$0_0$0({1}SC:U),Z,0,0)({7}S:S$F0R8$0_0$0({1}SC:U),Z,0,0)({8}S:S$F1R1$0_0$0({1}SC:U),Z,0,0)({9}S:S$F1R2$0_0$0({1}SC:U),Z,0,0)({10}S:S$F1R3$0_0$0({1}SC:U),Z,0,0)({11}S:S$F1R4$0_0$0({1}SC:U),Z,0,0)({12}S:S$F1R5$0_0$0({1}SC:U),Z,0,0)({13}S:S$F1R6$0_0$0({1}SC:U),Z,0,0)({14}S:S$F1R7$0_0$0({1}SC:U),Z,0,0)({15}S:S$F1R8$0_0$0({1}SC:U),Z,0,0)]
T:Fpwm$__00000005[({0}S:S$F2R1$0_0$0({1}SC:U),Z,0,0)({1}S:S$F2R2$0_0$0({1}SC:U),Z,0,0)({2}S:S$F2R3$0_0$0({1}SC:U),Z,0,0)({3}S:S$F2R4$0_0$0({1}SC:U),Z,0,0)({4}S:S$F2R5$0_0$0({1}SC:U),Z,0,0)({5}S:S$F2R6$0_0$0({1}SC:U),Z,0,0)({6}S:S$F2R7$0_0$0({1}SC:U),Z,0,0)({7}S:S$F2R8$0_0$0({1}SC:U),Z,0,0)({8}S:S$F3R1$0_0$0({1}SC:U),Z,0,0)({9}S:S$F3R2$0_0$0({1}SC:U),Z,0,0)({10}S:S$F3R3$0_0$0({1}SC:U),Z,0,0)({11}S:S$F3R4$0_0$0({1}SC:U),Z,0,0)({12}S:S$F3R5$0_0$0({1}SC:U),Z,0,0)({13}S:S$F3R6$0_0$0({1}SC:U),Z,0,0)({14}S:S$F3R7$0_0$0({1}SC:U),Z,0,0)({15}S:S$F3R8$0_0$0({1}SC:U),Z,0,0)]
T:Fpwm$__00000006[({0}S:S$F4R1$0_0$0({1}SC:U),Z,0,0)({1}S:S$F4R2$0_0$0({1}SC:U),Z,0,0)({2}S:S$F4R3$0_0$0({1}SC:U),Z,0,0)({3}S:S$F4R4$0_0$0({1}SC:U),Z,0,0)({4}S:S$F4R5$0_0$0({1}SC:U),Z,0,0)({5}S:S$F4R6$0_0$0({1}SC:U),Z,0,0)({6}S:S$F4R7$0_0$0({1}SC:U),Z,0,0)({7}S:S$F4R8$0_0$0({1}SC:U),Z,0,0)({8}S:S$F5R1$0_0$0({1}SC:U),Z,0,0)({9}S:S$F5R2$0_0$0({1}SC:U),Z,0,0)({10}S:S$F5R3$0_0$0({1}SC:U),Z,0,0)({11}S:S$F5R4$0_0$0({1}SC:U),Z,0,0)({12}S:S$F5R5$0_0$0({1}SC:U),Z,0,0)({13}S:S$F5R6$0_0$0({1}SC:U),Z,0,0)({14}S:S$F5R7$0_0$0({1}SC:U),Z,0,0)({15}S:S$F5R8$0_0$0({1}SC:U),Z,0,0)]
T:Fpwm$__00000007[({0}S:S$ESR$0_0$0({1}SC:U),Z,0,0)({1}S:S$EIER$0_0$0({1}SC:U),Z,0,0)({2}S:S$TECR$0_0$0({1}SC:U),Z,0,0)({3}S:S$RECR$0_0$0({1}SC:U),Z,0,0)({4}S:S$BTR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$BTR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$Reserved1$0_0$0({2}DA2d,SC:U),Z,0,0)({8}S:S$FMR1$0_0$0({1}SC:U),Z,0,0)({9}S:S$FMR2$0_0$0({1}SC:U),Z,0,0)({10}S:S$FCR1$0_0$0({1}SC:U),Z,0,0)({11}S:S$FCR2$0_0$0({1}SC:U),Z,0,0)({12}S:S$FCR3$0_0$0({1}SC:U),Z,0,0)({13}S:S$Reserved2$0_0$0({3}DA3d,SC:U),Z,0,0)]
T:Fpwm$__00000008[({0}S:S$MFMI$0_0$0({1}SC:U),Z,0,0)({1}S:S$MDLCR$0_0$0({1}SC:U),Z,0,0)({2}S:S$MIDR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$MIDR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$MIDR3$0_0$0({1}SC:U),Z,0,0)({5}S:S$MIDR4$0_0$0({1}SC:U),Z,0,0)({6}S:S$MDAR1$0_0$0({1}SC:U),Z,0,0)({7}S:S$MDAR2$0_0$0({1}SC:U),Z,0,0)({8}S:S$MDAR3$0_0$0({1}SC:U),Z,0,0)({9}S:S$MDAR4$0_0$0({1}SC:U),Z,0,0)({10}S:S$MDAR5$0_0$0({1}SC:U),Z,0,0)({11}S:S$MDAR6$0_0$0({1}SC:U),Z,0,0)({12}S:S$MDAR7$0_0$0({1}SC:U),Z,0,0)({13}S:S$MDAR8$0_0$0({1}SC:U),Z,0,0)({14}S:S$MTSRL$0_0$0({1}SC:U),Z,0,0)({15}S:S$MTSRH$0_0$0({1}SC:U),Z,0,0)]
T:Fpwm$UART1_struct[({0}S:S$SR$0_0$0({1}SC:U),Z,0,0)({1}S:S$DR$0_0$0({1}SC:U),Z,0,0)({2}S:S$BRR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$BRR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({7}S:S$CR4$0_0$0({1}SC:U),Z,0,0)({8}S:S$CR5$0_0$0({1}SC:U),Z,0,0)({9}S:S$GTR$0_0$0({1}SC:U),Z,0,0)({10}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)]
T:Fpwm$UART2_struct[({0}S:S$SR$0_0$0({1}SC:U),Z,0,0)({1}S:S$DR$0_0$0({1}SC:U),Z,0,0)({2}S:S$BRR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$BRR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({7}S:S$CR4$0_0$0({1}SC:U),Z,0,0)({8}S:S$CR5$0_0$0({1}SC:U),Z,0,0)({9}S:S$CR6$0_0$0({1}SC:U),Z,0,0)({10}S:S$GTR$0_0$0({1}SC:U),Z,0,0)({11}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)]
T:Fpwm$FLASH_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$NCR2$0_0$0({1}SC:U),Z,0,0)({3}S:S$FPR$0_0$0({1}SC:U),Z,0,0)({4}S:S$NFPR$0_0$0({1}SC:U),Z,0,0)({5}S:S$IAPSR$0_0$0({1}SC:U),Z,0,0)({6}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({7}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)({8}S:S$PUKR$0_0$0({1}SC:U),Z,0,0)({9}S:S$RESERVED3$0_0$0({1}SC:U),Z,0,0)({10}S:S$DUKR$0_0$0({1}SC:U),Z,0,0)]
T:Fpwm$UART3_struct[({0}S:S$SR$0_0$0({1}SC:U),Z,0,0)({1}S:S$DR$0_0$0({1}SC:U),Z,0,0)({2}S:S$BRR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$BRR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({7}S:S$CR4$0_0$0({1}SC:U),Z,0,0)({8}S:S$RESERVED$0_0$0({1}SC:U),Z,0,0)({9}S:S$CR6$0_0$0({1}SC:U),Z,0,0)]
T:Fpwm$I2C_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$FREQR$0_0$0({1}SC:U),Z,0,0)({3}S:S$OARL$0_0$0({1}SC:U),Z,0,0)({4}S:S$OARH$0_0$0({1}SC:U),Z,0,0)({5}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({6}S:S$DR$0_0$0({1}SC:U),Z,0,0)({7}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({8}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({9}S:S$SR3$0_0$0({1}SC:U),Z,0,0)({10}S:S$ITR$0_0$0({1}SC:U),Z,0,0)({11}S:S$CCRL$0_0$0({1}SC:U),Z,0,0)({12}S:S$CCRH$0_0$0({1}SC:U),Z,0,0)({13}S:S$TRISER$0_0$0({1}SC:U),Z,0,0)({14}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)]
T:Fpwm$CFG_struct[({0}S:S$GCR$0_0$0({1}SC:U),Z,0,0)]
T:Fpwm$CLK_struct[({0}S:S$ICKR$0_0$0({1}SC:U),Z,0,0)({1}S:S$ECKR$0_0$0({1}SC:U),Z,0,0)({2}S:S$RESERVED$0_0$0({1}SC:U),Z,0,0)({3}S:S$CMSR$0_0$0({1}SC:U),Z,0,0)({4}S:S$SWR$0_0$0({1}SC:U),Z,0,0)({5}S:S$SWCR$0_0$0({1}SC:U),Z,0,0)({6}S:S$CKDIVR$0_0$0({1}SC:U),Z,0,0)({7}S:S$PCKENR1$0_0$0({1}SC:U),Z,0,0)({8}S:S$CSSR$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCOR$0_0$0({1}SC:U),Z,0,0)({10}S:S$PCKENR2$0_0$0({1}SC:U),Z,0,0)({11}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({12}S:S$HSITRIMR$0_0$0({1}SC:U),Z,0,0)({13}S:S$SWIMCCR$0_0$0({1}SC:U),Z,0,0)]
T:Fpwm$ITC_struct[({0}S:S$ISPR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$ISPR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$ISPR3$0_0$0({1}SC:U),Z,0,0)({3}S:S$ISPR4$0_0$0({1}SC:U),Z,0,0)({4}S:S$ISPR5$0_0$0({1}SC:U),Z,0,0)({5}S:S$ISPR6$0_0$0({1}SC:U),Z,0,0)({6}S:S$ISPR7$0_0$0({1}SC:U),Z,0,0)({7}S:S$ISPR8$0_0$0({1}SC:U),Z,0,0)]
T:Fpwm$SPI_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$ICR$0_0$0({1}SC:U),Z,0,0)({3}S:S$SR$0_0$0({1}SC:U),Z,0,0)({4}S:S$DR$0_0$0({1}SC:U),Z,0,0)({5}S:S$CRCPR$0_0$0({1}SC:U),Z,0,0)({6}S:S$RXCRCR$0_0$0({1}SC:U),Z,0,0)({7}S:S$TXCRCR$0_0$0({1}SC:U),Z,0,0)]
T:Fpwm$AWU_struct[({0}S:S$CSR$0_0$0({1}SC:U),Z,0,0)({1}S:S$APR$0_0$0({1}SC:U),Z,0,0)({2}S:S$TBR$0_0$0({1}SC:U),Z,0,0)]
T:Fpwm$OPT_struct[({0}S:S$OPT0$0_0$0({1}SC:U),Z,0,0)({1}S:S$OPT1$0_0$0({1}SC:U),Z,0,0)({2}S:S$NOPT1$0_0$0({1}SC:U),Z,0,0)({3}S:S$OPT2$0_0$0({1}SC:U),Z,0,0)({4}S:S$NOPT2$0_0$0({1}SC:U),Z,0,0)({5}S:S$OPT3$0_0$0({1}SC:U),Z,0,0)({6}S:S$NOPT3$0_0$0({1}SC:U),Z,0,0)({7}S:S$OPT4$0_0$0({1}SC:U),Z,0,0)({8}S:S$NOPT4$0_0$0({1}SC:U),Z,0,0)({9}S:S$OPT5$0_0$0({1}SC:U),Z,0,0)({10}S:S$NOPT5$0_0$0({1}SC:U),Z,0,0)({11}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({12}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)({13}S:S$OPT7$0_0$0({1}SC:U),Z,0,0)({14}S:S$NOPT7$0_0$0({1}SC:U),Z,0,0)]
T:Fpwm$RST_struct[({0}S:S$SR$0_0$0({1}SC:U),Z,0,0)]
T:Fpwm$ADC1_struct[({0}S:S$DB0RH$0_0$0({1}SC:U),Z,0,0)({1}S:S$DB0RL$0_0$0({1}SC:U),Z,0,0)({2}S:S$DB1RH$0_0$0({1}SC:U),Z,0,0)({3}S:S$DB1RL$0_0$0({1}SC:U),Z,0,0)({4}S:S$DB2RH$0_0$0({1}SC:U),Z,0,0)({5}S:S$DB2RL$0_0$0({1}SC:U),Z,0,0)({6}S:S$DB3RH$0_0$0({1}SC:U),Z,0,0)({7}S:S$DB3RL$0_0$0({1}SC:U),Z,0,0)({8}S:S$DB4RH$0_0$0({1}SC:U),Z,0,0)({9}S:S$DB4RL$0_0$0({1}SC:U),Z,0,0)({10}S:S$DB5RH$0_0$0({1}SC:U),Z,0,0)({11}S:S$DB5RL$0_0$0({1}SC:U),Z,0,0)({12}S:S$DB6RH$0_0$0({1}SC:U),Z,0,0)({13}S:S$DB6RL$0_0$0({1}SC:U),Z,0,0)({14}S:S$DB7RH$0_0$0({1}SC:U),Z,0,0)({15}S:S$DB7RL$0_0$0({1}SC:U),Z,0,0)({16}S:S$DB8RH$0_0$0({1}SC:U),Z,0,0)({17}S:S$DB8RL$0_0$0({1}SC:U),Z,0,0)({18}S:S$DB9RH$0_0$0({1}SC:U),Z,0,0)({19}S:S$DB9RL$0_0$0({1}SC:U),Z,0,0)({20}S:S$RESERVED$0_0$0({12}DA12d,SC:U),Z,0,0)({32}S:S$CSR$0_0$0({1}SC:U),Z,0,0)({33}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({34}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({35}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({36}S:S$DRH$0_0$0({1}SC:U),Z,0,0)({37}S:S$DRL$0_0$0({1}SC:U),Z,0,0)({38}S:S$TDRH$0_0$0({1}SC:U),Z,0,0)({39}S:S$TDRL$0_0$0({1}SC:U),Z,0,0)({40}S:S$HTRH$0_0$0({1}SC:U),Z,0,0)({41}S:S$HTRL$0_0$0({1}SC:U),Z,0,0)({42}S:S$LTRH$0_0$0({1}SC:U),Z,0,0)({43}S:S$LTRL$0_0$0({1}SC:U),Z,0,0)({44}S:S$AWSRH$0_0$0({1}SC:U),Z,0,0)({45}S:S$AWSRL$0_0$0({1}SC:U),Z,0,0)({46}S:S$AWCRH$0_0$0({1}SC:U),Z,0,0)({47}S:S$AWCRL$0_0$0({1}SC:U),Z,0,0)]
S:G$_print_format$0_0$0({2}DF,SI:S),C,0,0
S:G$printf_small$0_0$0({2}DF,SV:S),C,0,0
S:G$printf$0_0$0({2}DF,SI:S),C,0,0
S:G$vprintf$0_0$0({2}DF,SI:S),C,0,0
S:G$sprintf$0_0$0({2}DF,SI:S),C,0,0
S:G$vsprintf$0_0$0({2}DF,SI:S),C,0,0
S:G$puts$0_0$0({2}DF,SI:S),C,0,0
S:G$gets$0_0$0({2}DF,DG,SC:U),C,0,0
S:G$getchar$0_0$0({2}DF,SI:S),C,0,0
S:G$putchar$0_0$0({2}DF,SI:S),C,0,0
S:G$ADC1_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_ScanModeCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_DataBufferCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_SchmittTriggerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_ConversionConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_ExternalTriggerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_AWDChannelConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_StartConversion$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_GetConversionValue$0_0$0({2}DF,SI:U),C,0,0
S:G$ADC1_SetHighThreshold$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_SetLowThreshold$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_GetBufferValue$0_0$0({2}DF,SI:U),C,0,0
S:G$ADC1_GetAWDChannelStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ADC1_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ADC1_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ADC1_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_LSICalibrationConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_IdleModeEnable$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$BEEP_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_LSICalibrationConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_HSECmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_HSICmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_LSICmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_CCOCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ClockSwitchCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_FastHaltWakeUpCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SlowActiveHaltWakeUpCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_PeripheralClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ClockSwitchConfig$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_HSIPrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_CCOConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SYSCLKConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SWIMConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ClockSecuritySystemEnable$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SYSCLKEmergencyClear$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_AdjustHSICalibrationValue$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_GetClockFreq$0_0$0({2}DF,SL:U),C,0,0
S:G$CLK_GetSYSCLKSource$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_SetExtIntSensitivity$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_SetTLISensitivity$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_GetExtIntSensitivity$0_0$0({2}DF,SC:U),C,0,0
S:G$EXTI_GetTLISensitivity$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_Unlock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_Lock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_EraseByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ProgramByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ReadByte$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_ProgramWord$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ReadOptionByte$0_0$0({2}DF,SI:U),C,0,0
S:G$FLASH_ProgramOptionByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_EraseOptionByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_SetLowPowerMode$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_SetProgrammingTime$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_GetLowPowerMode$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_GetProgrammingTime$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_GetBootSize$0_0$0({2}DF,SL:U),C,0,0
S:G$FLASH_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_EraseBlock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ProgramBlock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_WaitForLastOperation$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_Write$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_WriteHigh$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_WriteLow$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_WriteReverse$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_ReadInputData$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_ReadOutputData$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_ReadInputPin$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_ExternalPullUpConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GeneralCallCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GenerateSTART$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GenerateSTOP$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_SoftwareResetCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_StretchClockCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_AcknowledgeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_FastModeDutyCycleConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_ReceiveData$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_Send7bitAddress$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_SendData$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_CheckEvent$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_GetLastEvent$0_0$0({2}DF,SI:U),C,0,0
S:G$I2C_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$ITC_GetCPUCC$0_0$0({2}DF,SC:U),C,0,0
S:G$ITC_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$ITC_GetSoftIntStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ITC_SetSoftwarePriority$0_0$0({2}DF,SV:S),C,0,0
S:G$ITC_GetSoftwarePriority$0_0$0({2}DF,SC:U),C,0,0
S:G$IWDG_WriteAccessCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_SetPrescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_SetReload$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_ReloadCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_Enable$0_0$0({2}DF,SV:S),C,0,0
S:G$RST_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$RST_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_SendData$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_ReceiveData$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_NSSInternalSoftwareCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_TransmitCRC$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_CalculateCRCCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetCRC$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_ResetCRC$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetCRCPolynomial$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_BiDirectionalLineConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC1Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC2Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC3Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ICInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_PWMIConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_InternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ForcedOC1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ForcedOC2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ForcedOC3Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_CCPreloadControl$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC1PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC2PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC3PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC1PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC2PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC3PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_CCxCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SelectOCxM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCompare1$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCompare2$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCompare3$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetIC1Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetIC2Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetIC3Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GetCapture1$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetCapture2$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetCapture3$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetCounter$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetPrescaler$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM2_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM2_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM2_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC1Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC2Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ICInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_PWMIConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_InternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ForcedOC1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ForcedOC2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_CCPreloadControl$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC1PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC2PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC1PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC2PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_CCxCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SelectOCxM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetCompare1$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetCompare2$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetIC1Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetIC2Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_GetCapture1$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM3_GetCapture2$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM3_GetCounter$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM3_GetPrescaler$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM3_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM3_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM3_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_GetCounter$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_GetPrescaler$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_HalfDuplexCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_IrDAConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_IrDACmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_LINBreakDetectionConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_LINConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_LINCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SmartCardCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SmartCardNACKCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_WakeUpConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_ReceiverWakeUpCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_ReceiveData8$0_0$0({2}DF,SC:U),C,0,0
S:G$UART2_ReceiveData9$0_0$0({2}DF,SI:U),C,0,0
S:G$UART2_SendData8$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SendData9$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SendBreak$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SetAddress$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SetGuardTime$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SetPrescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$UART2_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$UART2_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_GetCounter$0_0$0({2}DF,SC:U),C,0,0
S:G$WWDG_SWReset$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_SetWindowValue$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC4Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_BDTRConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ICInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_PWMIConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CtrlPWMOutputs$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_InternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ETRClockMode1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ETRClockMode2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ETRConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_TIxExternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectInputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectHallSensor$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectOutputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectMasterSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_EncoderInterfaceConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CounterModeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC3Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC4Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectCOM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CCPreloadControl$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC4PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC4FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1NPolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2NPolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3NPolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC4PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CCxCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CCxNCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectOCxM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare1$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare2$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare3$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare4$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC1Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC2Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC3Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC4Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GetCapture1$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCapture2$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCapture3$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCapture4$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCounter$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetPrescaler$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM1_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM1_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
M:motor
F:G$motor_controller$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
F:G$TIM1_CAP_COM_IRQHandler$0_0$0({2}DF,SV:S),C,0,-18,1,12,0
S:Lmotor.TIM1_CAP_COM_IRQHandler$p_configuration_variables$1_0$427({2}DG,ST_configuration_variables:S),R,0,0,[]
S:Lmotor.TIM1_CAP_COM_IRQHandler$sloc0$0_1$0({1}SC:U),B,1,-1
S:Lmotor.TIM1_CAP_COM_IRQHandler$sloc1$0_1$0({1}SC:U),B,1,-1
S:Lmotor.TIM1_CAP_COM_IRQHandler$sloc2$0_1$0({2}SI:U),B,1,-2
S:Lmotor.TIM1_CAP_COM_IRQHandler$sloc3$0_1$0({2}SI:S),B,1,-2
S:Lmotor.TIM1_CAP_COM_IRQHandler$sloc4$0_1$0({2}SI:U),B,1,-2
S:Lmotor.TIM1_CAP_COM_IRQHandler$sloc5$0_1$0({2}SI:U),B,1,-2
S:Lmotor.TIM1_CAP_COM_IRQHandler$sloc6$0_1$0({2}SI:S),B,1,-2
S:Lmotor.TIM1_CAP_COM_IRQHandler$sloc7$0_1$0({2}SI:U),B,1,-2
S:Lmotor.TIM1_CAP_COM_IRQHandler$sloc8$0_1$0({2}SI:U),B,1,-2
S:Lmotor.TIM1_CAP_COM_IRQHandler$sloc9$0_1$0({2}SI:S),B,1,-2
S:Lmotor.TIM1_CAP_COM_IRQHandler$sloc10$0_1$0({2}SI:U),B,1,-2
F:G$motor_disable_PWM$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
F:G$motor_enable_PWM$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
F:G$motor_controller_set_state$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lmotor.motor_controller_set_state$ui8_state$1_0$495({1}SC:U),B,1,2
F:G$motor_controller_reset_state$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lmotor.motor_controller_reset_state$ui8_state$1_0$497({1}SC:U),B,1,2
F:G$motor_controller_state_is_set$0_0$0({2}DF,SC:U),Z,0,0,0,0,0
S:Lmotor.motor_controller_state_is_set$ui8_state$1_0$499({1}SC:U),B,1,2
F:G$hall_sensor_init$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
F:G$motor_init$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
F:G$motor_set_pwm_duty_cycle_target$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lmotor.motor_set_pwm_duty_cycle_target$ui8_value$1_0$505({1}SC:U),B,1,2
F:G$motor_set_pwm_duty_cycle_ramp_up_inverse_step$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lmotor.motor_set_pwm_duty_cycle_ramp_up_inverse_step$ui16_value$1_0$509({2}SI:U),B,1,2
F:G$motor_set_pwm_duty_cycle_ramp_down_inverse_step$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lmotor.motor_set_pwm_duty_cycle_ramp_down_inverse_step$ui16_value$1_0$511({2}SI:U),B,1,2
F:G$motor_set_phase_current_max$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lmotor.motor_set_phase_current_max$ui8_value$1_0$513({1}SC:U),B,1,2
F:G$ui16_motor_get_motor_speed_erps$0_0$0({2}DF,SI:U),Z,0,0,0,0,0
F:G$read_battery_voltage$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
F:G$read_battery_current$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
F:G$calc_foc_angle$0_0$0({2}DF,SV:S),Z,0,-8,0,0,0
S:Lmotor.calc_foc_angle$ui16_temp$1_0$522({2}SI:U),R,0,0,[xl,a]
S:Lmotor.calc_foc_angle$ui32_temp$1_0$522({4}SL:U),R,0,0,[yl,yh,xl,xh]
S:Lmotor.calc_foc_angle$ui16_e_phase_voltage$1_0$522({2}SI:U),B,1,-14
S:Lmotor.calc_foc_angle$ui32_i_phase_current_x2$1_0$522({4}SL:U),B,1,-12
S:Lmotor.calc_foc_angle$ui32_l_x1048576$1_0$522({4}SL:U),B,1,-4
S:Lmotor.calc_foc_angle$ui32_w_angular_velocity_x16$1_0$522({4}SL:U),B,1,-8
S:Lmotor.calc_foc_angle$ui16_iwl_128$1_0$522({2}SI:U),R,0,0,[xl,xh]
S:Lmotor.calc_foc_angle$p_configuration_variables$1_0$522({2}DG,ST_configuration_variables:S),B,1,-2
S:Lmotor.calc_foc_angle$sloc0$0_1$0({2}DG,ST_configuration_variables:S),B,1,-2
S:Lmotor.calc_foc_angle$sloc1$0_1$0({2}SI:U),B,1,-4
S:Lmotor.calc_foc_angle$sloc2$0_1$0({2}SI:U),B,1,-14
S:Lmotor.calc_foc_angle$sloc3$0_1$0({4}SL:U),B,1,-12
S:Lmotor.calc_foc_angle$sloc4$0_1$0({4}SL:U),B,1,-8
S:Lmotor.calc_foc_angle$sloc5$0_1$0({4}SL:U),B,1,-4
S:Lmotor.calc_foc_angle$sloc6$0_1$0({4}SL:U),B,1,-4
F:G$asin_table$0_0$0({2}DF,SC:U),Z,0,0,0,0,0
S:Lmotor.asin_table$ui8_inverted_angle_x128$1_0$526({1}SC:U),B,1,2
S:Lmotor.asin_table$ui8_index$1_0$527({1}SC:U),B,1,-1
S:Lmotor.asin_table$sloc0$0_1$0({1}SC:U),B,1,-1
F:G$motor_get_adc_battery_current_filtered_10b$0_0$0({2}DF,SC:U),Z,0,0,0,0,0
F:G$motor_get_adc_battery_voltage_filtered_10b$0_0$0({2}DF,SI:U),Z,0,0,0,0,0
F:G$motor_set_adc_battery_voltage_cut_off$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lmotor.motor_set_adc_battery_voltage_cut_off$ui8_value$1_0$534({1}SC:U),B,1,2
T:Fmotor$TIM1_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$SMCR$0_0$0({1}SC:U),Z,0,0)({3}S:S$ETR$0_0$0({1}SC:U),Z,0,0)({4}S:S$IER$0_0$0({1}SC:U),Z,0,0)({5}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({6}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({7}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({8}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({10}S:S$CCMR3$0_0$0({1}SC:U),Z,0,0)({11}S:S$CCMR4$0_0$0({1}SC:U),Z,0,0)({12}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({13}S:S$CCER2$0_0$0({1}SC:U),Z,0,0)({14}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({15}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({16}S:S$PSCRH$0_0$0({1}SC:U),Z,0,0)({17}S:S$PSCRL$0_0$0({1}SC:U),Z,0,0)({18}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({19}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({20}S:S$RCR$0_0$0({1}SC:U),Z,0,0)({21}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({22}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({23}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({24}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)({25}S:S$CCR3H$0_0$0({1}SC:U),Z,0,0)({26}S:S$CCR3L$0_0$0({1}SC:U),Z,0,0)({27}S:S$CCR4H$0_0$0({1}SC:U),Z,0,0)({28}S:S$CCR4L$0_0$0({1}SC:U),Z,0,0)({29}S:S$BKR$0_0$0({1}SC:U),Z,0,0)({30}S:S$DTR$0_0$0({1}SC:U),Z,0,0)({31}S:S$OISR$0_0$0({1}SC:U),Z,0,0)]
T:Fmotor$TIM2_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$IER$0_0$0({1}SC:U),Z,0,0)({2}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({5}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({6}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({7}S:S$CCMR3$0_0$0({1}SC:U),Z,0,0)({8}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCER2$0_0$0({1}SC:U),Z,0,0)({10}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({11}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({12}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({13}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({14}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({15}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({16}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({17}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({18}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)({19}S:S$CCR3H$0_0$0({1}SC:U),Z,0,0)({20}S:S$CCR3L$0_0$0({1}SC:U),Z,0,0)]
T:Fmotor$BEEP_struct[({0}S:S$CSR$0_0$0({1}SC:U),Z,0,0)]
T:Fmotor$TIM3_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$IER$0_0$0({1}SC:U),Z,0,0)({2}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({5}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({6}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({7}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({8}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({9}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({10}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({11}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({12}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({13}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({14}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({15}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({16}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)]
T:Fmotor$TIM4_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$IER$0_0$0({1}SC:U),Z,0,0)({2}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({4}S:S$CNTR$0_0$0({1}SC:U),Z,0,0)({5}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({6}S:S$ARR$0_0$0({1}SC:U),Z,0,0)]
T:Fmotor$TIM5_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$SMCR$0_0$0({1}SC:U),Z,0,0)({3}S:S$IER$0_0$0({1}SC:U),Z,0,0)({4}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({7}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({8}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCMR3$0_0$0({1}SC:U),Z,0,0)({10}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({11}S:S$CCER2$0_0$0({1}SC:U),Z,0,0)({12}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({13}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({14}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({15}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({16}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({17}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({18}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({19}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({20}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)({21}S:S$CCR3H$0_0$0({1}SC:U),Z,0,0)({22}S:S$CCR3L$0_0$0({1}SC:U),Z,0,0)]
T:Fmotor$TIM6_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$SMCR$0_0$0({1}SC:U),Z,0,0)({3}S:S$IER$0_0$0({1}SC:U),Z,0,0)({4}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({6}S:S$CNTR$0_0$0({1}SC:U),Z,0,0)({7}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({8}S:S$ARR$0_0$0({1}SC:U),Z,0,0)]
T:Fmotor$float_long[({0}S:S$f$0_0$0({4}SF:S),Z,0,0)({0}S:S$l$0_0$0({4}SL:S),Z,0,0)]
T:Fmotor$IWDG_struct[({0}S:S$KR$0_0$0({1}SC:U),Z,0,0)({1}S:S$PR$0_0$0({1}SC:U),Z,0,0)({2}S:S$RLR$0_0$0({1}SC:U),Z,0,0)]
T:Fmotor$GPIO_struct[({0}S:S$ODR$0_0$0({1}SC:U),Z,0,0)({1}S:S$IDR$0_0$0({1}SC:U),Z,0,0)({2}S:S$DDR$0_0$0({1}SC:U),Z,0,0)({3}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR2$0_0$0({1}SC:U),Z,0,0)]
T:Fmotor$WWDG_struct[({0}S:S$CR$0_0$0({1}SC:U),Z,0,0)({1}S:S$WR$0_0$0({1}SC:U),Z,0,0)]
T:Fmotor$__00000000[({0}S:S$MCR$0_0$0({1}SC:U),Z,0,0)({1}S:S$MSR$0_0$0({1}SC:U),Z,0,0)({2}S:S$TSR$0_0$0({1}SC:U),Z,0,0)({3}S:S$TPR$0_0$0({1}SC:U),Z,0,0)({4}S:S$RFR$0_0$0({1}SC:U),Z,0,0)({5}S:S$IER$0_0$0({1}SC:U),Z,0,0)({6}S:S$DGR$0_0$0({1}SC:U),Z,0,0)({7}S:S$PSR$0_0$0({1}SC:U),Z,0,0)({8}S:S$Page$0_0$0({16}ST__00000001:S),Z,0,0)]
T:Fmotor$EXTI_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)]
T:Fmotor$__00000001[({0}S:S$TxMailbox$0_0$0({16}ST__00000002:S),Z,0,0)({0}S:S$Filter$0_0$0({16}ST__00000003:S),Z,0,0)({0}S:S$Filter01$0_0$0({16}ST__00000004:S),Z,0,0)({0}S:S$Filter23$0_0$0({16}ST__00000005:S),Z,0,0)({0}S:S$Filter45$0_0$0({16}ST__00000006:S),Z,0,0)({0}S:S$Config$0_0$0({16}ST__00000007:S),Z,0,0)({0}S:S$RxFIFO$0_0$0({16}ST__00000008:S),Z,0,0)]
T:Fmotor$__00000002[({0}S:S$MCSR$0_0$0({1}SC:U),Z,0,0)({1}S:S$MDLCR$0_0$0({1}SC:U),Z,0,0)({2}S:S$MIDR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$MIDR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$MIDR3$0_0$0({1}SC:U),Z,0,0)({5}S:S$MIDR4$0_0$0({1}SC:U),Z,0,0)({6}S:S$MDAR1$0_0$0({1}SC:U),Z,0,0)({7}S:S$MDAR2$0_0$0({1}SC:U),Z,0,0)({8}S:S$MDAR3$0_0$0({1}SC:U),Z,0,0)({9}S:S$MDAR4$0_0$0({1}SC:U),Z,0,0)({10}S:S$MDAR5$0_0$0({1}SC:U),Z,0,0)({11}S:S$MDAR6$0_0$0({1}SC:U),Z,0,0)({12}S:S$MDAR7$0_0$0({1}SC:U),Z,0,0)({13}S:S$MDAR8$0_0$0({1}SC:U),Z,0,0)({14}S:S$MTSRL$0_0$0({1}SC:U),Z,0,0)({15}S:S$MTSRH$0_0$0({1}SC:U),Z,0,0)]
T:Fmotor$__00000003[({0}S:S$FR01$0_0$0({1}SC:U),Z,0,0)({1}S:S$FR02$0_0$0({1}SC:U),Z,0,0)({2}S:S$FR03$0_0$0({1}SC:U),Z,0,0)({3}S:S$FR04$0_0$0({1}SC:U),Z,0,0)({4}S:S$FR05$0_0$0({1}SC:U),Z,0,0)({5}S:S$FR06$0_0$0({1}SC:U),Z,0,0)({6}S:S$FR07$0_0$0({1}SC:U),Z,0,0)({7}S:S$FR08$0_0$0({1}SC:U),Z,0,0)({8}S:S$FR09$0_0$0({1}SC:U),Z,0,0)({9}S:S$FR10$0_0$0({1}SC:U),Z,0,0)({10}S:S$FR11$0_0$0({1}SC:U),Z,0,0)({11}S:S$FR12$0_0$0({1}SC:U),Z,0,0)({12}S:S$FR13$0_0$0({1}SC:U),Z,0,0)({13}S:S$FR14$0_0$0({1}SC:U),Z,0,0)({14}S:S$FR15$0_0$0({1}SC:U),Z,0,0)({15}S:S$FR16$0_0$0({1}SC:U),Z,0,0)]
T:Fmotor$__00000004[({0}S:S$F0R1$0_0$0({1}SC:U),Z,0,0)({1}S:S$F0R2$0_0$0({1}SC:U),Z,0,0)({2}S:S$F0R3$0_0$0({1}SC:U),Z,0,0)({3}S:S$F0R4$0_0$0({1}SC:U),Z,0,0)({4}S:S$F0R5$0_0$0({1}SC:U),Z,0,0)({5}S:S$F0R6$0_0$0({1}SC:U),Z,0,0)({6}S:S$F0R7$0_0$0({1}SC:U),Z,0,0)({7}S:S$F0R8$0_0$0({1}SC:U),Z,0,0)({8}S:S$F1R1$0_0$0({1}SC:U),Z,0,0)({9}S:S$F1R2$0_0$0({1}SC:U),Z,0,0)({10}S:S$F1R3$0_0$0({1}SC:U),Z,0,0)({11}S:S$F1R4$0_0$0({1}SC:U),Z,0,0)({12}S:S$F1R5$0_0$0({1}SC:U),Z,0,0)({13}S:S$F1R6$0_0$0({1}SC:U),Z,0,0)({14}S:S$F1R7$0_0$0({1}SC:U),Z,0,0)({15}S:S$F1R8$0_0$0({1}SC:U),Z,0,0)]
T:Fmotor$__00000005[({0}S:S$F2R1$0_0$0({1}SC:U),Z,0,0)({1}S:S$F2R2$0_0$0({1}SC:U),Z,0,0)({2}S:S$F2R3$0_0$0({1}SC:U),Z,0,0)({3}S:S$F2R4$0_0$0({1}SC:U),Z,0,0)({4}S:S$F2R5$0_0$0({1}SC:U),Z,0,0)({5}S:S$F2R6$0_0$0({1}SC:U),Z,0,0)({6}S:S$F2R7$0_0$0({1}SC:U),Z,0,0)({7}S:S$F2R8$0_0$0({1}SC:U),Z,0,0)({8}S:S$F3R1$0_0$0({1}SC:U),Z,0,0)({9}S:S$F3R2$0_0$0({1}SC:U),Z,0,0)({10}S:S$F3R3$0_0$0({1}SC:U),Z,0,0)({11}S:S$F3R4$0_0$0({1}SC:U),Z,0,0)({12}S:S$F3R5$0_0$0({1}SC:U),Z,0,0)({13}S:S$F3R6$0_0$0({1}SC:U),Z,0,0)({14}S:S$F3R7$0_0$0({1}SC:U),Z,0,0)({15}S:S$F3R8$0_0$0({1}SC:U),Z,0,0)]
T:Fmotor$__00000006[({0}S:S$F4R1$0_0$0({1}SC:U),Z,0,0)({1}S:S$F4R2$0_0$0({1}SC:U),Z,0,0)({2}S:S$F4R3$0_0$0({1}SC:U),Z,0,0)({3}S:S$F4R4$0_0$0({1}SC:U),Z,0,0)({4}S:S$F4R5$0_0$0({1}SC:U),Z,0,0)({5}S:S$F4R6$0_0$0({1}SC:U),Z,0,0)({6}S:S$F4R7$0_0$0({1}SC:U),Z,0,0)({7}S:S$F4R8$0_0$0({1}SC:U),Z,0,0)({8}S:S$F5R1$0_0$0({1}SC:U),Z,0,0)({9}S:S$F5R2$0_0$0({1}SC:U),Z,0,0)({10}S:S$F5R3$0_0$0({1}SC:U),Z,0,0)({11}S:S$F5R4$0_0$0({1}SC:U),Z,0,0)({12}S:S$F5R5$0_0$0({1}SC:U),Z,0,0)({13}S:S$F5R6$0_0$0({1}SC:U),Z,0,0)({14}S:S$F5R7$0_0$0({1}SC:U),Z,0,0)({15}S:S$F5R8$0_0$0({1}SC:U),Z,0,0)]
T:Fmotor$__00000007[({0}S:S$ESR$0_0$0({1}SC:U),Z,0,0)({1}S:S$EIER$0_0$0({1}SC:U),Z,0,0)({2}S:S$TECR$0_0$0({1}SC:U),Z,0,0)({3}S:S$RECR$0_0$0({1}SC:U),Z,0,0)({4}S:S$BTR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$BTR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$Reserved1$0_0$0({2}DA2d,SC:U),Z,0,0)({8}S:S$FMR1$0_0$0({1}SC:U),Z,0,0)({9}S:S$FMR2$0_0$0({1}SC:U),Z,0,0)({10}S:S$FCR1$0_0$0({1}SC:U),Z,0,0)({11}S:S$FCR2$0_0$0({1}SC:U),Z,0,0)({12}S:S$FCR3$0_0$0({1}SC:U),Z,0,0)({13}S:S$Reserved2$0_0$0({3}DA3d,SC:U),Z,0,0)]
T:Fmotor$__00000008[({0}S:S$MFMI$0_0$0({1}SC:U),Z,0,0)({1}S:S$MDLCR$0_0$0({1}SC:U),Z,0,0)({2}S:S$MIDR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$MIDR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$MIDR3$0_0$0({1}SC:U),Z,0,0)({5}S:S$MIDR4$0_0$0({1}SC:U),Z,0,0)({6}S:S$MDAR1$0_0$0({1}SC:U),Z,0,0)({7}S:S$MDAR2$0_0$0({1}SC:U),Z,0,0)({8}S:S$MDAR3$0_0$0({1}SC:U),Z,0,0)({9}S:S$MDAR4$0_0$0({1}SC:U),Z,0,0)({10}S:S$MDAR5$0_0$0({1}SC:U),Z,0,0)({11}S:S$MDAR6$0_0$0({1}SC:U),Z,0,0)({12}S:S$MDAR7$0_0$0({1}SC:U),Z,0,0)({13}S:S$MDAR8$0_0$0({1}SC:U),Z,0,0)({14}S:S$MTSRL$0_0$0({1}SC:U),Z,0,0)({15}S:S$MTSRH$0_0$0({1}SC:U),Z,0,0)]
T:Fmotor$UART1_struct[({0}S:S$SR$0_0$0({1}SC:U),Z,0,0)({1}S:S$DR$0_0$0({1}SC:U),Z,0,0)({2}S:S$BRR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$BRR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({7}S:S$CR4$0_0$0({1}SC:U),Z,0,0)({8}S:S$CR5$0_0$0({1}SC:U),Z,0,0)({9}S:S$GTR$0_0$0({1}SC:U),Z,0,0)({10}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)]
T:Fmotor$UART2_struct[({0}S:S$SR$0_0$0({1}SC:U),Z,0,0)({1}S:S$DR$0_0$0({1}SC:U),Z,0,0)({2}S:S$BRR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$BRR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({7}S:S$CR4$0_0$0({1}SC:U),Z,0,0)({8}S:S$CR5$0_0$0({1}SC:U),Z,0,0)({9}S:S$CR6$0_0$0({1}SC:U),Z,0,0)({10}S:S$GTR$0_0$0({1}SC:U),Z,0,0)({11}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)]
T:Fmotor$FLASH_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$NCR2$0_0$0({1}SC:U),Z,0,0)({3}S:S$FPR$0_0$0({1}SC:U),Z,0,0)({4}S:S$NFPR$0_0$0({1}SC:U),Z,0,0)({5}S:S$IAPSR$0_0$0({1}SC:U),Z,0,0)({6}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({7}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)({8}S:S$PUKR$0_0$0({1}SC:U),Z,0,0)({9}S:S$RESERVED3$0_0$0({1}SC:U),Z,0,0)({10}S:S$DUKR$0_0$0({1}SC:U),Z,0,0)]
T:Fmotor$UART3_struct[({0}S:S$SR$0_0$0({1}SC:U),Z,0,0)({1}S:S$DR$0_0$0({1}SC:U),Z,0,0)({2}S:S$BRR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$BRR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({7}S:S$CR4$0_0$0({1}SC:U),Z,0,0)({8}S:S$RESERVED$0_0$0({1}SC:U),Z,0,0)({9}S:S$CR6$0_0$0({1}SC:U),Z,0,0)]
T:Fmotor$I2C_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$FREQR$0_0$0({1}SC:U),Z,0,0)({3}S:S$OARL$0_0$0({1}SC:U),Z,0,0)({4}S:S$OARH$0_0$0({1}SC:U),Z,0,0)({5}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({6}S:S$DR$0_0$0({1}SC:U),Z,0,0)({7}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({8}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({9}S:S$SR3$0_0$0({1}SC:U),Z,0,0)({10}S:S$ITR$0_0$0({1}SC:U),Z,0,0)({11}S:S$CCRL$0_0$0({1}SC:U),Z,0,0)({12}S:S$CCRH$0_0$0({1}SC:U),Z,0,0)({13}S:S$TRISER$0_0$0({1}SC:U),Z,0,0)({14}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)]
T:Fmotor$CFG_struct[({0}S:S$GCR$0_0$0({1}SC:U),Z,0,0)]
T:Fmotor$CLK_struct[({0}S:S$ICKR$0_0$0({1}SC:U),Z,0,0)({1}S:S$ECKR$0_0$0({1}SC:U),Z,0,0)({2}S:S$RESERVED$0_0$0({1}SC:U),Z,0,0)({3}S:S$CMSR$0_0$0({1}SC:U),Z,0,0)({4}S:S$SWR$0_0$0({1}SC:U),Z,0,0)({5}S:S$SWCR$0_0$0({1}SC:U),Z,0,0)({6}S:S$CKDIVR$0_0$0({1}SC:U),Z,0,0)({7}S:S$PCKENR1$0_0$0({1}SC:U),Z,0,0)({8}S:S$CSSR$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCOR$0_0$0({1}SC:U),Z,0,0)({10}S:S$PCKENR2$0_0$0({1}SC:U),Z,0,0)({11}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({12}S:S$HSITRIMR$0_0$0({1}SC:U),Z,0,0)({13}S:S$SWIMCCR$0_0$0({1}SC:U),Z,0,0)]
T:Fmotor$ITC_struct[({0}S:S$ISPR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$ISPR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$ISPR3$0_0$0({1}SC:U),Z,0,0)({3}S:S$ISPR4$0_0$0({1}SC:U),Z,0,0)({4}S:S$ISPR5$0_0$0({1}SC:U),Z,0,0)({5}S:S$ISPR6$0_0$0({1}SC:U),Z,0,0)({6}S:S$ISPR7$0_0$0({1}SC:U),Z,0,0)({7}S:S$ISPR8$0_0$0({1}SC:U),Z,0,0)]
T:Fmotor$_configuration_variables[({0}S:S$ui8_assist_level_factor_x10$0_0$0({1}SC:U),Z,0,0)({1}S:S$ui8_battery_max_current$0_0$0({1}SC:U),Z,0,0)({2}S:S$ui8_motor_power_div10$0_0$0({1}SC:U),Z,0,0)({3}S:S$ui16_battery_low_voltage_cut_off_x10$0_0$0({2}SI:U),Z,0,0)({5}S:S$ui16_wheel_perimeter$0_0$0({2}SI:U),Z,0,0)({7}S:S$ui8_lights$0_0$0({1}SC:U),Z,0,0)({8}S:S$ui8_walk_assist$0_0$0({1}SC:U),Z,0,0)({9}S:S$ui8_offroad_mode$0_0$0({1}SC:U),Z,0,0)({10}S:S$ui8_emtb_mode$0_0$0({1}SC:U),Z,0,0)({11}S:S$ui8_emtb_enabled_on_startup$0_0$0({1}SC:U),Z,0,0)({12}S:S$ui8_wheel_max_speed$0_0$0({1}SC:U),Z,0,0)({13}S:S$ui8_motor_type$0_0$0({1}SC:U),Z,0,0)({14}S:S$ui8_motor_assistance_startup_without_pedal_rotation$0_0$0({1}SC:U),Z,0,0)({15}S:S$ui8_target_battery_max_power_div25$0_0$0({1}SC:U),Z,0,0)({16}S:S$configuration_variables$0_0$0({1}SC:U),Z,0,0)({17}S:S$ui8_startup_motor_power_boost_feature_enabled$0_0$0({1}SC:U),Z,0,0)({18}S:S$ui8_startup_motor_power_boost_assist_level$0_0$0({1}SC:U),Z,0,0)({19}S:S$ui8_startup_motor_power_boost_state$0_0$0({1}SC:U),Z,0,0)({20}S:S$ui8_startup_motor_power_boost_limit_to_max_power$0_0$0({1}SC:U),Z,0,0)({21}S:S$ui8_startup_motor_power_boost_time$0_0$0({1}SC:U),Z,0,0)({22}S:S$ui8_startup_motor_power_boost_fade_time$0_0$0({1}SC:U),Z,0,0)({23}S:S$ui8_temperature_limit_feature_enabled$0_0$0({1}SC:U),Z,0,0)({24}S:S$ui8_motor_temperature_min_value_to_limit$0_0$0({1}SC:U),Z,0,0)({25}S:S$ui8_motor_temperature_max_value_to_limit$0_0$0({1}SC:U),Z,0,0)({26}S:S$ui8_temperature_current_limiting_value$0_0$0({1}SC:U),Z,0,0)({27}S:S$ui16_motor_temperature_x2$0_0$0({2}SI:U),Z,0,0)({29}S:S$ui8_motor_temperature$0_0$0({1}SC:U),Z,0,0)({30}S:S$ui8_street_feature_enabled$0_0$0({1}SC:U),Z,0,0)({31}S:S$ui8_street_enabled_on_startup$0_0$0({1}SC:U),Z,0,0)({32}S:S$ui8_street_speed_limit$0_0$0({1}SC:U),Z,0,0)({33}S:S$ui8_street_power_limit_enabled$0_0$0({1}SC:U),Z,0,0)({34}S:S$ui8_street_power_limit_div25$0_0$0({1}SC:U),Z,0,0)({35}S:S$ui8_working_status$0_0$0({1}SC:U),Z,0,0)({36}S:S$ui8_function_code$0_0$0({1}SC:U),Z,0,0)({37}S:S$ui8_fault_code$0_0$0({1}SC:U),Z,0,0)({38}S:S$ui8_battery_cells_number$0_0$0({1}SC:U),Z,0,0)({39}S:S$ui16_battery_pack_resistance_x1000$0_0$0({2}SI:U),Z,0,0)({41}S:S$ui16_oem_wheel_speed_factor$0_0$0({2}SI:U),Z,0,0)({43}S:S$ui8_assist_level_power$0_0$0({5}DA5d,SC:U),Z,0,0)({48}S:S$ui8_startup_motor_power_boost$0_0$0({4}DA4d,SC:U),Z,0,0)({52}S:S$ui8_walk_assist_percentage_current$0_0$0({1}SC:U),Z,0,0)({53}S:S$ui8_walk_assist_pwm_duty_cycle$0_0$0({1}SC:U),Z,0,0)({54}S:S$ui8_walk_assist_pwm_duty_cycle_level$0_0$0({5}DA5d,SC:U),Z,0,0)({59}S:S$ui8_walk_assist_ramp_time$0_0$0({1}SC:U),Z,0,0)({60}S:S$ui8_walk_assist_off_delay_pwm$0_0$0({1}SC:U),Z,0,0)({61}S:S$ui16_walk_assist_off_delay_time$0_0$0({2}SI:U),Z,0,0)({63}S:S$ui8_debug_var$0_0$0({1}SC:U),Z,0,0)]
T:Fmotor$SPI_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$ICR$0_0$0({1}SC:U),Z,0,0)({3}S:S$SR$0_0$0({1}SC:U),Z,0,0)({4}S:S$DR$0_0$0({1}SC:U),Z,0,0)({5}S:S$CRCPR$0_0$0({1}SC:U),Z,0,0)({6}S:S$RXCRCR$0_0$0({1}SC:U),Z,0,0)({7}S:S$TXCRCR$0_0$0({1}SC:U),Z,0,0)]
T:Fmotor$AWU_struct[({0}S:S$CSR$0_0$0({1}SC:U),Z,0,0)({1}S:S$APR$0_0$0({1}SC:U),Z,0,0)({2}S:S$TBR$0_0$0({1}SC:U),Z,0,0)]
T:Fmotor$OPT_struct[({0}S:S$OPT0$0_0$0({1}SC:U),Z,0,0)({1}S:S$OPT1$0_0$0({1}SC:U),Z,0,0)({2}S:S$NOPT1$0_0$0({1}SC:U),Z,0,0)({3}S:S$OPT2$0_0$0({1}SC:U),Z,0,0)({4}S:S$NOPT2$0_0$0({1}SC:U),Z,0,0)({5}S:S$OPT3$0_0$0({1}SC:U),Z,0,0)({6}S:S$NOPT3$0_0$0({1}SC:U),Z,0,0)({7}S:S$OPT4$0_0$0({1}SC:U),Z,0,0)({8}S:S$NOPT4$0_0$0({1}SC:U),Z,0,0)({9}S:S$OPT5$0_0$0({1}SC:U),Z,0,0)({10}S:S$NOPT5$0_0$0({1}SC:U),Z,0,0)({11}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({12}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)({13}S:S$OPT7$0_0$0({1}SC:U),Z,0,0)({14}S:S$NOPT7$0_0$0({1}SC:U),Z,0,0)]
T:Fmotor$pi_controller_state[({0}S:S$ui8_current_value$0_0$0({1}SC:U),Z,0,0)({1}S:S$ui8_target_value$0_0$0({1}SC:U),Z,0,0)({2}S:S$ui8_controller_output_value$0_0$0({1}SC:U),Z,0,0)({3}S:S$ui8_kp_dividend$0_0$0({1}SC:U),Z,0,0)({4}S:S$ui8_kp_divisor$0_0$0({1}SC:U),Z,0,0)({5}S:S$ui8_ki_dividend$0_0$0({1}SC:U),Z,0,0)({6}S:S$ui8_ki_divisor$0_0$0({1}SC:U),Z,0,0)({7}S:S$i16_i_term$0_0$0({2}SI:S),Z,0,0)]
T:Fmotor$RST_struct[({0}S:S$SR$0_0$0({1}SC:U),Z,0,0)]
T:Fmotor$ADC1_struct[({0}S:S$DB0RH$0_0$0({1}SC:U),Z,0,0)({1}S:S$DB0RL$0_0$0({1}SC:U),Z,0,0)({2}S:S$DB1RH$0_0$0({1}SC:U),Z,0,0)({3}S:S$DB1RL$0_0$0({1}SC:U),Z,0,0)({4}S:S$DB2RH$0_0$0({1}SC:U),Z,0,0)({5}S:S$DB2RL$0_0$0({1}SC:U),Z,0,0)({6}S:S$DB3RH$0_0$0({1}SC:U),Z,0,0)({7}S:S$DB3RL$0_0$0({1}SC:U),Z,0,0)({8}S:S$DB4RH$0_0$0({1}SC:U),Z,0,0)({9}S:S$DB4RL$0_0$0({1}SC:U),Z,0,0)({10}S:S$DB5RH$0_0$0({1}SC:U),Z,0,0)({11}S:S$DB5RL$0_0$0({1}SC:U),Z,0,0)({12}S:S$DB6RH$0_0$0({1}SC:U),Z,0,0)({13}S:S$DB6RL$0_0$0({1}SC:U),Z,0,0)({14}S:S$DB7RH$0_0$0({1}SC:U),Z,0,0)({15}S:S$DB7RL$0_0$0({1}SC:U),Z,0,0)({16}S:S$DB8RH$0_0$0({1}SC:U),Z,0,0)({17}S:S$DB8RL$0_0$0({1}SC:U),Z,0,0)({18}S:S$DB9RH$0_0$0({1}SC:U),Z,0,0)({19}S:S$DB9RL$0_0$0({1}SC:U),Z,0,0)({20}S:S$RESERVED$0_0$0({12}DA12d,SC:U),Z,0,0)({32}S:S$CSR$0_0$0({1}SC:U),Z,0,0)({33}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({34}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({35}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({36}S:S$DRH$0_0$0({1}SC:U),Z,0,0)({37}S:S$DRL$0_0$0({1}SC:U),Z,0,0)({38}S:S$TDRH$0_0$0({1}SC:U),Z,0,0)({39}S:S$TDRL$0_0$0({1}SC:U),Z,0,0)({40}S:S$HTRH$0_0$0({1}SC:U),Z,0,0)({41}S:S$HTRL$0_0$0({1}SC:U),Z,0,0)({42}S:S$LTRH$0_0$0({1}SC:U),Z,0,0)({43}S:S$LTRL$0_0$0({1}SC:U),Z,0,0)({44}S:S$AWSRH$0_0$0({1}SC:U),Z,0,0)({45}S:S$AWSRL$0_0$0({1}SC:U),Z,0,0)({46}S:S$AWCRH$0_0$0({1}SC:U),Z,0,0)({47}S:S$AWCRL$0_0$0({1}SC:U),Z,0,0)]
S:G$ui8_svm_table$0_0$0({256}DA256d,SC:U),E,0,0
S:G$ui8_sin_table$0_0$0({60}DA60d,SC:U),E,0,0
S:G$ui16_PWM_cycles_counter$0_0$0({2}SI:U),E,0,0
S:G$ui16_PWM_cycles_counter_6$0_0$0({2}SI:U),E,0,0
S:G$ui16_PWM_cycles_counter_total$0_0$0({2}SI:U),E,0,0
S:G$ui16_max_motor_speed_erps$0_0$0({2}SI:U),E,0,0
S:Fmotor$ui16_motor_speed_erps$0_0$0({2}SI:U),E,0,0
S:G$ui8_svm_table_index$0_0$0({1}SC:U),E,0,0
S:G$ui8_motor_rotor_absolute_angle$0_0$0({1}SC:U),E,0,0
S:G$ui8_motor_rotor_angle$0_0$0({1}SC:U),E,0,0
S:G$ui8_foc_angle$0_0$0({1}SC:U),E,0,0
S:G$ui8_interpolation_angle$0_0$0({1}SC:U),E,0,0
S:G$ui16_foc_angle_accumulated$0_0$0({2}SI:U),E,0,0
S:G$ui8_motor_commutation_type$0_0$0({1}SC:U),E,0,0
S:G$ui8_motor_controller_state$0_0$0({1}SC:U),E,0,0
S:G$ui8_hall_sensors_state$0_0$0({1}SC:U),E,0,0
S:G$ui8_hall_sensors_state_last$0_0$0({1}SC:U),E,0,0
S:G$ui8_half_erps_flag$0_0$0({1}SC:U),E,0,0
S:G$ui8_duty_cycle$0_0$0({1}SC:U),E,0,0
S:Fmotor$ui8_duty_cycle_target$0_0$0({1}SC:U),E,0,0
S:G$ui16_duty_cycle_ramp_up_inverse_step$0_0$0({2}SI:U),E,0,0
S:G$ui16_duty_cycle_ramp_down_inverse_step$0_0$0({2}SI:U),E,0,0
S:G$ui16_counter_duty_cycle_ramp_up$0_0$0({2}SI:U),E,0,0
S:G$ui16_counter_duty_cycle_ramp_down$0_0$0({2}SI:U),E,0,0
S:G$ui8_phase_a_voltage$0_0$0({1}SC:U),E,0,0
S:G$ui8_phase_b_voltage$0_0$0({1}SC:U),E,0,0
S:G$ui8_phase_c_voltage$0_0$0({1}SC:U),E,0,0
S:G$ui16_counter_adc_battery_current_ramp_up$0_0$0({2}SI:U),E,0,0
S:G$ui8_controller_adc_battery_max_current$0_0$0({1}SC:U),E,0,0
S:G$ui16_counter_adc_motor_current_ramp_up$0_0$0({2}SI:U),E,0,0
S:G$ui8_controller_adc_motor_max_current$0_0$0({1}SC:U),E,0,0
S:G$ui8_first_time_run_flag$0_0$0({1}SC:U),E,0,0
S:G$ui8_adc_battery_voltage_cut_off$0_0$0({1}SC:U),E,0,0
S:G$ui16_adc_battery_voltage_accumulated$0_0$0({2}SI:U),E,0,0
S:G$ui16_adc_battery_voltage_filtered_10b$0_0$0({2}SI:U),E,0,0
S:G$ui16_adc_battery_current_accumulated$0_0$0({2}SI:U),E,0,0
S:G$ui8_adc_battery_current_filtered_10b$0_0$0({1}SC:U),E,0,0
S:G$ui16_adc_battery_current_10b$0_0$0({2}SI:U),E,0,0
S:G$ui8_adc_battery_current$0_0$0({1}SC:U),E,0,0
S:Fmotor$ui8_adc_motor_phase_current$0_0$0({1}SC:U),E,0,0
S:G$ui8_current_controller_counter$0_0$0({1}SC:U),E,0,0
S:G$ui8_current_controller_flag$0_0$0({1}SC:U),E,0,0
S:G$ui8_adc_target_motor_phase_max_current$0_0$0({1}SC:U),E,0,0
S:G$ui8_adc_motor_phase_current_offset$0_0$0({1}SC:U),E,0,0
S:G$ui8_pas_state$0_0$0({1}SC:U),E,0,0
S:G$ui8_pas_state_old$0_0$0({1}SC:U),E,0,0
S:G$ui8_pas_after_first_pulse$0_0$0({1}SC:U),E,0,0
S:G$ui16_pas_counter$0_0$0({2}SI:U),E,0,0
S:G$ui16_torque_sensor_throttle_processed_value$0_0$0({2}SI:U),E,0,0
S:G$ui8_torque_sensor_pas_signal_change_counter$0_0$0({1}SC:U),E,0,0
S:G$ui16_torque_sensor_throttle_max_value$0_0$0({2}SI:U),E,0,0
S:G$ui16_torque_sensor_throttle_value$0_0$0({2}SI:U),E,0,0
S:G$ui8_wheel_speed_sensor_state$0_0$0({1}SC:U),E,0,0
S:G$ui8_wheel_speed_sensor_state_old$0_0$0({1}SC:U),E,0,0
S:G$ui16_wheel_speed_sensor_counter$0_0$0({2}SI:U),E,0,0
S:G$ui8_wheel_speed_sensor_change_counter$0_0$0({1}SC:U),E,0,0
S:G$ui8_adc_torque_sensor_min_value$0_0$0({1}SC:U),E,0,0
S:G$ui8_adc_torque_sensor_max_value$0_0$0({1}SC:U),E,0,0
S:G$ui8_adc_battery_current_offset$0_0$0({1}SC:U),E,0,0
S:G$ui8_ebike_app_state$0_0$0({1}SC:U),E,0,0
S:G$ui8_adc_target_battery_max_current$0_0$0({1}SC:U),E,0,0
S:G$ui8_adc_target_motor_max_current$0_0$0({1}SC:U),E,0,0
S:G$ui16_pas_pwm_cycles_ticks$0_0$0({2}SI:U),E,0,0
S:G$ui8_pas_direction$0_0$0({1}SC:U),E,0,0
S:G$ui8_pedaling_direction$0_0$0({1}SC:U),E,0,0
S:G$ui8_pas_cadence_rpm$0_0$0({1}SC:U),E,0,0
S:G$ui16_wheel_speed_sensor_pwm_cycles_ticks$0_0$0({2}SI:U),E,0,0
S:G$ui8_wheel_speed_sensor_is_disconnected$0_0$0({1}SC:U),E,0,0
S:G$ui32_wheel_speed_sensor_tick_counter$0_0$0({4}SL:U),E,0,0
S:G$ui16_value$0_0$0({2}SI:U),E,0,0
S:Lmotor.TIM1_CAP_COM_IRQHandler$ui8_temp$1_0$427({1}SC:U),E,0,0
S:Lmotor.TIM1_CAP_COM_IRQHandler$valuesAreTooHigh$1_0$427({1}SC:U),E,0,0
S:G$_print_format$0_0$0({2}DF,SI:S),C,0,0
S:G$printf_small$0_0$0({2}DF,SV:S),C,0,0
S:G$printf$0_0$0({2}DF,SI:S),C,0,0
S:G$vprintf$0_0$0({2}DF,SI:S),C,0,0
S:G$sprintf$0_0$0({2}DF,SI:S),C,0,0
S:G$vsprintf$0_0$0({2}DF,SI:S),C,0,0
S:G$puts$0_0$0({2}DF,SI:S),C,0,0
S:G$gets$0_0$0({2}DF,DG,SC:U),C,0,0
S:G$motor_set_current_max$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_ScanModeCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_DataBufferCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_SchmittTriggerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_ConversionConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_ExternalTriggerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_AWDChannelConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_StartConversion$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_GetConversionValue$0_0$0({2}DF,SI:U),C,0,0
S:G$ADC1_SetHighThreshold$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_SetLowThreshold$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_GetBufferValue$0_0$0({2}DF,SI:U),C,0,0
S:G$ADC1_GetAWDChannelStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ADC1_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ADC1_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ADC1_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_LSICalibrationConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_IdleModeEnable$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$BEEP_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_LSICalibrationConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_HSECmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_HSICmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_LSICmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_CCOCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ClockSwitchCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_FastHaltWakeUpCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SlowActiveHaltWakeUpCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_PeripheralClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ClockSwitchConfig$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_HSIPrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_CCOConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SYSCLKConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SWIMConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ClockSecuritySystemEnable$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SYSCLKEmergencyClear$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_AdjustHSICalibrationValue$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_GetClockFreq$0_0$0({2}DF,SL:U),C,0,0
S:G$CLK_GetSYSCLKSource$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_SetExtIntSensitivity$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_SetTLISensitivity$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_GetExtIntSensitivity$0_0$0({2}DF,SC:U),C,0,0
S:G$EXTI_GetTLISensitivity$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_Unlock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_Lock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_EraseByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ProgramByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ReadByte$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_ProgramWord$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ReadOptionByte$0_0$0({2}DF,SI:U),C,0,0
S:G$FLASH_ProgramOptionByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_EraseOptionByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_SetLowPowerMode$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_SetProgrammingTime$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_GetLowPowerMode$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_GetProgrammingTime$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_GetBootSize$0_0$0({2}DF,SL:U),C,0,0
S:G$FLASH_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_EraseBlock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ProgramBlock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_WaitForLastOperation$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GeneralCallCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GenerateSTART$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GenerateSTOP$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_SoftwareResetCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_StretchClockCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_AcknowledgeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_FastModeDutyCycleConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_ReceiveData$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_Send7bitAddress$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_SendData$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_CheckEvent$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_GetLastEvent$0_0$0({2}DF,SI:U),C,0,0
S:G$I2C_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$ITC_GetCPUCC$0_0$0({2}DF,SC:U),C,0,0
S:G$ITC_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$ITC_GetSoftIntStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ITC_SetSoftwarePriority$0_0$0({2}DF,SV:S),C,0,0
S:G$ITC_GetSoftwarePriority$0_0$0({2}DF,SC:U),C,0,0
S:G$IWDG_WriteAccessCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_SetPrescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_SetReload$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_ReloadCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_Enable$0_0$0({2}DF,SV:S),C,0,0
S:G$RST_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$RST_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_SendData$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_ReceiveData$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_NSSInternalSoftwareCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_TransmitCRC$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_CalculateCRCCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetCRC$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_ResetCRC$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetCRCPolynomial$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_BiDirectionalLineConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC4Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_BDTRConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ICInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_PWMIConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CtrlPWMOutputs$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_InternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ETRClockMode1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ETRClockMode2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ETRConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_TIxExternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectInputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectHallSensor$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectOutputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectMasterSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_EncoderInterfaceConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CounterModeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC3Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC4Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectCOM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CCPreloadControl$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC4PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC4FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1NPolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2NPolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3NPolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC4PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CCxCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CCxNCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectOCxM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare1$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare2$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare3$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare4$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC1Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC2Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC3Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC4Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GetCapture1$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCapture2$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCapture3$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCapture4$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCounter$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetPrescaler$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM1_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM1_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC1Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC2Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC3Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ICInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_PWMIConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_InternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ForcedOC1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ForcedOC2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ForcedOC3Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_CCPreloadControl$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC1PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC2PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC3PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC1PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC2PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC3PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_CCxCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SelectOCxM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCompare1$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCompare2$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCompare3$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetIC1Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetIC2Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetIC3Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GetCapture1$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetCapture2$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetCapture3$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetCounter$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetPrescaler$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM2_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM2_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM2_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC1Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC2Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ICInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_PWMIConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_InternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ForcedOC1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ForcedOC2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_CCPreloadControl$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC1PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC2PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC1PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC2PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_CCxCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SelectOCxM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetCompare1$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetCompare2$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetIC1Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetIC2Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_GetCapture1$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM3_GetCapture2$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM3_GetCounter$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM3_GetPrescaler$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM3_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM3_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM3_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_GetCounter$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_GetPrescaler$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_HalfDuplexCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_IrDAConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_IrDACmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_LINBreakDetectionConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_LINConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_LINCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SmartCardCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SmartCardNACKCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_WakeUpConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_ReceiverWakeUpCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_ReceiveData8$0_0$0({2}DF,SC:U),C,0,0
S:G$UART2_ReceiveData9$0_0$0({2}DF,SI:U),C,0,0
S:G$UART2_SendData8$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SendData9$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SendBreak$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SetAddress$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SetGuardTime$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SetPrescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$UART2_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$UART2_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_GetCounter$0_0$0({2}DF,SC:U),C,0,0
S:G$WWDG_SWReset$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_SetWindowValue$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_Write$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_WriteHigh$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_WriteLow$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_WriteReverse$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_ReadInputData$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_ReadOutputData$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_ReadInputPin$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_ExternalPullUpConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ebike_app_init$0_0$0({2}DF,SV:S),C,0,0
S:G$ebike_app_controller$0_0$0({2}DF,SV:S),C,0,0
S:G$get_configuration_variables$0_0$0({2}DF,DG,ST_configuration_variables:S),C,0,0
S:G$pwm_init_bipolar_4q$0_0$0({2}DF,SV:S),C,0,0
S:G$disable_pwm$0_0$0({2}DF,SV:S),C,0,0
S:G$enable_pwm$0_0$0({2}DF,SV:S),C,0,0
S:G$adc_init$0_0$0({2}DF,SV:S),C,0,0
S:G$ui16_adc_read_battery_current_10b$0_0$0({2}DF,SI:U),C,0,0
S:G$ui16_adc_read_battery_voltage_10b$0_0$0({2}DF,SI:U),C,0,0
S:G$ui16_adc_read_torque_sensor_10b$0_0$0({2}DF,SI:U),C,0,0
S:G$ui16_adc_read_throttle_10b$0_0$0({2}DF,SI:U),C,0,0
S:G$map$0_0$0({2}DF,SL:S),C,0,0
S:G$map_inverse$0_0$0({2}DF,SL:S),C,0,0
S:G$ui8_max$0_0$0({2}DF,SC:U),C,0,0
S:G$ui8_min$0_0$0({2}DF,SC:U),C,0,0
S:G$pi_controller$0_0$0({2}DF,SV:S),C,0,0
S:G$pi_controller_reset$0_0$0({2}DF,SV:S),C,0,0
S:G$crc16$0_0$0({2}DF,SV:S),C,0,0
S:G$ui8_limit_max$0_0$0({2}DF,SV:S),C,0,0
S:G$uart2_init$0_0$0({2}DF,SV:S),C,0,0
S:G$putchar$0_0$0({2}DF,SI:S),C,0,0
S:G$getchar$0_0$0({2}DF,SI:S),C,0,0
S:G$watchdog_init$0_0$0({2}DF,SV:S),C,0,0
S:G$sinf$0_0$0({2}DF,SF:S),C,0,0
S:G$cosf$0_0$0({2}DF,SF:S),C,0,0
S:G$tanf$0_0$0({2}DF,SF:S),C,0,0
S:G$cotf$0_0$0({2}DF,SF:S),C,0,0
S:G$asinf$0_0$0({2}DF,SF:S),C,0,0
S:G$acosf$0_0$0({2}DF,SF:S),C,0,0
S:G$atanf$0_0$0({2}DF,SF:S),C,0,0
S:G$atan2f$0_0$0({2}DF,SF:S),C,0,0
S:G$sinhf$0_0$0({2}DF,SF:S),C,0,0
S:G$coshf$0_0$0({2}DF,SF:S),C,0,0
S:G$tanhf$0_0$0({2}DF,SF:S),C,0,0
S:G$expf$0_0$0({2}DF,SF:S),C,0,0
S:G$logf$0_0$0({2}DF,SF:S),C,0,0
S:G$log10f$0_0$0({2}DF,SF:S),C,0,0
S:G$powf$0_0$0({2}DF,SF:S),C,0,0
S:G$sqrtf$0_0$0({2}DF,SF:S),C,0,0
S:G$fabsf$0_0$0({2}DF,SF:S),C,0,0
S:G$frexpf$0_0$0({2}DF,SF:S),C,0,0
S:G$ldexpf$0_0$0({2}DF,SF:S),C,0,0
S:G$ceilf$0_0$0({2}DF,SF:S),C,0,0
S:G$floorf$0_0$0({2}DF,SF:S),C,0,0
S:G$modff$0_0$0({2}DF,SF:S),C,0,0
S:G$isnan$0_0$0({2}DF,SI:S),C,0,0
S:G$isinf$0_0$0({2}DF,SI:S),C,0,0
S:G$TIM1_CAP_COM_IRQHandler$0_0$0({2}DF,SV:S),C,0,-18
M:wheel_speed_sensor
F:G$wheel_speed_sensor_init$0_0$0({2}DF,SV:S),C,0,0,0,0,0
T:Fwheel_speed_sensor$TIM1_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$SMCR$0_0$0({1}SC:U),Z,0,0)({3}S:S$ETR$0_0$0({1}SC:U),Z,0,0)({4}S:S$IER$0_0$0({1}SC:U),Z,0,0)({5}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({6}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({7}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({8}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({10}S:S$CCMR3$0_0$0({1}SC:U),Z,0,0)({11}S:S$CCMR4$0_0$0({1}SC:U),Z,0,0)({12}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({13}S:S$CCER2$0_0$0({1}SC:U),Z,0,0)({14}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({15}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({16}S:S$PSCRH$0_0$0({1}SC:U),Z,0,0)({17}S:S$PSCRL$0_0$0({1}SC:U),Z,0,0)({18}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({19}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({20}S:S$RCR$0_0$0({1}SC:U),Z,0,0)({21}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({22}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({23}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({24}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)({25}S:S$CCR3H$0_0$0({1}SC:U),Z,0,0)({26}S:S$CCR3L$0_0$0({1}SC:U),Z,0,0)({27}S:S$CCR4H$0_0$0({1}SC:U),Z,0,0)({28}S:S$CCR4L$0_0$0({1}SC:U),Z,0,0)({29}S:S$BKR$0_0$0({1}SC:U),Z,0,0)({30}S:S$DTR$0_0$0({1}SC:U),Z,0,0)({31}S:S$OISR$0_0$0({1}SC:U),Z,0,0)]
T:Fwheel_speed_sensor$TIM2_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$IER$0_0$0({1}SC:U),Z,0,0)({2}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({5}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({6}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({7}S:S$CCMR3$0_0$0({1}SC:U),Z,0,0)({8}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCER2$0_0$0({1}SC:U),Z,0,0)({10}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({11}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({12}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({13}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({14}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({15}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({16}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({17}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({18}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)({19}S:S$CCR3H$0_0$0({1}SC:U),Z,0,0)({20}S:S$CCR3L$0_0$0({1}SC:U),Z,0,0)]
T:Fwheel_speed_sensor$BEEP_struct[({0}S:S$CSR$0_0$0({1}SC:U),Z,0,0)]
T:Fwheel_speed_sensor$TIM3_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$IER$0_0$0({1}SC:U),Z,0,0)({2}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({5}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({6}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({7}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({8}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({9}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({10}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({11}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({12}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({13}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({14}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({15}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({16}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)]
T:Fwheel_speed_sensor$TIM4_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$IER$0_0$0({1}SC:U),Z,0,0)({2}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({4}S:S$CNTR$0_0$0({1}SC:U),Z,0,0)({5}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({6}S:S$ARR$0_0$0({1}SC:U),Z,0,0)]
T:Fwheel_speed_sensor$TIM5_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$SMCR$0_0$0({1}SC:U),Z,0,0)({3}S:S$IER$0_0$0({1}SC:U),Z,0,0)({4}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({7}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({8}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCMR3$0_0$0({1}SC:U),Z,0,0)({10}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({11}S:S$CCER2$0_0$0({1}SC:U),Z,0,0)({12}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({13}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({14}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({15}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({16}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({17}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({18}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({19}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({20}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)({21}S:S$CCR3H$0_0$0({1}SC:U),Z,0,0)({22}S:S$CCR3L$0_0$0({1}SC:U),Z,0,0)]
T:Fwheel_speed_sensor$TIM6_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$SMCR$0_0$0({1}SC:U),Z,0,0)({3}S:S$IER$0_0$0({1}SC:U),Z,0,0)({4}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({6}S:S$CNTR$0_0$0({1}SC:U),Z,0,0)({7}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({8}S:S$ARR$0_0$0({1}SC:U),Z,0,0)]
T:Fwheel_speed_sensor$IWDG_struct[({0}S:S$KR$0_0$0({1}SC:U),Z,0,0)({1}S:S$PR$0_0$0({1}SC:U),Z,0,0)({2}S:S$RLR$0_0$0({1}SC:U),Z,0,0)]
T:Fwheel_speed_sensor$GPIO_struct[({0}S:S$ODR$0_0$0({1}SC:U),Z,0,0)({1}S:S$IDR$0_0$0({1}SC:U),Z,0,0)({2}S:S$DDR$0_0$0({1}SC:U),Z,0,0)({3}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR2$0_0$0({1}SC:U),Z,0,0)]
T:Fwheel_speed_sensor$WWDG_struct[({0}S:S$CR$0_0$0({1}SC:U),Z,0,0)({1}S:S$WR$0_0$0({1}SC:U),Z,0,0)]
T:Fwheel_speed_sensor$__00000000[({0}S:S$MCR$0_0$0({1}SC:U),Z,0,0)({1}S:S$MSR$0_0$0({1}SC:U),Z,0,0)({2}S:S$TSR$0_0$0({1}SC:U),Z,0,0)({3}S:S$TPR$0_0$0({1}SC:U),Z,0,0)({4}S:S$RFR$0_0$0({1}SC:U),Z,0,0)({5}S:S$IER$0_0$0({1}SC:U),Z,0,0)({6}S:S$DGR$0_0$0({1}SC:U),Z,0,0)({7}S:S$PSR$0_0$0({1}SC:U),Z,0,0)({8}S:S$Page$0_0$0({16}ST__00000001:S),Z,0,0)]
T:Fwheel_speed_sensor$EXTI_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)]
T:Fwheel_speed_sensor$__00000001[({0}S:S$TxMailbox$0_0$0({16}ST__00000002:S),Z,0,0)({0}S:S$Filter$0_0$0({16}ST__00000003:S),Z,0,0)({0}S:S$Filter01$0_0$0({16}ST__00000004:S),Z,0,0)({0}S:S$Filter23$0_0$0({16}ST__00000005:S),Z,0,0)({0}S:S$Filter45$0_0$0({16}ST__00000006:S),Z,0,0)({0}S:S$Config$0_0$0({16}ST__00000007:S),Z,0,0)({0}S:S$RxFIFO$0_0$0({16}ST__00000008:S),Z,0,0)]
T:Fwheel_speed_sensor$__00000002[({0}S:S$MCSR$0_0$0({1}SC:U),Z,0,0)({1}S:S$MDLCR$0_0$0({1}SC:U),Z,0,0)({2}S:S$MIDR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$MIDR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$MIDR3$0_0$0({1}SC:U),Z,0,0)({5}S:S$MIDR4$0_0$0({1}SC:U),Z,0,0)({6}S:S$MDAR1$0_0$0({1}SC:U),Z,0,0)({7}S:S$MDAR2$0_0$0({1}SC:U),Z,0,0)({8}S:S$MDAR3$0_0$0({1}SC:U),Z,0,0)({9}S:S$MDAR4$0_0$0({1}SC:U),Z,0,0)({10}S:S$MDAR5$0_0$0({1}SC:U),Z,0,0)({11}S:S$MDAR6$0_0$0({1}SC:U),Z,0,0)({12}S:S$MDAR7$0_0$0({1}SC:U),Z,0,0)({13}S:S$MDAR8$0_0$0({1}SC:U),Z,0,0)({14}S:S$MTSRL$0_0$0({1}SC:U),Z,0,0)({15}S:S$MTSRH$0_0$0({1}SC:U),Z,0,0)]
T:Fwheel_speed_sensor$__00000003[({0}S:S$FR01$0_0$0({1}SC:U),Z,0,0)({1}S:S$FR02$0_0$0({1}SC:U),Z,0,0)({2}S:S$FR03$0_0$0({1}SC:U),Z,0,0)({3}S:S$FR04$0_0$0({1}SC:U),Z,0,0)({4}S:S$FR05$0_0$0({1}SC:U),Z,0,0)({5}S:S$FR06$0_0$0({1}SC:U),Z,0,0)({6}S:S$FR07$0_0$0({1}SC:U),Z,0,0)({7}S:S$FR08$0_0$0({1}SC:U),Z,0,0)({8}S:S$FR09$0_0$0({1}SC:U),Z,0,0)({9}S:S$FR10$0_0$0({1}SC:U),Z,0,0)({10}S:S$FR11$0_0$0({1}SC:U),Z,0,0)({11}S:S$FR12$0_0$0({1}SC:U),Z,0,0)({12}S:S$FR13$0_0$0({1}SC:U),Z,0,0)({13}S:S$FR14$0_0$0({1}SC:U),Z,0,0)({14}S:S$FR15$0_0$0({1}SC:U),Z,0,0)({15}S:S$FR16$0_0$0({1}SC:U),Z,0,0)]
T:Fwheel_speed_sensor$__00000004[({0}S:S$F0R1$0_0$0({1}SC:U),Z,0,0)({1}S:S$F0R2$0_0$0({1}SC:U),Z,0,0)({2}S:S$F0R3$0_0$0({1}SC:U),Z,0,0)({3}S:S$F0R4$0_0$0({1}SC:U),Z,0,0)({4}S:S$F0R5$0_0$0({1}SC:U),Z,0,0)({5}S:S$F0R6$0_0$0({1}SC:U),Z,0,0)({6}S:S$F0R7$0_0$0({1}SC:U),Z,0,0)({7}S:S$F0R8$0_0$0({1}SC:U),Z,0,0)({8}S:S$F1R1$0_0$0({1}SC:U),Z,0,0)({9}S:S$F1R2$0_0$0({1}SC:U),Z,0,0)({10}S:S$F1R3$0_0$0({1}SC:U),Z,0,0)({11}S:S$F1R4$0_0$0({1}SC:U),Z,0,0)({12}S:S$F1R5$0_0$0({1}SC:U),Z,0,0)({13}S:S$F1R6$0_0$0({1}SC:U),Z,0,0)({14}S:S$F1R7$0_0$0({1}SC:U),Z,0,0)({15}S:S$F1R8$0_0$0({1}SC:U),Z,0,0)]
T:Fwheel_speed_sensor$__00000005[({0}S:S$F2R1$0_0$0({1}SC:U),Z,0,0)({1}S:S$F2R2$0_0$0({1}SC:U),Z,0,0)({2}S:S$F2R3$0_0$0({1}SC:U),Z,0,0)({3}S:S$F2R4$0_0$0({1}SC:U),Z,0,0)({4}S:S$F2R5$0_0$0({1}SC:U),Z,0,0)({5}S:S$F2R6$0_0$0({1}SC:U),Z,0,0)({6}S:S$F2R7$0_0$0({1}SC:U),Z,0,0)({7}S:S$F2R8$0_0$0({1}SC:U),Z,0,0)({8}S:S$F3R1$0_0$0({1}SC:U),Z,0,0)({9}S:S$F3R2$0_0$0({1}SC:U),Z,0,0)({10}S:S$F3R3$0_0$0({1}SC:U),Z,0,0)({11}S:S$F3R4$0_0$0({1}SC:U),Z,0,0)({12}S:S$F3R5$0_0$0({1}SC:U),Z,0,0)({13}S:S$F3R6$0_0$0({1}SC:U),Z,0,0)({14}S:S$F3R7$0_0$0({1}SC:U),Z,0,0)({15}S:S$F3R8$0_0$0({1}SC:U),Z,0,0)]
T:Fwheel_speed_sensor$__00000006[({0}S:S$F4R1$0_0$0({1}SC:U),Z,0,0)({1}S:S$F4R2$0_0$0({1}SC:U),Z,0,0)({2}S:S$F4R3$0_0$0({1}SC:U),Z,0,0)({3}S:S$F4R4$0_0$0({1}SC:U),Z,0,0)({4}S:S$F4R5$0_0$0({1}SC:U),Z,0,0)({5}S:S$F4R6$0_0$0({1}SC:U),Z,0,0)({6}S:S$F4R7$0_0$0({1}SC:U),Z,0,0)({7}S:S$F4R8$0_0$0({1}SC:U),Z,0,0)({8}S:S$F5R1$0_0$0({1}SC:U),Z,0,0)({9}S:S$F5R2$0_0$0({1}SC:U),Z,0,0)({10}S:S$F5R3$0_0$0({1}SC:U),Z,0,0)({11}S:S$F5R4$0_0$0({1}SC:U),Z,0,0)({12}S:S$F5R5$0_0$0({1}SC:U),Z,0,0)({13}S:S$F5R6$0_0$0({1}SC:U),Z,0,0)({14}S:S$F5R7$0_0$0({1}SC:U),Z,0,0)({15}S:S$F5R8$0_0$0({1}SC:U),Z,0,0)]
T:Fwheel_speed_sensor$__00000007[({0}S:S$ESR$0_0$0({1}SC:U),Z,0,0)({1}S:S$EIER$0_0$0({1}SC:U),Z,0,0)({2}S:S$TECR$0_0$0({1}SC:U),Z,0,0)({3}S:S$RECR$0_0$0({1}SC:U),Z,0,0)({4}S:S$BTR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$BTR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$Reserved1$0_0$0({2}DA2d,SC:U),Z,0,0)({8}S:S$FMR1$0_0$0({1}SC:U),Z,0,0)({9}S:S$FMR2$0_0$0({1}SC:U),Z,0,0)({10}S:S$FCR1$0_0$0({1}SC:U),Z,0,0)({11}S:S$FCR2$0_0$0({1}SC:U),Z,0,0)({12}S:S$FCR3$0_0$0({1}SC:U),Z,0,0)({13}S:S$Reserved2$0_0$0({3}DA3d,SC:U),Z,0,0)]
T:Fwheel_speed_sensor$__00000008[({0}S:S$MFMI$0_0$0({1}SC:U),Z,0,0)({1}S:S$MDLCR$0_0$0({1}SC:U),Z,0,0)({2}S:S$MIDR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$MIDR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$MIDR3$0_0$0({1}SC:U),Z,0,0)({5}S:S$MIDR4$0_0$0({1}SC:U),Z,0,0)({6}S:S$MDAR1$0_0$0({1}SC:U),Z,0,0)({7}S:S$MDAR2$0_0$0({1}SC:U),Z,0,0)({8}S:S$MDAR3$0_0$0({1}SC:U),Z,0,0)({9}S:S$MDAR4$0_0$0({1}SC:U),Z,0,0)({10}S:S$MDAR5$0_0$0({1}SC:U),Z,0,0)({11}S:S$MDAR6$0_0$0({1}SC:U),Z,0,0)({12}S:S$MDAR7$0_0$0({1}SC:U),Z,0,0)({13}S:S$MDAR8$0_0$0({1}SC:U),Z,0,0)({14}S:S$MTSRL$0_0$0({1}SC:U),Z,0,0)({15}S:S$MTSRH$0_0$0({1}SC:U),Z,0,0)]
T:Fwheel_speed_sensor$UART1_struct[({0}S:S$SR$0_0$0({1}SC:U),Z,0,0)({1}S:S$DR$0_0$0({1}SC:U),Z,0,0)({2}S:S$BRR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$BRR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({7}S:S$CR4$0_0$0({1}SC:U),Z,0,0)({8}S:S$CR5$0_0$0({1}SC:U),Z,0,0)({9}S:S$GTR$0_0$0({1}SC:U),Z,0,0)({10}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)]
T:Fwheel_speed_sensor$UART2_struct[({0}S:S$SR$0_0$0({1}SC:U),Z,0,0)({1}S:S$DR$0_0$0({1}SC:U),Z,0,0)({2}S:S$BRR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$BRR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({7}S:S$CR4$0_0$0({1}SC:U),Z,0,0)({8}S:S$CR5$0_0$0({1}SC:U),Z,0,0)({9}S:S$CR6$0_0$0({1}SC:U),Z,0,0)({10}S:S$GTR$0_0$0({1}SC:U),Z,0,0)({11}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)]
T:Fwheel_speed_sensor$FLASH_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$NCR2$0_0$0({1}SC:U),Z,0,0)({3}S:S$FPR$0_0$0({1}SC:U),Z,0,0)({4}S:S$NFPR$0_0$0({1}SC:U),Z,0,0)({5}S:S$IAPSR$0_0$0({1}SC:U),Z,0,0)({6}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({7}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)({8}S:S$PUKR$0_0$0({1}SC:U),Z,0,0)({9}S:S$RESERVED3$0_0$0({1}SC:U),Z,0,0)({10}S:S$DUKR$0_0$0({1}SC:U),Z,0,0)]
T:Fwheel_speed_sensor$UART3_struct[({0}S:S$SR$0_0$0({1}SC:U),Z,0,0)({1}S:S$DR$0_0$0({1}SC:U),Z,0,0)({2}S:S$BRR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$BRR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({7}S:S$CR4$0_0$0({1}SC:U),Z,0,0)({8}S:S$RESERVED$0_0$0({1}SC:U),Z,0,0)({9}S:S$CR6$0_0$0({1}SC:U),Z,0,0)]
T:Fwheel_speed_sensor$I2C_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$FREQR$0_0$0({1}SC:U),Z,0,0)({3}S:S$OARL$0_0$0({1}SC:U),Z,0,0)({4}S:S$OARH$0_0$0({1}SC:U),Z,0,0)({5}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({6}S:S$DR$0_0$0({1}SC:U),Z,0,0)({7}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({8}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({9}S:S$SR3$0_0$0({1}SC:U),Z,0,0)({10}S:S$ITR$0_0$0({1}SC:U),Z,0,0)({11}S:S$CCRL$0_0$0({1}SC:U),Z,0,0)({12}S:S$CCRH$0_0$0({1}SC:U),Z,0,0)({13}S:S$TRISER$0_0$0({1}SC:U),Z,0,0)({14}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)]
T:Fwheel_speed_sensor$CFG_struct[({0}S:S$GCR$0_0$0({1}SC:U),Z,0,0)]
T:Fwheel_speed_sensor$CLK_struct[({0}S:S$ICKR$0_0$0({1}SC:U),Z,0,0)({1}S:S$ECKR$0_0$0({1}SC:U),Z,0,0)({2}S:S$RESERVED$0_0$0({1}SC:U),Z,0,0)({3}S:S$CMSR$0_0$0({1}SC:U),Z,0,0)({4}S:S$SWR$0_0$0({1}SC:U),Z,0,0)({5}S:S$SWCR$0_0$0({1}SC:U),Z,0,0)({6}S:S$CKDIVR$0_0$0({1}SC:U),Z,0,0)({7}S:S$PCKENR1$0_0$0({1}SC:U),Z,0,0)({8}S:S$CSSR$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCOR$0_0$0({1}SC:U),Z,0,0)({10}S:S$PCKENR2$0_0$0({1}SC:U),Z,0,0)({11}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({12}S:S$HSITRIMR$0_0$0({1}SC:U),Z,0,0)({13}S:S$SWIMCCR$0_0$0({1}SC:U),Z,0,0)]
T:Fwheel_speed_sensor$ITC_struct[({0}S:S$ISPR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$ISPR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$ISPR3$0_0$0({1}SC:U),Z,0,0)({3}S:S$ISPR4$0_0$0({1}SC:U),Z,0,0)({4}S:S$ISPR5$0_0$0({1}SC:U),Z,0,0)({5}S:S$ISPR6$0_0$0({1}SC:U),Z,0,0)({6}S:S$ISPR7$0_0$0({1}SC:U),Z,0,0)({7}S:S$ISPR8$0_0$0({1}SC:U),Z,0,0)]
T:Fwheel_speed_sensor$SPI_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$ICR$0_0$0({1}SC:U),Z,0,0)({3}S:S$SR$0_0$0({1}SC:U),Z,0,0)({4}S:S$DR$0_0$0({1}SC:U),Z,0,0)({5}S:S$CRCPR$0_0$0({1}SC:U),Z,0,0)({6}S:S$RXCRCR$0_0$0({1}SC:U),Z,0,0)({7}S:S$TXCRCR$0_0$0({1}SC:U),Z,0,0)]
T:Fwheel_speed_sensor$AWU_struct[({0}S:S$CSR$0_0$0({1}SC:U),Z,0,0)({1}S:S$APR$0_0$0({1}SC:U),Z,0,0)({2}S:S$TBR$0_0$0({1}SC:U),Z,0,0)]
T:Fwheel_speed_sensor$OPT_struct[({0}S:S$OPT0$0_0$0({1}SC:U),Z,0,0)({1}S:S$OPT1$0_0$0({1}SC:U),Z,0,0)({2}S:S$NOPT1$0_0$0({1}SC:U),Z,0,0)({3}S:S$OPT2$0_0$0({1}SC:U),Z,0,0)({4}S:S$NOPT2$0_0$0({1}SC:U),Z,0,0)({5}S:S$OPT3$0_0$0({1}SC:U),Z,0,0)({6}S:S$NOPT3$0_0$0({1}SC:U),Z,0,0)({7}S:S$OPT4$0_0$0({1}SC:U),Z,0,0)({8}S:S$NOPT4$0_0$0({1}SC:U),Z,0,0)({9}S:S$OPT5$0_0$0({1}SC:U),Z,0,0)({10}S:S$NOPT5$0_0$0({1}SC:U),Z,0,0)({11}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({12}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)({13}S:S$OPT7$0_0$0({1}SC:U),Z,0,0)({14}S:S$NOPT7$0_0$0({1}SC:U),Z,0,0)]
T:Fwheel_speed_sensor$RST_struct[({0}S:S$SR$0_0$0({1}SC:U),Z,0,0)]
T:Fwheel_speed_sensor$ADC1_struct[({0}S:S$DB0RH$0_0$0({1}SC:U),Z,0,0)({1}S:S$DB0RL$0_0$0({1}SC:U),Z,0,0)({2}S:S$DB1RH$0_0$0({1}SC:U),Z,0,0)({3}S:S$DB1RL$0_0$0({1}SC:U),Z,0,0)({4}S:S$DB2RH$0_0$0({1}SC:U),Z,0,0)({5}S:S$DB2RL$0_0$0({1}SC:U),Z,0,0)({6}S:S$DB3RH$0_0$0({1}SC:U),Z,0,0)({7}S:S$DB3RL$0_0$0({1}SC:U),Z,0,0)({8}S:S$DB4RH$0_0$0({1}SC:U),Z,0,0)({9}S:S$DB4RL$0_0$0({1}SC:U),Z,0,0)({10}S:S$DB5RH$0_0$0({1}SC:U),Z,0,0)({11}S:S$DB5RL$0_0$0({1}SC:U),Z,0,0)({12}S:S$DB6RH$0_0$0({1}SC:U),Z,0,0)({13}S:S$DB6RL$0_0$0({1}SC:U),Z,0,0)({14}S:S$DB7RH$0_0$0({1}SC:U),Z,0,0)({15}S:S$DB7RL$0_0$0({1}SC:U),Z,0,0)({16}S:S$DB8RH$0_0$0({1}SC:U),Z,0,0)({17}S:S$DB8RL$0_0$0({1}SC:U),Z,0,0)({18}S:S$DB9RH$0_0$0({1}SC:U),Z,0,0)({19}S:S$DB9RL$0_0$0({1}SC:U),Z,0,0)({20}S:S$RESERVED$0_0$0({12}DA12d,SC:U),Z,0,0)({32}S:S$CSR$0_0$0({1}SC:U),Z,0,0)({33}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({34}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({35}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({36}S:S$DRH$0_0$0({1}SC:U),Z,0,0)({37}S:S$DRL$0_0$0({1}SC:U),Z,0,0)({38}S:S$TDRH$0_0$0({1}SC:U),Z,0,0)({39}S:S$TDRL$0_0$0({1}SC:U),Z,0,0)({40}S:S$HTRH$0_0$0({1}SC:U),Z,0,0)({41}S:S$HTRL$0_0$0({1}SC:U),Z,0,0)({42}S:S$LTRH$0_0$0({1}SC:U),Z,0,0)({43}S:S$LTRL$0_0$0({1}SC:U),Z,0,0)({44}S:S$AWSRH$0_0$0({1}SC:U),Z,0,0)({45}S:S$AWSRL$0_0$0({1}SC:U),Z,0,0)({46}S:S$AWCRH$0_0$0({1}SC:U),Z,0,0)({47}S:S$AWCRL$0_0$0({1}SC:U),Z,0,0)]
S:G$ADC1_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_ScanModeCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_DataBufferCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_SchmittTriggerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_ConversionConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_ExternalTriggerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_AWDChannelConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_StartConversion$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_GetConversionValue$0_0$0({2}DF,SI:U),C,0,0
S:G$ADC1_SetHighThreshold$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_SetLowThreshold$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_GetBufferValue$0_0$0({2}DF,SI:U),C,0,0
S:G$ADC1_GetAWDChannelStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ADC1_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ADC1_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ADC1_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_LSICalibrationConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_IdleModeEnable$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$BEEP_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_LSICalibrationConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_HSECmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_HSICmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_LSICmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_CCOCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ClockSwitchCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_FastHaltWakeUpCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SlowActiveHaltWakeUpCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_PeripheralClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ClockSwitchConfig$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_HSIPrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_CCOConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SYSCLKConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SWIMConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ClockSecuritySystemEnable$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SYSCLKEmergencyClear$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_AdjustHSICalibrationValue$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_GetClockFreq$0_0$0({2}DF,SL:U),C,0,0
S:G$CLK_GetSYSCLKSource$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_SetExtIntSensitivity$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_SetTLISensitivity$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_GetExtIntSensitivity$0_0$0({2}DF,SC:U),C,0,0
S:G$EXTI_GetTLISensitivity$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_Unlock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_Lock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_EraseByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ProgramByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ReadByte$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_ProgramWord$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ReadOptionByte$0_0$0({2}DF,SI:U),C,0,0
S:G$FLASH_ProgramOptionByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_EraseOptionByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_SetLowPowerMode$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_SetProgrammingTime$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_GetLowPowerMode$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_GetProgrammingTime$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_GetBootSize$0_0$0({2}DF,SL:U),C,0,0
S:G$FLASH_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_EraseBlock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ProgramBlock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_WaitForLastOperation$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_Write$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_WriteHigh$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_WriteLow$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_WriteReverse$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_ReadInputData$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_ReadOutputData$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_ReadInputPin$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_ExternalPullUpConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GeneralCallCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GenerateSTART$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GenerateSTOP$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_SoftwareResetCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_StretchClockCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_AcknowledgeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_FastModeDutyCycleConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_ReceiveData$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_Send7bitAddress$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_SendData$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_CheckEvent$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_GetLastEvent$0_0$0({2}DF,SI:U),C,0,0
S:G$I2C_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$ITC_GetCPUCC$0_0$0({2}DF,SC:U),C,0,0
S:G$ITC_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$ITC_GetSoftIntStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ITC_SetSoftwarePriority$0_0$0({2}DF,SV:S),C,0,0
S:G$ITC_GetSoftwarePriority$0_0$0({2}DF,SC:U),C,0,0
S:G$IWDG_WriteAccessCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_SetPrescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_SetReload$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_ReloadCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_Enable$0_0$0({2}DF,SV:S),C,0,0
S:G$RST_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$RST_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_SendData$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_ReceiveData$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_NSSInternalSoftwareCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_TransmitCRC$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_CalculateCRCCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetCRC$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_ResetCRC$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetCRCPolynomial$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_BiDirectionalLineConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC4Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_BDTRConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ICInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_PWMIConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CtrlPWMOutputs$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_InternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ETRClockMode1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ETRClockMode2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ETRConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_TIxExternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectInputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectHallSensor$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectOutputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectMasterSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_EncoderInterfaceConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CounterModeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC3Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC4Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectCOM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CCPreloadControl$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC4PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC4FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1NPolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2NPolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3NPolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC4PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CCxCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CCxNCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectOCxM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare1$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare2$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare3$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare4$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC1Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC2Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC3Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC4Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GetCapture1$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCapture2$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCapture3$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCapture4$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCounter$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetPrescaler$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM1_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM1_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC1Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC2Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC3Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ICInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_PWMIConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_InternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ForcedOC1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ForcedOC2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ForcedOC3Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_CCPreloadControl$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC1PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC2PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC3PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC1PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC2PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC3PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_CCxCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SelectOCxM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCompare1$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCompare2$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCompare3$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetIC1Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetIC2Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetIC3Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GetCapture1$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetCapture2$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetCapture3$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetCounter$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetPrescaler$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM2_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM2_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM2_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC1Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC2Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ICInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_PWMIConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_InternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ForcedOC1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ForcedOC2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_CCPreloadControl$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC1PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC2PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC1PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC2PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_CCxCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SelectOCxM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetCompare1$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetCompare2$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetIC1Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetIC2Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_GetCapture1$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM3_GetCapture2$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM3_GetCounter$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM3_GetPrescaler$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM3_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM3_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM3_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_GetCounter$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_GetPrescaler$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_HalfDuplexCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_IrDAConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_IrDACmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_LINBreakDetectionConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_LINConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_LINCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SmartCardCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SmartCardNACKCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_WakeUpConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_ReceiverWakeUpCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_ReceiveData8$0_0$0({2}DF,SC:U),C,0,0
S:G$UART2_ReceiveData9$0_0$0({2}DF,SI:U),C,0,0
S:G$UART2_SendData8$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SendData9$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SendBreak$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SetAddress$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SetGuardTime$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SetPrescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$UART2_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$UART2_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_GetCounter$0_0$0({2}DF,SC:U),C,0,0
S:G$WWDG_SWReset$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_SetWindowValue$0_0$0({2}DF,SV:S),C,0,0
S:G$wheel_speed_sensor_init$0_0$0({2}DF,SV:S),C,0,0
M:brake
F:G$EXTI_PORTC_IRQHandler$0_0$0({2}DF,SV:S),Z,0,0,1,5,0
F:G$brake_init$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
F:G$brake_is_set$0_0$0({2}DF,SC:U),Z,0,0,0,0,0
T:Fbrake$TIM1_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$SMCR$0_0$0({1}SC:U),Z,0,0)({3}S:S$ETR$0_0$0({1}SC:U),Z,0,0)({4}S:S$IER$0_0$0({1}SC:U),Z,0,0)({5}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({6}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({7}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({8}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({10}S:S$CCMR3$0_0$0({1}SC:U),Z,0,0)({11}S:S$CCMR4$0_0$0({1}SC:U),Z,0,0)({12}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({13}S:S$CCER2$0_0$0({1}SC:U),Z,0,0)({14}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({15}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({16}S:S$PSCRH$0_0$0({1}SC:U),Z,0,0)({17}S:S$PSCRL$0_0$0({1}SC:U),Z,0,0)({18}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({19}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({20}S:S$RCR$0_0$0({1}SC:U),Z,0,0)({21}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({22}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({23}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({24}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)({25}S:S$CCR3H$0_0$0({1}SC:U),Z,0,0)({26}S:S$CCR3L$0_0$0({1}SC:U),Z,0,0)({27}S:S$CCR4H$0_0$0({1}SC:U),Z,0,0)({28}S:S$CCR4L$0_0$0({1}SC:U),Z,0,0)({29}S:S$BKR$0_0$0({1}SC:U),Z,0,0)({30}S:S$DTR$0_0$0({1}SC:U),Z,0,0)({31}S:S$OISR$0_0$0({1}SC:U),Z,0,0)]
T:Fbrake$TIM2_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$IER$0_0$0({1}SC:U),Z,0,0)({2}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({5}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({6}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({7}S:S$CCMR3$0_0$0({1}SC:U),Z,0,0)({8}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCER2$0_0$0({1}SC:U),Z,0,0)({10}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({11}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({12}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({13}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({14}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({15}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({16}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({17}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({18}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)({19}S:S$CCR3H$0_0$0({1}SC:U),Z,0,0)({20}S:S$CCR3L$0_0$0({1}SC:U),Z,0,0)]
T:Fbrake$BEEP_struct[({0}S:S$CSR$0_0$0({1}SC:U),Z,0,0)]
T:Fbrake$TIM3_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$IER$0_0$0({1}SC:U),Z,0,0)({2}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({5}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({6}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({7}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({8}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({9}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({10}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({11}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({12}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({13}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({14}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({15}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({16}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)]
T:Fbrake$TIM4_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$IER$0_0$0({1}SC:U),Z,0,0)({2}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({4}S:S$CNTR$0_0$0({1}SC:U),Z,0,0)({5}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({6}S:S$ARR$0_0$0({1}SC:U),Z,0,0)]
T:Fbrake$TIM5_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$SMCR$0_0$0({1}SC:U),Z,0,0)({3}S:S$IER$0_0$0({1}SC:U),Z,0,0)({4}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({7}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({8}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCMR3$0_0$0({1}SC:U),Z,0,0)({10}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({11}S:S$CCER2$0_0$0({1}SC:U),Z,0,0)({12}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({13}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({14}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({15}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({16}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({17}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({18}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({19}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({20}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)({21}S:S$CCR3H$0_0$0({1}SC:U),Z,0,0)({22}S:S$CCR3L$0_0$0({1}SC:U),Z,0,0)]
T:Fbrake$TIM6_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$SMCR$0_0$0({1}SC:U),Z,0,0)({3}S:S$IER$0_0$0({1}SC:U),Z,0,0)({4}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({6}S:S$CNTR$0_0$0({1}SC:U),Z,0,0)({7}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({8}S:S$ARR$0_0$0({1}SC:U),Z,0,0)]
T:Fbrake$IWDG_struct[({0}S:S$KR$0_0$0({1}SC:U),Z,0,0)({1}S:S$PR$0_0$0({1}SC:U),Z,0,0)({2}S:S$RLR$0_0$0({1}SC:U),Z,0,0)]
T:Fbrake$GPIO_struct[({0}S:S$ODR$0_0$0({1}SC:U),Z,0,0)({1}S:S$IDR$0_0$0({1}SC:U),Z,0,0)({2}S:S$DDR$0_0$0({1}SC:U),Z,0,0)({3}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR2$0_0$0({1}SC:U),Z,0,0)]
T:Fbrake$WWDG_struct[({0}S:S$CR$0_0$0({1}SC:U),Z,0,0)({1}S:S$WR$0_0$0({1}SC:U),Z,0,0)]
T:Fbrake$__00000000[({0}S:S$MCR$0_0$0({1}SC:U),Z,0,0)({1}S:S$MSR$0_0$0({1}SC:U),Z,0,0)({2}S:S$TSR$0_0$0({1}SC:U),Z,0,0)({3}S:S$TPR$0_0$0({1}SC:U),Z,0,0)({4}S:S$RFR$0_0$0({1}SC:U),Z,0,0)({5}S:S$IER$0_0$0({1}SC:U),Z,0,0)({6}S:S$DGR$0_0$0({1}SC:U),Z,0,0)({7}S:S$PSR$0_0$0({1}SC:U),Z,0,0)({8}S:S$Page$0_0$0({16}ST__00000001:S),Z,0,0)]
T:Fbrake$EXTI_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)]
T:Fbrake$__00000001[({0}S:S$TxMailbox$0_0$0({16}ST__00000002:S),Z,0,0)({0}S:S$Filter$0_0$0({16}ST__00000003:S),Z,0,0)({0}S:S$Filter01$0_0$0({16}ST__00000004:S),Z,0,0)({0}S:S$Filter23$0_0$0({16}ST__00000005:S),Z,0,0)({0}S:S$Filter45$0_0$0({16}ST__00000006:S),Z,0,0)({0}S:S$Config$0_0$0({16}ST__00000007:S),Z,0,0)({0}S:S$RxFIFO$0_0$0({16}ST__00000008:S),Z,0,0)]
T:Fbrake$__00000002[({0}S:S$MCSR$0_0$0({1}SC:U),Z,0,0)({1}S:S$MDLCR$0_0$0({1}SC:U),Z,0,0)({2}S:S$MIDR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$MIDR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$MIDR3$0_0$0({1}SC:U),Z,0,0)({5}S:S$MIDR4$0_0$0({1}SC:U),Z,0,0)({6}S:S$MDAR1$0_0$0({1}SC:U),Z,0,0)({7}S:S$MDAR2$0_0$0({1}SC:U),Z,0,0)({8}S:S$MDAR3$0_0$0({1}SC:U),Z,0,0)({9}S:S$MDAR4$0_0$0({1}SC:U),Z,0,0)({10}S:S$MDAR5$0_0$0({1}SC:U),Z,0,0)({11}S:S$MDAR6$0_0$0({1}SC:U),Z,0,0)({12}S:S$MDAR7$0_0$0({1}SC:U),Z,0,0)({13}S:S$MDAR8$0_0$0({1}SC:U),Z,0,0)({14}S:S$MTSRL$0_0$0({1}SC:U),Z,0,0)({15}S:S$MTSRH$0_0$0({1}SC:U),Z,0,0)]
T:Fbrake$__00000003[({0}S:S$FR01$0_0$0({1}SC:U),Z,0,0)({1}S:S$FR02$0_0$0({1}SC:U),Z,0,0)({2}S:S$FR03$0_0$0({1}SC:U),Z,0,0)({3}S:S$FR04$0_0$0({1}SC:U),Z,0,0)({4}S:S$FR05$0_0$0({1}SC:U),Z,0,0)({5}S:S$FR06$0_0$0({1}SC:U),Z,0,0)({6}S:S$FR07$0_0$0({1}SC:U),Z,0,0)({7}S:S$FR08$0_0$0({1}SC:U),Z,0,0)({8}S:S$FR09$0_0$0({1}SC:U),Z,0,0)({9}S:S$FR10$0_0$0({1}SC:U),Z,0,0)({10}S:S$FR11$0_0$0({1}SC:U),Z,0,0)({11}S:S$FR12$0_0$0({1}SC:U),Z,0,0)({12}S:S$FR13$0_0$0({1}SC:U),Z,0,0)({13}S:S$FR14$0_0$0({1}SC:U),Z,0,0)({14}S:S$FR15$0_0$0({1}SC:U),Z,0,0)({15}S:S$FR16$0_0$0({1}SC:U),Z,0,0)]
T:Fbrake$__00000004[({0}S:S$F0R1$0_0$0({1}SC:U),Z,0,0)({1}S:S$F0R2$0_0$0({1}SC:U),Z,0,0)({2}S:S$F0R3$0_0$0({1}SC:U),Z,0,0)({3}S:S$F0R4$0_0$0({1}SC:U),Z,0,0)({4}S:S$F0R5$0_0$0({1}SC:U),Z,0,0)({5}S:S$F0R6$0_0$0({1}SC:U),Z,0,0)({6}S:S$F0R7$0_0$0({1}SC:U),Z,0,0)({7}S:S$F0R8$0_0$0({1}SC:U),Z,0,0)({8}S:S$F1R1$0_0$0({1}SC:U),Z,0,0)({9}S:S$F1R2$0_0$0({1}SC:U),Z,0,0)({10}S:S$F1R3$0_0$0({1}SC:U),Z,0,0)({11}S:S$F1R4$0_0$0({1}SC:U),Z,0,0)({12}S:S$F1R5$0_0$0({1}SC:U),Z,0,0)({13}S:S$F1R6$0_0$0({1}SC:U),Z,0,0)({14}S:S$F1R7$0_0$0({1}SC:U),Z,0,0)({15}S:S$F1R8$0_0$0({1}SC:U),Z,0,0)]
T:Fbrake$__00000005[({0}S:S$F2R1$0_0$0({1}SC:U),Z,0,0)({1}S:S$F2R2$0_0$0({1}SC:U),Z,0,0)({2}S:S$F2R3$0_0$0({1}SC:U),Z,0,0)({3}S:S$F2R4$0_0$0({1}SC:U),Z,0,0)({4}S:S$F2R5$0_0$0({1}SC:U),Z,0,0)({5}S:S$F2R6$0_0$0({1}SC:U),Z,0,0)({6}S:S$F2R7$0_0$0({1}SC:U),Z,0,0)({7}S:S$F2R8$0_0$0({1}SC:U),Z,0,0)({8}S:S$F3R1$0_0$0({1}SC:U),Z,0,0)({9}S:S$F3R2$0_0$0({1}SC:U),Z,0,0)({10}S:S$F3R3$0_0$0({1}SC:U),Z,0,0)({11}S:S$F3R4$0_0$0({1}SC:U),Z,0,0)({12}S:S$F3R5$0_0$0({1}SC:U),Z,0,0)({13}S:S$F3R6$0_0$0({1}SC:U),Z,0,0)({14}S:S$F3R7$0_0$0({1}SC:U),Z,0,0)({15}S:S$F3R8$0_0$0({1}SC:U),Z,0,0)]
T:Fbrake$__00000006[({0}S:S$F4R1$0_0$0({1}SC:U),Z,0,0)({1}S:S$F4R2$0_0$0({1}SC:U),Z,0,0)({2}S:S$F4R3$0_0$0({1}SC:U),Z,0,0)({3}S:S$F4R4$0_0$0({1}SC:U),Z,0,0)({4}S:S$F4R5$0_0$0({1}SC:U),Z,0,0)({5}S:S$F4R6$0_0$0({1}SC:U),Z,0,0)({6}S:S$F4R7$0_0$0({1}SC:U),Z,0,0)({7}S:S$F4R8$0_0$0({1}SC:U),Z,0,0)({8}S:S$F5R1$0_0$0({1}SC:U),Z,0,0)({9}S:S$F5R2$0_0$0({1}SC:U),Z,0,0)({10}S:S$F5R3$0_0$0({1}SC:U),Z,0,0)({11}S:S$F5R4$0_0$0({1}SC:U),Z,0,0)({12}S:S$F5R5$0_0$0({1}SC:U),Z,0,0)({13}S:S$F5R6$0_0$0({1}SC:U),Z,0,0)({14}S:S$F5R7$0_0$0({1}SC:U),Z,0,0)({15}S:S$F5R8$0_0$0({1}SC:U),Z,0,0)]
T:Fbrake$__00000007[({0}S:S$ESR$0_0$0({1}SC:U),Z,0,0)({1}S:S$EIER$0_0$0({1}SC:U),Z,0,0)({2}S:S$TECR$0_0$0({1}SC:U),Z,0,0)({3}S:S$RECR$0_0$0({1}SC:U),Z,0,0)({4}S:S$BTR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$BTR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$Reserved1$0_0$0({2}DA2d,SC:U),Z,0,0)({8}S:S$FMR1$0_0$0({1}SC:U),Z,0,0)({9}S:S$FMR2$0_0$0({1}SC:U),Z,0,0)({10}S:S$FCR1$0_0$0({1}SC:U),Z,0,0)({11}S:S$FCR2$0_0$0({1}SC:U),Z,0,0)({12}S:S$FCR3$0_0$0({1}SC:U),Z,0,0)({13}S:S$Reserved2$0_0$0({3}DA3d,SC:U),Z,0,0)]
T:Fbrake$__00000008[({0}S:S$MFMI$0_0$0({1}SC:U),Z,0,0)({1}S:S$MDLCR$0_0$0({1}SC:U),Z,0,0)({2}S:S$MIDR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$MIDR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$MIDR3$0_0$0({1}SC:U),Z,0,0)({5}S:S$MIDR4$0_0$0({1}SC:U),Z,0,0)({6}S:S$MDAR1$0_0$0({1}SC:U),Z,0,0)({7}S:S$MDAR2$0_0$0({1}SC:U),Z,0,0)({8}S:S$MDAR3$0_0$0({1}SC:U),Z,0,0)({9}S:S$MDAR4$0_0$0({1}SC:U),Z,0,0)({10}S:S$MDAR5$0_0$0({1}SC:U),Z,0,0)({11}S:S$MDAR6$0_0$0({1}SC:U),Z,0,0)({12}S:S$MDAR7$0_0$0({1}SC:U),Z,0,0)({13}S:S$MDAR8$0_0$0({1}SC:U),Z,0,0)({14}S:S$MTSRL$0_0$0({1}SC:U),Z,0,0)({15}S:S$MTSRH$0_0$0({1}SC:U),Z,0,0)]
T:Fbrake$UART1_struct[({0}S:S$SR$0_0$0({1}SC:U),Z,0,0)({1}S:S$DR$0_0$0({1}SC:U),Z,0,0)({2}S:S$BRR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$BRR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({7}S:S$CR4$0_0$0({1}SC:U),Z,0,0)({8}S:S$CR5$0_0$0({1}SC:U),Z,0,0)({9}S:S$GTR$0_0$0({1}SC:U),Z,0,0)({10}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)]
T:Fbrake$UART2_struct[({0}S:S$SR$0_0$0({1}SC:U),Z,0,0)({1}S:S$DR$0_0$0({1}SC:U),Z,0,0)({2}S:S$BRR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$BRR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({7}S:S$CR4$0_0$0({1}SC:U),Z,0,0)({8}S:S$CR5$0_0$0({1}SC:U),Z,0,0)({9}S:S$CR6$0_0$0({1}SC:U),Z,0,0)({10}S:S$GTR$0_0$0({1}SC:U),Z,0,0)({11}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)]
T:Fbrake$FLASH_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$NCR2$0_0$0({1}SC:U),Z,0,0)({3}S:S$FPR$0_0$0({1}SC:U),Z,0,0)({4}S:S$NFPR$0_0$0({1}SC:U),Z,0,0)({5}S:S$IAPSR$0_0$0({1}SC:U),Z,0,0)({6}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({7}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)({8}S:S$PUKR$0_0$0({1}SC:U),Z,0,0)({9}S:S$RESERVED3$0_0$0({1}SC:U),Z,0,0)({10}S:S$DUKR$0_0$0({1}SC:U),Z,0,0)]
T:Fbrake$UART3_struct[({0}S:S$SR$0_0$0({1}SC:U),Z,0,0)({1}S:S$DR$0_0$0({1}SC:U),Z,0,0)({2}S:S$BRR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$BRR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({7}S:S$CR4$0_0$0({1}SC:U),Z,0,0)({8}S:S$RESERVED$0_0$0({1}SC:U),Z,0,0)({9}S:S$CR6$0_0$0({1}SC:U),Z,0,0)]
T:Fbrake$I2C_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$FREQR$0_0$0({1}SC:U),Z,0,0)({3}S:S$OARL$0_0$0({1}SC:U),Z,0,0)({4}S:S$OARH$0_0$0({1}SC:U),Z,0,0)({5}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({6}S:S$DR$0_0$0({1}SC:U),Z,0,0)({7}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({8}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({9}S:S$SR3$0_0$0({1}SC:U),Z,0,0)({10}S:S$ITR$0_0$0({1}SC:U),Z,0,0)({11}S:S$CCRL$0_0$0({1}SC:U),Z,0,0)({12}S:S$CCRH$0_0$0({1}SC:U),Z,0,0)({13}S:S$TRISER$0_0$0({1}SC:U),Z,0,0)({14}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)]
T:Fbrake$CFG_struct[({0}S:S$GCR$0_0$0({1}SC:U),Z,0,0)]
T:Fbrake$CLK_struct[({0}S:S$ICKR$0_0$0({1}SC:U),Z,0,0)({1}S:S$ECKR$0_0$0({1}SC:U),Z,0,0)({2}S:S$RESERVED$0_0$0({1}SC:U),Z,0,0)({3}S:S$CMSR$0_0$0({1}SC:U),Z,0,0)({4}S:S$SWR$0_0$0({1}SC:U),Z,0,0)({5}S:S$SWCR$0_0$0({1}SC:U),Z,0,0)({6}S:S$CKDIVR$0_0$0({1}SC:U),Z,0,0)({7}S:S$PCKENR1$0_0$0({1}SC:U),Z,0,0)({8}S:S$CSSR$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCOR$0_0$0({1}SC:U),Z,0,0)({10}S:S$PCKENR2$0_0$0({1}SC:U),Z,0,0)({11}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({12}S:S$HSITRIMR$0_0$0({1}SC:U),Z,0,0)({13}S:S$SWIMCCR$0_0$0({1}SC:U),Z,0,0)]
T:Fbrake$ITC_struct[({0}S:S$ISPR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$ISPR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$ISPR3$0_0$0({1}SC:U),Z,0,0)({3}S:S$ISPR4$0_0$0({1}SC:U),Z,0,0)({4}S:S$ISPR5$0_0$0({1}SC:U),Z,0,0)({5}S:S$ISPR6$0_0$0({1}SC:U),Z,0,0)({6}S:S$ISPR7$0_0$0({1}SC:U),Z,0,0)({7}S:S$ISPR8$0_0$0({1}SC:U),Z,0,0)]
T:Fbrake$SPI_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$ICR$0_0$0({1}SC:U),Z,0,0)({3}S:S$SR$0_0$0({1}SC:U),Z,0,0)({4}S:S$DR$0_0$0({1}SC:U),Z,0,0)({5}S:S$CRCPR$0_0$0({1}SC:U),Z,0,0)({6}S:S$RXCRCR$0_0$0({1}SC:U),Z,0,0)({7}S:S$TXCRCR$0_0$0({1}SC:U),Z,0,0)]
T:Fbrake$AWU_struct[({0}S:S$CSR$0_0$0({1}SC:U),Z,0,0)({1}S:S$APR$0_0$0({1}SC:U),Z,0,0)({2}S:S$TBR$0_0$0({1}SC:U),Z,0,0)]
T:Fbrake$OPT_struct[({0}S:S$OPT0$0_0$0({1}SC:U),Z,0,0)({1}S:S$OPT1$0_0$0({1}SC:U),Z,0,0)({2}S:S$NOPT1$0_0$0({1}SC:U),Z,0,0)({3}S:S$OPT2$0_0$0({1}SC:U),Z,0,0)({4}S:S$NOPT2$0_0$0({1}SC:U),Z,0,0)({5}S:S$OPT3$0_0$0({1}SC:U),Z,0,0)({6}S:S$NOPT3$0_0$0({1}SC:U),Z,0,0)({7}S:S$OPT4$0_0$0({1}SC:U),Z,0,0)({8}S:S$NOPT4$0_0$0({1}SC:U),Z,0,0)({9}S:S$OPT5$0_0$0({1}SC:U),Z,0,0)({10}S:S$NOPT5$0_0$0({1}SC:U),Z,0,0)({11}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({12}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)({13}S:S$OPT7$0_0$0({1}SC:U),Z,0,0)({14}S:S$NOPT7$0_0$0({1}SC:U),Z,0,0)]
T:Fbrake$RST_struct[({0}S:S$SR$0_0$0({1}SC:U),Z,0,0)]
T:Fbrake$ADC1_struct[({0}S:S$DB0RH$0_0$0({1}SC:U),Z,0,0)({1}S:S$DB0RL$0_0$0({1}SC:U),Z,0,0)({2}S:S$DB1RH$0_0$0({1}SC:U),Z,0,0)({3}S:S$DB1RL$0_0$0({1}SC:U),Z,0,0)({4}S:S$DB2RH$0_0$0({1}SC:U),Z,0,0)({5}S:S$DB2RL$0_0$0({1}SC:U),Z,0,0)({6}S:S$DB3RH$0_0$0({1}SC:U),Z,0,0)({7}S:S$DB3RL$0_0$0({1}SC:U),Z,0,0)({8}S:S$DB4RH$0_0$0({1}SC:U),Z,0,0)({9}S:S$DB4RL$0_0$0({1}SC:U),Z,0,0)({10}S:S$DB5RH$0_0$0({1}SC:U),Z,0,0)({11}S:S$DB5RL$0_0$0({1}SC:U),Z,0,0)({12}S:S$DB6RH$0_0$0({1}SC:U),Z,0,0)({13}S:S$DB6RL$0_0$0({1}SC:U),Z,0,0)({14}S:S$DB7RH$0_0$0({1}SC:U),Z,0,0)({15}S:S$DB7RL$0_0$0({1}SC:U),Z,0,0)({16}S:S$DB8RH$0_0$0({1}SC:U),Z,0,0)({17}S:S$DB8RL$0_0$0({1}SC:U),Z,0,0)({18}S:S$DB9RH$0_0$0({1}SC:U),Z,0,0)({19}S:S$DB9RL$0_0$0({1}SC:U),Z,0,0)({20}S:S$RESERVED$0_0$0({12}DA12d,SC:U),Z,0,0)({32}S:S$CSR$0_0$0({1}SC:U),Z,0,0)({33}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({34}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({35}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({36}S:S$DRH$0_0$0({1}SC:U),Z,0,0)({37}S:S$DRL$0_0$0({1}SC:U),Z,0,0)({38}S:S$TDRH$0_0$0({1}SC:U),Z,0,0)({39}S:S$TDRL$0_0$0({1}SC:U),Z,0,0)({40}S:S$HTRH$0_0$0({1}SC:U),Z,0,0)({41}S:S$HTRL$0_0$0({1}SC:U),Z,0,0)({42}S:S$LTRH$0_0$0({1}SC:U),Z,0,0)({43}S:S$LTRL$0_0$0({1}SC:U),Z,0,0)({44}S:S$AWSRH$0_0$0({1}SC:U),Z,0,0)({45}S:S$AWSRL$0_0$0({1}SC:U),Z,0,0)({46}S:S$AWCRH$0_0$0({1}SC:U),Z,0,0)({47}S:S$AWCRL$0_0$0({1}SC:U),Z,0,0)]
S:G$ui8_duty_cycle$0_0$0({1}SC:U),E,0,0
S:G$ui8_adc_motor_phase_current_offset$0_0$0({1}SC:U),E,0,0
S:G$ADC1_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_ScanModeCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_DataBufferCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_SchmittTriggerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_ConversionConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_ExternalTriggerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_AWDChannelConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_StartConversion$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_GetConversionValue$0_0$0({2}DF,SI:U),C,0,0
S:G$ADC1_SetHighThreshold$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_SetLowThreshold$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_GetBufferValue$0_0$0({2}DF,SI:U),C,0,0
S:G$ADC1_GetAWDChannelStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ADC1_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ADC1_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ADC1_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_LSICalibrationConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_IdleModeEnable$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$BEEP_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_LSICalibrationConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_HSECmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_HSICmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_LSICmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_CCOCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ClockSwitchCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_FastHaltWakeUpCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SlowActiveHaltWakeUpCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_PeripheralClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ClockSwitchConfig$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_HSIPrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_CCOConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SYSCLKConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SWIMConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ClockSecuritySystemEnable$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SYSCLKEmergencyClear$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_AdjustHSICalibrationValue$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_GetClockFreq$0_0$0({2}DF,SL:U),C,0,0
S:G$CLK_GetSYSCLKSource$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_SetExtIntSensitivity$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_SetTLISensitivity$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_GetExtIntSensitivity$0_0$0({2}DF,SC:U),C,0,0
S:G$EXTI_GetTLISensitivity$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_Unlock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_Lock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_EraseByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ProgramByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ReadByte$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_ProgramWord$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ReadOptionByte$0_0$0({2}DF,SI:U),C,0,0
S:G$FLASH_ProgramOptionByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_EraseOptionByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_SetLowPowerMode$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_SetProgrammingTime$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_GetLowPowerMode$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_GetProgrammingTime$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_GetBootSize$0_0$0({2}DF,SL:U),C,0,0
S:G$FLASH_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_EraseBlock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ProgramBlock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_WaitForLastOperation$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_Write$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_WriteHigh$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_WriteLow$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_WriteReverse$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_ReadInputData$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_ReadOutputData$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_ReadInputPin$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_ExternalPullUpConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GeneralCallCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GenerateSTART$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GenerateSTOP$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_SoftwareResetCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_StretchClockCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_AcknowledgeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_FastModeDutyCycleConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_ReceiveData$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_Send7bitAddress$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_SendData$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_CheckEvent$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_GetLastEvent$0_0$0({2}DF,SI:U),C,0,0
S:G$I2C_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$ITC_GetCPUCC$0_0$0({2}DF,SC:U),C,0,0
S:G$ITC_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$ITC_GetSoftIntStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ITC_SetSoftwarePriority$0_0$0({2}DF,SV:S),C,0,0
S:G$ITC_GetSoftwarePriority$0_0$0({2}DF,SC:U),C,0,0
S:G$IWDG_WriteAccessCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_SetPrescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_SetReload$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_ReloadCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_Enable$0_0$0({2}DF,SV:S),C,0,0
S:G$RST_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$RST_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_SendData$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_ReceiveData$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_NSSInternalSoftwareCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_TransmitCRC$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_CalculateCRCCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetCRC$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_ResetCRC$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetCRCPolynomial$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_BiDirectionalLineConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC4Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_BDTRConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ICInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_PWMIConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CtrlPWMOutputs$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_InternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ETRClockMode1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ETRClockMode2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ETRConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_TIxExternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectInputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectHallSensor$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectOutputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectMasterSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_EncoderInterfaceConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CounterModeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC3Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC4Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectCOM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CCPreloadControl$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC4PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC4FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1NPolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2NPolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3NPolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC4PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CCxCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CCxNCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectOCxM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare1$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare2$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare3$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare4$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC1Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC2Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC3Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC4Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GetCapture1$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCapture2$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCapture3$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCapture4$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCounter$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetPrescaler$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM1_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM1_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC1Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC2Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC3Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ICInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_PWMIConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_InternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ForcedOC1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ForcedOC2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ForcedOC3Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_CCPreloadControl$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC1PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC2PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC3PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC1PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC2PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC3PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_CCxCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SelectOCxM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCompare1$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCompare2$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCompare3$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetIC1Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetIC2Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetIC3Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GetCapture1$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetCapture2$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetCapture3$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetCounter$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetPrescaler$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM2_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM2_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM2_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC1Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC2Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ICInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_PWMIConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_InternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ForcedOC1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ForcedOC2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_CCPreloadControl$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC1PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC2PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC1PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC2PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_CCxCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SelectOCxM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetCompare1$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetCompare2$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetIC1Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetIC2Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_GetCapture1$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM3_GetCapture2$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM3_GetCounter$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM3_GetPrescaler$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM3_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM3_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM3_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_GetCounter$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_GetPrescaler$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_HalfDuplexCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_IrDAConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_IrDACmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_LINBreakDetectionConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_LINConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_LINCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SmartCardCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SmartCardNACKCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_WakeUpConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_ReceiverWakeUpCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_ReceiveData8$0_0$0({2}DF,SC:U),C,0,0
S:G$UART2_ReceiveData9$0_0$0({2}DF,SI:U),C,0,0
S:G$UART2_SendData8$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SendData9$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SendBreak$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SetAddress$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SetGuardTime$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SetPrescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$UART2_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$UART2_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_GetCounter$0_0$0({2}DF,SC:U),C,0,0
S:G$WWDG_SWReset$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_SetWindowValue$0_0$0({2}DF,SV:S),C,0,0
S:G$TRAP_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$TLI_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_PORTA_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_PORTB_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_PORTD_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_PORTE_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_UPD_OVF_TRG_BRK_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CAP_COM_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_UPD_OVF_BRK_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_CAP_COM_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_UPD_OVF_BRK_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_CAP_COM_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_TX_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_RX_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_UPD_OVF_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$EEPROM_EEC_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$hall_sensor_init$0_0$0({2}DF,SV:S),C,0,0
S:G$motor_init$0_0$0({2}DF,SV:S),C,0,0
S:G$motor_enable_PWM$0_0$0({2}DF,SV:S),C,0,0
S:G$motor_disable_PWM$0_0$0({2}DF,SV:S),C,0,0
S:G$motor_set_pwm_duty_cycle_target$0_0$0({2}DF,SV:S),C,0,0
S:G$motor_set_current_max$0_0$0({2}DF,SV:S),C,0,0
S:G$motor_set_pwm_duty_cycle_ramp_up_inverse_step$0_0$0({2}DF,SV:S),C,0,0
S:G$motor_set_pwm_duty_cycle_ramp_down_inverse_step$0_0$0({2}DF,SV:S),C,0,0
S:G$ui16_motor_get_motor_speed_erps$0_0$0({2}DF,SI:U),C,0,0
S:G$motor_controller_set_state$0_0$0({2}DF,SV:S),C,0,0
S:G$motor_controller_reset_state$0_0$0({2}DF,SV:S),C,0,0
S:G$motor_controller_state_is_set$0_0$0({2}DF,SC:U),C,0,0
S:G$motor_controller$0_0$0({2}DF,SV:S),C,0,0
S:G$motor_get_adc_battery_current_filtered_10b$0_0$0({2}DF,SC:U),C,0,0
S:G$motor_get_adc_battery_voltage_filtered_10b$0_0$0({2}DF,SI:U),C,0,0
S:G$motor_set_adc_battery_voltage_cut_off$0_0$0({2}DF,SV:S),C,0,0
M:pas
F:G$pas_init$0_0$0({2}DF,SV:S),C,0,0,0,0,0
T:Fpas$TIM1_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$SMCR$0_0$0({1}SC:U),Z,0,0)({3}S:S$ETR$0_0$0({1}SC:U),Z,0,0)({4}S:S$IER$0_0$0({1}SC:U),Z,0,0)({5}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({6}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({7}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({8}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({10}S:S$CCMR3$0_0$0({1}SC:U),Z,0,0)({11}S:S$CCMR4$0_0$0({1}SC:U),Z,0,0)({12}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({13}S:S$CCER2$0_0$0({1}SC:U),Z,0,0)({14}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({15}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({16}S:S$PSCRH$0_0$0({1}SC:U),Z,0,0)({17}S:S$PSCRL$0_0$0({1}SC:U),Z,0,0)({18}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({19}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({20}S:S$RCR$0_0$0({1}SC:U),Z,0,0)({21}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({22}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({23}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({24}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)({25}S:S$CCR3H$0_0$0({1}SC:U),Z,0,0)({26}S:S$CCR3L$0_0$0({1}SC:U),Z,0,0)({27}S:S$CCR4H$0_0$0({1}SC:U),Z,0,0)({28}S:S$CCR4L$0_0$0({1}SC:U),Z,0,0)({29}S:S$BKR$0_0$0({1}SC:U),Z,0,0)({30}S:S$DTR$0_0$0({1}SC:U),Z,0,0)({31}S:S$OISR$0_0$0({1}SC:U),Z,0,0)]
T:Fpas$TIM2_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$IER$0_0$0({1}SC:U),Z,0,0)({2}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({5}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({6}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({7}S:S$CCMR3$0_0$0({1}SC:U),Z,0,0)({8}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCER2$0_0$0({1}SC:U),Z,0,0)({10}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({11}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({12}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({13}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({14}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({15}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({16}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({17}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({18}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)({19}S:S$CCR3H$0_0$0({1}SC:U),Z,0,0)({20}S:S$CCR3L$0_0$0({1}SC:U),Z,0,0)]
T:Fpas$BEEP_struct[({0}S:S$CSR$0_0$0({1}SC:U),Z,0,0)]
T:Fpas$TIM3_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$IER$0_0$0({1}SC:U),Z,0,0)({2}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({5}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({6}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({7}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({8}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({9}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({10}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({11}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({12}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({13}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({14}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({15}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({16}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)]
T:Fpas$TIM4_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$IER$0_0$0({1}SC:U),Z,0,0)({2}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({4}S:S$CNTR$0_0$0({1}SC:U),Z,0,0)({5}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({6}S:S$ARR$0_0$0({1}SC:U),Z,0,0)]
T:Fpas$TIM5_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$SMCR$0_0$0({1}SC:U),Z,0,0)({3}S:S$IER$0_0$0({1}SC:U),Z,0,0)({4}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({7}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({8}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCMR3$0_0$0({1}SC:U),Z,0,0)({10}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({11}S:S$CCER2$0_0$0({1}SC:U),Z,0,0)({12}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({13}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({14}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({15}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({16}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({17}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({18}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({19}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({20}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)({21}S:S$CCR3H$0_0$0({1}SC:U),Z,0,0)({22}S:S$CCR3L$0_0$0({1}SC:U),Z,0,0)]
T:Fpas$TIM6_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$SMCR$0_0$0({1}SC:U),Z,0,0)({3}S:S$IER$0_0$0({1}SC:U),Z,0,0)({4}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({6}S:S$CNTR$0_0$0({1}SC:U),Z,0,0)({7}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({8}S:S$ARR$0_0$0({1}SC:U),Z,0,0)]
T:Fpas$IWDG_struct[({0}S:S$KR$0_0$0({1}SC:U),Z,0,0)({1}S:S$PR$0_0$0({1}SC:U),Z,0,0)({2}S:S$RLR$0_0$0({1}SC:U),Z,0,0)]
T:Fpas$GPIO_struct[({0}S:S$ODR$0_0$0({1}SC:U),Z,0,0)({1}S:S$IDR$0_0$0({1}SC:U),Z,0,0)({2}S:S$DDR$0_0$0({1}SC:U),Z,0,0)({3}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR2$0_0$0({1}SC:U),Z,0,0)]
T:Fpas$WWDG_struct[({0}S:S$CR$0_0$0({1}SC:U),Z,0,0)({1}S:S$WR$0_0$0({1}SC:U),Z,0,0)]
T:Fpas$__00000000[({0}S:S$MCR$0_0$0({1}SC:U),Z,0,0)({1}S:S$MSR$0_0$0({1}SC:U),Z,0,0)({2}S:S$TSR$0_0$0({1}SC:U),Z,0,0)({3}S:S$TPR$0_0$0({1}SC:U),Z,0,0)({4}S:S$RFR$0_0$0({1}SC:U),Z,0,0)({5}S:S$IER$0_0$0({1}SC:U),Z,0,0)({6}S:S$DGR$0_0$0({1}SC:U),Z,0,0)({7}S:S$PSR$0_0$0({1}SC:U),Z,0,0)({8}S:S$Page$0_0$0({16}ST__00000001:S),Z,0,0)]
T:Fpas$EXTI_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)]
T:Fpas$__00000001[({0}S:S$TxMailbox$0_0$0({16}ST__00000002:S),Z,0,0)({0}S:S$Filter$0_0$0({16}ST__00000003:S),Z,0,0)({0}S:S$Filter01$0_0$0({16}ST__00000004:S),Z,0,0)({0}S:S$Filter23$0_0$0({16}ST__00000005:S),Z,0,0)({0}S:S$Filter45$0_0$0({16}ST__00000006:S),Z,0,0)({0}S:S$Config$0_0$0({16}ST__00000007:S),Z,0,0)({0}S:S$RxFIFO$0_0$0({16}ST__00000008:S),Z,0,0)]
T:Fpas$__00000002[({0}S:S$MCSR$0_0$0({1}SC:U),Z,0,0)({1}S:S$MDLCR$0_0$0({1}SC:U),Z,0,0)({2}S:S$MIDR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$MIDR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$MIDR3$0_0$0({1}SC:U),Z,0,0)({5}S:S$MIDR4$0_0$0({1}SC:U),Z,0,0)({6}S:S$MDAR1$0_0$0({1}SC:U),Z,0,0)({7}S:S$MDAR2$0_0$0({1}SC:U),Z,0,0)({8}S:S$MDAR3$0_0$0({1}SC:U),Z,0,0)({9}S:S$MDAR4$0_0$0({1}SC:U),Z,0,0)({10}S:S$MDAR5$0_0$0({1}SC:U),Z,0,0)({11}S:S$MDAR6$0_0$0({1}SC:U),Z,0,0)({12}S:S$MDAR7$0_0$0({1}SC:U),Z,0,0)({13}S:S$MDAR8$0_0$0({1}SC:U),Z,0,0)({14}S:S$MTSRL$0_0$0({1}SC:U),Z,0,0)({15}S:S$MTSRH$0_0$0({1}SC:U),Z,0,0)]
T:Fpas$__00000003[({0}S:S$FR01$0_0$0({1}SC:U),Z,0,0)({1}S:S$FR02$0_0$0({1}SC:U),Z,0,0)({2}S:S$FR03$0_0$0({1}SC:U),Z,0,0)({3}S:S$FR04$0_0$0({1}SC:U),Z,0,0)({4}S:S$FR05$0_0$0({1}SC:U),Z,0,0)({5}S:S$FR06$0_0$0({1}SC:U),Z,0,0)({6}S:S$FR07$0_0$0({1}SC:U),Z,0,0)({7}S:S$FR08$0_0$0({1}SC:U),Z,0,0)({8}S:S$FR09$0_0$0({1}SC:U),Z,0,0)({9}S:S$FR10$0_0$0({1}SC:U),Z,0,0)({10}S:S$FR11$0_0$0({1}SC:U),Z,0,0)({11}S:S$FR12$0_0$0({1}SC:U),Z,0,0)({12}S:S$FR13$0_0$0({1}SC:U),Z,0,0)({13}S:S$FR14$0_0$0({1}SC:U),Z,0,0)({14}S:S$FR15$0_0$0({1}SC:U),Z,0,0)({15}S:S$FR16$0_0$0({1}SC:U),Z,0,0)]
T:Fpas$__00000004[({0}S:S$F0R1$0_0$0({1}SC:U),Z,0,0)({1}S:S$F0R2$0_0$0({1}SC:U),Z,0,0)({2}S:S$F0R3$0_0$0({1}SC:U),Z,0,0)({3}S:S$F0R4$0_0$0({1}SC:U),Z,0,0)({4}S:S$F0R5$0_0$0({1}SC:U),Z,0,0)({5}S:S$F0R6$0_0$0({1}SC:U),Z,0,0)({6}S:S$F0R7$0_0$0({1}SC:U),Z,0,0)({7}S:S$F0R8$0_0$0({1}SC:U),Z,0,0)({8}S:S$F1R1$0_0$0({1}SC:U),Z,0,0)({9}S:S$F1R2$0_0$0({1}SC:U),Z,0,0)({10}S:S$F1R3$0_0$0({1}SC:U),Z,0,0)({11}S:S$F1R4$0_0$0({1}SC:U),Z,0,0)({12}S:S$F1R5$0_0$0({1}SC:U),Z,0,0)({13}S:S$F1R6$0_0$0({1}SC:U),Z,0,0)({14}S:S$F1R7$0_0$0({1}SC:U),Z,0,0)({15}S:S$F1R8$0_0$0({1}SC:U),Z,0,0)]
T:Fpas$__00000005[({0}S:S$F2R1$0_0$0({1}SC:U),Z,0,0)({1}S:S$F2R2$0_0$0({1}SC:U),Z,0,0)({2}S:S$F2R3$0_0$0({1}SC:U),Z,0,0)({3}S:S$F2R4$0_0$0({1}SC:U),Z,0,0)({4}S:S$F2R5$0_0$0({1}SC:U),Z,0,0)({5}S:S$F2R6$0_0$0({1}SC:U),Z,0,0)({6}S:S$F2R7$0_0$0({1}SC:U),Z,0,0)({7}S:S$F2R8$0_0$0({1}SC:U),Z,0,0)({8}S:S$F3R1$0_0$0({1}SC:U),Z,0,0)({9}S:S$F3R2$0_0$0({1}SC:U),Z,0,0)({10}S:S$F3R3$0_0$0({1}SC:U),Z,0,0)({11}S:S$F3R4$0_0$0({1}SC:U),Z,0,0)({12}S:S$F3R5$0_0$0({1}SC:U),Z,0,0)({13}S:S$F3R6$0_0$0({1}SC:U),Z,0,0)({14}S:S$F3R7$0_0$0({1}SC:U),Z,0,0)({15}S:S$F3R8$0_0$0({1}SC:U),Z,0,0)]
T:Fpas$__00000006[({0}S:S$F4R1$0_0$0({1}SC:U),Z,0,0)({1}S:S$F4R2$0_0$0({1}SC:U),Z,0,0)({2}S:S$F4R3$0_0$0({1}SC:U),Z,0,0)({3}S:S$F4R4$0_0$0({1}SC:U),Z,0,0)({4}S:S$F4R5$0_0$0({1}SC:U),Z,0,0)({5}S:S$F4R6$0_0$0({1}SC:U),Z,0,0)({6}S:S$F4R7$0_0$0({1}SC:U),Z,0,0)({7}S:S$F4R8$0_0$0({1}SC:U),Z,0,0)({8}S:S$F5R1$0_0$0({1}SC:U),Z,0,0)({9}S:S$F5R2$0_0$0({1}SC:U),Z,0,0)({10}S:S$F5R3$0_0$0({1}SC:U),Z,0,0)({11}S:S$F5R4$0_0$0({1}SC:U),Z,0,0)({12}S:S$F5R5$0_0$0({1}SC:U),Z,0,0)({13}S:S$F5R6$0_0$0({1}SC:U),Z,0,0)({14}S:S$F5R7$0_0$0({1}SC:U),Z,0,0)({15}S:S$F5R8$0_0$0({1}SC:U),Z,0,0)]
T:Fpas$__00000007[({0}S:S$ESR$0_0$0({1}SC:U),Z,0,0)({1}S:S$EIER$0_0$0({1}SC:U),Z,0,0)({2}S:S$TECR$0_0$0({1}SC:U),Z,0,0)({3}S:S$RECR$0_0$0({1}SC:U),Z,0,0)({4}S:S$BTR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$BTR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$Reserved1$0_0$0({2}DA2d,SC:U),Z,0,0)({8}S:S$FMR1$0_0$0({1}SC:U),Z,0,0)({9}S:S$FMR2$0_0$0({1}SC:U),Z,0,0)({10}S:S$FCR1$0_0$0({1}SC:U),Z,0,0)({11}S:S$FCR2$0_0$0({1}SC:U),Z,0,0)({12}S:S$FCR3$0_0$0({1}SC:U),Z,0,0)({13}S:S$Reserved2$0_0$0({3}DA3d,SC:U),Z,0,0)]
T:Fpas$__00000008[({0}S:S$MFMI$0_0$0({1}SC:U),Z,0,0)({1}S:S$MDLCR$0_0$0({1}SC:U),Z,0,0)({2}S:S$MIDR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$MIDR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$MIDR3$0_0$0({1}SC:U),Z,0,0)({5}S:S$MIDR4$0_0$0({1}SC:U),Z,0,0)({6}S:S$MDAR1$0_0$0({1}SC:U),Z,0,0)({7}S:S$MDAR2$0_0$0({1}SC:U),Z,0,0)({8}S:S$MDAR3$0_0$0({1}SC:U),Z,0,0)({9}S:S$MDAR4$0_0$0({1}SC:U),Z,0,0)({10}S:S$MDAR5$0_0$0({1}SC:U),Z,0,0)({11}S:S$MDAR6$0_0$0({1}SC:U),Z,0,0)({12}S:S$MDAR7$0_0$0({1}SC:U),Z,0,0)({13}S:S$MDAR8$0_0$0({1}SC:U),Z,0,0)({14}S:S$MTSRL$0_0$0({1}SC:U),Z,0,0)({15}S:S$MTSRH$0_0$0({1}SC:U),Z,0,0)]
T:Fpas$UART1_struct[({0}S:S$SR$0_0$0({1}SC:U),Z,0,0)({1}S:S$DR$0_0$0({1}SC:U),Z,0,0)({2}S:S$BRR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$BRR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({7}S:S$CR4$0_0$0({1}SC:U),Z,0,0)({8}S:S$CR5$0_0$0({1}SC:U),Z,0,0)({9}S:S$GTR$0_0$0({1}SC:U),Z,0,0)({10}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)]
T:Fpas$UART2_struct[({0}S:S$SR$0_0$0({1}SC:U),Z,0,0)({1}S:S$DR$0_0$0({1}SC:U),Z,0,0)({2}S:S$BRR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$BRR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({7}S:S$CR4$0_0$0({1}SC:U),Z,0,0)({8}S:S$CR5$0_0$0({1}SC:U),Z,0,0)({9}S:S$CR6$0_0$0({1}SC:U),Z,0,0)({10}S:S$GTR$0_0$0({1}SC:U),Z,0,0)({11}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)]
T:Fpas$FLASH_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$NCR2$0_0$0({1}SC:U),Z,0,0)({3}S:S$FPR$0_0$0({1}SC:U),Z,0,0)({4}S:S$NFPR$0_0$0({1}SC:U),Z,0,0)({5}S:S$IAPSR$0_0$0({1}SC:U),Z,0,0)({6}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({7}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)({8}S:S$PUKR$0_0$0({1}SC:U),Z,0,0)({9}S:S$RESERVED3$0_0$0({1}SC:U),Z,0,0)({10}S:S$DUKR$0_0$0({1}SC:U),Z,0,0)]
T:Fpas$UART3_struct[({0}S:S$SR$0_0$0({1}SC:U),Z,0,0)({1}S:S$DR$0_0$0({1}SC:U),Z,0,0)({2}S:S$BRR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$BRR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({7}S:S$CR4$0_0$0({1}SC:U),Z,0,0)({8}S:S$RESERVED$0_0$0({1}SC:U),Z,0,0)({9}S:S$CR6$0_0$0({1}SC:U),Z,0,0)]
T:Fpas$I2C_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$FREQR$0_0$0({1}SC:U),Z,0,0)({3}S:S$OARL$0_0$0({1}SC:U),Z,0,0)({4}S:S$OARH$0_0$0({1}SC:U),Z,0,0)({5}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({6}S:S$DR$0_0$0({1}SC:U),Z,0,0)({7}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({8}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({9}S:S$SR3$0_0$0({1}SC:U),Z,0,0)({10}S:S$ITR$0_0$0({1}SC:U),Z,0,0)({11}S:S$CCRL$0_0$0({1}SC:U),Z,0,0)({12}S:S$CCRH$0_0$0({1}SC:U),Z,0,0)({13}S:S$TRISER$0_0$0({1}SC:U),Z,0,0)({14}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)]
T:Fpas$CFG_struct[({0}S:S$GCR$0_0$0({1}SC:U),Z,0,0)]
T:Fpas$CLK_struct[({0}S:S$ICKR$0_0$0({1}SC:U),Z,0,0)({1}S:S$ECKR$0_0$0({1}SC:U),Z,0,0)({2}S:S$RESERVED$0_0$0({1}SC:U),Z,0,0)({3}S:S$CMSR$0_0$0({1}SC:U),Z,0,0)({4}S:S$SWR$0_0$0({1}SC:U),Z,0,0)({5}S:S$SWCR$0_0$0({1}SC:U),Z,0,0)({6}S:S$CKDIVR$0_0$0({1}SC:U),Z,0,0)({7}S:S$PCKENR1$0_0$0({1}SC:U),Z,0,0)({8}S:S$CSSR$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCOR$0_0$0({1}SC:U),Z,0,0)({10}S:S$PCKENR2$0_0$0({1}SC:U),Z,0,0)({11}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({12}S:S$HSITRIMR$0_0$0({1}SC:U),Z,0,0)({13}S:S$SWIMCCR$0_0$0({1}SC:U),Z,0,0)]
T:Fpas$ITC_struct[({0}S:S$ISPR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$ISPR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$ISPR3$0_0$0({1}SC:U),Z,0,0)({3}S:S$ISPR4$0_0$0({1}SC:U),Z,0,0)({4}S:S$ISPR5$0_0$0({1}SC:U),Z,0,0)({5}S:S$ISPR6$0_0$0({1}SC:U),Z,0,0)({6}S:S$ISPR7$0_0$0({1}SC:U),Z,0,0)({7}S:S$ISPR8$0_0$0({1}SC:U),Z,0,0)]
T:Fpas$SPI_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$ICR$0_0$0({1}SC:U),Z,0,0)({3}S:S$SR$0_0$0({1}SC:U),Z,0,0)({4}S:S$DR$0_0$0({1}SC:U),Z,0,0)({5}S:S$CRCPR$0_0$0({1}SC:U),Z,0,0)({6}S:S$RXCRCR$0_0$0({1}SC:U),Z,0,0)({7}S:S$TXCRCR$0_0$0({1}SC:U),Z,0,0)]
T:Fpas$AWU_struct[({0}S:S$CSR$0_0$0({1}SC:U),Z,0,0)({1}S:S$APR$0_0$0({1}SC:U),Z,0,0)({2}S:S$TBR$0_0$0({1}SC:U),Z,0,0)]
T:Fpas$OPT_struct[({0}S:S$OPT0$0_0$0({1}SC:U),Z,0,0)({1}S:S$OPT1$0_0$0({1}SC:U),Z,0,0)({2}S:S$NOPT1$0_0$0({1}SC:U),Z,0,0)({3}S:S$OPT2$0_0$0({1}SC:U),Z,0,0)({4}S:S$NOPT2$0_0$0({1}SC:U),Z,0,0)({5}S:S$OPT3$0_0$0({1}SC:U),Z,0,0)({6}S:S$NOPT3$0_0$0({1}SC:U),Z,0,0)({7}S:S$OPT4$0_0$0({1}SC:U),Z,0,0)({8}S:S$NOPT4$0_0$0({1}SC:U),Z,0,0)({9}S:S$OPT5$0_0$0({1}SC:U),Z,0,0)({10}S:S$NOPT5$0_0$0({1}SC:U),Z,0,0)({11}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({12}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)({13}S:S$OPT7$0_0$0({1}SC:U),Z,0,0)({14}S:S$NOPT7$0_0$0({1}SC:U),Z,0,0)]
T:Fpas$RST_struct[({0}S:S$SR$0_0$0({1}SC:U),Z,0,0)]
T:Fpas$ADC1_struct[({0}S:S$DB0RH$0_0$0({1}SC:U),Z,0,0)({1}S:S$DB0RL$0_0$0({1}SC:U),Z,0,0)({2}S:S$DB1RH$0_0$0({1}SC:U),Z,0,0)({3}S:S$DB1RL$0_0$0({1}SC:U),Z,0,0)({4}S:S$DB2RH$0_0$0({1}SC:U),Z,0,0)({5}S:S$DB2RL$0_0$0({1}SC:U),Z,0,0)({6}S:S$DB3RH$0_0$0({1}SC:U),Z,0,0)({7}S:S$DB3RL$0_0$0({1}SC:U),Z,0,0)({8}S:S$DB4RH$0_0$0({1}SC:U),Z,0,0)({9}S:S$DB4RL$0_0$0({1}SC:U),Z,0,0)({10}S:S$DB5RH$0_0$0({1}SC:U),Z,0,0)({11}S:S$DB5RL$0_0$0({1}SC:U),Z,0,0)({12}S:S$DB6RH$0_0$0({1}SC:U),Z,0,0)({13}S:S$DB6RL$0_0$0({1}SC:U),Z,0,0)({14}S:S$DB7RH$0_0$0({1}SC:U),Z,0,0)({15}S:S$DB7RL$0_0$0({1}SC:U),Z,0,0)({16}S:S$DB8RH$0_0$0({1}SC:U),Z,0,0)({17}S:S$DB8RL$0_0$0({1}SC:U),Z,0,0)({18}S:S$DB9RH$0_0$0({1}SC:U),Z,0,0)({19}S:S$DB9RL$0_0$0({1}SC:U),Z,0,0)({20}S:S$RESERVED$0_0$0({12}DA12d,SC:U),Z,0,0)({32}S:S$CSR$0_0$0({1}SC:U),Z,0,0)({33}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({34}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({35}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({36}S:S$DRH$0_0$0({1}SC:U),Z,0,0)({37}S:S$DRL$0_0$0({1}SC:U),Z,0,0)({38}S:S$TDRH$0_0$0({1}SC:U),Z,0,0)({39}S:S$TDRL$0_0$0({1}SC:U),Z,0,0)({40}S:S$HTRH$0_0$0({1}SC:U),Z,0,0)({41}S:S$HTRL$0_0$0({1}SC:U),Z,0,0)({42}S:S$LTRH$0_0$0({1}SC:U),Z,0,0)({43}S:S$LTRL$0_0$0({1}SC:U),Z,0,0)({44}S:S$AWSRH$0_0$0({1}SC:U),Z,0,0)({45}S:S$AWSRL$0_0$0({1}SC:U),Z,0,0)({46}S:S$AWCRH$0_0$0({1}SC:U),Z,0,0)({47}S:S$AWCRL$0_0$0({1}SC:U),Z,0,0)]
S:G$ADC1_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_ScanModeCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_DataBufferCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_SchmittTriggerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_ConversionConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_ExternalTriggerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_AWDChannelConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_StartConversion$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_GetConversionValue$0_0$0({2}DF,SI:U),C,0,0
S:G$ADC1_SetHighThreshold$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_SetLowThreshold$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_GetBufferValue$0_0$0({2}DF,SI:U),C,0,0
S:G$ADC1_GetAWDChannelStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ADC1_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ADC1_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ADC1_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_LSICalibrationConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_IdleModeEnable$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$BEEP_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_LSICalibrationConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_HSECmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_HSICmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_LSICmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_CCOCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ClockSwitchCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_FastHaltWakeUpCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SlowActiveHaltWakeUpCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_PeripheralClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ClockSwitchConfig$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_HSIPrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_CCOConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SYSCLKConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SWIMConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ClockSecuritySystemEnable$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SYSCLKEmergencyClear$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_AdjustHSICalibrationValue$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_GetClockFreq$0_0$0({2}DF,SL:U),C,0,0
S:G$CLK_GetSYSCLKSource$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_SetExtIntSensitivity$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_SetTLISensitivity$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_GetExtIntSensitivity$0_0$0({2}DF,SC:U),C,0,0
S:G$EXTI_GetTLISensitivity$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_Unlock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_Lock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_EraseByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ProgramByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ReadByte$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_ProgramWord$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ReadOptionByte$0_0$0({2}DF,SI:U),C,0,0
S:G$FLASH_ProgramOptionByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_EraseOptionByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_SetLowPowerMode$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_SetProgrammingTime$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_GetLowPowerMode$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_GetProgrammingTime$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_GetBootSize$0_0$0({2}DF,SL:U),C,0,0
S:G$FLASH_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_EraseBlock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ProgramBlock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_WaitForLastOperation$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_Write$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_WriteHigh$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_WriteLow$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_WriteReverse$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_ReadInputData$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_ReadOutputData$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_ReadInputPin$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_ExternalPullUpConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GeneralCallCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GenerateSTART$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GenerateSTOP$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_SoftwareResetCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_StretchClockCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_AcknowledgeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_FastModeDutyCycleConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_ReceiveData$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_Send7bitAddress$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_SendData$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_CheckEvent$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_GetLastEvent$0_0$0({2}DF,SI:U),C,0,0
S:G$I2C_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$ITC_GetCPUCC$0_0$0({2}DF,SC:U),C,0,0
S:G$ITC_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$ITC_GetSoftIntStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ITC_SetSoftwarePriority$0_0$0({2}DF,SV:S),C,0,0
S:G$ITC_GetSoftwarePriority$0_0$0({2}DF,SC:U),C,0,0
S:G$IWDG_WriteAccessCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_SetPrescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_SetReload$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_ReloadCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_Enable$0_0$0({2}DF,SV:S),C,0,0
S:G$RST_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$RST_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_SendData$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_ReceiveData$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_NSSInternalSoftwareCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_TransmitCRC$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_CalculateCRCCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetCRC$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_ResetCRC$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetCRCPolynomial$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_BiDirectionalLineConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC4Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_BDTRConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ICInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_PWMIConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CtrlPWMOutputs$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_InternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ETRClockMode1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ETRClockMode2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ETRConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_TIxExternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectInputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectHallSensor$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectOutputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectMasterSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_EncoderInterfaceConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CounterModeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC3Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC4Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectCOM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CCPreloadControl$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC4PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC4FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1NPolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2NPolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3NPolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC4PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CCxCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CCxNCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectOCxM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare1$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare2$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare3$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare4$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC1Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC2Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC3Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC4Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GetCapture1$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCapture2$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCapture3$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCapture4$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCounter$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetPrescaler$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM1_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM1_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC1Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC2Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC3Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ICInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_PWMIConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_InternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ForcedOC1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ForcedOC2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ForcedOC3Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_CCPreloadControl$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC1PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC2PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC3PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC1PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC2PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC3PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_CCxCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SelectOCxM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCompare1$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCompare2$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCompare3$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetIC1Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetIC2Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetIC3Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GetCapture1$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetCapture2$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetCapture3$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetCounter$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetPrescaler$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM2_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM2_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM2_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC1Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC2Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ICInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_PWMIConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_InternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ForcedOC1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ForcedOC2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_CCPreloadControl$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC1PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC2PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC1PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC2PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_CCxCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SelectOCxM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetCompare1$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetCompare2$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetIC1Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetIC2Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_GetCapture1$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM3_GetCapture2$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM3_GetCounter$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM3_GetPrescaler$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM3_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM3_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM3_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_GetCounter$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_GetPrescaler$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_HalfDuplexCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_IrDAConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_IrDACmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_LINBreakDetectionConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_LINConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_LINCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SmartCardCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SmartCardNACKCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_WakeUpConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_ReceiverWakeUpCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_ReceiveData8$0_0$0({2}DF,SC:U),C,0,0
S:G$UART2_ReceiveData9$0_0$0({2}DF,SI:U),C,0,0
S:G$UART2_SendData8$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SendData9$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SendBreak$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SetAddress$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SetGuardTime$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SetPrescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$UART2_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$UART2_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_GetCounter$0_0$0({2}DF,SC:U),C,0,0
S:G$WWDG_SWReset$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_SetWindowValue$0_0$0({2}DF,SV:S),C,0,0
S:G$pas_init$0_0$0({2}DF,SV:S),C,0,0
M:adc
F:G$adc_init$0_0$0({2}DF,SV:S),Z,0,-8,0,0,0
S:Ladc.adc_init$ui16_counter$1_0$382({2}SI:U),B,1,-3
S:Ladc.adc_init$ui16_adc_battery_current_offset$1_0$382({2}SI:U),R,0,0,[xl,xh]
S:Ladc.adc_init$ui16_adc_torque_sensor_offset$1_0$382({2}SI:U),R,0,0,[a,xh]
S:Ladc.adc_init$ui8_i$1_0$382({1}SC:U),B,1,-1
S:Ladc.adc_init$sloc0$0_1$0({1}SC:U),B,1,-1
S:Ladc.adc_init$sloc1$0_1$0({2}SI:U),B,1,-3
S:Ladc.adc_init$sloc2$0_1$0({2}SI:U),B,1,-5
S:Ladc.adc_init$sloc3$0_1$0({1}SC:U),B,1,-1
S:Ladc.adc_init$sloc4$0_1$0({2}SI:U),B,1,-3
S:Ladc.adc_init$sloc5$0_1$0({2}SI:U),B,1,-5
S:Ladc.adc_init$sloc6$0_1$0({1}SC:U),B,1,-1
S:Ladc.adc_init$sloc7$0_1$0({2}SI:U),B,1,-3
F:Fadc$adc_trigger$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
F:G$ui16_adc_read_battery_current_10b$0_0$0({2}DF,SI:U),Z,0,-4,0,0,0
S:Ladc.ui16_adc_read_battery_current_10b$temph$1_0$392({2}SI:U),B,1,-2
S:Ladc.ui16_adc_read_battery_current_10b$templ$1_0$392({1}SC:U),R,0,0,[yl]
S:Ladc.ui16_adc_read_battery_current_10b$sloc0$0_1$0({2}SI:U),B,1,-2
S:Ladc.ui16_adc_read_battery_current_10b$sloc1$0_1$0({2}SI:U),B,1,-2
S:Ladc.ui16_adc_read_battery_current_10b$sloc2$0_1$0({2}SI:U),B,1,-2
F:G$ui16_adc_read_torque_sensor_10b$0_0$0({2}DF,SI:U),Z,0,0,0,0,0
S:Ladc.ui16_adc_read_torque_sensor_10b$temph$1_0$394({2}SI:U),R,0,0,[xl,xh]
S:Ladc.ui16_adc_read_torque_sensor_10b$templ$1_0$394({1}SC:U),R,0,0,[yl]
S:Ladc.ui16_adc_read_torque_sensor_10b$sloc0$0_1$0({2}SI:U),B,1,-2
F:G$ui16_adc_read_throttle_10b$0_0$0({2}DF,SI:U),Z,0,0,0,0,0
S:Ladc.ui16_adc_read_throttle_10b$temph$1_0$396({2}SI:U),R,0,0,[xl,xh]
S:Ladc.ui16_adc_read_throttle_10b$templ$1_0$396({1}SC:U),R,0,0,[yl]
S:Ladc.ui16_adc_read_throttle_10b$sloc0$0_1$0({2}SI:U),B,1,-2
F:G$ui16_adc_read_battery_voltage_10b$0_0$0({2}DF,SI:U),Z,0,0,0,0,0
S:Ladc.ui16_adc_read_battery_voltage_10b$temph$1_0$398({2}SI:U),R,0,0,[xl,xh]
S:Ladc.ui16_adc_read_battery_voltage_10b$templ$1_0$398({1}SC:U),R,0,0,[yl]
S:Ladc.ui16_adc_read_battery_voltage_10b$sloc0$0_1$0({2}SI:U),B,1,-2
T:Fadc$TIM1_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$SMCR$0_0$0({1}SC:U),Z,0,0)({3}S:S$ETR$0_0$0({1}SC:U),Z,0,0)({4}S:S$IER$0_0$0({1}SC:U),Z,0,0)({5}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({6}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({7}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({8}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({10}S:S$CCMR3$0_0$0({1}SC:U),Z,0,0)({11}S:S$CCMR4$0_0$0({1}SC:U),Z,0,0)({12}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({13}S:S$CCER2$0_0$0({1}SC:U),Z,0,0)({14}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({15}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({16}S:S$PSCRH$0_0$0({1}SC:U),Z,0,0)({17}S:S$PSCRL$0_0$0({1}SC:U),Z,0,0)({18}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({19}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({20}S:S$RCR$0_0$0({1}SC:U),Z,0,0)({21}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({22}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({23}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({24}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)({25}S:S$CCR3H$0_0$0({1}SC:U),Z,0,0)({26}S:S$CCR3L$0_0$0({1}SC:U),Z,0,0)({27}S:S$CCR4H$0_0$0({1}SC:U),Z,0,0)({28}S:S$CCR4L$0_0$0({1}SC:U),Z,0,0)({29}S:S$BKR$0_0$0({1}SC:U),Z,0,0)({30}S:S$DTR$0_0$0({1}SC:U),Z,0,0)({31}S:S$OISR$0_0$0({1}SC:U),Z,0,0)]
T:Fadc$TIM2_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$IER$0_0$0({1}SC:U),Z,0,0)({2}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({5}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({6}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({7}S:S$CCMR3$0_0$0({1}SC:U),Z,0,0)({8}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCER2$0_0$0({1}SC:U),Z,0,0)({10}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({11}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({12}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({13}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({14}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({15}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({16}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({17}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({18}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)({19}S:S$CCR3H$0_0$0({1}SC:U),Z,0,0)({20}S:S$CCR3L$0_0$0({1}SC:U),Z,0,0)]
T:Fadc$BEEP_struct[({0}S:S$CSR$0_0$0({1}SC:U),Z,0,0)]
T:Fadc$TIM3_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$IER$0_0$0({1}SC:U),Z,0,0)({2}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({5}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({6}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({7}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({8}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({9}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({10}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({11}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({12}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({13}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({14}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({15}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({16}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)]
T:Fadc$TIM4_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$IER$0_0$0({1}SC:U),Z,0,0)({2}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({4}S:S$CNTR$0_0$0({1}SC:U),Z,0,0)({5}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({6}S:S$ARR$0_0$0({1}SC:U),Z,0,0)]
T:Fadc$TIM5_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$SMCR$0_0$0({1}SC:U),Z,0,0)({3}S:S$IER$0_0$0({1}SC:U),Z,0,0)({4}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({7}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({8}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCMR3$0_0$0({1}SC:U),Z,0,0)({10}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({11}S:S$CCER2$0_0$0({1}SC:U),Z,0,0)({12}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({13}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({14}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({15}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({16}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({17}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({18}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({19}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({20}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)({21}S:S$CCR3H$0_0$0({1}SC:U),Z,0,0)({22}S:S$CCR3L$0_0$0({1}SC:U),Z,0,0)]
T:Fadc$TIM6_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$SMCR$0_0$0({1}SC:U),Z,0,0)({3}S:S$IER$0_0$0({1}SC:U),Z,0,0)({4}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({6}S:S$CNTR$0_0$0({1}SC:U),Z,0,0)({7}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({8}S:S$ARR$0_0$0({1}SC:U),Z,0,0)]
T:Fadc$IWDG_struct[({0}S:S$KR$0_0$0({1}SC:U),Z,0,0)({1}S:S$PR$0_0$0({1}SC:U),Z,0,0)({2}S:S$RLR$0_0$0({1}SC:U),Z,0,0)]
T:Fadc$GPIO_struct[({0}S:S$ODR$0_0$0({1}SC:U),Z,0,0)({1}S:S$IDR$0_0$0({1}SC:U),Z,0,0)({2}S:S$DDR$0_0$0({1}SC:U),Z,0,0)({3}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR2$0_0$0({1}SC:U),Z,0,0)]
T:Fadc$WWDG_struct[({0}S:S$CR$0_0$0({1}SC:U),Z,0,0)({1}S:S$WR$0_0$0({1}SC:U),Z,0,0)]
T:Fadc$__00000000[({0}S:S$MCR$0_0$0({1}SC:U),Z,0,0)({1}S:S$MSR$0_0$0({1}SC:U),Z,0,0)({2}S:S$TSR$0_0$0({1}SC:U),Z,0,0)({3}S:S$TPR$0_0$0({1}SC:U),Z,0,0)({4}S:S$RFR$0_0$0({1}SC:U),Z,0,0)({5}S:S$IER$0_0$0({1}SC:U),Z,0,0)({6}S:S$DGR$0_0$0({1}SC:U),Z,0,0)({7}S:S$PSR$0_0$0({1}SC:U),Z,0,0)({8}S:S$Page$0_0$0({16}ST__00000001:S),Z,0,0)]
T:Fadc$EXTI_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)]
T:Fadc$__00000001[({0}S:S$TxMailbox$0_0$0({16}ST__00000002:S),Z,0,0)({0}S:S$Filter$0_0$0({16}ST__00000003:S),Z,0,0)({0}S:S$Filter01$0_0$0({16}ST__00000004:S),Z,0,0)({0}S:S$Filter23$0_0$0({16}ST__00000005:S),Z,0,0)({0}S:S$Filter45$0_0$0({16}ST__00000006:S),Z,0,0)({0}S:S$Config$0_0$0({16}ST__00000007:S),Z,0,0)({0}S:S$RxFIFO$0_0$0({16}ST__00000008:S),Z,0,0)]
T:Fadc$__00000002[({0}S:S$MCSR$0_0$0({1}SC:U),Z,0,0)({1}S:S$MDLCR$0_0$0({1}SC:U),Z,0,0)({2}S:S$MIDR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$MIDR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$MIDR3$0_0$0({1}SC:U),Z,0,0)({5}S:S$MIDR4$0_0$0({1}SC:U),Z,0,0)({6}S:S$MDAR1$0_0$0({1}SC:U),Z,0,0)({7}S:S$MDAR2$0_0$0({1}SC:U),Z,0,0)({8}S:S$MDAR3$0_0$0({1}SC:U),Z,0,0)({9}S:S$MDAR4$0_0$0({1}SC:U),Z,0,0)({10}S:S$MDAR5$0_0$0({1}SC:U),Z,0,0)({11}S:S$MDAR6$0_0$0({1}SC:U),Z,0,0)({12}S:S$MDAR7$0_0$0({1}SC:U),Z,0,0)({13}S:S$MDAR8$0_0$0({1}SC:U),Z,0,0)({14}S:S$MTSRL$0_0$0({1}SC:U),Z,0,0)({15}S:S$MTSRH$0_0$0({1}SC:U),Z,0,0)]
T:Fadc$__00000003[({0}S:S$FR01$0_0$0({1}SC:U),Z,0,0)({1}S:S$FR02$0_0$0({1}SC:U),Z,0,0)({2}S:S$FR03$0_0$0({1}SC:U),Z,0,0)({3}S:S$FR04$0_0$0({1}SC:U),Z,0,0)({4}S:S$FR05$0_0$0({1}SC:U),Z,0,0)({5}S:S$FR06$0_0$0({1}SC:U),Z,0,0)({6}S:S$FR07$0_0$0({1}SC:U),Z,0,0)({7}S:S$FR08$0_0$0({1}SC:U),Z,0,0)({8}S:S$FR09$0_0$0({1}SC:U),Z,0,0)({9}S:S$FR10$0_0$0({1}SC:U),Z,0,0)({10}S:S$FR11$0_0$0({1}SC:U),Z,0,0)({11}S:S$FR12$0_0$0({1}SC:U),Z,0,0)({12}S:S$FR13$0_0$0({1}SC:U),Z,0,0)({13}S:S$FR14$0_0$0({1}SC:U),Z,0,0)({14}S:S$FR15$0_0$0({1}SC:U),Z,0,0)({15}S:S$FR16$0_0$0({1}SC:U),Z,0,0)]
T:Fadc$__00000004[({0}S:S$F0R1$0_0$0({1}SC:U),Z,0,0)({1}S:S$F0R2$0_0$0({1}SC:U),Z,0,0)({2}S:S$F0R3$0_0$0({1}SC:U),Z,0,0)({3}S:S$F0R4$0_0$0({1}SC:U),Z,0,0)({4}S:S$F0R5$0_0$0({1}SC:U),Z,0,0)({5}S:S$F0R6$0_0$0({1}SC:U),Z,0,0)({6}S:S$F0R7$0_0$0({1}SC:U),Z,0,0)({7}S:S$F0R8$0_0$0({1}SC:U),Z,0,0)({8}S:S$F1R1$0_0$0({1}SC:U),Z,0,0)({9}S:S$F1R2$0_0$0({1}SC:U),Z,0,0)({10}S:S$F1R3$0_0$0({1}SC:U),Z,0,0)({11}S:S$F1R4$0_0$0({1}SC:U),Z,0,0)({12}S:S$F1R5$0_0$0({1}SC:U),Z,0,0)({13}S:S$F1R6$0_0$0({1}SC:U),Z,0,0)({14}S:S$F1R7$0_0$0({1}SC:U),Z,0,0)({15}S:S$F1R8$0_0$0({1}SC:U),Z,0,0)]
T:Fadc$__00000005[({0}S:S$F2R1$0_0$0({1}SC:U),Z,0,0)({1}S:S$F2R2$0_0$0({1}SC:U),Z,0,0)({2}S:S$F2R3$0_0$0({1}SC:U),Z,0,0)({3}S:S$F2R4$0_0$0({1}SC:U),Z,0,0)({4}S:S$F2R5$0_0$0({1}SC:U),Z,0,0)({5}S:S$F2R6$0_0$0({1}SC:U),Z,0,0)({6}S:S$F2R7$0_0$0({1}SC:U),Z,0,0)({7}S:S$F2R8$0_0$0({1}SC:U),Z,0,0)({8}S:S$F3R1$0_0$0({1}SC:U),Z,0,0)({9}S:S$F3R2$0_0$0({1}SC:U),Z,0,0)({10}S:S$F3R3$0_0$0({1}SC:U),Z,0,0)({11}S:S$F3R4$0_0$0({1}SC:U),Z,0,0)({12}S:S$F3R5$0_0$0({1}SC:U),Z,0,0)({13}S:S$F3R6$0_0$0({1}SC:U),Z,0,0)({14}S:S$F3R7$0_0$0({1}SC:U),Z,0,0)({15}S:S$F3R8$0_0$0({1}SC:U),Z,0,0)]
T:Fadc$__00000006[({0}S:S$F4R1$0_0$0({1}SC:U),Z,0,0)({1}S:S$F4R2$0_0$0({1}SC:U),Z,0,0)({2}S:S$F4R3$0_0$0({1}SC:U),Z,0,0)({3}S:S$F4R4$0_0$0({1}SC:U),Z,0,0)({4}S:S$F4R5$0_0$0({1}SC:U),Z,0,0)({5}S:S$F4R6$0_0$0({1}SC:U),Z,0,0)({6}S:S$F4R7$0_0$0({1}SC:U),Z,0,0)({7}S:S$F4R8$0_0$0({1}SC:U),Z,0,0)({8}S:S$F5R1$0_0$0({1}SC:U),Z,0,0)({9}S:S$F5R2$0_0$0({1}SC:U),Z,0,0)({10}S:S$F5R3$0_0$0({1}SC:U),Z,0,0)({11}S:S$F5R4$0_0$0({1}SC:U),Z,0,0)({12}S:S$F5R5$0_0$0({1}SC:U),Z,0,0)({13}S:S$F5R6$0_0$0({1}SC:U),Z,0,0)({14}S:S$F5R7$0_0$0({1}SC:U),Z,0,0)({15}S:S$F5R8$0_0$0({1}SC:U),Z,0,0)]
T:Fadc$__00000007[({0}S:S$ESR$0_0$0({1}SC:U),Z,0,0)({1}S:S$EIER$0_0$0({1}SC:U),Z,0,0)({2}S:S$TECR$0_0$0({1}SC:U),Z,0,0)({3}S:S$RECR$0_0$0({1}SC:U),Z,0,0)({4}S:S$BTR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$BTR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$Reserved1$0_0$0({2}DA2d,SC:U),Z,0,0)({8}S:S$FMR1$0_0$0({1}SC:U),Z,0,0)({9}S:S$FMR2$0_0$0({1}SC:U),Z,0,0)({10}S:S$FCR1$0_0$0({1}SC:U),Z,0,0)({11}S:S$FCR2$0_0$0({1}SC:U),Z,0,0)({12}S:S$FCR3$0_0$0({1}SC:U),Z,0,0)({13}S:S$Reserved2$0_0$0({3}DA3d,SC:U),Z,0,0)]
T:Fadc$__00000008[({0}S:S$MFMI$0_0$0({1}SC:U),Z,0,0)({1}S:S$MDLCR$0_0$0({1}SC:U),Z,0,0)({2}S:S$MIDR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$MIDR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$MIDR3$0_0$0({1}SC:U),Z,0,0)({5}S:S$MIDR4$0_0$0({1}SC:U),Z,0,0)({6}S:S$MDAR1$0_0$0({1}SC:U),Z,0,0)({7}S:S$MDAR2$0_0$0({1}SC:U),Z,0,0)({8}S:S$MDAR3$0_0$0({1}SC:U),Z,0,0)({9}S:S$MDAR4$0_0$0({1}SC:U),Z,0,0)({10}S:S$MDAR5$0_0$0({1}SC:U),Z,0,0)({11}S:S$MDAR6$0_0$0({1}SC:U),Z,0,0)({12}S:S$MDAR7$0_0$0({1}SC:U),Z,0,0)({13}S:S$MDAR8$0_0$0({1}SC:U),Z,0,0)({14}S:S$MTSRL$0_0$0({1}SC:U),Z,0,0)({15}S:S$MTSRH$0_0$0({1}SC:U),Z,0,0)]
T:Fadc$UART1_struct[({0}S:S$SR$0_0$0({1}SC:U),Z,0,0)({1}S:S$DR$0_0$0({1}SC:U),Z,0,0)({2}S:S$BRR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$BRR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({7}S:S$CR4$0_0$0({1}SC:U),Z,0,0)({8}S:S$CR5$0_0$0({1}SC:U),Z,0,0)({9}S:S$GTR$0_0$0({1}SC:U),Z,0,0)({10}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)]
T:Fadc$UART2_struct[({0}S:S$SR$0_0$0({1}SC:U),Z,0,0)({1}S:S$DR$0_0$0({1}SC:U),Z,0,0)({2}S:S$BRR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$BRR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({7}S:S$CR4$0_0$0({1}SC:U),Z,0,0)({8}S:S$CR5$0_0$0({1}SC:U),Z,0,0)({9}S:S$CR6$0_0$0({1}SC:U),Z,0,0)({10}S:S$GTR$0_0$0({1}SC:U),Z,0,0)({11}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)]
T:Fadc$FLASH_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$NCR2$0_0$0({1}SC:U),Z,0,0)({3}S:S$FPR$0_0$0({1}SC:U),Z,0,0)({4}S:S$NFPR$0_0$0({1}SC:U),Z,0,0)({5}S:S$IAPSR$0_0$0({1}SC:U),Z,0,0)({6}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({7}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)({8}S:S$PUKR$0_0$0({1}SC:U),Z,0,0)({9}S:S$RESERVED3$0_0$0({1}SC:U),Z,0,0)({10}S:S$DUKR$0_0$0({1}SC:U),Z,0,0)]
T:Fadc$UART3_struct[({0}S:S$SR$0_0$0({1}SC:U),Z,0,0)({1}S:S$DR$0_0$0({1}SC:U),Z,0,0)({2}S:S$BRR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$BRR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({7}S:S$CR4$0_0$0({1}SC:U),Z,0,0)({8}S:S$RESERVED$0_0$0({1}SC:U),Z,0,0)({9}S:S$CR6$0_0$0({1}SC:U),Z,0,0)]
T:Fadc$I2C_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$FREQR$0_0$0({1}SC:U),Z,0,0)({3}S:S$OARL$0_0$0({1}SC:U),Z,0,0)({4}S:S$OARH$0_0$0({1}SC:U),Z,0,0)({5}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({6}S:S$DR$0_0$0({1}SC:U),Z,0,0)({7}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({8}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({9}S:S$SR3$0_0$0({1}SC:U),Z,0,0)({10}S:S$ITR$0_0$0({1}SC:U),Z,0,0)({11}S:S$CCRL$0_0$0({1}SC:U),Z,0,0)({12}S:S$CCRH$0_0$0({1}SC:U),Z,0,0)({13}S:S$TRISER$0_0$0({1}SC:U),Z,0,0)({14}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)]
T:Fadc$CFG_struct[({0}S:S$GCR$0_0$0({1}SC:U),Z,0,0)]
T:Fadc$CLK_struct[({0}S:S$ICKR$0_0$0({1}SC:U),Z,0,0)({1}S:S$ECKR$0_0$0({1}SC:U),Z,0,0)({2}S:S$RESERVED$0_0$0({1}SC:U),Z,0,0)({3}S:S$CMSR$0_0$0({1}SC:U),Z,0,0)({4}S:S$SWR$0_0$0({1}SC:U),Z,0,0)({5}S:S$SWCR$0_0$0({1}SC:U),Z,0,0)({6}S:S$CKDIVR$0_0$0({1}SC:U),Z,0,0)({7}S:S$PCKENR1$0_0$0({1}SC:U),Z,0,0)({8}S:S$CSSR$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCOR$0_0$0({1}SC:U),Z,0,0)({10}S:S$PCKENR2$0_0$0({1}SC:U),Z,0,0)({11}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({12}S:S$HSITRIMR$0_0$0({1}SC:U),Z,0,0)({13}S:S$SWIMCCR$0_0$0({1}SC:U),Z,0,0)]
T:Fadc$ITC_struct[({0}S:S$ISPR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$ISPR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$ISPR3$0_0$0({1}SC:U),Z,0,0)({3}S:S$ISPR4$0_0$0({1}SC:U),Z,0,0)({4}S:S$ISPR5$0_0$0({1}SC:U),Z,0,0)({5}S:S$ISPR6$0_0$0({1}SC:U),Z,0,0)({6}S:S$ISPR7$0_0$0({1}SC:U),Z,0,0)({7}S:S$ISPR8$0_0$0({1}SC:U),Z,0,0)]
T:Fadc$_configuration_variables[({0}S:S$ui8_assist_level_factor_x10$0_0$0({1}SC:U),Z,0,0)({1}S:S$ui8_battery_max_current$0_0$0({1}SC:U),Z,0,0)({2}S:S$ui8_motor_power_div10$0_0$0({1}SC:U),Z,0,0)({3}S:S$ui16_battery_low_voltage_cut_off_x10$0_0$0({2}SI:U),Z,0,0)({5}S:S$ui16_wheel_perimeter$0_0$0({2}SI:U),Z,0,0)({7}S:S$ui8_lights$0_0$0({1}SC:U),Z,0,0)({8}S:S$ui8_walk_assist$0_0$0({1}SC:U),Z,0,0)({9}S:S$ui8_offroad_mode$0_0$0({1}SC:U),Z,0,0)({10}S:S$ui8_emtb_mode$0_0$0({1}SC:U),Z,0,0)({11}S:S$ui8_emtb_enabled_on_startup$0_0$0({1}SC:U),Z,0,0)({12}S:S$ui8_wheel_max_speed$0_0$0({1}SC:U),Z,0,0)({13}S:S$ui8_motor_type$0_0$0({1}SC:U),Z,0,0)({14}S:S$ui8_motor_assistance_startup_without_pedal_rotation$0_0$0({1}SC:U),Z,0,0)({15}S:S$ui8_target_battery_max_power_div25$0_0$0({1}SC:U),Z,0,0)({16}S:S$configuration_variables$0_0$0({1}SC:U),Z,0,0)({17}S:S$ui8_startup_motor_power_boost_feature_enabled$0_0$0({1}SC:U),Z,0,0)({18}S:S$ui8_startup_motor_power_boost_assist_level$0_0$0({1}SC:U),Z,0,0)({19}S:S$ui8_startup_motor_power_boost_state$0_0$0({1}SC:U),Z,0,0)({20}S:S$ui8_startup_motor_power_boost_limit_to_max_power$0_0$0({1}SC:U),Z,0,0)({21}S:S$ui8_startup_motor_power_boost_time$0_0$0({1}SC:U),Z,0,0)({22}S:S$ui8_startup_motor_power_boost_fade_time$0_0$0({1}SC:U),Z,0,0)({23}S:S$ui8_temperature_limit_feature_enabled$0_0$0({1}SC:U),Z,0,0)({24}S:S$ui8_motor_temperature_min_value_to_limit$0_0$0({1}SC:U),Z,0,0)({25}S:S$ui8_motor_temperature_max_value_to_limit$0_0$0({1}SC:U),Z,0,0)({26}S:S$ui8_temperature_current_limiting_value$0_0$0({1}SC:U),Z,0,0)({27}S:S$ui16_motor_temperature_x2$0_0$0({2}SI:U),Z,0,0)({29}S:S$ui8_motor_temperature$0_0$0({1}SC:U),Z,0,0)({30}S:S$ui8_street_feature_enabled$0_0$0({1}SC:U),Z,0,0)({31}S:S$ui8_street_enabled_on_startup$0_0$0({1}SC:U),Z,0,0)({32}S:S$ui8_street_speed_limit$0_0$0({1}SC:U),Z,0,0)({33}S:S$ui8_street_power_limit_enabled$0_0$0({1}SC:U),Z,0,0)({34}S:S$ui8_street_power_limit_div25$0_0$0({1}SC:U),Z,0,0)({35}S:S$ui8_working_status$0_0$0({1}SC:U),Z,0,0)({36}S:S$ui8_function_code$0_0$0({1}SC:U),Z,0,0)({37}S:S$ui8_fault_code$0_0$0({1}SC:U),Z,0,0)({38}S:S$ui8_battery_cells_number$0_0$0({1}SC:U),Z,0,0)({39}S:S$ui16_battery_pack_resistance_x1000$0_0$0({2}SI:U),Z,0,0)({41}S:S$ui16_oem_wheel_speed_factor$0_0$0({2}SI:U),Z,0,0)({43}S:S$ui8_assist_level_power$0_0$0({5}DA5d,SC:U),Z,0,0)({48}S:S$ui8_startup_motor_power_boost$0_0$0({4}DA4d,SC:U),Z,0,0)({52}S:S$ui8_walk_assist_percentage_current$0_0$0({1}SC:U),Z,0,0)({53}S:S$ui8_walk_assist_pwm_duty_cycle$0_0$0({1}SC:U),Z,0,0)({54}S:S$ui8_walk_assist_pwm_duty_cycle_level$0_0$0({5}DA5d,SC:U),Z,0,0)({59}S:S$ui8_walk_assist_ramp_time$0_0$0({1}SC:U),Z,0,0)({60}S:S$ui8_walk_assist_off_delay_pwm$0_0$0({1}SC:U),Z,0,0)({61}S:S$ui16_walk_assist_off_delay_time$0_0$0({2}SI:U),Z,0,0)({63}S:S$ui8_debug_var$0_0$0({1}SC:U),Z,0,0)]
T:Fadc$SPI_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$ICR$0_0$0({1}SC:U),Z,0,0)({3}S:S$SR$0_0$0({1}SC:U),Z,0,0)({4}S:S$DR$0_0$0({1}SC:U),Z,0,0)({5}S:S$CRCPR$0_0$0({1}SC:U),Z,0,0)({6}S:S$RXCRCR$0_0$0({1}SC:U),Z,0,0)({7}S:S$TXCRCR$0_0$0({1}SC:U),Z,0,0)]
T:Fadc$AWU_struct[({0}S:S$CSR$0_0$0({1}SC:U),Z,0,0)({1}S:S$APR$0_0$0({1}SC:U),Z,0,0)({2}S:S$TBR$0_0$0({1}SC:U),Z,0,0)]
T:Fadc$OPT_struct[({0}S:S$OPT0$0_0$0({1}SC:U),Z,0,0)({1}S:S$OPT1$0_0$0({1}SC:U),Z,0,0)({2}S:S$NOPT1$0_0$0({1}SC:U),Z,0,0)({3}S:S$OPT2$0_0$0({1}SC:U),Z,0,0)({4}S:S$NOPT2$0_0$0({1}SC:U),Z,0,0)({5}S:S$OPT3$0_0$0({1}SC:U),Z,0,0)({6}S:S$NOPT3$0_0$0({1}SC:U),Z,0,0)({7}S:S$OPT4$0_0$0({1}SC:U),Z,0,0)({8}S:S$NOPT4$0_0$0({1}SC:U),Z,0,0)({9}S:S$OPT5$0_0$0({1}SC:U),Z,0,0)({10}S:S$NOPT5$0_0$0({1}SC:U),Z,0,0)({11}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({12}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)({13}S:S$OPT7$0_0$0({1}SC:U),Z,0,0)({14}S:S$NOPT7$0_0$0({1}SC:U),Z,0,0)]
T:Fadc$RST_struct[({0}S:S$SR$0_0$0({1}SC:U),Z,0,0)]
T:Fadc$ADC1_struct[({0}S:S$DB0RH$0_0$0({1}SC:U),Z,0,0)({1}S:S$DB0RL$0_0$0({1}SC:U),Z,0,0)({2}S:S$DB1RH$0_0$0({1}SC:U),Z,0,0)({3}S:S$DB1RL$0_0$0({1}SC:U),Z,0,0)({4}S:S$DB2RH$0_0$0({1}SC:U),Z,0,0)({5}S:S$DB2RL$0_0$0({1}SC:U),Z,0,0)({6}S:S$DB3RH$0_0$0({1}SC:U),Z,0,0)({7}S:S$DB3RL$0_0$0({1}SC:U),Z,0,0)({8}S:S$DB4RH$0_0$0({1}SC:U),Z,0,0)({9}S:S$DB4RL$0_0$0({1}SC:U),Z,0,0)({10}S:S$DB5RH$0_0$0({1}SC:U),Z,0,0)({11}S:S$DB5RL$0_0$0({1}SC:U),Z,0,0)({12}S:S$DB6RH$0_0$0({1}SC:U),Z,0,0)({13}S:S$DB6RL$0_0$0({1}SC:U),Z,0,0)({14}S:S$DB7RH$0_0$0({1}SC:U),Z,0,0)({15}S:S$DB7RL$0_0$0({1}SC:U),Z,0,0)({16}S:S$DB8RH$0_0$0({1}SC:U),Z,0,0)({17}S:S$DB8RL$0_0$0({1}SC:U),Z,0,0)({18}S:S$DB9RH$0_0$0({1}SC:U),Z,0,0)({19}S:S$DB9RL$0_0$0({1}SC:U),Z,0,0)({20}S:S$RESERVED$0_0$0({12}DA12d,SC:U),Z,0,0)({32}S:S$CSR$0_0$0({1}SC:U),Z,0,0)({33}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({34}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({35}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({36}S:S$DRH$0_0$0({1}SC:U),Z,0,0)({37}S:S$DRL$0_0$0({1}SC:U),Z,0,0)({38}S:S$TDRH$0_0$0({1}SC:U),Z,0,0)({39}S:S$TDRL$0_0$0({1}SC:U),Z,0,0)({40}S:S$HTRH$0_0$0({1}SC:U),Z,0,0)({41}S:S$HTRL$0_0$0({1}SC:U),Z,0,0)({42}S:S$LTRH$0_0$0({1}SC:U),Z,0,0)({43}S:S$LTRL$0_0$0({1}SC:U),Z,0,0)({44}S:S$AWSRH$0_0$0({1}SC:U),Z,0,0)({45}S:S$AWSRL$0_0$0({1}SC:U),Z,0,0)({46}S:S$AWCRH$0_0$0({1}SC:U),Z,0,0)({47}S:S$AWCRL$0_0$0({1}SC:U),Z,0,0)]
S:G$ui8_adc_torque_sensor_min_value$0_0$0({1}SC:U),E,0,0
S:G$ui8_adc_torque_sensor_max_value$0_0$0({1}SC:U),E,0,0
S:G$ui8_adc_battery_current_offset$0_0$0({1}SC:U),E,0,0
S:G$ui8_ebike_app_state$0_0$0({1}SC:U),E,0,0
S:G$ui8_adc_target_battery_max_current$0_0$0({1}SC:U),E,0,0
S:G$ui8_adc_target_motor_max_current$0_0$0({1}SC:U),E,0,0
S:G$ui16_pas_pwm_cycles_ticks$0_0$0({2}SI:U),E,0,0
S:G$ui8_pas_direction$0_0$0({1}SC:U),E,0,0
S:G$ui8_pedaling_direction$0_0$0({1}SC:U),E,0,0
S:G$ui8_pas_cadence_rpm$0_0$0({1}SC:U),E,0,0
S:G$ui16_wheel_speed_sensor_pwm_cycles_ticks$0_0$0({2}SI:U),E,0,0
S:G$ui8_wheel_speed_sensor_is_disconnected$0_0$0({1}SC:U),E,0,0
S:G$ui32_wheel_speed_sensor_tick_counter$0_0$0({4}SL:U),E,0,0
S:G$ui8_duty_cycle$0_0$0({1}SC:U),E,0,0
S:G$ui8_adc_motor_phase_current_offset$0_0$0({1}SC:U),E,0,0
S:G$_print_format$0_0$0({2}DF,SI:S),C,0,0
S:G$printf_small$0_0$0({2}DF,SV:S),C,0,0
S:G$printf$0_0$0({2}DF,SI:S),C,0,0
S:G$vprintf$0_0$0({2}DF,SI:S),C,0,0
S:G$sprintf$0_0$0({2}DF,SI:S),C,0,0
S:G$vsprintf$0_0$0({2}DF,SI:S),C,0,0
S:G$puts$0_0$0({2}DF,SI:S),C,0,0
S:G$gets$0_0$0({2}DF,DG,SC:U),C,0,0
S:G$getchar$0_0$0({2}DF,SI:S),C,0,0
S:G$putchar$0_0$0({2}DF,SI:S),C,0,0
S:G$ADC1_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_ScanModeCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_DataBufferCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_SchmittTriggerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_ConversionConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_ExternalTriggerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_AWDChannelConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_StartConversion$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_GetConversionValue$0_0$0({2}DF,SI:U),C,0,0
S:G$ADC1_SetHighThreshold$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_SetLowThreshold$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_GetBufferValue$0_0$0({2}DF,SI:U),C,0,0
S:G$ADC1_GetAWDChannelStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ADC1_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ADC1_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ADC1_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_LSICalibrationConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_IdleModeEnable$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$BEEP_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_LSICalibrationConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_HSECmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_HSICmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_LSICmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_CCOCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ClockSwitchCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_FastHaltWakeUpCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SlowActiveHaltWakeUpCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_PeripheralClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ClockSwitchConfig$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_HSIPrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_CCOConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SYSCLKConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SWIMConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ClockSecuritySystemEnable$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SYSCLKEmergencyClear$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_AdjustHSICalibrationValue$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_GetClockFreq$0_0$0({2}DF,SL:U),C,0,0
S:G$CLK_GetSYSCLKSource$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_SetExtIntSensitivity$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_SetTLISensitivity$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_GetExtIntSensitivity$0_0$0({2}DF,SC:U),C,0,0
S:G$EXTI_GetTLISensitivity$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_Unlock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_Lock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_EraseByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ProgramByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ReadByte$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_ProgramWord$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ReadOptionByte$0_0$0({2}DF,SI:U),C,0,0
S:G$FLASH_ProgramOptionByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_EraseOptionByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_SetLowPowerMode$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_SetProgrammingTime$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_GetLowPowerMode$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_GetProgrammingTime$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_GetBootSize$0_0$0({2}DF,SL:U),C,0,0
S:G$FLASH_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_EraseBlock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ProgramBlock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_WaitForLastOperation$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_Write$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_WriteHigh$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_WriteLow$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_WriteReverse$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_ReadInputData$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_ReadOutputData$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_ReadInputPin$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_ExternalPullUpConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GeneralCallCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GenerateSTART$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GenerateSTOP$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_SoftwareResetCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_StretchClockCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_AcknowledgeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_FastModeDutyCycleConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_ReceiveData$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_Send7bitAddress$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_SendData$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_CheckEvent$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_GetLastEvent$0_0$0({2}DF,SI:U),C,0,0
S:G$I2C_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$ITC_GetCPUCC$0_0$0({2}DF,SC:U),C,0,0
S:G$ITC_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$ITC_GetSoftIntStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ITC_SetSoftwarePriority$0_0$0({2}DF,SV:S),C,0,0
S:G$ITC_GetSoftwarePriority$0_0$0({2}DF,SC:U),C,0,0
S:G$IWDG_WriteAccessCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_SetPrescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_SetReload$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_ReloadCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_Enable$0_0$0({2}DF,SV:S),C,0,0
S:G$RST_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$RST_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_SendData$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_ReceiveData$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_NSSInternalSoftwareCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_TransmitCRC$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_CalculateCRCCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetCRC$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_ResetCRC$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetCRCPolynomial$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_BiDirectionalLineConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC4Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_BDTRConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ICInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_PWMIConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CtrlPWMOutputs$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_InternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ETRClockMode1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ETRClockMode2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ETRConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_TIxExternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectInputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectHallSensor$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectOutputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectMasterSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_EncoderInterfaceConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CounterModeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC3Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC4Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectCOM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CCPreloadControl$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC4PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC4FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1NPolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2NPolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3NPolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC4PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CCxCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CCxNCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectOCxM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare1$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare2$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare3$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare4$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC1Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC2Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC3Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC4Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GetCapture1$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCapture2$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCapture3$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCapture4$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCounter$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetPrescaler$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM1_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM1_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC1Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC2Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC3Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ICInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_PWMIConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_InternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ForcedOC1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ForcedOC2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ForcedOC3Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_CCPreloadControl$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC1PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC2PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC3PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC1PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC2PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC3PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_CCxCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SelectOCxM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCompare1$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCompare2$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCompare3$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetIC1Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetIC2Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetIC3Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GetCapture1$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetCapture2$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetCapture3$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetCounter$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetPrescaler$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM2_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM2_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM2_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC1Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC2Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ICInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_PWMIConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_InternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ForcedOC1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ForcedOC2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_CCPreloadControl$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC1PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC2PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC1PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC2PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_CCxCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SelectOCxM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetCompare1$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetCompare2$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetIC1Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetIC2Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_GetCapture1$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM3_GetCapture2$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM3_GetCounter$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM3_GetPrescaler$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM3_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM3_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM3_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_GetCounter$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_GetPrescaler$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_HalfDuplexCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_IrDAConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_IrDACmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_LINBreakDetectionConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_LINConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_LINCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SmartCardCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SmartCardNACKCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_WakeUpConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_ReceiverWakeUpCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_ReceiveData8$0_0$0({2}DF,SC:U),C,0,0
S:G$UART2_ReceiveData9$0_0$0({2}DF,SI:U),C,0,0
S:G$UART2_SendData8$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SendData9$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SendBreak$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SetAddress$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SetGuardTime$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SetPrescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$UART2_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$UART2_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_GetCounter$0_0$0({2}DF,SC:U),C,0,0
S:G$WWDG_SWReset$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_SetWindowValue$0_0$0({2}DF,SV:S),C,0,0
S:G$ebike_app_init$0_0$0({2}DF,SV:S),C,0,0
S:G$ebike_app_controller$0_0$0({2}DF,SV:S),C,0,0
S:G$get_configuration_variables$0_0$0({2}DF,DG,ST_configuration_variables:S),C,0,0
S:G$hall_sensor_init$0_0$0({2}DF,SV:S),C,0,0
S:G$motor_init$0_0$0({2}DF,SV:S),C,0,0
S:G$motor_enable_PWM$0_0$0({2}DF,SV:S),C,0,0
S:G$motor_disable_PWM$0_0$0({2}DF,SV:S),C,0,0
S:G$motor_set_pwm_duty_cycle_target$0_0$0({2}DF,SV:S),C,0,0
S:G$motor_set_current_max$0_0$0({2}DF,SV:S),C,0,0
S:G$motor_set_pwm_duty_cycle_ramp_up_inverse_step$0_0$0({2}DF,SV:S),C,0,0
S:G$motor_set_pwm_duty_cycle_ramp_down_inverse_step$0_0$0({2}DF,SV:S),C,0,0
S:G$ui16_motor_get_motor_speed_erps$0_0$0({2}DF,SI:U),C,0,0
S:G$motor_controller_set_state$0_0$0({2}DF,SV:S),C,0,0
S:G$motor_controller_reset_state$0_0$0({2}DF,SV:S),C,0,0
S:G$motor_controller_state_is_set$0_0$0({2}DF,SC:U),C,0,0
S:G$motor_controller$0_0$0({2}DF,SV:S),C,0,0
S:G$motor_get_adc_battery_current_filtered_10b$0_0$0({2}DF,SC:U),C,0,0
S:G$motor_get_adc_battery_voltage_filtered_10b$0_0$0({2}DF,SI:U),C,0,0
S:G$motor_set_adc_battery_voltage_cut_off$0_0$0({2}DF,SV:S),C,0,0
M:timers
F:G$timer2_init$0_0$0({2}DF,SV:S),C,0,0,0,0,0
S:Ltimers.timer2_init$ui16_i$1_0$346({2}SI:U),R,0,0,[yl,yh]
F:G$timer3_init$0_0$0({2}DF,SV:S),C,0,0,0,0,0
S:Ltimers.timer3_init$ui16_i$1_0$350({2}SI:U),R,0,0,[yl,yh]
T:Ftimers$TIM1_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$SMCR$0_0$0({1}SC:U),Z,0,0)({3}S:S$ETR$0_0$0({1}SC:U),Z,0,0)({4}S:S$IER$0_0$0({1}SC:U),Z,0,0)({5}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({6}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({7}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({8}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({10}S:S$CCMR3$0_0$0({1}SC:U),Z,0,0)({11}S:S$CCMR4$0_0$0({1}SC:U),Z,0,0)({12}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({13}S:S$CCER2$0_0$0({1}SC:U),Z,0,0)({14}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({15}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({16}S:S$PSCRH$0_0$0({1}SC:U),Z,0,0)({17}S:S$PSCRL$0_0$0({1}SC:U),Z,0,0)({18}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({19}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({20}S:S$RCR$0_0$0({1}SC:U),Z,0,0)({21}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({22}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({23}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({24}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)({25}S:S$CCR3H$0_0$0({1}SC:U),Z,0,0)({26}S:S$CCR3L$0_0$0({1}SC:U),Z,0,0)({27}S:S$CCR4H$0_0$0({1}SC:U),Z,0,0)({28}S:S$CCR4L$0_0$0({1}SC:U),Z,0,0)({29}S:S$BKR$0_0$0({1}SC:U),Z,0,0)({30}S:S$DTR$0_0$0({1}SC:U),Z,0,0)({31}S:S$OISR$0_0$0({1}SC:U),Z,0,0)]
T:Ftimers$TIM2_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$IER$0_0$0({1}SC:U),Z,0,0)({2}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({5}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({6}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({7}S:S$CCMR3$0_0$0({1}SC:U),Z,0,0)({8}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCER2$0_0$0({1}SC:U),Z,0,0)({10}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({11}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({12}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({13}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({14}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({15}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({16}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({17}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({18}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)({19}S:S$CCR3H$0_0$0({1}SC:U),Z,0,0)({20}S:S$CCR3L$0_0$0({1}SC:U),Z,0,0)]
T:Ftimers$BEEP_struct[({0}S:S$CSR$0_0$0({1}SC:U),Z,0,0)]
T:Ftimers$TIM3_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$IER$0_0$0({1}SC:U),Z,0,0)({2}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({5}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({6}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({7}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({8}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({9}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({10}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({11}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({12}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({13}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({14}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({15}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({16}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)]
T:Ftimers$TIM4_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$IER$0_0$0({1}SC:U),Z,0,0)({2}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({4}S:S$CNTR$0_0$0({1}SC:U),Z,0,0)({5}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({6}S:S$ARR$0_0$0({1}SC:U),Z,0,0)]
T:Ftimers$TIM5_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$SMCR$0_0$0({1}SC:U),Z,0,0)({3}S:S$IER$0_0$0({1}SC:U),Z,0,0)({4}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({7}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({8}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCMR3$0_0$0({1}SC:U),Z,0,0)({10}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({11}S:S$CCER2$0_0$0({1}SC:U),Z,0,0)({12}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({13}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({14}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({15}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({16}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({17}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({18}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({19}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({20}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)({21}S:S$CCR3H$0_0$0({1}SC:U),Z,0,0)({22}S:S$CCR3L$0_0$0({1}SC:U),Z,0,0)]
T:Ftimers$TIM6_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$SMCR$0_0$0({1}SC:U),Z,0,0)({3}S:S$IER$0_0$0({1}SC:U),Z,0,0)({4}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({6}S:S$CNTR$0_0$0({1}SC:U),Z,0,0)({7}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({8}S:S$ARR$0_0$0({1}SC:U),Z,0,0)]
T:Ftimers$IWDG_struct[({0}S:S$KR$0_0$0({1}SC:U),Z,0,0)({1}S:S$PR$0_0$0({1}SC:U),Z,0,0)({2}S:S$RLR$0_0$0({1}SC:U),Z,0,0)]
T:Ftimers$GPIO_struct[({0}S:S$ODR$0_0$0({1}SC:U),Z,0,0)({1}S:S$IDR$0_0$0({1}SC:U),Z,0,0)({2}S:S$DDR$0_0$0({1}SC:U),Z,0,0)({3}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR2$0_0$0({1}SC:U),Z,0,0)]
T:Ftimers$WWDG_struct[({0}S:S$CR$0_0$0({1}SC:U),Z,0,0)({1}S:S$WR$0_0$0({1}SC:U),Z,0,0)]
T:Ftimers$__00000000[({0}S:S$MCR$0_0$0({1}SC:U),Z,0,0)({1}S:S$MSR$0_0$0({1}SC:U),Z,0,0)({2}S:S$TSR$0_0$0({1}SC:U),Z,0,0)({3}S:S$TPR$0_0$0({1}SC:U),Z,0,0)({4}S:S$RFR$0_0$0({1}SC:U),Z,0,0)({5}S:S$IER$0_0$0({1}SC:U),Z,0,0)({6}S:S$DGR$0_0$0({1}SC:U),Z,0,0)({7}S:S$PSR$0_0$0({1}SC:U),Z,0,0)({8}S:S$Page$0_0$0({16}ST__00000001:S),Z,0,0)]
T:Ftimers$EXTI_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)]
T:Ftimers$__00000001[({0}S:S$TxMailbox$0_0$0({16}ST__00000002:S),Z,0,0)({0}S:S$Filter$0_0$0({16}ST__00000003:S),Z,0,0)({0}S:S$Filter01$0_0$0({16}ST__00000004:S),Z,0,0)({0}S:S$Filter23$0_0$0({16}ST__00000005:S),Z,0,0)({0}S:S$Filter45$0_0$0({16}ST__00000006:S),Z,0,0)({0}S:S$Config$0_0$0({16}ST__00000007:S),Z,0,0)({0}S:S$RxFIFO$0_0$0({16}ST__00000008:S),Z,0,0)]
T:Ftimers$__00000002[({0}S:S$MCSR$0_0$0({1}SC:U),Z,0,0)({1}S:S$MDLCR$0_0$0({1}SC:U),Z,0,0)({2}S:S$MIDR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$MIDR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$MIDR3$0_0$0({1}SC:U),Z,0,0)({5}S:S$MIDR4$0_0$0({1}SC:U),Z,0,0)({6}S:S$MDAR1$0_0$0({1}SC:U),Z,0,0)({7}S:S$MDAR2$0_0$0({1}SC:U),Z,0,0)({8}S:S$MDAR3$0_0$0({1}SC:U),Z,0,0)({9}S:S$MDAR4$0_0$0({1}SC:U),Z,0,0)({10}S:S$MDAR5$0_0$0({1}SC:U),Z,0,0)({11}S:S$MDAR6$0_0$0({1}SC:U),Z,0,0)({12}S:S$MDAR7$0_0$0({1}SC:U),Z,0,0)({13}S:S$MDAR8$0_0$0({1}SC:U),Z,0,0)({14}S:S$MTSRL$0_0$0({1}SC:U),Z,0,0)({15}S:S$MTSRH$0_0$0({1}SC:U),Z,0,0)]
T:Ftimers$__00000003[({0}S:S$FR01$0_0$0({1}SC:U),Z,0,0)({1}S:S$FR02$0_0$0({1}SC:U),Z,0,0)({2}S:S$FR03$0_0$0({1}SC:U),Z,0,0)({3}S:S$FR04$0_0$0({1}SC:U),Z,0,0)({4}S:S$FR05$0_0$0({1}SC:U),Z,0,0)({5}S:S$FR06$0_0$0({1}SC:U),Z,0,0)({6}S:S$FR07$0_0$0({1}SC:U),Z,0,0)({7}S:S$FR08$0_0$0({1}SC:U),Z,0,0)({8}S:S$FR09$0_0$0({1}SC:U),Z,0,0)({9}S:S$FR10$0_0$0({1}SC:U),Z,0,0)({10}S:S$FR11$0_0$0({1}SC:U),Z,0,0)({11}S:S$FR12$0_0$0({1}SC:U),Z,0,0)({12}S:S$FR13$0_0$0({1}SC:U),Z,0,0)({13}S:S$FR14$0_0$0({1}SC:U),Z,0,0)({14}S:S$FR15$0_0$0({1}SC:U),Z,0,0)({15}S:S$FR16$0_0$0({1}SC:U),Z,0,0)]
T:Ftimers$__00000004[({0}S:S$F0R1$0_0$0({1}SC:U),Z,0,0)({1}S:S$F0R2$0_0$0({1}SC:U),Z,0,0)({2}S:S$F0R3$0_0$0({1}SC:U),Z,0,0)({3}S:S$F0R4$0_0$0({1}SC:U),Z,0,0)({4}S:S$F0R5$0_0$0({1}SC:U),Z,0,0)({5}S:S$F0R6$0_0$0({1}SC:U),Z,0,0)({6}S:S$F0R7$0_0$0({1}SC:U),Z,0,0)({7}S:S$F0R8$0_0$0({1}SC:U),Z,0,0)({8}S:S$F1R1$0_0$0({1}SC:U),Z,0,0)({9}S:S$F1R2$0_0$0({1}SC:U),Z,0,0)({10}S:S$F1R3$0_0$0({1}SC:U),Z,0,0)({11}S:S$F1R4$0_0$0({1}SC:U),Z,0,0)({12}S:S$F1R5$0_0$0({1}SC:U),Z,0,0)({13}S:S$F1R6$0_0$0({1}SC:U),Z,0,0)({14}S:S$F1R7$0_0$0({1}SC:U),Z,0,0)({15}S:S$F1R8$0_0$0({1}SC:U),Z,0,0)]
T:Ftimers$__00000005[({0}S:S$F2R1$0_0$0({1}SC:U),Z,0,0)({1}S:S$F2R2$0_0$0({1}SC:U),Z,0,0)({2}S:S$F2R3$0_0$0({1}SC:U),Z,0,0)({3}S:S$F2R4$0_0$0({1}SC:U),Z,0,0)({4}S:S$F2R5$0_0$0({1}SC:U),Z,0,0)({5}S:S$F2R6$0_0$0({1}SC:U),Z,0,0)({6}S:S$F2R7$0_0$0({1}SC:U),Z,0,0)({7}S:S$F2R8$0_0$0({1}SC:U),Z,0,0)({8}S:S$F3R1$0_0$0({1}SC:U),Z,0,0)({9}S:S$F3R2$0_0$0({1}SC:U),Z,0,0)({10}S:S$F3R3$0_0$0({1}SC:U),Z,0,0)({11}S:S$F3R4$0_0$0({1}SC:U),Z,0,0)({12}S:S$F3R5$0_0$0({1}SC:U),Z,0,0)({13}S:S$F3R6$0_0$0({1}SC:U),Z,0,0)({14}S:S$F3R7$0_0$0({1}SC:U),Z,0,0)({15}S:S$F3R8$0_0$0({1}SC:U),Z,0,0)]
T:Ftimers$__00000006[({0}S:S$F4R1$0_0$0({1}SC:U),Z,0,0)({1}S:S$F4R2$0_0$0({1}SC:U),Z,0,0)({2}S:S$F4R3$0_0$0({1}SC:U),Z,0,0)({3}S:S$F4R4$0_0$0({1}SC:U),Z,0,0)({4}S:S$F4R5$0_0$0({1}SC:U),Z,0,0)({5}S:S$F4R6$0_0$0({1}SC:U),Z,0,0)({6}S:S$F4R7$0_0$0({1}SC:U),Z,0,0)({7}S:S$F4R8$0_0$0({1}SC:U),Z,0,0)({8}S:S$F5R1$0_0$0({1}SC:U),Z,0,0)({9}S:S$F5R2$0_0$0({1}SC:U),Z,0,0)({10}S:S$F5R3$0_0$0({1}SC:U),Z,0,0)({11}S:S$F5R4$0_0$0({1}SC:U),Z,0,0)({12}S:S$F5R5$0_0$0({1}SC:U),Z,0,0)({13}S:S$F5R6$0_0$0({1}SC:U),Z,0,0)({14}S:S$F5R7$0_0$0({1}SC:U),Z,0,0)({15}S:S$F5R8$0_0$0({1}SC:U),Z,0,0)]
T:Ftimers$__00000007[({0}S:S$ESR$0_0$0({1}SC:U),Z,0,0)({1}S:S$EIER$0_0$0({1}SC:U),Z,0,0)({2}S:S$TECR$0_0$0({1}SC:U),Z,0,0)({3}S:S$RECR$0_0$0({1}SC:U),Z,0,0)({4}S:S$BTR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$BTR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$Reserved1$0_0$0({2}DA2d,SC:U),Z,0,0)({8}S:S$FMR1$0_0$0({1}SC:U),Z,0,0)({9}S:S$FMR2$0_0$0({1}SC:U),Z,0,0)({10}S:S$FCR1$0_0$0({1}SC:U),Z,0,0)({11}S:S$FCR2$0_0$0({1}SC:U),Z,0,0)({12}S:S$FCR3$0_0$0({1}SC:U),Z,0,0)({13}S:S$Reserved2$0_0$0({3}DA3d,SC:U),Z,0,0)]
T:Ftimers$__00000008[({0}S:S$MFMI$0_0$0({1}SC:U),Z,0,0)({1}S:S$MDLCR$0_0$0({1}SC:U),Z,0,0)({2}S:S$MIDR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$MIDR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$MIDR3$0_0$0({1}SC:U),Z,0,0)({5}S:S$MIDR4$0_0$0({1}SC:U),Z,0,0)({6}S:S$MDAR1$0_0$0({1}SC:U),Z,0,0)({7}S:S$MDAR2$0_0$0({1}SC:U),Z,0,0)({8}S:S$MDAR3$0_0$0({1}SC:U),Z,0,0)({9}S:S$MDAR4$0_0$0({1}SC:U),Z,0,0)({10}S:S$MDAR5$0_0$0({1}SC:U),Z,0,0)({11}S:S$MDAR6$0_0$0({1}SC:U),Z,0,0)({12}S:S$MDAR7$0_0$0({1}SC:U),Z,0,0)({13}S:S$MDAR8$0_0$0({1}SC:U),Z,0,0)({14}S:S$MTSRL$0_0$0({1}SC:U),Z,0,0)({15}S:S$MTSRH$0_0$0({1}SC:U),Z,0,0)]
T:Ftimers$UART1_struct[({0}S:S$SR$0_0$0({1}SC:U),Z,0,0)({1}S:S$DR$0_0$0({1}SC:U),Z,0,0)({2}S:S$BRR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$BRR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({7}S:S$CR4$0_0$0({1}SC:U),Z,0,0)({8}S:S$CR5$0_0$0({1}SC:U),Z,0,0)({9}S:S$GTR$0_0$0({1}SC:U),Z,0,0)({10}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)]
T:Ftimers$UART2_struct[({0}S:S$SR$0_0$0({1}SC:U),Z,0,0)({1}S:S$DR$0_0$0({1}SC:U),Z,0,0)({2}S:S$BRR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$BRR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({7}S:S$CR4$0_0$0({1}SC:U),Z,0,0)({8}S:S$CR5$0_0$0({1}SC:U),Z,0,0)({9}S:S$CR6$0_0$0({1}SC:U),Z,0,0)({10}S:S$GTR$0_0$0({1}SC:U),Z,0,0)({11}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)]
T:Ftimers$FLASH_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$NCR2$0_0$0({1}SC:U),Z,0,0)({3}S:S$FPR$0_0$0({1}SC:U),Z,0,0)({4}S:S$NFPR$0_0$0({1}SC:U),Z,0,0)({5}S:S$IAPSR$0_0$0({1}SC:U),Z,0,0)({6}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({7}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)({8}S:S$PUKR$0_0$0({1}SC:U),Z,0,0)({9}S:S$RESERVED3$0_0$0({1}SC:U),Z,0,0)({10}S:S$DUKR$0_0$0({1}SC:U),Z,0,0)]
T:Ftimers$UART3_struct[({0}S:S$SR$0_0$0({1}SC:U),Z,0,0)({1}S:S$DR$0_0$0({1}SC:U),Z,0,0)({2}S:S$BRR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$BRR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({7}S:S$CR4$0_0$0({1}SC:U),Z,0,0)({8}S:S$RESERVED$0_0$0({1}SC:U),Z,0,0)({9}S:S$CR6$0_0$0({1}SC:U),Z,0,0)]
T:Ftimers$I2C_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$FREQR$0_0$0({1}SC:U),Z,0,0)({3}S:S$OARL$0_0$0({1}SC:U),Z,0,0)({4}S:S$OARH$0_0$0({1}SC:U),Z,0,0)({5}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({6}S:S$DR$0_0$0({1}SC:U),Z,0,0)({7}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({8}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({9}S:S$SR3$0_0$0({1}SC:U),Z,0,0)({10}S:S$ITR$0_0$0({1}SC:U),Z,0,0)({11}S:S$CCRL$0_0$0({1}SC:U),Z,0,0)({12}S:S$CCRH$0_0$0({1}SC:U),Z,0,0)({13}S:S$TRISER$0_0$0({1}SC:U),Z,0,0)({14}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)]
T:Ftimers$CFG_struct[({0}S:S$GCR$0_0$0({1}SC:U),Z,0,0)]
T:Ftimers$CLK_struct[({0}S:S$ICKR$0_0$0({1}SC:U),Z,0,0)({1}S:S$ECKR$0_0$0({1}SC:U),Z,0,0)({2}S:S$RESERVED$0_0$0({1}SC:U),Z,0,0)({3}S:S$CMSR$0_0$0({1}SC:U),Z,0,0)({4}S:S$SWR$0_0$0({1}SC:U),Z,0,0)({5}S:S$SWCR$0_0$0({1}SC:U),Z,0,0)({6}S:S$CKDIVR$0_0$0({1}SC:U),Z,0,0)({7}S:S$PCKENR1$0_0$0({1}SC:U),Z,0,0)({8}S:S$CSSR$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCOR$0_0$0({1}SC:U),Z,0,0)({10}S:S$PCKENR2$0_0$0({1}SC:U),Z,0,0)({11}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({12}S:S$HSITRIMR$0_0$0({1}SC:U),Z,0,0)({13}S:S$SWIMCCR$0_0$0({1}SC:U),Z,0,0)]
T:Ftimers$ITC_struct[({0}S:S$ISPR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$ISPR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$ISPR3$0_0$0({1}SC:U),Z,0,0)({3}S:S$ISPR4$0_0$0({1}SC:U),Z,0,0)({4}S:S$ISPR5$0_0$0({1}SC:U),Z,0,0)({5}S:S$ISPR6$0_0$0({1}SC:U),Z,0,0)({6}S:S$ISPR7$0_0$0({1}SC:U),Z,0,0)({7}S:S$ISPR8$0_0$0({1}SC:U),Z,0,0)]
T:Ftimers$SPI_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$ICR$0_0$0({1}SC:U),Z,0,0)({3}S:S$SR$0_0$0({1}SC:U),Z,0,0)({4}S:S$DR$0_0$0({1}SC:U),Z,0,0)({5}S:S$CRCPR$0_0$0({1}SC:U),Z,0,0)({6}S:S$RXCRCR$0_0$0({1}SC:U),Z,0,0)({7}S:S$TXCRCR$0_0$0({1}SC:U),Z,0,0)]
T:Ftimers$AWU_struct[({0}S:S$CSR$0_0$0({1}SC:U),Z,0,0)({1}S:S$APR$0_0$0({1}SC:U),Z,0,0)({2}S:S$TBR$0_0$0({1}SC:U),Z,0,0)]
T:Ftimers$OPT_struct[({0}S:S$OPT0$0_0$0({1}SC:U),Z,0,0)({1}S:S$OPT1$0_0$0({1}SC:U),Z,0,0)({2}S:S$NOPT1$0_0$0({1}SC:U),Z,0,0)({3}S:S$OPT2$0_0$0({1}SC:U),Z,0,0)({4}S:S$NOPT2$0_0$0({1}SC:U),Z,0,0)({5}S:S$OPT3$0_0$0({1}SC:U),Z,0,0)({6}S:S$NOPT3$0_0$0({1}SC:U),Z,0,0)({7}S:S$OPT4$0_0$0({1}SC:U),Z,0,0)({8}S:S$NOPT4$0_0$0({1}SC:U),Z,0,0)({9}S:S$OPT5$0_0$0({1}SC:U),Z,0,0)({10}S:S$NOPT5$0_0$0({1}SC:U),Z,0,0)({11}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({12}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)({13}S:S$OPT7$0_0$0({1}SC:U),Z,0,0)({14}S:S$NOPT7$0_0$0({1}SC:U),Z,0,0)]
T:Ftimers$RST_struct[({0}S:S$SR$0_0$0({1}SC:U),Z,0,0)]
T:Ftimers$ADC1_struct[({0}S:S$DB0RH$0_0$0({1}SC:U),Z,0,0)({1}S:S$DB0RL$0_0$0({1}SC:U),Z,0,0)({2}S:S$DB1RH$0_0$0({1}SC:U),Z,0,0)({3}S:S$DB1RL$0_0$0({1}SC:U),Z,0,0)({4}S:S$DB2RH$0_0$0({1}SC:U),Z,0,0)({5}S:S$DB2RL$0_0$0({1}SC:U),Z,0,0)({6}S:S$DB3RH$0_0$0({1}SC:U),Z,0,0)({7}S:S$DB3RL$0_0$0({1}SC:U),Z,0,0)({8}S:S$DB4RH$0_0$0({1}SC:U),Z,0,0)({9}S:S$DB4RL$0_0$0({1}SC:U),Z,0,0)({10}S:S$DB5RH$0_0$0({1}SC:U),Z,0,0)({11}S:S$DB5RL$0_0$0({1}SC:U),Z,0,0)({12}S:S$DB6RH$0_0$0({1}SC:U),Z,0,0)({13}S:S$DB6RL$0_0$0({1}SC:U),Z,0,0)({14}S:S$DB7RH$0_0$0({1}SC:U),Z,0,0)({15}S:S$DB7RL$0_0$0({1}SC:U),Z,0,0)({16}S:S$DB8RH$0_0$0({1}SC:U),Z,0,0)({17}S:S$DB8RL$0_0$0({1}SC:U),Z,0,0)({18}S:S$DB9RH$0_0$0({1}SC:U),Z,0,0)({19}S:S$DB9RL$0_0$0({1}SC:U),Z,0,0)({20}S:S$RESERVED$0_0$0({12}DA12d,SC:U),Z,0,0)({32}S:S$CSR$0_0$0({1}SC:U),Z,0,0)({33}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({34}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({35}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({36}S:S$DRH$0_0$0({1}SC:U),Z,0,0)({37}S:S$DRL$0_0$0({1}SC:U),Z,0,0)({38}S:S$TDRH$0_0$0({1}SC:U),Z,0,0)({39}S:S$TDRL$0_0$0({1}SC:U),Z,0,0)({40}S:S$HTRH$0_0$0({1}SC:U),Z,0,0)({41}S:S$HTRL$0_0$0({1}SC:U),Z,0,0)({42}S:S$LTRH$0_0$0({1}SC:U),Z,0,0)({43}S:S$LTRL$0_0$0({1}SC:U),Z,0,0)({44}S:S$AWSRH$0_0$0({1}SC:U),Z,0,0)({45}S:S$AWSRL$0_0$0({1}SC:U),Z,0,0)({46}S:S$AWCRH$0_0$0({1}SC:U),Z,0,0)({47}S:S$AWCRL$0_0$0({1}SC:U),Z,0,0)]
S:G$ADC1_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_ScanModeCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_DataBufferCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_SchmittTriggerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_ConversionConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_ExternalTriggerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_AWDChannelConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_StartConversion$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_GetConversionValue$0_0$0({2}DF,SI:U),C,0,0
S:G$ADC1_SetHighThreshold$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_SetLowThreshold$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_GetBufferValue$0_0$0({2}DF,SI:U),C,0,0
S:G$ADC1_GetAWDChannelStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ADC1_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ADC1_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ADC1_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_LSICalibrationConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_IdleModeEnable$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$BEEP_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_LSICalibrationConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_HSECmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_HSICmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_LSICmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_CCOCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ClockSwitchCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_FastHaltWakeUpCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SlowActiveHaltWakeUpCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_PeripheralClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ClockSwitchConfig$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_HSIPrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_CCOConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SYSCLKConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SWIMConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ClockSecuritySystemEnable$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SYSCLKEmergencyClear$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_AdjustHSICalibrationValue$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_GetClockFreq$0_0$0({2}DF,SL:U),C,0,0
S:G$CLK_GetSYSCLKSource$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_SetExtIntSensitivity$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_SetTLISensitivity$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_GetExtIntSensitivity$0_0$0({2}DF,SC:U),C,0,0
S:G$EXTI_GetTLISensitivity$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_Unlock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_Lock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_EraseByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ProgramByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ReadByte$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_ProgramWord$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ReadOptionByte$0_0$0({2}DF,SI:U),C,0,0
S:G$FLASH_ProgramOptionByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_EraseOptionByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_SetLowPowerMode$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_SetProgrammingTime$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_GetLowPowerMode$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_GetProgrammingTime$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_GetBootSize$0_0$0({2}DF,SL:U),C,0,0
S:G$FLASH_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_EraseBlock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ProgramBlock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_WaitForLastOperation$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_Write$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_WriteHigh$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_WriteLow$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_WriteReverse$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_ReadInputData$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_ReadOutputData$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_ReadInputPin$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_ExternalPullUpConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GeneralCallCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GenerateSTART$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GenerateSTOP$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_SoftwareResetCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_StretchClockCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_AcknowledgeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_FastModeDutyCycleConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_ReceiveData$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_Send7bitAddress$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_SendData$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_CheckEvent$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_GetLastEvent$0_0$0({2}DF,SI:U),C,0,0
S:G$I2C_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$ITC_GetCPUCC$0_0$0({2}DF,SC:U),C,0,0
S:G$ITC_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$ITC_GetSoftIntStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ITC_SetSoftwarePriority$0_0$0({2}DF,SV:S),C,0,0
S:G$ITC_GetSoftwarePriority$0_0$0({2}DF,SC:U),C,0,0
S:G$IWDG_WriteAccessCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_SetPrescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_SetReload$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_ReloadCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_Enable$0_0$0({2}DF,SV:S),C,0,0
S:G$RST_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$RST_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_SendData$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_ReceiveData$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_NSSInternalSoftwareCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_TransmitCRC$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_CalculateCRCCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetCRC$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_ResetCRC$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetCRCPolynomial$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_BiDirectionalLineConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC4Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_BDTRConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ICInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_PWMIConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CtrlPWMOutputs$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_InternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ETRClockMode1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ETRClockMode2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ETRConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_TIxExternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectInputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectHallSensor$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectOutputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectMasterSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_EncoderInterfaceConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CounterModeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC3Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC4Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectCOM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CCPreloadControl$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC4PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC4FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1NPolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2NPolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3NPolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC4PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CCxCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CCxNCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectOCxM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare1$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare2$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare3$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare4$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC1Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC2Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC3Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC4Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GetCapture1$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCapture2$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCapture3$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCapture4$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCounter$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetPrescaler$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM1_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM1_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC1Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC2Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC3Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ICInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_PWMIConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_InternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ForcedOC1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ForcedOC2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ForcedOC3Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_CCPreloadControl$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC1PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC2PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC3PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC1PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC2PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC3PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_CCxCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SelectOCxM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCompare1$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCompare2$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCompare3$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetIC1Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetIC2Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetIC3Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GetCapture1$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetCapture2$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetCapture3$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetCounter$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetPrescaler$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM2_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM2_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM2_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC1Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC2Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ICInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_PWMIConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_InternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ForcedOC1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ForcedOC2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_CCPreloadControl$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC1PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC2PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC1PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC2PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_CCxCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SelectOCxM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetCompare1$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetCompare2$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetIC1Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetIC2Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_GetCapture1$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM3_GetCapture2$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM3_GetCounter$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM3_GetPrescaler$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM3_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM3_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM3_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_GetCounter$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_GetPrescaler$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_HalfDuplexCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_IrDAConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_IrDACmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_LINBreakDetectionConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_LINConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_LINCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SmartCardCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SmartCardNACKCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_WakeUpConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_ReceiverWakeUpCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_ReceiveData8$0_0$0({2}DF,SC:U),C,0,0
S:G$UART2_ReceiveData9$0_0$0({2}DF,SI:U),C,0,0
S:G$UART2_SendData8$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SendData9$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SendBreak$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SetAddress$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SetGuardTime$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SetPrescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$UART2_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$UART2_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_GetCounter$0_0$0({2}DF,SC:U),C,0,0
S:G$WWDG_SWReset$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_SetWindowValue$0_0$0({2}DF,SV:S),C,0,0
S:G$timer2_init$0_0$0({2}DF,SV:S),C,0,0
S:G$timer3_init$0_0$0({2}DF,SV:S),C,0,0
M:ebike_app
F:G$ebike_app_init$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
F:G$ebike_app_controller$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
F:Febike_app$ebike_control_motor$0_0$0({2}DF,SV:S),Z,0,-26,0,0,0
S:Lebike_app.ebike_control_motor$ui8_tmp_pas_cadence_rpm$1_0$430({1}SC:U),B,1,-1
S:Lebike_app.ebike_control_motor$ui32_adc_max_battery_current_x4$1_0$430({4}SL:U),R,0,0,[xl,xh,yl,yh]
S:Lebike_app.ebike_control_motor$ui8_adc_max_battery_current$1_0$430({1}SC:U),R,0,0,[]
S:Lebike_app.ebike_control_motor$ui8_adc_max_motor_current$1_0$430({1}SC:U),B,1,-19
S:Lebike_app.ebike_control_motor$ui8_adc_max_battery_power_current$1_0$430({1}SC:U),B,1,-9
S:Lebike_app.ebike_control_motor$ui8_boost_enabled_and_applied$1_0$430({1}SC:U),B,1,-16
S:Lebike_app.ebike_control_motor$ui8_tmp_max_speed$1_0$430({1}SC:U),B,1,-18
S:Lebike_app.ebike_control_motor$ui8_adc_max_motor_current_boost_state$1_0$430({1}SC:U),B,1,-17
S:Lebike_app.ebike_control_motor$ui16_step_emtb_pedal_power$1_0$430({2}SI:U),R,0,0,[]
S:Lebike_app.ebike_control_motor$ui8_delta_assist_level_x10$1_0$430({1}SC:U),R,0,0,[]
S:Lebike_app.ebike_control_motor$f_temp$1_0$430({4}SF:S),R,0,0,[xl,xh,yl,yh]
S:Lebike_app.ebike_control_motor$f_k_soft_start_factor$1_0$430({4}SF:S),R,0,0,[]
S:Lebike_app.ebike_control_motor$f_assist_level_factor_x10$1_0$430({4}SF:S),R,0,0,[]
S:Lebike_app.ebike_control_motor$f_pedal_power_x_assist_level_factor$1_0$430({4}SF:S),R,0,0,[]
S:Lebike_app.ebike_control_motor$f_pedal_torque_x_assist_level_factor$1_0$430({4}SF:S),B,1,-4
S:Lebike_app.ebike_control_motor$ui16_battery_voltage_filtered$1_0$430({2}SI:U),B,1,-11
S:Lebike_app.ebike_control_motor$sloc0$0_1$0({1}SC:U),B,1,-16
S:Lebike_app.ebike_control_motor$sloc1$0_1$0({4}SF:S),B,1,-15
S:Lebike_app.ebike_control_motor$sloc2$0_1$0({2}SI:U),B,1,-11
S:Lebike_app.ebike_control_motor$sloc3$0_1$0({1}SC:U),B,1,-9
S:Lebike_app.ebike_control_motor$sloc4$0_1$0({4}SF:S),B,1,-8
S:Lebike_app.ebike_control_motor$sloc5$0_1$0({4}SF:S),B,1,-4
S:Lebike_app.ebike_control_motor$sloc6$0_1$0({1}SC:U),B,1,-1
S:Lebike_app.ebike_control_motor$sloc7$0_1$0({4}SF:S),B,1,-4
S:Lebike_app.ebike_control_motor$sloc8$0_1$0({1}SC:U),B,1,-1
S:Lebike_app.ebike_control_motor$sloc9$0_1$0({4}SF:S),B,1,-4
S:Lebike_app.ebike_control_motor$sloc10$0_1$0({4}SF:S),B,1,-4
S:Lebike_app.ebike_control_motor$sloc11$0_1$0({4}SF:S),B,1,-4
S:Lebike_app.ebike_control_motor$sloc12$0_1$0({4}SL:U),B,1,-4
S:Lebike_app.ebike_control_motor$sloc13$0_1$0({1}SC:U),B,1,-1
S:Lebike_app.ebike_control_motor$sloc14$0_1$0({1}SC:U),B,1,-1
S:Lebike_app.ebike_control_motor$sloc15$0_1$0({1}SC:U),B,1,-1
S:Lebike_app.ebike_control_motor$sloc16$0_1$0({2}SI:S),B,1,-2
S:Lebike_app.ebike_control_motor$sloc17$0_1$0({2}SI:S),B,1,-2
F:Febike_app$check_battery_soc$0_0$0({2}DF,SV:S),Z,0,-12,0,0,0
S:Lebike_app.check_battery_soc$ui16_fluctuate_battery_voltage_x10$1_0$474({2}SI:U),R,0,0,[xl,xh]
S:Lebike_app.check_battery_soc$ui16_battery_voltage_filtered_x10$1_0$474({2}SI:U),B,1,-2
S:Lebike_app.check_battery_soc$ui16_battery_current_filtered_x5$1_0$474({2}SI:U),R,0,0,[xl,xh]
S:Lebike_app.check_battery_soc$ui16_battery_voltage_soc_x10$1_0$474({2}SI:U),B,1,-6
S:Lebike_app.check_battery_soc$ui16_adc_battery_voltage$1_0$474({2}SI:U),B,1,-6
S:Lebike_app.check_battery_soc$ui8_battery_cells_number_x10$1_0$474({1}SC:U),R,0,0,[xl]
S:Lebike_app.check_battery_soc$ui8_battery_current_x5$1_0$474({1}SC:U),R,0,0,[a]
S:Lebike_app.check_battery_soc$sloc0$0_1$0({2}SI:U),B,1,-6
S:Lebike_app.check_battery_soc$sloc1$0_1$0({4}SL:U),B,1,-4
S:Lebike_app.check_battery_soc$sloc2$0_1$0({4}SL:U),B,1,-4
S:Lebike_app.check_battery_soc$sloc3$0_1$0({2}SI:U),B,1,-2
S:Lebike_app.check_battery_soc$sloc4$0_1$0({2}SI:U),B,1,-6
S:Lebike_app.check_battery_soc$sloc5$0_1$0({4}SF:S),B,1,-4
F:Febike_app$uart_receive_package$0_0$0({2}DF,SV:S),Z,0,-3,0,0,0
S:Lebike_app.uart_receive_package$ui32_temp$1_0$484({4}SL:U),R,0,0,[a,xh,yl,yh]
S:Lebike_app.uart_receive_package$ui8_rx_check_code$1_0$484({1}SC:U),B,1,-2
S:Lebike_app.uart_receive_package$ui8_i$1_0$484({1}SC:U),B,1,-1
S:Lebike_app.uart_receive_package$ui16_temp$3_1$515({2}SI:U),R,0,0,[xl,xh]
S:Lebike_app.uart_receive_package$ui8_temp$3_1$515({1}SC:U),R,0,0,[a]
S:Lebike_app.uart_receive_package$sloc0$0_1$0({1}SC:U),B,1,-2
S:Lebike_app.uart_receive_package$sloc1$0_1$0({1}SC:U),B,1,-1
S:Lebike_app.uart_receive_package$sloc2$0_1$0({1}SC:U),B,1,-1
S:Lebike_app.uart_receive_package$sloc3$0_1$0({2}SI:U),B,1,-2
F:Febike_app$uart_send_package$0_0$0({2}DF,SV:S),Z,0,-2,0,0,0
F:Febike_app$uart_send_package$0_0$0({2}DF,SV:S),Z,0,-8,0,0,0
S:Lebike_app.uart_send_package$ui8_i$1_0$517({1}SC:U),R,0,0,[a]
S:Lebike_app.uart_send_package$ui8_tx_check_code$1_0$517({1}SC:U),R,0,0,[yl]
S:Lebike_app.uart_send_package$sloc0$0_1$0({2}SI:U),B,1,-2
S:Lebike_app.uart_send_package$sloc1$0_1$0({1}SC:U),B,1,-1
S:Lebike_app.uart_send_package$sloc2$0_1$0({1}SC:U),B,1,-1
F:Febike_app$ebike_app_set_target_adc_battery_max_current$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lebike_app.ebike_app_set_target_adc_battery_max_current$ui8_value$1_0$536({1}SC:U),B,1,2
F:Febike_app$ebike_app_set_target_adc_motor_max_current$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lebike_app.ebike_app_set_target_adc_motor_max_current$ui8_value$1_0$538({1}SC:U),B,1,2
F:Febike_app$ebike_app_set_battery_max_current$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lebike_app.ebike_app_set_battery_max_current$ui8_value$1_0$540({1}SC:U),B,1,2
F:Febike_app$ebike_app_set_motor_max_current$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lebike_app.ebike_app_set_motor_max_current$ui8_value$1_0$542({1}SC:U),B,1,2
F:Febike_app$ebike_app_set_torque_assist_ratio$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lebike_app.ebike_app_set_torque_assist_ratio$sloc0$0_1$0({2}SI:S),B,1,-2
F:Febike_app$calc_pedal_force_and_torque$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lebike_app.calc_pedal_force_and_torque$ui16_pedal_torque_x100$1_0$547({2}SI:U),R,0,0,[xl,xh]
F:Febike_app$calc_wheel_speed$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lebike_app.calc_wheel_speed$sloc0$0_1$0({4}SF:S),B,1,-4
F:Febike_app$calc_motor_temperature$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lebike_app.calc_motor_temperature$ui16_adc_motor_temperatured_filtered_10b$1_0$556({2}SI:U),R,0,0,[xl,xh]
F:Febike_app$calc_filtered_battery_voltage$0_0$0({2}DF,SI:U),Z,0,0,0,0,0
S:Lebike_app.calc_filtered_battery_voltage$ui16_batt_voltage_filtered$1_0$558({2}SI:U),R,0,0,[xl,a]
F:Febike_app$apply_street_mode$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lebike_app.apply_street_mode$ui16_battery_voltage$1_0$559({2}SI:U),B,1,2
S:Lebike_app.apply_street_mode$ui8_max_speed$1_0$559({2}DG,SC:U),B,1,4
S:Lebike_app.apply_street_mode$ui8_target_current$1_0$559({2}DG,SC:U),B,1,6
S:Lebike_app.apply_street_mode$ui8_street_mode_max_current$3_0$562({1}SC:U),R,0,0,[yl]
S:Lebike_app.apply_street_mode$sloc0$0_1$0({4}SL:U),B,1,-8
S:Lebike_app.apply_street_mode$sloc1$0_1$0({4}SL:U),B,1,-4
F:Febike_app$apply_speed_limit$0_0$0({2}DF,SV:S),Z,0,-6,0,0,0
S:Lebike_app.apply_speed_limit$ui16_speed_x10$1_0$563({2}SI:U),B,1,2
S:Lebike_app.apply_speed_limit$ui8_max_speed$1_0$563({1}SC:U),B,1,4
S:Lebike_app.apply_speed_limit$ui8_target_current$1_0$563({2}DG,SC:U),B,1,5
S:Lebike_app.apply_speed_limit$sloc0$0_1$0({4}SL:U),B,1,-16
S:Lebike_app.apply_speed_limit$sloc1$0_1$0({2}SI:S),B,1,-2
S:Lebike_app.apply_speed_limit$sloc2$0_1$0({4}SL:U),B,1,-12
S:Lebike_app.apply_speed_limit$sloc3$0_1$0({4}SL:U),B,1,-8
S:Lebike_app.apply_speed_limit$sloc4$0_1$0({4}SL:U),B,1,-4
S:Lebike_app.apply_speed_limit$sloc5$0_1$0({4}SL:S),B,1,-4
F:Febike_app$apply_walk_assist$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lebike_app.apply_walk_assist$ui8_walk_assist_value$1_0$565({1}SC:U),B,1,2
S:Lebike_app.apply_walk_assist$ui8_target_current$1_0$565({2}DG,SC:U),B,1,3
S:Lebike_app.apply_walk_assist$ui8_temp$2_0$567({1}SC:U),R,0,0,[a]
S:Lebike_app.apply_walk_assist$sloc0$0_1$0({4}SL:U),B,1,-4
F:Febike_app$apply_temperature_limiting$0_0$0({2}DF,SV:S),Z,0,-17,0,0,0
S:Lebike_app.apply_temperature_limiting$ui8_target_current$1_0$568({2}DG,SC:U),B,1,2
S:Lebike_app.apply_temperature_limiting$sloc0$0_1$0({1}SC:U),B,1,-1
S:Lebike_app.apply_temperature_limiting$sloc1$0_1$0({4}SL:U),B,1,-16
S:Lebike_app.apply_temperature_limiting$sloc2$0_1$0({4}SL:U),B,1,-12
S:Lebike_app.apply_temperature_limiting$sloc3$0_1$0({4}SL:U),B,1,-8
S:Lebike_app.apply_temperature_limiting$sloc4$0_1$0({4}SL:U),B,1,-4
S:Lebike_app.apply_temperature_limiting$sloc5$0_1$0({4}SL:S),B,1,-4
S:Lebike_app.apply_temperature_limiting$sloc6$0_1$0({4}SL:U),B,1,-12
S:Lebike_app.apply_temperature_limiting$sloc7$0_1$0({4}SL:U),B,1,-8
S:Lebike_app.apply_temperature_limiting$sloc8$0_1$0({4}SL:U),B,1,-4
F:Febike_app$boost_run_statemachine$0_0$0({2}DF,SV:S),Z,0,-1,0,0,0
S:Lebike_app.boost_run_statemachine$sloc0$0_1$0({1}SC:U),B,1,-1
S:Lebike_app.boost_run_statemachine$sloc1$0_1$0({2}SI:S),B,1,-2
F:Febike_app$apply_boost$0_0$0({2}DF,SC:U),Z,0,0,0,0,0
S:Lebike_app.apply_boost$ui8_pas_cadence$1_0$588({1}SC:U),B,1,2
S:Lebike_app.apply_boost$ui8_max_current_boost_state$1_0$588({1}SC:U),B,1,3
S:Lebike_app.apply_boost$ui8_target_current$1_0$588({2}DG,SC:U),B,1,4
S:Lebike_app.apply_boost$ui8_boost_enable$1_0$589({1}SC:U),R,0,0,[xl]
F:Febike_app$apply_boost_fade_out$0_0$0({2}DF,SV:S),Z,0,-2,0,0,0
S:Lebike_app.apply_boost_fade_out$ui8_target_current$1_0$591({2}DG,SC:U),B,1,2
S:Lebike_app.apply_boost_fade_out$ui16_adc_motor_target_current_x256$2_0$593({2}SI:U),B,1,-2
S:Lebike_app.apply_boost_fade_out$sloc0$0_1$0({2}SI:U),B,1,-2
S:Lebike_app.apply_boost_fade_out$sloc1$0_1$0({2}SI:U),B,1,-2
F:Febike_app$read_pas_cadence$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
F:Febike_app$torque_sensor_read$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lebike_app.torque_sensor_read$ui8_adc_torque_sensor$1_0$602({1}SC:U),R,0,0,[xl]
S:Lebike_app.torque_sensor_read$sloc0$0_1$0({4}SL:S),B,1,-12
S:Lebike_app.torque_sensor_read$sloc1$0_1$0({4}SL:S),B,1,-8
S:Lebike_app.torque_sensor_read$sloc2$0_1$0({4}SL:S),B,1,-4
F:Febike_app$throttle_read$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
F:Febike_app$walk_assist_read$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lebike_app.walk_assist_read$sloc0$0_1$0({4}SL:S),B,1,-4
F:G$UART2_IRQHandler$0_0$0({2}DF,SV:S),C,0,0,1,21,0
F:G$get_configuration_variables$0_0$0({2}DF,DG,ST_configuration_variables:S),Z,0,0,0,0,0
F:Febike_app$check_system$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
T:Febike_app$TIM1_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$SMCR$0_0$0({1}SC:U),Z,0,0)({3}S:S$ETR$0_0$0({1}SC:U),Z,0,0)({4}S:S$IER$0_0$0({1}SC:U),Z,0,0)({5}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({6}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({7}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({8}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({10}S:S$CCMR3$0_0$0({1}SC:U),Z,0,0)({11}S:S$CCMR4$0_0$0({1}SC:U),Z,0,0)({12}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({13}S:S$CCER2$0_0$0({1}SC:U),Z,0,0)({14}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({15}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({16}S:S$PSCRH$0_0$0({1}SC:U),Z,0,0)({17}S:S$PSCRL$0_0$0({1}SC:U),Z,0,0)({18}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({19}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({20}S:S$RCR$0_0$0({1}SC:U),Z,0,0)({21}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({22}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({23}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({24}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)({25}S:S$CCR3H$0_0$0({1}SC:U),Z,0,0)({26}S:S$CCR3L$0_0$0({1}SC:U),Z,0,0)({27}S:S$CCR4H$0_0$0({1}SC:U),Z,0,0)({28}S:S$CCR4L$0_0$0({1}SC:U),Z,0,0)({29}S:S$BKR$0_0$0({1}SC:U),Z,0,0)({30}S:S$DTR$0_0$0({1}SC:U),Z,0,0)({31}S:S$OISR$0_0$0({1}SC:U),Z,0,0)]
T:Febike_app$TIM2_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$IER$0_0$0({1}SC:U),Z,0,0)({2}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({5}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({6}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({7}S:S$CCMR3$0_0$0({1}SC:U),Z,0,0)({8}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCER2$0_0$0({1}SC:U),Z,0,0)({10}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({11}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({12}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({13}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({14}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({15}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({16}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({17}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({18}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)({19}S:S$CCR3H$0_0$0({1}SC:U),Z,0,0)({20}S:S$CCR3L$0_0$0({1}SC:U),Z,0,0)]
T:Febike_app$BEEP_struct[({0}S:S$CSR$0_0$0({1}SC:U),Z,0,0)]
T:Febike_app$TIM3_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$IER$0_0$0({1}SC:U),Z,0,0)({2}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({5}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({6}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({7}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({8}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({9}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({10}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({11}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({12}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({13}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({14}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({15}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({16}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)]
T:Febike_app$TIM4_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$IER$0_0$0({1}SC:U),Z,0,0)({2}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({4}S:S$CNTR$0_0$0({1}SC:U),Z,0,0)({5}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({6}S:S$ARR$0_0$0({1}SC:U),Z,0,0)]
T:Febike_app$TIM5_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$SMCR$0_0$0({1}SC:U),Z,0,0)({3}S:S$IER$0_0$0({1}SC:U),Z,0,0)({4}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({7}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({8}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCMR3$0_0$0({1}SC:U),Z,0,0)({10}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({11}S:S$CCER2$0_0$0({1}SC:U),Z,0,0)({12}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({13}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({14}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({15}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({16}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({17}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({18}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({19}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({20}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)({21}S:S$CCR3H$0_0$0({1}SC:U),Z,0,0)({22}S:S$CCR3L$0_0$0({1}SC:U),Z,0,0)]
T:Febike_app$TIM6_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$SMCR$0_0$0({1}SC:U),Z,0,0)({3}S:S$IER$0_0$0({1}SC:U),Z,0,0)({4}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({6}S:S$CNTR$0_0$0({1}SC:U),Z,0,0)({7}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({8}S:S$ARR$0_0$0({1}SC:U),Z,0,0)]
T:Febike_app$IWDG_struct[({0}S:S$KR$0_0$0({1}SC:U),Z,0,0)({1}S:S$PR$0_0$0({1}SC:U),Z,0,0)({2}S:S$RLR$0_0$0({1}SC:U),Z,0,0)]
T:Febike_app$GPIO_struct[({0}S:S$ODR$0_0$0({1}SC:U),Z,0,0)({1}S:S$IDR$0_0$0({1}SC:U),Z,0,0)({2}S:S$DDR$0_0$0({1}SC:U),Z,0,0)({3}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR2$0_0$0({1}SC:U),Z,0,0)]
T:Febike_app$WWDG_struct[({0}S:S$CR$0_0$0({1}SC:U),Z,0,0)({1}S:S$WR$0_0$0({1}SC:U),Z,0,0)]
T:Febike_app$__00000000[({0}S:S$MCR$0_0$0({1}SC:U),Z,0,0)({1}S:S$MSR$0_0$0({1}SC:U),Z,0,0)({2}S:S$TSR$0_0$0({1}SC:U),Z,0,0)({3}S:S$TPR$0_0$0({1}SC:U),Z,0,0)({4}S:S$RFR$0_0$0({1}SC:U),Z,0,0)({5}S:S$IER$0_0$0({1}SC:U),Z,0,0)({6}S:S$DGR$0_0$0({1}SC:U),Z,0,0)({7}S:S$PSR$0_0$0({1}SC:U),Z,0,0)({8}S:S$Page$0_0$0({16}ST__00000001:S),Z,0,0)]
T:Febike_app$EXTI_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)]
T:Febike_app$__00000001[({0}S:S$TxMailbox$0_0$0({16}ST__00000002:S),Z,0,0)({0}S:S$Filter$0_0$0({16}ST__00000003:S),Z,0,0)({0}S:S$Filter01$0_0$0({16}ST__00000004:S),Z,0,0)({0}S:S$Filter23$0_0$0({16}ST__00000005:S),Z,0,0)({0}S:S$Filter45$0_0$0({16}ST__00000006:S),Z,0,0)({0}S:S$Config$0_0$0({16}ST__00000007:S),Z,0,0)({0}S:S$RxFIFO$0_0$0({16}ST__00000008:S),Z,0,0)]
T:Febike_app$__00000002[({0}S:S$MCSR$0_0$0({1}SC:U),Z,0,0)({1}S:S$MDLCR$0_0$0({1}SC:U),Z,0,0)({2}S:S$MIDR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$MIDR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$MIDR3$0_0$0({1}SC:U),Z,0,0)({5}S:S$MIDR4$0_0$0({1}SC:U),Z,0,0)({6}S:S$MDAR1$0_0$0({1}SC:U),Z,0,0)({7}S:S$MDAR2$0_0$0({1}SC:U),Z,0,0)({8}S:S$MDAR3$0_0$0({1}SC:U),Z,0,0)({9}S:S$MDAR4$0_0$0({1}SC:U),Z,0,0)({10}S:S$MDAR5$0_0$0({1}SC:U),Z,0,0)({11}S:S$MDAR6$0_0$0({1}SC:U),Z,0,0)({12}S:S$MDAR7$0_0$0({1}SC:U),Z,0,0)({13}S:S$MDAR8$0_0$0({1}SC:U),Z,0,0)({14}S:S$MTSRL$0_0$0({1}SC:U),Z,0,0)({15}S:S$MTSRH$0_0$0({1}SC:U),Z,0,0)]
T:Febike_app$__00000003[({0}S:S$FR01$0_0$0({1}SC:U),Z,0,0)({1}S:S$FR02$0_0$0({1}SC:U),Z,0,0)({2}S:S$FR03$0_0$0({1}SC:U),Z,0,0)({3}S:S$FR04$0_0$0({1}SC:U),Z,0,0)({4}S:S$FR05$0_0$0({1}SC:U),Z,0,0)({5}S:S$FR06$0_0$0({1}SC:U),Z,0,0)({6}S:S$FR07$0_0$0({1}SC:U),Z,0,0)({7}S:S$FR08$0_0$0({1}SC:U),Z,0,0)({8}S:S$FR09$0_0$0({1}SC:U),Z,0,0)({9}S:S$FR10$0_0$0({1}SC:U),Z,0,0)({10}S:S$FR11$0_0$0({1}SC:U),Z,0,0)({11}S:S$FR12$0_0$0({1}SC:U),Z,0,0)({12}S:S$FR13$0_0$0({1}SC:U),Z,0,0)({13}S:S$FR14$0_0$0({1}SC:U),Z,0,0)({14}S:S$FR15$0_0$0({1}SC:U),Z,0,0)({15}S:S$FR16$0_0$0({1}SC:U),Z,0,0)]
T:Febike_app$__00000004[({0}S:S$F0R1$0_0$0({1}SC:U),Z,0,0)({1}S:S$F0R2$0_0$0({1}SC:U),Z,0,0)({2}S:S$F0R3$0_0$0({1}SC:U),Z,0,0)({3}S:S$F0R4$0_0$0({1}SC:U),Z,0,0)({4}S:S$F0R5$0_0$0({1}SC:U),Z,0,0)({5}S:S$F0R6$0_0$0({1}SC:U),Z,0,0)({6}S:S$F0R7$0_0$0({1}SC:U),Z,0,0)({7}S:S$F0R8$0_0$0({1}SC:U),Z,0,0)({8}S:S$F1R1$0_0$0({1}SC:U),Z,0,0)({9}S:S$F1R2$0_0$0({1}SC:U),Z,0,0)({10}S:S$F1R3$0_0$0({1}SC:U),Z,0,0)({11}S:S$F1R4$0_0$0({1}SC:U),Z,0,0)({12}S:S$F1R5$0_0$0({1}SC:U),Z,0,0)({13}S:S$F1R6$0_0$0({1}SC:U),Z,0,0)({14}S:S$F1R7$0_0$0({1}SC:U),Z,0,0)({15}S:S$F1R8$0_0$0({1}SC:U),Z,0,0)]
T:Febike_app$__00000005[({0}S:S$F2R1$0_0$0({1}SC:U),Z,0,0)({1}S:S$F2R2$0_0$0({1}SC:U),Z,0,0)({2}S:S$F2R3$0_0$0({1}SC:U),Z,0,0)({3}S:S$F2R4$0_0$0({1}SC:U),Z,0,0)({4}S:S$F2R5$0_0$0({1}SC:U),Z,0,0)({5}S:S$F2R6$0_0$0({1}SC:U),Z,0,0)({6}S:S$F2R7$0_0$0({1}SC:U),Z,0,0)({7}S:S$F2R8$0_0$0({1}SC:U),Z,0,0)({8}S:S$F3R1$0_0$0({1}SC:U),Z,0,0)({9}S:S$F3R2$0_0$0({1}SC:U),Z,0,0)({10}S:S$F3R3$0_0$0({1}SC:U),Z,0,0)({11}S:S$F3R4$0_0$0({1}SC:U),Z,0,0)({12}S:S$F3R5$0_0$0({1}SC:U),Z,0,0)({13}S:S$F3R6$0_0$0({1}SC:U),Z,0,0)({14}S:S$F3R7$0_0$0({1}SC:U),Z,0,0)({15}S:S$F3R8$0_0$0({1}SC:U),Z,0,0)]
T:Febike_app$__00000006[({0}S:S$F4R1$0_0$0({1}SC:U),Z,0,0)({1}S:S$F4R2$0_0$0({1}SC:U),Z,0,0)({2}S:S$F4R3$0_0$0({1}SC:U),Z,0,0)({3}S:S$F4R4$0_0$0({1}SC:U),Z,0,0)({4}S:S$F4R5$0_0$0({1}SC:U),Z,0,0)({5}S:S$F4R6$0_0$0({1}SC:U),Z,0,0)({6}S:S$F4R7$0_0$0({1}SC:U),Z,0,0)({7}S:S$F4R8$0_0$0({1}SC:U),Z,0,0)({8}S:S$F5R1$0_0$0({1}SC:U),Z,0,0)({9}S:S$F5R2$0_0$0({1}SC:U),Z,0,0)({10}S:S$F5R3$0_0$0({1}SC:U),Z,0,0)({11}S:S$F5R4$0_0$0({1}SC:U),Z,0,0)({12}S:S$F5R5$0_0$0({1}SC:U),Z,0,0)({13}S:S$F5R6$0_0$0({1}SC:U),Z,0,0)({14}S:S$F5R7$0_0$0({1}SC:U),Z,0,0)({15}S:S$F5R8$0_0$0({1}SC:U),Z,0,0)]
T:Febike_app$__00000007[({0}S:S$ESR$0_0$0({1}SC:U),Z,0,0)({1}S:S$EIER$0_0$0({1}SC:U),Z,0,0)({2}S:S$TECR$0_0$0({1}SC:U),Z,0,0)({3}S:S$RECR$0_0$0({1}SC:U),Z,0,0)({4}S:S$BTR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$BTR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$Reserved1$0_0$0({2}DA2d,SC:U),Z,0,0)({8}S:S$FMR1$0_0$0({1}SC:U),Z,0,0)({9}S:S$FMR2$0_0$0({1}SC:U),Z,0,0)({10}S:S$FCR1$0_0$0({1}SC:U),Z,0,0)({11}S:S$FCR2$0_0$0({1}SC:U),Z,0,0)({12}S:S$FCR3$0_0$0({1}SC:U),Z,0,0)({13}S:S$Reserved2$0_0$0({3}DA3d,SC:U),Z,0,0)]
T:Febike_app$__00000008[({0}S:S$MFMI$0_0$0({1}SC:U),Z,0,0)({1}S:S$MDLCR$0_0$0({1}SC:U),Z,0,0)({2}S:S$MIDR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$MIDR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$MIDR3$0_0$0({1}SC:U),Z,0,0)({5}S:S$MIDR4$0_0$0({1}SC:U),Z,0,0)({6}S:S$MDAR1$0_0$0({1}SC:U),Z,0,0)({7}S:S$MDAR2$0_0$0({1}SC:U),Z,0,0)({8}S:S$MDAR3$0_0$0({1}SC:U),Z,0,0)({9}S:S$MDAR4$0_0$0({1}SC:U),Z,0,0)({10}S:S$MDAR5$0_0$0({1}SC:U),Z,0,0)({11}S:S$MDAR6$0_0$0({1}SC:U),Z,0,0)({12}S:S$MDAR7$0_0$0({1}SC:U),Z,0,0)({13}S:S$MDAR8$0_0$0({1}SC:U),Z,0,0)({14}S:S$MTSRL$0_0$0({1}SC:U),Z,0,0)({15}S:S$MTSRH$0_0$0({1}SC:U),Z,0,0)]
T:Febike_app$UART1_struct[({0}S:S$SR$0_0$0({1}SC:U),Z,0,0)({1}S:S$DR$0_0$0({1}SC:U),Z,0,0)({2}S:S$BRR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$BRR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({7}S:S$CR4$0_0$0({1}SC:U),Z,0,0)({8}S:S$CR5$0_0$0({1}SC:U),Z,0,0)({9}S:S$GTR$0_0$0({1}SC:U),Z,0,0)({10}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)]
T:Febike_app$UART2_struct[({0}S:S$SR$0_0$0({1}SC:U),Z,0,0)({1}S:S$DR$0_0$0({1}SC:U),Z,0,0)({2}S:S$BRR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$BRR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({7}S:S$CR4$0_0$0({1}SC:U),Z,0,0)({8}S:S$CR5$0_0$0({1}SC:U),Z,0,0)({9}S:S$CR6$0_0$0({1}SC:U),Z,0,0)({10}S:S$GTR$0_0$0({1}SC:U),Z,0,0)({11}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)]
T:Febike_app$FLASH_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$NCR2$0_0$0({1}SC:U),Z,0,0)({3}S:S$FPR$0_0$0({1}SC:U),Z,0,0)({4}S:S$NFPR$0_0$0({1}SC:U),Z,0,0)({5}S:S$IAPSR$0_0$0({1}SC:U),Z,0,0)({6}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({7}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)({8}S:S$PUKR$0_0$0({1}SC:U),Z,0,0)({9}S:S$RESERVED3$0_0$0({1}SC:U),Z,0,0)({10}S:S$DUKR$0_0$0({1}SC:U),Z,0,0)]
T:Febike_app$UART3_struct[({0}S:S$SR$0_0$0({1}SC:U),Z,0,0)({1}S:S$DR$0_0$0({1}SC:U),Z,0,0)({2}S:S$BRR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$BRR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({7}S:S$CR4$0_0$0({1}SC:U),Z,0,0)({8}S:S$RESERVED$0_0$0({1}SC:U),Z,0,0)({9}S:S$CR6$0_0$0({1}SC:U),Z,0,0)]
T:Febike_app$I2C_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$FREQR$0_0$0({1}SC:U),Z,0,0)({3}S:S$OARL$0_0$0({1}SC:U),Z,0,0)({4}S:S$OARH$0_0$0({1}SC:U),Z,0,0)({5}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({6}S:S$DR$0_0$0({1}SC:U),Z,0,0)({7}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({8}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({9}S:S$SR3$0_0$0({1}SC:U),Z,0,0)({10}S:S$ITR$0_0$0({1}SC:U),Z,0,0)({11}S:S$CCRL$0_0$0({1}SC:U),Z,0,0)({12}S:S$CCRH$0_0$0({1}SC:U),Z,0,0)({13}S:S$TRISER$0_0$0({1}SC:U),Z,0,0)({14}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)]
T:Febike_app$CFG_struct[({0}S:S$GCR$0_0$0({1}SC:U),Z,0,0)]
T:Febike_app$CLK_struct[({0}S:S$ICKR$0_0$0({1}SC:U),Z,0,0)({1}S:S$ECKR$0_0$0({1}SC:U),Z,0,0)({2}S:S$RESERVED$0_0$0({1}SC:U),Z,0,0)({3}S:S$CMSR$0_0$0({1}SC:U),Z,0,0)({4}S:S$SWR$0_0$0({1}SC:U),Z,0,0)({5}S:S$SWCR$0_0$0({1}SC:U),Z,0,0)({6}S:S$CKDIVR$0_0$0({1}SC:U),Z,0,0)({7}S:S$PCKENR1$0_0$0({1}SC:U),Z,0,0)({8}S:S$CSSR$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCOR$0_0$0({1}SC:U),Z,0,0)({10}S:S$PCKENR2$0_0$0({1}SC:U),Z,0,0)({11}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({12}S:S$HSITRIMR$0_0$0({1}SC:U),Z,0,0)({13}S:S$SWIMCCR$0_0$0({1}SC:U),Z,0,0)]
T:Febike_app$ITC_struct[({0}S:S$ISPR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$ISPR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$ISPR3$0_0$0({1}SC:U),Z,0,0)({3}S:S$ISPR4$0_0$0({1}SC:U),Z,0,0)({4}S:S$ISPR5$0_0$0({1}SC:U),Z,0,0)({5}S:S$ISPR6$0_0$0({1}SC:U),Z,0,0)({6}S:S$ISPR7$0_0$0({1}SC:U),Z,0,0)({7}S:S$ISPR8$0_0$0({1}SC:U),Z,0,0)]
T:Febike_app$_configuration_variables[({0}S:S$ui8_assist_level_factor_x10$0_0$0({1}SC:U),Z,0,0)({1}S:S$ui8_battery_max_current$0_0$0({1}SC:U),Z,0,0)({2}S:S$ui8_motor_power_div10$0_0$0({1}SC:U),Z,0,0)({3}S:S$ui16_battery_low_voltage_cut_off_x10$0_0$0({2}SI:U),Z,0,0)({5}S:S$ui16_wheel_perimeter$0_0$0({2}SI:U),Z,0,0)({7}S:S$ui8_lights$0_0$0({1}SC:U),Z,0,0)({8}S:S$ui8_walk_assist$0_0$0({1}SC:U),Z,0,0)({9}S:S$ui8_offroad_mode$0_0$0({1}SC:U),Z,0,0)({10}S:S$ui8_emtb_mode$0_0$0({1}SC:U),Z,0,0)({11}S:S$ui8_emtb_enabled_on_startup$0_0$0({1}SC:U),Z,0,0)({12}S:S$ui8_wheel_max_speed$0_0$0({1}SC:U),Z,0,0)({13}S:S$ui8_motor_type$0_0$0({1}SC:U),Z,0,0)({14}S:S$ui8_motor_assistance_startup_without_pedal_rotation$0_0$0({1}SC:U),Z,0,0)({15}S:S$ui8_target_battery_max_power_div25$0_0$0({1}SC:U),Z,0,0)({16}S:S$configuration_variables$0_0$0({1}SC:U),Z,0,0)({17}S:S$ui8_startup_motor_power_boost_feature_enabled$0_0$0({1}SC:U),Z,0,0)({18}S:S$ui8_startup_motor_power_boost_assist_level$0_0$0({1}SC:U),Z,0,0)({19}S:S$ui8_startup_motor_power_boost_state$0_0$0({1}SC:U),Z,0,0)({20}S:S$ui8_startup_motor_power_boost_limit_to_max_power$0_0$0({1}SC:U),Z,0,0)({21}S:S$ui8_startup_motor_power_boost_time$0_0$0({1}SC:U),Z,0,0)({22}S:S$ui8_startup_motor_power_boost_fade_time$0_0$0({1}SC:U),Z,0,0)({23}S:S$ui8_temperature_limit_feature_enabled$0_0$0({1}SC:U),Z,0,0)({24}S:S$ui8_motor_temperature_min_value_to_limit$0_0$0({1}SC:U),Z,0,0)({25}S:S$ui8_motor_temperature_max_value_to_limit$0_0$0({1}SC:U),Z,0,0)({26}S:S$ui8_temperature_current_limiting_value$0_0$0({1}SC:U),Z,0,0)({27}S:S$ui16_motor_temperature_x2$0_0$0({2}SI:U),Z,0,0)({29}S:S$ui8_motor_temperature$0_0$0({1}SC:U),Z,0,0)({30}S:S$ui8_street_feature_enabled$0_0$0({1}SC:U),Z,0,0)({31}S:S$ui8_street_enabled_on_startup$0_0$0({1}SC:U),Z,0,0)({32}S:S$ui8_street_speed_limit$0_0$0({1}SC:U),Z,0,0)({33}S:S$ui8_street_power_limit_enabled$0_0$0({1}SC:U),Z,0,0)({34}S:S$ui8_street_power_limit_div25$0_0$0({1}SC:U),Z,0,0)({35}S:S$ui8_working_status$0_0$0({1}SC:U),Z,0,0)({36}S:S$ui8_function_code$0_0$0({1}SC:U),Z,0,0)({37}S:S$ui8_fault_code$0_0$0({1}SC:U),Z,0,0)({38}S:S$ui8_battery_cells_number$0_0$0({1}SC:U),Z,0,0)({39}S:S$ui16_battery_pack_resistance_x1000$0_0$0({2}SI:U),Z,0,0)({41}S:S$ui16_oem_wheel_speed_factor$0_0$0({2}SI:U),Z,0,0)({43}S:S$ui8_assist_level_power$0_0$0({5}DA5d,SC:U),Z,0,0)({48}S:S$ui8_startup_motor_power_boost$0_0$0({4}DA4d,SC:U),Z,0,0)({52}S:S$ui8_walk_assist_percentage_current$0_0$0({1}SC:U),Z,0,0)({53}S:S$ui8_walk_assist_pwm_duty_cycle$0_0$0({1}SC:U),Z,0,0)({54}S:S$ui8_walk_assist_pwm_duty_cycle_level$0_0$0({5}DA5d,SC:U),Z,0,0)({59}S:S$ui8_walk_assist_ramp_time$0_0$0({1}SC:U),Z,0,0)({60}S:S$ui8_walk_assist_off_delay_pwm$0_0$0({1}SC:U),Z,0,0)({61}S:S$ui16_walk_assist_off_delay_time$0_0$0({2}SI:U),Z,0,0)({63}S:S$ui8_debug_var$0_0$0({1}SC:U),Z,0,0)]
T:Febike_app$SPI_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$ICR$0_0$0({1}SC:U),Z,0,0)({3}S:S$SR$0_0$0({1}SC:U),Z,0,0)({4}S:S$DR$0_0$0({1}SC:U),Z,0,0)({5}S:S$CRCPR$0_0$0({1}SC:U),Z,0,0)({6}S:S$RXCRCR$0_0$0({1}SC:U),Z,0,0)({7}S:S$TXCRCR$0_0$0({1}SC:U),Z,0,0)]
T:Febike_app$AWU_struct[({0}S:S$CSR$0_0$0({1}SC:U),Z,0,0)({1}S:S$APR$0_0$0({1}SC:U),Z,0,0)({2}S:S$TBR$0_0$0({1}SC:U),Z,0,0)]
T:Febike_app$OPT_struct[({0}S:S$OPT0$0_0$0({1}SC:U),Z,0,0)({1}S:S$OPT1$0_0$0({1}SC:U),Z,0,0)({2}S:S$NOPT1$0_0$0({1}SC:U),Z,0,0)({3}S:S$OPT2$0_0$0({1}SC:U),Z,0,0)({4}S:S$NOPT2$0_0$0({1}SC:U),Z,0,0)({5}S:S$OPT3$0_0$0({1}SC:U),Z,0,0)({6}S:S$NOPT3$0_0$0({1}SC:U),Z,0,0)({7}S:S$OPT4$0_0$0({1}SC:U),Z,0,0)({8}S:S$NOPT4$0_0$0({1}SC:U),Z,0,0)({9}S:S$OPT5$0_0$0({1}SC:U),Z,0,0)({10}S:S$NOPT5$0_0$0({1}SC:U),Z,0,0)({11}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({12}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)({13}S:S$OPT7$0_0$0({1}SC:U),Z,0,0)({14}S:S$NOPT7$0_0$0({1}SC:U),Z,0,0)]
T:Febike_app$pi_controller_state[({0}S:S$ui8_current_value$0_0$0({1}SC:U),Z,0,0)({1}S:S$ui8_target_value$0_0$0({1}SC:U),Z,0,0)({2}S:S$ui8_controller_output_value$0_0$0({1}SC:U),Z,0,0)({3}S:S$ui8_kp_dividend$0_0$0({1}SC:U),Z,0,0)({4}S:S$ui8_kp_divisor$0_0$0({1}SC:U),Z,0,0)({5}S:S$ui8_ki_dividend$0_0$0({1}SC:U),Z,0,0)({6}S:S$ui8_ki_divisor$0_0$0({1}SC:U),Z,0,0)({7}S:S$i16_i_term$0_0$0({2}SI:S),Z,0,0)]
T:Febike_app$RST_struct[({0}S:S$SR$0_0$0({1}SC:U),Z,0,0)]
T:Febike_app$ADC1_struct[({0}S:S$DB0RH$0_0$0({1}SC:U),Z,0,0)({1}S:S$DB0RL$0_0$0({1}SC:U),Z,0,0)({2}S:S$DB1RH$0_0$0({1}SC:U),Z,0,0)({3}S:S$DB1RL$0_0$0({1}SC:U),Z,0,0)({4}S:S$DB2RH$0_0$0({1}SC:U),Z,0,0)({5}S:S$DB2RL$0_0$0({1}SC:U),Z,0,0)({6}S:S$DB3RH$0_0$0({1}SC:U),Z,0,0)({7}S:S$DB3RL$0_0$0({1}SC:U),Z,0,0)({8}S:S$DB4RH$0_0$0({1}SC:U),Z,0,0)({9}S:S$DB4RL$0_0$0({1}SC:U),Z,0,0)({10}S:S$DB5RH$0_0$0({1}SC:U),Z,0,0)({11}S:S$DB5RL$0_0$0({1}SC:U),Z,0,0)({12}S:S$DB6RH$0_0$0({1}SC:U),Z,0,0)({13}S:S$DB6RL$0_0$0({1}SC:U),Z,0,0)({14}S:S$DB7RH$0_0$0({1}SC:U),Z,0,0)({15}S:S$DB7RL$0_0$0({1}SC:U),Z,0,0)({16}S:S$DB8RH$0_0$0({1}SC:U),Z,0,0)({17}S:S$DB8RL$0_0$0({1}SC:U),Z,0,0)({18}S:S$DB9RH$0_0$0({1}SC:U),Z,0,0)({19}S:S$DB9RL$0_0$0({1}SC:U),Z,0,0)({20}S:S$RESERVED$0_0$0({12}DA12d,SC:U),Z,0,0)({32}S:S$CSR$0_0$0({1}SC:U),Z,0,0)({33}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({34}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({35}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({36}S:S$DRH$0_0$0({1}SC:U),Z,0,0)({37}S:S$DRL$0_0$0({1}SC:U),Z,0,0)({38}S:S$TDRH$0_0$0({1}SC:U),Z,0,0)({39}S:S$TDRL$0_0$0({1}SC:U),Z,0,0)({40}S:S$HTRH$0_0$0({1}SC:U),Z,0,0)({41}S:S$HTRL$0_0$0({1}SC:U),Z,0,0)({42}S:S$LTRH$0_0$0({1}SC:U),Z,0,0)({43}S:S$LTRL$0_0$0({1}SC:U),Z,0,0)({44}S:S$AWSRH$0_0$0({1}SC:U),Z,0,0)({45}S:S$AWSRL$0_0$0({1}SC:U),Z,0,0)({46}S:S$AWCRH$0_0$0({1}SC:U),Z,0,0)({47}S:S$AWCRL$0_0$0({1}SC:U),Z,0,0)]
S:G$ui8_throttle$0_0$0({1}SC:U),E,0,0
S:G$ui8_torque_sensor$0_0$0({1}SC:U),E,0,0
S:G$ui8_torque_sensor_raw$0_0$0({1}SC:U),E,0,0
S:G$f_pedal_torque_sensor_unit$0_0$0({4}SF:S),E,0,0
S:G$ui8_adc_torque_sensor_min_value$0_0$0({1}SC:U),E,0,0
S:G$ui8_adc_torque_sensor_max_value$0_0$0({1}SC:U),E,0,0
S:G$ui8_adc_battery_current_offset$0_0$0({1}SC:U),E,0,0
S:G$ui8_ebike_app_state$0_0$0({1}SC:U),E,0,0
S:G$ui8_adc_target_battery_max_current$0_0$0({1}SC:U),E,0,0
S:G$ui8_adc_target_motor_max_current$0_0$0({1}SC:U),E,0,0
S:G$ui8_adc_battery_current_max$0_0$0({1}SC:U),E,0,0
S:G$ui8_adc_motor_current_max$0_0$0({1}SC:U),E,0,0
S:G$f_torque_assist_ratio$0_0$0({4}SF:S),E,0,0
S:G$ui8_system_state$0_0$0({1}SC:U),E,0,0
S:G$ui16_pas_pwm_cycles_ticks$0_0$0({2}SI:U),E,0,0
S:Febike_app$ui8_motor_enabled$0_0$0({1}SC:U),E,0,0
S:G$ui8_pedaling_direction$0_0$0({1}SC:U),E,0,0
S:G$ui8_pas_direction$0_0$0({1}SC:U),E,0,0
S:G$ui8_assist_level$0_0$0({1}SC:U),E,0,0
S:G$ui8_pas_cadence_rpm$0_0$0({1}SC:U),E,0,0
S:G$ui8_pas_backwards_cadence_rpm$0_0$0({1}SC:U),E,0,0
S:G$ui16_pedal_torque_x10$0_0$0({2}SI:U),E,0,0
S:G$ui16_pedal_torque_x_cadence$0_0$0({2}SI:U),E,0,0
S:G$ui16_max_pedal_power_x_emtb_motor_pull_factor$0_0$0({2}SI:U),E,0,0
S:G$ui8_startup_boost_enable$0_0$0({1}SC:U),E,0,0
S:G$ui8_startup_boost_fade_enable$0_0$0({1}SC:U),E,0,0
S:G$ui8_startup_boost_state_machine$0_0$0({1}SC:U),E,0,0
S:G$ui8_startup_boost_timer$0_0$0({1}SC:U),E,0,0
S:G$ui8_startup_boost_fade_steps$0_0$0({1}SC:U),E,0,0
S:G$ui16_startup_boost_fade_variable_x256$0_0$0({2}SI:U),E,0,0
S:G$ui16_startup_boost_fade_variable_step_amount_x256$0_0$0({2}SI:U),E,0,0
S:G$ui16_wheel_speed_sensor_pwm_cycles_ticks$0_0$0({2}SI:U),E,0,0
S:G$f_wheel_speed_x10$0_0$0({4}SF:S),E,0,0
S:Febike_app$ui16_wheel_speed_x10$0_0$0({2}SI:U),E,0,0
S:G$ui32_wheel_speed_sensor_tick_counter$0_0$0({4}SL:U),E,0,0
S:G$f_oem_wheel_speed$0_0$0({4}SF:S),E,0,0
S:G$ui16_oem_wheel_speed$0_0$0({2}SI:U),E,0,0
S:G$ui8_received_package_flag$0_0$0({1}SC:U),E,0,0
S:G$ui8_rx_counter$0_0$0({1}SC:U),E,0,0
S:G$ui8_tx_counter$0_0$0({1}SC:U),E,0,0
S:G$ui8_byte_received$0_0$0({1}SC:U),E,0,0
S:G$ui8_state_machine$0_0$0({1}SC:U),E,0,0
S:G$ui8_tstr_state_machine$0_0$0({1}SC:U),E,0,0
S:G$ui8_rtst_counter$0_0$0({1}SC:U),E,0,0
S:G$ui16_adc_motor_temperatured_accumulated$0_0$0({2}SI:U),E,0,0
S:G$ui8_overtemperature$0_0$0({1}SC:U),E,0,0
S:G$ui8_adc_battery_target_current$0_0$0({1}SC:U),E,0,0
S:G$ui8_adc_motor_target_current$0_0$0({1}SC:U),E,0,0
S:Febike_app$ui8_brake_is_set$0_0$0({1}SC:U),E,0,0
S:G$ui32_battery_voltage_accumulated_x10000$0_0$0({4}SL:U),E,0,0
S:G$ui16_battery_current_accumulated_x5$0_0$0({2}SI:U),E,0,0
S:G$ui8_battery_state_of_charge$0_0$0({1}SC:U),E,0,0
S:G$f_soft_start_factor$0_0$0({4}SF:S),E,0,0
S:G$f_soft_start_factor_old$0_0$0({4}SF:S),E,0,0
S:G$ui16_soft_start_time$0_0$0({2}SI:U),E,0,0
S:G$ui8_timer_counter$0_0$0({1}SC:U),E,0,0
S:G$ui8_startup_counter$0_0$0({1}SC:U),E,0,0
S:G$ui8_lights_counter$0_0$0({1}SC:U),E,0,0
S:G$ui16_walk_assist_delay_off$0_0$0({2}SI:U),E,0,0
S:G$ui8_walk_assist_delay_off_flag$0_0$0({1}SC:U),E,0,0
S:G$ui8_display_ready_flag$0_0$0({1}SC:U),E,0,0
S:G$ui8_enable_walk_assist$0_0$0({1}SC:U),E,0,0
S:G$ui8_walk_assist_flag$0_0$0({1}SC:U),E,0,0
S:G$ui8_walk_assist$0_0$0({1}SC:U),E,0,0
S:G$ui8_walk_assist_current_per_cent$0_0$0({1}SC:U),E,0,0
S:G$ui8_walk_assist_start$0_0$0({1}SC:U),E,0,0
S:G$ui8_walk_assist_pwm$0_0$0({1}SC:U),E,0,0
S:G$ui8_walk_assist_pwm_step$0_0$0({1}SC:U),E,0,0
S:G$ui8_default_flag$0_0$0({1}SC:U),E,0,0
S:G$ui8_lights_flag$0_0$0({1}SC:U),E,0,0
S:G$ui8_mode_flag$0_0$0({1}SC:U),E,0,0
S:G$ui8_boost_flag$0_0$0({1}SC:U),E,0,0
S:G$ui8_emtb_flag$0_0$0({1}SC:U),E,0,0
S:G$ui8_wheel_speed_sensor_is_disconnected$0_0$0({1}SC:U),E,0,0
S:G$ui8_duty_cycle$0_0$0({1}SC:U),E,0,0
S:G$ui8_adc_motor_phase_current_offset$0_0$0({1}SC:U),E,0,0
S:G$ui8_rx_buffer$0_0$0({7}DA7d,SC:U),E,0,0
S:G$ui8_tx_buffer$0_0$0({9}DA9d,SC:U),E,0,0
S:G$configuration_variables$0_0$0({64}ST_configuration_variables:S),E,0,0
S:Lebike_app.ebike_control_motor$ui32_vartemp$1_0$430({4}SL:U),E,0,0
S:Lebike_app.uart_send_package$ui8_overtemperature_counter$3_0$522({1}SC:U),E,0,0
S:Lebike_app.check_system$ui8_motor_blocked_counter$1_0$621({1}SC:U),E,0,0
S:Lebike_app.check_system$ui8_motor_blocked_reset_counter$1_0$621({1}SC:U),E,0,0
S:G$_print_format$0_0$0({2}DF,SI:S),C,0,0
S:G$printf_small$0_0$0({2}DF,SV:S),C,0,0
S:G$printf$0_0$0({2}DF,SI:S),C,0,0
S:G$vprintf$0_0$0({2}DF,SI:S),C,0,0
S:G$sprintf$0_0$0({2}DF,SI:S),C,0,0
S:G$vsprintf$0_0$0({2}DF,SI:S),C,0,0
S:G$puts$0_0$0({2}DF,SI:S),C,0,0
S:G$gets$0_0$0({2}DF,DG,SC:U),C,0,0
S:G$ADC1_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_ScanModeCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_DataBufferCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_SchmittTriggerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_ConversionConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_ExternalTriggerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_AWDChannelConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_StartConversion$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_GetConversionValue$0_0$0({2}DF,SI:U),C,0,0
S:G$ADC1_SetHighThreshold$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_SetLowThreshold$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_GetBufferValue$0_0$0({2}DF,SI:U),C,0,0
S:G$ADC1_GetAWDChannelStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ADC1_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ADC1_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ADC1_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_LSICalibrationConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_IdleModeEnable$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$BEEP_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_LSICalibrationConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_HSECmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_HSICmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_LSICmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_CCOCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ClockSwitchCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_FastHaltWakeUpCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SlowActiveHaltWakeUpCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_PeripheralClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ClockSwitchConfig$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_HSIPrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_CCOConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SYSCLKConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SWIMConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ClockSecuritySystemEnable$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SYSCLKEmergencyClear$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_AdjustHSICalibrationValue$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_GetClockFreq$0_0$0({2}DF,SL:U),C,0,0
S:G$CLK_GetSYSCLKSource$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_SetExtIntSensitivity$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_SetTLISensitivity$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_GetExtIntSensitivity$0_0$0({2}DF,SC:U),C,0,0
S:G$EXTI_GetTLISensitivity$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_Unlock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_Lock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_EraseByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ProgramByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ReadByte$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_ProgramWord$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ReadOptionByte$0_0$0({2}DF,SI:U),C,0,0
S:G$FLASH_ProgramOptionByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_EraseOptionByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_SetLowPowerMode$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_SetProgrammingTime$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_GetLowPowerMode$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_GetProgrammingTime$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_GetBootSize$0_0$0({2}DF,SL:U),C,0,0
S:G$FLASH_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_EraseBlock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ProgramBlock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_WaitForLastOperation$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_Write$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_WriteHigh$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_WriteLow$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_WriteReverse$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_ReadInputData$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_ReadOutputData$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_ReadInputPin$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_ExternalPullUpConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GeneralCallCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GenerateSTART$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GenerateSTOP$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_SoftwareResetCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_StretchClockCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_AcknowledgeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_FastModeDutyCycleConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_ReceiveData$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_Send7bitAddress$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_SendData$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_CheckEvent$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_GetLastEvent$0_0$0({2}DF,SI:U),C,0,0
S:G$I2C_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$ITC_GetCPUCC$0_0$0({2}DF,SC:U),C,0,0
S:G$ITC_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$ITC_GetSoftIntStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ITC_SetSoftwarePriority$0_0$0({2}DF,SV:S),C,0,0
S:G$ITC_GetSoftwarePriority$0_0$0({2}DF,SC:U),C,0,0
S:G$IWDG_WriteAccessCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_SetPrescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_SetReload$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_ReloadCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_Enable$0_0$0({2}DF,SV:S),C,0,0
S:G$RST_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$RST_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_SendData$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_ReceiveData$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_NSSInternalSoftwareCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_TransmitCRC$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_CalculateCRCCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetCRC$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_ResetCRC$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetCRCPolynomial$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_BiDirectionalLineConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC4Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_BDTRConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ICInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_PWMIConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CtrlPWMOutputs$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_InternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ETRClockMode1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ETRClockMode2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ETRConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_TIxExternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectInputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectHallSensor$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectOutputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectMasterSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_EncoderInterfaceConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CounterModeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC3Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC4Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectCOM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CCPreloadControl$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC4PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC4FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1NPolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2NPolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3NPolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC4PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CCxCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CCxNCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectOCxM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare1$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare2$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare3$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare4$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC1Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC2Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC3Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC4Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GetCapture1$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCapture2$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCapture3$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCapture4$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCounter$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetPrescaler$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM1_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM1_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC1Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC2Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC3Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ICInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_PWMIConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_InternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ForcedOC1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ForcedOC2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ForcedOC3Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_CCPreloadControl$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC1PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC2PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC3PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC1PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC2PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC3PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_CCxCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SelectOCxM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCompare1$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCompare2$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCompare3$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetIC1Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetIC2Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetIC3Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GetCapture1$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetCapture2$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetCapture3$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetCounter$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetPrescaler$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM2_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM2_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM2_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC1Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC2Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ICInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_PWMIConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_InternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ForcedOC1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ForcedOC2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_CCPreloadControl$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC1PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC2PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC1PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC2PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_CCxCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SelectOCxM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetCompare1$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetCompare2$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetIC1Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetIC2Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_GetCapture1$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM3_GetCapture2$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM3_GetCounter$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM3_GetPrescaler$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM3_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM3_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM3_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_GetCounter$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_GetPrescaler$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_HalfDuplexCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_IrDAConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_IrDACmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_LINBreakDetectionConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_LINConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_LINCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SmartCardCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SmartCardNACKCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_WakeUpConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_ReceiverWakeUpCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_ReceiveData8$0_0$0({2}DF,SC:U),C,0,0
S:G$UART2_ReceiveData9$0_0$0({2}DF,SI:U),C,0,0
S:G$UART2_SendData8$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SendData9$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SendBreak$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SetAddress$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SetGuardTime$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SetPrescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$UART2_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$UART2_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_GetCounter$0_0$0({2}DF,SC:U),C,0,0
S:G$WWDG_SWReset$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_SetWindowValue$0_0$0({2}DF,SV:S),C,0,0
S:G$adc_init$0_0$0({2}DF,SV:S),C,0,0
S:G$ui16_adc_read_battery_current_10b$0_0$0({2}DF,SI:U),C,0,0
S:G$ui16_adc_read_battery_voltage_10b$0_0$0({2}DF,SI:U),C,0,0
S:G$ui16_adc_read_torque_sensor_10b$0_0$0({2}DF,SI:U),C,0,0
S:G$ui16_adc_read_throttle_10b$0_0$0({2}DF,SI:U),C,0,0
S:G$map$0_0$0({2}DF,SL:S),C,0,0
S:G$map_inverse$0_0$0({2}DF,SL:S),C,0,0
S:G$ui8_max$0_0$0({2}DF,SC:U),C,0,0
S:G$ui8_min$0_0$0({2}DF,SC:U),C,0,0
S:G$pi_controller$0_0$0({2}DF,SV:S),C,0,0
S:G$pi_controller_reset$0_0$0({2}DF,SV:S),C,0,0
S:G$crc16$0_0$0({2}DF,SV:S),C,0,0
S:G$ui8_limit_max$0_0$0({2}DF,SV:S),C,0,0
S:G$hall_sensor_init$0_0$0({2}DF,SV:S),C,0,0
S:G$motor_init$0_0$0({2}DF,SV:S),C,0,0
S:G$motor_enable_PWM$0_0$0({2}DF,SV:S),C,0,0
S:G$motor_disable_PWM$0_0$0({2}DF,SV:S),C,0,0
S:G$motor_set_pwm_duty_cycle_target$0_0$0({2}DF,SV:S),C,0,0
S:G$motor_set_current_max$0_0$0({2}DF,SV:S),C,0,0
S:G$motor_set_pwm_duty_cycle_ramp_up_inverse_step$0_0$0({2}DF,SV:S),C,0,0
S:G$motor_set_pwm_duty_cycle_ramp_down_inverse_step$0_0$0({2}DF,SV:S),C,0,0
S:G$ui16_motor_get_motor_speed_erps$0_0$0({2}DF,SI:U),C,0,0
S:G$motor_controller_set_state$0_0$0({2}DF,SV:S),C,0,0
S:G$motor_controller_reset_state$0_0$0({2}DF,SV:S),C,0,0
S:G$motor_controller_state_is_set$0_0$0({2}DF,SC:U),C,0,0
S:G$motor_controller$0_0$0({2}DF,SV:S),C,0,0
S:G$motor_get_adc_battery_current_filtered_10b$0_0$0({2}DF,SC:U),C,0,0
S:G$motor_get_adc_battery_voltage_filtered_10b$0_0$0({2}DF,SI:U),C,0,0
S:G$motor_set_adc_battery_voltage_cut_off$0_0$0({2}DF,SV:S),C,0,0
S:G$pwm_init_bipolar_4q$0_0$0({2}DF,SV:S),C,0,0
S:G$disable_pwm$0_0$0({2}DF,SV:S),C,0,0
S:G$enable_pwm$0_0$0({2}DF,SV:S),C,0,0
S:G$uart2_init$0_0$0({2}DF,SV:S),C,0,0
S:G$putchar$0_0$0({2}DF,SI:S),C,0,0
S:G$getchar$0_0$0({2}DF,SI:S),C,0,0
S:G$brake_init$0_0$0({2}DF,SV:S),C,0,0
S:G$brake_is_set$0_0$0({2}DF,SC:U),C,0,0
S:G$eeprom_init$0_0$0({2}DF,SV:S),C,0,0
S:G$eeprom_init_variables$0_0$0({2}DF,SV:S),C,0,0
S:G$lights_init$0_0$0({2}DF,SV:S),C,0,0
S:G$lights_set_state$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
M:utils
F:G$map$0_0$0({2}DF,SL:S),Z,0,-12,0,0,0
S:Lutils.map$x$1_0$364({4}SL:S),B,1,2
S:Lutils.map$in_min$1_0$364({4}SL:S),B,1,6
S:Lutils.map$in_max$1_0$364({4}SL:S),B,1,10
S:Lutils.map$out_min$1_0$364({4}SL:S),B,1,14
S:Lutils.map$out_max$1_0$364({4}SL:S),B,1,18
S:Lutils.map$sloc0$0_1$0({4}SL:S),B,1,-16
S:Lutils.map$sloc1$0_1$0({4}SL:S),B,1,-12
S:Lutils.map$sloc2$0_1$0({4}SL:S),B,1,-8
S:Lutils.map$sloc3$0_1$0({4}SL:S),B,1,-4
S:Lutils.map$sloc4$0_1$0({4}SL:S),B,1,-4
S:Lutils.map$sloc5$0_1$0({4}SL:S),B,1,-4
S:Lutils.map$sloc6$0_1$0({4}SL:S),B,1,-4
F:G$map_inverse$0_0$0({2}DF,SL:S),Z,0,-8,0,0,0
S:Lutils.map_inverse$x$1_0$366({4}SL:S),B,1,2
S:Lutils.map_inverse$in_min$1_0$366({4}SL:S),B,1,6
S:Lutils.map_inverse$in_max$1_0$366({4}SL:S),B,1,10
S:Lutils.map_inverse$out_min$1_0$366({4}SL:S),B,1,14
S:Lutils.map_inverse$out_max$1_0$366({4}SL:S),B,1,18
S:Lutils.map_inverse$sloc0$0_1$0({4}SL:S),B,1,-8
S:Lutils.map_inverse$sloc1$0_1$0({4}SL:S),B,1,-4
S:Lutils.map_inverse$sloc2$0_1$0({4}SL:S),B,1,-8
S:Lutils.map_inverse$sloc3$0_1$0({4}SL:S),B,1,-4
F:G$ui8_min$0_0$0({2}DF,SC:U),Z,0,0,0,0,0
S:Lutils.ui8_min$value_a$1_0$368({1}SC:U),B,1,2
S:Lutils.ui8_min$value_b$1_0$368({1}SC:U),B,1,3
F:G$ui8_max$0_0$0({2}DF,SC:U),Z,0,0,0,0,0
S:Lutils.ui8_max$value_a$1_0$370({1}SC:U),B,1,2
S:Lutils.ui8_max$value_b$1_0$370({1}SC:U),B,1,3
F:G$ui8_limit_max$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lutils.ui8_limit_max$ui8_p_value$1_0$372({2}DG,SC:U),B,1,2
S:Lutils.ui8_limit_max$ui8_max_value$1_0$372({1}SC:U),B,1,4
F:G$pi_controller$0_0$0({2}DF,SV:S),Z,0,-9,0,0,0
S:Lutils.pi_controller$pi_controller$1_0$375({2}DG,STpi_controller_state:S),B,1,2
S:Lutils.pi_controller$i16_error$1_0$376({2}SI:S),B,1,-2
S:Lutils.pi_controller$i16_p_term$1_0$376({2}SI:S),B,1,-6
S:Lutils.pi_controller$i16_temp$1_0$376({2}SI:S),R,0,0,[xl,xh]
S:Lutils.pi_controller$sloc0$0_1$0({2}DG,STpi_controller_state:S),B,1,-8
S:Lutils.pi_controller$sloc1$0_1$0({2}SI:S),B,1,-6
S:Lutils.pi_controller$sloc2$0_1$0({1}SC:U),B,1,-1
S:Lutils.pi_controller$sloc3$0_1$0({2}SI:S),B,1,-4
S:Lutils.pi_controller$sloc4$0_1$0({2}SI:S),B,1,-2
S:Lutils.pi_controller$sloc5$0_1$0({2}SI:S),B,1,-2
S:Lutils.pi_controller$sloc6$0_1$0({2}SI:S),B,1,-6
S:Lutils.pi_controller$sloc7$0_1$0({2}SI:S),B,1,-4
S:Lutils.pi_controller$sloc8$0_1$0({2}SI:S),B,1,-2
F:G$pi_controller_reset$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lutils.pi_controller_reset$pi_controller$1_0$381({2}DG,STpi_controller_state:S),B,1,2
F:G$crc16$0_0$0({2}DF,SV:S),Z,0,-2,0,0,0
S:Lutils.crc16$ui8_data$1_0$383({1}SC:U),B,1,2
S:Lutils.crc16$ui16_crc$1_0$383({2}DG,SI:U),B,1,3
S:Lutils.crc16$i$1_0$384({2}SI:U),B,1,-4
S:Lutils.crc16$sloc0$0_1$0({2}SI:U),B,1,-2
S:Lutils.crc16$sloc1$0_1$0({2}SI:U),B,1,-4
S:Lutils.crc16$sloc2$0_1$0({2}SI:U),B,1,-2
T:Futils$TIM1_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$SMCR$0_0$0({1}SC:U),Z,0,0)({3}S:S$ETR$0_0$0({1}SC:U),Z,0,0)({4}S:S$IER$0_0$0({1}SC:U),Z,0,0)({5}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({6}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({7}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({8}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({10}S:S$CCMR3$0_0$0({1}SC:U),Z,0,0)({11}S:S$CCMR4$0_0$0({1}SC:U),Z,0,0)({12}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({13}S:S$CCER2$0_0$0({1}SC:U),Z,0,0)({14}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({15}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({16}S:S$PSCRH$0_0$0({1}SC:U),Z,0,0)({17}S:S$PSCRL$0_0$0({1}SC:U),Z,0,0)({18}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({19}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({20}S:S$RCR$0_0$0({1}SC:U),Z,0,0)({21}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({22}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({23}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({24}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)({25}S:S$CCR3H$0_0$0({1}SC:U),Z,0,0)({26}S:S$CCR3L$0_0$0({1}SC:U),Z,0,0)({27}S:S$CCR4H$0_0$0({1}SC:U),Z,0,0)({28}S:S$CCR4L$0_0$0({1}SC:U),Z,0,0)({29}S:S$BKR$0_0$0({1}SC:U),Z,0,0)({30}S:S$DTR$0_0$0({1}SC:U),Z,0,0)({31}S:S$OISR$0_0$0({1}SC:U),Z,0,0)]
T:Futils$TIM2_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$IER$0_0$0({1}SC:U),Z,0,0)({2}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({5}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({6}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({7}S:S$CCMR3$0_0$0({1}SC:U),Z,0,0)({8}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCER2$0_0$0({1}SC:U),Z,0,0)({10}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({11}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({12}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({13}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({14}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({15}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({16}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({17}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({18}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)({19}S:S$CCR3H$0_0$0({1}SC:U),Z,0,0)({20}S:S$CCR3L$0_0$0({1}SC:U),Z,0,0)]
T:Futils$BEEP_struct[({0}S:S$CSR$0_0$0({1}SC:U),Z,0,0)]
T:Futils$TIM3_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$IER$0_0$0({1}SC:U),Z,0,0)({2}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({5}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({6}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({7}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({8}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({9}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({10}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({11}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({12}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({13}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({14}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({15}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({16}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)]
T:Futils$TIM4_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$IER$0_0$0({1}SC:U),Z,0,0)({2}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({4}S:S$CNTR$0_0$0({1}SC:U),Z,0,0)({5}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({6}S:S$ARR$0_0$0({1}SC:U),Z,0,0)]
T:Futils$TIM5_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$SMCR$0_0$0({1}SC:U),Z,0,0)({3}S:S$IER$0_0$0({1}SC:U),Z,0,0)({4}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({7}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({8}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCMR3$0_0$0({1}SC:U),Z,0,0)({10}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({11}S:S$CCER2$0_0$0({1}SC:U),Z,0,0)({12}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({13}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({14}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({15}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({16}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({17}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({18}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({19}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({20}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)({21}S:S$CCR3H$0_0$0({1}SC:U),Z,0,0)({22}S:S$CCR3L$0_0$0({1}SC:U),Z,0,0)]
T:Futils$TIM6_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$SMCR$0_0$0({1}SC:U),Z,0,0)({3}S:S$IER$0_0$0({1}SC:U),Z,0,0)({4}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({6}S:S$CNTR$0_0$0({1}SC:U),Z,0,0)({7}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({8}S:S$ARR$0_0$0({1}SC:U),Z,0,0)]
T:Futils$IWDG_struct[({0}S:S$KR$0_0$0({1}SC:U),Z,0,0)({1}S:S$PR$0_0$0({1}SC:U),Z,0,0)({2}S:S$RLR$0_0$0({1}SC:U),Z,0,0)]
T:Futils$GPIO_struct[({0}S:S$ODR$0_0$0({1}SC:U),Z,0,0)({1}S:S$IDR$0_0$0({1}SC:U),Z,0,0)({2}S:S$DDR$0_0$0({1}SC:U),Z,0,0)({3}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR2$0_0$0({1}SC:U),Z,0,0)]
T:Futils$WWDG_struct[({0}S:S$CR$0_0$0({1}SC:U),Z,0,0)({1}S:S$WR$0_0$0({1}SC:U),Z,0,0)]
T:Futils$__00000000[({0}S:S$MCR$0_0$0({1}SC:U),Z,0,0)({1}S:S$MSR$0_0$0({1}SC:U),Z,0,0)({2}S:S$TSR$0_0$0({1}SC:U),Z,0,0)({3}S:S$TPR$0_0$0({1}SC:U),Z,0,0)({4}S:S$RFR$0_0$0({1}SC:U),Z,0,0)({5}S:S$IER$0_0$0({1}SC:U),Z,0,0)({6}S:S$DGR$0_0$0({1}SC:U),Z,0,0)({7}S:S$PSR$0_0$0({1}SC:U),Z,0,0)({8}S:S$Page$0_0$0({16}ST__00000001:S),Z,0,0)]
T:Futils$EXTI_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)]
T:Futils$__00000001[({0}S:S$TxMailbox$0_0$0({16}ST__00000002:S),Z,0,0)({0}S:S$Filter$0_0$0({16}ST__00000003:S),Z,0,0)({0}S:S$Filter01$0_0$0({16}ST__00000004:S),Z,0,0)({0}S:S$Filter23$0_0$0({16}ST__00000005:S),Z,0,0)({0}S:S$Filter45$0_0$0({16}ST__00000006:S),Z,0,0)({0}S:S$Config$0_0$0({16}ST__00000007:S),Z,0,0)({0}S:S$RxFIFO$0_0$0({16}ST__00000008:S),Z,0,0)]
T:Futils$__00000002[({0}S:S$MCSR$0_0$0({1}SC:U),Z,0,0)({1}S:S$MDLCR$0_0$0({1}SC:U),Z,0,0)({2}S:S$MIDR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$MIDR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$MIDR3$0_0$0({1}SC:U),Z,0,0)({5}S:S$MIDR4$0_0$0({1}SC:U),Z,0,0)({6}S:S$MDAR1$0_0$0({1}SC:U),Z,0,0)({7}S:S$MDAR2$0_0$0({1}SC:U),Z,0,0)({8}S:S$MDAR3$0_0$0({1}SC:U),Z,0,0)({9}S:S$MDAR4$0_0$0({1}SC:U),Z,0,0)({10}S:S$MDAR5$0_0$0({1}SC:U),Z,0,0)({11}S:S$MDAR6$0_0$0({1}SC:U),Z,0,0)({12}S:S$MDAR7$0_0$0({1}SC:U),Z,0,0)({13}S:S$MDAR8$0_0$0({1}SC:U),Z,0,0)({14}S:S$MTSRL$0_0$0({1}SC:U),Z,0,0)({15}S:S$MTSRH$0_0$0({1}SC:U),Z,0,0)]
T:Futils$__00000003[({0}S:S$FR01$0_0$0({1}SC:U),Z,0,0)({1}S:S$FR02$0_0$0({1}SC:U),Z,0,0)({2}S:S$FR03$0_0$0({1}SC:U),Z,0,0)({3}S:S$FR04$0_0$0({1}SC:U),Z,0,0)({4}S:S$FR05$0_0$0({1}SC:U),Z,0,0)({5}S:S$FR06$0_0$0({1}SC:U),Z,0,0)({6}S:S$FR07$0_0$0({1}SC:U),Z,0,0)({7}S:S$FR08$0_0$0({1}SC:U),Z,0,0)({8}S:S$FR09$0_0$0({1}SC:U),Z,0,0)({9}S:S$FR10$0_0$0({1}SC:U),Z,0,0)({10}S:S$FR11$0_0$0({1}SC:U),Z,0,0)({11}S:S$FR12$0_0$0({1}SC:U),Z,0,0)({12}S:S$FR13$0_0$0({1}SC:U),Z,0,0)({13}S:S$FR14$0_0$0({1}SC:U),Z,0,0)({14}S:S$FR15$0_0$0({1}SC:U),Z,0,0)({15}S:S$FR16$0_0$0({1}SC:U),Z,0,0)]
T:Futils$__00000004[({0}S:S$F0R1$0_0$0({1}SC:U),Z,0,0)({1}S:S$F0R2$0_0$0({1}SC:U),Z,0,0)({2}S:S$F0R3$0_0$0({1}SC:U),Z,0,0)({3}S:S$F0R4$0_0$0({1}SC:U),Z,0,0)({4}S:S$F0R5$0_0$0({1}SC:U),Z,0,0)({5}S:S$F0R6$0_0$0({1}SC:U),Z,0,0)({6}S:S$F0R7$0_0$0({1}SC:U),Z,0,0)({7}S:S$F0R8$0_0$0({1}SC:U),Z,0,0)({8}S:S$F1R1$0_0$0({1}SC:U),Z,0,0)({9}S:S$F1R2$0_0$0({1}SC:U),Z,0,0)({10}S:S$F1R3$0_0$0({1}SC:U),Z,0,0)({11}S:S$F1R4$0_0$0({1}SC:U),Z,0,0)({12}S:S$F1R5$0_0$0({1}SC:U),Z,0,0)({13}S:S$F1R6$0_0$0({1}SC:U),Z,0,0)({14}S:S$F1R7$0_0$0({1}SC:U),Z,0,0)({15}S:S$F1R8$0_0$0({1}SC:U),Z,0,0)]
T:Futils$__00000005[({0}S:S$F2R1$0_0$0({1}SC:U),Z,0,0)({1}S:S$F2R2$0_0$0({1}SC:U),Z,0,0)({2}S:S$F2R3$0_0$0({1}SC:U),Z,0,0)({3}S:S$F2R4$0_0$0({1}SC:U),Z,0,0)({4}S:S$F2R5$0_0$0({1}SC:U),Z,0,0)({5}S:S$F2R6$0_0$0({1}SC:U),Z,0,0)({6}S:S$F2R7$0_0$0({1}SC:U),Z,0,0)({7}S:S$F2R8$0_0$0({1}SC:U),Z,0,0)({8}S:S$F3R1$0_0$0({1}SC:U),Z,0,0)({9}S:S$F3R2$0_0$0({1}SC:U),Z,0,0)({10}S:S$F3R3$0_0$0({1}SC:U),Z,0,0)({11}S:S$F3R4$0_0$0({1}SC:U),Z,0,0)({12}S:S$F3R5$0_0$0({1}SC:U),Z,0,0)({13}S:S$F3R6$0_0$0({1}SC:U),Z,0,0)({14}S:S$F3R7$0_0$0({1}SC:U),Z,0,0)({15}S:S$F3R8$0_0$0({1}SC:U),Z,0,0)]
T:Futils$__00000006[({0}S:S$F4R1$0_0$0({1}SC:U),Z,0,0)({1}S:S$F4R2$0_0$0({1}SC:U),Z,0,0)({2}S:S$F4R3$0_0$0({1}SC:U),Z,0,0)({3}S:S$F4R4$0_0$0({1}SC:U),Z,0,0)({4}S:S$F4R5$0_0$0({1}SC:U),Z,0,0)({5}S:S$F4R6$0_0$0({1}SC:U),Z,0,0)({6}S:S$F4R7$0_0$0({1}SC:U),Z,0,0)({7}S:S$F4R8$0_0$0({1}SC:U),Z,0,0)({8}S:S$F5R1$0_0$0({1}SC:U),Z,0,0)({9}S:S$F5R2$0_0$0({1}SC:U),Z,0,0)({10}S:S$F5R3$0_0$0({1}SC:U),Z,0,0)({11}S:S$F5R4$0_0$0({1}SC:U),Z,0,0)({12}S:S$F5R5$0_0$0({1}SC:U),Z,0,0)({13}S:S$F5R6$0_0$0({1}SC:U),Z,0,0)({14}S:S$F5R7$0_0$0({1}SC:U),Z,0,0)({15}S:S$F5R8$0_0$0({1}SC:U),Z,0,0)]
T:Futils$__00000007[({0}S:S$ESR$0_0$0({1}SC:U),Z,0,0)({1}S:S$EIER$0_0$0({1}SC:U),Z,0,0)({2}S:S$TECR$0_0$0({1}SC:U),Z,0,0)({3}S:S$RECR$0_0$0({1}SC:U),Z,0,0)({4}S:S$BTR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$BTR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$Reserved1$0_0$0({2}DA2d,SC:U),Z,0,0)({8}S:S$FMR1$0_0$0({1}SC:U),Z,0,0)({9}S:S$FMR2$0_0$0({1}SC:U),Z,0,0)({10}S:S$FCR1$0_0$0({1}SC:U),Z,0,0)({11}S:S$FCR2$0_0$0({1}SC:U),Z,0,0)({12}S:S$FCR3$0_0$0({1}SC:U),Z,0,0)({13}S:S$Reserved2$0_0$0({3}DA3d,SC:U),Z,0,0)]
T:Futils$__00000008[({0}S:S$MFMI$0_0$0({1}SC:U),Z,0,0)({1}S:S$MDLCR$0_0$0({1}SC:U),Z,0,0)({2}S:S$MIDR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$MIDR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$MIDR3$0_0$0({1}SC:U),Z,0,0)({5}S:S$MIDR4$0_0$0({1}SC:U),Z,0,0)({6}S:S$MDAR1$0_0$0({1}SC:U),Z,0,0)({7}S:S$MDAR2$0_0$0({1}SC:U),Z,0,0)({8}S:S$MDAR3$0_0$0({1}SC:U),Z,0,0)({9}S:S$MDAR4$0_0$0({1}SC:U),Z,0,0)({10}S:S$MDAR5$0_0$0({1}SC:U),Z,0,0)({11}S:S$MDAR6$0_0$0({1}SC:U),Z,0,0)({12}S:S$MDAR7$0_0$0({1}SC:U),Z,0,0)({13}S:S$MDAR8$0_0$0({1}SC:U),Z,0,0)({14}S:S$MTSRL$0_0$0({1}SC:U),Z,0,0)({15}S:S$MTSRH$0_0$0({1}SC:U),Z,0,0)]
T:Futils$UART1_struct[({0}S:S$SR$0_0$0({1}SC:U),Z,0,0)({1}S:S$DR$0_0$0({1}SC:U),Z,0,0)({2}S:S$BRR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$BRR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({7}S:S$CR4$0_0$0({1}SC:U),Z,0,0)({8}S:S$CR5$0_0$0({1}SC:U),Z,0,0)({9}S:S$GTR$0_0$0({1}SC:U),Z,0,0)({10}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)]
T:Futils$UART2_struct[({0}S:S$SR$0_0$0({1}SC:U),Z,0,0)({1}S:S$DR$0_0$0({1}SC:U),Z,0,0)({2}S:S$BRR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$BRR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({7}S:S$CR4$0_0$0({1}SC:U),Z,0,0)({8}S:S$CR5$0_0$0({1}SC:U),Z,0,0)({9}S:S$CR6$0_0$0({1}SC:U),Z,0,0)({10}S:S$GTR$0_0$0({1}SC:U),Z,0,0)({11}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)]
T:Futils$FLASH_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$NCR2$0_0$0({1}SC:U),Z,0,0)({3}S:S$FPR$0_0$0({1}SC:U),Z,0,0)({4}S:S$NFPR$0_0$0({1}SC:U),Z,0,0)({5}S:S$IAPSR$0_0$0({1}SC:U),Z,0,0)({6}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({7}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)({8}S:S$PUKR$0_0$0({1}SC:U),Z,0,0)({9}S:S$RESERVED3$0_0$0({1}SC:U),Z,0,0)({10}S:S$DUKR$0_0$0({1}SC:U),Z,0,0)]
T:Futils$UART3_struct[({0}S:S$SR$0_0$0({1}SC:U),Z,0,0)({1}S:S$DR$0_0$0({1}SC:U),Z,0,0)({2}S:S$BRR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$BRR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({7}S:S$CR4$0_0$0({1}SC:U),Z,0,0)({8}S:S$RESERVED$0_0$0({1}SC:U),Z,0,0)({9}S:S$CR6$0_0$0({1}SC:U),Z,0,0)]
T:Futils$I2C_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$FREQR$0_0$0({1}SC:U),Z,0,0)({3}S:S$OARL$0_0$0({1}SC:U),Z,0,0)({4}S:S$OARH$0_0$0({1}SC:U),Z,0,0)({5}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({6}S:S$DR$0_0$0({1}SC:U),Z,0,0)({7}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({8}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({9}S:S$SR3$0_0$0({1}SC:U),Z,0,0)({10}S:S$ITR$0_0$0({1}SC:U),Z,0,0)({11}S:S$CCRL$0_0$0({1}SC:U),Z,0,0)({12}S:S$CCRH$0_0$0({1}SC:U),Z,0,0)({13}S:S$TRISER$0_0$0({1}SC:U),Z,0,0)({14}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)]
T:Futils$CFG_struct[({0}S:S$GCR$0_0$0({1}SC:U),Z,0,0)]
T:Futils$CLK_struct[({0}S:S$ICKR$0_0$0({1}SC:U),Z,0,0)({1}S:S$ECKR$0_0$0({1}SC:U),Z,0,0)({2}S:S$RESERVED$0_0$0({1}SC:U),Z,0,0)({3}S:S$CMSR$0_0$0({1}SC:U),Z,0,0)({4}S:S$SWR$0_0$0({1}SC:U),Z,0,0)({5}S:S$SWCR$0_0$0({1}SC:U),Z,0,0)({6}S:S$CKDIVR$0_0$0({1}SC:U),Z,0,0)({7}S:S$PCKENR1$0_0$0({1}SC:U),Z,0,0)({8}S:S$CSSR$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCOR$0_0$0({1}SC:U),Z,0,0)({10}S:S$PCKENR2$0_0$0({1}SC:U),Z,0,0)({11}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({12}S:S$HSITRIMR$0_0$0({1}SC:U),Z,0,0)({13}S:S$SWIMCCR$0_0$0({1}SC:U),Z,0,0)]
T:Futils$ITC_struct[({0}S:S$ISPR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$ISPR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$ISPR3$0_0$0({1}SC:U),Z,0,0)({3}S:S$ISPR4$0_0$0({1}SC:U),Z,0,0)({4}S:S$ISPR5$0_0$0({1}SC:U),Z,0,0)({5}S:S$ISPR6$0_0$0({1}SC:U),Z,0,0)({6}S:S$ISPR7$0_0$0({1}SC:U),Z,0,0)({7}S:S$ISPR8$0_0$0({1}SC:U),Z,0,0)]
T:Futils$SPI_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$ICR$0_0$0({1}SC:U),Z,0,0)({3}S:S$SR$0_0$0({1}SC:U),Z,0,0)({4}S:S$DR$0_0$0({1}SC:U),Z,0,0)({5}S:S$CRCPR$0_0$0({1}SC:U),Z,0,0)({6}S:S$RXCRCR$0_0$0({1}SC:U),Z,0,0)({7}S:S$TXCRCR$0_0$0({1}SC:U),Z,0,0)]
T:Futils$AWU_struct[({0}S:S$CSR$0_0$0({1}SC:U),Z,0,0)({1}S:S$APR$0_0$0({1}SC:U),Z,0,0)({2}S:S$TBR$0_0$0({1}SC:U),Z,0,0)]
T:Futils$OPT_struct[({0}S:S$OPT0$0_0$0({1}SC:U),Z,0,0)({1}S:S$OPT1$0_0$0({1}SC:U),Z,0,0)({2}S:S$NOPT1$0_0$0({1}SC:U),Z,0,0)({3}S:S$OPT2$0_0$0({1}SC:U),Z,0,0)({4}S:S$NOPT2$0_0$0({1}SC:U),Z,0,0)({5}S:S$OPT3$0_0$0({1}SC:U),Z,0,0)({6}S:S$NOPT3$0_0$0({1}SC:U),Z,0,0)({7}S:S$OPT4$0_0$0({1}SC:U),Z,0,0)({8}S:S$NOPT4$0_0$0({1}SC:U),Z,0,0)({9}S:S$OPT5$0_0$0({1}SC:U),Z,0,0)({10}S:S$NOPT5$0_0$0({1}SC:U),Z,0,0)({11}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({12}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)({13}S:S$OPT7$0_0$0({1}SC:U),Z,0,0)({14}S:S$NOPT7$0_0$0({1}SC:U),Z,0,0)]
T:Futils$pi_controller_state[({0}S:S$ui8_current_value$0_0$0({1}SC:U),Z,0,0)({1}S:S$ui8_target_value$0_0$0({1}SC:U),Z,0,0)({2}S:S$ui8_controller_output_value$0_0$0({1}SC:U),Z,0,0)({3}S:S$ui8_kp_dividend$0_0$0({1}SC:U),Z,0,0)({4}S:S$ui8_kp_divisor$0_0$0({1}SC:U),Z,0,0)({5}S:S$ui8_ki_dividend$0_0$0({1}SC:U),Z,0,0)({6}S:S$ui8_ki_divisor$0_0$0({1}SC:U),Z,0,0)({7}S:S$i16_i_term$0_0$0({2}SI:S),Z,0,0)]
T:Futils$RST_struct[({0}S:S$SR$0_0$0({1}SC:U),Z,0,0)]
T:Futils$ADC1_struct[({0}S:S$DB0RH$0_0$0({1}SC:U),Z,0,0)({1}S:S$DB0RL$0_0$0({1}SC:U),Z,0,0)({2}S:S$DB1RH$0_0$0({1}SC:U),Z,0,0)({3}S:S$DB1RL$0_0$0({1}SC:U),Z,0,0)({4}S:S$DB2RH$0_0$0({1}SC:U),Z,0,0)({5}S:S$DB2RL$0_0$0({1}SC:U),Z,0,0)({6}S:S$DB3RH$0_0$0({1}SC:U),Z,0,0)({7}S:S$DB3RL$0_0$0({1}SC:U),Z,0,0)({8}S:S$DB4RH$0_0$0({1}SC:U),Z,0,0)({9}S:S$DB4RL$0_0$0({1}SC:U),Z,0,0)({10}S:S$DB5RH$0_0$0({1}SC:U),Z,0,0)({11}S:S$DB5RL$0_0$0({1}SC:U),Z,0,0)({12}S:S$DB6RH$0_0$0({1}SC:U),Z,0,0)({13}S:S$DB6RL$0_0$0({1}SC:U),Z,0,0)({14}S:S$DB7RH$0_0$0({1}SC:U),Z,0,0)({15}S:S$DB7RL$0_0$0({1}SC:U),Z,0,0)({16}S:S$DB8RH$0_0$0({1}SC:U),Z,0,0)({17}S:S$DB8RL$0_0$0({1}SC:U),Z,0,0)({18}S:S$DB9RH$0_0$0({1}SC:U),Z,0,0)({19}S:S$DB9RL$0_0$0({1}SC:U),Z,0,0)({20}S:S$RESERVED$0_0$0({12}DA12d,SC:U),Z,0,0)({32}S:S$CSR$0_0$0({1}SC:U),Z,0,0)({33}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({34}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({35}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({36}S:S$DRH$0_0$0({1}SC:U),Z,0,0)({37}S:S$DRL$0_0$0({1}SC:U),Z,0,0)({38}S:S$TDRH$0_0$0({1}SC:U),Z,0,0)({39}S:S$TDRL$0_0$0({1}SC:U),Z,0,0)({40}S:S$HTRH$0_0$0({1}SC:U),Z,0,0)({41}S:S$HTRL$0_0$0({1}SC:U),Z,0,0)({42}S:S$LTRH$0_0$0({1}SC:U),Z,0,0)({43}S:S$LTRL$0_0$0({1}SC:U),Z,0,0)({44}S:S$AWSRH$0_0$0({1}SC:U),Z,0,0)({45}S:S$AWSRL$0_0$0({1}SC:U),Z,0,0)({46}S:S$AWCRH$0_0$0({1}SC:U),Z,0,0)({47}S:S$AWCRL$0_0$0({1}SC:U),Z,0,0)]
S:G$_print_format$0_0$0({2}DF,SI:S),C,0,0
S:G$printf_small$0_0$0({2}DF,SV:S),C,0,0
S:G$printf$0_0$0({2}DF,SI:S),C,0,0
S:G$vprintf$0_0$0({2}DF,SI:S),C,0,0
S:G$sprintf$0_0$0({2}DF,SI:S),C,0,0
S:G$vsprintf$0_0$0({2}DF,SI:S),C,0,0
S:G$puts$0_0$0({2}DF,SI:S),C,0,0
S:G$gets$0_0$0({2}DF,DG,SC:U),C,0,0
S:G$getchar$0_0$0({2}DF,SI:S),C,0,0
S:G$putchar$0_0$0({2}DF,SI:S),C,0,0
S:G$ADC1_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_ScanModeCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_DataBufferCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_SchmittTriggerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_ConversionConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_ExternalTriggerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_AWDChannelConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_StartConversion$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_GetConversionValue$0_0$0({2}DF,SI:U),C,0,0
S:G$ADC1_SetHighThreshold$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_SetLowThreshold$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_GetBufferValue$0_0$0({2}DF,SI:U),C,0,0
S:G$ADC1_GetAWDChannelStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ADC1_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ADC1_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ADC1_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_LSICalibrationConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_IdleModeEnable$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$BEEP_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_LSICalibrationConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_HSECmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_HSICmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_LSICmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_CCOCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ClockSwitchCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_FastHaltWakeUpCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SlowActiveHaltWakeUpCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_PeripheralClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ClockSwitchConfig$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_HSIPrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_CCOConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SYSCLKConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SWIMConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ClockSecuritySystemEnable$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SYSCLKEmergencyClear$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_AdjustHSICalibrationValue$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_GetClockFreq$0_0$0({2}DF,SL:U),C,0,0
S:G$CLK_GetSYSCLKSource$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_SetExtIntSensitivity$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_SetTLISensitivity$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_GetExtIntSensitivity$0_0$0({2}DF,SC:U),C,0,0
S:G$EXTI_GetTLISensitivity$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_Unlock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_Lock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_EraseByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ProgramByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ReadByte$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_ProgramWord$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ReadOptionByte$0_0$0({2}DF,SI:U),C,0,0
S:G$FLASH_ProgramOptionByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_EraseOptionByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_SetLowPowerMode$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_SetProgrammingTime$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_GetLowPowerMode$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_GetProgrammingTime$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_GetBootSize$0_0$0({2}DF,SL:U),C,0,0
S:G$FLASH_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_EraseBlock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ProgramBlock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_WaitForLastOperation$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_Write$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_WriteHigh$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_WriteLow$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_WriteReverse$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_ReadInputData$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_ReadOutputData$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_ReadInputPin$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_ExternalPullUpConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GeneralCallCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GenerateSTART$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GenerateSTOP$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_SoftwareResetCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_StretchClockCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_AcknowledgeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_FastModeDutyCycleConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_ReceiveData$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_Send7bitAddress$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_SendData$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_CheckEvent$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_GetLastEvent$0_0$0({2}DF,SI:U),C,0,0
S:G$I2C_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$ITC_GetCPUCC$0_0$0({2}DF,SC:U),C,0,0
S:G$ITC_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$ITC_GetSoftIntStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ITC_SetSoftwarePriority$0_0$0({2}DF,SV:S),C,0,0
S:G$ITC_GetSoftwarePriority$0_0$0({2}DF,SC:U),C,0,0
S:G$IWDG_WriteAccessCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_SetPrescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_SetReload$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_ReloadCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_Enable$0_0$0({2}DF,SV:S),C,0,0
S:G$RST_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$RST_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_SendData$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_ReceiveData$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_NSSInternalSoftwareCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_TransmitCRC$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_CalculateCRCCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetCRC$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_ResetCRC$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetCRCPolynomial$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_BiDirectionalLineConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC4Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_BDTRConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ICInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_PWMIConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CtrlPWMOutputs$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_InternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ETRClockMode1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ETRClockMode2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ETRConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_TIxExternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectInputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectHallSensor$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectOutputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectMasterSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_EncoderInterfaceConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CounterModeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC3Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC4Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectCOM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CCPreloadControl$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC4PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC4FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1NPolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2NPolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3NPolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC4PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CCxCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CCxNCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectOCxM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare1$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare2$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare3$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare4$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC1Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC2Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC3Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC4Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GetCapture1$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCapture2$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCapture3$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCapture4$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCounter$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetPrescaler$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM1_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM1_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC1Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC2Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC3Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ICInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_PWMIConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_InternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ForcedOC1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ForcedOC2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ForcedOC3Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_CCPreloadControl$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC1PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC2PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC3PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC1PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC2PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC3PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_CCxCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SelectOCxM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCompare1$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCompare2$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCompare3$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetIC1Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetIC2Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetIC3Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GetCapture1$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetCapture2$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetCapture3$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetCounter$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetPrescaler$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM2_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM2_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM2_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC1Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC2Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ICInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_PWMIConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_InternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ForcedOC1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ForcedOC2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_CCPreloadControl$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC1PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC2PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC1PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC2PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_CCxCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SelectOCxM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetCompare1$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetCompare2$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetIC1Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetIC2Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_GetCapture1$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM3_GetCapture2$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM3_GetCounter$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM3_GetPrescaler$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM3_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM3_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM3_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_GetCounter$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_GetPrescaler$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_HalfDuplexCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_IrDAConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_IrDACmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_LINBreakDetectionConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_LINConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_LINCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SmartCardCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SmartCardNACKCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_WakeUpConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_ReceiverWakeUpCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_ReceiveData8$0_0$0({2}DF,SC:U),C,0,0
S:G$UART2_ReceiveData9$0_0$0({2}DF,SI:U),C,0,0
S:G$UART2_SendData8$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SendData9$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SendBreak$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SetAddress$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SetGuardTime$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SetPrescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$UART2_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$UART2_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_GetCounter$0_0$0({2}DF,SC:U),C,0,0
S:G$WWDG_SWReset$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_SetWindowValue$0_0$0({2}DF,SV:S),C,0,0
M:eeprom
F:G$eeprom_init$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Leeprom.eeprom_init$ui8_key1$1_0$354({1}SC:U),R,0,0,[a]
S:Leeprom.eeprom_init$ui8_key2$1_0$354({1}SC:U),R,0,0,[xl]
F:G$eeprom_init_variables$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Leeprom.eeprom_init_variables$p_configuration_variables$1_0$357({2}DG,ST_configuration_variables:S),R,0,0,[yl,yh]
F:Feeprom$eeprom_read_values_to_variables$0_0$0({2}DF,SV:S),Z,0,-20,0,0,0
S:Leeprom.eeprom_read_values_to_variables$p_configuration_variables$1_0$360({2}DG,ST_configuration_variables:S),B,1,-6
S:Leeprom.eeprom_read_values_to_variables$sloc0$0_1$0({2}DG,ST_configuration_variables:S),B,1,-6
S:Leeprom.eeprom_read_values_to_variables$sloc1$0_1$0({2}DG,SC:U),B,1,-2
S:Leeprom.eeprom_read_values_to_variables$sloc2$0_1$0({2}DG,SC:U),B,1,-2
S:Leeprom.eeprom_read_values_to_variables$sloc3$0_1$0({2}SI:S),B,1,-2
S:Leeprom.eeprom_read_values_to_variables$sloc4$0_1$0({2}DG,DA5d,SC:U),B,1,-4
S:Leeprom.eeprom_read_values_to_variables$sloc5$0_1$0({2}DG,SC:U),B,1,-2
S:Leeprom.eeprom_read_values_to_variables$sloc6$0_1$0({2}DG,SC:U),B,1,-2
S:Leeprom.eeprom_read_values_to_variables$sloc7$0_1$0({2}DG,DA4d,SC:U),B,1,-4
S:Leeprom.eeprom_read_values_to_variables$sloc8$0_1$0({2}DG,SC:U),B,1,-2
S:Leeprom.eeprom_read_values_to_variables$sloc9$0_1$0({2}DG,SC:U),B,1,-2
S:Leeprom.eeprom_read_values_to_variables$sloc10$0_1$0({2}DG,DA5d,SC:U),B,1,-4
S:Leeprom.eeprom_read_values_to_variables$sloc11$0_1$0({2}DG,SC:U),B,1,-2
S:Leeprom.eeprom_read_values_to_variables$sloc12$0_1$0({2}DG,SC:U),B,1,-2
F:G$eeprom_write_variables$0_0$0({2}DF,SV:S),C,0,47,0,0,0
S:Leeprom.eeprom_write_variables$array_variables$1_0$362({47}DA47d,SC:U),B,1,-47
F:Feeprom$variables_to_array$0_0$0({2}DF,SV:S),Z,0,-6,0,0,0
S:Leeprom.variables_to_array$ui8_array$1_0$363({2}DG,SC:U),B,1,2
S:Leeprom.variables_to_array$p_configuration_variables$1_0$364({2}DG,ST_configuration_variables:S),B,1,-5
S:Leeprom.variables_to_array$sloc0$0_1$0({2}DG,ST_configuration_variables:S),B,1,-5
S:Leeprom.variables_to_array$sloc1$0_1$0({2}DG,SC:U),B,1,-3
S:Leeprom.variables_to_array$sloc2$0_1$0({1}SC:U),B,1,-1
S:Leeprom.variables_to_array$sloc3$0_1$0({1}SC:U),B,1,-1
S:Leeprom.variables_to_array$sloc4$0_1$0({1}SC:U),B,1,-1
S:Leeprom.variables_to_array$sloc5$0_1$0({1}SC:U),B,1,-1
S:Leeprom.variables_to_array$sloc6$0_1$0({1}SC:U),B,1,-1
S:Leeprom.variables_to_array$sloc7$0_1$0({1}SC:U),B,1,-1
S:Leeprom.variables_to_array$sloc8$0_1$0({1}SC:U),B,1,-1
F:Feeprom$eeprom_write_array$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Leeprom.eeprom_write_array$array$1_0$365({2}DG,SC:U),B,1,2
S:Leeprom.eeprom_write_array$ui8_i$1_0$366({1}SC:U),B,1,-1
S:Leeprom.eeprom_write_array$sloc0$0_1$0({1}SC:U),B,1,-1
S:Leeprom.eeprom_write_array$sloc1$0_1$0({4}SL:U),B,1,-5
T:Feeprom$TIM1_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$SMCR$0_0$0({1}SC:U),Z,0,0)({3}S:S$ETR$0_0$0({1}SC:U),Z,0,0)({4}S:S$IER$0_0$0({1}SC:U),Z,0,0)({5}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({6}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({7}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({8}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({10}S:S$CCMR3$0_0$0({1}SC:U),Z,0,0)({11}S:S$CCMR4$0_0$0({1}SC:U),Z,0,0)({12}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({13}S:S$CCER2$0_0$0({1}SC:U),Z,0,0)({14}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({15}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({16}S:S$PSCRH$0_0$0({1}SC:U),Z,0,0)({17}S:S$PSCRL$0_0$0({1}SC:U),Z,0,0)({18}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({19}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({20}S:S$RCR$0_0$0({1}SC:U),Z,0,0)({21}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({22}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({23}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({24}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)({25}S:S$CCR3H$0_0$0({1}SC:U),Z,0,0)({26}S:S$CCR3L$0_0$0({1}SC:U),Z,0,0)({27}S:S$CCR4H$0_0$0({1}SC:U),Z,0,0)({28}S:S$CCR4L$0_0$0({1}SC:U),Z,0,0)({29}S:S$BKR$0_0$0({1}SC:U),Z,0,0)({30}S:S$DTR$0_0$0({1}SC:U),Z,0,0)({31}S:S$OISR$0_0$0({1}SC:U),Z,0,0)]
T:Feeprom$TIM2_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$IER$0_0$0({1}SC:U),Z,0,0)({2}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({5}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({6}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({7}S:S$CCMR3$0_0$0({1}SC:U),Z,0,0)({8}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCER2$0_0$0({1}SC:U),Z,0,0)({10}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({11}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({12}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({13}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({14}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({15}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({16}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({17}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({18}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)({19}S:S$CCR3H$0_0$0({1}SC:U),Z,0,0)({20}S:S$CCR3L$0_0$0({1}SC:U),Z,0,0)]
T:Feeprom$BEEP_struct[({0}S:S$CSR$0_0$0({1}SC:U),Z,0,0)]
T:Feeprom$TIM3_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$IER$0_0$0({1}SC:U),Z,0,0)({2}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({5}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({6}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({7}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({8}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({9}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({10}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({11}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({12}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({13}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({14}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({15}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({16}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)]
T:Feeprom$TIM4_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$IER$0_0$0({1}SC:U),Z,0,0)({2}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({4}S:S$CNTR$0_0$0({1}SC:U),Z,0,0)({5}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({6}S:S$ARR$0_0$0({1}SC:U),Z,0,0)]
T:Feeprom$TIM5_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$SMCR$0_0$0({1}SC:U),Z,0,0)({3}S:S$IER$0_0$0({1}SC:U),Z,0,0)({4}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({7}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({8}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCMR3$0_0$0({1}SC:U),Z,0,0)({10}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({11}S:S$CCER2$0_0$0({1}SC:U),Z,0,0)({12}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({13}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({14}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({15}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({16}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({17}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({18}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({19}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({20}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)({21}S:S$CCR3H$0_0$0({1}SC:U),Z,0,0)({22}S:S$CCR3L$0_0$0({1}SC:U),Z,0,0)]
T:Feeprom$TIM6_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$SMCR$0_0$0({1}SC:U),Z,0,0)({3}S:S$IER$0_0$0({1}SC:U),Z,0,0)({4}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({6}S:S$CNTR$0_0$0({1}SC:U),Z,0,0)({7}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({8}S:S$ARR$0_0$0({1}SC:U),Z,0,0)]
T:Feeprom$IWDG_struct[({0}S:S$KR$0_0$0({1}SC:U),Z,0,0)({1}S:S$PR$0_0$0({1}SC:U),Z,0,0)({2}S:S$RLR$0_0$0({1}SC:U),Z,0,0)]
T:Feeprom$GPIO_struct[({0}S:S$ODR$0_0$0({1}SC:U),Z,0,0)({1}S:S$IDR$0_0$0({1}SC:U),Z,0,0)({2}S:S$DDR$0_0$0({1}SC:U),Z,0,0)({3}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR2$0_0$0({1}SC:U),Z,0,0)]
T:Feeprom$WWDG_struct[({0}S:S$CR$0_0$0({1}SC:U),Z,0,0)({1}S:S$WR$0_0$0({1}SC:U),Z,0,0)]
T:Feeprom$__00000000[({0}S:S$MCR$0_0$0({1}SC:U),Z,0,0)({1}S:S$MSR$0_0$0({1}SC:U),Z,0,0)({2}S:S$TSR$0_0$0({1}SC:U),Z,0,0)({3}S:S$TPR$0_0$0({1}SC:U),Z,0,0)({4}S:S$RFR$0_0$0({1}SC:U),Z,0,0)({5}S:S$IER$0_0$0({1}SC:U),Z,0,0)({6}S:S$DGR$0_0$0({1}SC:U),Z,0,0)({7}S:S$PSR$0_0$0({1}SC:U),Z,0,0)({8}S:S$Page$0_0$0({16}ST__00000001:S),Z,0,0)]
T:Feeprom$EXTI_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)]
T:Feeprom$__00000001[({0}S:S$TxMailbox$0_0$0({16}ST__00000002:S),Z,0,0)({0}S:S$Filter$0_0$0({16}ST__00000003:S),Z,0,0)({0}S:S$Filter01$0_0$0({16}ST__00000004:S),Z,0,0)({0}S:S$Filter23$0_0$0({16}ST__00000005:S),Z,0,0)({0}S:S$Filter45$0_0$0({16}ST__00000006:S),Z,0,0)({0}S:S$Config$0_0$0({16}ST__00000007:S),Z,0,0)({0}S:S$RxFIFO$0_0$0({16}ST__00000008:S),Z,0,0)]
T:Feeprom$__00000002[({0}S:S$MCSR$0_0$0({1}SC:U),Z,0,0)({1}S:S$MDLCR$0_0$0({1}SC:U),Z,0,0)({2}S:S$MIDR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$MIDR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$MIDR3$0_0$0({1}SC:U),Z,0,0)({5}S:S$MIDR4$0_0$0({1}SC:U),Z,0,0)({6}S:S$MDAR1$0_0$0({1}SC:U),Z,0,0)({7}S:S$MDAR2$0_0$0({1}SC:U),Z,0,0)({8}S:S$MDAR3$0_0$0({1}SC:U),Z,0,0)({9}S:S$MDAR4$0_0$0({1}SC:U),Z,0,0)({10}S:S$MDAR5$0_0$0({1}SC:U),Z,0,0)({11}S:S$MDAR6$0_0$0({1}SC:U),Z,0,0)({12}S:S$MDAR7$0_0$0({1}SC:U),Z,0,0)({13}S:S$MDAR8$0_0$0({1}SC:U),Z,0,0)({14}S:S$MTSRL$0_0$0({1}SC:U),Z,0,0)({15}S:S$MTSRH$0_0$0({1}SC:U),Z,0,0)]
T:Feeprom$__00000003[({0}S:S$FR01$0_0$0({1}SC:U),Z,0,0)({1}S:S$FR02$0_0$0({1}SC:U),Z,0,0)({2}S:S$FR03$0_0$0({1}SC:U),Z,0,0)({3}S:S$FR04$0_0$0({1}SC:U),Z,0,0)({4}S:S$FR05$0_0$0({1}SC:U),Z,0,0)({5}S:S$FR06$0_0$0({1}SC:U),Z,0,0)({6}S:S$FR07$0_0$0({1}SC:U),Z,0,0)({7}S:S$FR08$0_0$0({1}SC:U),Z,0,0)({8}S:S$FR09$0_0$0({1}SC:U),Z,0,0)({9}S:S$FR10$0_0$0({1}SC:U),Z,0,0)({10}S:S$FR11$0_0$0({1}SC:U),Z,0,0)({11}S:S$FR12$0_0$0({1}SC:U),Z,0,0)({12}S:S$FR13$0_0$0({1}SC:U),Z,0,0)({13}S:S$FR14$0_0$0({1}SC:U),Z,0,0)({14}S:S$FR15$0_0$0({1}SC:U),Z,0,0)({15}S:S$FR16$0_0$0({1}SC:U),Z,0,0)]
T:Feeprom$__00000004[({0}S:S$F0R1$0_0$0({1}SC:U),Z,0,0)({1}S:S$F0R2$0_0$0({1}SC:U),Z,0,0)({2}S:S$F0R3$0_0$0({1}SC:U),Z,0,0)({3}S:S$F0R4$0_0$0({1}SC:U),Z,0,0)({4}S:S$F0R5$0_0$0({1}SC:U),Z,0,0)({5}S:S$F0R6$0_0$0({1}SC:U),Z,0,0)({6}S:S$F0R7$0_0$0({1}SC:U),Z,0,0)({7}S:S$F0R8$0_0$0({1}SC:U),Z,0,0)({8}S:S$F1R1$0_0$0({1}SC:U),Z,0,0)({9}S:S$F1R2$0_0$0({1}SC:U),Z,0,0)({10}S:S$F1R3$0_0$0({1}SC:U),Z,0,0)({11}S:S$F1R4$0_0$0({1}SC:U),Z,0,0)({12}S:S$F1R5$0_0$0({1}SC:U),Z,0,0)({13}S:S$F1R6$0_0$0({1}SC:U),Z,0,0)({14}S:S$F1R7$0_0$0({1}SC:U),Z,0,0)({15}S:S$F1R8$0_0$0({1}SC:U),Z,0,0)]
T:Feeprom$__00000005[({0}S:S$F2R1$0_0$0({1}SC:U),Z,0,0)({1}S:S$F2R2$0_0$0({1}SC:U),Z,0,0)({2}S:S$F2R3$0_0$0({1}SC:U),Z,0,0)({3}S:S$F2R4$0_0$0({1}SC:U),Z,0,0)({4}S:S$F2R5$0_0$0({1}SC:U),Z,0,0)({5}S:S$F2R6$0_0$0({1}SC:U),Z,0,0)({6}S:S$F2R7$0_0$0({1}SC:U),Z,0,0)({7}S:S$F2R8$0_0$0({1}SC:U),Z,0,0)({8}S:S$F3R1$0_0$0({1}SC:U),Z,0,0)({9}S:S$F3R2$0_0$0({1}SC:U),Z,0,0)({10}S:S$F3R3$0_0$0({1}SC:U),Z,0,0)({11}S:S$F3R4$0_0$0({1}SC:U),Z,0,0)({12}S:S$F3R5$0_0$0({1}SC:U),Z,0,0)({13}S:S$F3R6$0_0$0({1}SC:U),Z,0,0)({14}S:S$F3R7$0_0$0({1}SC:U),Z,0,0)({15}S:S$F3R8$0_0$0({1}SC:U),Z,0,0)]
T:Feeprom$__00000006[({0}S:S$F4R1$0_0$0({1}SC:U),Z,0,0)({1}S:S$F4R2$0_0$0({1}SC:U),Z,0,0)({2}S:S$F4R3$0_0$0({1}SC:U),Z,0,0)({3}S:S$F4R4$0_0$0({1}SC:U),Z,0,0)({4}S:S$F4R5$0_0$0({1}SC:U),Z,0,0)({5}S:S$F4R6$0_0$0({1}SC:U),Z,0,0)({6}S:S$F4R7$0_0$0({1}SC:U),Z,0,0)({7}S:S$F4R8$0_0$0({1}SC:U),Z,0,0)({8}S:S$F5R1$0_0$0({1}SC:U),Z,0,0)({9}S:S$F5R2$0_0$0({1}SC:U),Z,0,0)({10}S:S$F5R3$0_0$0({1}SC:U),Z,0,0)({11}S:S$F5R4$0_0$0({1}SC:U),Z,0,0)({12}S:S$F5R5$0_0$0({1}SC:U),Z,0,0)({13}S:S$F5R6$0_0$0({1}SC:U),Z,0,0)({14}S:S$F5R7$0_0$0({1}SC:U),Z,0,0)({15}S:S$F5R8$0_0$0({1}SC:U),Z,0,0)]
T:Feeprom$__00000007[({0}S:S$ESR$0_0$0({1}SC:U),Z,0,0)({1}S:S$EIER$0_0$0({1}SC:U),Z,0,0)({2}S:S$TECR$0_0$0({1}SC:U),Z,0,0)({3}S:S$RECR$0_0$0({1}SC:U),Z,0,0)({4}S:S$BTR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$BTR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$Reserved1$0_0$0({2}DA2d,SC:U),Z,0,0)({8}S:S$FMR1$0_0$0({1}SC:U),Z,0,0)({9}S:S$FMR2$0_0$0({1}SC:U),Z,0,0)({10}S:S$FCR1$0_0$0({1}SC:U),Z,0,0)({11}S:S$FCR2$0_0$0({1}SC:U),Z,0,0)({12}S:S$FCR3$0_0$0({1}SC:U),Z,0,0)({13}S:S$Reserved2$0_0$0({3}DA3d,SC:U),Z,0,0)]
T:Feeprom$__00000008[({0}S:S$MFMI$0_0$0({1}SC:U),Z,0,0)({1}S:S$MDLCR$0_0$0({1}SC:U),Z,0,0)({2}S:S$MIDR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$MIDR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$MIDR3$0_0$0({1}SC:U),Z,0,0)({5}S:S$MIDR4$0_0$0({1}SC:U),Z,0,0)({6}S:S$MDAR1$0_0$0({1}SC:U),Z,0,0)({7}S:S$MDAR2$0_0$0({1}SC:U),Z,0,0)({8}S:S$MDAR3$0_0$0({1}SC:U),Z,0,0)({9}S:S$MDAR4$0_0$0({1}SC:U),Z,0,0)({10}S:S$MDAR5$0_0$0({1}SC:U),Z,0,0)({11}S:S$MDAR6$0_0$0({1}SC:U),Z,0,0)({12}S:S$MDAR7$0_0$0({1}SC:U),Z,0,0)({13}S:S$MDAR8$0_0$0({1}SC:U),Z,0,0)({14}S:S$MTSRL$0_0$0({1}SC:U),Z,0,0)({15}S:S$MTSRH$0_0$0({1}SC:U),Z,0,0)]
T:Feeprom$UART1_struct[({0}S:S$SR$0_0$0({1}SC:U),Z,0,0)({1}S:S$DR$0_0$0({1}SC:U),Z,0,0)({2}S:S$BRR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$BRR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({7}S:S$CR4$0_0$0({1}SC:U),Z,0,0)({8}S:S$CR5$0_0$0({1}SC:U),Z,0,0)({9}S:S$GTR$0_0$0({1}SC:U),Z,0,0)({10}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)]
T:Feeprom$UART2_struct[({0}S:S$SR$0_0$0({1}SC:U),Z,0,0)({1}S:S$DR$0_0$0({1}SC:U),Z,0,0)({2}S:S$BRR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$BRR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({7}S:S$CR4$0_0$0({1}SC:U),Z,0,0)({8}S:S$CR5$0_0$0({1}SC:U),Z,0,0)({9}S:S$CR6$0_0$0({1}SC:U),Z,0,0)({10}S:S$GTR$0_0$0({1}SC:U),Z,0,0)({11}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)]
T:Feeprom$FLASH_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$NCR2$0_0$0({1}SC:U),Z,0,0)({3}S:S$FPR$0_0$0({1}SC:U),Z,0,0)({4}S:S$NFPR$0_0$0({1}SC:U),Z,0,0)({5}S:S$IAPSR$0_0$0({1}SC:U),Z,0,0)({6}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({7}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)({8}S:S$PUKR$0_0$0({1}SC:U),Z,0,0)({9}S:S$RESERVED3$0_0$0({1}SC:U),Z,0,0)({10}S:S$DUKR$0_0$0({1}SC:U),Z,0,0)]
T:Feeprom$UART3_struct[({0}S:S$SR$0_0$0({1}SC:U),Z,0,0)({1}S:S$DR$0_0$0({1}SC:U),Z,0,0)({2}S:S$BRR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$BRR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({7}S:S$CR4$0_0$0({1}SC:U),Z,0,0)({8}S:S$RESERVED$0_0$0({1}SC:U),Z,0,0)({9}S:S$CR6$0_0$0({1}SC:U),Z,0,0)]
T:Feeprom$I2C_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$FREQR$0_0$0({1}SC:U),Z,0,0)({3}S:S$OARL$0_0$0({1}SC:U),Z,0,0)({4}S:S$OARH$0_0$0({1}SC:U),Z,0,0)({5}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({6}S:S$DR$0_0$0({1}SC:U),Z,0,0)({7}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({8}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({9}S:S$SR3$0_0$0({1}SC:U),Z,0,0)({10}S:S$ITR$0_0$0({1}SC:U),Z,0,0)({11}S:S$CCRL$0_0$0({1}SC:U),Z,0,0)({12}S:S$CCRH$0_0$0({1}SC:U),Z,0,0)({13}S:S$TRISER$0_0$0({1}SC:U),Z,0,0)({14}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)]
T:Feeprom$CFG_struct[({0}S:S$GCR$0_0$0({1}SC:U),Z,0,0)]
T:Feeprom$CLK_struct[({0}S:S$ICKR$0_0$0({1}SC:U),Z,0,0)({1}S:S$ECKR$0_0$0({1}SC:U),Z,0,0)({2}S:S$RESERVED$0_0$0({1}SC:U),Z,0,0)({3}S:S$CMSR$0_0$0({1}SC:U),Z,0,0)({4}S:S$SWR$0_0$0({1}SC:U),Z,0,0)({5}S:S$SWCR$0_0$0({1}SC:U),Z,0,0)({6}S:S$CKDIVR$0_0$0({1}SC:U),Z,0,0)({7}S:S$PCKENR1$0_0$0({1}SC:U),Z,0,0)({8}S:S$CSSR$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCOR$0_0$0({1}SC:U),Z,0,0)({10}S:S$PCKENR2$0_0$0({1}SC:U),Z,0,0)({11}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({12}S:S$HSITRIMR$0_0$0({1}SC:U),Z,0,0)({13}S:S$SWIMCCR$0_0$0({1}SC:U),Z,0,0)]
T:Feeprom$ITC_struct[({0}S:S$ISPR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$ISPR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$ISPR3$0_0$0({1}SC:U),Z,0,0)({3}S:S$ISPR4$0_0$0({1}SC:U),Z,0,0)({4}S:S$ISPR5$0_0$0({1}SC:U),Z,0,0)({5}S:S$ISPR6$0_0$0({1}SC:U),Z,0,0)({6}S:S$ISPR7$0_0$0({1}SC:U),Z,0,0)({7}S:S$ISPR8$0_0$0({1}SC:U),Z,0,0)]
T:Feeprom$_configuration_variables[({0}S:S$ui8_assist_level_factor_x10$0_0$0({1}SC:U),Z,0,0)({1}S:S$ui8_battery_max_current$0_0$0({1}SC:U),Z,0,0)({2}S:S$ui8_motor_power_div10$0_0$0({1}SC:U),Z,0,0)({3}S:S$ui16_battery_low_voltage_cut_off_x10$0_0$0({2}SI:U),Z,0,0)({5}S:S$ui16_wheel_perimeter$0_0$0({2}SI:U),Z,0,0)({7}S:S$ui8_lights$0_0$0({1}SC:U),Z,0,0)({8}S:S$ui8_walk_assist$0_0$0({1}SC:U),Z,0,0)({9}S:S$ui8_offroad_mode$0_0$0({1}SC:U),Z,0,0)({10}S:S$ui8_emtb_mode$0_0$0({1}SC:U),Z,0,0)({11}S:S$ui8_emtb_enabled_on_startup$0_0$0({1}SC:U),Z,0,0)({12}S:S$ui8_wheel_max_speed$0_0$0({1}SC:U),Z,0,0)({13}S:S$ui8_motor_type$0_0$0({1}SC:U),Z,0,0)({14}S:S$ui8_motor_assistance_startup_without_pedal_rotation$0_0$0({1}SC:U),Z,0,0)({15}S:S$ui8_target_battery_max_power_div25$0_0$0({1}SC:U),Z,0,0)({16}S:S$configuration_variables$0_0$0({1}SC:U),Z,0,0)({17}S:S$ui8_startup_motor_power_boost_feature_enabled$0_0$0({1}SC:U),Z,0,0)({18}S:S$ui8_startup_motor_power_boost_assist_level$0_0$0({1}SC:U),Z,0,0)({19}S:S$ui8_startup_motor_power_boost_state$0_0$0({1}SC:U),Z,0,0)({20}S:S$ui8_startup_motor_power_boost_limit_to_max_power$0_0$0({1}SC:U),Z,0,0)({21}S:S$ui8_startup_motor_power_boost_time$0_0$0({1}SC:U),Z,0,0)({22}S:S$ui8_startup_motor_power_boost_fade_time$0_0$0({1}SC:U),Z,0,0)({23}S:S$ui8_temperature_limit_feature_enabled$0_0$0({1}SC:U),Z,0,0)({24}S:S$ui8_motor_temperature_min_value_to_limit$0_0$0({1}SC:U),Z,0,0)({25}S:S$ui8_motor_temperature_max_value_to_limit$0_0$0({1}SC:U),Z,0,0)({26}S:S$ui8_temperature_current_limiting_value$0_0$0({1}SC:U),Z,0,0)({27}S:S$ui16_motor_temperature_x2$0_0$0({2}SI:U),Z,0,0)({29}S:S$ui8_motor_temperature$0_0$0({1}SC:U),Z,0,0)({30}S:S$ui8_street_feature_enabled$0_0$0({1}SC:U),Z,0,0)({31}S:S$ui8_street_enabled_on_startup$0_0$0({1}SC:U),Z,0,0)({32}S:S$ui8_street_speed_limit$0_0$0({1}SC:U),Z,0,0)({33}S:S$ui8_street_power_limit_enabled$0_0$0({1}SC:U),Z,0,0)({34}S:S$ui8_street_power_limit_div25$0_0$0({1}SC:U),Z,0,0)({35}S:S$ui8_working_status$0_0$0({1}SC:U),Z,0,0)({36}S:S$ui8_function_code$0_0$0({1}SC:U),Z,0,0)({37}S:S$ui8_fault_code$0_0$0({1}SC:U),Z,0,0)({38}S:S$ui8_battery_cells_number$0_0$0({1}SC:U),Z,0,0)({39}S:S$ui16_battery_pack_resistance_x1000$0_0$0({2}SI:U),Z,0,0)({41}S:S$ui16_oem_wheel_speed_factor$0_0$0({2}SI:U),Z,0,0)({43}S:S$ui8_assist_level_power$0_0$0({5}DA5d,SC:U),Z,0,0)({48}S:S$ui8_startup_motor_power_boost$0_0$0({4}DA4d,SC:U),Z,0,0)({52}S:S$ui8_walk_assist_percentage_current$0_0$0({1}SC:U),Z,0,0)({53}S:S$ui8_walk_assist_pwm_duty_cycle$0_0$0({1}SC:U),Z,0,0)({54}S:S$ui8_walk_assist_pwm_duty_cycle_level$0_0$0({5}DA5d,SC:U),Z,0,0)({59}S:S$ui8_walk_assist_ramp_time$0_0$0({1}SC:U),Z,0,0)({60}S:S$ui8_walk_assist_off_delay_pwm$0_0$0({1}SC:U),Z,0,0)({61}S:S$ui16_walk_assist_off_delay_time$0_0$0({2}SI:U),Z,0,0)({63}S:S$ui8_debug_var$0_0$0({1}SC:U),Z,0,0)]
T:Feeprom$SPI_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$ICR$0_0$0({1}SC:U),Z,0,0)({3}S:S$SR$0_0$0({1}SC:U),Z,0,0)({4}S:S$DR$0_0$0({1}SC:U),Z,0,0)({5}S:S$CRCPR$0_0$0({1}SC:U),Z,0,0)({6}S:S$RXCRCR$0_0$0({1}SC:U),Z,0,0)({7}S:S$TXCRCR$0_0$0({1}SC:U),Z,0,0)]
T:Feeprom$AWU_struct[({0}S:S$CSR$0_0$0({1}SC:U),Z,0,0)({1}S:S$APR$0_0$0({1}SC:U),Z,0,0)({2}S:S$TBR$0_0$0({1}SC:U),Z,0,0)]
T:Feeprom$OPT_struct[({0}S:S$OPT0$0_0$0({1}SC:U),Z,0,0)({1}S:S$OPT1$0_0$0({1}SC:U),Z,0,0)({2}S:S$NOPT1$0_0$0({1}SC:U),Z,0,0)({3}S:S$OPT2$0_0$0({1}SC:U),Z,0,0)({4}S:S$NOPT2$0_0$0({1}SC:U),Z,0,0)({5}S:S$OPT3$0_0$0({1}SC:U),Z,0,0)({6}S:S$NOPT3$0_0$0({1}SC:U),Z,0,0)({7}S:S$OPT4$0_0$0({1}SC:U),Z,0,0)({8}S:S$NOPT4$0_0$0({1}SC:U),Z,0,0)({9}S:S$OPT5$0_0$0({1}SC:U),Z,0,0)({10}S:S$NOPT5$0_0$0({1}SC:U),Z,0,0)({11}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({12}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)({13}S:S$OPT7$0_0$0({1}SC:U),Z,0,0)({14}S:S$NOPT7$0_0$0({1}SC:U),Z,0,0)]
T:Feeprom$RST_struct[({0}S:S$SR$0_0$0({1}SC:U),Z,0,0)]
T:Feeprom$ADC1_struct[({0}S:S$DB0RH$0_0$0({1}SC:U),Z,0,0)({1}S:S$DB0RL$0_0$0({1}SC:U),Z,0,0)({2}S:S$DB1RH$0_0$0({1}SC:U),Z,0,0)({3}S:S$DB1RL$0_0$0({1}SC:U),Z,0,0)({4}S:S$DB2RH$0_0$0({1}SC:U),Z,0,0)({5}S:S$DB2RL$0_0$0({1}SC:U),Z,0,0)({6}S:S$DB3RH$0_0$0({1}SC:U),Z,0,0)({7}S:S$DB3RL$0_0$0({1}SC:U),Z,0,0)({8}S:S$DB4RH$0_0$0({1}SC:U),Z,0,0)({9}S:S$DB4RL$0_0$0({1}SC:U),Z,0,0)({10}S:S$DB5RH$0_0$0({1}SC:U),Z,0,0)({11}S:S$DB5RL$0_0$0({1}SC:U),Z,0,0)({12}S:S$DB6RH$0_0$0({1}SC:U),Z,0,0)({13}S:S$DB6RL$0_0$0({1}SC:U),Z,0,0)({14}S:S$DB7RH$0_0$0({1}SC:U),Z,0,0)({15}S:S$DB7RL$0_0$0({1}SC:U),Z,0,0)({16}S:S$DB8RH$0_0$0({1}SC:U),Z,0,0)({17}S:S$DB8RL$0_0$0({1}SC:U),Z,0,0)({18}S:S$DB9RH$0_0$0({1}SC:U),Z,0,0)({19}S:S$DB9RL$0_0$0({1}SC:U),Z,0,0)({20}S:S$RESERVED$0_0$0({12}DA12d,SC:U),Z,0,0)({32}S:S$CSR$0_0$0({1}SC:U),Z,0,0)({33}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({34}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({35}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({36}S:S$DRH$0_0$0({1}SC:U),Z,0,0)({37}S:S$DRL$0_0$0({1}SC:U),Z,0,0)({38}S:S$TDRH$0_0$0({1}SC:U),Z,0,0)({39}S:S$TDRL$0_0$0({1}SC:U),Z,0,0)({40}S:S$HTRH$0_0$0({1}SC:U),Z,0,0)({41}S:S$HTRL$0_0$0({1}SC:U),Z,0,0)({42}S:S$LTRH$0_0$0({1}SC:U),Z,0,0)({43}S:S$LTRL$0_0$0({1}SC:U),Z,0,0)({44}S:S$AWSRH$0_0$0({1}SC:U),Z,0,0)({45}S:S$AWSRL$0_0$0({1}SC:U),Z,0,0)({46}S:S$AWCRH$0_0$0({1}SC:U),Z,0,0)({47}S:S$AWCRL$0_0$0({1}SC:U),Z,0,0)]
S:Feeprom$array_default_values$0_0$0({47}DA47d,SC:U),E,0,0
S:G$ui8_adc_torque_sensor_min_value$0_0$0({1}SC:U),E,0,0
S:G$ui8_adc_torque_sensor_max_value$0_0$0({1}SC:U),E,0,0
S:G$ui8_adc_battery_current_offset$0_0$0({1}SC:U),E,0,0
S:G$ui8_ebike_app_state$0_0$0({1}SC:U),E,0,0
S:G$ui8_adc_target_battery_max_current$0_0$0({1}SC:U),E,0,0
S:G$ui8_adc_target_motor_max_current$0_0$0({1}SC:U),E,0,0
S:G$ui16_pas_pwm_cycles_ticks$0_0$0({2}SI:U),E,0,0
S:G$ui8_pas_direction$0_0$0({1}SC:U),E,0,0
S:G$ui8_pedaling_direction$0_0$0({1}SC:U),E,0,0
S:G$ui8_pas_cadence_rpm$0_0$0({1}SC:U),E,0,0
S:G$ui16_wheel_speed_sensor_pwm_cycles_ticks$0_0$0({2}SI:U),E,0,0
S:G$ui8_wheel_speed_sensor_is_disconnected$0_0$0({1}SC:U),E,0,0
S:G$ui32_wheel_speed_sensor_tick_counter$0_0$0({4}SL:U),E,0,0
S:Leeprom.eeprom_read_values_to_variables$ui8_temp$1_0$360({1}SC:U),E,0,0
S:Leeprom.eeprom_read_values_to_variables$ui16_temp$1_0$360({2}SI:U),E,0,0
S:G$ADC1_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_ScanModeCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_DataBufferCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_SchmittTriggerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_ConversionConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_ExternalTriggerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_AWDChannelConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_StartConversion$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_GetConversionValue$0_0$0({2}DF,SI:U),C,0,0
S:G$ADC1_SetHighThreshold$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_SetLowThreshold$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_GetBufferValue$0_0$0({2}DF,SI:U),C,0,0
S:G$ADC1_GetAWDChannelStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ADC1_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ADC1_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ADC1_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_LSICalibrationConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_IdleModeEnable$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$BEEP_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_LSICalibrationConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_HSECmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_HSICmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_LSICmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_CCOCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ClockSwitchCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_FastHaltWakeUpCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SlowActiveHaltWakeUpCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_PeripheralClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ClockSwitchConfig$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_HSIPrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_CCOConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SYSCLKConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SWIMConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ClockSecuritySystemEnable$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SYSCLKEmergencyClear$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_AdjustHSICalibrationValue$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_GetClockFreq$0_0$0({2}DF,SL:U),C,0,0
S:G$CLK_GetSYSCLKSource$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_SetExtIntSensitivity$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_SetTLISensitivity$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_GetExtIntSensitivity$0_0$0({2}DF,SC:U),C,0,0
S:G$EXTI_GetTLISensitivity$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_Unlock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_Lock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_EraseByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ProgramByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ReadByte$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_ProgramWord$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ReadOptionByte$0_0$0({2}DF,SI:U),C,0,0
S:G$FLASH_ProgramOptionByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_EraseOptionByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_SetLowPowerMode$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_SetProgrammingTime$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_GetLowPowerMode$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_GetProgrammingTime$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_GetBootSize$0_0$0({2}DF,SL:U),C,0,0
S:G$FLASH_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_EraseBlock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ProgramBlock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_WaitForLastOperation$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_Write$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_WriteHigh$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_WriteLow$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_WriteReverse$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_ReadInputData$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_ReadOutputData$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_ReadInputPin$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_ExternalPullUpConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GeneralCallCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GenerateSTART$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GenerateSTOP$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_SoftwareResetCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_StretchClockCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_AcknowledgeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_FastModeDutyCycleConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_ReceiveData$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_Send7bitAddress$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_SendData$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_CheckEvent$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_GetLastEvent$0_0$0({2}DF,SI:U),C,0,0
S:G$I2C_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$ITC_GetCPUCC$0_0$0({2}DF,SC:U),C,0,0
S:G$ITC_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$ITC_GetSoftIntStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ITC_SetSoftwarePriority$0_0$0({2}DF,SV:S),C,0,0
S:G$ITC_GetSoftwarePriority$0_0$0({2}DF,SC:U),C,0,0
S:G$IWDG_WriteAccessCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_SetPrescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_SetReload$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_ReloadCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_Enable$0_0$0({2}DF,SV:S),C,0,0
S:G$RST_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$RST_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_SendData$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_ReceiveData$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_NSSInternalSoftwareCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_TransmitCRC$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_CalculateCRCCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetCRC$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_ResetCRC$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetCRCPolynomial$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_BiDirectionalLineConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC4Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_BDTRConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ICInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_PWMIConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CtrlPWMOutputs$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_InternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ETRClockMode1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ETRClockMode2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ETRConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_TIxExternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectInputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectHallSensor$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectOutputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectMasterSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_EncoderInterfaceConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CounterModeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC3Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC4Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectCOM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CCPreloadControl$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC4PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC4FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1NPolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2NPolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3NPolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC4PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CCxCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CCxNCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectOCxM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare1$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare2$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare3$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare4$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC1Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC2Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC3Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC4Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GetCapture1$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCapture2$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCapture3$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCapture4$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCounter$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetPrescaler$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM1_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM1_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC1Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC2Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC3Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ICInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_PWMIConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_InternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ForcedOC1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ForcedOC2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ForcedOC3Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_CCPreloadControl$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC1PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC2PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC3PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC1PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC2PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC3PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_CCxCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SelectOCxM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCompare1$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCompare2$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCompare3$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetIC1Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetIC2Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetIC3Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GetCapture1$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetCapture2$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetCapture3$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetCounter$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetPrescaler$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM2_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM2_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM2_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC1Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC2Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ICInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_PWMIConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_InternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ForcedOC1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ForcedOC2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_CCPreloadControl$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC1PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC2PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC1PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC2PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_CCxCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SelectOCxM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetCompare1$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetCompare2$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetIC1Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetIC2Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_GetCapture1$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM3_GetCapture2$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM3_GetCounter$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM3_GetPrescaler$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM3_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM3_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM3_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_GetCounter$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_GetPrescaler$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_HalfDuplexCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_IrDAConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_IrDACmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_LINBreakDetectionConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_LINConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_LINCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SmartCardCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SmartCardNACKCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_WakeUpConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_ReceiverWakeUpCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_ReceiveData8$0_0$0({2}DF,SC:U),C,0,0
S:G$UART2_ReceiveData9$0_0$0({2}DF,SI:U),C,0,0
S:G$UART2_SendData8$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SendData9$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SendBreak$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SetAddress$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SetGuardTime$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SetPrescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$UART2_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$UART2_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_GetCounter$0_0$0({2}DF,SC:U),C,0,0
S:G$WWDG_SWReset$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_SetWindowValue$0_0$0({2}DF,SV:S),C,0,0
S:G$ebike_app_init$0_0$0({2}DF,SV:S),C,0,0
S:G$ebike_app_controller$0_0$0({2}DF,SV:S),C,0,0
S:G$get_configuration_variables$0_0$0({2}DF,DG,ST_configuration_variables:S),C,0,0
S:G$eeprom_write_variables$0_0$0({2}DF,SV:S),C,0,47
M:lights
F:G$lights_init$0_0$0({2}DF,SV:S),C,0,0,0,0,0
F:G$lights_set_state$0_0$0({2}DF,SV:S),C,0,0,0,0,0
S:Llights.lights_set_state$ui8_state$1_0$347({1}SC:U),B,1,2
T:Flights$TIM1_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$SMCR$0_0$0({1}SC:U),Z,0,0)({3}S:S$ETR$0_0$0({1}SC:U),Z,0,0)({4}S:S$IER$0_0$0({1}SC:U),Z,0,0)({5}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({6}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({7}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({8}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({10}S:S$CCMR3$0_0$0({1}SC:U),Z,0,0)({11}S:S$CCMR4$0_0$0({1}SC:U),Z,0,0)({12}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({13}S:S$CCER2$0_0$0({1}SC:U),Z,0,0)({14}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({15}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({16}S:S$PSCRH$0_0$0({1}SC:U),Z,0,0)({17}S:S$PSCRL$0_0$0({1}SC:U),Z,0,0)({18}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({19}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({20}S:S$RCR$0_0$0({1}SC:U),Z,0,0)({21}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({22}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({23}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({24}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)({25}S:S$CCR3H$0_0$0({1}SC:U),Z,0,0)({26}S:S$CCR3L$0_0$0({1}SC:U),Z,0,0)({27}S:S$CCR4H$0_0$0({1}SC:U),Z,0,0)({28}S:S$CCR4L$0_0$0({1}SC:U),Z,0,0)({29}S:S$BKR$0_0$0({1}SC:U),Z,0,0)({30}S:S$DTR$0_0$0({1}SC:U),Z,0,0)({31}S:S$OISR$0_0$0({1}SC:U),Z,0,0)]
T:Flights$TIM2_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$IER$0_0$0({1}SC:U),Z,0,0)({2}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({5}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({6}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({7}S:S$CCMR3$0_0$0({1}SC:U),Z,0,0)({8}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCER2$0_0$0({1}SC:U),Z,0,0)({10}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({11}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({12}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({13}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({14}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({15}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({16}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({17}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({18}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)({19}S:S$CCR3H$0_0$0({1}SC:U),Z,0,0)({20}S:S$CCR3L$0_0$0({1}SC:U),Z,0,0)]
T:Flights$BEEP_struct[({0}S:S$CSR$0_0$0({1}SC:U),Z,0,0)]
T:Flights$TIM3_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$IER$0_0$0({1}SC:U),Z,0,0)({2}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({5}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({6}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({7}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({8}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({9}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({10}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({11}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({12}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({13}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({14}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({15}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({16}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)]
T:Flights$TIM4_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$IER$0_0$0({1}SC:U),Z,0,0)({2}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({4}S:S$CNTR$0_0$0({1}SC:U),Z,0,0)({5}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({6}S:S$ARR$0_0$0({1}SC:U),Z,0,0)]
T:Flights$TIM5_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$SMCR$0_0$0({1}SC:U),Z,0,0)({3}S:S$IER$0_0$0({1}SC:U),Z,0,0)({4}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({7}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({8}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCMR3$0_0$0({1}SC:U),Z,0,0)({10}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({11}S:S$CCER2$0_0$0({1}SC:U),Z,0,0)({12}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({13}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({14}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({15}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({16}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({17}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({18}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({19}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({20}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)({21}S:S$CCR3H$0_0$0({1}SC:U),Z,0,0)({22}S:S$CCR3L$0_0$0({1}SC:U),Z,0,0)]
T:Flights$TIM6_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$SMCR$0_0$0({1}SC:U),Z,0,0)({3}S:S$IER$0_0$0({1}SC:U),Z,0,0)({4}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({6}S:S$CNTR$0_0$0({1}SC:U),Z,0,0)({7}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({8}S:S$ARR$0_0$0({1}SC:U),Z,0,0)]
T:Flights$IWDG_struct[({0}S:S$KR$0_0$0({1}SC:U),Z,0,0)({1}S:S$PR$0_0$0({1}SC:U),Z,0,0)({2}S:S$RLR$0_0$0({1}SC:U),Z,0,0)]
T:Flights$GPIO_struct[({0}S:S$ODR$0_0$0({1}SC:U),Z,0,0)({1}S:S$IDR$0_0$0({1}SC:U),Z,0,0)({2}S:S$DDR$0_0$0({1}SC:U),Z,0,0)({3}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR2$0_0$0({1}SC:U),Z,0,0)]
T:Flights$WWDG_struct[({0}S:S$CR$0_0$0({1}SC:U),Z,0,0)({1}S:S$WR$0_0$0({1}SC:U),Z,0,0)]
T:Flights$__00000000[({0}S:S$MCR$0_0$0({1}SC:U),Z,0,0)({1}S:S$MSR$0_0$0({1}SC:U),Z,0,0)({2}S:S$TSR$0_0$0({1}SC:U),Z,0,0)({3}S:S$TPR$0_0$0({1}SC:U),Z,0,0)({4}S:S$RFR$0_0$0({1}SC:U),Z,0,0)({5}S:S$IER$0_0$0({1}SC:U),Z,0,0)({6}S:S$DGR$0_0$0({1}SC:U),Z,0,0)({7}S:S$PSR$0_0$0({1}SC:U),Z,0,0)({8}S:S$Page$0_0$0({16}ST__00000001:S),Z,0,0)]
T:Flights$EXTI_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)]
T:Flights$__00000001[({0}S:S$TxMailbox$0_0$0({16}ST__00000002:S),Z,0,0)({0}S:S$Filter$0_0$0({16}ST__00000003:S),Z,0,0)({0}S:S$Filter01$0_0$0({16}ST__00000004:S),Z,0,0)({0}S:S$Filter23$0_0$0({16}ST__00000005:S),Z,0,0)({0}S:S$Filter45$0_0$0({16}ST__00000006:S),Z,0,0)({0}S:S$Config$0_0$0({16}ST__00000007:S),Z,0,0)({0}S:S$RxFIFO$0_0$0({16}ST__00000008:S),Z,0,0)]
T:Flights$__00000002[({0}S:S$MCSR$0_0$0({1}SC:U),Z,0,0)({1}S:S$MDLCR$0_0$0({1}SC:U),Z,0,0)({2}S:S$MIDR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$MIDR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$MIDR3$0_0$0({1}SC:U),Z,0,0)({5}S:S$MIDR4$0_0$0({1}SC:U),Z,0,0)({6}S:S$MDAR1$0_0$0({1}SC:U),Z,0,0)({7}S:S$MDAR2$0_0$0({1}SC:U),Z,0,0)({8}S:S$MDAR3$0_0$0({1}SC:U),Z,0,0)({9}S:S$MDAR4$0_0$0({1}SC:U),Z,0,0)({10}S:S$MDAR5$0_0$0({1}SC:U),Z,0,0)({11}S:S$MDAR6$0_0$0({1}SC:U),Z,0,0)({12}S:S$MDAR7$0_0$0({1}SC:U),Z,0,0)({13}S:S$MDAR8$0_0$0({1}SC:U),Z,0,0)({14}S:S$MTSRL$0_0$0({1}SC:U),Z,0,0)({15}S:S$MTSRH$0_0$0({1}SC:U),Z,0,0)]
T:Flights$__00000003[({0}S:S$FR01$0_0$0({1}SC:U),Z,0,0)({1}S:S$FR02$0_0$0({1}SC:U),Z,0,0)({2}S:S$FR03$0_0$0({1}SC:U),Z,0,0)({3}S:S$FR04$0_0$0({1}SC:U),Z,0,0)({4}S:S$FR05$0_0$0({1}SC:U),Z,0,0)({5}S:S$FR06$0_0$0({1}SC:U),Z,0,0)({6}S:S$FR07$0_0$0({1}SC:U),Z,0,0)({7}S:S$FR08$0_0$0({1}SC:U),Z,0,0)({8}S:S$FR09$0_0$0({1}SC:U),Z,0,0)({9}S:S$FR10$0_0$0({1}SC:U),Z,0,0)({10}S:S$FR11$0_0$0({1}SC:U),Z,0,0)({11}S:S$FR12$0_0$0({1}SC:U),Z,0,0)({12}S:S$FR13$0_0$0({1}SC:U),Z,0,0)({13}S:S$FR14$0_0$0({1}SC:U),Z,0,0)({14}S:S$FR15$0_0$0({1}SC:U),Z,0,0)({15}S:S$FR16$0_0$0({1}SC:U),Z,0,0)]
T:Flights$__00000004[({0}S:S$F0R1$0_0$0({1}SC:U),Z,0,0)({1}S:S$F0R2$0_0$0({1}SC:U),Z,0,0)({2}S:S$F0R3$0_0$0({1}SC:U),Z,0,0)({3}S:S$F0R4$0_0$0({1}SC:U),Z,0,0)({4}S:S$F0R5$0_0$0({1}SC:U),Z,0,0)({5}S:S$F0R6$0_0$0({1}SC:U),Z,0,0)({6}S:S$F0R7$0_0$0({1}SC:U),Z,0,0)({7}S:S$F0R8$0_0$0({1}SC:U),Z,0,0)({8}S:S$F1R1$0_0$0({1}SC:U),Z,0,0)({9}S:S$F1R2$0_0$0({1}SC:U),Z,0,0)({10}S:S$F1R3$0_0$0({1}SC:U),Z,0,0)({11}S:S$F1R4$0_0$0({1}SC:U),Z,0,0)({12}S:S$F1R5$0_0$0({1}SC:U),Z,0,0)({13}S:S$F1R6$0_0$0({1}SC:U),Z,0,0)({14}S:S$F1R7$0_0$0({1}SC:U),Z,0,0)({15}S:S$F1R8$0_0$0({1}SC:U),Z,0,0)]
T:Flights$__00000005[({0}S:S$F2R1$0_0$0({1}SC:U),Z,0,0)({1}S:S$F2R2$0_0$0({1}SC:U),Z,0,0)({2}S:S$F2R3$0_0$0({1}SC:U),Z,0,0)({3}S:S$F2R4$0_0$0({1}SC:U),Z,0,0)({4}S:S$F2R5$0_0$0({1}SC:U),Z,0,0)({5}S:S$F2R6$0_0$0({1}SC:U),Z,0,0)({6}S:S$F2R7$0_0$0({1}SC:U),Z,0,0)({7}S:S$F2R8$0_0$0({1}SC:U),Z,0,0)({8}S:S$F3R1$0_0$0({1}SC:U),Z,0,0)({9}S:S$F3R2$0_0$0({1}SC:U),Z,0,0)({10}S:S$F3R3$0_0$0({1}SC:U),Z,0,0)({11}S:S$F3R4$0_0$0({1}SC:U),Z,0,0)({12}S:S$F3R5$0_0$0({1}SC:U),Z,0,0)({13}S:S$F3R6$0_0$0({1}SC:U),Z,0,0)({14}S:S$F3R7$0_0$0({1}SC:U),Z,0,0)({15}S:S$F3R8$0_0$0({1}SC:U),Z,0,0)]
T:Flights$__00000006[({0}S:S$F4R1$0_0$0({1}SC:U),Z,0,0)({1}S:S$F4R2$0_0$0({1}SC:U),Z,0,0)({2}S:S$F4R3$0_0$0({1}SC:U),Z,0,0)({3}S:S$F4R4$0_0$0({1}SC:U),Z,0,0)({4}S:S$F4R5$0_0$0({1}SC:U),Z,0,0)({5}S:S$F4R6$0_0$0({1}SC:U),Z,0,0)({6}S:S$F4R7$0_0$0({1}SC:U),Z,0,0)({7}S:S$F4R8$0_0$0({1}SC:U),Z,0,0)({8}S:S$F5R1$0_0$0({1}SC:U),Z,0,0)({9}S:S$F5R2$0_0$0({1}SC:U),Z,0,0)({10}S:S$F5R3$0_0$0({1}SC:U),Z,0,0)({11}S:S$F5R4$0_0$0({1}SC:U),Z,0,0)({12}S:S$F5R5$0_0$0({1}SC:U),Z,0,0)({13}S:S$F5R6$0_0$0({1}SC:U),Z,0,0)({14}S:S$F5R7$0_0$0({1}SC:U),Z,0,0)({15}S:S$F5R8$0_0$0({1}SC:U),Z,0,0)]
T:Flights$__00000007[({0}S:S$ESR$0_0$0({1}SC:U),Z,0,0)({1}S:S$EIER$0_0$0({1}SC:U),Z,0,0)({2}S:S$TECR$0_0$0({1}SC:U),Z,0,0)({3}S:S$RECR$0_0$0({1}SC:U),Z,0,0)({4}S:S$BTR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$BTR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$Reserved1$0_0$0({2}DA2d,SC:U),Z,0,0)({8}S:S$FMR1$0_0$0({1}SC:U),Z,0,0)({9}S:S$FMR2$0_0$0({1}SC:U),Z,0,0)({10}S:S$FCR1$0_0$0({1}SC:U),Z,0,0)({11}S:S$FCR2$0_0$0({1}SC:U),Z,0,0)({12}S:S$FCR3$0_0$0({1}SC:U),Z,0,0)({13}S:S$Reserved2$0_0$0({3}DA3d,SC:U),Z,0,0)]
T:Flights$__00000008[({0}S:S$MFMI$0_0$0({1}SC:U),Z,0,0)({1}S:S$MDLCR$0_0$0({1}SC:U),Z,0,0)({2}S:S$MIDR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$MIDR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$MIDR3$0_0$0({1}SC:U),Z,0,0)({5}S:S$MIDR4$0_0$0({1}SC:U),Z,0,0)({6}S:S$MDAR1$0_0$0({1}SC:U),Z,0,0)({7}S:S$MDAR2$0_0$0({1}SC:U),Z,0,0)({8}S:S$MDAR3$0_0$0({1}SC:U),Z,0,0)({9}S:S$MDAR4$0_0$0({1}SC:U),Z,0,0)({10}S:S$MDAR5$0_0$0({1}SC:U),Z,0,0)({11}S:S$MDAR6$0_0$0({1}SC:U),Z,0,0)({12}S:S$MDAR7$0_0$0({1}SC:U),Z,0,0)({13}S:S$MDAR8$0_0$0({1}SC:U),Z,0,0)({14}S:S$MTSRL$0_0$0({1}SC:U),Z,0,0)({15}S:S$MTSRH$0_0$0({1}SC:U),Z,0,0)]
T:Flights$UART1_struct[({0}S:S$SR$0_0$0({1}SC:U),Z,0,0)({1}S:S$DR$0_0$0({1}SC:U),Z,0,0)({2}S:S$BRR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$BRR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({7}S:S$CR4$0_0$0({1}SC:U),Z,0,0)({8}S:S$CR5$0_0$0({1}SC:U),Z,0,0)({9}S:S$GTR$0_0$0({1}SC:U),Z,0,0)({10}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)]
T:Flights$UART2_struct[({0}S:S$SR$0_0$0({1}SC:U),Z,0,0)({1}S:S$DR$0_0$0({1}SC:U),Z,0,0)({2}S:S$BRR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$BRR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({7}S:S$CR4$0_0$0({1}SC:U),Z,0,0)({8}S:S$CR5$0_0$0({1}SC:U),Z,0,0)({9}S:S$CR6$0_0$0({1}SC:U),Z,0,0)({10}S:S$GTR$0_0$0({1}SC:U),Z,0,0)({11}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)]
T:Flights$FLASH_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$NCR2$0_0$0({1}SC:U),Z,0,0)({3}S:S$FPR$0_0$0({1}SC:U),Z,0,0)({4}S:S$NFPR$0_0$0({1}SC:U),Z,0,0)({5}S:S$IAPSR$0_0$0({1}SC:U),Z,0,0)({6}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({7}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)({8}S:S$PUKR$0_0$0({1}SC:U),Z,0,0)({9}S:S$RESERVED3$0_0$0({1}SC:U),Z,0,0)({10}S:S$DUKR$0_0$0({1}SC:U),Z,0,0)]
T:Flights$UART3_struct[({0}S:S$SR$0_0$0({1}SC:U),Z,0,0)({1}S:S$DR$0_0$0({1}SC:U),Z,0,0)({2}S:S$BRR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$BRR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({7}S:S$CR4$0_0$0({1}SC:U),Z,0,0)({8}S:S$RESERVED$0_0$0({1}SC:U),Z,0,0)({9}S:S$CR6$0_0$0({1}SC:U),Z,0,0)]
T:Flights$I2C_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$FREQR$0_0$0({1}SC:U),Z,0,0)({3}S:S$OARL$0_0$0({1}SC:U),Z,0,0)({4}S:S$OARH$0_0$0({1}SC:U),Z,0,0)({5}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({6}S:S$DR$0_0$0({1}SC:U),Z,0,0)({7}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({8}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({9}S:S$SR3$0_0$0({1}SC:U),Z,0,0)({10}S:S$ITR$0_0$0({1}SC:U),Z,0,0)({11}S:S$CCRL$0_0$0({1}SC:U),Z,0,0)({12}S:S$CCRH$0_0$0({1}SC:U),Z,0,0)({13}S:S$TRISER$0_0$0({1}SC:U),Z,0,0)({14}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)]
T:Flights$CFG_struct[({0}S:S$GCR$0_0$0({1}SC:U),Z,0,0)]
T:Flights$CLK_struct[({0}S:S$ICKR$0_0$0({1}SC:U),Z,0,0)({1}S:S$ECKR$0_0$0({1}SC:U),Z,0,0)({2}S:S$RESERVED$0_0$0({1}SC:U),Z,0,0)({3}S:S$CMSR$0_0$0({1}SC:U),Z,0,0)({4}S:S$SWR$0_0$0({1}SC:U),Z,0,0)({5}S:S$SWCR$0_0$0({1}SC:U),Z,0,0)({6}S:S$CKDIVR$0_0$0({1}SC:U),Z,0,0)({7}S:S$PCKENR1$0_0$0({1}SC:U),Z,0,0)({8}S:S$CSSR$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCOR$0_0$0({1}SC:U),Z,0,0)({10}S:S$PCKENR2$0_0$0({1}SC:U),Z,0,0)({11}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({12}S:S$HSITRIMR$0_0$0({1}SC:U),Z,0,0)({13}S:S$SWIMCCR$0_0$0({1}SC:U),Z,0,0)]
T:Flights$ITC_struct[({0}S:S$ISPR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$ISPR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$ISPR3$0_0$0({1}SC:U),Z,0,0)({3}S:S$ISPR4$0_0$0({1}SC:U),Z,0,0)({4}S:S$ISPR5$0_0$0({1}SC:U),Z,0,0)({5}S:S$ISPR6$0_0$0({1}SC:U),Z,0,0)({6}S:S$ISPR7$0_0$0({1}SC:U),Z,0,0)({7}S:S$ISPR8$0_0$0({1}SC:U),Z,0,0)]
T:Flights$SPI_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$ICR$0_0$0({1}SC:U),Z,0,0)({3}S:S$SR$0_0$0({1}SC:U),Z,0,0)({4}S:S$DR$0_0$0({1}SC:U),Z,0,0)({5}S:S$CRCPR$0_0$0({1}SC:U),Z,0,0)({6}S:S$RXCRCR$0_0$0({1}SC:U),Z,0,0)({7}S:S$TXCRCR$0_0$0({1}SC:U),Z,0,0)]
T:Flights$AWU_struct[({0}S:S$CSR$0_0$0({1}SC:U),Z,0,0)({1}S:S$APR$0_0$0({1}SC:U),Z,0,0)({2}S:S$TBR$0_0$0({1}SC:U),Z,0,0)]
T:Flights$OPT_struct[({0}S:S$OPT0$0_0$0({1}SC:U),Z,0,0)({1}S:S$OPT1$0_0$0({1}SC:U),Z,0,0)({2}S:S$NOPT1$0_0$0({1}SC:U),Z,0,0)({3}S:S$OPT2$0_0$0({1}SC:U),Z,0,0)({4}S:S$NOPT2$0_0$0({1}SC:U),Z,0,0)({5}S:S$OPT3$0_0$0({1}SC:U),Z,0,0)({6}S:S$NOPT3$0_0$0({1}SC:U),Z,0,0)({7}S:S$OPT4$0_0$0({1}SC:U),Z,0,0)({8}S:S$NOPT4$0_0$0({1}SC:U),Z,0,0)({9}S:S$OPT5$0_0$0({1}SC:U),Z,0,0)({10}S:S$NOPT5$0_0$0({1}SC:U),Z,0,0)({11}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({12}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)({13}S:S$OPT7$0_0$0({1}SC:U),Z,0,0)({14}S:S$NOPT7$0_0$0({1}SC:U),Z,0,0)]
T:Flights$RST_struct[({0}S:S$SR$0_0$0({1}SC:U),Z,0,0)]
T:Flights$ADC1_struct[({0}S:S$DB0RH$0_0$0({1}SC:U),Z,0,0)({1}S:S$DB0RL$0_0$0({1}SC:U),Z,0,0)({2}S:S$DB1RH$0_0$0({1}SC:U),Z,0,0)({3}S:S$DB1RL$0_0$0({1}SC:U),Z,0,0)({4}S:S$DB2RH$0_0$0({1}SC:U),Z,0,0)({5}S:S$DB2RL$0_0$0({1}SC:U),Z,0,0)({6}S:S$DB3RH$0_0$0({1}SC:U),Z,0,0)({7}S:S$DB3RL$0_0$0({1}SC:U),Z,0,0)({8}S:S$DB4RH$0_0$0({1}SC:U),Z,0,0)({9}S:S$DB4RL$0_0$0({1}SC:U),Z,0,0)({10}S:S$DB5RH$0_0$0({1}SC:U),Z,0,0)({11}S:S$DB5RL$0_0$0({1}SC:U),Z,0,0)({12}S:S$DB6RH$0_0$0({1}SC:U),Z,0,0)({13}S:S$DB6RL$0_0$0({1}SC:U),Z,0,0)({14}S:S$DB7RH$0_0$0({1}SC:U),Z,0,0)({15}S:S$DB7RL$0_0$0({1}SC:U),Z,0,0)({16}S:S$DB8RH$0_0$0({1}SC:U),Z,0,0)({17}S:S$DB8RL$0_0$0({1}SC:U),Z,0,0)({18}S:S$DB9RH$0_0$0({1}SC:U),Z,0,0)({19}S:S$DB9RL$0_0$0({1}SC:U),Z,0,0)({20}S:S$RESERVED$0_0$0({12}DA12d,SC:U),Z,0,0)({32}S:S$CSR$0_0$0({1}SC:U),Z,0,0)({33}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({34}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({35}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({36}S:S$DRH$0_0$0({1}SC:U),Z,0,0)({37}S:S$DRL$0_0$0({1}SC:U),Z,0,0)({38}S:S$TDRH$0_0$0({1}SC:U),Z,0,0)({39}S:S$TDRL$0_0$0({1}SC:U),Z,0,0)({40}S:S$HTRH$0_0$0({1}SC:U),Z,0,0)({41}S:S$HTRL$0_0$0({1}SC:U),Z,0,0)({42}S:S$LTRH$0_0$0({1}SC:U),Z,0,0)({43}S:S$LTRL$0_0$0({1}SC:U),Z,0,0)({44}S:S$AWSRH$0_0$0({1}SC:U),Z,0,0)({45}S:S$AWSRL$0_0$0({1}SC:U),Z,0,0)({46}S:S$AWCRH$0_0$0({1}SC:U),Z,0,0)({47}S:S$AWCRL$0_0$0({1}SC:U),Z,0,0)]
S:G$ADC1_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_ScanModeCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_DataBufferCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_SchmittTriggerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_ConversionConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_ExternalTriggerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_AWDChannelConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_StartConversion$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_GetConversionValue$0_0$0({2}DF,SI:U),C,0,0
S:G$ADC1_SetHighThreshold$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_SetLowThreshold$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_GetBufferValue$0_0$0({2}DF,SI:U),C,0,0
S:G$ADC1_GetAWDChannelStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ADC1_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ADC1_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ADC1_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_LSICalibrationConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_IdleModeEnable$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$BEEP_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_LSICalibrationConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_HSECmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_HSICmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_LSICmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_CCOCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ClockSwitchCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_FastHaltWakeUpCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SlowActiveHaltWakeUpCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_PeripheralClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ClockSwitchConfig$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_HSIPrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_CCOConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SYSCLKConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SWIMConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ClockSecuritySystemEnable$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SYSCLKEmergencyClear$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_AdjustHSICalibrationValue$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_GetClockFreq$0_0$0({2}DF,SL:U),C,0,0
S:G$CLK_GetSYSCLKSource$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_SetExtIntSensitivity$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_SetTLISensitivity$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_GetExtIntSensitivity$0_0$0({2}DF,SC:U),C,0,0
S:G$EXTI_GetTLISensitivity$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_Unlock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_Lock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_EraseByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ProgramByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ReadByte$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_ProgramWord$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ReadOptionByte$0_0$0({2}DF,SI:U),C,0,0
S:G$FLASH_ProgramOptionByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_EraseOptionByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_SetLowPowerMode$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_SetProgrammingTime$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_GetLowPowerMode$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_GetProgrammingTime$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_GetBootSize$0_0$0({2}DF,SL:U),C,0,0
S:G$FLASH_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_EraseBlock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ProgramBlock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_WaitForLastOperation$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_Write$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_WriteHigh$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_WriteLow$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_WriteReverse$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_ReadInputData$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_ReadOutputData$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_ReadInputPin$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_ExternalPullUpConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GeneralCallCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GenerateSTART$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GenerateSTOP$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_SoftwareResetCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_StretchClockCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_AcknowledgeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_FastModeDutyCycleConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_ReceiveData$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_Send7bitAddress$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_SendData$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_CheckEvent$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_GetLastEvent$0_0$0({2}DF,SI:U),C,0,0
S:G$I2C_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$ITC_GetCPUCC$0_0$0({2}DF,SC:U),C,0,0
S:G$ITC_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$ITC_GetSoftIntStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ITC_SetSoftwarePriority$0_0$0({2}DF,SV:S),C,0,0
S:G$ITC_GetSoftwarePriority$0_0$0({2}DF,SC:U),C,0,0
S:G$IWDG_WriteAccessCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_SetPrescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_SetReload$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_ReloadCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_Enable$0_0$0({2}DF,SV:S),C,0,0
S:G$RST_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$RST_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_SendData$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_ReceiveData$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_NSSInternalSoftwareCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_TransmitCRC$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_CalculateCRCCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetCRC$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_ResetCRC$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetCRCPolynomial$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_BiDirectionalLineConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC4Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_BDTRConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ICInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_PWMIConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CtrlPWMOutputs$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_InternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ETRClockMode1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ETRClockMode2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ETRConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_TIxExternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectInputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectHallSensor$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectOutputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectMasterSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_EncoderInterfaceConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CounterModeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC3Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC4Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectCOM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CCPreloadControl$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC4PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC4FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1NPolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2NPolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3NPolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC4PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CCxCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CCxNCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectOCxM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare1$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare2$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare3$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare4$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC1Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC2Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC3Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC4Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GetCapture1$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCapture2$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCapture3$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCapture4$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCounter$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetPrescaler$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM1_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM1_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC1Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC2Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC3Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ICInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_PWMIConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_InternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ForcedOC1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ForcedOC2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ForcedOC3Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_CCPreloadControl$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC1PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC2PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC3PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC1PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC2PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC3PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_CCxCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SelectOCxM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCompare1$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCompare2$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCompare3$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetIC1Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetIC2Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetIC3Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GetCapture1$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetCapture2$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetCapture3$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetCounter$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetPrescaler$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM2_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM2_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM2_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC1Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC2Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ICInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_PWMIConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_InternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ForcedOC1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ForcedOC2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_CCPreloadControl$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC1PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC2PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC1PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC2PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_CCxCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SelectOCxM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetCompare1$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetCompare2$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetIC1Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetIC2Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_GetCapture1$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM3_GetCapture2$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM3_GetCounter$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM3_GetPrescaler$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM3_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM3_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM3_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_GetCounter$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_GetPrescaler$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_HalfDuplexCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_IrDAConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_IrDACmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_LINBreakDetectionConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_LINConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_LINCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SmartCardCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SmartCardNACKCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_WakeUpConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_ReceiverWakeUpCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_ReceiveData8$0_0$0({2}DF,SC:U),C,0,0
S:G$UART2_ReceiveData9$0_0$0({2}DF,SI:U),C,0,0
S:G$UART2_SendData8$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SendData9$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SendBreak$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SetAddress$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SetGuardTime$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_SetPrescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$UART2_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$UART2_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$UART2_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_GetCounter$0_0$0({2}DF,SC:U),C,0,0
S:G$WWDG_SWReset$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_SetWindowValue$0_0$0({2}DF,SV:S),C,0,0
S:G$lights_init$0_0$0({2}DF,SV:S),C,0,0
S:G$lights_set_state$0_0$0({2}DF,SV:S),C,0,0
L:G$ui16_value$0_0$0:1
L:Lmotor.TIM1_CAP_COM_IRQHandler$ui8_temp$1_0$427:3
L:Lmotor.TIM1_CAP_COM_IRQHandler$valuesAreTooHigh$1_0$427:4
L:G$ui8_rx_buffer$0_0$0:5
L:G$ui8_tx_buffer$0_0$0:C
L:G$configuration_variables$0_0$0:15
L:Lebike_app.ebike_control_motor$ui32_vartemp$1_0$430:55
L:Lebike_app.uart_send_package$ui8_overtemperature_counter$3_0$522:59
L:Lebike_app.check_system$ui8_motor_blocked_counter$1_0$621:5A
L:Lebike_app.check_system$ui8_motor_blocked_reset_counter$1_0$621:5B
L:Leeprom.eeprom_read_values_to_variables$ui8_temp$1_0$360:5C
L:Leeprom.eeprom_read_values_to_variables$ui16_temp$1_0$360:5D
L:G$ui8_svm_table$0_0$0:5F
L:G$ui8_sin_table$0_0$0:15F
L:G$ui16_PWM_cycles_counter$0_0$0:19B
L:G$ui16_PWM_cycles_counter_6$0_0$0:19D
L:G$ui16_PWM_cycles_counter_total$0_0$0:19F
L:G$ui16_max_motor_speed_erps$0_0$0:1A1
L:Fmotor$ui16_motor_speed_erps$0_0$0:1A3
L:G$ui8_svm_table_index$0_0$0:1A5
L:G$ui8_motor_rotor_absolute_angle$0_0$0:1A6
L:G$ui8_motor_rotor_angle$0_0$0:1A7
L:G$ui8_foc_angle$0_0$0:1A8
L:G$ui8_interpolation_angle$0_0$0:1A9
L:G$ui16_foc_angle_accumulated$0_0$0:1AA
L:G$ui8_motor_commutation_type$0_0$0:1AC
L:G$ui8_motor_controller_state$0_0$0:1AD
L:G$ui8_hall_sensors_state$0_0$0:1AE
L:G$ui8_hall_sensors_state_last$0_0$0:1AF
L:G$ui8_half_erps_flag$0_0$0:1B0
L:G$ui8_duty_cycle$0_0$0:1B1
L:Fmotor$ui8_duty_cycle_target$0_0$0:1B2
L:G$ui16_duty_cycle_ramp_up_inverse_step$0_0$0:1B3
L:G$ui16_duty_cycle_ramp_down_inverse_step$0_0$0:1B5
L:G$ui16_counter_duty_cycle_ramp_up$0_0$0:1B7
L:G$ui16_counter_duty_cycle_ramp_down$0_0$0:1B9
L:G$ui8_phase_a_voltage$0_0$0:1BB
L:G$ui8_phase_b_voltage$0_0$0:1BC
L:G$ui8_phase_c_voltage$0_0$0:1BD
L:G$ui16_counter_adc_battery_current_ramp_up$0_0$0:1BE
L:G$ui8_controller_adc_battery_max_current$0_0$0:1C0
L:G$ui16_counter_adc_motor_current_ramp_up$0_0$0:1C1
L:G$ui8_controller_adc_motor_max_current$0_0$0:1C3
L:G$ui8_first_time_run_flag$0_0$0:1C4
L:G$ui8_adc_battery_voltage_cut_off$0_0$0:1C5
L:G$ui16_adc_battery_voltage_accumulated$0_0$0:1C6
L:G$ui16_adc_battery_voltage_filtered_10b$0_0$0:1C8
L:G$ui16_adc_battery_current_accumulated$0_0$0:1CA
L:G$ui8_adc_battery_current_filtered_10b$0_0$0:1CC
L:G$ui16_adc_battery_current_10b$0_0$0:1CD
L:G$ui8_adc_battery_current$0_0$0:1CF
L:Fmotor$ui8_adc_motor_phase_current$0_0$0:1D0
L:G$ui8_current_controller_counter$0_0$0:1D1
L:G$ui8_current_controller_flag$0_0$0:1D2
L:G$ui8_adc_target_motor_phase_max_current$0_0$0:1D3
L:G$ui8_adc_motor_phase_current_offset$0_0$0:1D4
L:G$ui8_pas_state$0_0$0:1D5
L:G$ui8_pas_state_old$0_0$0:1D6
L:G$ui8_pas_after_first_pulse$0_0$0:1D7
L:G$ui16_pas_counter$0_0$0:1D8
L:G$ui16_torque_sensor_throttle_processed_value$0_0$0:1DA
L:G$ui8_torque_sensor_pas_signal_change_counter$0_0$0:1DC
L:G$ui16_torque_sensor_throttle_max_value$0_0$0:1DD
L:G$ui16_torque_sensor_throttle_value$0_0$0:1DF
L:G$ui8_wheel_speed_sensor_state$0_0$0:1E1
L:G$ui8_wheel_speed_sensor_state_old$0_0$0:1E2
L:G$ui16_wheel_speed_sensor_counter$0_0$0:1E3
L:G$ui8_wheel_speed_sensor_change_counter$0_0$0:1E5
L:G$ui8_throttle$0_0$0:1E6
L:G$ui8_torque_sensor$0_0$0:1E7
L:G$ui8_torque_sensor_raw$0_0$0:1E8
L:G$f_pedal_torque_sensor_unit$0_0$0:1E9
L:G$ui8_adc_torque_sensor_min_value$0_0$0:1ED
L:G$ui8_adc_torque_sensor_max_value$0_0$0:1EE
L:G$ui8_adc_battery_current_offset$0_0$0:1EF
L:G$ui8_ebike_app_state$0_0$0:1F0
L:G$ui8_adc_target_battery_max_current$0_0$0:1F1
L:G$ui8_adc_target_motor_max_current$0_0$0:1F2
L:G$ui8_adc_battery_current_max$0_0$0:1F3
L:G$ui8_adc_motor_current_max$0_0$0:1F4
L:G$f_torque_assist_ratio$0_0$0:1F5
L:G$ui8_system_state$0_0$0:1F9
L:G$ui16_pas_pwm_cycles_ticks$0_0$0:1FA
L:Febike_app$ui8_motor_enabled$0_0$0:1FC
L:G$ui8_pedaling_direction$0_0$0:1FD
L:G$ui8_pas_direction$0_0$0:1FE
L:G$ui8_assist_level$0_0$0:1FF
L:G$ui8_pas_cadence_rpm$0_0$0:200
L:G$ui8_pas_backwards_cadence_rpm$0_0$0:201
L:G$ui16_pedal_torque_x10$0_0$0:202
L:G$ui16_pedal_torque_x_cadence$0_0$0:204
L:G$ui16_max_pedal_power_x_emtb_motor_pull_factor$0_0$0:206
L:G$ui8_startup_boost_enable$0_0$0:208
L:G$ui8_startup_boost_fade_enable$0_0$0:209
L:G$ui8_startup_boost_state_machine$0_0$0:20A
L:G$ui8_startup_boost_timer$0_0$0:20B
L:G$ui8_startup_boost_fade_steps$0_0$0:20C
L:G$ui16_startup_boost_fade_variable_x256$0_0$0:20D
L:G$ui16_startup_boost_fade_variable_step_amount_x256$0_0$0:20F
L:G$ui16_wheel_speed_sensor_pwm_cycles_ticks$0_0$0:211
L:G$f_wheel_speed_x10$0_0$0:213
L:Febike_app$ui16_wheel_speed_x10$0_0$0:217
L:G$ui32_wheel_speed_sensor_tick_counter$0_0$0:219
L:G$f_oem_wheel_speed$0_0$0:21D
L:G$ui16_oem_wheel_speed$0_0$0:221
L:G$ui8_received_package_flag$0_0$0:223
L:G$ui8_rx_counter$0_0$0:224
L:G$ui8_tx_counter$0_0$0:225
L:G$ui8_byte_received$0_0$0:226
L:G$ui8_state_machine$0_0$0:227
L:G$ui8_tstr_state_machine$0_0$0:228
L:G$ui8_rtst_counter$0_0$0:229
L:G$ui16_adc_motor_temperatured_accumulated$0_0$0:22A
L:G$ui8_overtemperature$0_0$0:22C
L:G$ui8_adc_battery_target_current$0_0$0:22D
L:G$ui8_adc_motor_target_current$0_0$0:22E
L:Febike_app$ui8_brake_is_set$0_0$0:22F
L:G$ui32_battery_voltage_accumulated_x10000$0_0$0:230
L:G$ui16_battery_current_accumulated_x5$0_0$0:234
L:G$ui8_battery_state_of_charge$0_0$0:236
L:G$f_soft_start_factor$0_0$0:237
L:G$f_soft_start_factor_old$0_0$0:23B
L:G$ui16_soft_start_time$0_0$0:23F
L:G$ui8_timer_counter$0_0$0:241
L:G$ui8_startup_counter$0_0$0:242
L:G$ui8_lights_counter$0_0$0:243
L:G$ui16_walk_assist_delay_off$0_0$0:244
L:G$ui8_walk_assist_delay_off_flag$0_0$0:246
L:G$ui8_display_ready_flag$0_0$0:247
L:G$ui8_enable_walk_assist$0_0$0:248
L:G$ui8_walk_assist_flag$0_0$0:249
L:G$ui8_walk_assist$0_0$0:24A
L:G$ui8_walk_assist_current_per_cent$0_0$0:24B
L:G$ui8_walk_assist_start$0_0$0:24C
L:G$ui8_walk_assist_pwm$0_0$0:24D
L:G$ui8_walk_assist_pwm_step$0_0$0:24E
L:G$ui8_default_flag$0_0$0:24F
L:G$ui8_lights_flag$0_0$0:250
L:G$ui8_mode_flag$0_0$0:251
L:G$ui8_boost_flag$0_0$0:252
L:G$ui8_emtb_flag$0_0$0:253
L:Feeprom$array_default_values$0_0$0:254
L:C$ebike_app.c$1408$2_0$517:807D
L:G$HSIDivFactor$0_0$0:8084
L:G$CLKPrescTable$0_0$0:8088
L:Fmotor$__xinit_ui8_svm_table$0_0$0:8090
L:Fmotor$__xinit_ui8_sin_table$0_0$0:8190
L:Fmotor$__xinit_ui16_PWM_cycles_counter$0_0$0:81CC
L:Fmotor$__xinit_ui16_PWM_cycles_counter_6$0_0$0:81CE
L:Fmotor$__xinit_ui16_PWM_cycles_counter_total$0_0$0:81D0
L:Fmotor$__xinit_ui16_max_motor_speed_erps$0_0$0:81D2
L:Fmotor$__xinit_ui16_motor_speed_erps$0_0$0:81D4
L:Fmotor$__xinit_ui8_svm_table_index$0_0$0:81D6
L:Fmotor$__xinit_ui8_motor_rotor_absolute_angle$0_0$0:81D7
L:Fmotor$__xinit_ui8_motor_rotor_angle$0_0$0:81D8
L:Fmotor$__xinit_ui8_foc_angle$0_0$0:81D9
L:Fmotor$__xinit_ui8_interpolation_angle$0_0$0:81DA
L:Fmotor$__xinit_ui16_foc_angle_accumulated$0_0$0:81DB
L:Fmotor$__xinit_ui8_motor_commutation_type$0_0$0:81DD
L:Fmotor$__xinit_ui8_motor_controller_state$0_0$0:81DE
L:Fmotor$__xinit_ui8_hall_sensors_state$0_0$0:81DF
L:Fmotor$__xinit_ui8_hall_sensors_state_last$0_0$0:81E0
L:Fmotor$__xinit_ui8_half_erps_flag$0_0$0:81E1
L:Fmotor$__xinit_ui8_duty_cycle$0_0$0:81E2
L:Fmotor$__xinit_ui8_duty_cycle_target$0_0$0:81E3
L:Fmotor$__xinit_ui16_duty_cycle_ramp_up_inverse_step$0_0$0:81E4
L:Fmotor$__xinit_ui16_duty_cycle_ramp_down_inverse_step$0_0$0:81E6
L:Fmotor$__xinit_ui16_counter_duty_cycle_ramp_up$0_0$0:81E8
L:Fmotor$__xinit_ui16_counter_duty_cycle_ramp_down$0_0$0:81EA
L:Fmotor$__xinit_ui8_phase_a_voltage$0_0$0:81EC
L:Fmotor$__xinit_ui8_phase_b_voltage$0_0$0:81ED
L:Fmotor$__xinit_ui8_phase_c_voltage$0_0$0:81EE
L:Fmotor$__xinit_ui16_counter_adc_battery_current_ramp_up$0_0$0:81EF
L:Fmotor$__xinit_ui8_controller_adc_battery_max_current$0_0$0:81F1
L:Fmotor$__xinit_ui16_counter_adc_motor_current_ramp_up$0_0$0:81F2
L:Fmotor$__xinit_ui8_controller_adc_motor_max_current$0_0$0:81F4
L:Fmotor$__xinit_ui8_first_time_run_flag$0_0$0:81F5
L:Fmotor$__xinit_ui8_adc_battery_voltage_cut_off$0_0$0:81F6
L:Fmotor$__xinit_ui16_adc_battery_voltage_accumulated$0_0$0:81F7
L:Fmotor$__xinit_ui16_adc_battery_voltage_filtered_10b$0_0$0:81F9
L:Fmotor$__xinit_ui16_adc_battery_current_accumulated$0_0$0:81FB
L:Fmotor$__xinit_ui8_adc_battery_current_filtered_10b$0_0$0:81FD
L:Fmotor$__xinit_ui16_adc_battery_current_10b$0_0$0:81FE
L:Fmotor$__xinit_ui8_adc_battery_current$0_0$0:8200
L:Fmotor$__xinit_ui8_adc_motor_phase_current$0_0$0:8201
L:Fmotor$__xinit_ui8_current_controller_counter$0_0$0:8202
L:Fmotor$__xinit_ui8_current_controller_flag$0_0$0:8203
L:Fmotor$__xinit_ui8_adc_target_motor_phase_max_current$0_0$0:8204
L:Fmotor$__xinit_ui8_adc_motor_phase_current_offset$0_0$0:8205
L:Fmotor$__xinit_ui8_pas_state$0_0$0:8206
L:Fmotor$__xinit_ui8_pas_state_old$0_0$0:8207
L:Fmotor$__xinit_ui8_pas_after_first_pulse$0_0$0:8208
L:Fmotor$__xinit_ui16_pas_counter$0_0$0:8209
L:Fmotor$__xinit_ui16_torque_sensor_throttle_processed_value$0_0$0:820B
L:Fmotor$__xinit_ui8_torque_sensor_pas_signal_change_counter$0_0$0:820D
L:Fmotor$__xinit_ui16_torque_sensor_throttle_max_value$0_0$0:820E
L:Fmotor$__xinit_ui16_torque_sensor_throttle_value$0_0$0:8210
L:Fmotor$__xinit_ui8_wheel_speed_sensor_state$0_0$0:8212
L:Fmotor$__xinit_ui8_wheel_speed_sensor_state_old$0_0$0:8213
L:Fmotor$__xinit_ui16_wheel_speed_sensor_counter$0_0$0:8214
L:Fmotor$__xinit_ui8_wheel_speed_sensor_change_counter$0_0$0:8216
L:Febike_app$__xinit_ui8_throttle$0_0$0:8217
L:Febike_app$__xinit_ui8_torque_sensor$0_0$0:8218
L:Febike_app$__xinit_ui8_torque_sensor_raw$0_0$0:8219
L:Febike_app$__xinit_f_pedal_torque_sensor_unit$0_0$0:821A
L:Febike_app$__xinit_ui8_adc_torque_sensor_min_value$0_0$0:821E
L:Febike_app$__xinit_ui8_adc_torque_sensor_max_value$0_0$0:821F
L:Febike_app$__xinit_ui8_adc_battery_current_offset$0_0$0:8220
L:Febike_app$__xinit_ui8_ebike_app_state$0_0$0:8221
L:Febike_app$__xinit_ui8_adc_target_battery_max_current$0_0$0:8222
L:Febike_app$__xinit_ui8_adc_target_motor_max_current$0_0$0:8223
L:Febike_app$__xinit_ui8_adc_battery_current_max$0_0$0:8224
L:Febike_app$__xinit_ui8_adc_motor_current_max$0_0$0:8225
L:Febike_app$__xinit_f_torque_assist_ratio$0_0$0:8226
L:Febike_app$__xinit_ui8_system_state$0_0$0:822A
L:Febike_app$__xinit_ui16_pas_pwm_cycles_ticks$0_0$0:822B
L:Febike_app$__xinit_ui8_motor_enabled$0_0$0:822D
L:Febike_app$__xinit_ui8_pedaling_direction$0_0$0:822E
L:Febike_app$__xinit_ui8_pas_direction$0_0$0:822F
L:Febike_app$__xinit_ui8_assist_level$0_0$0:8230
L:Febike_app$__xinit_ui8_pas_cadence_rpm$0_0$0:8231
L:Febike_app$__xinit_ui8_pas_backwards_cadence_rpm$0_0$0:8232
L:Febike_app$__xinit_ui16_pedal_torque_x10$0_0$0:8233
L:Febike_app$__xinit_ui16_pedal_torque_x_cadence$0_0$0:8235
L:Febike_app$__xinit_ui16_max_pedal_power_x_emtb_motor_pull_factor$0_0$0:8237
L:Febike_app$__xinit_ui8_startup_boost_enable$0_0$0:8239
L:Febike_app$__xinit_ui8_startup_boost_fade_enable$0_0$0:823A
L:Febike_app$__xinit_ui8_startup_boost_state_machine$0_0$0:823B
L:Febike_app$__xinit_ui8_startup_boost_timer$0_0$0:823C
L:Febike_app$__xinit_ui8_startup_boost_fade_steps$0_0$0:823D
L:Febike_app$__xinit_ui16_startup_boost_fade_variable_x256$0_0$0:823E
L:Febike_app$__xinit_ui16_startup_boost_fade_variable_step_amount_x256$0_0$0:8240
L:Febike_app$__xinit_ui16_wheel_speed_sensor_pwm_cycles_ticks$0_0$0:8242
L:Febike_app$__xinit_f_wheel_speed_x10$0_0$0:8244
L:Febike_app$__xinit_ui16_wheel_speed_x10$0_0$0:8248
L:Febike_app$__xinit_ui32_wheel_speed_sensor_tick_counter$0_0$0:824A
L:Febike_app$__xinit_f_oem_wheel_speed$0_0$0:824E
L:Febike_app$__xinit_ui16_oem_wheel_speed$0_0$0:8252
L:Febike_app$__xinit_ui8_received_package_flag$0_0$0:8254
L:Febike_app$__xinit_ui8_rx_counter$0_0$0:8255
L:Febike_app$__xinit_ui8_tx_counter$0_0$0:8256
L:Febike_app$__xinit_ui8_byte_received$0_0$0:8257
L:Febike_app$__xinit_ui8_state_machine$0_0$0:8258
L:Febike_app$__xinit_ui8_tstr_state_machine$0_0$0:8259
L:Febike_app$__xinit_ui8_rtst_counter$0_0$0:825A
L:Febike_app$__xinit_ui16_adc_motor_temperatured_accumulated$0_0$0:825B
L:Febike_app$__xinit_ui8_overtemperature$0_0$0:825D
L:Febike_app$__xinit_ui8_adc_battery_target_current$0_0$0:825E
L:Febike_app$__xinit_ui8_adc_motor_target_current$0_0$0:825F
L:Febike_app$__xinit_ui8_brake_is_set$0_0$0:8260
L:Febike_app$__xinit_ui32_battery_voltage_accumulated_x10000$0_0$0:8261
L:Febike_app$__xinit_ui16_battery_current_accumulated_x5$0_0$0:8265
L:Febike_app$__xinit_ui8_battery_state_of_charge$0_0$0:8267
L:Febike_app$__xinit_f_soft_start_factor$0_0$0:8268
L:Febike_app$__xinit_f_soft_start_factor_old$0_0$0:826C
L:Febike_app$__xinit_ui16_soft_start_time$0_0$0:8270
L:Febike_app$__xinit_ui8_timer_counter$0_0$0:8272
L:Febike_app$__xinit_ui8_startup_counter$0_0$0:8273
L:Febike_app$__xinit_ui8_lights_counter$0_0$0:8274
L:Febike_app$__xinit_ui16_walk_assist_delay_off$0_0$0:8275
L:Febike_app$__xinit_ui8_walk_assist_delay_off_flag$0_0$0:8277
L:Febike_app$__xinit_ui8_display_ready_flag$0_0$0:8278
L:Febike_app$__xinit_ui8_enable_walk_assist$0_0$0:8279
L:Febike_app$__xinit_ui8_walk_assist_flag$0_0$0:827A
L:Febike_app$__xinit_ui8_walk_assist$0_0$0:827B
L:Febike_app$__xinit_ui8_walk_assist_current_per_cent$0_0$0:827C
L:Febike_app$__xinit_ui8_walk_assist_start$0_0$0:827D
L:Febike_app$__xinit_ui8_walk_assist_pwm$0_0$0:827E
L:Febike_app$__xinit_ui8_walk_assist_pwm_step$0_0$0:827F
L:Febike_app$__xinit_ui8_default_flag$0_0$0:8280
L:Febike_app$__xinit_ui8_lights_flag$0_0$0:8281
L:Febike_app$__xinit_ui8_mode_flag$0_0$0:8282
L:Febike_app$__xinit_ui8_boost_flag$0_0$0:8283
L:Febike_app$__xinit_ui8_emtb_flag$0_0$0:8284
L:Feeprom$__xinit_array_default_values$0_0$0:8285
L:C$main.c$66$0_0$403:82B4
L:G$main$0$0:82B4
L:C$main.c$69$2_0$403:82B6
L:C$main.c$70$2_0$403:82B9
L:C$main.c$77$1_0$403:82BC
L:C$main.c$80$2_0$404:82C2
L:C$main.c$88$1_0$403:82EA
L:C$main.c$91$1_0$403:82ED
L:C$main.c$94$1_0$403:82F0
L:C$main.c$101$1_0$403:82F3
L:C$main.c$104$1_0$403:82F6
L:C$main.c$107$1_0$403:82F9
L:C$main.c$110$1_0$403:82FC
L:C$main.c$113$1_0$403:82FF
L:C$main.c$116$1_0$403:8302
L:C$main.c$119$1_0$403:8305
L:C$main.c$122$1_0$403:8308
L:C$main.c$125$1_0$403:830B
L:C$main.c$128$1_0$403:830E
L:C$main.c$131$1_0$403:8311
L:C$main.c$134$1_0$403:8314
L:C$main.c$137$2_0$405:8317
L:C$main.c$144$3_0$407:8318
L:C$main.c$145$3_0$407:831D
L:C$main.c$147$4_0$408:8327
L:C$main.c$148$4_0$408:832B
L:C$main.c$149$4_0$408:832E
L:C$main.c$152$3_0$407:8330
L:C$main.c$153$3_0$407:8334
L:C$main.c$155$4_0$409:833D
L:C$main.c$156$4_0$409:833F
L:C$main.c$157$4_0$409:8342
L:C$main.c$190$2_0$403:8346
L:XG$main$0$0:8346
L:C$stm8s_iwdg.c$48$0_0$346:8347
L:C$stm8s_iwdg.c$53$1_0$346:8347
L:G$IWDG_WriteAccessCmd$0$0:8347
L:C$stm8s_iwdg.c$54$1_0$346:834D
L:XG$IWDG_WriteAccessCmd$0$0:834D
L:C$stm8s_iwdg.c$63$1_0$348:834E
L:C$stm8s_iwdg.c$68$1_0$348:834E
L:G$IWDG_SetPrescaler$0$0:834E
L:C$stm8s_iwdg.c$69$1_0$348:8354
L:XG$IWDG_SetPrescaler$0$0:8354
L:C$stm8s_iwdg.c$78$1_0$350:8355
L:C$stm8s_iwdg.c$80$1_0$350:8355
L:G$IWDG_SetReload$0$0:8355
L:C$stm8s_iwdg.c$81$1_0$350:835B
L:XG$IWDG_SetReload$0$0:835B
L:C$stm8s_iwdg.c$89$1_0$352:835C
L:C$stm8s_iwdg.c$91$1_0$352:835C
L:G$IWDG_ReloadCounter$0$0:835C
L:C$stm8s_iwdg.c$92$1_0$352:8360
L:XG$IWDG_ReloadCounter$0$0:8360
L:C$stm8s_iwdg.c$101$1_0$354:8361
L:C$stm8s_iwdg.c$99$1_0$354:8361
L:G$IWDG_Enable$0$0:8361
L:C$stm8s_iwdg.c$102$1_0$354:8365
L:XG$IWDG_Enable$0$0:8365
L:C$stm8s_itc.c$54$0_0$346:8366
L:C$stm8s_itc.c$63$1_0$346:8366
L:G$ITC_GetCPUCC$0$0:8366
L:C$stm8s_itc.c$64$1_0$346:8367
L:C$stm8s_itc.c$69$1_0$346:8368
L:XG$ITC_GetCPUCC$0$0:8368
L:C$stm8s_itc.c$90$1_0$348:8369
L:C$stm8s_itc.c$92$1_0$348:8369
L:G$ITC_DeInit$0$0:8369
L:C$stm8s_itc.c$93$1_0$348:836D
L:C$stm8s_itc.c$94$1_0$348:8371
L:C$stm8s_itc.c$95$1_0$348:8375
L:C$stm8s_itc.c$96$1_0$348:8379
L:C$stm8s_itc.c$97$1_0$348:837D
L:C$stm8s_itc.c$98$1_0$348:8381
L:C$stm8s_itc.c$99$1_0$348:8385
L:C$stm8s_itc.c$100$1_0$348:8389
L:XG$ITC_DeInit$0$0:8389
L:C$stm8s_itc.c$107$1_0$350:838A
L:C$stm8s_itc.c$109$1_0$350:838A
L:G$ITC_GetSoftIntStatus$0$0:838A
L:C$stm8s_itc.c$110$1_0$350:838F
L:XG$ITC_GetSoftIntStatus$0$0:838F
L:C$stm8s_itc.c$117$1_0$352:8390
L:G$ITC_GetSoftwarePriority$0$0:8390
L:C$stm8s_itc.c$119$2_0$352:8392
L:C$stm8s_itc.c$126$1_0$352:8394
L:C$stm8s_itc.c$128$1_0$352:83AA
L:C$stm8s_itc.c$133$2_0$353:83EE
L:C$stm8s_itc.c$134$2_0$353:83EE
L:C$stm8s_itc.c$135$2_0$353:83F5
L:C$stm8s_itc.c$140$2_0$353:83F8
L:C$stm8s_itc.c$141$2_0$353:83F8
L:C$stm8s_itc.c$142$2_0$353:83FF
L:C$stm8s_itc.c$152$2_0$353:8401
L:C$stm8s_itc.c$153$2_0$353:8401
L:C$stm8s_itc.c$154$2_0$353:8408
L:C$stm8s_itc.c$164$2_0$353:840A
L:C$stm8s_itc.c$165$2_0$353:840A
L:C$stm8s_itc.c$166$2_0$353:8411
L:C$stm8s_itc.c$178$2_0$353:8413
L:C$stm8s_itc.c$179$2_0$353:8413
L:C$stm8s_itc.c$180$2_0$353:841A
L:C$stm8s_itc.c$199$2_0$353:841C
L:C$stm8s_itc.c$201$2_0$353:841C
L:C$stm8s_itc.c$202$2_0$353:8423
L:C$stm8s_itc.c$204$2_0$353:8425
L:C$stm8s_itc.c$205$2_0$353:8425
L:C$stm8s_itc.c$210$1_0$352:842C
L:C$stm8s_itc.c$212$1_0$352:842C
L:C$stm8s_itc.c$214$1_0$352:8439
L:C$stm8s_itc.c$215$1_0$352:843B
L:XG$ITC_GetSoftwarePriority$0$0:843B
L:C$stm8s_itc.c$230$1_0$355:843C
L:G$ITC_SetSoftwarePriority$0$0:843C
L:C$stm8s_itc.c$244$1_0$355:843E
L:C$stm8s_itc.c$247$1_0$355:8456
L:C$stm8s_itc.c$249$1_0$355:8465
L:C$stm8s_itc.c$254$2_0$356:84A9
L:C$stm8s_itc.c$255$2_0$356:84A9
L:C$stm8s_itc.c$256$2_0$356:84B1
L:C$stm8s_itc.c$257$2_0$356:84B9
L:C$stm8s_itc.c$262$2_0$356:84BC
L:C$stm8s_itc.c$263$2_0$356:84BC
L:C$stm8s_itc.c$264$2_0$356:84C4
L:C$stm8s_itc.c$265$2_0$356:84CC
L:C$stm8s_itc.c$275$2_0$356:84CF
L:C$stm8s_itc.c$276$2_0$356:84CF
L:C$stm8s_itc.c$277$2_0$356:84D7
L:C$stm8s_itc.c$278$2_0$356:84DF
L:C$stm8s_itc.c$288$2_0$356:84E2
L:C$stm8s_itc.c$289$2_0$356:84E2
L:C$stm8s_itc.c$290$2_0$356:84EA
L:C$stm8s_itc.c$291$2_0$356:84F2
L:C$stm8s_itc.c$303$2_0$356:84F4
L:C$stm8s_itc.c$304$2_0$356:84F4
L:C$stm8s_itc.c$305$2_0$356:84FC
L:C$stm8s_itc.c$306$2_0$356:8504
L:C$stm8s_itc.c$328$2_0$356:8506
L:C$stm8s_itc.c$330$2_0$356:8506
L:C$stm8s_itc.c$331$2_0$356:850E
L:C$stm8s_itc.c$332$2_0$356:8516
L:C$stm8s_itc.c$334$2_0$356:8518
L:C$stm8s_itc.c$335$2_0$356:8518
L:C$stm8s_itc.c$336$2_0$356:8520
L:C$stm8s_itc.c$341$1_0$355:8528
L:C$stm8s_itc.c$342$1_0$355:852A
L:XG$ITC_SetSoftwarePriority$0$0:852A
L:C$stm8s_clk.c$72$0_0$346:852B
L:C$stm8s_clk.c$74$1_0$346:852B
L:G$CLK_DeInit$0$0:852B
L:C$stm8s_clk.c$75$1_0$346:852F
L:C$stm8s_clk.c$76$1_0$346:8533
L:C$stm8s_clk.c$77$1_0$346:8537
L:C$stm8s_clk.c$78$1_0$346:853B
L:C$stm8s_clk.c$79$1_0$346:853F
L:C$stm8s_clk.c$80$1_0$346:8543
L:C$stm8s_clk.c$81$1_0$346:8547
L:C$stm8s_clk.c$82$1_0$346:854B
L:C$stm8s_clk.c$83$1_0$346:854F
L:C$stm8s_clk.c$85$1_0$346:8555
L:C$stm8s_clk.c$86$1_0$346:8559
L:C$stm8s_clk.c$87$1_0$346:855D
L:C$stm8s_clk.c$88$1_0$346:8561
L:XG$CLK_DeInit$0$0:8561
L:C$stm8s_clk.c$104$1_0$349:8562
L:C$stm8s_clk.c$99$1_0$349:8562
L:G$CLK_FastHaltWakeUpCmd$0$0:8562
L:C$stm8s_clk.c$107$2_0$350:8566
L:C$stm8s_clk.c$112$2_0$351:856C
L:C$stm8s_clk.c$114$1_0$349:8570
L:XG$CLK_FastHaltWakeUpCmd$0$0:8570
L:C$stm8s_clk.c$121$1_0$353:8571
L:C$stm8s_clk.c$126$1_0$353:8571
L:G$CLK_HSECmd$0$0:8571
L:C$stm8s_clk.c$129$2_0$354:8575
L:C$stm8s_clk.c$134$2_0$355:857B
L:C$stm8s_clk.c$136$1_0$353:857F
L:XG$CLK_HSECmd$0$0:857F
L:C$stm8s_clk.c$143$1_0$357:8580
L:C$stm8s_clk.c$148$1_0$357:8580
L:G$CLK_HSICmd$0$0:8580
L:C$stm8s_clk.c$151$2_0$358:8584
L:C$stm8s_clk.c$156$2_0$359:858A
L:C$stm8s_clk.c$158$1_0$357:858E
L:XG$CLK_HSICmd$0$0:858E
L:C$stm8s_clk.c$166$1_0$361:858F
L:C$stm8s_clk.c$171$1_0$361:858F
L:G$CLK_LSICmd$0$0:858F
L:C$stm8s_clk.c$174$2_0$362:8593
L:C$stm8s_clk.c$179$2_0$363:8599
L:C$stm8s_clk.c$181$1_0$361:859D
L:XG$CLK_LSICmd$0$0:859D
L:C$stm8s_clk.c$189$1_0$365:859E
L:C$stm8s_clk.c$194$1_0$365:859E
L:G$CLK_CCOCmd$0$0:859E
L:C$stm8s_clk.c$197$2_0$366:85A2
L:C$stm8s_clk.c$202$2_0$367:85A8
L:C$stm8s_clk.c$204$1_0$365:85AC
L:XG$CLK_CCOCmd$0$0:85AC
L:C$stm8s_clk.c$213$1_0$369:85AD
L:C$stm8s_clk.c$218$1_0$369:85AD
L:G$CLK_ClockSwitchCmd$0$0:85AD
L:C$stm8s_clk.c$221$2_0$370:85B1
L:C$stm8s_clk.c$226$2_0$371:85B7
L:C$stm8s_clk.c$228$1_0$369:85BB
L:XG$CLK_ClockSwitchCmd$0$0:85BB
L:C$stm8s_clk.c$238$1_0$373:85BC
L:C$stm8s_clk.c$243$1_0$373:85BC
L:G$CLK_SlowActiveHaltWakeUpCmd$0$0:85BC
L:C$stm8s_clk.c$246$2_0$374:85C0
L:C$stm8s_clk.c$251$2_0$375:85C6
L:C$stm8s_clk.c$253$1_0$373:85CA
L:XG$CLK_SlowActiveHaltWakeUpCmd$0$0:85CA
L:C$stm8s_clk.c$263$1_0$377:85CB
L:G$CLK_PeripheralClockConfig$0$0:85CB
L:C$stm8s_clk.c$269$1_0$377:85CC
L:C$stm8s_clk.c$271$2_0$378:85D2
L:C$stm8s_clk.c$274$3_0$379:85D6
L:C$stm8s_clk.c$279$3_0$380:85F4
L:C$stm8s_clk.c$284$2_0$381:8613
L:C$stm8s_clk.c$287$3_0$382:8617
L:C$stm8s_clk.c$292$3_0$383:8635
L:C$stm8s_clk.c$295$1_0$377:8653
L:XG$CLK_PeripheralClockConfig$0$0:8653
L:C$stm8s_clk.c$309$1_0$385:8654
L:C$stm8s_clk.c$322$1_0$385:8654
L:G$CLK_ClockSwitchConfig$0$0:8654
L:C$stm8s_clk.c$325$1_0$385:8659
L:C$stm8s_clk.c$328$2_0$386:865E
L:C$stm8s_clk.c$331$2_0$386:8662
L:C$stm8s_clk.c$333$3_0$387:8666
L:C$stm8s_clk.c$337$3_0$388:866C
L:C$stm8s_clk.c$341$2_0$386:8670
L:C$stm8s_clk.c$344$1_0$385:8676
L:C$stm8s_clk.c$346$3_0$389:8681
L:C$stm8s_clk.c$349$2_0$386:8684
L:C$stm8s_clk.c$351$3_0$390:8687
L:C$stm8s_clk.c$355$3_0$391:868C
L:C$stm8s_clk.c$361$2_0$392:8690
L:C$stm8s_clk.c$363$3_0$393:8694
L:C$stm8s_clk.c$367$3_0$394:869A
L:C$stm8s_clk.c$371$2_0$392:869E
L:C$stm8s_clk.c$374$1_0$385:86A4
L:C$stm8s_clk.c$376$3_0$395:86B0
L:C$stm8s_clk.c$379$2_0$392:86B3
L:C$stm8s_clk.c$382$3_0$396:86B6
L:C$stm8s_clk.c$383$3_0$396:86BA
L:C$stm8s_clk.c$387$3_0$397:86BF
L:C$stm8s_clk.c$390$1_0$385:86C1
L:C$stm8s_clk.c$393$2_0$398:86C5
L:C$stm8s_clk.c$395$3_0$399:86CF
L:C$stm8s_clk.c$397$2_0$398:86D5
L:C$stm8s_clk.c$399$3_0$400:86DF
L:C$stm8s_clk.c$401$2_0$398:86E5
L:C$stm8s_clk.c$403$3_0$401:86EF
L:C$stm8s_clk.c$406$1_0$385:86F3
L:C$stm8s_clk.c$407$1_0$385:86F4
L:XG$CLK_ClockSwitchConfig$0$0:86F4
L:C$stm8s_clk.c$415$1_0$403:86F5
L:C$stm8s_clk.c$421$1_0$403:86F5
L:G$CLK_HSIPrescalerConfig$0$0:86F5
L:C$stm8s_clk.c$424$1_0$403:86FD
L:C$stm8s_clk.c$425$1_0$403:8705
L:XG$CLK_HSIPrescalerConfig$0$0:8705
L:C$stm8s_clk.c$436$1_0$405:8706
L:C$stm8s_clk.c$442$1_0$405:8706
L:G$CLK_CCOConfig$0$0:8706
L:C$stm8s_clk.c$445$1_0$405:870E
L:C$stm8s_clk.c$448$1_0$405:8716
L:C$stm8s_clk.c$449$1_0$405:871A
L:XG$CLK_CCOConfig$0$0:871A
L:C$stm8s_clk.c$459$1_0$407:871B
L:C$stm8s_clk.c$465$1_0$407:871B
L:G$CLK_ITConfig$0$0:871B
L:C$stm8s_clk.c$467$2_0$408:871F
L:C$stm8s_clk.c$470$3_0$409:872B
L:C$stm8s_clk.c$471$3_0$409:872F
L:C$stm8s_clk.c$472$3_0$409:8731
L:C$stm8s_clk.c$473$3_0$409:8731
L:C$stm8s_clk.c$474$3_0$409:8735
L:C$stm8s_clk.c$477$1_0$407:8737
L:C$stm8s_clk.c$481$2_0$410:8737
L:C$stm8s_clk.c$484$3_0$411:8743
L:C$stm8s_clk.c$485$3_0$411:8747
L:C$stm8s_clk.c$486$3_0$411:8749
L:C$stm8s_clk.c$487$3_0$411:8749
L:C$stm8s_clk.c$491$1_0$407:874D
L:C$stm8s_clk.c$493$1_0$407:874D
L:XG$CLK_ITConfig$0$0:874D
L:C$stm8s_clk.c$500$1_0$413:874E
L:G$CLK_SYSCLKConfig$0$0:874E
L:C$stm8s_clk.c$505$1_0$413:874F
L:C$stm8s_clk.c$507$2_0$414:8753
L:C$stm8s_clk.c$508$2_0$414:875B
L:C$stm8s_clk.c$512$2_0$415:876B
L:C$stm8s_clk.c$513$2_0$415:8773
L:C$stm8s_clk.c$515$1_0$413:8782
L:XG$CLK_SYSCLKConfig$0$0:8782
L:C$stm8s_clk.c$523$1_0$417:8783
L:C$stm8s_clk.c$528$1_0$417:8783
L:G$CLK_SWIMConfig$0$0:8783
L:C$stm8s_clk.c$531$2_0$418:8787
L:C$stm8s_clk.c$536$2_0$419:878D
L:C$stm8s_clk.c$538$1_0$417:8791
L:XG$CLK_SWIMConfig$0$0:8791
L:C$stm8s_clk.c$547$1_0$421:8792
L:C$stm8s_clk.c$550$1_0$421:8792
L:G$CLK_ClockSecuritySystemEnable$0$0:8792
L:C$stm8s_clk.c$551$1_0$421:8796
L:XG$CLK_ClockSecuritySystemEnable$0$0:8796
L:C$stm8s_clk.c$559$1_0$423:8797
L:C$stm8s_clk.c$561$1_0$423:8797
L:G$CLK_GetSYSCLKSource$0$0:8797
L:C$stm8s_clk.c$562$1_0$423:879A
L:XG$CLK_GetSYSCLKSource$0$0:879A
L:C$stm8s_clk.c$569$1_0$425:879B
L:G$CLK_GetClockFreq$0$0:879B
L:C$stm8s_clk.c$576$1_0$425:879D
L:C$stm8s_clk.c$578$1_0$425:87A2
L:C$stm8s_clk.c$580$2_0$426:87A8
L:C$stm8s_clk.c$581$2_0$426:87AD
L:C$stm8s_clk.c$582$2_0$426:87B0
L:C$stm8s_clk.c$583$2_0$426:87B6
L:C$stm8s_clk.c$585$1_0$425:87CE
L:C$stm8s_clk.c$587$2_0$427:87D4
L:C$stm8s_clk.c$591$2_0$428:87DF
L:C$stm8s_clk.c$594$1_0$425:87E8
L:C$stm8s_clk.c$595$1_0$425:87EC
L:XG$CLK_GetClockFreq$0$0:87EC
L:C$stm8s_clk.c$604$1_0$430:87ED
L:C$stm8s_clk.c$610$1_0$430:87ED
L:G$CLK_AdjustHSICalibrationValue$0$0:87ED
L:C$stm8s_clk.c$611$1_0$430:87F7
L:XG$CLK_AdjustHSICalibrationValue$0$0:87F7
L:C$stm8s_clk.c$622$1_0$432:87F8
L:C$stm8s_clk.c$624$1_0$432:87F8
L:G$CLK_SYSCLKEmergencyClear$0$0:87F8
L:C$stm8s_clk.c$625$1_0$432:87FC
L:XG$CLK_SYSCLKEmergencyClear$0$0:87FC
L:C$stm8s_clk.c$634$1_0$434:87FD
L:G$CLK_GetFlagStatus$0$0:87FD
L:C$stm8s_clk.c$644$1_0$434:87FE
L:C$stm8s_clk.c$647$1_0$434:8803
L:C$stm8s_clk.c$649$2_0$435:8808
L:C$stm8s_clk.c$651$1_0$434:880D
L:C$stm8s_clk.c$653$2_0$436:8812
L:C$stm8s_clk.c$655$1_0$434:8817
L:C$stm8s_clk.c$657$2_0$437:881C
L:C$stm8s_clk.c$659$1_0$434:8821
L:C$stm8s_clk.c$661$2_0$438:8826
L:C$stm8s_clk.c$665$2_0$439:882B
L:C$stm8s_clk.c$668$1_0$434:882E
L:C$stm8s_clk.c$670$2_0$440:8838
L:C$stm8s_clk.c$674$2_0$441:883C
L:C$stm8s_clk.c$678$1_0$434:883D
L:C$stm8s_clk.c$679$1_0$434:883F
L:XG$CLK_GetFlagStatus$0$0:883F
L:C$stm8s_clk.c$687$1_0$443:8840
L:C$stm8s_clk.c$694$1_0$443:8840
L:G$CLK_GetITStatus$0$0:8840
L:C$stm8s_clk.c$697$2_0$444:8846
L:C$stm8s_clk.c$699$3_0$445:884F
L:C$stm8s_clk.c$703$3_0$446:8853
L:C$stm8s_clk.c$709$2_0$447:8856
L:C$stm8s_clk.c$711$3_0$448:885F
L:C$stm8s_clk.c$715$3_0$449:8863
L:C$stm8s_clk.c$720$1_0$443:8864
L:C$stm8s_clk.c$721$1_0$443:8864
L:XG$CLK_GetITStatus$0$0:8864
L:C$stm8s_clk.c$729$1_0$451:8865
L:C$stm8s_clk.c$734$1_0$451:8865
L:G$CLK_ClearITPendingBit$0$0:8865
L:C$stm8s_clk.c$737$2_0$452:886B
L:C$stm8s_clk.c$742$2_0$453:8871
L:C$stm8s_clk.c$745$1_0$451:8875
L:XG$CLK_ClearITPendingBit$0$0:8875
L:C$stm8s_gpio.c$53$0_0$346:8876
L:C$stm8s_gpio.c$55$1_0$346:8876
L:G$GPIO_DeInit$0$0:8876
L:C$stm8s_gpio.c$56$1_0$346:887A
L:C$stm8s_gpio.c$57$1_0$346:887E
L:C$stm8s_gpio.c$58$1_0$346:8881
L:C$stm8s_gpio.c$59$1_0$346:8884
L:XG$GPIO_DeInit$0$0:8884
L:C$stm8s_gpio.c$71$1_0$348:8885
L:G$GPIO_Init$0$0:8885
L:C$stm8s_gpio.c$74$1_0$348:8887
L:C$stm8s_gpio.c$80$1_0$348:889C
L:C$stm8s_gpio.c$82$2_0$349:88A0
L:C$stm8s_gpio.c$84$3_0$350:88A6
L:C$stm8s_gpio.c$88$3_0$351:88AE
L:C$stm8s_gpio.c$91$2_0$349:88B4
L:C$stm8s_gpio.c$96$2_0$352:88BD
L:C$stm8s_gpio.c$103$1_0$348:88C8
L:C$stm8s_gpio.c$105$2_0$353:88CE
L:C$stm8s_gpio.c$109$2_0$354:88D8
L:C$stm8s_gpio.c$116$1_0$348:88E4
L:C$stm8s_gpio.c$118$2_0$355:88EA
L:C$stm8s_gpio.c$122$2_0$356:88F4
L:C$stm8s_gpio.c$124$1_0$348:88FE
L:XG$GPIO_Init$0$0:88FE
L:C$stm8s_gpio.c$134$1_0$358:88FF
L:C$stm8s_gpio.c$136$1_0$358:88FF
L:G$GPIO_Write$0$0:88FF
L:C$stm8s_gpio.c$137$1_0$358:8904
L:XG$GPIO_Write$0$0:8904
L:C$stm8s_gpio.c$147$1_0$360:8905
L:C$stm8s_gpio.c$149$1_0$360:8905
L:G$GPIO_WriteHigh$0$0:8905
L:C$stm8s_gpio.c$150$1_0$360:890B
L:XG$GPIO_WriteHigh$0$0:890B
L:C$stm8s_gpio.c$160$1_0$362:890C
L:G$GPIO_WriteLow$0$0:890C
L:C$stm8s_gpio.c$162$1_0$362:890D
L:C$stm8s_gpio.c$163$1_0$362:8919
L:XG$GPIO_WriteLow$0$0:8919
L:C$stm8s_gpio.c$173$1_0$364:891A
L:C$stm8s_gpio.c$175$1_0$364:891A
L:G$GPIO_WriteReverse$0$0:891A
L:C$stm8s_gpio.c$176$1_0$364:8920
L:XG$GPIO_WriteReverse$0$0:8920
L:C$stm8s_gpio.c$184$1_0$366:8921
L:C$stm8s_gpio.c$186$1_0$366:8921
L:G$GPIO_ReadOutputData$0$0:8921
L:C$stm8s_gpio.c$187$1_0$366:8924
L:XG$GPIO_ReadOutputData$0$0:8924
L:C$stm8s_gpio.c$195$1_0$368:8925
L:C$stm8s_gpio.c$197$1_0$368:8925
L:G$GPIO_ReadInputData$0$0:8925
L:C$stm8s_gpio.c$198$1_0$368:8929
L:XG$GPIO_ReadInputData$0$0:8929
L:C$stm8s_gpio.c$206$1_0$370:892A
L:C$stm8s_gpio.c$208$1_0$370:892A
L:G$GPIO_ReadInputPin$0$0:892A
L:C$stm8s_gpio.c$209$1_0$370:8930
L:XG$GPIO_ReadInputPin$0$0:8930
L:C$stm8s_gpio.c$218$1_0$372:8931
L:G$GPIO_ExternalPullUpConfig$0$0:8931
L:C$stm8s_gpio.c$224$1_0$372:8932
L:C$stm8s_gpio.c$226$2_0$373:8936
L:C$stm8s_gpio.c$229$2_0$374:8941
L:C$stm8s_gpio.c$231$1_0$372:8950
L:XG$GPIO_ExternalPullUpConfig$0$0:8950
L:C$stm8s_uart2.c$53$0_0$346:8951
L:C$stm8s_uart2.c$57$1_0$346:8951
L:G$UART2_DeInit$0$0:8951
L:C$stm8s_uart2.c$58$1_0$346:8954
L:C$stm8s_uart2.c$60$1_0$346:8957
L:C$stm8s_uart2.c$61$1_0$346:895B
L:C$stm8s_uart2.c$63$1_0$346:895F
L:C$stm8s_uart2.c$64$1_0$346:8963
L:C$stm8s_uart2.c$65$1_0$346:8967
L:C$stm8s_uart2.c$66$1_0$346:896B
L:C$stm8s_uart2.c$67$1_0$346:896F
L:C$stm8s_uart2.c$68$1_0$346:8973
L:C$stm8s_uart2.c$69$1_0$346:8977
L:XG$UART2_DeInit$0$0:8977
L:C$stm8s_uart2.c$85$1_0$348:8978
L:G$UART2_Init$0$0:8978
L:C$stm8s_uart2.c$99$1_0$348:897A
L:C$stm8s_uart2.c$101$1_0$348:897E
L:C$stm8s_uart2.c$104$1_0$348:8986
L:C$stm8s_uart2.c$106$1_0$348:898E
L:C$stm8s_uart2.c$109$1_0$348:8996
L:C$stm8s_uart2.c$111$1_0$348:899E
L:C$stm8s_uart2.c$114$1_0$348:89A6
L:C$stm8s_uart2.c$116$1_0$348:89AD
L:C$stm8s_uart2.c$118$1_0$348:89B5
L:C$stm8s_uart2.c$121$1_0$348:89BD
L:C$stm8s_uart2.c$122$1_0$348:89EE
L:C$stm8s_uart2.c$126$1_0$348:8A1C
L:C$stm8s_uart2.c$128$1_0$348:8A65
L:C$stm8s_uart2.c$130$1_0$348:8A6D
L:C$stm8s_uart2.c$132$1_0$348:8A72
L:C$stm8s_uart2.c$135$1_0$348:8A77
L:C$stm8s_uart2.c$137$1_0$348:8A7F
L:C$stm8s_uart2.c$139$1_0$348:8A87
L:C$stm8s_uart2.c$142$1_0$348:8A95
L:C$stm8s_uart2.c$145$2_0$349:8A9B
L:C$stm8s_uart2.c$150$2_0$350:8AA1
L:C$stm8s_uart2.c$152$1_0$348:8AA5
L:C$stm8s_uart2.c$155$2_0$351:8AAB
L:C$stm8s_uart2.c$160$2_0$352:8AB1
L:C$stm8s_uart2.c$164$1_0$348:8AB5
L:C$stm8s_uart2.c$167$2_0$353:8AB9
L:C$stm8s_uart2.c$171$2_0$354:8ABF
L:C$stm8s_uart2.c$173$1_0$348:8ACF
L:XG$UART2_Init$0$0:8ACF
L:C$stm8s_uart2.c$181$1_0$356:8AD0
L:C$stm8s_uart2.c$183$1_0$356:8AD0
L:G$UART2_Cmd$0$0:8AD0
L:C$stm8s_uart2.c$186$2_0$357:8AD4
L:C$stm8s_uart2.c$191$2_0$358:8ADA
L:C$stm8s_uart2.c$193$1_0$356:8ADE
L:XG$UART2_Cmd$0$0:8ADE
L:C$stm8s_uart2.c$210$1_0$360:8ADF
L:G$UART2_ITConfig$0$0:8ADF
L:C$stm8s_uart2.c$219$1_0$360:8AE1
L:C$stm8s_uart2.c$222$1_0$360:8AE4
L:C$stm8s_uart2.c$224$1_0$360:8AF6
L:C$stm8s_uart2.c$227$2_0$361:8AFA
L:C$stm8s_uart2.c$229$3_0$362:8AFE
L:C$stm8s_uart2.c$231$2_0$361:8B09
L:C$stm8s_uart2.c$233$3_0$363:8B0E
L:C$stm8s_uart2.c$235$2_0$361:8B19
L:C$stm8s_uart2.c$237$3_0$364:8B1E
L:C$stm8s_uart2.c$241$3_0$365:8B28
L:C$stm8s_uart2.c$247$2_0$366:8B32
L:C$stm8s_uart2.c$249$3_0$367:8B36
L:C$stm8s_uart2.c$251$2_0$366:8B45
L:C$stm8s_uart2.c$253$3_0$368:8B4A
L:C$stm8s_uart2.c$255$2_0$366:8B59
L:C$stm8s_uart2.c$257$3_0$369:8B5E
L:C$stm8s_uart2.c$261$3_0$370:8B6D
L:C$stm8s_uart2.c$264$1_0$360:8B7C
L:XG$UART2_ITConfig$0$0:8B7C
L:C$stm8s_uart2.c$272$1_0$372:8B7D
L:C$stm8s_uart2.c$276$1_0$372:8B7D
L:G$UART2_IrDAConfig$0$0:8B7D
L:C$stm8s_uart2.c$278$2_0$373:8B81
L:C$stm8s_uart2.c$282$2_0$374:8B87
L:C$stm8s_uart2.c$284$1_0$372:8B8B
L:XG$UART2_IrDAConfig$0$0:8B8B
L:C$stm8s_uart2.c$292$1_0$376:8B8C
L:C$stm8s_uart2.c$297$1_0$376:8B8C
L:G$UART2_IrDACmd$0$0:8B8C
L:C$stm8s_uart2.c$300$2_0$377:8B90
L:C$stm8s_uart2.c$305$2_0$378:8B96
L:C$stm8s_uart2.c$307$1_0$376:8B9A
L:XG$UART2_IrDACmd$0$0:8B9A
L:C$stm8s_uart2.c$316$1_0$380:8B9B
L:C$stm8s_uart2.c$321$1_0$380:8B9B
L:G$UART2_LINBreakDetectionConfig$0$0:8B9B
L:C$stm8s_uart2.c$323$2_0$381:8B9F
L:C$stm8s_uart2.c$327$2_0$382:8BA5
L:C$stm8s_uart2.c$329$1_0$380:8BA9
L:XG$UART2_LINBreakDetectionConfig$0$0:8BA9
L:C$stm8s_uart2.c$341$1_0$384:8BAA
L:C$stm8s_uart2.c$350$1_0$384:8BAA
L:G$UART2_LINConfig$0$0:8BAA
L:C$stm8s_uart2.c$352$2_0$385:8BAE
L:C$stm8s_uart2.c$356$2_0$386:8BB4
L:C$stm8s_uart2.c$359$1_0$384:8BB8
L:C$stm8s_uart2.c$361$2_0$387:8BBC
L:C$stm8s_uart2.c$365$2_0$388:8BC2
L:C$stm8s_uart2.c$368$1_0$384:8BC6
L:C$stm8s_uart2.c$370$2_0$389:8BCA
L:C$stm8s_uart2.c$374$2_0$390:8BD0
L:C$stm8s_uart2.c$376$1_0$384:8BD4
L:XG$UART2_LINConfig$0$0:8BD4
L:C$stm8s_uart2.c$384$1_0$392:8BD5
L:C$stm8s_uart2.c$388$1_0$392:8BD5
L:G$UART2_LINCmd$0$0:8BD5
L:C$stm8s_uart2.c$391$2_0$393:8BD9
L:C$stm8s_uart2.c$396$2_0$394:8BDF
L:C$stm8s_uart2.c$398$1_0$392:8BE3
L:XG$UART2_LINCmd$0$0:8BE3
L:C$stm8s_uart2.c$406$1_0$396:8BE4
L:C$stm8s_uart2.c$411$1_0$396:8BE4
L:G$UART2_SmartCardCmd$0$0:8BE4
L:C$stm8s_uart2.c$414$2_0$397:8BE8
L:C$stm8s_uart2.c$419$2_0$398:8BEE
L:C$stm8s_uart2.c$421$1_0$396:8BF2
L:XG$UART2_SmartCardCmd$0$0:8BF2
L:C$stm8s_uart2.c$429$1_0$400:8BF3
L:C$stm8s_uart2.c$434$1_0$400:8BF3
L:G$UART2_SmartCardNACKCmd$0$0:8BF3
L:C$stm8s_uart2.c$437$2_0$401:8BF7
L:C$stm8s_uart2.c$442$2_0$402:8BFD
L:C$stm8s_uart2.c$444$1_0$400:8C01
L:XG$UART2_SmartCardNACKCmd$0$0:8C01
L:C$stm8s_uart2.c$452$1_0$404:8C02
L:C$stm8s_uart2.c$456$1_0$404:8C02
L:G$UART2_WakeUpConfig$0$0:8C02
L:C$stm8s_uart2.c$457$1_0$404:8C06
L:C$stm8s_uart2.c$458$1_0$404:8C0E
L:XG$UART2_WakeUpConfig$0$0:8C0E
L:C$stm8s_uart2.c$466$1_0$406:8C0F
L:C$stm8s_uart2.c$470$1_0$406:8C0F
L:G$UART2_ReceiverWakeUpCmd$0$0:8C0F
L:C$stm8s_uart2.c$473$2_0$407:8C13
L:C$stm8s_uart2.c$478$2_0$408:8C19
L:C$stm8s_uart2.c$480$1_0$406:8C1D
L:XG$UART2_ReceiverWakeUpCmd$0$0:8C1D
L:C$stm8s_uart2.c$487$1_0$410:8C1E
L:C$stm8s_uart2.c$489$1_0$410:8C1E
L:G$UART2_ReceiveData8$0$0:8C1E
L:C$stm8s_uart2.c$490$1_0$410:8C21
L:XG$UART2_ReceiveData8$0$0:8C21
L:C$stm8s_uart2.c$497$1_0$412:8C22
L:G$UART2_ReceiveData9$0$0:8C22
L:C$stm8s_uart2.c$501$1_0$412:8C24
L:C$stm8s_uart2.c$503$1_0$412:8C2D
L:C$stm8s_uart2.c$504$1_0$412:8C3F
L:XG$UART2_ReceiveData9$0$0:8C3F
L:C$stm8s_uart2.c$511$1_0$414:8C40
L:C$stm8s_uart2.c$514$1_0$414:8C40
L:G$UART2_SendData8$0$0:8C40
L:C$stm8s_uart2.c$515$1_0$414:8C46
L:XG$UART2_SendData8$0$0:8C46
L:C$stm8s_uart2.c$522$1_0$416:8C47
L:G$UART2_SendData9$0$0:8C47
L:C$stm8s_uart2.c$525$1_0$416:8C48
L:C$stm8s_uart2.c$528$1_0$416:8C4C
L:C$stm8s_uart2.c$531$1_0$416:8C5D
L:C$stm8s_uart2.c$532$1_0$416:8C63
L:XG$UART2_SendData9$0$0:8C63
L:C$stm8s_uart2.c$539$1_0$418:8C64
L:C$stm8s_uart2.c$541$1_0$418:8C64
L:G$UART2_SendBreak$0$0:8C64
L:C$stm8s_uart2.c$542$1_0$418:8C68
L:XG$UART2_SendBreak$0$0:8C68
L:C$stm8s_uart2.c$549$1_0$420:8C69
L:C$stm8s_uart2.c$555$1_0$420:8C69
L:G$UART2_SetAddress$0$0:8C69
L:C$stm8s_uart2.c$557$1_0$420:8C71
L:C$stm8s_uart2.c$558$1_0$420:8C79
L:XG$UART2_SetAddress$0$0:8C79
L:C$stm8s_uart2.c$566$1_0$422:8C7A
L:C$stm8s_uart2.c$569$1_0$422:8C7A
L:G$UART2_SetGuardTime$0$0:8C7A
L:C$stm8s_uart2.c$570$1_0$422:8C80
L:XG$UART2_SetGuardTime$0$0:8C80
L:C$stm8s_uart2.c$594$1_0$424:8C81
L:C$stm8s_uart2.c$597$1_0$424:8C81
L:G$UART2_SetPrescaler$0$0:8C81
L:C$stm8s_uart2.c$598$1_0$424:8C87
L:XG$UART2_SetPrescaler$0$0:8C87
L:C$stm8s_uart2.c$606$1_0$426:8C88
L:G$UART2_GetFlagStatus$0$0:8C88
L:C$stm8s_uart2.c$614$1_0$426:8C89
L:C$stm8s_uart2.c$616$2_0$427:8C90
L:C$stm8s_uart2.c$619$3_0$428:8C9B
L:C$stm8s_uart2.c$624$3_0$429:8CA0
L:C$stm8s_uart2.c$627$1_0$426:8CA4
L:C$stm8s_uart2.c$629$2_0$430:8CAB
L:C$stm8s_uart2.c$632$3_0$431:8CB6
L:C$stm8s_uart2.c$637$3_0$432:8CBA
L:C$stm8s_uart2.c$640$1_0$426:8CBD
L:C$stm8s_uart2.c$642$2_0$433:8CCB
L:C$stm8s_uart2.c$645$3_0$434:8CD6
L:C$stm8s_uart2.c$650$3_0$435:8CDA
L:C$stm8s_uart2.c$655$2_0$436:8CDD
L:C$stm8s_uart2.c$658$3_0$437:8CE8
L:C$stm8s_uart2.c$663$3_0$438:8CEC
L:C$stm8s_uart2.c$668$1_0$426:8CED
L:C$stm8s_uart2.c$669$1_0$426:8CEF
L:XG$UART2_GetFlagStatus$0$0:8CEF
L:C$stm8s_uart2.c$699$1_0$440:8CF0
L:C$stm8s_uart2.c$704$1_0$440:8CF0
L:G$UART2_ClearFlag$0$0:8CF0
L:C$stm8s_uart2.c$706$2_0$441:8CF7
L:C$stm8s_uart2.c$709$1_0$440:8CFD
L:C$stm8s_uart2.c$711$2_0$442:8D04
L:C$stm8s_uart2.c$714$1_0$440:8D0A
L:C$stm8s_uart2.c$716$2_0$443:8D11
L:C$stm8s_uart2.c$721$2_0$444:8D17
L:C$stm8s_uart2.c$723$1_0$440:8D1B
L:XG$UART2_ClearFlag$0$0:8D1B
L:C$stm8s_uart2.c$738$1_0$446:8D1C
L:G$UART2_GetITStatus$0$0:8D1C
L:C$stm8s_uart2.c$750$1_0$446:8D1E
L:C$stm8s_uart2.c$752$1_0$446:8D31
L:C$stm8s_uart2.c$754$1_0$446:8D35
L:C$stm8s_uart2.c$757$1_0$446:8D43
L:C$stm8s_uart2.c$760$2_0$447:8D4A
L:C$stm8s_uart2.c$763$2_0$447:8D50
L:C$stm8s_uart2.c$766$3_0$448:8D5B
L:C$stm8s_uart2.c$771$3_0$449:8D60
L:C$stm8s_uart2.c$774$1_0$446:8D64
L:C$stm8s_uart2.c$777$2_0$450:8D6B
L:C$stm8s_uart2.c$779$2_0$450:8D71
L:C$stm8s_uart2.c$782$3_0$451:8D7C
L:C$stm8s_uart2.c$787$3_0$452:8D80
L:C$stm8s_uart2.c$790$1_0$446:8D83
L:C$stm8s_uart2.c$793$2_0$453:8D8A
L:C$stm8s_uart2.c$795$2_0$453:8D90
L:C$stm8s_uart2.c$798$3_0$454:8D9B
L:C$stm8s_uart2.c$803$3_0$455:8D9F
L:C$stm8s_uart2.c$809$2_0$456:8DA2
L:C$stm8s_uart2.c$811$2_0$456:8DA8
L:C$stm8s_uart2.c$814$3_0$457:8DB3
L:C$stm8s_uart2.c$819$3_0$458:8DB7
L:C$stm8s_uart2.c$823$1_0$446:8DB8
L:C$stm8s_uart2.c$824$1_0$446:8DBA
L:XG$UART2_GetITStatus$0$0:8DBA
L:C$stm8s_uart2.c$852$1_0$460:8DBB
L:C$stm8s_uart2.c$857$1_0$460:8DBB
L:G$UART2_ClearITPendingBit$0$0:8DBB
L:C$stm8s_uart2.c$859$2_0$461:8DC2
L:C$stm8s_uart2.c$862$1_0$460:8DC8
L:C$stm8s_uart2.c$864$2_0$462:8DCF
L:C$stm8s_uart2.c$869$2_0$463:8DD5
L:C$stm8s_uart2.c$871$1_0$460:8DD9
L:XG$UART2_ClearITPendingBit$0$0:8DD9
L:C$stm8s_tim1.c$58$0_0$350:8DDA
L:C$stm8s_tim1.c$60$1_0$350:8DDA
L:G$TIM1_DeInit$0$0:8DDA
L:C$stm8s_tim1.c$61$1_0$350:8DDE
L:C$stm8s_tim1.c$62$1_0$350:8DE2
L:C$stm8s_tim1.c$63$1_0$350:8DE6
L:C$stm8s_tim1.c$64$1_0$350:8DEA
L:C$stm8s_tim1.c$65$1_0$350:8DEE
L:C$stm8s_tim1.c$67$1_0$350:8DF2
L:C$stm8s_tim1.c$68$1_0$350:8DF6
L:C$stm8s_tim1.c$70$1_0$350:8DFA
L:C$stm8s_tim1.c$71$1_0$350:8DFE
L:C$stm8s_tim1.c$72$1_0$350:8E02
L:C$stm8s_tim1.c$73$1_0$350:8E06
L:C$stm8s_tim1.c$75$1_0$350:8E0A
L:C$stm8s_tim1.c$76$1_0$350:8E0E
L:C$stm8s_tim1.c$77$1_0$350:8E12
L:C$stm8s_tim1.c$78$1_0$350:8E16
L:C$stm8s_tim1.c$79$1_0$350:8E1A
L:C$stm8s_tim1.c$80$1_0$350:8E1E
L:C$stm8s_tim1.c$81$1_0$350:8E22
L:C$stm8s_tim1.c$82$1_0$350:8E26
L:C$stm8s_tim1.c$83$1_0$350:8E2A
L:C$stm8s_tim1.c$84$1_0$350:8E2E
L:C$stm8s_tim1.c$85$1_0$350:8E32
L:C$stm8s_tim1.c$86$1_0$350:8E36
L:C$stm8s_tim1.c$87$1_0$350:8E3A
L:C$stm8s_tim1.c$88$1_0$350:8E3E
L:C$stm8s_tim1.c$89$1_0$350:8E42
L:C$stm8s_tim1.c$90$1_0$350:8E46
L:C$stm8s_tim1.c$91$1_0$350:8E4A
L:C$stm8s_tim1.c$92$1_0$350:8E4E
L:C$stm8s_tim1.c$93$1_0$350:8E52
L:C$stm8s_tim1.c$94$1_0$350:8E56
L:C$stm8s_tim1.c$95$1_0$350:8E5A
L:C$stm8s_tim1.c$96$1_0$350:8E5E
L:C$stm8s_tim1.c$97$1_0$350:8E62
L:C$stm8s_tim1.c$98$1_0$350:8E66
L:C$stm8s_tim1.c$99$1_0$350:8E6A
L:C$stm8s_tim1.c$100$1_0$350:8E6E
L:C$stm8s_tim1.c$101$1_0$350:8E72
L:XG$TIM1_DeInit$0$0:8E72
L:C$stm8s_tim1.c$111$1_0$352:8E73
L:G$TIM1_TimeBaseInit$0$0:8E73
L:C$stm8s_tim1.c$120$1_0$352:8E75
L:C$stm8s_tim1.c$121$1_0$352:8E80
L:C$stm8s_tim1.c$124$1_0$352:8E85
L:C$stm8s_tim1.c$125$1_0$352:8E90
L:C$stm8s_tim1.c$128$1_0$352:8E95
L:C$stm8s_tim1.c$129$1_0$352:8E9A
L:C$stm8s_tim1.c$132$1_0$352:8E9F
L:C$stm8s_tim1.c$133$1_0$352:8EA7
L:XG$TIM1_TimeBaseInit$0$0:8EA7
L:C$stm8s_tim1.c$154$1_0$354:8EA8
L:G$TIM1_OC1Init$0$0:8EA8
L:C$stm8s_tim1.c$174$1_0$354:8EAA
L:C$stm8s_tim1.c$178$1_0$354:8EB2
L:C$stm8s_tim1.c$179$1_0$354:8EBD
L:C$stm8s_tim1.c$180$1_0$354:8EC5
L:C$stm8s_tim1.c$181$1_0$354:8ECB
L:C$stm8s_tim1.c$184$1_0$354:8ED8
L:C$stm8s_tim1.c$185$1_0$354:8EDD
L:C$stm8s_tim1.c$188$1_0$354:8EE2
L:C$stm8s_tim1.c$190$1_0$354:8EEA
L:C$stm8s_tim1.c$191$1_0$354:8EF5
L:C$stm8s_tim1.c$194$1_0$354:8F00
L:C$stm8s_tim1.c$195$1_0$354:8F05
L:C$stm8s_tim1.c$196$1_0$354:8F0C
L:XG$TIM1_OC1Init$0$0:8F0C
L:C$stm8s_tim1.c$217$1_0$356:8F0D
L:G$TIM1_OC2Init$0$0:8F0D
L:C$stm8s_tim1.c$237$1_0$356:8F0F
L:C$stm8s_tim1.c$242$1_0$356:8F17
L:C$stm8s_tim1.c$243$1_0$356:8F22
L:C$stm8s_tim1.c$244$1_0$356:8F2A
L:C$stm8s_tim1.c$245$1_0$356:8F30
L:C$stm8s_tim1.c$248$1_0$356:8F3D
L:C$stm8s_tim1.c$249$1_0$356:8F42
L:C$stm8s_tim1.c$252$1_0$356:8F47
L:C$stm8s_tim1.c$254$1_0$356:8F4F
L:C$stm8s_tim1.c$255$1_0$356:8F5A
L:C$stm8s_tim1.c$258$1_0$356:8F65
L:C$stm8s_tim1.c$259$1_0$356:8F6A
L:C$stm8s_tim1.c$260$1_0$356:8F71
L:XG$TIM1_OC2Init$0$0:8F71
L:C$stm8s_tim1.c$281$1_0$358:8F72
L:G$TIM1_OC3Init$0$0:8F72
L:C$stm8s_tim1.c$301$1_0$358:8F74
L:C$stm8s_tim1.c$305$1_0$358:8F7C
L:C$stm8s_tim1.c$306$1_0$358:8F87
L:C$stm8s_tim1.c$307$1_0$358:8F8F
L:C$stm8s_tim1.c$308$1_0$358:8F95
L:C$stm8s_tim1.c$311$1_0$358:8FA2
L:C$stm8s_tim1.c$312$1_0$358:8FA7
L:C$stm8s_tim1.c$315$1_0$358:8FAC
L:C$stm8s_tim1.c$317$1_0$358:8FB4
L:C$stm8s_tim1.c$318$1_0$358:8FBF
L:C$stm8s_tim1.c$321$1_0$358:8FCA
L:C$stm8s_tim1.c$322$1_0$358:8FCF
L:C$stm8s_tim1.c$323$1_0$358:8FD6
L:XG$TIM1_OC3Init$0$0:8FD6
L:C$stm8s_tim1.c$338$1_0$360:8FD7
L:G$TIM1_OC4Init$0$0:8FD7
L:C$stm8s_tim1.c$351$1_0$360:8FD9
L:C$stm8s_tim1.c$353$1_0$360:8FE1
L:C$stm8s_tim1.c$354$1_0$360:8FEC
L:C$stm8s_tim1.c$357$1_0$360:8FF7
L:C$stm8s_tim1.c$361$1_0$360:9001
L:C$stm8s_tim1.c$363$2_0$361:9005
L:C$stm8s_tim1.c$367$2_0$362:900F
L:C$stm8s_tim1.c$371$1_0$360:9013
L:C$stm8s_tim1.c$372$1_0$360:9018
L:C$stm8s_tim1.c$373$1_0$360:901F
L:XG$TIM1_OC4Init$0$0:901F
L:C$stm8s_tim1.c$388$1_0$364:9020
L:G$TIM1_BDTRConfig$0$0:9020
L:C$stm8s_tim1.c$402$1_0$364:9021
L:C$stm8s_tim1.c$406$1_0$364:9027
L:C$stm8s_tim1.c$407$1_0$364:902D
L:C$stm8s_tim1.c$408$1_0$364:9031
L:C$stm8s_tim1.c$409$1_0$364:9039
L:XG$TIM1_BDTRConfig$0$0:9039
L:C$stm8s_tim1.c$423$1_0$366:903A
L:C$stm8s_tim1.c$436$1_0$366:903A
L:G$TIM1_ICInit$0$0:903A
L:C$stm8s_tim1.c$439$2_0$367:903E
L:C$stm8s_tim1.c$443$2_0$367:904C
L:C$stm8s_tim1.c$445$1_0$366:9055
L:C$stm8s_tim1.c$448$2_0$368:905A
L:C$stm8s_tim1.c$452$2_0$368:9068
L:C$stm8s_tim1.c$454$1_0$366:9071
L:C$stm8s_tim1.c$457$2_0$369:9077
L:C$stm8s_tim1.c$461$2_0$369:9085
L:C$stm8s_tim1.c$466$2_0$370:908E
L:C$stm8s_tim1.c$470$2_0$370:909C
L:C$stm8s_tim1.c$472$1_0$366:90A3
L:XG$TIM1_ICInit$0$0:90A3
L:C$stm8s_tim1.c$488$1_0$372:90A4
L:G$TIM1_PWMIConfig$0$0:90A4
L:C$stm8s_tim1.c$504$1_0$372:90A6
L:C$stm8s_tim1.c$506$2_0$373:90AB
L:C$stm8s_tim1.c$510$2_0$374:90B1
L:C$stm8s_tim1.c$514$1_0$372:90B3
L:C$stm8s_tim1.c$516$2_0$375:90B8
L:C$stm8s_tim1.c$520$2_0$376:90BE
L:C$stm8s_tim1.c$523$1_0$372:90C2
L:C$stm8s_tim1.c$526$2_0$377:90C6
L:C$stm8s_tim1.c$530$2_0$377:90D4
L:C$stm8s_tim1.c$533$2_0$377:90DB
L:C$stm8s_tim1.c$536$2_0$377:90E9
L:C$stm8s_tim1.c$541$2_0$378:90F2
L:C$stm8s_tim1.c$545$2_0$378:9100
L:C$stm8s_tim1.c$548$2_0$378:9107
L:C$stm8s_tim1.c$551$2_0$378:9115
L:C$stm8s_tim1.c$553$1_0$372:911E
L:XG$TIM1_PWMIConfig$0$0:911E
L:C$stm8s_tim1.c$561$1_0$380:911F
L:C$stm8s_tim1.c$567$1_0$380:911F
L:G$TIM1_Cmd$0$0:911F
L:C$stm8s_tim1.c$569$2_0$381:9123
L:C$stm8s_tim1.c$573$2_0$382:9129
L:C$stm8s_tim1.c$575$1_0$380:912D
L:XG$TIM1_Cmd$0$0:912D
L:C$stm8s_tim1.c$583$1_0$384:912E
L:C$stm8s_tim1.c$590$1_0$384:912E
L:G$TIM1_CtrlPWMOutputs$0$0:912E
L:C$stm8s_tim1.c$592$2_0$385:9132
L:C$stm8s_tim1.c$596$2_0$386:9138
L:C$stm8s_tim1.c$598$1_0$384:913C
L:XG$TIM1_CtrlPWMOutputs$0$0:913C
L:C$stm8s_tim1.c$617$1_0$388:913D
L:G$TIM1_ITConfig$0$0:913D
L:C$stm8s_tim1.c$623$1_0$388:913E
L:C$stm8s_tim1.c$626$2_0$389:9142
L:C$stm8s_tim1.c$631$2_0$390:914C
L:C$stm8s_tim1.c$633$1_0$388:915A
L:XG$TIM1_ITConfig$0$0:915A
L:C$stm8s_tim1.c$640$1_0$392:915B
L:C$stm8s_tim1.c$643$1_0$392:915B
L:G$TIM1_InternalClockConfig$0$0:915B
L:C$stm8s_tim1.c$644$1_0$392:9163
L:XG$TIM1_InternalClockConfig$0$0:9163
L:C$stm8s_tim1.c$662$1_0$394:9164
L:C$stm8s_tim1.c$671$1_0$394:9164
L:G$TIM1_ETRClockMode1Config$0$0:9164
L:C$stm8s_tim1.c$674$1_0$394:9172
L:C$stm8s_tim1.c$676$1_0$394:917C
L:XG$TIM1_ETRClockMode1Config$0$0:917C
L:C$stm8s_tim1.c$694$1_0$396:917D
L:C$stm8s_tim1.c$703$1_0$396:917D
L:G$TIM1_ETRClockMode2Config$0$0:917D
L:C$stm8s_tim1.c$706$1_0$396:918B
L:C$stm8s_tim1.c$707$1_0$396:918F
L:XG$TIM1_ETRClockMode2Config$0$0:918F
L:C$stm8s_tim1.c$725$1_0$398:9190
L:G$TIM1_ETRConfig$0$0:9190
L:C$stm8s_tim1.c$732$1_0$398:9191
L:C$stm8s_tim1.c$733$1_0$398:919A
L:C$stm8s_tim1.c$734$1_0$398:91A2
L:XG$TIM1_ETRConfig$0$0:91A2
L:C$stm8s_tim1.c$751$1_0$400:91A3
L:C$stm8s_tim1.c$761$1_0$400:91A3
L:G$TIM1_TIxExternalClockConfig$0$0:91A3
L:C$stm8s_tim1.c$763$2_0$401:91A9
L:C$stm8s_tim1.c$767$2_0$402:91B8
L:C$stm8s_tim1.c$771$1_0$400:91C5
L:C$stm8s_tim1.c$774$1_0$400:91CC
L:C$stm8s_tim1.c$775$1_0$400:91D4
L:XG$TIM1_TIxExternalClockConfig$0$0:91D4
L:C$stm8s_tim1.c$787$1_0$404:91D5
L:C$stm8s_tim1.c$793$1_0$404:91D5
L:G$TIM1_SelectInputTrigger$0$0:91D5
L:C$stm8s_tim1.c$794$1_0$404:91DF
L:XG$TIM1_SelectInputTrigger$0$0:91DF
L:C$stm8s_tim1.c$803$1_0$406:91E0
L:C$stm8s_tim1.c$809$1_0$406:91E0
L:G$TIM1_UpdateDisableConfig$0$0:91E0
L:C$stm8s_tim1.c$811$2_0$407:91E4
L:C$stm8s_tim1.c$815$2_0$408:91EA
L:C$stm8s_tim1.c$817$1_0$406:91EE
L:XG$TIM1_UpdateDisableConfig$0$0:91EE
L:C$stm8s_tim1.c$827$1_0$410:91EF
L:C$stm8s_tim1.c$833$1_0$410:91EF
L:G$TIM1_UpdateRequestConfig$0$0:91EF
L:C$stm8s_tim1.c$835$2_0$411:91F3
L:C$stm8s_tim1.c$839$2_0$412:91F9
L:C$stm8s_tim1.c$841$1_0$410:91FD
L:XG$TIM1_UpdateRequestConfig$0$0:91FD
L:C$stm8s_tim1.c$849$1_0$414:91FE
L:C$stm8s_tim1.c$855$1_0$414:91FE
L:G$TIM1_SelectHallSensor$0$0:91FE
L:C$stm8s_tim1.c$857$2_0$415:9202
L:C$stm8s_tim1.c$861$2_0$416:9208
L:C$stm8s_tim1.c$863$1_0$414:920C
L:XG$TIM1_SelectHallSensor$0$0:920C
L:C$stm8s_tim1.c$873$1_0$418:920D
L:C$stm8s_tim1.c$879$1_0$418:920D
L:G$TIM1_SelectOnePulseMode$0$0:920D
L:C$stm8s_tim1.c$881$2_0$419:9211
L:C$stm8s_tim1.c$885$2_0$420:9217
L:C$stm8s_tim1.c$888$1_0$418:921B
L:XG$TIM1_SelectOnePulseMode$0$0:921B
L:C$stm8s_tim1.c$903$1_0$422:921C
L:C$stm8s_tim1.c$909$1_0$422:921C
L:G$TIM1_SelectOutputTrigger$0$0:921C
L:C$stm8s_tim1.c$910$1_0$422:9221
L:C$stm8s_tim1.c$911$1_0$422:9226
L:XG$TIM1_SelectOutputTrigger$0$0:9226
L:C$stm8s_tim1.c$923$1_0$424:9227
L:C$stm8s_tim1.c$929$1_0$424:9227
L:G$TIM1_SelectSlaveMode$0$0:9227
L:C$stm8s_tim1.c$930$1_0$424:922C
L:C$stm8s_tim1.c$931$1_0$424:9231
L:XG$TIM1_SelectSlaveMode$0$0:9231
L:C$stm8s_tim1.c$939$1_0$426:9232
L:C$stm8s_tim1.c$945$1_0$426:9232
L:G$TIM1_SelectMasterSlaveMode$0$0:9232
L:C$stm8s_tim1.c$947$2_0$427:9236
L:C$stm8s_tim1.c$951$2_0$428:923C
L:C$stm8s_tim1.c$953$1_0$426:9240
L:XG$TIM1_SelectMasterSlaveMode$0$0:9240
L:C$stm8s_tim1.c$975$1_0$430:9241
L:C$stm8s_tim1.c$985$1_0$430:9241
L:G$TIM1_EncoderInterfaceConfig$0$0:9241
L:C$stm8s_tim1.c$987$2_0$431:9245
L:C$stm8s_tim1.c$991$2_0$432:924B
L:C$stm8s_tim1.c$994$1_0$430:924F
L:C$stm8s_tim1.c$996$2_0$433:9253
L:C$stm8s_tim1.c$1000$2_0$434:9259
L:C$stm8s_tim1.c$1003$1_0$430:925D
L:C$stm8s_tim1.c$1004$1_0$430:9262
L:C$stm8s_tim1.c$1007$1_0$430:9267
L:C$stm8s_tim1.c$1009$1_0$430:9271
L:C$stm8s_tim1.c$1011$1_0$430:927B
L:XG$TIM1_EncoderInterfaceConfig$0$0:927B
L:C$stm8s_tim1.c$1023$1_0$436:927C
L:G$TIM1_PrescalerConfig$0$0:927C
L:C$stm8s_tim1.c$1030$1_0$436:927E
L:C$stm8s_tim1.c$1031$1_0$436:9289
L:C$stm8s_tim1.c$1034$1_0$436:928E
L:C$stm8s_tim1.c$1035$1_0$436:9296
L:XG$TIM1_PrescalerConfig$0$0:9296
L:C$stm8s_tim1.c$1048$1_0$438:9297
L:C$stm8s_tim1.c$1055$1_0$438:9297
L:G$TIM1_CounterModeConfig$0$0:9297
L:C$stm8s_tim1.c$1056$1_0$438:929C
L:C$stm8s_tim1.c$1057$1_0$438:92A1
L:XG$TIM1_CounterModeConfig$0$0:92A1
L:C$stm8s_tim1.c$1067$1_0$440:92A2
L:C$stm8s_tim1.c$1073$1_0$440:92A2
L:G$TIM1_ForcedOC1Config$0$0:92A2
L:C$stm8s_tim1.c$1074$1_0$440:92A7
L:C$stm8s_tim1.c$1075$1_0$440:92AC
L:XG$TIM1_ForcedOC1Config$0$0:92AC
L:C$stm8s_tim1.c$1085$1_0$442:92AD
L:C$stm8s_tim1.c$1091$1_0$442:92AD
L:G$TIM1_ForcedOC2Config$0$0:92AD
L:C$stm8s_tim1.c$1092$1_0$442:92B2
L:C$stm8s_tim1.c$1093$1_0$442:92B7
L:XG$TIM1_ForcedOC2Config$0$0:92B7
L:C$stm8s_tim1.c$1104$1_0$444:92B8
L:C$stm8s_tim1.c$1110$1_0$444:92B8
L:G$TIM1_ForcedOC3Config$0$0:92B8
L:C$stm8s_tim1.c$1111$1_0$444:92BD
L:C$stm8s_tim1.c$1112$1_0$444:92C2
L:XG$TIM1_ForcedOC3Config$0$0:92C2
L:C$stm8s_tim1.c$1123$1_0$446:92C3
L:C$stm8s_tim1.c$1129$1_0$446:92C3
L:G$TIM1_ForcedOC4Config$0$0:92C3
L:C$stm8s_tim1.c$1130$1_0$446:92C8
L:C$stm8s_tim1.c$1131$1_0$446:92CD
L:XG$TIM1_ForcedOC4Config$0$0:92CD
L:C$stm8s_tim1.c$1139$1_0$448:92CE
L:C$stm8s_tim1.c$1145$1_0$448:92CE
L:G$TIM1_ARRPreloadConfig$0$0:92CE
L:C$stm8s_tim1.c$1147$2_0$449:92D2
L:C$stm8s_tim1.c$1151$2_0$450:92D8
L:C$stm8s_tim1.c$1153$1_0$448:92DC
L:XG$TIM1_ARRPreloadConfig$0$0:92DC
L:C$stm8s_tim1.c$1161$1_0$452:92DD
L:C$stm8s_tim1.c$1167$1_0$452:92DD
L:G$TIM1_SelectCOM$0$0:92DD
L:C$stm8s_tim1.c$1169$2_0$453:92E1
L:C$stm8s_tim1.c$1173$2_0$454:92E7
L:C$stm8s_tim1.c$1175$1_0$452:92EB
L:XG$TIM1_SelectCOM$0$0:92EB
L:C$stm8s_tim1.c$1183$1_0$456:92EC
L:C$stm8s_tim1.c$1189$1_0$456:92EC
L:G$TIM1_CCPreloadControl$0$0:92EC
L:C$stm8s_tim1.c$1191$2_0$457:92F0
L:C$stm8s_tim1.c$1195$2_0$458:92F6
L:C$stm8s_tim1.c$1197$1_0$456:92FA
L:XG$TIM1_CCPreloadControl$0$0:92FA
L:C$stm8s_tim1.c$1205$1_0$460:92FB
L:C$stm8s_tim1.c$1211$1_0$460:92FB
L:G$TIM1_OC1PreloadConfig$0$0:92FB
L:C$stm8s_tim1.c$1213$2_0$461:92FF
L:C$stm8s_tim1.c$1217$2_0$462:9305
L:C$stm8s_tim1.c$1219$1_0$460:9309
L:XG$TIM1_OC1PreloadConfig$0$0:9309
L:C$stm8s_tim1.c$1227$1_0$464:930A
L:C$stm8s_tim1.c$1233$1_0$464:930A
L:G$TIM1_OC2PreloadConfig$0$0:930A
L:C$stm8s_tim1.c$1235$2_0$465:930E
L:C$stm8s_tim1.c$1239$2_0$466:9314
L:C$stm8s_tim1.c$1241$1_0$464:9318
L:XG$TIM1_OC2PreloadConfig$0$0:9318
L:C$stm8s_tim1.c$1249$1_0$468:9319
L:C$stm8s_tim1.c$1255$1_0$468:9319
L:G$TIM1_OC3PreloadConfig$0$0:9319
L:C$stm8s_tim1.c$1257$2_0$469:931D
L:C$stm8s_tim1.c$1261$2_0$470:9323
L:C$stm8s_tim1.c$1263$1_0$468:9327
L:XG$TIM1_OC3PreloadConfig$0$0:9327
L:C$stm8s_tim1.c$1271$1_0$472:9328
L:C$stm8s_tim1.c$1277$1_0$472:9328
L:G$TIM1_OC4PreloadConfig$0$0:9328
L:C$stm8s_tim1.c$1279$2_0$473:932C
L:C$stm8s_tim1.c$1283$2_0$474:9332
L:C$stm8s_tim1.c$1285$1_0$472:9336
L:XG$TIM1_OC4PreloadConfig$0$0:9336
L:C$stm8s_tim1.c$1293$1_0$476:9337
L:C$stm8s_tim1.c$1299$1_0$476:9337
L:G$TIM1_OC1FastConfig$0$0:9337
L:C$stm8s_tim1.c$1301$2_0$477:933B
L:C$stm8s_tim1.c$1305$2_0$478:9341
L:C$stm8s_tim1.c$1307$1_0$476:9345
L:XG$TIM1_OC1FastConfig$0$0:9345
L:C$stm8s_tim1.c$1315$1_0$480:9346
L:C$stm8s_tim1.c$1321$1_0$480:9346
L:G$TIM1_OC2FastConfig$0$0:9346
L:C$stm8s_tim1.c$1323$2_0$481:934A
L:C$stm8s_tim1.c$1327$2_0$482:9350
L:C$stm8s_tim1.c$1329$1_0$480:9354
L:XG$TIM1_OC2FastConfig$0$0:9354
L:C$stm8s_tim1.c$1337$1_0$484:9355
L:C$stm8s_tim1.c$1343$1_0$484:9355
L:G$TIM1_OC3FastConfig$0$0:9355
L:C$stm8s_tim1.c$1345$2_0$485:9359
L:C$stm8s_tim1.c$1349$2_0$486:935F
L:C$stm8s_tim1.c$1351$1_0$484:9363
L:XG$TIM1_OC3FastConfig$0$0:9363
L:C$stm8s_tim1.c$1359$1_0$488:9364
L:C$stm8s_tim1.c$1365$1_0$488:9364
L:G$TIM1_OC4FastConfig$0$0:9364
L:C$stm8s_tim1.c$1367$2_0$489:9368
L:C$stm8s_tim1.c$1371$2_0$490:936E
L:C$stm8s_tim1.c$1373$1_0$488:9372
L:XG$TIM1_OC4FastConfig$0$0:9372
L:C$stm8s_tim1.c$1389$1_0$492:9373
L:C$stm8s_tim1.c$1395$1_0$492:9373
L:G$TIM1_GenerateEvent$0$0:9373
L:C$stm8s_tim1.c$1396$1_0$492:9379
L:XG$TIM1_GenerateEvent$0$0:9379
L:C$stm8s_tim1.c$1406$1_0$494:937A
L:C$stm8s_tim1.c$1412$1_0$494:937A
L:G$TIM1_OC1PolarityConfig$0$0:937A
L:C$stm8s_tim1.c$1414$2_0$495:937E
L:C$stm8s_tim1.c$1418$2_0$496:9384
L:C$stm8s_tim1.c$1420$1_0$494:9388
L:XG$TIM1_OC1PolarityConfig$0$0:9388
L:C$stm8s_tim1.c$1430$1_0$498:9389
L:C$stm8s_tim1.c$1436$1_0$498:9389
L:G$TIM1_OC1NPolarityConfig$0$0:9389
L:C$stm8s_tim1.c$1438$2_0$499:938D
L:C$stm8s_tim1.c$1442$2_0$500:9393
L:C$stm8s_tim1.c$1444$1_0$498:9397
L:XG$TIM1_OC1NPolarityConfig$0$0:9397
L:C$stm8s_tim1.c$1454$1_0$502:9398
L:C$stm8s_tim1.c$1460$1_0$502:9398
L:G$TIM1_OC2PolarityConfig$0$0:9398
L:C$stm8s_tim1.c$1462$2_0$503:939C
L:C$stm8s_tim1.c$1466$2_0$504:93A2
L:C$stm8s_tim1.c$1468$1_0$502:93A6
L:XG$TIM1_OC2PolarityConfig$0$0:93A6
L:C$stm8s_tim1.c$1478$1_0$506:93A7
L:C$stm8s_tim1.c$1484$1_0$506:93A7
L:G$TIM1_OC2NPolarityConfig$0$0:93A7
L:C$stm8s_tim1.c$1486$2_0$507:93AB
L:C$stm8s_tim1.c$1490$2_0$508:93B1
L:C$stm8s_tim1.c$1492$1_0$506:93B5
L:XG$TIM1_OC2NPolarityConfig$0$0:93B5
L:C$stm8s_tim1.c$1502$1_0$510:93B6
L:C$stm8s_tim1.c$1508$1_0$510:93B6
L:G$TIM1_OC3PolarityConfig$0$0:93B6
L:C$stm8s_tim1.c$1510$2_0$511:93BA
L:C$stm8s_tim1.c$1514$2_0$512:93C0
L:C$stm8s_tim1.c$1516$1_0$510:93C4
L:XG$TIM1_OC3PolarityConfig$0$0:93C4
L:C$stm8s_tim1.c$1527$1_0$514:93C5
L:C$stm8s_tim1.c$1533$1_0$514:93C5
L:G$TIM1_OC3NPolarityConfig$0$0:93C5
L:C$stm8s_tim1.c$1535$2_0$515:93C9
L:C$stm8s_tim1.c$1539$2_0$516:93CF
L:C$stm8s_tim1.c$1541$1_0$514:93D3
L:XG$TIM1_OC3NPolarityConfig$0$0:93D3
L:C$stm8s_tim1.c$1551$1_0$518:93D4
L:C$stm8s_tim1.c$1557$1_0$518:93D4
L:G$TIM1_OC4PolarityConfig$0$0:93D4
L:C$stm8s_tim1.c$1559$2_0$519:93D8
L:C$stm8s_tim1.c$1563$2_0$520:93DE
L:C$stm8s_tim1.c$1565$1_0$518:93E2
L:XG$TIM1_OC4PolarityConfig$0$0:93E2
L:C$stm8s_tim1.c$1579$1_0$522:93E3
L:C$stm8s_tim1.c$1585$1_0$522:93E3
L:G$TIM1_CCxCmd$0$0:93E3
L:C$stm8s_tim1.c$1588$2_0$523:93E7
L:C$stm8s_tim1.c$1590$3_0$524:93EB
L:C$stm8s_tim1.c$1594$3_0$525:93F1
L:C$stm8s_tim1.c$1598$1_0$522:93F7
L:C$stm8s_tim1.c$1601$2_0$526:93FC
L:C$stm8s_tim1.c$1603$3_0$527:9400
L:C$stm8s_tim1.c$1607$3_0$528:9406
L:C$stm8s_tim1.c$1610$1_0$522:940C
L:C$stm8s_tim1.c$1613$2_0$529:9412
L:C$stm8s_tim1.c$1615$3_0$530:9416
L:C$stm8s_tim1.c$1619$3_0$531:941C
L:C$stm8s_tim1.c$1625$2_0$532:9422
L:C$stm8s_tim1.c$1627$3_0$533:9426
L:C$stm8s_tim1.c$1631$3_0$534:942C
L:C$stm8s_tim1.c$1634$1_0$522:9430
L:XG$TIM1_CCxCmd$0$0:9430
L:C$stm8s_tim1.c$1647$1_0$536:9431
L:C$stm8s_tim1.c$1653$1_0$536:9431
L:G$TIM1_CCxNCmd$0$0:9431
L:C$stm8s_tim1.c$1656$2_0$537:9435
L:C$stm8s_tim1.c$1658$3_0$538:9439
L:C$stm8s_tim1.c$1662$3_0$539:943F
L:C$stm8s_tim1.c$1665$1_0$536:9445
L:C$stm8s_tim1.c$1668$2_0$540:944A
L:C$stm8s_tim1.c$1670$3_0$541:944E
L:C$stm8s_tim1.c$1674$3_0$542:9454
L:C$stm8s_tim1.c$1680$2_0$543:945A
L:C$stm8s_tim1.c$1682$3_0$544:945E
L:C$stm8s_tim1.c$1686$3_0$545:9464
L:C$stm8s_tim1.c$1689$1_0$536:9468
L:XG$TIM1_CCxNCmd$0$0:9468
L:C$stm8s_tim1.c$1712$1_0$547:9469
L:C$stm8s_tim1.c$1718$1_0$547:9469
L:G$TIM1_SelectOCxM$0$0:9469
L:C$stm8s_tim1.c$1721$2_0$548:946D
L:C$stm8s_tim1.c$1724$2_0$548:9471
L:C$stm8s_tim1.c$1725$2_0$548:9476
L:C$stm8s_tim1.c$1727$1_0$547:947D
L:C$stm8s_tim1.c$1730$2_0$549:9482
L:C$stm8s_tim1.c$1733$2_0$549:9486
L:C$stm8s_tim1.c$1734$2_0$549:948B
L:C$stm8s_tim1.c$1736$1_0$547:9492
L:C$stm8s_tim1.c$1739$2_0$550:9498
L:C$stm8s_tim1.c$1742$2_0$550:94A0
L:C$stm8s_tim1.c$1743$2_0$550:94A5
L:C$stm8s_tim1.c$1748$2_0$551:94AC
L:C$stm8s_tim1.c$1751$2_0$551:94B0
L:C$stm8s_tim1.c$1752$2_0$551:94B5
L:C$stm8s_tim1.c$1754$1_0$547:94BA
L:XG$TIM1_SelectOCxM$0$0:94BA
L:C$stm8s_tim1.c$1762$1_0$553:94BB
L:G$TIM1_SetCounter$0$0:94BB
L:C$stm8s_tim1.c$1765$1_0$553:94BD
L:C$stm8s_tim1.c$1766$1_0$553:94C8
L:C$stm8s_tim1.c$1767$1_0$553:94CF
L:XG$TIM1_SetCounter$0$0:94CF
L:C$stm8s_tim1.c$1775$1_0$555:94D0
L:G$TIM1_SetAutoreload$0$0:94D0
L:C$stm8s_tim1.c$1778$1_0$555:94D2
L:C$stm8s_tim1.c$1779$1_0$555:94DD
L:C$stm8s_tim1.c$1780$1_0$555:94E4
L:XG$TIM1_SetAutoreload$0$0:94E4
L:C$stm8s_tim1.c$1788$1_0$557:94E5
L:G$TIM1_SetCompare1$0$0:94E5
L:C$stm8s_tim1.c$1791$1_0$557:94E7
L:C$stm8s_tim1.c$1792$1_0$557:94F2
L:C$stm8s_tim1.c$1793$1_0$557:94F9
L:XG$TIM1_SetCompare1$0$0:94F9
L:C$stm8s_tim1.c$1801$1_0$559:94FA
L:G$TIM1_SetCompare2$0$0:94FA
L:C$stm8s_tim1.c$1804$1_0$559:94FC
L:C$stm8s_tim1.c$1805$1_0$559:9507
L:C$stm8s_tim1.c$1806$1_0$559:950E
L:XG$TIM1_SetCompare2$0$0:950E
L:C$stm8s_tim1.c$1814$1_0$561:950F
L:G$TIM1_SetCompare3$0$0:950F
L:C$stm8s_tim1.c$1817$1_0$561:9511
L:C$stm8s_tim1.c$1818$1_0$561:951C
L:C$stm8s_tim1.c$1819$1_0$561:9523
L:XG$TIM1_SetCompare3$0$0:9523
L:C$stm8s_tim1.c$1827$1_0$563:9524
L:G$TIM1_SetCompare4$0$0:9524
L:C$stm8s_tim1.c$1830$1_0$563:9526
L:C$stm8s_tim1.c$1831$1_0$563:9531
L:C$stm8s_tim1.c$1832$1_0$563:9538
L:XG$TIM1_SetCompare4$0$0:9538
L:C$stm8s_tim1.c$1844$1_0$565:9539
L:C$stm8s_tim1.c$1850$1_0$565:9539
L:G$TIM1_SetIC1Prescaler$0$0:9539
L:C$stm8s_tim1.c$1851$1_0$565:953E
L:C$stm8s_tim1.c$1852$1_0$565:9543
L:XG$TIM1_SetIC1Prescaler$0$0:9543
L:C$stm8s_tim1.c$1864$1_0$567:9544
L:C$stm8s_tim1.c$1871$1_0$567:9544
L:G$TIM1_SetIC2Prescaler$0$0:9544
L:C$stm8s_tim1.c$1872$1_0$567:9549
L:C$stm8s_tim1.c$1873$1_0$567:954E
L:XG$TIM1_SetIC2Prescaler$0$0:954E
L:C$stm8s_tim1.c$1885$1_0$569:954F
L:C$stm8s_tim1.c$1892$1_0$569:954F
L:G$TIM1_SetIC3Prescaler$0$0:954F
L:C$stm8s_tim1.c$1893$1_0$569:9554
L:C$stm8s_tim1.c$1894$1_0$569:9559
L:XG$TIM1_SetIC3Prescaler$0$0:9559
L:C$stm8s_tim1.c$1906$1_0$571:955A
L:C$stm8s_tim1.c$1913$1_0$571:955A
L:G$TIM1_SetIC4Prescaler$0$0:955A
L:C$stm8s_tim1.c$1914$1_0$571:955F
L:C$stm8s_tim1.c$1915$1_0$571:9564
L:XG$TIM1_SetIC4Prescaler$0$0:9564
L:C$stm8s_tim1.c$1922$1_0$573:9565
L:G$TIM1_GetCapture1$0$0:9565
L:C$stm8s_tim1.c$1929$1_0$573:9567
L:C$stm8s_tim1.c$1930$1_0$573:956B
L:C$stm8s_tim1.c$1932$1_0$573:956E
L:C$stm8s_tim1.c$1933$1_0$573:9570
L:C$stm8s_tim1.c$1935$1_0$573:957A
L:C$stm8s_tim1.c$1936$1_0$573:957C
L:XG$TIM1_GetCapture1$0$0:957C
L:C$stm8s_tim1.c$1943$1_0$575:957D
L:G$TIM1_GetCapture2$0$0:957D
L:C$stm8s_tim1.c$1950$1_0$575:957F
L:C$stm8s_tim1.c$1951$1_0$575:9583
L:C$stm8s_tim1.c$1953$1_0$575:9586
L:C$stm8s_tim1.c$1954$1_0$575:9588
L:C$stm8s_tim1.c$1956$1_0$575:9592
L:C$stm8s_tim1.c$1957$1_0$575:9594
L:XG$TIM1_GetCapture2$0$0:9594
L:C$stm8s_tim1.c$1964$1_0$577:9595
L:G$TIM1_GetCapture3$0$0:9595
L:C$stm8s_tim1.c$1970$1_0$577:9597
L:C$stm8s_tim1.c$1971$1_0$577:959B
L:C$stm8s_tim1.c$1973$1_0$577:959E
L:C$stm8s_tim1.c$1974$1_0$577:95A0
L:C$stm8s_tim1.c$1976$1_0$577:95AA
L:C$stm8s_tim1.c$1977$1_0$577:95AC
L:XG$TIM1_GetCapture3$0$0:95AC
L:C$stm8s_tim1.c$1984$1_0$579:95AD
L:G$TIM1_GetCapture4$0$0:95AD
L:C$stm8s_tim1.c$1990$1_0$579:95AF
L:C$stm8s_tim1.c$1991$1_0$579:95B3
L:C$stm8s_tim1.c$1993$1_0$579:95B6
L:C$stm8s_tim1.c$1994$1_0$579:95B8
L:C$stm8s_tim1.c$1996$1_0$579:95C2
L:C$stm8s_tim1.c$1997$1_0$579:95C4
L:XG$TIM1_GetCapture4$0$0:95C4
L:C$stm8s_tim1.c$2004$1_0$581:95C5
L:G$TIM1_GetCounter$0$0:95C5
L:C$stm8s_tim1.c$2008$1_0$581:95C7
L:C$stm8s_tim1.c$2011$1_0$581:95CE
L:C$stm8s_tim1.c$2012$1_0$581:95DF
L:XG$TIM1_GetCounter$0$0:95DF
L:C$stm8s_tim1.c$2019$1_0$583:95E0
L:G$TIM1_GetPrescaler$0$0:95E0
L:C$stm8s_tim1.c$2023$1_0$583:95E2
L:C$stm8s_tim1.c$2026$1_0$583:95E9
L:C$stm8s_tim1.c$2027$1_0$583:95FA
L:XG$TIM1_GetPrescaler$0$0:95FA
L:C$stm8s_tim1.c$2047$1_0$585:95FB
L:G$TIM1_GetFlagStatus$0$0:95FB
L:C$stm8s_tim1.c$2055$1_0$585:95FD
L:C$stm8s_tim1.c$2056$1_0$585:9608
L:C$stm8s_tim1.c$2058$1_0$585:960E
L:C$stm8s_tim1.c$2060$2_0$586:9617
L:C$stm8s_tim1.c$2064$2_0$587:961B
L:C$stm8s_tim1.c$2066$1_0$585:961C
L:C$stm8s_tim1.c$2067$1_0$585:961E
L:XG$TIM1_GetFlagStatus$0$0:961E
L:C$stm8s_tim1.c$2087$1_0$589:961F
L:C$stm8s_tim1.c$2093$1_0$589:961F
L:G$TIM1_ClearFlag$0$0:961F
L:C$stm8s_tim1.c$2094$1_0$589:9625
L:C$stm8s_tim1.c$2096$1_0$589:962D
L:XG$TIM1_ClearFlag$0$0:962D
L:C$stm8s_tim1.c$2112$1_0$591:962E
L:G$TIM1_GetITStatus$0$0:962E
L:C$stm8s_tim1.c$2120$1_0$591:962F
L:C$stm8s_tim1.c$2122$1_0$591:9636
L:C$stm8s_tim1.c$2124$1_0$591:963B
L:C$stm8s_tim1.c$2126$2_0$592:9642
L:C$stm8s_tim1.c$2130$2_0$593:9646
L:C$stm8s_tim1.c$2132$1_0$591:9647
L:C$stm8s_tim1.c$2133$1_0$591:9649
L:XG$TIM1_GetITStatus$0$0:9649
L:C$stm8s_tim1.c$2149$1_0$595:964A
L:C$stm8s_tim1.c$2155$1_0$595:964A
L:G$TIM1_ClearITPendingBit$0$0:964A
L:C$stm8s_tim1.c$2156$1_0$595:9650
L:XG$TIM1_ClearITPendingBit$0$0:9650
L:C$stm8s_tim1.c$2174$1_0$597:9651
L:Fstm8s_tim1$TI1_Config$0$0:9651
L:C$stm8s_tim1.c$2179$1_0$597:9652
L:C$stm8s_tim1.c$2182$1_0$597:9656
L:C$stm8s_tim1.c$2183$1_0$597:965D
L:C$stm8s_tim1.c$2186$1_0$597:9669
L:C$stm8s_tim1.c$2188$2_0$598:966D
L:C$stm8s_tim1.c$2192$2_0$599:9673
L:C$stm8s_tim1.c$2196$1_0$597:9677
L:C$stm8s_tim1.c$2197$1_0$597:967C
L:XFstm8s_tim1$TI1_Config$0$0:967C
L:C$stm8s_tim1.c$2215$1_0$601:967D
L:Fstm8s_tim1$TI2_Config$0$0:967D
L:C$stm8s_tim1.c$2220$1_0$601:967E
L:C$stm8s_tim1.c$2223$1_0$601:9682
L:C$stm8s_tim1.c$2224$1_0$601:9689
L:C$stm8s_tim1.c$2226$1_0$601:9695
L:C$stm8s_tim1.c$2228$2_0$602:9699
L:C$stm8s_tim1.c$2232$2_0$603:969F
L:C$stm8s_tim1.c$2235$1_0$601:96A3
L:C$stm8s_tim1.c$2236$1_0$601:96A8
L:XFstm8s_tim1$TI2_Config$0$0:96A8
L:C$stm8s_tim1.c$2254$1_0$605:96A9
L:Fstm8s_tim1$TI3_Config$0$0:96A9
L:C$stm8s_tim1.c$2259$1_0$605:96AA
L:C$stm8s_tim1.c$2262$1_0$605:96B2
L:C$stm8s_tim1.c$2263$1_0$605:96B9
L:C$stm8s_tim1.c$2266$1_0$605:96C5
L:C$stm8s_tim1.c$2268$2_0$606:96C9
L:C$stm8s_tim1.c$2272$2_0$607:96CF
L:C$stm8s_tim1.c$2275$1_0$605:96D3
L:C$stm8s_tim1.c$2276$1_0$605:96D8
L:XFstm8s_tim1$TI3_Config$0$0:96D8
L:C$stm8s_tim1.c$2294$1_0$609:96D9
L:Fstm8s_tim1$TI4_Config$0$0:96D9
L:C$stm8s_tim1.c$2299$1_0$609:96DA
L:C$stm8s_tim1.c$2302$1_0$609:96DE
L:C$stm8s_tim1.c$2303$1_0$609:96E5
L:C$stm8s_tim1.c$2306$1_0$609:96F1
L:C$stm8s_tim1.c$2308$2_0$610:96F5
L:C$stm8s_tim1.c$2312$2_0$611:96FB
L:C$stm8s_tim1.c$2316$1_0$609:96FF
L:C$stm8s_tim1.c$2317$1_0$609:9704
L:XFstm8s_tim1$TI4_Config$0$0:9704
L:C$stm8s_tim2.c$52$0_0$349:9705
L:C$stm8s_tim2.c$54$1_0$349:9705
L:G$TIM2_DeInit$0$0:9705
L:C$stm8s_tim2.c$55$1_0$349:9709
L:C$stm8s_tim2.c$56$1_0$349:970D
L:C$stm8s_tim2.c$59$1_0$349:9711
L:C$stm8s_tim2.c$60$1_0$349:9715
L:C$stm8s_tim2.c$64$1_0$349:9719
L:C$stm8s_tim2.c$65$1_0$349:971D
L:C$stm8s_tim2.c$66$1_0$349:9721
L:C$stm8s_tim2.c$67$1_0$349:9725
L:C$stm8s_tim2.c$68$1_0$349:9729
L:C$stm8s_tim2.c$69$1_0$349:972D
L:C$stm8s_tim2.c$70$1_0$349:9731
L:C$stm8s_tim2.c$71$1_0$349:9735
L:C$stm8s_tim2.c$72$1_0$349:9739
L:C$stm8s_tim2.c$73$1_0$349:973D
L:C$stm8s_tim2.c$74$1_0$349:9741
L:C$stm8s_tim2.c$75$1_0$349:9745
L:C$stm8s_tim2.c$76$1_0$349:9749
L:C$stm8s_tim2.c$77$1_0$349:974D
L:C$stm8s_tim2.c$78$1_0$349:9751
L:C$stm8s_tim2.c$79$1_0$349:9755
L:C$stm8s_tim2.c$80$1_0$349:9759
L:C$stm8s_tim2.c$81$1_0$349:975D
L:XG$TIM2_DeInit$0$0:975D
L:C$stm8s_tim2.c$89$1_0$351:975E
L:G$TIM2_TimeBaseInit$0$0:975E
L:C$stm8s_tim2.c$93$1_0$351:9760
L:C$stm8s_tim2.c$95$1_0$351:9766
L:C$stm8s_tim2.c$96$1_0$351:9771
L:C$stm8s_tim2.c$97$1_0$351:9778
L:XG$TIM2_TimeBaseInit$0$0:9778
L:C$stm8s_tim2.c$108$1_0$353:9779
L:G$TIM2_OC1Init$0$0:9779
L:C$stm8s_tim2.c$119$1_0$353:977B
L:C$stm8s_tim2.c$121$1_0$353:9783
L:C$stm8s_tim2.c$122$1_0$353:978E
L:C$stm8s_tim2.c$125$1_0$353:9799
L:C$stm8s_tim2.c$126$1_0$353:979E
L:C$stm8s_tim2.c$129$1_0$353:97A3
L:C$stm8s_tim2.c$130$1_0$353:97A8
L:C$stm8s_tim2.c$131$1_0$353:97AF
L:XG$TIM2_OC1Init$0$0:97AF
L:C$stm8s_tim2.c$142$1_0$355:97B0
L:G$TIM2_OC2Init$0$0:97B0
L:C$stm8s_tim2.c$154$1_0$355:97B2
L:C$stm8s_tim2.c$156$1_0$355:97BA
L:C$stm8s_tim2.c$157$1_0$355:97C5
L:C$stm8s_tim2.c$161$1_0$355:97D0
L:C$stm8s_tim2.c$162$1_0$355:97D5
L:C$stm8s_tim2.c$166$1_0$355:97DA
L:C$stm8s_tim2.c$167$1_0$355:97DF
L:C$stm8s_tim2.c$168$1_0$355:97E6
L:XG$TIM2_OC2Init$0$0:97E6
L:C$stm8s_tim2.c$179$1_0$357:97E7
L:G$TIM2_OC3Init$0$0:97E7
L:C$stm8s_tim2.c$189$1_0$357:97E9
L:C$stm8s_tim2.c$191$1_0$357:97F1
L:C$stm8s_tim2.c$192$1_0$357:97FC
L:C$stm8s_tim2.c$195$1_0$357:9807
L:C$stm8s_tim2.c$196$1_0$357:980C
L:C$stm8s_tim2.c$199$1_0$357:9811
L:C$stm8s_tim2.c$200$1_0$357:9816
L:C$stm8s_tim2.c$201$1_0$357:981D
L:XG$TIM2_OC3Init$0$0:981D
L:C$stm8s_tim2.c$212$1_0$359:981E
L:C$stm8s_tim2.c$225$1_0$359:981E
L:G$TIM2_ICInit$0$0:981E
L:C$stm8s_tim2.c$228$2_0$360:9822
L:C$stm8s_tim2.c$233$2_0$360:9830
L:C$stm8s_tim2.c$235$1_0$359:9839
L:C$stm8s_tim2.c$238$2_0$361:983E
L:C$stm8s_tim2.c$243$2_0$361:984C
L:C$stm8s_tim2.c$248$2_0$362:9855
L:C$stm8s_tim2.c$253$2_0$362:9863
L:C$stm8s_tim2.c$255$1_0$359:986A
L:XG$TIM2_ICInit$0$0:986A
L:C$stm8s_tim2.c$266$1_0$364:986B
L:G$TIM2_PWMIConfig$0$0:986B
L:C$stm8s_tim2.c$282$1_0$364:986D
L:C$stm8s_tim2.c$284$2_0$365:9873
L:C$stm8s_tim2.c$288$2_0$366:9879
L:C$stm8s_tim2.c$292$1_0$364:987B
L:C$stm8s_tim2.c$294$2_0$367:9880
L:C$stm8s_tim2.c$298$2_0$368:9886
L:C$stm8s_tim2.c$301$1_0$364:988A
L:C$stm8s_tim2.c$304$2_0$369:988E
L:C$stm8s_tim2.c$308$2_0$369:989C
L:C$stm8s_tim2.c$311$2_0$369:98A3
L:C$stm8s_tim2.c$314$2_0$369:98B1
L:C$stm8s_tim2.c$319$2_0$370:98BA
L:C$stm8s_tim2.c$323$2_0$370:98C8
L:C$stm8s_tim2.c$326$2_0$370:98CF
L:C$stm8s_tim2.c$329$2_0$370:98DD
L:C$stm8s_tim2.c$331$1_0$364:98E6
L:XG$TIM2_PWMIConfig$0$0:98E6
L:C$stm8s_tim2.c$339$1_0$372:98E7
L:C$stm8s_tim2.c$345$1_0$372:98E7
L:G$TIM2_Cmd$0$0:98E7
L:C$stm8s_tim2.c$347$2_0$373:98EB
L:C$stm8s_tim2.c$351$2_0$374:98F1
L:C$stm8s_tim2.c$353$1_0$372:98F5
L:XG$TIM2_Cmd$0$0:98F5
L:C$stm8s_tim2.c$368$1_0$376:98F6
L:G$TIM2_ITConfig$0$0:98F6
L:C$stm8s_tim2.c$374$1_0$376:98F7
L:C$stm8s_tim2.c$377$2_0$377:98FB
L:C$stm8s_tim2.c$382$2_0$378:9905
L:C$stm8s_tim2.c$384$1_0$376:9913
L:XG$TIM2_ITConfig$0$0:9913
L:C$stm8s_tim2.c$392$1_0$380:9914
L:C$stm8s_tim2.c$398$1_0$380:9914
L:G$TIM2_UpdateDisableConfig$0$0:9914
L:C$stm8s_tim2.c$400$2_0$381:9918
L:C$stm8s_tim2.c$404$2_0$382:991E
L:C$stm8s_tim2.c$406$1_0$380:9922
L:XG$TIM2_UpdateDisableConfig$0$0:9922
L:C$stm8s_tim2.c$416$1_0$384:9923
L:C$stm8s_tim2.c$422$1_0$384:9923
L:G$TIM2_UpdateRequestConfig$0$0:9923
L:C$stm8s_tim2.c$424$2_0$385:9927
L:C$stm8s_tim2.c$428$2_0$386:992D
L:C$stm8s_tim2.c$430$1_0$384:9931
L:XG$TIM2_UpdateRequestConfig$0$0:9931
L:C$stm8s_tim2.c$440$1_0$388:9932
L:C$stm8s_tim2.c$446$1_0$388:9932
L:G$TIM2_SelectOnePulseMode$0$0:9932
L:C$stm8s_tim2.c$448$2_0$389:9936
L:C$stm8s_tim2.c$452$2_0$390:993C
L:C$stm8s_tim2.c$454$1_0$388:9940
L:XG$TIM2_SelectOnePulseMode$0$0:9940
L:C$stm8s_tim2.c$484$1_0$392:9941
L:C$stm8s_tim2.c$492$1_0$392:9941
L:G$TIM2_PrescalerConfig$0$0:9941
L:C$stm8s_tim2.c$495$1_0$392:9947
L:C$stm8s_tim2.c$496$1_0$392:994D
L:XG$TIM2_PrescalerConfig$0$0:994D
L:C$stm8s_tim2.c$507$1_0$394:994E
L:C$stm8s_tim2.c$513$1_0$394:994E
L:G$TIM2_ForcedOC1Config$0$0:994E
L:C$stm8s_tim2.c$514$1_0$394:9953
L:C$stm8s_tim2.c$515$1_0$394:9958
L:XG$TIM2_ForcedOC1Config$0$0:9958
L:C$stm8s_tim2.c$526$1_0$396:9959
L:C$stm8s_tim2.c$532$1_0$396:9959
L:G$TIM2_ForcedOC2Config$0$0:9959
L:C$stm8s_tim2.c$533$1_0$396:995E
L:C$stm8s_tim2.c$534$1_0$396:9963
L:XG$TIM2_ForcedOC2Config$0$0:9963
L:C$stm8s_tim2.c$545$1_0$398:9964
L:C$stm8s_tim2.c$551$1_0$398:9964
L:G$TIM2_ForcedOC3Config$0$0:9964
L:C$stm8s_tim2.c$552$1_0$398:9969
L:C$stm8s_tim2.c$553$1_0$398:996E
L:XG$TIM2_ForcedOC3Config$0$0:996E
L:C$stm8s_tim2.c$561$1_0$400:996F
L:C$stm8s_tim2.c$567$1_0$400:996F
L:G$TIM2_ARRPreloadConfig$0$0:996F
L:C$stm8s_tim2.c$569$2_0$401:9973
L:C$stm8s_tim2.c$573$2_0$402:9979
L:C$stm8s_tim2.c$575$1_0$400:997D
L:XG$TIM2_ARRPreloadConfig$0$0:997D
L:C$stm8s_tim2.c$583$1_0$404:997E
L:C$stm8s_tim2.c$589$1_0$404:997E
L:G$TIM2_OC1PreloadConfig$0$0:997E
L:C$stm8s_tim2.c$591$2_0$405:9982
L:C$stm8s_tim2.c$595$2_0$406:9988
L:C$stm8s_tim2.c$597$1_0$404:998C
L:XG$TIM2_OC1PreloadConfig$0$0:998C
L:C$stm8s_tim2.c$605$1_0$408:998D
L:C$stm8s_tim2.c$611$1_0$408:998D
L:G$TIM2_OC2PreloadConfig$0$0:998D
L:C$stm8s_tim2.c$613$2_0$409:9991
L:C$stm8s_tim2.c$617$2_0$410:9997
L:C$stm8s_tim2.c$619$1_0$408:999B
L:XG$TIM2_OC2PreloadConfig$0$0:999B
L:C$stm8s_tim2.c$627$1_0$412:999C
L:C$stm8s_tim2.c$633$1_0$412:999C
L:G$TIM2_OC3PreloadConfig$0$0:999C
L:C$stm8s_tim2.c$635$2_0$413:99A0
L:C$stm8s_tim2.c$639$2_0$414:99A6
L:C$stm8s_tim2.c$641$1_0$412:99AA
L:XG$TIM2_OC3PreloadConfig$0$0:99AA
L:C$stm8s_tim2.c$653$1_0$416:99AB
L:C$stm8s_tim2.c$659$1_0$416:99AB
L:G$TIM2_GenerateEvent$0$0:99AB
L:C$stm8s_tim2.c$660$1_0$416:99B1
L:XG$TIM2_GenerateEvent$0$0:99B1
L:C$stm8s_tim2.c$670$1_0$418:99B2
L:C$stm8s_tim2.c$676$1_0$418:99B2
L:G$TIM2_OC1PolarityConfig$0$0:99B2
L:C$stm8s_tim2.c$678$2_0$419:99B6
L:C$stm8s_tim2.c$682$2_0$420:99BC
L:C$stm8s_tim2.c$684$1_0$418:99C0
L:XG$TIM2_OC1PolarityConfig$0$0:99C0
L:C$stm8s_tim2.c$694$1_0$422:99C1
L:C$stm8s_tim2.c$700$1_0$422:99C1
L:G$TIM2_OC2PolarityConfig$0$0:99C1
L:C$stm8s_tim2.c$702$2_0$423:99C5
L:C$stm8s_tim2.c$706$2_0$424:99CB
L:C$stm8s_tim2.c$708$1_0$422:99CF
L:XG$TIM2_OC2PolarityConfig$0$0:99CF
L:C$stm8s_tim2.c$718$1_0$426:99D0
L:C$stm8s_tim2.c$724$1_0$426:99D0
L:G$TIM2_OC3PolarityConfig$0$0:99D0
L:C$stm8s_tim2.c$726$2_0$427:99D4
L:C$stm8s_tim2.c$730$2_0$428:99DA
L:C$stm8s_tim2.c$732$1_0$426:99DE
L:XG$TIM2_OC3PolarityConfig$0$0:99DE
L:C$stm8s_tim2.c$745$1_0$430:99DF
L:C$stm8s_tim2.c$751$1_0$430:99DF
L:G$TIM2_CCxCmd$0$0:99DF
L:C$stm8s_tim2.c$754$2_0$431:99E3
L:C$stm8s_tim2.c$756$3_0$432:99E7
L:C$stm8s_tim2.c$760$3_0$433:99ED
L:C$stm8s_tim2.c$764$1_0$430:99F3
L:C$stm8s_tim2.c$767$2_0$434:99F8
L:C$stm8s_tim2.c$769$3_0$435:99FC
L:C$stm8s_tim2.c$773$3_0$436:9A02
L:C$stm8s_tim2.c$779$2_0$437:9A08
L:C$stm8s_tim2.c$781$3_0$438:9A0C
L:C$stm8s_tim2.c$785$3_0$439:9A12
L:C$stm8s_tim2.c$788$1_0$430:9A16
L:XG$TIM2_CCxCmd$0$0:9A16
L:C$stm8s_tim2.c$810$1_0$441:9A17
L:C$stm8s_tim2.c$816$1_0$441:9A17
L:G$TIM2_SelectOCxM$0$0:9A17
L:C$stm8s_tim2.c$819$2_0$442:9A1B
L:C$stm8s_tim2.c$822$2_0$442:9A1F
L:C$stm8s_tim2.c$823$2_0$442:9A24
L:C$stm8s_tim2.c$825$1_0$441:9A2B
L:C$stm8s_tim2.c$828$2_0$443:9A30
L:C$stm8s_tim2.c$831$2_0$443:9A34
L:C$stm8s_tim2.c$832$2_0$443:9A39
L:C$stm8s_tim2.c$837$2_0$444:9A40
L:C$stm8s_tim2.c$840$2_0$444:9A44
L:C$stm8s_tim2.c$841$2_0$444:9A49
L:C$stm8s_tim2.c$843$1_0$441:9A4E
L:XG$TIM2_SelectOCxM$0$0:9A4E
L:C$stm8s_tim2.c$851$1_0$446:9A4F
L:G$TIM2_SetCounter$0$0:9A4F
L:C$stm8s_tim2.c$854$1_0$446:9A51
L:C$stm8s_tim2.c$855$1_0$446:9A5C
L:C$stm8s_tim2.c$856$1_0$446:9A63
L:XG$TIM2_SetCounter$0$0:9A63
L:C$stm8s_tim2.c$864$1_0$448:9A64
L:G$TIM2_SetAutoreload$0$0:9A64
L:C$stm8s_tim2.c$867$1_0$448:9A66
L:C$stm8s_tim2.c$868$1_0$448:9A71
L:C$stm8s_tim2.c$869$1_0$448:9A78
L:XG$TIM2_SetAutoreload$0$0:9A78
L:C$stm8s_tim2.c$877$1_0$450:9A79
L:G$TIM2_SetCompare1$0$0:9A79
L:C$stm8s_tim2.c$880$1_0$450:9A7B
L:C$stm8s_tim2.c$881$1_0$450:9A86
L:C$stm8s_tim2.c$882$1_0$450:9A8D
L:XG$TIM2_SetCompare1$0$0:9A8D
L:C$stm8s_tim2.c$890$1_0$452:9A8E
L:G$TIM2_SetCompare2$0$0:9A8E
L:C$stm8s_tim2.c$893$1_0$452:9A90
L:C$stm8s_tim2.c$894$1_0$452:9A9B
L:C$stm8s_tim2.c$895$1_0$452:9AA2
L:XG$TIM2_SetCompare2$0$0:9AA2
L:C$stm8s_tim2.c$903$1_0$454:9AA3
L:G$TIM2_SetCompare3$0$0:9AA3
L:C$stm8s_tim2.c$906$1_0$454:9AA5
L:C$stm8s_tim2.c$907$1_0$454:9AB0
L:C$stm8s_tim2.c$908$1_0$454:9AB7
L:XG$TIM2_SetCompare3$0$0:9AB7
L:C$stm8s_tim2.c$920$1_0$456:9AB8
L:C$stm8s_tim2.c$926$1_0$456:9AB8
L:G$TIM2_SetIC1Prescaler$0$0:9AB8
L:C$stm8s_tim2.c$927$1_0$456:9ABD
L:C$stm8s_tim2.c$928$1_0$456:9AC2
L:XG$TIM2_SetIC1Prescaler$0$0:9AC2
L:C$stm8s_tim2.c$940$1_0$458:9AC3
L:C$stm8s_tim2.c$946$1_0$458:9AC3
L:G$TIM2_SetIC2Prescaler$0$0:9AC3
L:C$stm8s_tim2.c$947$1_0$458:9AC8
L:C$stm8s_tim2.c$948$1_0$458:9ACD
L:XG$TIM2_SetIC2Prescaler$0$0:9ACD
L:C$stm8s_tim2.c$960$1_0$460:9ACE
L:C$stm8s_tim2.c$966$1_0$460:9ACE
L:G$TIM2_SetIC3Prescaler$0$0:9ACE
L:C$stm8s_tim2.c$967$1_0$460:9AD3
L:C$stm8s_tim2.c$968$1_0$460:9AD8
L:XG$TIM2_SetIC3Prescaler$0$0:9AD8
L:C$stm8s_tim2.c$975$1_0$462:9AD9
L:G$TIM2_GetCapture1$0$0:9AD9
L:C$stm8s_tim2.c$981$1_0$462:9ADB
L:C$stm8s_tim2.c$982$1_0$462:9ADF
L:C$stm8s_tim2.c$984$1_0$462:9AE2
L:C$stm8s_tim2.c$985$1_0$462:9AE4
L:C$stm8s_tim2.c$987$1_0$462:9AEE
L:C$stm8s_tim2.c$988$1_0$462:9AF0
L:XG$TIM2_GetCapture1$0$0:9AF0
L:C$stm8s_tim2.c$995$1_0$464:9AF1
L:G$TIM2_GetCapture2$0$0:9AF1
L:C$stm8s_tim2.c$1001$1_0$464:9AF3
L:C$stm8s_tim2.c$1002$1_0$464:9AF7
L:C$stm8s_tim2.c$1004$1_0$464:9AFA
L:C$stm8s_tim2.c$1005$1_0$464:9AFC
L:C$stm8s_tim2.c$1007$1_0$464:9B06
L:C$stm8s_tim2.c$1008$1_0$464:9B08
L:XG$TIM2_GetCapture2$0$0:9B08
L:C$stm8s_tim2.c$1015$1_0$466:9B09
L:G$TIM2_GetCapture3$0$0:9B09
L:C$stm8s_tim2.c$1021$1_0$466:9B0B
L:C$stm8s_tim2.c$1022$1_0$466:9B0F
L:C$stm8s_tim2.c$1024$1_0$466:9B12
L:C$stm8s_tim2.c$1025$1_0$466:9B14
L:C$stm8s_tim2.c$1027$1_0$466:9B1E
L:C$stm8s_tim2.c$1028$1_0$466:9B20
L:XG$TIM2_GetCapture3$0$0:9B20
L:C$stm8s_tim2.c$1035$1_0$468:9B21
L:G$TIM2_GetCounter$0$0:9B21
L:C$stm8s_tim2.c$1039$1_0$468:9B23
L:C$stm8s_tim2.c$1041$1_0$468:9B2A
L:C$stm8s_tim2.c$1042$1_0$468:9B3B
L:XG$TIM2_GetCounter$0$0:9B3B
L:C$stm8s_tim2.c$1049$1_0$470:9B3C
L:C$stm8s_tim2.c$1052$1_0$470:9B3C
L:G$TIM2_GetPrescaler$0$0:9B3C
L:C$stm8s_tim2.c$1053$1_0$470:9B3F
L:XG$TIM2_GetPrescaler$0$0:9B3F
L:C$stm8s_tim2.c$1068$1_0$472:9B40
L:G$TIM2_GetFlagStatus$0$0:9B40
L:C$stm8s_tim2.c$1076$1_0$472:9B42
L:C$stm8s_tim2.c$1077$1_0$472:9B4D
L:C$stm8s_tim2.c$1079$1_0$472:9B53
L:C$stm8s_tim2.c$1081$2_0$473:9B5C
L:C$stm8s_tim2.c$1085$2_0$474:9B60
L:C$stm8s_tim2.c$1087$1_0$472:9B61
L:C$stm8s_tim2.c$1088$1_0$472:9B63
L:XG$TIM2_GetFlagStatus$0$0:9B63
L:C$stm8s_tim2.c$1103$1_0$476:9B64
L:C$stm8s_tim2.c$1109$1_0$476:9B64
L:G$TIM2_ClearFlag$0$0:9B64
L:C$stm8s_tim2.c$1111$1_0$476:9B6A
L:C$stm8s_tim2.c$1112$1_0$476:9B70
L:XG$TIM2_ClearFlag$0$0:9B70
L:C$stm8s_tim2.c$1124$1_0$478:9B71
L:G$TIM2_GetITStatus$0$0:9B71
L:C$stm8s_tim2.c$1132$1_0$478:9B72
L:C$stm8s_tim2.c$1134$1_0$478:9B79
L:C$stm8s_tim2.c$1136$1_0$478:9B7E
L:C$stm8s_tim2.c$1138$2_0$479:9B85
L:C$stm8s_tim2.c$1142$2_0$480:9B89
L:C$stm8s_tim2.c$1144$1_0$478:9B8A
L:C$stm8s_tim2.c$1145$1_0$478:9B8C
L:XG$TIM2_GetITStatus$0$0:9B8C
L:C$stm8s_tim2.c$1157$1_0$482:9B8D
L:C$stm8s_tim2.c$1163$1_0$482:9B8D
L:G$TIM2_ClearITPendingBit$0$0:9B8D
L:C$stm8s_tim2.c$1164$1_0$482:9B93
L:XG$TIM2_ClearITPendingBit$0$0:9B93
L:C$stm8s_tim2.c$1182$1_0$484:9B94
L:Fstm8s_tim2$TI1_Config$0$0:9B94
L:C$stm8s_tim2.c$1187$1_0$484:9B95
L:C$stm8s_tim2.c$1190$1_0$484:9B99
L:C$stm8s_tim2.c$1191$1_0$484:9BA0
L:C$stm8s_tim2.c$1194$1_0$484:9BAC
L:C$stm8s_tim2.c$1196$2_0$485:9BB0
L:C$stm8s_tim2.c$1200$2_0$486:9BB6
L:C$stm8s_tim2.c$1203$1_0$484:9BBA
L:C$stm8s_tim2.c$1204$1_0$484:9BBF
L:XFstm8s_tim2$TI1_Config$0$0:9BBF
L:C$stm8s_tim2.c$1222$1_0$488:9BC0
L:Fstm8s_tim2$TI2_Config$0$0:9BC0
L:C$stm8s_tim2.c$1227$1_0$488:9BC1
L:C$stm8s_tim2.c$1230$1_0$488:9BC5
L:C$stm8s_tim2.c$1231$1_0$488:9BCC
L:C$stm8s_tim2.c$1235$1_0$488:9BD8
L:C$stm8s_tim2.c$1237$2_0$489:9BDC
L:C$stm8s_tim2.c$1241$2_0$490:9BE2
L:C$stm8s_tim2.c$1245$1_0$488:9BE6
L:C$stm8s_tim2.c$1246$1_0$488:9BEB
L:XFstm8s_tim2$TI2_Config$0$0:9BEB
L:C$stm8s_tim2.c$1262$1_0$492:9BEC
L:Fstm8s_tim2$TI3_Config$0$0:9BEC
L:C$stm8s_tim2.c$1266$1_0$492:9BED
L:C$stm8s_tim2.c$1269$1_0$492:9BF1
L:C$stm8s_tim2.c$1270$1_0$492:9BF8
L:C$stm8s_tim2.c$1274$1_0$492:9C04
L:C$stm8s_tim2.c$1276$2_0$493:9C08
L:C$stm8s_tim2.c$1280$2_0$494:9C0E
L:C$stm8s_tim2.c$1283$1_0$492:9C12
L:C$stm8s_tim2.c$1284$1_0$492:9C17
L:XFstm8s_tim2$TI3_Config$0$0:9C17
L:C$stm8s_tim3.c$51$0_0$348:9C18
L:C$stm8s_tim3.c$53$1_0$348:9C18
L:G$TIM3_DeInit$0$0:9C18
L:C$stm8s_tim3.c$54$1_0$348:9C1C
L:C$stm8s_tim3.c$55$1_0$348:9C20
L:C$stm8s_tim3.c$58$1_0$348:9C24
L:C$stm8s_tim3.c$61$1_0$348:9C28
L:C$stm8s_tim3.c$62$1_0$348:9C2C
L:C$stm8s_tim3.c$63$1_0$348:9C30
L:C$stm8s_tim3.c$64$1_0$348:9C34
L:C$stm8s_tim3.c$65$1_0$348:9C38
L:C$stm8s_tim3.c$66$1_0$348:9C3C
L:C$stm8s_tim3.c$67$1_0$348:9C40
L:C$stm8s_tim3.c$68$1_0$348:9C44
L:C$stm8s_tim3.c$69$1_0$348:9C48
L:C$stm8s_tim3.c$70$1_0$348:9C4C
L:C$stm8s_tim3.c$71$1_0$348:9C50
L:C$stm8s_tim3.c$72$1_0$348:9C54
L:C$stm8s_tim3.c$73$1_0$348:9C58
L:C$stm8s_tim3.c$74$1_0$348:9C5C
L:XG$TIM3_DeInit$0$0:9C5C
L:C$stm8s_tim3.c$82$1_0$350:9C5D
L:G$TIM3_TimeBaseInit$0$0:9C5D
L:C$stm8s_tim3.c$86$1_0$350:9C5F
L:C$stm8s_tim3.c$88$1_0$350:9C65
L:C$stm8s_tim3.c$89$1_0$350:9C70
L:C$stm8s_tim3.c$90$1_0$350:9C77
L:XG$TIM3_TimeBaseInit$0$0:9C77
L:C$stm8s_tim3.c$100$1_0$352:9C78
L:G$TIM3_OC1Init$0$0:9C78
L:C$stm8s_tim3.c$111$1_0$352:9C7A
L:C$stm8s_tim3.c$113$1_0$352:9C82
L:C$stm8s_tim3.c$116$1_0$352:9C98
L:C$stm8s_tim3.c$119$1_0$352:9CA2
L:C$stm8s_tim3.c$120$1_0$352:9CA7
L:C$stm8s_tim3.c$121$1_0$352:9CAE
L:XG$TIM3_OC1Init$0$0:9CAE
L:C$stm8s_tim3.c$131$1_0$354:9CAF
L:G$TIM3_OC2Init$0$0:9CAF
L:C$stm8s_tim3.c$143$1_0$354:9CB1
L:C$stm8s_tim3.c$145$1_0$354:9CB9
L:C$stm8s_tim3.c$149$1_0$354:9CCF
L:C$stm8s_tim3.c$153$1_0$354:9CD9
L:C$stm8s_tim3.c$154$1_0$354:9CDE
L:C$stm8s_tim3.c$155$1_0$354:9CE5
L:XG$TIM3_OC2Init$0$0:9CE5
L:C$stm8s_tim3.c$166$1_0$356:9CE6
L:C$stm8s_tim3.c$179$1_0$356:9CE6
L:G$TIM3_ICInit$0$0:9CE6
L:C$stm8s_tim3.c$182$2_0$357:9CEB
L:C$stm8s_tim3.c$187$2_0$357:9CF9
L:C$stm8s_tim3.c$192$2_0$358:9D02
L:C$stm8s_tim3.c$197$2_0$358:9D10
L:C$stm8s_tim3.c$199$1_0$356:9D17
L:XG$TIM3_ICInit$0$0:9D17
L:C$stm8s_tim3.c$210$1_0$360:9D18
L:G$TIM3_PWMIConfig$0$0:9D18
L:C$stm8s_tim3.c$226$1_0$360:9D1A
L:C$stm8s_tim3.c$228$2_0$361:9D20
L:C$stm8s_tim3.c$232$2_0$362:9D26
L:C$stm8s_tim3.c$236$1_0$360:9D28
L:C$stm8s_tim3.c$238$2_0$363:9D2D
L:C$stm8s_tim3.c$242$2_0$364:9D33
L:C$stm8s_tim3.c$245$1_0$360:9D37
L:C$stm8s_tim3.c$248$2_0$365:9D3C
L:C$stm8s_tim3.c$252$2_0$365:9D4A
L:C$stm8s_tim3.c$255$2_0$365:9D51
L:C$stm8s_tim3.c$258$2_0$365:9D5F
L:C$stm8s_tim3.c$263$2_0$366:9D68
L:C$stm8s_tim3.c$267$2_0$366:9D76
L:C$stm8s_tim3.c$270$2_0$366:9D7D
L:C$stm8s_tim3.c$273$2_0$366:9D8B
L:C$stm8s_tim3.c$275$1_0$360:9D94
L:XG$TIM3_PWMIConfig$0$0:9D94
L:C$stm8s_tim3.c$283$1_0$368:9D95
L:C$stm8s_tim3.c$289$1_0$368:9D95
L:G$TIM3_Cmd$0$0:9D95
L:C$stm8s_tim3.c$291$2_0$369:9D99
L:C$stm8s_tim3.c$295$2_0$370:9D9F
L:C$stm8s_tim3.c$297$1_0$368:9DA3
L:XG$TIM3_Cmd$0$0:9DA3
L:C$stm8s_tim3.c$311$1_0$372:9DA4
L:G$TIM3_ITConfig$0$0:9DA4
L:C$stm8s_tim3.c$317$1_0$372:9DA5
L:C$stm8s_tim3.c$320$2_0$373:9DA9
L:C$stm8s_tim3.c$325$2_0$374:9DB3
L:C$stm8s_tim3.c$327$1_0$372:9DC1
L:XG$TIM3_ITConfig$0$0:9DC1
L:C$stm8s_tim3.c$335$1_0$376:9DC2
L:C$stm8s_tim3.c$341$1_0$376:9DC2
L:G$TIM3_UpdateDisableConfig$0$0:9DC2
L:C$stm8s_tim3.c$343$2_0$377:9DC6
L:C$stm8s_tim3.c$347$2_0$378:9DCC
L:C$stm8s_tim3.c$349$1_0$376:9DD0
L:XG$TIM3_UpdateDisableConfig$0$0:9DD0
L:C$stm8s_tim3.c$359$1_0$380:9DD1
L:C$stm8s_tim3.c$365$1_0$380:9DD1
L:G$TIM3_UpdateRequestConfig$0$0:9DD1
L:C$stm8s_tim3.c$367$2_0$381:9DD5
L:C$stm8s_tim3.c$371$2_0$382:9DDB
L:C$stm8s_tim3.c$373$1_0$380:9DDF
L:XG$TIM3_UpdateRequestConfig$0$0:9DDF
L:C$stm8s_tim3.c$383$1_0$384:9DE0
L:C$stm8s_tim3.c$389$1_0$384:9DE0
L:G$TIM3_SelectOnePulseMode$0$0:9DE0
L:C$stm8s_tim3.c$391$2_0$385:9DE4
L:C$stm8s_tim3.c$395$2_0$386:9DEA
L:C$stm8s_tim3.c$397$1_0$384:9DEE
L:XG$TIM3_SelectOnePulseMode$0$0:9DEE
L:C$stm8s_tim3.c$427$1_0$388:9DEF
L:C$stm8s_tim3.c$435$1_0$388:9DEF
L:G$TIM3_PrescalerConfig$0$0:9DEF
L:C$stm8s_tim3.c$438$1_0$388:9DF5
L:C$stm8s_tim3.c$439$1_0$388:9DFB
L:XG$TIM3_PrescalerConfig$0$0:9DFB
L:C$stm8s_tim3.c$450$1_0$390:9DFC
L:C$stm8s_tim3.c$456$1_0$390:9DFC
L:G$TIM3_ForcedOC1Config$0$0:9DFC
L:C$stm8s_tim3.c$457$1_0$390:9E06
L:XG$TIM3_ForcedOC1Config$0$0:9E06
L:C$stm8s_tim3.c$468$1_0$392:9E07
L:C$stm8s_tim3.c$474$1_0$392:9E07
L:G$TIM3_ForcedOC2Config$0$0:9E07
L:C$stm8s_tim3.c$475$1_0$392:9E11
L:XG$TIM3_ForcedOC2Config$0$0:9E11
L:C$stm8s_tim3.c$483$1_0$394:9E12
L:C$stm8s_tim3.c$489$1_0$394:9E12
L:G$TIM3_ARRPreloadConfig$0$0:9E12
L:C$stm8s_tim3.c$491$2_0$395:9E16
L:C$stm8s_tim3.c$495$2_0$396:9E1C
L:C$stm8s_tim3.c$497$1_0$394:9E20
L:XG$TIM3_ARRPreloadConfig$0$0:9E20
L:C$stm8s_tim3.c$505$1_0$398:9E21
L:C$stm8s_tim3.c$511$1_0$398:9E21
L:G$TIM3_OC1PreloadConfig$0$0:9E21
L:C$stm8s_tim3.c$513$2_0$399:9E25
L:C$stm8s_tim3.c$517$2_0$400:9E2B
L:C$stm8s_tim3.c$519$1_0$398:9E2F
L:XG$TIM3_OC1PreloadConfig$0$0:9E2F
L:C$stm8s_tim3.c$527$1_0$402:9E30
L:C$stm8s_tim3.c$533$1_0$402:9E30
L:G$TIM3_OC2PreloadConfig$0$0:9E30
L:C$stm8s_tim3.c$535$2_0$403:9E34
L:C$stm8s_tim3.c$539$2_0$404:9E3A
L:C$stm8s_tim3.c$541$1_0$402:9E3E
L:XG$TIM3_OC2PreloadConfig$0$0:9E3E
L:C$stm8s_tim3.c$552$1_0$406:9E3F
L:C$stm8s_tim3.c$558$1_0$406:9E3F
L:G$TIM3_GenerateEvent$0$0:9E3F
L:C$stm8s_tim3.c$559$1_0$406:9E45
L:XG$TIM3_GenerateEvent$0$0:9E45
L:C$stm8s_tim3.c$569$1_0$408:9E46
L:C$stm8s_tim3.c$575$1_0$408:9E46
L:G$TIM3_OC1PolarityConfig$0$0:9E46
L:C$stm8s_tim3.c$577$2_0$409:9E4A
L:C$stm8s_tim3.c$581$2_0$410:9E50
L:C$stm8s_tim3.c$583$1_0$408:9E54
L:XG$TIM3_OC1PolarityConfig$0$0:9E54
L:C$stm8s_tim3.c$593$1_0$412:9E55
L:C$stm8s_tim3.c$599$1_0$412:9E55
L:G$TIM3_OC2PolarityConfig$0$0:9E55
L:C$stm8s_tim3.c$601$2_0$413:9E59
L:C$stm8s_tim3.c$605$2_0$414:9E5F
L:C$stm8s_tim3.c$607$1_0$412:9E63
L:XG$TIM3_OC2PolarityConfig$0$0:9E63
L:C$stm8s_tim3.c$619$1_0$416:9E64
L:C$stm8s_tim3.c$625$1_0$416:9E64
L:G$TIM3_CCxCmd$0$0:9E64
L:C$stm8s_tim3.c$628$2_0$417:9E68
L:C$stm8s_tim3.c$630$3_0$418:9E6C
L:C$stm8s_tim3.c$634$3_0$419:9E72
L:C$stm8s_tim3.c$641$2_0$420:9E78
L:C$stm8s_tim3.c$643$3_0$421:9E7C
L:C$stm8s_tim3.c$647$3_0$422:9E82
L:C$stm8s_tim3.c$650$1_0$416:9E86
L:XG$TIM3_CCxCmd$0$0:9E86
L:C$stm8s_tim3.c$671$1_0$424:9E87
L:C$stm8s_tim3.c$677$1_0$424:9E87
L:G$TIM3_SelectOCxM$0$0:9E87
L:C$stm8s_tim3.c$680$2_0$425:9E8B
L:C$stm8s_tim3.c$683$2_0$425:9E8F
L:C$stm8s_tim3.c$688$2_0$426:9E9B
L:C$stm8s_tim3.c$691$2_0$426:9E9F
L:C$stm8s_tim3.c$693$1_0$424:9EA9
L:XG$TIM3_SelectOCxM$0$0:9EA9
L:C$stm8s_tim3.c$701$1_0$428:9EAA
L:G$TIM3_SetCounter$0$0:9EAA
L:C$stm8s_tim3.c$704$1_0$428:9EAC
L:C$stm8s_tim3.c$705$1_0$428:9EB7
L:C$stm8s_tim3.c$706$1_0$428:9EBE
L:XG$TIM3_SetCounter$0$0:9EBE
L:C$stm8s_tim3.c$714$1_0$430:9EBF
L:G$TIM3_SetAutoreload$0$0:9EBF
L:C$stm8s_tim3.c$717$1_0$430:9EC1
L:C$stm8s_tim3.c$718$1_0$430:9ECC
L:C$stm8s_tim3.c$719$1_0$430:9ED3
L:XG$TIM3_SetAutoreload$0$0:9ED3
L:C$stm8s_tim3.c$727$1_0$432:9ED4
L:G$TIM3_SetCompare1$0$0:9ED4
L:C$stm8s_tim3.c$730$1_0$432:9ED6
L:C$stm8s_tim3.c$731$1_0$432:9EE1
L:C$stm8s_tim3.c$732$1_0$432:9EE8
L:XG$TIM3_SetCompare1$0$0:9EE8
L:C$stm8s_tim3.c$740$1_0$434:9EE9
L:G$TIM3_SetCompare2$0$0:9EE9
L:C$stm8s_tim3.c$743$1_0$434:9EEB
L:C$stm8s_tim3.c$744$1_0$434:9EF6
L:C$stm8s_tim3.c$745$1_0$434:9EFD
L:XG$TIM3_SetCompare2$0$0:9EFD
L:C$stm8s_tim3.c$757$1_0$436:9EFE
L:C$stm8s_tim3.c$763$1_0$436:9EFE
L:G$TIM3_SetIC1Prescaler$0$0:9EFE
L:C$stm8s_tim3.c$764$1_0$436:9F08
L:XG$TIM3_SetIC1Prescaler$0$0:9F08
L:C$stm8s_tim3.c$776$1_0$438:9F09
L:C$stm8s_tim3.c$782$1_0$438:9F09
L:G$TIM3_SetIC2Prescaler$0$0:9F09
L:C$stm8s_tim3.c$783$1_0$438:9F13
L:XG$TIM3_SetIC2Prescaler$0$0:9F13
L:C$stm8s_tim3.c$790$1_0$440:9F14
L:G$TIM3_GetCapture1$0$0:9F14
L:C$stm8s_tim3.c$796$1_0$440:9F16
L:C$stm8s_tim3.c$797$1_0$440:9F1A
L:C$stm8s_tim3.c$799$1_0$440:9F1D
L:C$stm8s_tim3.c$800$1_0$440:9F1F
L:C$stm8s_tim3.c$802$1_0$440:9F29
L:C$stm8s_tim3.c$803$1_0$440:9F2B
L:XG$TIM3_GetCapture1$0$0:9F2B
L:C$stm8s_tim3.c$810$1_0$442:9F2C
L:G$TIM3_GetCapture2$0$0:9F2C
L:C$stm8s_tim3.c$816$1_0$442:9F2E
L:C$stm8s_tim3.c$817$1_0$442:9F32
L:C$stm8s_tim3.c$819$1_0$442:9F35
L:C$stm8s_tim3.c$820$1_0$442:9F37
L:C$stm8s_tim3.c$822$1_0$442:9F41
L:C$stm8s_tim3.c$823$1_0$442:9F43
L:XG$TIM3_GetCapture2$0$0:9F43
L:C$stm8s_tim3.c$830$1_0$444:9F44
L:G$TIM3_GetCounter$0$0:9F44
L:C$stm8s_tim3.c$834$1_0$444:9F46
L:C$stm8s_tim3.c$836$1_0$444:9F4D
L:C$stm8s_tim3.c$837$1_0$444:9F5E
L:XG$TIM3_GetCounter$0$0:9F5E
L:C$stm8s_tim3.c$844$1_0$446:9F5F
L:C$stm8s_tim3.c$847$1_0$446:9F5F
L:G$TIM3_GetPrescaler$0$0:9F5F
L:C$stm8s_tim3.c$848$1_0$446:9F62
L:XG$TIM3_GetPrescaler$0$0:9F62
L:C$stm8s_tim3.c$861$1_0$448:9F63
L:G$TIM3_GetFlagStatus$0$0:9F63
L:C$stm8s_tim3.c$869$1_0$448:9F65
L:C$stm8s_tim3.c$870$1_0$448:9F70
L:C$stm8s_tim3.c$872$1_0$448:9F76
L:C$stm8s_tim3.c$874$2_0$449:9F7F
L:C$stm8s_tim3.c$878$2_0$450:9F83
L:C$stm8s_tim3.c$880$1_0$448:9F84
L:C$stm8s_tim3.c$881$1_0$448:9F86
L:XG$TIM3_GetFlagStatus$0$0:9F86
L:C$stm8s_tim3.c$894$1_0$452:9F87
L:C$stm8s_tim3.c$900$1_0$452:9F87
L:G$TIM3_ClearFlag$0$0:9F87
L:C$stm8s_tim3.c$901$1_0$452:9F8D
L:C$stm8s_tim3.c$902$1_0$452:9F93
L:XG$TIM3_ClearFlag$0$0:9F93
L:C$stm8s_tim3.c$913$1_0$454:9F94
L:G$TIM3_GetITStatus$0$0:9F94
L:C$stm8s_tim3.c$921$1_0$454:9F95
L:C$stm8s_tim3.c$923$1_0$454:9F9C
L:C$stm8s_tim3.c$925$1_0$454:9FA1
L:C$stm8s_tim3.c$927$2_0$455:9FA8
L:C$stm8s_tim3.c$931$2_0$456:9FAC
L:C$stm8s_tim3.c$933$1_0$454:9FAD
L:C$stm8s_tim3.c$934$1_0$454:9FAF
L:XG$TIM3_GetITStatus$0$0:9FAF
L:C$stm8s_tim3.c$945$1_0$458:9FB0
L:C$stm8s_tim3.c$951$1_0$458:9FB0
L:G$TIM3_ClearITPendingBit$0$0:9FB0
L:C$stm8s_tim3.c$952$1_0$458:9FB6
L:XG$TIM3_ClearITPendingBit$0$0:9FB6
L:C$stm8s_tim3.c$970$1_0$460:9FB7
L:Fstm8s_tim3$TI1_Config$0$0:9FB7
L:C$stm8s_tim3.c$975$1_0$460:9FB8
L:C$stm8s_tim3.c$978$1_0$460:9FBC
L:C$stm8s_tim3.c$981$1_0$460:9FCF
L:C$stm8s_tim3.c$983$2_0$461:9FD3
L:C$stm8s_tim3.c$987$2_0$462:9FD9
L:C$stm8s_tim3.c$990$1_0$460:9FDD
L:C$stm8s_tim3.c$991$1_0$460:9FE2
L:XFstm8s_tim3$TI1_Config$0$0:9FE2
L:C$stm8s_tim3.c$1009$1_0$464:9FE3
L:Fstm8s_tim3$TI2_Config$0$0:9FE3
L:C$stm8s_tim3.c$1014$1_0$464:9FE4
L:C$stm8s_tim3.c$1017$1_0$464:9FE8
L:C$stm8s_tim3.c$1019$1_0$464:9FEF
L:C$stm8s_tim3.c$1022$1_0$464:9FFB
L:C$stm8s_tim3.c$1024$2_0$465:9FFF
L:C$stm8s_tim3.c$1028$2_0$466:A005
L:C$stm8s_tim3.c$1032$1_0$464:A009
L:C$stm8s_tim3.c$1033$1_0$464:A00E
L:XFstm8s_tim3$TI2_Config$0$0:A00E
L:C$stm8s_exti.c$53$0_0$346:A00F
L:C$stm8s_exti.c$55$1_0$346:A00F
L:G$EXTI_DeInit$0$0:A00F
L:C$stm8s_exti.c$56$1_0$346:A013
L:C$stm8s_exti.c$57$1_0$346:A017
L:XG$EXTI_DeInit$0$0:A017
L:C$stm8s_exti.c$70$1_0$348:A018
L:G$EXTI_SetExtIntSensitivity$0$0:A018
L:C$stm8s_exti.c$77$1_0$348:A019
L:C$stm8s_exti.c$79$2_0$349:A035
L:C$stm8s_exti.c$80$2_0$349:A035
L:C$stm8s_exti.c$81$2_0$349:A03D
L:C$stm8s_exti.c$82$2_0$349:A045
L:C$stm8s_exti.c$83$2_0$349:A048
L:C$stm8s_exti.c$84$2_0$349:A048
L:C$stm8s_exti.c$85$2_0$349:A050
L:C$stm8s_exti.c$86$2_0$349:A05E
L:C$stm8s_exti.c$87$2_0$349:A061
L:C$stm8s_exti.c$88$2_0$349:A061
L:C$stm8s_exti.c$89$2_0$349:A069
L:C$stm8s_exti.c$90$2_0$349:A078
L:C$stm8s_exti.c$91$2_0$349:A07A
L:C$stm8s_exti.c$92$2_0$349:A07A
L:C$stm8s_exti.c$93$2_0$349:A082
L:C$stm8s_exti.c$94$2_0$349:A093
L:C$stm8s_exti.c$95$2_0$349:A095
L:C$stm8s_exti.c$96$2_0$349:A095
L:C$stm8s_exti.c$97$2_0$349:A09D
L:C$stm8s_exti.c$101$1_0$348:A0A5
L:C$stm8s_exti.c$102$1_0$348:A0A6
L:XG$EXTI_SetExtIntSensitivity$0$0:A0A6
L:C$stm8s_exti.c$111$1_0$351:A0A7
L:C$stm8s_exti.c$117$1_0$351:A0A7
L:G$EXTI_SetTLISensitivity$0$0:A0A7
L:C$stm8s_exti.c$118$1_0$351:A0AF
L:C$stm8s_exti.c$119$1_0$351:A0B7
L:XG$EXTI_SetTLISensitivity$0$0:A0B7
L:C$stm8s_exti.c$126$1_0$353:A0B8
L:C$stm8s_exti.c$128$2_0$353:A0B8
L:G$EXTI_GetExtIntSensitivity$0$0:A0B8
L:C$stm8s_exti.c$133$1_0$353:A0B9
L:C$stm8s_exti.c$135$2_0$354:A0D7
L:C$stm8s_exti.c$136$2_0$354:A0D7
L:C$stm8s_exti.c$137$2_0$354:A0DC
L:C$stm8s_exti.c$138$2_0$354:A0DE
L:C$stm8s_exti.c$139$2_0$354:A0DE
L:C$stm8s_exti.c$140$2_0$354:A0E5
L:C$stm8s_exti.c$141$2_0$354:A0E7
L:C$stm8s_exti.c$142$2_0$354:A0E7
L:C$stm8s_exti.c$143$2_0$354:A0EF
L:C$stm8s_exti.c$144$2_0$354:A0F1
L:C$stm8s_exti.c$145$2_0$354:A0F1
L:C$stm8s_exti.c$146$2_0$354:A0FB
L:C$stm8s_exti.c$147$2_0$354:A0FD
L:C$stm8s_exti.c$148$2_0$354:A0FD
L:C$stm8s_exti.c$152$1_0$353:A102
L:C$stm8s_exti.c$154$1_0$353:A102
L:C$stm8s_exti.c$155$1_0$353:A102
L:XG$EXTI_GetExtIntSensitivity$0$0:A102
L:C$stm8s_exti.c$162$1_0$356:A103
L:C$stm8s_exti.c$167$1_0$356:A103
L:G$EXTI_GetTLISensitivity$0$0:A103
L:C$stm8s_exti.c$169$1_0$356:A108
L:C$stm8s_exti.c$170$1_0$356:A108
L:XG$EXTI_GetTLISensitivity$0$0:A108
L:C$stm8s_adc1.c$52$0_0$346:A109
L:C$stm8s_adc1.c$54$1_0$346:A109
L:G$ADC1_DeInit$0$0:A109
L:C$stm8s_adc1.c$55$1_0$346:A10D
L:C$stm8s_adc1.c$56$1_0$346:A111
L:C$stm8s_adc1.c$57$1_0$346:A115
L:C$stm8s_adc1.c$58$1_0$346:A119
L:C$stm8s_adc1.c$59$1_0$346:A11D
L:C$stm8s_adc1.c$60$1_0$346:A121
L:C$stm8s_adc1.c$61$1_0$346:A125
L:C$stm8s_adc1.c$62$1_0$346:A129
L:C$stm8s_adc1.c$63$1_0$346:A12D
L:C$stm8s_adc1.c$64$1_0$346:A131
L:C$stm8s_adc1.c$65$1_0$346:A135
L:C$stm8s_adc1.c$66$1_0$346:A139
L:XG$ADC1_DeInit$0$0:A139
L:C$stm8s_adc1.c$88$1_0$348:A13A
L:C$stm8s_adc1.c$93$1_0$348:A13A
L:G$ADC1_Init$0$0:A13A
L:C$stm8s_adc1.c$95$1_0$348:A148
L:C$stm8s_adc1.c$100$1_0$348:A14F
L:C$stm8s_adc1.c$105$1_0$348:A15A
L:C$stm8s_adc1.c$108$1_0$348:A165
L:C$stm8s_adc1.c$109$1_0$348:A169
L:XG$ADC1_Init$0$0:A169
L:C$stm8s_adc1.c$116$1_0$350:A16A
L:C$stm8s_adc1.c$121$1_0$350:A16A
L:G$ADC1_Cmd$0$0:A16A
L:C$stm8s_adc1.c$123$2_0$351:A16E
L:C$stm8s_adc1.c$127$2_0$352:A174
L:C$stm8s_adc1.c$129$1_0$350:A178
L:XG$ADC1_Cmd$0$0:A178
L:C$stm8s_adc1.c$136$1_0$354:A179
L:C$stm8s_adc1.c$141$1_0$354:A179
L:G$ADC1_ScanModeCmd$0$0:A179
L:C$stm8s_adc1.c$143$2_0$355:A17D
L:C$stm8s_adc1.c$147$2_0$356:A183
L:C$stm8s_adc1.c$149$1_0$354:A187
L:XG$ADC1_ScanModeCmd$0$0:A187
L:C$stm8s_adc1.c$156$1_0$358:A188
L:C$stm8s_adc1.c$161$1_0$358:A188
L:G$ADC1_DataBufferCmd$0$0:A188
L:C$stm8s_adc1.c$163$2_0$359:A18C
L:C$stm8s_adc1.c$167$2_0$360:A192
L:C$stm8s_adc1.c$169$1_0$358:A196
L:XG$ADC1_DataBufferCmd$0$0:A196
L:C$stm8s_adc1.c$180$1_0$362:A197
L:G$ADC1_ITConfig$0$0:A197
L:C$stm8s_adc1.c$182$1_0$362:A198
L:C$stm8s_adc1.c$185$2_0$363:A19C
L:C$stm8s_adc1.c$190$2_0$364:A1AA
L:C$stm8s_adc1.c$192$1_0$362:A1B8
L:XG$ADC1_ITConfig$0$0:A1B8
L:C$stm8s_adc1.c$200$1_0$366:A1B9
L:C$stm8s_adc1.c$203$1_0$366:A1B9
L:G$ADC1_PrescalerConfig$0$0:A1B9
L:C$stm8s_adc1.c$205$1_0$366:A1C1
L:C$stm8s_adc1.c$206$1_0$366:A1C9
L:XG$ADC1_PrescalerConfig$0$0:A1C9
L:C$stm8s_adc1.c$216$1_0$368:A1CA
L:G$ADC1_SchmittTriggerConfig$0$0:A1CA
L:C$stm8s_adc1.c$218$1_0$368:A1CB
L:C$stm8s_adc1.c$220$2_0$369:A1D0
L:C$stm8s_adc1.c$222$3_0$370:A1D4
L:C$stm8s_adc1.c$223$3_0$370:A1DB
L:C$stm8s_adc1.c$227$3_0$371:A1E5
L:C$stm8s_adc1.c$228$3_0$371:A1EC
L:C$stm8s_adc1.c$231$1_0$368:A1F6
L:C$stm8s_adc1.c$233$2_0$372:A1FC
L:C$stm8s_adc1.c$235$3_0$373:A200
L:C$stm8s_adc1.c$239$3_0$374:A21A
L:C$stm8s_adc1.c$244$2_0$375:A233
L:C$stm8s_adc1.c$246$3_0$376:A237
L:C$stm8s_adc1.c$250$3_0$377:A256
L:C$stm8s_adc1.c$253$1_0$368:A273
L:XG$ADC1_SchmittTriggerConfig$0$0:A273
L:C$stm8s_adc1.c$265$1_0$379:A274
L:C$stm8s_adc1.c$268$1_0$379:A274
L:G$ADC1_ConversionConfig$0$0:A274
L:C$stm8s_adc1.c$270$1_0$379:A278
L:C$stm8s_adc1.c$272$1_0$379:A280
L:C$stm8s_adc1.c$275$2_0$380:A285
L:C$stm8s_adc1.c$280$2_0$381:A28B
L:C$stm8s_adc1.c$284$1_0$379:A28F
L:C$stm8s_adc1.c$286$1_0$379:A297
L:C$stm8s_adc1.c$287$1_0$379:A29F
L:XG$ADC1_ConversionConfig$0$0:A29F
L:C$stm8s_adc1.c$299$1_0$383:A2A0
L:C$stm8s_adc1.c$302$1_0$383:A2A0
L:G$ADC1_ExternalTriggerConfig$0$0:A2A0
L:C$stm8s_adc1.c$304$1_0$383:A2A8
L:C$stm8s_adc1.c$307$2_0$384:A2AC
L:C$stm8s_adc1.c$312$2_0$385:A2B2
L:C$stm8s_adc1.c$316$1_0$383:A2B6
L:C$stm8s_adc1.c$317$1_0$383:A2BE
L:XG$ADC1_ExternalTriggerConfig$0$0:A2BE
L:C$stm8s_adc1.c$328$1_0$387:A2BF
L:C$stm8s_adc1.c$330$1_0$387:A2BF
L:G$ADC1_StartConversion$0$0:A2BF
L:C$stm8s_adc1.c$331$1_0$387:A2C3
L:XG$ADC1_StartConversion$0$0:A2C3
L:C$stm8s_adc1.c$340$1_0$389:A2C4
L:G$ADC1_GetConversionValue$0$0:A2C4
L:C$stm8s_adc1.c$345$1_0$389:A2C6
L:C$stm8s_adc1.c$348$2_0$390:A2CD
L:C$stm8s_adc1.c$350$2_0$390:A2D1
L:C$stm8s_adc1.c$352$2_0$390:A2D4
L:C$stm8s_adc1.c$357$2_0$391:A2E8
L:C$stm8s_adc1.c$359$2_0$391:A2EE
L:C$stm8s_adc1.c$361$2_0$391:A2F1
L:C$stm8s_adc1.c$364$1_0$389:A305
L:C$stm8s_adc1.c$365$1_0$389:A309
L:XG$ADC1_GetConversionValue$0$0:A309
L:C$stm8s_adc1.c$375$1_0$393:A30A
L:G$ADC1_AWDChannelConfig$0$0:A30A
L:C$stm8s_adc1.c$381$1_0$393:A30B
L:C$stm8s_adc1.c$383$2_0$394:A311
L:C$stm8s_adc1.c$385$3_0$395:A315
L:C$stm8s_adc1.c$389$3_0$396:A32E
L:C$stm8s_adc1.c$394$2_0$397:A348
L:C$stm8s_adc1.c$396$3_0$398:A34C
L:C$stm8s_adc1.c$400$3_0$399:A36A
L:C$stm8s_adc1.c$403$1_0$393:A388
L:XG$ADC1_AWDChannelConfig$0$0:A388
L:C$stm8s_adc1.c$411$1_0$401:A389
L:C$stm8s_adc1.c$413$1_0$401:A389
L:G$ADC1_SetHighThreshold$0$0:A389
L:C$stm8s_adc1.c$414$1_0$401:A391
L:C$stm8s_adc1.c$415$1_0$401:A396
L:XG$ADC1_SetHighThreshold$0$0:A396
L:C$stm8s_adc1.c$423$1_0$403:A397
L:C$stm8s_adc1.c$425$1_0$403:A397
L:G$ADC1_SetLowThreshold$0$0:A397
L:C$stm8s_adc1.c$426$1_0$403:A39C
L:C$stm8s_adc1.c$427$1_0$403:A3A4
L:XG$ADC1_SetLowThreshold$0$0:A3A4
L:C$stm8s_adc1.c$436$1_0$405:A3A5
L:G$ADC1_GetBufferValue$0$0:A3A5
L:C$stm8s_adc1.c$444$1_0$405:A3A7
L:C$stm8s_adc1.c$447$2_0$406:A3AE
L:C$stm8s_adc1.c$449$2_0$406:A3BA
L:C$stm8s_adc1.c$451$2_0$406:A3C0
L:C$stm8s_adc1.c$456$2_0$407:A3D4
L:C$stm8s_adc1.c$458$2_0$407:A3E5
L:C$stm8s_adc1.c$460$2_0$407:A3E9
L:C$stm8s_adc1.c$463$1_0$405:A3FD
L:C$stm8s_adc1.c$464$1_0$405:A401
L:XG$ADC1_GetBufferValue$0$0:A401
L:C$stm8s_adc1.c$472$1_0$409:A402
L:G$ADC1_GetAWDChannelStatus$0$0:A402
L:C$stm8s_adc1.c$479$1_0$409:A403
L:C$stm8s_adc1.c$481$2_0$410:A409
L:C$stm8s_adc1.c$485$2_0$411:A41F
L:C$stm8s_adc1.c$488$1_0$409:A438
L:C$stm8s_adc1.c$489$1_0$409:A43A
L:XG$ADC1_GetAWDChannelStatus$0$0:A43A
L:C$stm8s_adc1.c$497$1_0$413:A43B
L:G$ADC1_GetFlagStatus$0$0:A43B
L:C$stm8s_adc1.c$502$1_0$413:A43D
L:C$stm8s_adc1.c$505$2_0$414:A44D
L:C$stm8s_adc1.c$507$1_0$413:A454
L:C$stm8s_adc1.c$510$2_0$415:A460
L:C$stm8s_adc1.c$511$2_0$415:A465
L:C$stm8s_adc1.c$513$3_0$416:A46A
L:C$stm8s_adc1.c$517$3_0$417:A480
L:C$stm8s_adc1.c$522$2_0$418:A499
L:C$stm8s_adc1.c$524$1_0$413:A49E
L:C$stm8s_adc1.c$526$1_0$413:A4A0
L:XG$ADC1_GetFlagStatus$0$0:A4A0
L:C$stm8s_adc1.c$534$1_0$420:A4A1
L:G$ADC1_ClearFlag$0$0:A4A1
L:C$stm8s_adc1.c$541$1_0$420:A4A3
L:C$stm8s_adc1.c$544$2_0$421:A4B5
L:C$stm8s_adc1.c$546$1_0$420:A4BB
L:C$stm8s_adc1.c$549$2_0$422:A4C7
L:C$stm8s_adc1.c$550$2_0$422:A4CC
L:C$stm8s_adc1.c$552$3_0$423:A4D1
L:C$stm8s_adc1.c$556$3_0$424:A4EB
L:C$stm8s_adc1.c$561$2_0$425:A508
L:C$stm8s_adc1.c$563$1_0$420:A517
L:XG$ADC1_ClearFlag$0$0:A517
L:C$stm8s_adc1.c$583$1_0$427:A518
L:G$ADC1_GetITStatus$0$0:A518
L:C$stm8s_adc1.c$591$1_0$427:A519
L:C$stm8s_adc1.c$594$1_0$427:A525
L:C$stm8s_adc1.c$595$2_0$428:A52A
L:C$stm8s_adc1.c$597$3_0$429:A52F
L:C$stm8s_adc1.c$601$3_0$430:A545
L:C$stm8s_adc1.c$606$2_0$431:A55E
L:C$stm8s_adc1.c$608$1_0$427:A567
L:C$stm8s_adc1.c$609$1_0$427:A569
L:XG$ADC1_GetITStatus$0$0:A569
L:C$stm8s_adc1.c$629$1_0$433:A56A
L:G$ADC1_ClearITPendingBit$0$0:A56A
L:C$stm8s_adc1.c$636$1_0$433:A56B
L:C$stm8s_adc1.c$639$1_0$433:A577
L:C$stm8s_adc1.c$640$2_0$434:A57C
L:C$stm8s_adc1.c$642$3_0$435:A581
L:C$stm8s_adc1.c$646$3_0$436:A59B
L:C$stm8s_adc1.c$651$2_0$437:A5B8
L:C$stm8s_adc1.c$653$1_0$433:A5C6
L:XG$ADC1_ClearITPendingBit$0$0:A5C6
L:C$stm8s_flash.c$87$0_0$346:A5C7
L:C$stm8s_flash.c$93$1_0$346:A5C7
L:G$FLASH_Unlock$0$0:A5C7
L:C$stm8s_flash.c$95$2_0$347:A5CD
L:C$stm8s_flash.c$96$2_0$347:A5D1
L:C$stm8s_flash.c$101$2_0$348:A5D7
L:C$stm8s_flash.c$102$2_0$348:A5DB
L:C$stm8s_flash.c$104$1_0$346:A5DF
L:XG$FLASH_Unlock$0$0:A5DF
L:C$stm8s_flash.c$112$1_0$350:A5E0
L:C$stm8s_flash.c$118$1_0$350:A5E0
L:G$FLASH_Lock$0$0:A5E0
L:C$stm8s_flash.c$119$1_0$350:A5E8
L:XG$FLASH_Lock$0$0:A5E8
L:C$stm8s_flash.c$126$1_0$352:A5E9
L:C$stm8s_flash.c$128$1_0$352:A5E9
L:G$FLASH_DeInit$0$0:A5E9
L:C$stm8s_flash.c$129$1_0$352:A5ED
L:C$stm8s_flash.c$130$1_0$352:A5F1
L:C$stm8s_flash.c$131$1_0$352:A5F5
L:C$stm8s_flash.c$132$1_0$352:A5F9
L:C$stm8s_flash.c$133$1_0$352:A5FD
L:C$stm8s_flash.c$134$1_0$352:A600
L:XG$FLASH_DeInit$0$0:A600
L:C$stm8s_flash.c$142$1_0$354:A601
L:C$stm8s_flash.c$147$1_0$354:A601
L:G$FLASH_ITConfig$0$0:A601
L:C$stm8s_flash.c$149$2_0$355:A605
L:C$stm8s_flash.c$153$2_0$356:A60B
L:C$stm8s_flash.c$155$1_0$354:A60F
L:XG$FLASH_ITConfig$0$0:A60F
L:C$stm8s_flash.c$164$1_0$358:A610
L:C$stm8s_flash.c$170$1_0$358:A610
L:G$FLASH_EraseByte$0$0:A610
L:C$stm8s_flash.c$171$1_0$358:A613
L:XG$FLASH_EraseByte$0$0:A613
L:C$stm8s_flash.c$181$1_0$360:A614
L:C$stm8s_flash.c$185$1_0$360:A614
L:G$FLASH_ProgramByte$0$0:A614
L:C$stm8s_flash.c$186$1_0$360:A619
L:XG$FLASH_ProgramByte$0$0:A619
L:C$stm8s_flash.c$195$1_0$362:A61A
L:C$stm8s_flash.c$201$1_0$362:A61A
L:G$FLASH_ReadByte$0$0:A61A
L:C$stm8s_flash.c$202$1_0$362:A61D
L:XG$FLASH_ReadByte$0$0:A61D
L:C$stm8s_flash.c$212$1_0$364:A61E
L:G$FLASH_ProgramWord$0$0:A61E
L:C$stm8s_flash.c$218$1_0$364:A620
L:C$stm8s_flash.c$219$1_0$364:A624
L:C$stm8s_flash.c$222$1_0$364:A628
L:C$stm8s_flash.c$224$1_0$364:A633
L:C$stm8s_flash.c$226$1_0$364:A63E
L:C$stm8s_flash.c$228$1_0$364:A64A
L:C$stm8s_flash.c$229$1_0$364:A656
L:XG$FLASH_ProgramWord$0$0:A656
L:C$stm8s_flash.c$237$1_0$366:A657
L:C$stm8s_flash.c$243$1_0$366:A657
L:G$FLASH_ProgramOptionByte$0$0:A657
L:C$stm8s_flash.c$244$1_0$366:A65B
L:C$stm8s_flash.c$247$1_0$366:A65F
L:C$stm8s_flash.c$250$2_0$367:A666
L:C$stm8s_flash.c$255$2_0$368:A66D
L:C$stm8s_flash.c$256$2_0$368:A672
L:C$stm8s_flash.c$258$1_0$366:A679
L:C$stm8s_flash.c$261$1_0$366:A67F
L:C$stm8s_flash.c$262$1_0$366:A683
L:C$stm8s_flash.c$263$1_0$366:A687
L:XG$FLASH_ProgramOptionByte$0$0:A687
L:C$stm8s_flash.c$270$1_0$370:A688
L:C$stm8s_flash.c$276$1_0$370:A688
L:G$FLASH_EraseOptionByte$0$0:A688
L:C$stm8s_flash.c$277$1_0$370:A68C
L:C$stm8s_flash.c$280$1_0$370:A690
L:C$stm8s_flash.c$283$2_0$371:A697
L:C$stm8s_flash.c$288$2_0$372:A69C
L:C$stm8s_flash.c$289$2_0$372:A69F
L:C$stm8s_flash.c$291$1_0$370:A6A5
L:C$stm8s_flash.c$294$1_0$370:A6AB
L:C$stm8s_flash.c$295$1_0$370:A6AF
L:C$stm8s_flash.c$296$1_0$370:A6B3
L:XG$FLASH_EraseOptionByte$0$0:A6B3
L:C$stm8s_flash.c$303$1_0$374:A6B4
L:G$FLASH_ReadOptionByte$0$0:A6B4
L:C$stm8s_flash.c$311$1_0$374:A6B6
L:C$stm8s_flash.c$312$1_0$374:A6BB
L:C$stm8s_flash.c$315$1_0$374:A6BD
L:C$stm8s_flash.c$317$2_0$375:A6C4
L:C$stm8s_flash.c$321$2_0$376:A6C9
L:C$stm8s_flash.c$323$3_0$377:A6D4
L:C$stm8s_flash.c$324$3_0$377:A6E1
L:C$stm8s_flash.c$328$3_0$378:A6F0
L:C$stm8s_flash.c$331$1_0$374:A6F3
L:C$stm8s_flash.c$332$1_0$374:A6F5
L:XG$FLASH_ReadOptionByte$0$0:A6F5
L:C$stm8s_flash.c$340$1_0$380:A6F6
L:C$stm8s_flash.c$346$1_0$380:A6F6
L:G$FLASH_SetLowPowerMode$0$0:A6F6
L:C$stm8s_flash.c$349$1_0$380:A6FE
L:C$stm8s_flash.c$350$1_0$380:A706
L:XG$FLASH_SetLowPowerMode$0$0:A706
L:C$stm8s_flash.c$358$1_0$382:A707
L:C$stm8s_flash.c$363$1_0$382:A707
L:G$FLASH_SetProgrammingTime$0$0:A707
L:C$stm8s_flash.c$364$1_0$382:A70F
L:C$stm8s_flash.c$365$1_0$382:A717
L:XG$FLASH_SetProgrammingTime$0$0:A717
L:C$stm8s_flash.c$372$1_0$384:A718
L:C$stm8s_flash.c$374$1_0$384:A718
L:G$FLASH_GetLowPowerMode$0$0:A718
L:C$stm8s_flash.c$375$1_0$384:A71D
L:XG$FLASH_GetLowPowerMode$0$0:A71D
L:C$stm8s_flash.c$382$1_0$386:A71E
L:C$stm8s_flash.c$384$1_0$386:A71E
L:G$FLASH_GetProgrammingTime$0$0:A71E
L:C$stm8s_flash.c$385$1_0$386:A723
L:XG$FLASH_GetProgrammingTime$0$0:A723
L:C$stm8s_flash.c$392$1_0$388:A724
L:G$FLASH_GetBootSize$0$0:A724
L:C$stm8s_flash.c$397$1_0$388:A726
L:C$stm8s_flash.c$400$1_0$388:A736
L:C$stm8s_flash.c$402$2_0$389:A73C
L:C$stm8s_flash.c$406$1_0$388:A747
L:C$stm8s_flash.c$407$1_0$388:A74A
L:XG$FLASH_GetBootSize$0$0:A74A
L:C$stm8s_flash.c$417$1_0$391:A74B
L:C$stm8s_flash.c$424$1_0$391:A74B
L:G$FLASH_GetFlagStatus$0$0:A74B
L:C$stm8s_flash.c$426$2_0$392:A752
L:C$stm8s_flash.c$430$2_0$393:A756
L:C$stm8s_flash.c$434$1_0$391:A757
L:C$stm8s_flash.c$435$1_0$391:A757
L:XG$FLASH_GetFlagStatus$0$0:A757
L:C$stm8s_flash.c$549$1_0$395:A758
L:C$stm8s_flash.c$551$2_0$395:A758
L:G$FLASH_WaitForLastOperation$0$0:A758
L:C$stm8s_flash.c$557$1_0$395:A759
L:C$stm8s_flash.c$559$1_0$395:A761
L:C$stm8s_flash.c$561$3_0$397:A769
L:C$stm8s_flash.c$563$3_0$397:A76E
L:C$stm8s_flash.c$568$1_0$395:A771
L:C$stm8s_flash.c$570$3_0$399:A779
L:C$stm8s_flash.c$572$3_0$399:A77E
L:C$stm8s_flash.c$572$1_0$395:A783
L:C$stm8s_flash.c$584$1_0$395:A783
L:C$stm8s_flash.c$586$2_0$400:A786
L:C$stm8s_flash.c$589$1_0$395:A788
L:C$stm8s_flash.c$590$1_0$395:A788
L:XG$FLASH_WaitForLastOperation$0$0:A788
L:C$stm8s_flash.c$599$1_0$402:A789
L:G$FLASH_EraseBlock$0$0:A789
L:C$stm8s_flash.c$612$1_0$402:A78B
L:C$stm8s_flash.c$615$2_0$403:A791
L:C$stm8s_flash.c$620$2_0$404:A79B
L:C$stm8s_flash.c$628$1_0$402:A7A3
L:C$stm8s_flash.c$632$1_0$402:A7B1
L:C$stm8s_flash.c$633$1_0$402:A7B5
L:C$stm8s_flash.c$637$1_0$402:A7B9
L:C$stm8s_flash.c$645$1_0$402:A7C2
L:XG$FLASH_EraseBlock$0$0:A7C2
L:C$stm8s_flash.c$656$1_0$406:A7C3
L:G$FLASH_ProgramBlock$0$0:A7C3
L:C$stm8s_flash.c$665$1_0$406:A7C5
L:C$stm8s_flash.c$668$2_0$407:A7CB
L:C$stm8s_flash.c$673$2_0$408:A7D5
L:C$stm8s_flash.c$677$1_0$406:A7DD
L:C$stm8s_flash.c$680$1_0$406:A7FC
L:C$stm8s_flash.c$683$2_0$409:A800
L:C$stm8s_flash.c$684$2_0$409:A804
L:C$stm8s_flash.c$689$2_0$410:A80A
L:C$stm8s_flash.c$690$2_0$410:A80E
L:C$stm8s_flash.c$694$2_0$406:A812
L:C$stm8s_flash.c$696$3_0$412:A815
L:C$stm8s_flash.c$694$2_0$411:A825
L:C$stm8s_flash.c$698$2_0$406:A831
L:XG$FLASH_ProgramBlock$0$0:A831
L:C$watchdog.c$17$0_0$346:A832
L:C$watchdog.c$19$1_0$346:A832
L:G$watchdog_init$0$0:A832
L:C$watchdog.c$20$1_0$346:A835
L:C$watchdog.c$21$1_0$346:A83B
L:C$watchdog.c$35$1_0$346:A841
L:C$watchdog.c$36$1_0$346:A847
L:C$watchdog.c$37$1_0$346:A84A
L:XG$watchdog_init$0$0:A84A
L:C$torque_sensor.c$17$0_0$347:A84B
L:C$torque_sensor.c$19$1_0$347:A84B
L:G$torque_sensor_init$0$0:A84B
L:C$torque_sensor.c$22$1_0$347:A858
L:XG$torque_sensor_init$0$0:A858
L:C$uart.c$19$0_0$357:A859
L:C$uart.c$21$1_0$357:A859
L:G$uart2_init$0$0:A859
L:C$uart.c$25$1_0$357:A85C
L:C$uart.c$33$1_0$357:A871
L:C$uart.c$34$1_0$357:A87C
L:XG$uart2_init$0$0:A87C
L:C$uart.c$52$1_0$359:A87D
L:G$putchar$0$0:A87D
L:C$uart.c$55$1_0$359:A87E
L:C$uart.c$58$1_0$359:A887
L:C$uart.c$60$1_0$359:A893
L:C$uart.c$61$1_0$359:A898
L:XG$putchar$0$0:A898
L:C$uart.c$70$1_0$361:A899
L:C$uart.c$76$1_0$361:A899
L:G$getchar$0$0:A899
L:C$uart.c$78$1_0$361:A8A5
L:C$uart.c$80$1_0$361:A8A8
L:C$uart.c$81$1_0$361:A8AA
L:XG$getchar$0$0:A8AA
L:C$pwm.c$21$0_0$360:A8AB
L:C$pwm.c$24$1_0$360:A8AB
L:G$pwm_init_bipolar_4q$0$0:A8AB
L:C$pwm.c$25$1_0$360:A8B1
L:C$pwm.c$27$2_0$361:A8BF
L:C$pwm.c$28$2_0$361:A8C5
L:C$pwm.c$29$2_0$361:A8CE
L:C$pwm.c$30$2_0$361:A8D9
L:C$pwm.c$34$1_0$360:A8DF
L:C$pwm.c$40$1_0$360:A8EE
L:C$pwm.c$49$1_0$360:A905
L:C$pwm.c$58$1_0$360:A91C
L:C$pwm.c$69$1_0$360:A933
L:C$pwm.c$76$1_0$360:A944
L:C$pwm.c$84$1_0$360:A955
L:C$pwm.c$85$1_0$360:A95E
L:C$pwm.c$86$1_0$360:A964
L:C$pwm.c$154$1_0$360:A96A
L:XG$pwm_init_bipolar_4q$0$0:A96A
L:C$pwm.c$160$1_0$363:A96B
L:C$pwm.c$162$1_0$363:A96B
L:G$disable_pwm$0$0:A96B
L:C$pwm.c$164$1_0$363:A971
L:C$pwm.c$173$1_0$363:A988
L:C$pwm.c$182$1_0$363:A99F
L:C$pwm.c$200$1_0$363:A9B6
L:XG$disable_pwm$0$0:A9B6
L:C$pwm.c$207$1_0$365:A9B7
L:C$pwm.c$209$1_0$365:A9B7
L:G$enable_pwm$0$0:A9B7
L:C$pwm.c$218$1_0$365:A9CE
L:C$pwm.c$227$1_0$365:A9E5
L:C$pwm.c$239$1_0$365:A9FC
L:C$pwm.c$246$1_0$365:AA0D
L:C$pwm.c$254$1_0$365:AA1E
L:C$pwm.c$255$1_0$365:AA27
L:C$pwm.c$256$1_0$365:AA2D
L:C$pwm.c$258$1_0$365:AA33
L:XG$enable_pwm$0$0:AA33
L:C$motor.c$496$0_0$425:AA34
L:C$motor.c$499$1_0$425:AA34
L:G$motor_controller$0$0:AA34
L:C$motor.c$500$1_0$425:AA37
L:C$motor.c$503$1_0$425:AA3A
L:C$motor.c$504$1_0$425:AA3D
L:XG$motor_controller$0$0:AA3D
L:C$motor.c$513$1_0$427:AA3E
L:G$TIM1_CAP_COM_IRQHandler$0$0:AA3E
L:C$motor.c$518$1_0$427:AA42
L:C$motor.c$524$1_0$427:AA45
L:C$motor.c$526$1_0$427:AA49
L:C$motor.c$528$1_0$427:AA4D
L:C$motor.c$529$1_0$427:AA51
L:C$motor.c$530$1_0$427:AA56
L:C$motor.c$531$1_0$427:AA5C
L:C$motor.c$534$1_0$427:AA65
L:C$motor.c$536$2_0$428:AA6B
L:C$motor.c$540$2_0$429:AA82
L:C$motor.c$545$1_0$427:AA86
L:C$motor.c$546$1_0$427:AA8A
L:C$motor.c$547$1_0$427:AA8E
L:C$motor.c$556$1_0$427:AA92
L:C$motor.c$557$1_0$427:AA9D
L:C$motor.c$558$1_0$427:AAA7
L:C$motor.c$560$1_0$427:AAB4
L:C$motor.c$562$2_0$430:AABF
L:C$motor.c$564$2_0$430:AAC4
L:C$motor.c$566$3_0$431:AAE3
L:C$motor.c$567$3_0$431:AAE3
L:C$motor.c$568$3_0$431:AAE7
L:C$motor.c$570$3_0$431:AAEA
L:C$motor.c$571$3_0$431:AAEA
L:C$motor.c$573$4_0$432:AAF3
L:C$motor.c$574$4_0$432:AAF7
L:C$motor.c$575$4_0$432:AAFD
L:C$motor.c$579$4_0$432:AB03
L:C$motor.c$581$5_0$433:AB08
L:C$motor.c$585$5_0$434:AB15
L:C$motor.c$589$4_0$432:AB1B
L:C$motor.c$591$5_0$435:AB23
L:C$motor.c$593$6_0$436:AB29
L:C$motor.c$594$6_0$436:AB2D
L:C$motor.c$599$5_0$437:AB33
L:C$motor.c$601$6_0$438:AB3A
L:C$motor.c$602$6_0$438:AB3E
L:C$motor.c$607$3_0$431:AB42
L:C$motor.c$608$3_0$431:AB46
L:C$motor.c$610$3_0$431:AB48
L:C$motor.c$611$3_0$431:AB48
L:C$motor.c$612$3_0$431:AB4C
L:C$motor.c$614$3_0$431:AB4E
L:C$motor.c$615$3_0$431:AB4E
L:C$motor.c$616$3_0$431:AB52
L:C$motor.c$618$3_0$431:AB54
L:C$motor.c$619$3_0$431:AB54
L:C$motor.c$620$3_0$431:AB58
L:C$motor.c$621$3_0$431:AB5C
L:C$motor.c$626$3_0$431:AB5E
L:C$motor.c$627$3_0$431:AB5E
L:C$motor.c$628$3_0$431:AB62
L:C$motor.c$630$3_0$431:AB64
L:C$motor.c$631$3_0$431:AB64
L:C$motor.c$633$2_0$430:AB67
L:C$motor.c$635$2_0$430:AB67
L:C$motor.c$640$1_0$427:AB6D
L:C$motor.c$642$2_0$439:AB75
L:C$motor.c$643$2_0$439:AB7C
L:C$motor.c$647$2_0$440:AB85
L:C$motor.c$648$2_0$440:AB8B
L:C$motor.c$649$2_0$440:AB91
L:C$motor.c$650$2_0$440:AB95
L:C$motor.c$651$2_0$440:AB99
L:C$motor.c$652$2_0$440:AB9F
L:C$motor.c$653$2_0$440:ABA3
L:C$motor.c$654$2_0$440:ABA7
L:C$motor.c$663$1_0$427:ABAB
L:C$motor.c$667$2_0$441:ABB2
L:C$motor.c$668$2_0$441:ABC1
L:C$motor.c$669$2_0$441:ABCA
L:C$motor.c$674$2_0$442:ABD5
L:C$motor.c$678$1_0$427:ABDE
L:C$motor.c$688$1_0$427:ABE6
L:C$motor.c$689$1_0$427:ABEE
L:C$motor.c$690$1_0$427:ABF6
L:C$motor.c$692$2_0$443:ABFE
L:C$motor.c$694$2_0$444:AC04
L:C$motor.c$699$1_0$427:AC08
L:C$motor.c$702$2_0$445:AC13
L:C$motor.c$705$2_0$445:AC17
L:C$motor.c$707$3_0$446:AC20
L:C$motor.c$710$4_0$447:AC29
L:C$motor.c$714$1_0$427:AC30
L:C$motor.c$716$2_0$448:AC38
L:C$motor.c$719$3_0$449:AC41
L:C$motor.c$722$1_0$427:AC48
L:C$motor.c$724$2_0$450:AC50
L:C$motor.c$727$3_0$451:AC59
L:C$motor.c$732$2_0$452:AC5F
L:C$motor.c$733$2_0$452:AC67
L:C$motor.c$735$3_0$453:AC6D
L:C$motor.c$737$4_0$454:AC7C
L:C$motor.c$740$4_0$454:AC80
L:C$motor.c$743$2_0$452:AC86
L:C$motor.c$745$3_0$455:AC8E
L:C$motor.c$747$4_0$456:AC9D
L:C$motor.c$750$4_0$456:ACA1
L:C$motor.c$760$1_0$427:ACA5
L:C$motor.c$761$1_0$427:ACB3
L:C$motor.c$763$2_0$457:ACBA
L:C$motor.c$764$2_0$457:ACD3
L:C$motor.c$765$2_0$457:ACDF
L:C$motor.c$769$2_0$458:ACE9
L:C$motor.c$770$2_0$458:AD07
L:C$motor.c$771$2_0$458:AD13
L:C$motor.c$775$1_0$427:AD1B
L:C$motor.c$776$1_0$427:AD27
L:C$motor.c$778$2_0$459:AD2E
L:C$motor.c$779$2_0$459:AD47
L:C$motor.c$780$2_0$459:AD53
L:C$motor.c$784$2_0$460:AD5D
L:C$motor.c$785$2_0$460:AD7B
L:C$motor.c$786$2_0$460:AD87
L:C$motor.c$790$1_0$427:AD8F
L:C$motor.c$791$1_0$427:AD9D
L:C$motor.c$793$2_0$461:ADA4
L:C$motor.c$794$2_0$461:ADBD
L:C$motor.c$795$2_0$461:ADC9
L:C$motor.c$799$2_0$462:ADD3
L:C$motor.c$800$2_0$462:ADF1
L:C$motor.c$801$2_0$462:ADFD
L:C$motor.c$806$1_0$427:AE05
L:C$motor.c$807$1_0$427:AE11
L:C$motor.c$809$1_0$427:AE18
L:C$motor.c$810$1_0$427:AE24
L:C$motor.c$812$1_0$427:AE2B
L:C$motor.c$813$1_0$427:AE37
L:C$motor.c$817$1_0$427:AE3E
L:C$motor.c$819$2_0$463:AE46
L:C$motor.c$822$3_0$464:AE55
L:C$motor.c$824$3_0$464:AE59
L:C$motor.c$827$1_0$427:AE5F
L:C$motor.c$830$2_0$465:AE67
L:C$motor.c$834$1_0$427:AE6C
L:C$motor.c$836$2_0$466:AE74
L:C$motor.c$839$3_0$467:AE83
L:C$motor.c$841$3_0$467:AE87
L:C$motor.c$844$1_0$427:AE8D
L:C$motor.c$847$2_0$468:AE95
L:C$motor.c$854$1_0$427:AE9A
L:C$motor.c$857$1_0$427:AEA1
L:C$motor.c$859$2_0$469:AEA7
L:C$motor.c$863$2_0$470:AEAD
L:C$motor.c$867$1_0$427:AEB1
L:C$motor.c$869$2_0$471:AEBC
L:C$motor.c$872$2_0$471:AEC1
L:C$motor.c$875$3_0$472:AEC7
L:C$motor.c$877$4_0$473:AECD
L:C$motor.c$878$4_0$473:AED1
L:C$motor.c$884$4_0$474:AED9
L:C$motor.c$886$5_0$475:AEE1
L:C$motor.c$890$5_0$476:AEE9
L:C$motor.c$891$5_0$476:AEEF
L:C$motor.c$895$4_0$474:AEF3
L:C$motor.c$897$5_0$477:AEF8
L:C$motor.c$901$5_0$478:AEFE
L:C$motor.c$908$3_0$479:AF04
L:C$motor.c$911$4_0$480:AF0A
L:C$motor.c$913$5_0$481:AF0F
L:C$motor.c$917$5_0$482:AF15
L:C$motor.c$948$1_0$427:AF19
L:C$motor.c$950$2_0$483:AF21
L:C$motor.c$951$2_0$483:AF27
L:C$motor.c$952$2_0$483:AF2B
L:C$motor.c$953$2_0$483:AF2F
L:C$motor.c$955$2_0$483:AF33
L:C$motor.c$961$1_0$427:AF37
L:C$motor.c$964$1_0$427:AF3E
L:C$motor.c$966$2_0$484:AF46
L:C$motor.c$967$2_0$484:AF4C
L:C$motor.c$968$2_0$484:AF50
L:C$motor.c$974$2_0$485:AF57
L:C$motor.c$976$3_0$486:AF5E
L:C$motor.c$980$3_0$487:AF64
L:C$motor.c$983$2_0$485:AF68
L:C$motor.c$985$3_0$488:AF70
L:C$motor.c$987$3_0$488:AF75
L:C$motor.c$991$4_0$489:AF7B
L:C$motor.c$993$4_0$489:AF7F
L:C$motor.c$995$5_0$490:AF86
L:C$motor.c$996$5_0$490:AF8C
L:C$motor.c$997$5_0$490:AF90
L:C$motor.c$998$5_0$490:AFA3
L:C$motor.c$1019$1_0$427:AFA7
L:C$motor.c$1021$1_0$427:AFAD
L:XG$TIM1_CAP_COM_IRQHandler$0$0:AFAD
L:C$motor.c$1026$1_0$492:AFAE
L:C$motor.c$1028$1_0$492:AFAE
L:G$motor_disable_PWM$0$0:AFAE
L:C$motor.c$1029$1_0$492:AFB4
L:XG$motor_disable_PWM$0$0:AFB4
L:C$motor.c$1034$1_0$494:AFB5
L:C$motor.c$1036$1_0$494:AFB5
L:G$motor_enable_PWM$0$0:AFB5
L:C$motor.c$1037$1_0$494:AFBB
L:XG$motor_enable_PWM$0$0:AFBB
L:C$motor.c$1042$1_0$496:AFBC
L:C$motor.c$1044$1_0$496:AFBC
L:G$motor_controller_set_state$0$0:AFBC
L:C$motor.c$1045$1_0$496:AFC4
L:XG$motor_controller_set_state$0$0:AFC4
L:C$motor.c$1050$1_0$498:AFC5
L:C$motor.c$1052$1_0$498:AFC5
L:G$motor_controller_reset_state$0$0:AFC5
L:C$motor.c$1053$1_0$498:AFCE
L:XG$motor_controller_reset_state$0$0:AFCE
L:C$motor.c$1058$1_0$500:AFCF
L:C$motor.c$1060$1_0$500:AFCF
L:G$motor_controller_state_is_set$0$0:AFCF
L:C$motor.c$1061$1_0$500:AFD4
L:XG$motor_controller_state_is_set$0$0:AFD4
L:C$motor.c$1066$1_0$502:AFD5
L:C$motor.c$1068$1_0$502:AFD5
L:G$hall_sensor_init$0$0:AFD5
L:C$motor.c$1069$1_0$502:AFE2
L:C$motor.c$1070$1_0$502:AFEF
L:C$motor.c$1071$1_0$502:AFFC
L:XG$hall_sensor_init$0$0:AFFC
L:C$motor.c$1076$1_0$504:AFFD
L:C$motor.c$1078$1_0$504:AFFD
L:G$motor_init$0$0:AFFD
L:C$motor.c$1079$1_0$504:B006
L:C$motor.c$1080$1_0$504:B00F
L:C$motor.c$1081$1_0$504:B015
L:XG$motor_init$0$0:B015
L:C$motor.c$1086$1_0$506:B016
L:C$motor.c$1088$1_0$506:B016
L:G$motor_set_pwm_duty_cycle_target$0$0:B016
L:C$motor.c$1091$1_0$506:B020
L:C$motor.c$1093$1_0$506:B029
L:C$motor.c$1094$1_0$506:B02E
L:XG$motor_set_pwm_duty_cycle_target$0$0:B02E
L:C$motor.c$1099$1_0$510:B02F
L:C$motor.c$1101$1_0$510:B02F
L:G$motor_set_pwm_duty_cycle_ramp_up_inverse_step$0$0:B02F
L:C$motor.c$1102$1_0$510:B034
L:XG$motor_set_pwm_duty_cycle_ramp_up_inverse_step$0$0:B034
L:C$motor.c$1107$1_0$512:B035
L:C$motor.c$1109$1_0$512:B035
L:G$motor_set_pwm_duty_cycle_ramp_down_inverse_step$0$0:B035
L:C$motor.c$1110$1_0$512:B03A
L:XG$motor_set_pwm_duty_cycle_ramp_down_inverse_step$0$0:B03A
L:C$motor.c$1115$1_0$514:B03B
L:C$motor.c$1117$1_0$514:B03B
L:G$motor_set_phase_current_max$0$0:B03B
L:C$motor.c$1118$1_0$514:B043
L:XG$motor_set_phase_current_max$0$0:B043
L:C$motor.c$1123$1_0$516:B044
L:C$motor.c$1125$1_0$516:B044
L:G$ui16_motor_get_motor_speed_erps$0$0:B044
L:C$motor.c$1126$1_0$516:B047
L:XG$ui16_motor_get_motor_speed_erps$0$0:B047
L:C$motor.c$1131$1_0$518:B048
L:C$motor.c$1134$1_0$518:B048
L:G$read_battery_voltage$0$0:B048
L:C$motor.c$1135$1_0$518:B055
L:C$motor.c$1136$1_0$518:B05F
L:C$motor.c$1137$1_0$518:B067
L:XG$read_battery_voltage$0$0:B067
L:C$motor.c$1142$1_0$520:B068
L:C$motor.c$1145$1_0$520:B068
L:G$read_battery_current$0$0:B068
L:C$motor.c$1146$1_0$520:B075
L:C$motor.c$1147$1_0$520:B07F
L:C$motor.c$1148$1_0$520:B088
L:XG$read_battery_current$0$0:B088
L:C$motor.c$1153$1_0$522:B089
L:G$calc_foc_angle$0$0:B089
L:C$motor.c$1164$1_0$522:B08B
L:C$motor.c$1174$1_0$522:B090
L:C$motor.c$1175$1_0$522:B0A0
L:C$motor.c$1176$1_0$522:B0B4
L:C$motor.c$1179$1_0$522:B0B9
L:C$motor.c$1181$2_0$523:B0C0
L:C$motor.c$1182$2_0$523:B0CF
L:C$motor.c$1185$2_0$523:B0DD
L:C$motor.c$1190$2_0$524:B0E8
L:C$motor.c$1193$2_0$524:B0ED
L:C$motor.c$1198$1_0$522:B0F6
L:C$motor.c$1219$1_0$522:B10B
L:C$motor.c$1221$2_0$525:B122
L:C$motor.c$1222$2_0$525:B122
L:C$motor.c$1223$2_0$525:B12A
L:C$motor.c$1224$2_0$525:B130
L:C$motor.c$1226$2_0$525:B133
L:C$motor.c$1227$2_0$525:B133
L:C$motor.c$1228$2_0$525:B13B
L:C$motor.c$1229$2_0$525:B141
L:C$motor.c$1231$2_0$525:B143
L:C$motor.c$1232$2_0$525:B143
L:C$motor.c$1233$2_0$525:B14B
L:C$motor.c$1234$2_0$525:B151
L:C$motor.c$1236$2_0$525:B153
L:C$motor.c$1237$2_0$525:B153
L:C$motor.c$1238$2_0$525:B15B
L:C$motor.c$1239$2_0$525:B161
L:C$motor.c$1241$2_0$525:B163
L:C$motor.c$1242$2_0$525:B163
L:C$motor.c$1243$2_0$525:B16B
L:C$motor.c$1245$1_0$522:B171
L:C$motor.c$1248$1_0$522:B171
L:C$motor.c$1249$1_0$522:B184
L:C$motor.c$1250$1_0$522:B195
L:C$motor.c$1253$1_0$522:B197
L:C$motor.c$1256$1_0$522:B1A4
L:C$motor.c$1257$1_0$522:B1B2
L:C$motor.c$1258$1_0$522:B1BE
L:C$motor.c$1259$1_0$522:B1CA
L:XG$calc_foc_angle$0$0:B1CA
L:C$motor.c$1264$1_0$527:B1CB
L:G$asin_table$0$0:B1CB
L:C$motor.c$1268$2_0$528:B1CC
L:C$motor.c$1270$2_0$528:B1D4
L:C$motor.c$1275$2_0$528:B1E0
L:C$motor.c$1279$1_0$527:B1E4
L:C$motor.c$1280$1_0$527:B1E8
L:XG$asin_table$0$0:B1E8
L:C$motor.c$1285$1_0$531:B1E9
L:C$motor.c$1287$1_0$531:B1E9
L:G$motor_get_adc_battery_current_filtered_10b$0$0:B1E9
L:C$motor.c$1288$1_0$531:B1EC
L:XG$motor_get_adc_battery_current_filtered_10b$0$0:B1EC
L:C$motor.c$1293$1_0$533:B1ED
L:C$motor.c$1295$1_0$533:B1ED
L:G$motor_get_adc_battery_voltage_filtered_10b$0$0:B1ED
L:C$motor.c$1296$1_0$533:B1F0
L:XG$motor_get_adc_battery_voltage_filtered_10b$0$0:B1F0
L:C$motor.c$1301$1_0$535:B1F1
L:C$motor.c$1303$1_0$535:B1F1
L:G$motor_set_adc_battery_voltage_cut_off$0$0:B1F1
L:C$motor.c$1304$1_0$535:B1F6
L:XG$motor_set_adc_battery_voltage_cut_off$0$0:B1F6
L:C$wheel_speed_sensor.c$13$0_0$346:B1F7
L:C$wheel_speed_sensor.c$16$1_0$346:B1F7
L:G$wheel_speed_sensor_init$0$0:B1F7
L:C$wheel_speed_sensor.c$19$1_0$346:B204
L:XG$wheel_speed_sensor_init$0$0:B204
L:C$brake.c$21$0_0$386:B205
L:G$EXTI_PORTC_IRQHandler$0$0:B205
L:C$brake.c$23$1_0$386:B207
L:C$brake.c$25$2_0$387:B20D
L:C$brake.c$29$2_0$388:B215
L:C$brake.c$31$1_0$386:B21B
L:XG$EXTI_PORTC_IRQHandler$0$0:B21B
L:C$brake.c$36$1_0$390:B21C
L:C$brake.c$45$1_0$390:B21C
L:G$brake_init$0$0:B21C
L:C$brake.c$51$1_0$390:B229
L:C$brake.c$53$1_0$390:B232
L:XG$brake_init$0$0:B232
L:C$brake.c$58$1_0$392:B233
L:C$brake.c$60$1_0$392:B233
L:G$brake_is_set$0$0:B233
L:C$brake.c$61$1_0$392:B241
L:C$brake.c$63$1_0$392:B245
L:C$brake.c$64$1_0$392:B246
L:XG$brake_is_set$0$0:B246
L:C$pas.c$16$0_0$346:B247
L:C$pas.c$19$1_0$346:B247
L:G$pas_init$0$0:B247
L:C$pas.c$24$1_0$346:B254
L:C$pas.c$27$1_0$346:B261
L:XG$pas_init$0$0:B261
L:C$adc.c$24$0_0$382:B262
L:G$adc_init$0$0:B262
L:C$adc.c$32$1_0$382:B264
L:C$adc.c$37$1_0$382:B271
L:C$adc.c$46$1_0$382:B286
L:C$adc.c$47$1_0$382:B28C
L:C$adc.c$53$1_0$382:B292
L:C$adc.c$55$3_0$384:B294
L:C$adc.c$56$3_0$384:B29C
L:C$adc.c$57$3_0$384:B2A3
L:C$adc.c$58$3_0$384:B2A6
L:C$adc.c$53$2_0$383:B2B0
L:C$adc.c$62$1_0$382:B2B8
L:C$adc.c$63$1_0$382:B2BB
L:C$adc.c$65$3_0$386:B2BD
L:C$adc.c$66$3_0$386:B2C5
L:C$adc.c$67$3_0$386:B2CC
L:C$adc.c$68$3_0$386:B2CF
L:C$adc.c$69$3_0$386:B2D9
L:C$adc.c$63$2_0$385:B2E3
L:C$adc.c$71$1_0$382:B2EB
L:C$adc.c$72$1_0$382:B2F0
L:C$adc.c$73$1_0$382:B2F6
L:C$adc.c$76$1_0$382:B2FB
L:C$adc.c$77$1_0$382:B2FE
L:C$adc.c$79$3_0$388:B300
L:C$adc.c$80$3_0$388:B308
L:C$adc.c$81$3_0$388:B30F
L:C$adc.c$82$3_0$388:B312
L:C$adc.c$83$3_0$388:B31C
L:C$adc.c$77$2_0$387:B326
L:C$adc.c$85$1_0$382:B32E
L:C$adc.c$87$1_0$382:B334
L:C$adc.c$88$1_0$382:B339
L:C$adc.c$89$1_0$382:B33F
L:XG$adc_init$0$0:B33F
L:C$adc.c$94$1_0$390:B340
L:C$adc.c$97$1_0$390:B340
L:Fadc$adc_trigger$0$0:B340
L:C$adc.c$98$1_0$390:B348
L:C$adc.c$99$1_0$390:B34C
L:XFadc$adc_trigger$0$0:B34C
L:C$adc.c$104$1_0$392:B34D
L:G$ui16_adc_read_battery_current_10b$0$0:B34D
L:C$adc.c$109$1_0$392:B34F
L:C$adc.c$110$1_0$392:B354
L:C$adc.c$112$1_0$392:B359
L:C$adc.c$119$1_0$392:B36A
L:C$adc.c$120$1_0$392:B371
L:C$adc.c$121$1_0$392:B374
L:C$adc.c$122$1_0$392:B37B
L:C$adc.c$123$1_0$392:B37F
L:C$adc.c$124$1_0$392:B386
L:C$adc.c$125$1_0$392:B38E
L:XG$ui16_adc_read_battery_current_10b$0$0:B38E
L:C$adc.c$130$1_0$394:B38F
L:G$ui16_adc_read_torque_sensor_10b$0$0:B38F
L:C$adc.c$135$1_0$394:B391
L:C$adc.c$136$1_0$394:B396
L:C$adc.c$138$1_0$394:B39B
L:C$adc.c$139$1_0$394:B3AC
L:XG$ui16_adc_read_torque_sensor_10b$0$0:B3AC
L:C$adc.c$144$1_0$396:B3AD
L:G$ui16_adc_read_throttle_10b$0$0:B3AD
L:C$adc.c$149$1_0$396:B3AF
L:C$adc.c$150$1_0$396:B3B4
L:C$adc.c$152$1_0$396:B3B9
L:C$adc.c$153$1_0$396:B3CA
L:XG$ui16_adc_read_throttle_10b$0$0:B3CA
L:C$adc.c$158$1_0$398:B3CB
L:G$ui16_adc_read_battery_voltage_10b$0$0:B3CB
L:C$adc.c$163$1_0$398:B3CD
L:C$adc.c$164$1_0$398:B3D2
L:C$adc.c$166$1_0$398:B3D7
L:C$adc.c$167$1_0$398:B3E8
L:XG$ui16_adc_read_battery_voltage_10b$0$0:B3E8
L:C$timers.c$17$0_0$346:B3E9
L:C$timers.c$23$1_0$346:B3E9
L:G$timer2_init$0$0:B3E9
L:C$timers.c$26$1_0$346:B3F4
L:C$timers.c$27$1_0$346:B403
L:C$timers.c$29$1_0$346:B409
L:C$timers.c$31$1_0$346:B40F
L:C$timers.c$34$2_0$347:B415
L:C$timers.c$35$2_0$346:B420
L:XG$timer2_init$0$0:B420
L:C$timers.c$40$2_0$350:B421
L:C$timers.c$45$1_0$350:B421
L:G$timer3_init$0$0:B421
L:C$timers.c$46$1_0$350:B424
L:C$timers.c$47$1_0$350:B42F
L:C$timers.c$50$2_0$351:B435
L:C$timers.c$51$2_0$350:B440
L:XG$timer3_init$0$0:B440
L:C$ebike_app.c$147$0_0$426:B441
L:C$ebike_app.c$151$1_0$426:B441
L:G$ebike_app_init$0$0:B441
L:C$ebike_app.c$152$1_0$426:B447
L:C$ebike_app.c$153$1_0$426:B44D
L:C$ebike_app.c$156$1_0$426:B450
L:C$ebike_app.c$158$1_0$426:B454
L:C$ebike_app.c$159$1_0$426:B459
L:C$ebike_app.c$161$1_0$426:B45F
L:C$ebike_app.c$163$1_0$426:B463
L:C$ebike_app.c$165$1_0$426:B468
L:C$ebike_app.c$168$1_0$426:B46E
L:C$ebike_app.c$169$1_0$426:B472
L:XG$ebike_app_init$0$0:B472
L:C$ebike_app.c$174$1_0$428:B473
L:C$ebike_app.c$176$1_0$428:B473
L:G$ebike_app_controller$0$0:B473
L:C$ebike_app.c$177$1_0$428:B476
L:C$ebike_app.c$178$1_0$428:B479
L:C$ebike_app.c$179$1_0$428:B47C
L:C$ebike_app.c$180$1_0$428:B47F
L:C$ebike_app.c$181$1_0$428:B482
L:C$ebike_app.c$182$1_0$428:B485
L:C$ebike_app.c$183$1_0$428:B488
L:C$ebike_app.c$184$1_0$428:B48B
L:C$ebike_app.c$185$1_0$428:B48E
L:C$ebike_app.c$186$1_0$428:B491
L:C$ebike_app.c$187$1_0$428:B494
L:C$ebike_app.c$191$1_0$428:B497
L:XG$ebike_app_controller$0$0:B497
L:C$ebike_app.c$304$1_0$430:B498
L:Febike_app$ebike_control_motor$0$0:B498
L:C$ebike_app.c$311$2_0$430:B49A
L:C$ebike_app.c$313$2_0$430:B49C
L:C$ebike_app.c$315$2_0$430:B49E
L:C$ebike_app.c$318$2_0$430:B4A0
L:C$ebike_app.c$323$1_0$430:B4A5
L:C$ebike_app.c$329$1_0$430:B4AA
L:C$ebike_app.c$333$1_0$430:B4AE
L:C$ebike_app.c$336$1_0$430:B4B0
L:C$ebike_app.c$337$1_0$430:B4B5
L:C$ebike_app.c$340$1_0$430:B4B9
L:C$ebike_app.c$343$1_0$430:B4BB
L:C$ebike_app.c$348$2_0$431:B4C5
L:C$ebike_app.c$350$3_0$432:B4CD
L:C$ebike_app.c$351$1_0$430:B51D
L:C$ebike_app.c$355$1_0$430:B53B
L:C$ebike_app.c$356$1_0$430:B559
L:C$ebike_app.c$357$3_0$432:B563
L:C$ebike_app.c$400$2_0$431:B56F
L:C$ebike_app.c$403$3_0$434:B577
L:C$ebike_app.c$407$4_0$435:B581
L:C$ebike_app.c$410$5_0$436:B587
L:C$ebike_app.c$413$5_0$436:B58E
L:C$ebike_app.c$416$5_0$436:B595
L:C$ebike_app.c$436$1_0$430:B599
L:C$ebike_app.c$439$5_0$437:B5B6
L:C$ebike_app.c$442$6_0$438:B5C8
L:C$ebike_app.c$462$7_0$439:B5CF
L:C$ebike_app.c$464$1_0$430:B5D7
L:C$ebike_app.c$469$6_0$438:B5F7
L:C$ebike_app.c$472$7_0$440:B5FE
L:C$ebike_app.c$477$7_0$441:B642
L:C$ebike_app.c$483$6_0$442:B64E
L:C$ebike_app.c$491$4_0$443:B65A
L:C$ebike_app.c$495$1_0$430:B664
L:C$ebike_app.c$497$1_0$430:B67F
L:C$ebike_app.c$498$1_0$430:B69A
L:C$ebike_app.c$499$1_0$430:B6C7
L:C$ebike_app.c$503$4_0$445:B6DB
L:C$ebike_app.c$507$3_0$434:B718
L:C$ebike_app.c$509$1_0$430:B71D
L:C$ebike_app.c$513$4_0$447:B731
L:C$ebike_app.c$515$1_0$430:B737
L:C$ebike_app.c$519$1_0$430:B74B
L:C$ebike_app.c$523$1_0$430:B75D
L:C$ebike_app.c$524$1_0$430:B77B
L:C$ebike_app.c$525$1_0$430:B799
L:C$ebike_app.c$526$3_0$434:B7A3
L:C$ebike_app.c$527$3_0$434:B7AD
L:C$ebike_app.c$534$2_0$431:B7B2
L:C$ebike_app.c$536$3_0$451:B7B7
L:C$ebike_app.c$537$1_0$430:B7E1
L:C$ebike_app.c$550$1_0$430:B7E7
L:C$ebike_app.c$553$1_0$430:B7EC
L:C$ebike_app.c$555$2_0$454:B7F1
L:C$ebike_app.c$559$1_0$430:B7FC
L:C$ebike_app.c$561$2_0$456:B801
L:C$ebike_app.c$562$2_0$456:B804
L:C$ebike_app.c$563$2_0$456:B815
L:C$ebike_app.c$572$1_0$430:B81E
L:C$ebike_app.c$574$2_0$457:B824
L:C$ebike_app.c$575$2_0$457:B83A
L:C$ebike_app.c$579$1_0$430:B846
L:C$ebike_app.c$582$1_0$430:B84B
L:C$ebike_app.c$584$2_0$458:B850
L:C$ebike_app.c$588$1_0$430:B860
L:C$ebike_app.c$591$1_0$430:B872
L:C$ebike_app.c$596$2_0$459:B877
L:C$ebike_app.c$597$2_0$459:B87D
L:C$ebike_app.c$598$2_0$459:B882
L:C$ebike_app.c$601$3_0$460:B888
L:C$ebike_app.c$606$1_0$430:B896
L:C$ebike_app.c$608$2_0$461:B89B
L:C$ebike_app.c$610$2_0$461:B8A4
L:C$ebike_app.c$611$2_0$461:B8B0
L:C$ebike_app.c$612$2_0$461:B8B6
L:C$ebike_app.c$613$2_0$461:B8C2
L:C$ebike_app.c$615$2_0$461:B8C8
L:C$ebike_app.c$633$2_0$462:B8CE
L:C$ebike_app.c$637$1_0$430:B8D2
L:C$ebike_app.c$639$2_0$463:B8DE
L:C$ebike_app.c$640$2_0$463:B8E2
L:C$ebike_app.c$645$1_0$430:B8E6
L:C$ebike_app.c$646$1_0$430:B8EC
L:C$ebike_app.c$647$1_0$430:B8F2
L:C$ebike_app.c$649$2_0$464:B8F8
L:C$ebike_app.c$650$2_0$464:B8FC
L:C$ebike_app.c$651$2_0$464:B900
L:C$ebike_app.c$655$1_0$430:B903
L:C$ebike_app.c$656$1_0$430:B909
L:C$ebike_app.c$657$1_0$430:B90F
L:C$ebike_app.c$658$1_0$430:B915
L:C$ebike_app.c$660$2_0$465:B91B
L:C$ebike_app.c$661$2_0$465:B91F
L:C$ebike_app.c$665$1_0$430:B922
L:C$ebike_app.c$668$2_0$466:B928
L:C$ebike_app.c$669$2_0$466:B92F
L:C$ebike_app.c$674$2_0$467:B938
L:C$ebike_app.c$675$2_0$467:B93E
L:C$ebike_app.c$676$2_0$467:B944
L:C$ebike_app.c$685$1_0$430:B948
L:C$ebike_app.c$688$2_0$468:B95A
L:C$ebike_app.c$691$3_0$469:B963
L:C$ebike_app.c$694$4_0$470:B969
L:C$ebike_app.c$697$4_0$470:B96D
L:C$ebike_app.c$700$4_0$470:B971
L:C$ebike_app.c$701$4_0$470:B979
L:C$ebike_app.c$703$4_0$470:B97F
L:C$ebike_app.c$707$3_0$469:B98E
L:C$ebike_app.c$708$3_0$469:B9A8
L:C$ebike_app.c$710$3_0$469:B9B3
L:C$ebike_app.c$713$3_0$469:B9B9
L:C$ebike_app.c$717$3_0$471:B9C2
L:C$ebike_app.c$723$2_0$472:B9CA
L:C$ebike_app.c$726$2_0$472:B9D0
L:C$ebike_app.c$727$2_0$472:B9D4
L:C$ebike_app.c$728$2_0$472:B9D8
L:C$ebike_app.c$729$2_0$472:B9DC
L:C$ebike_app.c$731$1_0$430:B9E2
L:XFebike_app$ebike_control_motor$0$0:B9E2
L:C$ebike_app.c$736$1_0$474:B9E3
L:Febike_app$check_battery_soc$0$0:B9E3
L:C$ebike_app.c$747$1_0$474:B9E5
L:C$ebike_app.c$750$1_0$474:B9EA
L:C$ebike_app.c$751$1_0$474:BA1A
L:C$ebike_app.c$752$1_0$474:BA42
L:C$ebike_app.c$755$1_0$474:BA61
L:C$ebike_app.c$758$1_0$474:BA81
L:C$ebike_app.c$759$1_0$474:BA8E
L:C$ebike_app.c$760$1_0$474:BA97
L:C$ebike_app.c$763$1_0$474:BA9C
L:C$ebike_app.c$765$1_0$474:BAB8
L:C$ebike_app.c$768$1_0$474:BABD
L:C$ebike_app.c$771$1_0$474:BAC4
L:C$ebike_app.c$773$2_0$475:BAD4
L:C$ebike_app.c$776$1_0$474:BAD8
L:C$ebike_app.c$777$1_0$474:BB06
L:C$ebike_app.c$778$1_0$474:BB2C
L:C$ebike_app.c$779$1_0$474:BB52
L:C$ebike_app.c$780$1_0$474:BB77
L:C$ebike_app.c$781$1_0$474:BB9C
L:C$ebike_app.c$782$3_0$482:BBC1
L:C$ebike_app.c$807$1_0$474:BBC7
L:XFebike_app$check_battery_soc$0$0:BBC7
L:C$ebike_app.c$812$1_0$484:BBC8
L:Febike_app$uart_receive_package$0$0:BBC8
L:C$ebike_app.c$820$1_0$484:BBCA
L:C$ebike_app.c$823$1_0$484:BBD1
L:C$ebike_app.c$825$1_0$484:BBD5
L:C$ebike_app.c$828$2_0$485:BBDE
L:C$ebike_app.c$829$1_0$484:BBE0
L:C$ebike_app.c$831$4_0$487:BBE2
L:C$ebike_app.c$829$3_0$486:BBEE
L:C$ebike_app.c$835$2_0$485:BBF6
L:C$ebike_app.c$838$3_0$488:BC00
L:C$ebike_app.c$841$3_0$488:BC04
L:C$ebike_app.c$843$3_0$488:BC0C
L:C$ebike_app.c$845$4_0$489:BC39
L:C$ebike_app.c$847$4_0$489:BC39
L:C$ebike_app.c$850$4_0$489:BC3D
L:C$ebike_app.c$853$4_0$489:BC41
L:C$ebike_app.c$859$4_0$489:BC47
L:C$ebike_app.c$861$4_0$489:BC4A
L:C$ebike_app.c$863$4_0$489:BC4A
L:C$ebike_app.c$866$4_0$489:BC50
L:C$ebike_app.c$873$4_0$489:BC56
L:C$ebike_app.c$875$4_0$489:BC5C
L:C$ebike_app.c$877$4_0$489:BC5F
L:C$ebike_app.c$879$4_0$489:BC5F
L:C$ebike_app.c$882$4_0$489:BC65
L:C$ebike_app.c$885$4_0$489:BC6B
L:C$ebike_app.c$891$4_0$489:BC71
L:C$ebike_app.c$893$4_0$489:BC73
L:C$ebike_app.c$895$4_0$489:BC73
L:C$ebike_app.c$898$4_0$489:BC79
L:C$ebike_app.c$901$4_0$489:BC7F
L:C$ebike_app.c$902$4_0$489:BC85
L:C$ebike_app.c$904$4_0$489:BC87
L:C$ebike_app.c$906$4_0$489:BC87
L:C$ebike_app.c$909$4_0$489:BC8D
L:C$ebike_app.c$912$4_0$489:BC93
L:C$ebike_app.c$918$3_0$488:BC99
L:C$ebike_app.c$924$3_0$488:BC99
L:C$ebike_app.c$927$4_0$490:BCA3
L:C$ebike_app.c$930$5_0$491:BCA9
L:C$ebike_app.c$933$6_0$492:BCB2
L:C$ebike_app.c$936$7_0$493:BCB8
L:C$ebike_app.c$939$7_0$493:BCBC
L:C$ebike_app.c$942$7_0$493:BCC0
L:C$ebike_app.c$946$6_0$492:BCC4
L:C$ebike_app.c$954$7_0$494:BCCE
L:C$ebike_app.c$961$5_0$495:BCD5
L:C$ebike_app.c$964$6_0$496:BCDB
L:C$ebike_app.c$967$7_0$497:BCE1
L:C$ebike_app.c$969$7_0$497:BCE5
L:C$ebike_app.c$971$7_0$497:BCEA
L:C$ebike_app.c$974$7_0$497:BCF0
L:C$ebike_app.c$977$7_0$497:BCF4
L:C$ebike_app.c$979$7_0$497:BCF8
L:C$ebike_app.c$981$7_0$497:BCFD
L:C$ebike_app.c$984$7_0$497:BD03
L:C$ebike_app.c$987$7_0$497:BD07
L:C$ebike_app.c$994$6_0$498:BD0D
L:C$ebike_app.c$1001$4_0$499:BD13
L:C$ebike_app.c$1008$3_0$488:BD17
L:C$ebike_app.c$1011$4_0$500:BD21
L:C$ebike_app.c$1014$5_0$501:BD27
L:C$ebike_app.c$1017$6_0$502:BD30
L:C$ebike_app.c$1020$7_0$503:BD36
L:C$ebike_app.c$1022$7_0$503:BD3A
L:C$ebike_app.c$1024$7_0$503:BD40
L:C$ebike_app.c$1027$7_0$503:BD46
L:C$ebike_app.c$1030$7_0$503:BD4A
L:C$ebike_app.c$1034$6_0$502:BD4E
L:C$ebike_app.c$1042$7_0$504:BD55
L:C$ebike_app.c$1049$5_0$505:BD5B
L:C$ebike_app.c$1052$6_0$506:BD61
L:C$ebike_app.c$1055$7_0$507:BD67
L:C$ebike_app.c$1057$7_0$507:BD6B
L:C$ebike_app.c$1060$8_0$508:BD71
L:C$ebike_app.c$1063$8_0$508:BD75
L:C$ebike_app.c$1068$8_0$509:BD7B
L:C$ebike_app.c$1071$8_0$509:BD7F
L:C$ebike_app.c$1079$6_0$510:BD85
L:C$ebike_app.c$1086$4_0$511:BD8B
L:C$ebike_app.c$1093$3_0$488:BD8F
L:C$ebike_app.c$1111$3_0$488:BD92
L:C$ebike_app.c$1128$3_0$488:BD95
L:C$ebike_app.c$1202$3_0$488:BD98
L:C$ebike_app.c$1206$3_0$488:BD9C
L:C$ebike_app.c$1209$3_0$488:BDA4
L:C$ebike_app.c$1210$1_0$484:BDBE
L:C$ebike_app.c$1211$3_0$488:BDCF
L:C$ebike_app.c$1222$3_1$515:BDD4
L:C$ebike_app.c$1223$3_1$515:BDE3
L:C$ebike_app.c$1224$3_1$515:BDEE
L:C$ebike_app.c$1225$3_1$515:BDF4
L:C$ebike_app.c$1240$3_1$515:BDF7
L:C$ebike_app.c$1241$3_1$515:BDFC
L:C$ebike_app.c$1250$3_1$515:BE0A
L:C$ebike_app.c$1254$2_0$485:BE0E
L:C$ebike_app.c$1257$1_0$484:BE14
L:XFebike_app$uart_receive_package$0$0:BE14
L:C$ebike_app.c$1262$1_0$517:BE15
L:Febike_app$uart_send_package$0$0:BE15
L:C$ebike_app.c$1270$1_0$517:BE17
L:C$ebike_app.c$1273$1_0$517:BE1B
L:C$ebike_app.c$1276$1_0$517:BE1F
L:C$ebike_app.c$1279$1_0$517:BE27
L:C$ebike_app.c$1281$2_0$518:BE46
L:C$ebike_app.c$1282$2_0$518:BE46
L:C$ebike_app.c$1283$2_0$518:BE4E
L:C$ebike_app.c$1284$2_0$518:BE52
L:C$ebike_app.c$1286$2_0$518:BE55
L:C$ebike_app.c$1287$2_0$518:BE55
L:C$ebike_app.c$1288$2_0$518:BE59
L:C$ebike_app.c$1290$2_0$518:BE5B
L:C$ebike_app.c$1291$2_0$518:BE5B
L:C$ebike_app.c$1292$2_0$518:BE5F
L:C$ebike_app.c$1294$2_0$518:BE61
L:C$ebike_app.c$1295$2_0$518:BE61
L:C$ebike_app.c$1296$2_0$518:BE65
L:C$ebike_app.c$1298$2_0$518:BE67
L:C$ebike_app.c$1299$2_0$518:BE67
L:C$ebike_app.c$1300$2_0$518:BE6B
L:C$ebike_app.c$1302$2_0$518:BE6D
L:C$ebike_app.c$1303$2_0$518:BE6D
L:C$ebike_app.c$1304$2_0$518:BE71
L:C$ebike_app.c$1306$2_0$518:BE73
L:C$ebike_app.c$1307$2_0$518:BE73
L:C$ebike_app.c$1308$2_0$518:BE77
L:C$ebike_app.c$1310$1_0$517:BE7B
L:C$ebike_app.c$1392$1_0$517:BE7B
L:C$ebike_app.c$1393$1_0$517:BE7F
L:C$ebike_app.c$1396$1_0$517:BE83
L:C$ebike_app.c$1398$2_0$519:BE89
L:C$ebike_app.c$1400$1_0$517:BE8F
L:C$ebike_app.c$1402$2_0$520:BE95
L:C$ebike_app.c$1404$3_0$521:BE9C
L:C$ebike_app.c$1409$3_0$522:BEA2
L:C$ebike_app.c$1411$4_0$523:BEA9
L:C$ebike_app.c$1415$4_0$524:BEAF
L:C$ebike_app.c$1418$3_0$522:BEB3
L:C$ebike_app.c$1423$2_0$525:BEC4
L:C$ebike_app.c$1427$1_0$517:BEC8
L:C$ebike_app.c$1430$2_0$526:BECD
L:C$ebike_app.c$1432$2_0$526:BED4
L:C$ebike_app.c$1434$2_0$526:BEDC
L:C$ebike_app.c$1439$2_0$527:BEE4
L:C$ebike_app.c$1443$1_0$517:BEEA
L:C$ebike_app.c$1445$2_0$528:BEEF
L:C$ebike_app.c$1446$2_0$528:BEF3
L:C$ebike_app.c$1450$2_0$528:BEF7
L:C$ebike_app.c$1455$2_0$529:BF01
L:C$ebike_app.c$1456$2_0$529:BF07
L:C$ebike_app.c$1460$2_0$529:BF13
L:C$ebike_app.c$1469$1_0$517:BF1B
L:C$ebike_app.c$1472$2_0$530:BF22
L:C$ebike_app.c$1477$2_0$531:BF2C
L:C$ebike_app.c$1482$1_0$517:BF34
L:C$ebike_app.c$1485$1_0$517:BF3C
L:C$ebike_app.c$1488$1_0$517:BF44
L:C$ebike_app.c$1489$2_0$517:BF47
L:C$ebike_app.c$1491$3_0$533:BF48
L:C$ebike_app.c$1489$2_0$532:BF55
L:C$ebike_app.c$1493$1_0$517:BF5A
L:C$ebike_app.c$1496$2_0$517:BF60
L:C$ebike_app.c$1498$3_0$535:BF62
L:C$ebike_app.c$1496$2_0$534:BF72
L:C$ebike_app.c$1501$2_0$517:BF7C
L:XFebike_app$uart_send_package$0$0:BF7C
L:C$ebike_app.c$1506$2_0$537:BF7D
L:C$ebike_app.c$1509$1_0$537:BF7D
L:Febike_app$ebike_app_set_target_adc_battery_max_current$0$0:BF7D
L:C$ebike_app.c$1511$1_0$537:BF89
L:C$ebike_app.c$1512$1_0$537:BF91
L:XFebike_app$ebike_app_set_target_adc_battery_max_current$0$0:BF91
L:C$ebike_app.c$1517$1_0$539:BF92
L:C$ebike_app.c$1520$1_0$539:BF92
L:Febike_app$ebike_app_set_target_adc_motor_max_current$0$0:BF92
L:C$ebike_app.c$1522$1_0$539:BF9E
L:C$ebike_app.c$1523$1_0$539:BFA3
L:XFebike_app$ebike_app_set_target_adc_motor_max_current$0$0:BFA3
L:C$ebike_app.c$1528$1_0$541:BFA4
L:C$ebike_app.c$1531$1_0$541:BFA4
L:Febike_app$ebike_app_set_battery_max_current$0$0:BFA4
L:C$ebike_app.c$1533$1_0$541:BFB2
L:C$ebike_app.c$1534$1_0$541:BFB9
L:C$ebike_app.c$1535$1_0$541:BFBD
L:XFebike_app$ebike_app_set_battery_max_current$0$0:BFBD
L:C$ebike_app.c$1540$1_0$543:BFBE
L:C$ebike_app.c$1543$1_0$543:BFBE
L:Febike_app$ebike_app_set_motor_max_current$0$0:BFBE
L:C$ebike_app.c$1545$1_0$543:BFCC
L:C$ebike_app.c$1546$1_0$543:BFD3
L:C$ebike_app.c$1547$1_0$543:BFD7
L:XFebike_app$ebike_app_set_motor_max_current$0$0:BFD7
L:C$ebike_app.c$1549$1_0$545:BFD8
L:Febike_app$ebike_app_set_torque_assist_ratio$0$0:BFD8
L:C$ebike_app.c$1553$1_0$545:BFDA
L:C$ebike_app.c$1557$1_0$545:C014
L:XFebike_app$ebike_app_set_torque_assist_ratio$0$0:C014
L:C$ebike_app.c$1562$1_0$547:C015
L:C$ebike_app.c$1567$1_0$547:C015
L:Febike_app$calc_pedal_force_and_torque$0$0:C015
L:C$ebike_app.c$1568$1_0$547:C024
L:C$ebike_app.c$1627$1_0$547:C02C
L:XFebike_app$calc_pedal_force_and_torque$0$0:C02C
L:C$ebike_app.c$1632$1_0$549:C02D
L:Febike_app$calc_wheel_speed$0$0:C02D
L:C$ebike_app.c$1635$1_0$549:C02F
L:C$ebike_app.c$1655$1_0$549:C03A
L:C$ebike_app.c$1656$2_0$550:C05C
L:C$ebike_app.c$1657$1_0$549:C080
L:C$ebike_app.c$1658$1_0$549:C0A0
L:C$ebike_app.c$1661$2_0$550:C0B4
L:C$ebike_app.c$1663$1_0$549:C0BA
L:C$ebike_app.c$1664$1_0$549:C0F5
L:C$ebike_app.c$1670$3_0$552:C10B
L:C$ebike_app.c$1673$3_0$552:C10F
L:C$ebike_app.c$1675$4_0$553:C11C
L:C$ebike_app.c$1681$2_0$554:C122
L:C$ebike_app.c$1682$2_0$554:C126
L:C$ebike_app.c$1684$1_0$549:C12C
L:XFebike_app$calc_wheel_speed$0$0:C12C
L:C$ebike_app.c$1689$1_0$556:C12D
L:C$ebike_app.c$1694$1_0$556:C12D
L:Febike_app$calc_motor_temperature$0$0:C12D
L:C$ebike_app.c$1695$1_0$556:C13B
L:C$ebike_app.c$1696$1_0$556:C145
L:C$ebike_app.c$1698$1_0$556:C14B
L:C$ebike_app.c$1699$1_0$556:C16C
L:C$ebike_app.c$1700$1_0$556:C174
L:XFebike_app$calc_motor_temperature$0$0:C174
L:C$ebike_app.c$1705$1_0$558:C175
L:C$ebike_app.c$1707$1_0$558:C175
L:Febike_app$calc_filtered_battery_voltage$0$0:C175
L:C$ebike_app.c$1708$1_0$558:C183
L:C$ebike_app.c$1709$1_0$558:C186
L:XFebike_app$calc_filtered_battery_voltage$0$0:C186
L:C$ebike_app.c$1714$1_0$560:C187
L:Febike_app$apply_street_mode$0$0:C187
L:C$ebike_app.c$1716$1_0$560:C189
L:C$ebike_app.c$1719$2_0$561:C18E
L:C$ebike_app.c$1721$2_0$561:C194
L:C$ebike_app.c$1723$3_0$562:C19E
L:C$ebike_app.c$1724$3_0$562:C1D0
L:C$ebike_app.c$1727$1_0$560:C1E1
L:XFebike_app$apply_street_mode$0$0:C1E1
L:C$ebike_app.c$1732$1_0$564:C1E2
L:Febike_app$apply_speed_limit$0$0:C1E2
L:C$ebike_app.c$1737$1_0$564:C1E6
L:C$ebike_app.c$1736$1_0$564:C1F0
L:C$ebike_app.c$1735$1_0$564:C20E
L:C$ebike_app.c$1734$1_0$564:C21F
L:C$ebike_app.c$1739$1_0$564:C256
L:XFebike_app$apply_speed_limit$0$0:C256
L:C$ebike_app.c$1769$1_0$566:C257
L:Febike_app$apply_walk_assist$0$0:C257
L:C$ebike_app.c$1772$1_0$566:C259
L:C$ebike_app.c$1774$2_0$567:C25D
L:C$ebike_app.c$1781$2_0$567:C28B
L:C$ebike_app.c$1783$1_0$566:C290
L:XFebike_app$apply_walk_assist$0$0:C290
L:C$ebike_app.c$1788$1_0$569:C291
L:Febike_app$apply_temperature_limiting$0$0:C291
L:C$ebike_app.c$1791$1_0$569:C293
L:C$ebike_app.c$1793$2_0$570:C29F
L:C$ebike_app.c$1794$2_0$570:C2A2
L:C$ebike_app.c$1799$2_0$571:C2A9
L:C$ebike_app.c$1803$2_0$571:C2AB
L:C$ebike_app.c$1802$2_0$571:C2B5
L:C$ebike_app.c$1801$2_0$571:C2C1
L:C$ebike_app.c$1800$2_0$571:C2CD
L:C$ebike_app.c$1807$2_0$571:C303
L:C$ebike_app.c$1810$2_0$571:C303
L:C$ebike_app.c$1809$2_0$571:C30D
L:C$ebike_app.c$1808$2_0$571:C319
L:C$ebike_app.c$1814$1_0$569:C348
L:XFebike_app$apply_temperature_limiting$0$0:C348
L:C$ebike_app.c$1819$1_0$573:C349
L:Febike_app$boost_run_statemachine$0$0:C349
L:C$ebike_app.c$1821$1_0$573:C34B
L:C$ebike_app.c$1823$2_0$574:C355
L:C$ebike_app.c$1826$3_0$575:C371
L:C$ebike_app.c$1827$3_0$575:C371
L:C$ebike_app.c$1829$4_0$576:C384
L:C$ebike_app.c$1830$4_0$576:C388
L:C$ebike_app.c$1831$4_0$576:C38E
L:C$ebike_app.c$1833$3_0$575:C392
L:C$ebike_app.c$1835$3_0$575:C395
L:C$ebike_app.c$1837$3_0$575:C395
L:C$ebike_app.c$1839$4_0$577:C39B
L:C$ebike_app.c$1840$4_0$577:C39F
L:C$ebike_app.c$1844$3_0$575:C3A3
L:C$ebike_app.c$1846$4_0$578:C3AA
L:C$ebike_app.c$1847$4_0$578:C3AE
L:C$ebike_app.c$1851$3_0$575:C3B2
L:C$ebike_app.c$1854$3_0$575:C3BC
L:C$ebike_app.c$1856$4_0$580:C3C5
L:C$ebike_app.c$1857$4_0$580:C3C9
L:C$ebike_app.c$1860$4_0$580:C3CD
L:C$ebike_app.c$1861$4_0$580:C3D3
L:C$ebike_app.c$1862$4_0$580:C3DC
L:C$ebike_app.c$1863$4_0$580:C3E9
L:C$ebike_app.c$1865$3_0$575:C3ED
L:C$ebike_app.c$1867$3_0$575:C3F0
L:C$ebike_app.c$1869$3_0$575:C3F0
L:C$ebike_app.c$1871$4_0$581:C3F6
L:C$ebike_app.c$1872$4_0$581:C3FA
L:C$ebike_app.c$1873$4_0$581:C3FE
L:C$ebike_app.c$1876$3_0$575:C402
L:C$ebike_app.c$1879$3_0$575:C40C
L:C$ebike_app.c$1881$4_0$583:C41C
L:C$ebike_app.c$1882$4_0$583:C420
L:C$ebike_app.c$1883$4_0$583:C424
L:C$ebike_app.c$1885$3_0$575:C428
L:C$ebike_app.c$1888$3_0$575:C42A
L:C$ebike_app.c$1890$3_0$575:C42A
L:C$ebike_app.c$1892$4_0$584:C430
L:C$ebike_app.c$1894$5_0$585:C43C
L:C$ebike_app.c$1898$3_0$575:C440
L:C$ebike_app.c$1900$4_0$586:C453
L:C$ebike_app.c$1902$5_0$587:C460
L:C$ebike_app.c$1909$1_0$573:C464
L:C$ebike_app.c$1911$1_0$573:C466
L:XFebike_app$boost_run_statemachine$0$0:C466
L:C$ebike_app.c$1916$1_0$589:C467
L:C$ebike_app.c$1918$1_0$589:C467
L:Febike_app$apply_boost$0$0:C467
L:C$ebike_app.c$1920$1_0$589:C47B
L:C$ebike_app.c$1922$2_0$590:C47E
L:C$ebike_app.c$1925$1_0$589:C484
L:C$ebike_app.c$1926$1_0$589:C485
L:XFebike_app$apply_boost$0$0:C485
L:C$ebike_app.c$1931$1_0$592:C486
L:Febike_app$apply_boost_fade_out$0$0:C486
L:C$ebike_app.c$1933$1_0$592:C488
L:C$ebike_app.c$1936$2_0$593:C48E
L:C$ebike_app.c$1937$2_0$593:C496
L:C$ebike_app.c$1939$3_0$594:C49D
L:C$ebike_app.c$1941$2_0$593:C4A9
L:C$ebike_app.c$1943$3_0$595:C4B0
L:C$ebike_app.c$1946$2_0$593:C4BA
L:C$ebike_app.c$1948$1_0$592:C4C8
L:XFebike_app$apply_boost_fade_out$0$0:C4C8
L:C$ebike_app.c$1953$1_0$597:C4C9
L:C$ebike_app.c$1956$1_0$597:C4C9
L:Febike_app$read_pas_cadence$0$0:C4C9
L:C$ebike_app.c$1958$2_0$598:C4D7
L:C$ebike_app.c$1959$2_0$598:C4DB
L:C$ebike_app.c$1961$1_0$597:C4E2
L:C$ebike_app.c$1963$2_0$599:C4E9
L:C$ebike_app.c$1964$1_0$597:C4ED
L:C$ebike_app.c$1968$1_0$597:C523
L:C$ebike_app.c$1969$2_0$600:C557
L:C$ebike_app.c$1971$1_0$597:C55B
L:XFebike_app$read_pas_cadence$0$0:C55B
L:C$ebike_app.c$1976$1_0$602:C55C
L:Febike_app$torque_sensor_read$0$0:C55C
L:C$ebike_app.c$1978$1_0$602:C55E
L:C$ebike_app.c$2012$1_0$602:C562
L:C$ebike_app.c$2011$1_0$602:C56B
L:C$ebike_app.c$2010$1_0$602:C576
L:C$ebike_app.c$2019$1_0$602:C5A4
L:C$ebike_app.c$2022$2_0$603:C5B1
L:C$ebike_app.c$2023$2_0$603:C5B1
L:C$ebike_app.c$2024$2_0$603:C5B7
L:C$ebike_app.c$2026$3_0$604:C5BC
L:C$ebike_app.c$2028$2_0$603:C5C0
L:C$ebike_app.c$2031$2_0$603:C5C2
L:C$ebike_app.c$2032$2_0$603:C5C2
L:C$ebike_app.c$2033$2_0$603:C5C7
L:C$ebike_app.c$2035$3_0$605:C5CD
L:C$ebike_app.c$2041$1_0$602:C5D1
L:C$ebike_app.c$2044$1_0$602:C5D1
L:C$ebike_app.c$2046$2_0$606:C5DE
L:C$ebike_app.c$2050$2_0$607:C5E4
L:C$ebike_app.c$2052$1_0$602:C5EB
L:XFebike_app$torque_sensor_read$0$0:C5EB
L:C$ebike_app.c$2057$1_0$609:C5EC
L:C$ebike_app.c$2068$1_0$609:C5EC
L:Febike_app$throttle_read$0$0:C5EC
L:C$ebike_app.c$2070$1_0$609:C5F0
L:XFebike_app$throttle_read$0$0:C5F0
L:C$ebike_app.c$2075$1_0$611:C5F1
L:Febike_app$walk_assist_read$0$0:C5F1
L:C$ebike_app.c$2079$1_0$611:C5F3
L:C$ebike_app.c$2084$1_0$611:C623
L:XFebike_app$walk_assist_read$0$0:C623
L:C$ebike_app.c$2092$1_0$613:C624
L:G$UART2_IRQHandler$0$0:C624
L:C$ebike_app.c$2094$1_0$613:C626
L:C$ebike_app.c$2096$2_0$614:C635
L:C$ebike_app.c$2098$2_0$614:C63D
L:C$ebike_app.c$2100$2_0$614:C643
L:C$ebike_app.c$2102$3_0$615:C650
L:C$ebike_app.c$2103$3_0$615:C650
L:C$ebike_app.c$2105$4_0$616:C657
L:C$ebike_app.c$2106$4_0$616:C662
L:C$ebike_app.c$2107$4_0$616:C666
L:C$ebike_app.c$2111$4_0$617:C66C
L:C$ebike_app.c$2112$4_0$617:C670
L:C$ebike_app.c$2114$3_0$615:C674
L:C$ebike_app.c$2116$3_0$615:C676
L:C$ebike_app.c$2117$3_0$615:C676
L:C$ebike_app.c$2118$3_0$615:C682
L:C$ebike_app.c$2121$3_0$615:C686
L:C$ebike_app.c$2123$4_0$618:C68D
L:C$ebike_app.c$2124$4_0$618:C691
L:C$ebike_app.c$2125$4_0$618:C695
L:C$ebike_app.c$2126$4_0$618:C699
L:C$ebike_app.c$2132$1_0$613:C69D
L:C$ebike_app.c$2134$1_0$613:C69D
L:XG$UART2_IRQHandler$0$0:C69D
L:C$ebike_app.c$2139$1_0$620:C69E
L:C$ebike_app.c$2141$1_0$620:C69E
L:G$get_configuration_variables$0$0:C69E
L:C$ebike_app.c$2142$1_0$620:C6A1
L:XG$get_configuration_variables$0$0:C6A1
L:C$ebike_app.c$2147$1_0$621:C6A2
L:C$ebike_app.c$2153$1_0$621:C6A2
L:Febike_app$check_system$0$0:C6A2
L:C$ebike_app.c$2156$2_0$622:C6A8
L:C$ebike_app.c$2159$2_0$622:C6AC
L:C$ebike_app.c$2162$3_0$623:C6B3
L:C$ebike_app.c$2165$3_0$623:C6B7
L:C$ebike_app.c$2171$2_0$624:C6BD
L:C$ebike_app.c$2172$2_0$624:C6C4
L:C$ebike_app.c$2175$3_0$625:C6CC
L:C$ebike_app.c$2178$3_0$625:C6D0
L:C$ebike_app.c$2181$4_0$626:C6D7
L:C$ebike_app.c$2184$4_0$626:C6DB
L:C$ebike_app.c$2190$3_0$627:C6E1
L:C$ebike_app.c$2193$1_0$621:C6E5
L:XFebike_app$check_system$0$0:C6E5
L:C$utils.c$17$0_0$365:C6E6
L:G$map$0$0:C6E6
L:C$utils.c$20$1_0$365:C6E8
L:C$utils.c$21$1_0$365:C6F6
L:C$utils.c$22$1_0$365:C6FD
L:C$utils.c$23$1_0$365:C70B
L:C$utils.c$27$1_0$365:C712
L:C$utils.c$28$1_0$365:C746
L:C$utils.c$31$1_0$365:C7A2
L:C$utils.c$32$1_0$365:C7E6
L:XG$map$0$0:C7E6
L:C$utils.c$37$1_0$367:C7E7
L:G$map_inverse$0$0:C7E7
L:C$utils.c$40$1_0$367:C7E9
L:C$utils.c$41$1_0$367:C7F7
L:C$utils.c$42$1_0$367:C7FE
L:C$utils.c$43$1_0$367:C80C
L:C$utils.c$45$1_0$367:C812
L:C$utils.c$46$1_0$367:C87C
L:XG$map_inverse$0$0:C87C
L:C$utils.c$51$1_0$369:C87D
L:C$utils.c$53$1_0$369:C87D
L:G$ui8_min$0$0:C87D
L:C$utils.c$54$1_0$369:C887
L:C$utils.c$55$1_0$369:C889
L:XG$ui8_min$0$0:C889
L:C$utils.c$60$1_0$371:C88A
L:C$utils.c$62$1_0$371:C88A
L:G$ui8_max$0$0:C88A
L:C$utils.c$63$1_0$371:C890
L:C$utils.c$64$1_0$371:C892
L:XG$ui8_max$0$0:C892
L:C$utils.c$69$1_0$373:C893
L:C$utils.c$71$1_0$373:C893
L:G$ui8_limit_max$0$0:C893
L:C$utils.c$72$1_0$373:C89D
L:XG$ui8_limit_max$0$0:C89D
L:C$utils.c$77$1_0$376:C89E
L:G$pi_controller$0$0:C89E
L:C$utils.c$83$1_0$376:C8A0
L:C$utils.c$84$1_0$376:C8BB
L:C$utils.c$86$1_0$376:C8D7
L:C$utils.c$87$1_0$376:C908
L:C$utils.c$88$1_0$376:C913
L:C$utils.c$90$1_0$376:C91B
L:C$utils.c$92$1_0$376:C920
L:C$utils.c$93$1_0$376:C928
L:C$utils.c$94$1_0$376:C92C
L:C$utils.c$95$1_0$376:C934
L:XG$pi_controller$0$0:C934
L:C$utils.c$100$1_0$382:C935
L:C$utils.c$102$1_0$382:C935
L:G$pi_controller_reset$0$0:C935
L:C$utils.c$103$1_0$382:C93D
L:XG$pi_controller_reset$0$0:C93D
L:C$utils.c$115$1_0$384:C93E
L:G$crc16$0$0:C93E
L:C$utils.c$119$1_0$384:C940
L:C$utils.c$122$3_0$386:C958
L:C$utils.c$123$3_0$386:C95D
L:C$utils.c$125$3_0$386:C96B
L:C$utils.c$120$2_0$385:C978
L:C$utils.c$127$2_0$384:C982
L:XG$crc16$0$0:C982
L:C$eeprom.c$74$0_0$354:C983
L:C$eeprom.c$81$1_0$354:C983
L:G$eeprom_init$0$0:C983
L:C$eeprom.c$82$1_0$354:C98E
L:C$eeprom.c$83$1_0$354:C99C
L:C$eeprom.c$85$2_0$355:C9A5
L:C$eeprom.c$87$1_0$354:C9AE
L:XG$eeprom_init$0$0:C9AE
L:C$eeprom.c$92$1_0$357:C9AF
L:C$eeprom.c$95$1_0$357:C9AF
L:G$eeprom_init_variables$0$0:C9AF
L:C$eeprom.c$97$1_0$357:C9B3
L:C$eeprom.c$101$1_0$357:C9BA
L:C$eeprom.c$102$1_0$357:C9C4
L:C$eeprom.c$103$1_0$357:C9CE
L:C$eeprom.c$104$1_0$357:C9D9
L:C$eeprom.c$105$1_0$357:C9DE
L:C$eeprom.c$106$1_0$357:C9E6
L:C$eeprom.c$107$1_0$357:C9EB
L:C$eeprom.c$108$1_0$357:C9F2
L:C$eeprom.c$109$1_0$357:C9F6
L:C$eeprom.c$110$1_0$357:C9FC
L:C$eeprom.c$111$1_0$357:CA03
L:C$eeprom.c$112$1_0$357:CA0A
L:C$eeprom.c$113$1_0$357:CA11
L:C$eeprom.c$114$1_0$357:CA18
L:C$eeprom.c$116$2_0$358:CA1F
L:C$eeprom.c$117$2_0$358:CA28
L:C$eeprom.c$119$1_0$357:CA2B
L:XG$eeprom_init_variables$0$0:CA2B
L:C$eeprom.c$124$1_0$360:CA2C
L:Feeprom$eeprom_read_values_to_variables$0$0:CA2C
L:C$eeprom.c$130$1_0$360:CA2E
L:C$eeprom.c$132$1_0$360:CA33
L:C$eeprom.c$134$1_0$360:CA41
L:C$eeprom.c$135$1_0$360:CA4F
L:C$eeprom.c$136$1_0$360:CA62
L:C$eeprom.c$137$1_0$360:CA76
L:C$eeprom.c$138$1_0$360:CA8A
L:C$eeprom.c$139$1_0$360:CA9E
L:C$eeprom.c$141$1_0$360:CAB2
L:C$eeprom.c$142$1_0$360:CAC5
L:C$eeprom.c$144$1_0$360:CAD9
L:C$eeprom.c$145$1_0$360:CAE9
L:C$eeprom.c$146$1_0$360:CAF7
L:C$eeprom.c$147$1_0$360:CB04
L:C$eeprom.c$149$1_0$360:CB0C
L:C$eeprom.c$150$1_0$360:CB1C
L:C$eeprom.c$151$1_0$360:CB2A
L:C$eeprom.c$152$1_0$360:CB37
L:C$eeprom.c$154$1_0$360:CB3F
L:C$eeprom.c$156$1_0$360:CB54
L:C$eeprom.c$157$1_0$360:CB62
L:C$eeprom.c$158$1_0$360:CB6D
L:C$eeprom.c$160$1_0$360:CB86
L:C$eeprom.c$161$1_0$360:CB94
L:C$eeprom.c$162$1_0$360:CB9F
L:C$eeprom.c$163$1_0$360:CBAA
L:C$eeprom.c$165$1_0$360:CBB5
L:C$eeprom.c$166$1_0$360:CBCA
L:C$eeprom.c$168$1_0$360:CBDF
L:C$eeprom.c$170$1_0$360:CBF4
L:C$eeprom.c$171$1_0$360:CC04
L:C$eeprom.c$172$1_0$360:CC12
L:C$eeprom.c$173$1_0$360:CC1F
L:C$eeprom.c$175$1_0$360:CC27
L:C$eeprom.c$176$1_0$360:CC37
L:C$eeprom.c$177$1_0$360:CC45
L:C$eeprom.c$178$1_0$360:CC52
L:C$eeprom.c$180$1_0$360:CC5A
L:C$eeprom.c$181$1_0$360:CC6F
L:C$eeprom.c$182$1_0$360:CC87
L:C$eeprom.c$183$1_0$360:CC9B
L:C$eeprom.c$185$1_0$360:CCB0
L:C$eeprom.c$186$1_0$360:CCC5
L:C$eeprom.c$187$1_0$360:CCDA
L:C$eeprom.c$188$1_0$360:CCEF
L:C$eeprom.c$189$1_0$360:CD07
L:C$eeprom.c$190$1_0$360:CD1B
L:C$eeprom.c$191$1_0$360:CD30
L:C$eeprom.c$192$1_0$360:CD45
L:C$eeprom.c$193$1_0$360:CD5A
L:C$eeprom.c$195$1_0$360:CD6F
L:C$eeprom.c$197$1_0$360:CD84
L:C$eeprom.c$198$1_0$360:CD99
L:C$eeprom.c$199$1_0$360:CDAE
L:C$eeprom.c$201$1_0$360:CDC3
L:C$eeprom.c$202$1_0$360:CDD8
L:C$eeprom.c$203$1_0$360:CDED
L:C$eeprom.c$204$1_0$360:CE00
L:C$eeprom.c$205$1_0$360:CE14
L:C$eeprom.c$206$1_0$360:CE29
L:C$eeprom.c$207$1_0$360:CE3E
L:C$eeprom.c$208$1_0$360:CE53
L:C$eeprom.c$209$1_0$360:CE68
L:C$eeprom.c$210$1_0$360:CE78
L:C$eeprom.c$211$1_0$360:CE86
L:C$eeprom.c$212$1_0$360:CE93
L:C$eeprom.c$213$1_0$360:CE9B
L:C$eeprom.c$214$1_0$360:CEA7
L:XFeeprom$eeprom_read_values_to_variables$0$0:CEA7
L:C$eeprom.c$219$1_0$362:CEA8
L:G$eeprom_write_variables$0$0:CEA8
L:C$eeprom.c$222$1_0$362:CEAA
L:C$eeprom.c$223$1_0$362:CEB7
L:C$eeprom.c$224$1_0$362:CEBF
L:XG$eeprom_write_variables$0$0:CEBF
L:C$eeprom.c$229$1_0$364:CEC0
L:Feeprom$variables_to_array$0$0:CEC0
L:C$eeprom.c$232$1_0$364:CEC2
L:C$eeprom.c$234$1_0$364:CEC7
L:C$eeprom.c$235$1_0$364:CECF
L:C$eeprom.c$236$1_0$364:CED7
L:C$eeprom.c$237$1_0$364:CEE5
L:C$eeprom.c$238$1_0$364:CEF0
L:C$eeprom.c$239$1_0$364:CEFC
L:C$eeprom.c$240$1_0$364:CF09
L:C$eeprom.c$241$1_0$364:CF14
L:C$eeprom.c$242$1_0$364:CF1F
L:C$eeprom.c$243$1_0$364:CF2A
L:C$eeprom.c$244$1_0$364:CF39
L:C$eeprom.c$245$1_0$364:CF43
L:C$eeprom.c$246$1_0$364:CF52
L:C$eeprom.c$247$1_0$364:CF5C
L:C$eeprom.c$248$1_0$364:CF67
L:C$eeprom.c$249$1_0$364:CF75
L:C$eeprom.c$250$1_0$364:CF81
L:C$eeprom.c$251$1_0$364:CF8F
L:C$eeprom.c$252$1_0$364:CF9A
L:C$eeprom.c$253$1_0$364:CFA6
L:C$eeprom.c$254$1_0$364:CFB1
L:C$eeprom.c$255$1_0$364:CFBC
L:C$eeprom.c$256$1_0$364:CFC7
L:C$eeprom.c$257$1_0$364:CFD6
L:C$eeprom.c$258$1_0$364:CFE0
L:C$eeprom.c$259$1_0$364:CFEF
L:C$eeprom.c$261$1_0$364:CFF9
L:C$eeprom.c$262$1_0$364:D004
L:C$eeprom.c$263$1_0$364:D00F
L:C$eeprom.c$264$1_0$364:D01A
L:C$eeprom.c$266$1_0$364:D025
L:C$eeprom.c$267$1_0$364:D030
L:C$eeprom.c$268$1_0$364:D03B
L:C$eeprom.c$269$1_0$364:D046
L:C$eeprom.c$270$1_0$364:D051
L:C$eeprom.c$271$1_0$364:D05C
L:C$eeprom.c$272$1_0$364:D067
L:C$eeprom.c$273$1_0$364:D072
L:C$eeprom.c$274$1_0$364:D07D
L:C$eeprom.c$276$1_0$364:D088
L:C$eeprom.c$278$1_0$364:D093
L:C$eeprom.c$279$1_0$364:D09E
L:C$eeprom.c$280$1_0$364:D0A9
L:C$eeprom.c$282$1_0$364:D0B4
L:C$eeprom.c$283$1_0$364:D0BF
L:C$eeprom.c$284$1_0$364:D0CA
L:C$eeprom.c$285$1_0$364:D0D5
L:C$eeprom.c$286$1_0$364:D0E0
L:C$eeprom.c$287$1_0$364:D0EB
L:C$eeprom.c$288$1_0$364:D0F6
L:C$eeprom.c$289$1_0$364:D101
L:C$eeprom.c$290$1_0$364:D10C
L:C$eeprom.c$291$1_0$364:D11B
L:C$eeprom.c$292$1_0$364:D125
L:C$eeprom.c$293$1_0$364:D12D
L:XFeeprom$variables_to_array$0$0:D12D
L:C$eeprom.c$298$1_0$366:D12E
L:Feeprom$eeprom_write_array$0$0:D12E
L:C$eeprom.c$302$1_0$366:D130
L:C$eeprom.c$304$1_0$366:D136
L:C$eeprom.c$305$1_0$366:D13C
L:C$eeprom.c$307$1_0$366:D146
L:C$eeprom.c$309$3_0$369:D14A
L:C$eeprom.c$307$2_0$368:D170
L:C$eeprom.c$312$1_0$366:D178
L:C$eeprom.c$313$1_0$366:D180
L:XFeeprom$eeprom_write_array$0$0:D180
L:C$lights.c$17$0_0$346:D181
L:C$lights.c$19$1_0$346:D181
L:G$lights_init$0$0:D181
L:C$lights.c$22$1_0$346:D18E
L:XG$lights_init$0$0:D18E
L:C$lights.c$27$1_0$348:D18F
L:C$lights.c$29$1_0$348:D18F
L:G$lights_set_state$0$0:D18F
L:C$lights.c$31$2_0$349:D193
L:C$lights.c$35$2_0$350:D1A0
L:C$lights.c$37$1_0$348:D1AB
L:XG$lights_set_state$0$0:D1AB
