<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Cpu.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="cache_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="cpu_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="memory_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_mem_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_mem_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test_mem_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="top_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1610023264" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1610023264">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1610023264" xil_pn:in_ck="-1799856880809870525" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1610023264">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Alu.v"/>
      <outfile xil_pn:name="Constants.vh"/>
      <outfile xil_pn:name="ControlUnit.v"/>
      <outfile xil_pn:name="ExStage.v"/>
      <outfile xil_pn:name="IdExRegisters.v"/>
      <outfile xil_pn:name="IdStage.v"/>
      <outfile xil_pn:name="IfIdRegisters.v"/>
      <outfile xil_pn:name="IfStage.v"/>
      <outfile xil_pn:name="MemStage.v"/>
      <outfile xil_pn:name="PC.v"/>
      <outfile xil_pn:name="RegisterFile.v"/>
      <outfile xil_pn:name="WbStage.v"/>
      <outfile xil_pn:name="btn_scan.v"/>
      <outfile xil_pn:name="cache.v"/>
      <outfile xil_pn:name="clk_diff.v"/>
      <outfile xil_pn:name="cpu.v"/>
      <outfile xil_pn:name="cpu_test.v"/>
      <outfile xil_pn:name="define.vh"/>
      <outfile xil_pn:name="display.v"/>
      <outfile xil_pn:name="exMemRegisters.v"/>
      <outfile xil_pn:name="function.vh"/>
      <outfile xil_pn:name="memWbRegisters.v"/>
      <outfile xil_pn:name="memory.v"/>
      <outfile xil_pn:name="my_clk_gen.v"/>
      <outfile xil_pn:name="parallel2serial.v"/>
      <outfile xil_pn:name="test_mem.v"/>
      <outfile xil_pn:name="vga.v"/>
      <outfile xil_pn:name="vga_debug.v"/>
    </transform>
    <transform xil_pn:end_ts="1610023264" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="9217497550544087125" xil_pn:start_ts="1610023264">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1610023264" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-7153191944532857399" xil_pn:start_ts="1610023264">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1610023264" xil_pn:in_ck="8189156087929745660" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-5281321478958701778" xil_pn:start_ts="1610023264">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/DataMemory.ngc"/>
      <outfile xil_pn:name="ipcore_dir/DataMemory.v"/>
    </transform>
    <transform xil_pn:end_ts="1610023264" xil_pn:in_ck="3314769326213437769" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1610023264">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Alu.v"/>
      <outfile xil_pn:name="Constants.vh"/>
      <outfile xil_pn:name="ControlUnit.v"/>
      <outfile xil_pn:name="ExStage.v"/>
      <outfile xil_pn:name="IdExRegisters.v"/>
      <outfile xil_pn:name="IdStage.v"/>
      <outfile xil_pn:name="IfIdRegisters.v"/>
      <outfile xil_pn:name="IfStage.v"/>
      <outfile xil_pn:name="MemStage.v"/>
      <outfile xil_pn:name="PC.v"/>
      <outfile xil_pn:name="RegisterFile.v"/>
      <outfile xil_pn:name="WbStage.v"/>
      <outfile xil_pn:name="btn_scan.v"/>
      <outfile xil_pn:name="cache.v"/>
      <outfile xil_pn:name="clk_diff.v"/>
      <outfile xil_pn:name="cpu.v"/>
      <outfile xil_pn:name="cpu_test.v"/>
      <outfile xil_pn:name="define.vh"/>
      <outfile xil_pn:name="display.v"/>
      <outfile xil_pn:name="exMemRegisters.v"/>
      <outfile xil_pn:name="function.vh"/>
      <outfile xil_pn:name="ipcore_dir/DataMemory.v"/>
      <outfile xil_pn:name="memWbRegisters.v"/>
      <outfile xil_pn:name="memory.v"/>
      <outfile xil_pn:name="my_clk_gen.v"/>
      <outfile xil_pn:name="parallel2serial.v"/>
      <outfile xil_pn:name="test_mem.v"/>
      <outfile xil_pn:name="vga.v"/>
      <outfile xil_pn:name="vga_debug.v"/>
    </transform>
    <transform xil_pn:end_ts="1610023266" xil_pn:in_ck="4563077993258841655" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="3204915099946978052" xil_pn:start_ts="1610023264">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="test_mem_beh.prj"/>
      <outfile xil_pn:name="test_mem_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1610023267" xil_pn:in_ck="-3653064696278818610" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="6652607868590723015" xil_pn:start_ts="1610023266">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="test_mem_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1606988019" xil_pn:in_ck="-8259200208349302150" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1606988019">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
  </transforms>

</generated_project>
