// Seed: 3475784719
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire  id_5;
  logic id_6;
endmodule
module module_1 (
    output tri id_0,
    output tri0 id_1,
    input tri1 id_2,
    input tri0 id_3,
    input wand id_4,
    output wor id_5,
    input tri id_6,
    output wand id_7,
    inout supply0 id_8
    , id_15,
    input tri0 id_9,
    output tri1 id_10,
    input wire id_11,
    input tri1 id_12,
    output tri0 id_13
);
  assign id_13 = -1'b0;
  module_0 modCall_1 (
      id_15,
      id_15,
      id_15,
      id_15
  );
endmodule
