#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu May 30 20:08:38 2019
# Process ID: 6836
# Current directory: C:/GitHub/PCC-HomeWork/R_Instructions/R_Instructions.runs/synth_1
# Command line: vivado.exe -log CPU.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source CPU.tcl
# Log file: C:/GitHub/PCC-HomeWork/R_Instructions/R_Instructions.runs/synth_1/CPU.vds
# Journal file: C:/GitHub/PCC-HomeWork/R_Instructions/R_Instructions.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source CPU.tcl -notrace
Command: synth_design -top CPU -part xc7a100tfgg484-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7764 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 394.461 ; gain = 101.813
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'CPU' [C:/GitHub/PCC-HomeWork/R_Instructions/R_Instructions.srcs/sources_1/new/CPU.v:23]
INFO: [Synth 8-6157] synthesizing module 'Instructions' [C:/GitHub/PCC-HomeWork/R_Instructions/R_Instructions.srcs/sources_1/new/Instructions.v:21]
INFO: [Synth 8-6157] synthesizing module 'Inst_ROM' [C:/GitHub/PCC-HomeWork/R_Instructions/R_Instructions.runs/synth_1/.Xil/Vivado-6836-DESKTOP-B8MAG06/realtime/Inst_ROM_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Inst_ROM' (1#1) [C:/GitHub/PCC-HomeWork/R_Instructions/R_Instructions.runs/synth_1/.Xil/Vivado-6836-DESKTOP-B8MAG06/realtime/Inst_ROM_stub.v:6]
WARNING: [Synth 8-350] instance 'my_ROM' of module 'Inst_ROM' requires 5 connections, but only 4 given [C:/GitHub/PCC-HomeWork/R_Instructions/R_Instructions.srcs/sources_1/new/Instructions.v:30]
INFO: [Synth 8-6155] done synthesizing module 'Instructions' (2#1) [C:/GitHub/PCC-HomeWork/R_Instructions/R_Instructions.srcs/sources_1/new/Instructions.v:21]
WARNING: [Synth 8-350] instance 'myInstructions' of module 'Instructions' requires 4 connections, but only 3 given [C:/GitHub/PCC-HomeWork/R_Instructions/R_Instructions.srcs/sources_1/new/CPU.v:42]
INFO: [Synth 8-6157] synthesizing module 'Instruction_Decoder' [C:/GitHub/PCC-HomeWork/R_Instructions/R_Instructions.srcs/sources_1/new/Instruction_Decoder.v:21]
INFO: [Synth 8-155] case statement is not full and has no default [C:/GitHub/PCC-HomeWork/R_Instructions/R_Instructions.srcs/sources_1/new/Instruction_Decoder.v:32]
INFO: [Synth 8-155] case statement is not full and has no default [C:/GitHub/PCC-HomeWork/R_Instructions/R_Instructions.srcs/sources_1/new/Instruction_Decoder.v:29]
INFO: [Synth 8-6155] done synthesizing module 'Instruction_Decoder' (3#1) [C:/GitHub/PCC-HomeWork/R_Instructions/R_Instructions.srcs/sources_1/new/Instruction_Decoder.v:21]
INFO: [Synth 8-6157] synthesizing module 'Register' [C:/GitHub/PCC-HomeWork/R_Instructions/R_Instructions.srcs/sources_1/new/Register.v:21]
INFO: [Synth 8-6155] done synthesizing module 'Register' (4#1) [C:/GitHub/PCC-HomeWork/R_Instructions/R_Instructions.srcs/sources_1/new/Register.v:21]
WARNING: [Synth 8-350] instance 'myRegister' of module 'Register' requires 9 connections, but only 7 given [C:/GitHub/PCC-HomeWork/R_Instructions/R_Instructions.srcs/sources_1/new/CPU.v:44]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/GitHub/PCC-HomeWork/R_Instructions/R_Instructions.srcs/sources_1/new/ALU.v:21]
INFO: [Synth 8-155] case statement is not full and has no default [C:/GitHub/PCC-HomeWork/R_Instructions/R_Instructions.srcs/sources_1/new/ALU.v:34]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (5#1) [C:/GitHub/PCC-HomeWork/R_Instructions/R_Instructions.srcs/sources_1/new/ALU.v:21]
INFO: [Synth 8-6155] done synthesizing module 'CPU' (6#1) [C:/GitHub/PCC-HomeWork/R_Instructions/R_Instructions.srcs/sources_1/new/CPU.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 449.777 ; gain = 157.129
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin myRegister:Reset to constant 0 [C:/GitHub/PCC-HomeWork/R_Instructions/R_Instructions.srcs/sources_1/new/CPU.v:44]
WARNING: [Synth 8-3295] tying undriven pin myRegister:clk to constant 0 [C:/GitHub/PCC-HomeWork/R_Instructions/R_Instructions.srcs/sources_1/new/CPU.v:44]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 449.777 ; gain = 157.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 449.777 ; gain = 157.129
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg484-2L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/GitHub/PCC-HomeWork/R_Instructions/R_Instructions.srcs/sources_1/ip/Inst_ROM/Inst_ROM/blk_mem_gen_0_in_context.xdc] for cell 'myInstructions/my_ROM'
Finished Parsing XDC File [c:/GitHub/PCC-HomeWork/R_Instructions/R_Instructions.srcs/sources_1/ip/Inst_ROM/Inst_ROM/blk_mem_gen_0_in_context.xdc] for cell 'myInstructions/my_ROM'
Parsing XDC File [C:/GitHub/PCC-HomeWork/R_Instructions/R_Instructions.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/GitHub/PCC-HomeWork/R_Instructions/R_Instructions.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 789.563 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 789.563 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 789.563 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 789.563 ; gain = 496.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg484-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 789.563 ; gain = 496.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for myInstructions/my_ROM. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 789.563 ; gain = 496.914
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "ALU_OP" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[31]" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'ALU_OP_reg' [C:/GitHub/PCC-HomeWork/R_Instructions/R_Instructions.srcs/sources_1/new/Instruction_Decoder.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'Write_Reg_reg' [C:/GitHub/PCC-HomeWork/R_Instructions/R_Instructions.srcs/sources_1/new/Instruction_Decoder.v:36]
WARNING: [Synth 8-327] inferring latch for variable 'F_reg' [C:/GitHub/PCC-HomeWork/R_Instructions/R_Instructions.srcs/sources_1/new/ALU.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'C32_reg' [C:/GitHub/PCC-HomeWork/R_Instructions/R_Instructions.srcs/sources_1/new/ALU.v:39]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 789.563 ; gain = 496.914
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 32    
	                6 Bit    Registers := 1     
+---Muxes : 
	   9 Input      3 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 37    
	   8 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Instructions 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module Instruction_Decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      3 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module Register 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
	   8 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\myInstruction_Decoder/Write_Reg_reg )
WARNING: [Synth 8-3332] Sequential element (myInstruction_Decoder/Write_Reg_reg) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (myALU/F_reg[31]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (myALU/F_reg[30]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (myALU/F_reg[29]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (myALU/F_reg[28]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (myALU/F_reg[27]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (myALU/F_reg[26]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (myALU/F_reg[25]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (myALU/F_reg[24]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (myALU/F_reg[23]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (myALU/F_reg[22]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (myALU/F_reg[21]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (myALU/F_reg[20]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (myALU/F_reg[19]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (myALU/F_reg[18]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (myALU/F_reg[17]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (myALU/F_reg[16]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (myALU/F_reg[15]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (myALU/F_reg[14]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (myALU/F_reg[13]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (myALU/F_reg[12]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (myALU/F_reg[11]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (myALU/F_reg[10]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (myALU/F_reg[9]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (myALU/F_reg[8]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (myALU/F_reg[7]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (myALU/F_reg[6]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (myALU/F_reg[5]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (myALU/F_reg[4]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (myALU/F_reg[3]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (myALU/F_reg[2]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (myALU/F_reg[1]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (myALU/F_reg[0]) is unused and will be removed from module CPU.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 789.563 ; gain = 496.914
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:03 ; elapsed = 00:01:06 . Memory (MB): peak = 791.371 ; gain = 498.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:14 ; elapsed = 00:01:16 . Memory (MB): peak = 792.965 ; gain = 500.316
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:14 ; elapsed = 00:01:16 . Memory (MB): peak = 803.848 ; gain = 511.199
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module \myInstructions/my_ROM  has unconnected pin dina[31]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \myInstructions/my_ROM  has unconnected pin dina[30]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \myInstructions/my_ROM  has unconnected pin dina[29]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \myInstructions/my_ROM  has unconnected pin dina[28]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \myInstructions/my_ROM  has unconnected pin dina[27]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \myInstructions/my_ROM  has unconnected pin dina[26]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \myInstructions/my_ROM  has unconnected pin dina[25]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \myInstructions/my_ROM  has unconnected pin dina[24]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \myInstructions/my_ROM  has unconnected pin dina[23]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \myInstructions/my_ROM  has unconnected pin dina[22]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \myInstructions/my_ROM  has unconnected pin dina[21]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \myInstructions/my_ROM  has unconnected pin dina[20]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \myInstructions/my_ROM  has unconnected pin dina[19]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \myInstructions/my_ROM  has unconnected pin dina[18]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \myInstructions/my_ROM  has unconnected pin dina[17]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \myInstructions/my_ROM  has unconnected pin dina[16]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \myInstructions/my_ROM  has unconnected pin dina[15]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \myInstructions/my_ROM  has unconnected pin dina[14]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \myInstructions/my_ROM  has unconnected pin dina[13]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \myInstructions/my_ROM  has unconnected pin dina[12]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \myInstructions/my_ROM  has unconnected pin dina[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \myInstructions/my_ROM  has unconnected pin dina[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \myInstructions/my_ROM  has unconnected pin dina[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \myInstructions/my_ROM  has unconnected pin dina[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \myInstructions/my_ROM  has unconnected pin dina[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \myInstructions/my_ROM  has unconnected pin dina[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \myInstructions/my_ROM  has unconnected pin dina[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \myInstructions/my_ROM  has unconnected pin dina[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \myInstructions/my_ROM  has unconnected pin dina[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \myInstructions/my_ROM  has unconnected pin dina[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \myInstructions/my_ROM  has unconnected pin dina[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \myInstructions/my_ROM  has unconnected pin dina[0]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:15 ; elapsed = 00:01:18 . Memory (MB): peak = 803.848 ; gain = 511.199
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:15 ; elapsed = 00:01:18 . Memory (MB): peak = 803.848 ; gain = 511.199
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:15 ; elapsed = 00:01:18 . Memory (MB): peak = 803.848 ; gain = 511.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:15 ; elapsed = 00:01:18 . Memory (MB): peak = 803.848 ; gain = 511.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:15 ; elapsed = 00:01:18 . Memory (MB): peak = 803.848 ; gain = 511.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:15 ; elapsed = 00:01:18 . Memory (MB): peak = 803.848 ; gain = 511.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |Inst_ROM      |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |Inst_ROM |     1|
|2     |BUFG     |     1|
|3     |CARRY4   |     4|
|4     |LUT1     |     1|
|5     |LUT2     |     1|
|6     |LUT3     |     3|
|7     |LUT4     |     3|
|8     |LUT5     |     1|
|9     |LUT6     |     2|
|10    |FDRE     |    12|
|11    |LD       |     4|
|12    |IBUF     |     2|
|13    |OBUF     |    34|
+------+---------+------+

Report Instance Areas: 
+------+------------------------+--------------------+------+
|      |Instance                |Module              |Cells |
+------+------------------------+--------------------+------+
|1     |top                     |                    |   100|
|2     |  myALU                 |ALU                 |     4|
|3     |  myInstruction_Decoder |Instruction_Decoder |     7|
|4     |  myInstructions        |Instructions        |    52|
+------+------------------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:15 ; elapsed = 00:01:18 . Memory (MB): peak = 803.848 ; gain = 511.199
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 32 critical warnings and 37 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:06 ; elapsed = 00:01:12 . Memory (MB): peak = 803.848 ; gain = 171.414
Synthesis Optimization Complete : Time (s): cpu = 00:01:16 ; elapsed = 00:01:18 . Memory (MB): peak = 803.848 ; gain = 511.199
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 816.191 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  LD => LDCE: 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
60 Infos, 42 Warnings, 32 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:18 ; elapsed = 00:01:20 . Memory (MB): peak = 816.191 ; gain = 535.016
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 816.191 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/GitHub/PCC-HomeWork/R_Instructions/R_Instructions.runs/synth_1/CPU.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file CPU_utilization_synth.rpt -pb CPU_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu May 30 20:10:05 2019...
