
#define BBTXCONF_REG (REG_BBTX_BASE + 0x0000)
#define BBTX_COEF_SEL_MSB (BIT(22))
#define BBTX_COEF_SEL_MSB_S 22
#define BBTX_NTX_CONTIN_EN (BIT(21))
#define BBTX_NTX_CONTIN_EN_S 21
#define BBTX_TXPWR_HT2040_DIFF (BIT(20))
#define BBTX_TXPWR_HT2040_DIFF_S 20
#define BBTX_TXPWR_SYS2040_DIFF (BIT(19))
#define BBTX_TXPWR_SYS2040_DIFF_S 19
#define BBTX_STF_NUM_ADD 0x00000007
#define BBTX_STF_NUM_ADD_S 16
#define BBTX_TX_ERR_RST_VAL (BIT(15))
#define BBTX_TX_ERR_RST_VAL_S 15
#define BBTX_COEF_SEL 0x00000003
#define BBTX_COEF_SEL_S 13
#define BBTX_INIT_PHASE 0x00000003
#define BBTX_INIT_PHASE_S 11
#define BBTX_SCRM_DIS (BIT(10))
#define BBTX_SCRM_DIS_S 10
#define BBTX_NTX_WINDOW 0x00000003
#define BBTX_NTX_WINDOW_S 8
#define BBTX_SEED_LOAD (BIT(7))
#define BBTX_SEED_LOAD_S 7
#define BBTX_SEED 0x0000007F
#define BBTX_SEED_S 0

#define BBTXANALOG_CTRL1_REG (REG_BBTX_BASE + 0x0004)
#define BBTX_LOOP_BACK_EN (BIT(31))
#define BBTX_LOOP_BACK_EN_S 31
#define BBTX_SPUR_DB_CFG 0x000000FF
#define BBTX_SPUR_DB_CFG_S 20
#define BBTX_RSSI_CFG 0x000000FF
#define BBTX_RSSI_CFG_S 12
#define BBTX_TX_SHR 0x00000003
#define BBTX_TX_SHR_S 0

#define BBTX_BB_HT40_DUG_REG (REG_BBTX_BASE + 0x0008)
#define BBTX_SPUR_EN (BIT(26))
#define BBTX_SPUR_EN_S 26
#define BBTX_SPUR_FREQ 0x000003FF
#define BBTX_SPUR_FREQ_S 16
#define BBTX_PACKET_NUM 0x0000000F
#define BBTX_PACKET_NUM_S 12
#define BBTX_PACKET_GAIN 0x000000FF
#define BBTX_PACKET_GAIN_S 4
#define BBTX_PACKET_RATE 0x0000000F
#define BBTX_PACKET_RATE_S 0

#define BBTX_BB_HT40_DUG1_REG (REG_BBTX_BASE + 0x000c)
#define BBTX_PACKET_CBW (BIT(24))
#define BBTX_PACKET_CBW_S 24
#define BBTX_PACKET_LEN 0x0000FFFF
#define BBTX_PACKET_LEN_S 8
#define BBTX_PACKET_IDLE_TIME 0x000000FF
#define BBTX_PACKET_IDLE_TIME_S 0

#define BBTX_BB_IQ_MIS_CORR0_REG (REG_BBTX_BASE + 0x0010)
#define BBTX_IQ_MIS_COEF1 0x000007FF
#define BBTX_IQ_MIS_COEF1_S 16
#define BBTX_TX_IQAM_X2 (BIT(12))
#define BBTX_TX_IQAM_X2_S 12
#define BBTX_TX_IQ_MIS_CORR_EN (BIT(11))
#define BBTX_TX_IQ_MIS_CORR_EN_S 11
#define BBTX_IQ_MIS_COEF0 0x000007FF
#define BBTX_IQ_MIS_COEF0_S 0

#define BBTX_BB_IQ_MIS_CORR1_REG (REG_BBTX_BASE + 0x0014)
#define BBTX_IQ_MIS_COEF3 0x000007FF
#define BBTX_IQ_MIS_COEF3_S 16
#define BBTX_IQ_MIS_COEF2 0x000007FF
#define BBTX_IQ_MIS_COEF2_S 0

#define BBTX_BB_IQ_MIS_CORR2_REG (REG_BBTX_BASE + 0x0018)
#define BBTX_IQ_MIS_COEF5 0x000007FF
#define BBTX_IQ_MIS_COEF5_S 16
#define BBTX_IQ_MIS_COEF4 0x000007FF
#define BBTX_IQ_MIS_COEF4_S 0

#define BBTX_BB_IQ_MIS_CORR3_REG (REG_BBTX_BASE + 0x001c)
#define BBTX_IQ_MIS_COEF7 0x000007FF
#define BBTX_IQ_MIS_COEF7_S 16
#define BBTX_IQ_MIS_COEF6 0x000007FF
#define BBTX_IQ_MIS_COEF6_S 0

#define BBTX_BB_IQ_MIS_CORR4_REG (REG_BBTX_BASE + 0x0020)
#define BBTX_IQ_MIS_COEF9 0x000007FF
#define BBTX_IQ_MIS_COEF9_S 16
#define BBTX_IQ_MIS_COEF8 0x000007FF
#define BBTX_IQ_MIS_COEF8_S 0

#define BBTX_BB_IQ_MIS_CORR5_REG (REG_BBTX_BASE + 0x0024)
#define BBTX_IQ_MIS_COEF11 0x000007FF
#define BBTX_IQ_MIS_COEF11_S 16
#define BBTX_IQ_MIS_COEF10 0x000007FF
#define BBTX_IQ_MIS_COEF10_S 0

#define BBTX_BB_IQ_MIS_CORR6_REG (REG_BBTX_BASE + 0x0028)
#define BBTX_IQ_MIS_COEF13 0x000007FF
#define BBTX_IQ_MIS_COEF13_S 16
#define BBTX_IQ_MIS_COEF12 0x000007FF
#define BBTX_IQ_MIS_COEF12_S 0

#define BBTX_BB_IQ_MIS_CORR7_REG (REG_BBTX_BASE + 0x002c)
#define BBTX_IQ_MIS_COEF15 0x000007FF
#define BBTX_IQ_MIS_COEF15_S 16
#define BBTX_IQ_MIS_COEF14 0x000007FF
#define BBTX_IQ_MIS_COEF14_S 0

#define BBTX_BB_IQ_MIS_CORR8_REG (REG_BBTX_BASE + 0x0030)
#define BBTX_IQ_MIS_COEF17 0x000007FF
#define BBTX_IQ_MIS_COEF17_S 16
#define BBTX_IQ_MIS_COEF16 0x000007FF
#define BBTX_IQ_MIS_COEF16_S 0

#define BBTX_BB_IQ_MIS_CORR9_REG (REG_BBTX_BASE + 0x0034)
#define BBTX_IQ_MIS_COEF19 0x000007FF
#define BBTX_IQ_MIS_COEF19_S 16
#define BBTX_IQ_MIS_COEF18 0x000007FF
#define BBTX_IQ_MIS_COEF18_S 0

#define BBTX_BB_IQ_MIS_CORR10_REG (REG_BBTX_BASE + 0x0038)
#define BBTX_IQ_MIS_COEF21 0x000007FF
#define BBTX_IQ_MIS_COEF21_S 16
#define BBTX_IQ_MIS_COEF20 0x000007FF
#define BBTX_IQ_MIS_COEF20_S 0

#define BBTX_BB_IQ_MIS_CORR11_REG (REG_BBTX_BASE + 0x003c)
#define BBTX_IQ_MIS_COEF23 0x000007FF
#define BBTX_IQ_MIS_COEF23_S 16
#define BBTX_IQ_MIS_COEF22 0x000007FF
#define BBTX_IQ_MIS_COEF22_S 0

#define BBTX_BB_IQ_MIS_CORR12_REG (REG_BBTX_BASE + 0x0040)
#define BBTX_IQ_MIS_COEF25 0x000007FF
#define BBTX_IQ_MIS_COEF25_S 16
#define BBTX_IQ_MIS_COEF24 0x000007FF
#define BBTX_IQ_MIS_COEF24_S 0

#define BBTX_BB_IQ_MIS_CORR13_REG (REG_BBTX_BASE + 0x0044)
#define BBTX_IQ_MIS_COEF27 0x000007FF
#define BBTX_IQ_MIS_COEF27_S 16
#define BBTX_IQ_MIS_COEF26 0x000007FF
#define BBTX_IQ_MIS_COEF26_S 0

#define BBTX_BB_IQ_MIS_CORR14_REG (REG_BBTX_BASE + 0x0048)
#define BBTX_IQ_MIS_COEF29 0x000007FF
#define BBTX_IQ_MIS_COEF29_S 16
#define BBTX_IQ_MIS_COEF28 0x000007FF
#define BBTX_IQ_MIS_COEF28_S 0

#define BBTX_BB_IQ_MIS_CORR15_REG (REG_BBTX_BASE + 0x004c)
#define BBTX_IQ_MIS_COEF31 0x000007FF
#define BBTX_IQ_MIS_COEF31_S 16
#define BBTX_IQ_MIS_COEF30 0x000007FF
#define BBTX_IQ_MIS_COEF30_S 0

#define BBTX_BB_TX_TEST_REG (REG_BBTX_BASE + 0x0050)
#define BBTX_CLKGATE6_EN (BIT(6))
#define BBTX_CLKGATE6_EN_S 6
#define BBTX_CLKGATE5_EN (BIT(5))
#define BBTX_CLKGATE5_EN_S 5
#define BBTX_CLKGATE4_EN (BIT(4))
#define BBTX_CLKGATE4_EN_S 4
#define BBTX_CLKGATE3_EN (BIT(3))
#define BBTX_CLKGATE3_EN_S 3
#define BBTX_CLKGATE2_EN (BIT(2))
#define BBTX_CLKGATE2_EN_S 2
#define BBTX_CLKGATE1_EN (BIT(1))
#define BBTX_CLKGATE1_EN_S 1
#define BBTXCLK_EN (BIT(0))
#define BBTXCLK_EN_S 0

#define BBTX_BB_BTX_NOISE_I_REG (REG_BBTX_BASE + 0x0054)
#define BBTX_BTX_BKN_SCALE_I (BIT(19))
#define BBTX_BTX_BKN_SCALE_I_S 19
#define BBTX_BTX_BKN_NUM_I 0x0000000F
#define BBTX_BTX_BKN_NUM_I_S 15
#define BBTX_BTX_BKN_THN_I 0x0000007F
#define BBTX_BTX_BKN_THN_I_S 8
#define BBTX_BTX_BKN_SEED_I 0x0000007F
#define BBTX_BTX_BKN_SEED_I_S 1
#define BBTX_BTX_BKN_ENABLE (BIT(0))
#define BBTX_BTX_BKN_ENABLE_S 0

#define BBTX_BB_BTX_NOISE_Q_REG (REG_BBTX_BASE + 0x0058)
#define BBTX_BTX_INFINITE (BIT(20))
#define BBTX_BTX_INFINITE_S 20
#define BBTX_BTX_BKN_SCALE_Q (BIT(19))
#define BBTX_BTX_BKN_SCALE_Q_S 19
#define BBTX_BTX_BKN_NUM_Q 0x0000000F
#define BBTX_BTX_BKN_NUM_Q_S 15
#define BBTX_BTX_BKN_THN_Q 0x0000007F
#define BBTX_BTX_BKN_THN_Q_S 8
#define BBTX_BTX_BKN_SEED_Q 0x0000007F
#define BBTX_BTX_BKN_SEED_Q_S 1

#define BBTX_BB_BTX_LR_REG (REG_BBTX_BASE + 0x005C)
#define BBTX_LR_PRE_CONF 0x000000FF
#define BBTX_LR_PRE_CONF_S 16
#define BBTX_LR_SHORT_PRE_LEN 0x0000003F
#define BBTX_LR_SHORT_PRE_LEN_S 8
#define BBTX_LR_PRE_LEN 0x0000003F
#define BBTX_LR_PRE_LEN_S 0

#define BBTX_BB_BTX_LR_CONF_REG (REG_BBTX_BASE + 0x0060)
#define BBTX_LR_RATE_SDF 0x0000FFFF
#define BBTX_LR_RATE_SDF_S 16
#define BBTX_LR_RATE_CONF 0x0000FFFF
#define BBTX_LR_RATE_CONF_S 0

#define BBTXDATE_REG (REG_BBTX_BASE + 0x03FC)
#define BBTX_DATE 0x0FFFFFFF
#define BBTX_DATE_S 0
#define BBTX_DATE_VERSION 0x1804080
