INFO: [VRFC 10-163] Analyzing VHDL file "Z:/ee26/lab1/Lab1/Lab1.sim/sim_1/synth/func/xsim/add_sub_test_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity add_sub
INFO: [VRFC 10-163] Analyzing VHDL file "Z:/ee26/lab1/Lab1/Lab1.srcs/sim_1/new/add_sub_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity add_sub_test
