void\r\nF_1 ( void )\r\n{\r\nF_2 ( V_1 , NULL , 1 ) ;\r\n}\r\nvoid\r\nF_3 ( void )\r\n{\r\nF_2 ( V_2 , NULL , 1 ) ;\r\n}\r\nvoid\r\nF_4 ( void )\r\n{\r\nV_2 ( NULL ) ;\r\nV_1 ( NULL ) ;\r\n}\r\nvoid\r\nF_5 ( struct V_3 * V_4 , unsigned long V_5 , T_1 * V_6 )\r\n{\r\nunsigned long V_7 = F_6 ( * V_6 ) ;\r\nstruct V_8 * V_8 ;\r\nif ( ! F_7 ( V_7 ) )\r\nreturn;\r\nV_8 = F_8 ( V_7 ) ;\r\nif ( F_9 ( V_8 ) && F_10 ( V_9 , & V_8 -> V_10 ) ) {\r\nF_11 ( F_12 ( V_7 ) ) ;\r\nF_13 ( V_9 , & V_8 -> V_10 ) ;\r\n} else if ( F_14 () )\r\nF_11 ( F_12 ( V_7 ) ) ;\r\n}\r\nvoid\r\nF_15 ( struct V_11 * V_12 )\r\n{\r\nchar V_13 [ 32 ] ;\r\nF_16 ( V_12 , L_1 ,\r\nV_14 . V_15 / 1024 ) ;\r\nif ( V_14 . V_16 != 1 )\r\nsnprintf ( V_13 , 32 , L_2 , V_14 . V_16 ) ;\r\nF_16 ( V_12 , L_3 ,\r\nV_14 . V_17 / 1024 ,\r\n( V_14 . V_18 . V_19 ? L_4 : L_5 ) ,\r\n( V_14 . V_18 . V_20 ? L_6 : L_7 ) ,\r\n( ( V_14 . V_16 == 1 ) ? L_8 : V_13 ) ) ;\r\nF_16 ( V_12 , L_9 L_10 ,\r\nV_14 . V_21 ,\r\nV_14 . V_22 ,\r\nV_14 . V_23 . V_24 ? L_11 : L_7\r\n) ;\r\n#ifndef F_17\r\nif ( V_25 . V_26 == 0 ) {\r\nF_16 ( V_12 , L_12 ) ;\r\n} else {\r\nF_16 ( V_12 ,\r\nL_13\r\nL_14\r\nL_15 ,\r\nV_25 . V_26 , ( int ) 4096 ,\r\nV_25 . V_26 >> 8 ,\r\nV_25 . V_27 . V_28 ,\r\nV_25 . V_27 . V_29 ,\r\nV_25 . V_27 . V_30 ,\r\nV_25 . V_31 . V_28 ,\r\nV_25 . V_31 . V_29 ,\r\nV_25 . V_31 . V_30\r\n) ;\r\n}\r\n#endif\r\n}\r\nvoid T_2\r\nF_18 ( void )\r\n{\r\nif ( F_19 ( & V_14 ) < 0 )\r\nF_20 ( L_16 ) ;\r\n#if 0\r\nprintk("ic_size %lx dc_size %lx it_size %lx\n",\r\ncache_info.ic_size,\r\ncache_info.dc_size,\r\ncache_info.it_size);\r\nprintk("DC base 0x%lx stride 0x%lx count 0x%lx loop 0x%lx\n",\r\ncache_info.dc_base,\r\ncache_info.dc_stride,\r\ncache_info.dc_count,\r\ncache_info.dc_loop);\r\nprintk("dc_conf = 0x%lx alias %d blk %d line %d shift %d\n",\r\n*(unsigned long *) (&cache_info.dc_conf),\r\ncache_info.dc_conf.cc_alias,\r\ncache_info.dc_conf.cc_block,\r\ncache_info.dc_conf.cc_line,\r\ncache_info.dc_conf.cc_shift);\r\nprintk(" wt %d sh %d cst %d hv %d\n",\r\ncache_info.dc_conf.cc_wt,\r\ncache_info.dc_conf.cc_sh,\r\ncache_info.dc_conf.cc_cst,\r\ncache_info.dc_conf.cc_hv);\r\nprintk("IC base 0x%lx stride 0x%lx count 0x%lx loop 0x%lx\n",\r\ncache_info.ic_base,\r\ncache_info.ic_stride,\r\ncache_info.ic_count,\r\ncache_info.ic_loop);\r\nprintk("IT base 0x%lx stride 0x%lx count 0x%lx loop 0x%lx off_base 0x%lx off_stride 0x%lx off_count 0x%lx\n",\r\ncache_info.it_sp_base,\r\ncache_info.it_sp_stride,\r\ncache_info.it_sp_count,\r\ncache_info.it_loop,\r\ncache_info.it_off_base,\r\ncache_info.it_off_stride,\r\ncache_info.it_off_count);\r\nprintk("DT base 0x%lx stride 0x%lx count 0x%lx loop 0x%lx off_base 0x%lx off_stride 0x%lx off_count 0x%lx\n",\r\ncache_info.dt_sp_base,\r\ncache_info.dt_sp_stride,\r\ncache_info.dt_sp_count,\r\ncache_info.dt_loop,\r\ncache_info.dt_off_base,\r\ncache_info.dt_off_stride,\r\ncache_info.dt_off_count);\r\nprintk("ic_conf = 0x%lx alias %d blk %d line %d shift %d\n",\r\n*(unsigned long *) (&cache_info.ic_conf),\r\ncache_info.ic_conf.cc_alias,\r\ncache_info.ic_conf.cc_block,\r\ncache_info.ic_conf.cc_line,\r\ncache_info.ic_conf.cc_shift);\r\nprintk(" wt %d sh %d cst %d hv %d\n",\r\ncache_info.ic_conf.cc_wt,\r\ncache_info.ic_conf.cc_sh,\r\ncache_info.ic_conf.cc_cst,\r\ncache_info.ic_conf.cc_hv);\r\nprintk("D-TLB conf: sh %d page %d cst %d aid %d sr %d\n",\r\ncache_info.dt_conf.tc_sh,\r\ncache_info.dt_conf.tc_page,\r\ncache_info.dt_conf.tc_cst,\r\ncache_info.dt_conf.tc_aid,\r\ncache_info.dt_conf.tc_sr);\r\nprintk("I-TLB conf: sh %d page %d cst %d aid %d sr %d\n",\r\ncache_info.it_conf.tc_sh,\r\ncache_info.it_conf.tc_page,\r\ncache_info.it_conf.tc_cst,\r\ncache_info.it_conf.tc_aid,\r\ncache_info.it_conf.tc_sr);\r\n#endif\r\nV_32 = 0 ;\r\nif ( V_14 . V_23 . V_24 == 0 || V_14 . V_23 . V_24 == 2 ) {\r\nif ( V_14 . V_23 . V_24 == 2 )\r\nF_21 ( V_33 L_17\r\nL_18 ) ;\r\nV_32 = 1 ;\r\n}\r\n#define F_22 ( T_3 ) (cnf.cc_line << (3 + cnf.cc_block + cnf.cc_shift))\r\nV_34 = F_22 ( V_14 . V_18 ) ;\r\nV_35 = F_22 ( V_14 . V_36 ) ;\r\n#undef F_22\r\n#ifndef F_17\r\nif ( F_23 ( & V_25 ) < 0 ) {\r\nmemset ( & V_25 , 0 , sizeof V_25 ) ;\r\n}\r\n#endif\r\nif ( ( V_37 . V_38 . V_39 & V_40 ) ==\r\nV_41 ) {\r\nF_21 ( V_33 L_19 ) ;\r\n#if 0\r\npanic("SMP kernel required to avoid non-equivalent aliasing");\r\n#endif\r\n}\r\n}\r\nvoid F_24 ( void )\r\n{\r\nint V_42 , V_43 ;\r\nunsigned long V_44 ;\r\nswitch ( V_37 . V_45 ) {\r\ncase V_46 :\r\nF_25 () ;\r\nreturn;\r\ncase V_47 :\r\ncase V_48 :\r\ncase V_49 :\r\nV_42 = V_50 ;\r\nbreak;\r\ncase V_51 :\r\nV_42 = V_52 ;\r\nbreak;\r\ncase V_53 :\r\nreturn;\r\ndefault:\r\nV_42 = V_54 ;\r\nbreak;\r\n}\r\nF_26 ( V_42 ) ;\r\nV_43 = F_27 ( & V_44 ) ;\r\nif ( V_43 < 0 && V_43 != V_55 )\r\nF_20 ( L_20 ) ;\r\nif ( V_44 != 0 )\r\nF_20 ( L_21 ) ;\r\n}\r\nstatic inline void\r\nF_28 ( struct V_3 * V_4 , unsigned long V_56 ,\r\nunsigned long V_57 )\r\n{\r\nF_29 () ;\r\nF_30 ( V_57 , V_56 ) ;\r\nif ( V_4 -> V_58 & V_59 )\r\nF_31 ( V_57 , V_56 ) ;\r\nF_32 () ;\r\n}\r\nvoid F_33 ( struct V_8 * V_8 )\r\n{\r\nstruct V_60 * V_61 = F_9 ( V_8 ) ;\r\nstruct V_3 * V_62 ;\r\nunsigned long V_63 ;\r\nunsigned long V_64 , V_65 = 0 ;\r\nT_4 V_66 ;\r\nif ( V_61 && ! F_34 ( V_61 ) ) {\r\nF_35 ( V_9 , & V_8 -> V_10 ) ;\r\nreturn;\r\n}\r\nF_36 ( V_8 ) ;\r\nif ( ! V_61 )\r\nreturn;\r\nV_66 = V_8 -> V_67 ;\r\nF_37 ( V_61 ) ;\r\nF_38 (mpnt, &mapping->i_mmap, pgoff, pgoff) {\r\nV_63 = ( V_66 - V_62 -> V_68 ) << V_69 ;\r\nV_64 = V_62 -> V_70 + V_63 ;\r\nF_39 ( V_62 , V_64 ) ;\r\nif ( V_65 == 0 || ( V_65 & ( V_71 - 1 ) )\r\n!= ( V_64 & ( V_71 - 1 ) ) ) {\r\nF_28 ( V_62 , V_64 , F_40 ( V_8 ) ) ;\r\nif ( V_65 )\r\nF_21 ( V_72 L_22 , V_65 , V_64 , V_62 -> V_73 ) ;\r\nV_65 = V_64 ;\r\n}\r\n}\r\nF_41 ( V_61 ) ;\r\n}\r\nvoid T_2 F_42 ( void )\r\n{\r\nunsigned long V_74 , V_75 ;\r\nunsigned long V_76 , V_77 ;\r\nunsigned long V_78 ;\r\nV_75 = F_43 ( 16 ) ;\r\nF_1 () ;\r\nV_75 = F_43 ( 16 ) - V_75 ;\r\nV_76 = ( unsigned long ) ( V_79 - V_80 ) ;\r\nV_74 = F_43 ( 16 ) ;\r\nF_44 ( ( unsigned long ) V_80 , V_76 ) ;\r\nV_74 = F_43 ( 16 ) - V_74 ;\r\nF_21 ( V_81 L_23 ,\r\nV_75 , V_76 , V_74 ) ;\r\nV_78 = F_45 ( V_76 * V_75 / V_74 ) ;\r\nif ( V_78 > V_14 . V_17 )\r\nV_78 = V_14 . V_17 ;\r\nif ( V_78 )\r\nV_82 = V_78 ;\r\nF_21 ( V_83 L_24 ,\r\nV_82 / 1024 ) ;\r\nif ( F_46 () > 1 && ! F_14 () ) {\r\nV_78 = F_47 ( V_14 . V_21 , V_14 . V_22 ) ;\r\nV_78 *= V_84 ;\r\nV_78 /= F_46 () ;\r\ngoto V_85;\r\n}\r\nV_75 = F_43 ( 16 ) ;\r\nF_48 () ;\r\nV_75 = F_43 ( 16 ) - V_75 ;\r\nV_76 = 0 ;\r\nV_77 = ( unsigned long ) V_80 ;\r\nV_74 = F_43 ( 16 ) ;\r\nwhile ( V_77 < ( unsigned long ) V_79 ) {\r\nF_49 ( V_77 , V_77 + V_84 ) ;\r\nV_77 += V_84 ;\r\nV_76 += V_84 ;\r\n}\r\nV_74 = F_43 ( 16 ) - V_74 ;\r\nF_21 ( V_81 L_25 ,\r\nV_75 , V_76 , V_74 ) ;\r\nV_78 = F_50 ( F_46 () * V_76 * V_75 / V_74 ) ;\r\nV_85:\r\nif ( V_78 )\r\nV_86 = V_78 ;\r\nF_21 ( V_83 L_26 ,\r\nV_86 / 1024 ) ;\r\n}\r\nvoid F_11 ( void * V_64 )\r\n{\r\nunsigned long V_10 ;\r\nF_51 ( V_64 ) ;\r\nF_52 ( V_10 ) ;\r\nF_53 ( V_64 ) ;\r\nF_54 ( V_10 ) ;\r\n}\r\nvoid F_55 ( void * V_87 , void * V_88 , unsigned long V_89 ,\r\nstruct V_8 * V_90 )\r\n{\r\nF_29 () ;\r\nF_30 ( F_56 ( V_88 ) , V_89 ) ;\r\nF_32 () ;\r\nF_57 ( V_87 , V_88 ) ;\r\n}\r\nint F_58 ( unsigned long V_91 , unsigned long V_77 ,\r\nunsigned long V_92 )\r\n{\r\nunsigned long V_10 , V_76 ;\r\nV_76 = ( V_92 - V_77 ) ;\r\nif ( V_76 >= V_86 ) {\r\nF_48 () ;\r\nreturn 1 ;\r\n}\r\nif ( F_59 ( ! V_32 ) ) {\r\nwhile ( V_77 < V_92 ) {\r\nF_52 ( V_10 ) ;\r\nF_60 ( V_91 , 1 ) ;\r\nF_61 ( V_77 ) ;\r\nF_54 ( V_10 ) ;\r\nV_77 += V_84 ;\r\n}\r\nreturn 0 ;\r\n}\r\nwhile ( V_77 < V_92 ) {\r\nF_52 ( V_10 ) ;\r\nF_60 ( V_91 , 1 ) ;\r\nF_61 ( V_77 ) ;\r\nF_62 ( V_77 ) ;\r\nF_54 ( V_10 ) ;\r\nV_77 += V_84 ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic void F_63 ( void * V_93 )\r\n{\r\nF_4 () ;\r\n}\r\nvoid F_64 ( void )\r\n{\r\nF_2 ( F_63 , NULL , 1 ) ;\r\n}\r\nstatic inline unsigned long F_65 ( struct V_94 * V_95 )\r\n{\r\nstruct V_3 * V_4 ;\r\nunsigned long V_96 = 0 ;\r\nfor ( V_4 = V_95 -> V_97 ; V_4 ; V_4 = V_4 -> V_98 )\r\nV_96 += V_4 -> V_99 - V_4 -> V_70 ;\r\nreturn V_96 ;\r\n}\r\nstatic inline T_1 * F_66 ( T_5 * V_100 , unsigned long V_64 )\r\n{\r\nT_1 * V_6 = NULL ;\r\nif ( ! F_67 ( * V_100 ) ) {\r\nT_6 * V_101 = F_68 ( V_100 , V_64 ) ;\r\nif ( ! F_69 ( * V_101 ) ) {\r\nT_7 * V_102 = F_70 ( V_101 , V_64 ) ;\r\nif ( ! F_71 ( * V_102 ) )\r\nV_6 = F_72 ( V_102 , V_64 ) ;\r\n}\r\n}\r\nreturn V_6 ;\r\n}\r\nvoid F_73 ( struct V_94 * V_95 )\r\n{\r\nstruct V_3 * V_4 ;\r\nT_5 * V_100 ;\r\nif ( F_65 ( V_95 ) >= V_82 ) {\r\nF_64 () ;\r\nreturn;\r\n}\r\nif ( V_95 -> V_103 == F_74 ( 3 ) ) {\r\nfor ( V_4 = V_95 -> V_97 ; V_4 ; V_4 = V_4 -> V_98 ) {\r\nF_75 ( V_4 -> V_70 , V_4 -> V_99 ) ;\r\nif ( ( V_4 -> V_58 & V_59 ) == 0 )\r\ncontinue;\r\nF_76 ( V_4 -> V_70 , V_4 -> V_99 ) ;\r\n}\r\nreturn;\r\n}\r\nV_100 = V_95 -> V_100 ;\r\nfor ( V_4 = V_95 -> V_97 ; V_4 ; V_4 = V_4 -> V_98 ) {\r\nunsigned long V_64 ;\r\nfor ( V_64 = V_4 -> V_70 ; V_64 < V_4 -> V_99 ;\r\nV_64 += V_84 ) {\r\nunsigned long V_7 ;\r\nT_1 * V_6 = F_66 ( V_100 , V_64 ) ;\r\nif ( ! V_6 )\r\ncontinue;\r\nV_7 = F_6 ( * V_6 ) ;\r\nif ( ! F_7 ( V_7 ) )\r\ncontinue;\r\nF_28 ( V_4 , V_64 , F_77 ( V_7 ) ) ;\r\n}\r\n}\r\n}\r\nvoid F_78 ( struct V_3 * V_4 ,\r\nunsigned long V_77 , unsigned long V_92 )\r\n{\r\nunsigned long V_64 ;\r\nT_5 * V_100 ;\r\nF_79 ( ! V_4 -> V_104 -> V_103 ) ;\r\nif ( ( V_92 - V_77 ) >= V_82 ) {\r\nF_64 () ;\r\nreturn;\r\n}\r\nif ( V_4 -> V_104 -> V_103 == F_74 ( 3 ) ) {\r\nF_75 ( V_77 , V_92 ) ;\r\nif ( V_4 -> V_58 & V_59 )\r\nF_76 ( V_77 , V_92 ) ;\r\nreturn;\r\n}\r\nV_100 = V_4 -> V_104 -> V_100 ;\r\nfor ( V_64 = V_77 & V_105 ; V_64 < V_92 ; V_64 += V_84 ) {\r\nunsigned long V_7 ;\r\nT_1 * V_6 = F_66 ( V_100 , V_64 ) ;\r\nif ( ! V_6 )\r\ncontinue;\r\nV_7 = F_6 ( * V_6 ) ;\r\nif ( F_7 ( V_7 ) )\r\nF_28 ( V_4 , V_64 , F_77 ( V_7 ) ) ;\r\n}\r\n}\r\nvoid\r\nF_80 ( struct V_3 * V_4 , unsigned long V_56 , unsigned long V_7 )\r\n{\r\nF_79 ( ! V_4 -> V_104 -> V_103 ) ;\r\nif ( F_7 ( V_7 ) ) {\r\nF_39 ( V_4 , V_56 ) ;\r\nF_28 ( V_4 , V_56 , F_77 ( V_7 ) ) ;\r\n}\r\n}\r\nvoid F_81 ( void * V_89 , int V_76 )\r\n{\r\nunsigned long V_77 = ( unsigned long ) V_89 ;\r\nif ( ( unsigned long ) V_76 > V_82 )\r\nF_1 () ;\r\nelse\r\nF_82 ( V_77 , V_77 + V_76 ) ;\r\n}\r\nvoid F_83 ( void * V_89 , int V_76 )\r\n{\r\nunsigned long V_77 = ( unsigned long ) V_89 ;\r\nif ( ( unsigned long ) V_76 > V_82 )\r\nF_1 () ;\r\nelse\r\nF_82 ( V_77 , V_77 + V_76 ) ;\r\n}
