\section{Data Structures}
Here are the data structures with brief descriptions\+:\begin{DoxyCompactList}
\item\contentsline{section}{\hyperlink{classyakl_1_1Array}{yakl\+::\+Array$<$ T, my\+Mem $>$} }{\pageref{classyakl_1_1Array}}{}
\item\contentsline{section}{\hyperlink{classyakl_1_1ParallelMax}{yakl\+::\+Parallel\+Max$<$ T, my\+Mem $>$} }{\pageref{classyakl_1_1ParallelMax}}{}
\item\contentsline{section}{\hyperlink{classyakl_1_1ParallelMax_3_01T_00_01memDevice_01_4}{yakl\+::\+Parallel\+Max$<$ T, mem\+Device $>$} }{\pageref{classyakl_1_1ParallelMax_3_01T_00_01memDevice_01_4}}{}
\item\contentsline{section}{\hyperlink{classyakl_1_1ParallelMax_3_01T_00_01memHost_01_4}{yakl\+::\+Parallel\+Max$<$ T, mem\+Host $>$} }{\pageref{classyakl_1_1ParallelMax_3_01T_00_01memHost_01_4}}{}
\item\contentsline{section}{\hyperlink{classyakl_1_1ParallelMin}{yakl\+::\+Parallel\+Min$<$ T, my\+Mem $>$} }{\pageref{classyakl_1_1ParallelMin}}{}
\item\contentsline{section}{\hyperlink{classyakl_1_1ParallelMin_3_01T_00_01memDevice_01_4}{yakl\+::\+Parallel\+Min$<$ T, mem\+Device $>$} }{\pageref{classyakl_1_1ParallelMin_3_01T_00_01memDevice_01_4}}{}
\item\contentsline{section}{\hyperlink{classyakl_1_1ParallelMin_3_01T_00_01memHost_01_4}{yakl\+::\+Parallel\+Min$<$ T, mem\+Host $>$} }{\pageref{classyakl_1_1ParallelMin_3_01T_00_01memHost_01_4}}{}
\item\contentsline{section}{\hyperlink{classyakl_1_1ParallelSum}{yakl\+::\+Parallel\+Sum$<$ T, my\+Mem $>$} }{\pageref{classyakl_1_1ParallelSum}}{}
\item\contentsline{section}{\hyperlink{classyakl_1_1ParallelSum_3_01T_00_01memDevice_01_4}{yakl\+::\+Parallel\+Sum$<$ T, mem\+Device $>$} }{\pageref{classyakl_1_1ParallelSum_3_01T_00_01memDevice_01_4}}{}
\item\contentsline{section}{\hyperlink{classyakl_1_1ParallelSum_3_01T_00_01memHost_01_4}{yakl\+::\+Parallel\+Sum$<$ T, mem\+Host $>$} }{\pageref{classyakl_1_1ParallelSum_3_01T_00_01memHost_01_4}}{}
\item\contentsline{section}{\hyperlink{classyakl_1_1SArray}{yakl\+::\+S\+Array$<$ T, D0, D1, D2, D3 $>$} }{\pageref{classyakl_1_1SArray}}{}
\end{DoxyCompactList}
