<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › scsi › isci › probe_roms.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>probe_roms.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * This file is provided under a dual BSD/GPLv2 license.  When using or</span>
<span class="cm"> * redistributing this file, you may do so under either license.</span>
<span class="cm"> *</span>
<span class="cm"> * GPL LICENSE SUMMARY</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright(c) 2008 - 2011 Intel Corporation. All rights reserved.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of version 2 of the GNU General Public License as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful, but</span>
<span class="cm"> * WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU</span>
<span class="cm"> * General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License</span>
<span class="cm"> * along with this program; if not, write to the Free Software</span>
<span class="cm"> * Foundation, Inc., 51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.</span>
<span class="cm"> * The full GNU General Public License is included in this distribution</span>
<span class="cm"> * in the file called LICENSE.GPL.</span>
<span class="cm"> *</span>
<span class="cm"> * BSD LICENSE</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright(c) 2008 - 2011 Intel Corporation. All rights reserved.</span>
<span class="cm"> * All rights reserved.</span>
<span class="cm"> *</span>
<span class="cm"> * Redistribution and use in source and binary forms, with or without</span>
<span class="cm"> * modification, are permitted provided that the following conditions</span>
<span class="cm"> * are met:</span>
<span class="cm"> *</span>
<span class="cm"> *   * Redistributions of source code must retain the above copyright</span>
<span class="cm"> *     notice, this list of conditions and the following disclaimer.</span>
<span class="cm"> *   * Redistributions in binary form must reproduce the above copyright</span>
<span class="cm"> *     notice, this list of conditions and the following disclaimer in</span>
<span class="cm"> *     the documentation and/or other materials provided with the</span>
<span class="cm"> *     distribution.</span>
<span class="cm"> *   * Neither the name of Intel Corporation nor the names of its</span>
<span class="cm"> *     contributors may be used to endorse or promote products derived</span>
<span class="cm"> *     from this software without specific prior written permission.</span>
<span class="cm"> *</span>
<span class="cm"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span>
<span class="cm"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span>
<span class="cm"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span>
<span class="cm"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span>
<span class="cm"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span>
<span class="cm"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span>
<span class="cm"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span>
<span class="cm"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span>
<span class="cm"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span>
<span class="cm"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span>
<span class="cm"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span>
<span class="cm"> */</span>
<span class="cp">#ifndef _ISCI_PROBE_ROMS_H_</span>
<span class="cp">#define _ISCI_PROBE_ROMS_H_</span>

<span class="cp">#ifdef __KERNEL__</span>
<span class="cp">#include &lt;linux/firmware.h&gt;</span>
<span class="cp">#include &lt;linux/pci.h&gt;</span>
<span class="cp">#include &lt;linux/efi.h&gt;</span>
<span class="cp">#include &quot;isci.h&quot;</span>

<span class="cp">#define SCIC_SDS_PARM_NO_SPEED   0</span>

<span class="cm">/* generation 1 (i.e. 1.5 Gb/s) */</span>
<span class="cp">#define SCIC_SDS_PARM_GEN1_SPEED 1</span>

<span class="cm">/* generation 2 (i.e. 3.0 Gb/s) */</span>
<span class="cp">#define SCIC_SDS_PARM_GEN2_SPEED 2</span>

<span class="cm">/* generation 3 (i.e. 6.0 Gb/s) */</span>
<span class="cp">#define SCIC_SDS_PARM_GEN3_SPEED 3</span>
<span class="cp">#define SCIC_SDS_PARM_MAX_SPEED SCIC_SDS_PARM_GEN3_SPEED</span>

<span class="cm">/* parameters that can be set by module parameters */</span>
<span class="k">struct</span> <span class="n">sci_user_parameters</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">sci_phy_user_params</span> <span class="p">{</span>
		<span class="cm">/**</span>
<span class="cm">		 * This field specifies the NOTIFY (ENABLE SPIN UP) primitive</span>
<span class="cm">		 * insertion frequency for this phy index.</span>
<span class="cm">		 */</span>
		<span class="n">u32</span> <span class="n">notify_enable_spin_up_insertion_frequency</span><span class="p">;</span>

		<span class="cm">/**</span>
<span class="cm">		 * This method specifies the number of transmitted DWORDs within which</span>
<span class="cm">		 * to transmit a single ALIGN primitive.  This value applies regardless</span>
<span class="cm">		 * of what type of device is attached or connection state.  A value of</span>
<span class="cm">		 * 0 indicates that no ALIGN primitives will be inserted.</span>
<span class="cm">		 */</span>
		<span class="n">u16</span> <span class="n">align_insertion_frequency</span><span class="p">;</span>

		<span class="cm">/**</span>
<span class="cm">		 * This method specifies the number of transmitted DWORDs within which</span>
<span class="cm">		 * to transmit 2 ALIGN primitives.  This applies for SAS connections</span>
<span class="cm">		 * only.  A minimum value of 3 is required for this field.</span>
<span class="cm">		 */</span>
		<span class="n">u16</span> <span class="n">in_connection_align_insertion_frequency</span><span class="p">;</span>

		<span class="cm">/**</span>
<span class="cm">		 * This field indicates the maximum speed generation to be utilized</span>
<span class="cm">		 * by phys in the supplied port.</span>
<span class="cm">		 * - A value of 1 indicates generation 1 (i.e. 1.5 Gb/s).</span>
<span class="cm">		 * - A value of 2 indicates generation 2 (i.e. 3.0 Gb/s).</span>
<span class="cm">		 * - A value of 3 indicates generation 3 (i.e. 6.0 Gb/s).</span>
<span class="cm">		 */</span>
		<span class="n">u8</span> <span class="n">max_speed_generation</span><span class="p">;</span>

	<span class="p">}</span> <span class="n">phys</span><span class="p">[</span><span class="n">SCI_MAX_PHYS</span><span class="p">];</span>

	<span class="cm">/**</span>
<span class="cm">	 * This field specifies the maximum number of direct attached devices</span>
<span class="cm">	 * that can have power supplied to them simultaneously.</span>
<span class="cm">	 */</span>
	<span class="n">u8</span> <span class="n">max_concurr_spinup</span><span class="p">;</span>

	<span class="cm">/**</span>
<span class="cm">	 * This field specifies the number of seconds to allow a phy to consume</span>
<span class="cm">	 * power before yielding to another phy.</span>
<span class="cm">	 *</span>
<span class="cm">	 */</span>
	<span class="n">u8</span> <span class="n">phy_spin_up_delay_interval</span><span class="p">;</span>

	<span class="cm">/**</span>
<span class="cm">	 * These timer values specifies how long a link will remain open with no</span>
<span class="cm">	 * activity in increments of a microsecond, it can be in increments of</span>
<span class="cm">	 * 100 microseconds if the upper most bit is set.</span>
<span class="cm">	 *</span>
<span class="cm">	 */</span>
	<span class="n">u16</span> <span class="n">stp_inactivity_timeout</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">ssp_inactivity_timeout</span><span class="p">;</span>

	<span class="cm">/**</span>
<span class="cm">	 * These timer values specifies how long a link will remain open in increments</span>
<span class="cm">	 * of 100 microseconds.</span>
<span class="cm">	 *</span>
<span class="cm">	 */</span>
	<span class="n">u16</span> <span class="n">stp_max_occupancy_timeout</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">ssp_max_occupancy_timeout</span><span class="p">;</span>

	<span class="cm">/**</span>
<span class="cm">	 * This timer value specifies how long a link will remain open with no</span>
<span class="cm">	 * outbound traffic in increments of a microsecond.</span>
<span class="cm">	 *</span>
<span class="cm">	 */</span>
	<span class="n">u8</span> <span class="n">no_outbound_task_timeout</span><span class="p">;</span>

<span class="p">};</span>

<span class="cp">#define SCIC_SDS_PARM_PHY_MASK_MIN 0x0</span>
<span class="cp">#define SCIC_SDS_PARM_PHY_MASK_MAX 0xF</span>
<span class="cp">#define MAX_CONCURRENT_DEVICE_SPIN_UP_COUNT 4</span>

<span class="k">struct</span> <span class="n">sci_oem_params</span><span class="p">;</span>
<span class="kt">int</span> <span class="n">sci_oem_parameters_validate</span><span class="p">(</span><span class="k">struct</span> <span class="n">sci_oem_params</span> <span class="o">*</span><span class="n">oem</span><span class="p">,</span> <span class="n">u8</span> <span class="n">version</span><span class="p">);</span>

<span class="k">struct</span> <span class="n">isci_orom</span><span class="p">;</span>
<span class="k">struct</span> <span class="n">isci_orom</span> <span class="o">*</span><span class="n">isci_request_oprom</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span><span class="p">);</span>
<span class="k">struct</span> <span class="n">isci_orom</span> <span class="o">*</span><span class="n">isci_request_firmware</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span><span class="p">,</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">firmware</span> <span class="o">*</span><span class="n">fw</span><span class="p">);</span>
<span class="k">struct</span> <span class="n">isci_orom</span> <span class="o">*</span><span class="n">isci_get_efi_var</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span><span class="p">);</span>

<span class="k">struct</span> <span class="n">isci_oem_hdr</span> <span class="p">{</span>
	<span class="n">u8</span> <span class="n">sig</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
	<span class="n">u8</span> <span class="n">rev_major</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">rev_minor</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">len</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">checksum</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">reserved1</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">reserved2</span><span class="p">;</span>
<span class="p">}</span> <span class="n">__attribute__</span> <span class="p">((</span><span class="n">packed</span><span class="p">));</span>

<span class="cp">#else</span>
<span class="cp">#define SCI_MAX_PORTS 4</span>
<span class="cp">#define SCI_MAX_PHYS 4</span>
<span class="cp">#define SCI_MAX_CONTROLLERS 2</span>
<span class="cp">#endif</span>

<span class="cp">#define ISCI_FW_NAME		&quot;isci/isci_firmware.bin&quot;</span>

<span class="cp">#define ROMSIGNATURE		0xaa55</span>

<span class="cp">#define ISCI_OEM_SIG		&quot;$OEM&quot;</span>
<span class="cp">#define ISCI_OEM_SIG_SIZE	4</span>
<span class="cp">#define ISCI_ROM_SIG		&quot;ISCUOEMB&quot;</span>
<span class="cp">#define ISCI_ROM_SIG_SIZE	8</span>

<span class="cp">#define ISCI_EFI_VENDOR_GUID	\</span>
<span class="cp">	EFI_GUID(0x193dfefa, 0xa445, 0x4302, 0x99, 0xd8, 0xef, 0x3a, 0xad, \</span>
<span class="cp">			0x1a, 0x04, 0xc6)</span>
<span class="cp">#define ISCI_EFI_VAR_NAME	&quot;RstScuO&quot;</span>

<span class="cp">#define ISCI_ROM_VER_1_0	0x10</span>
<span class="cp">#define ISCI_ROM_VER_1_1	0x11</span>
<span class="cp">#define ISCI_ROM_VER_1_3	0x13</span>
<span class="cp">#define ISCI_ROM_VER_LATEST	ISCI_ROM_VER_1_3</span>

<span class="cm">/* Allowed PORT configuration modes APC Automatic PORT configuration mode is</span>
<span class="cm"> * defined by the OEM configuration parameters providing no PHY_MASK parameters</span>
<span class="cm"> * for any PORT. i.e. There are no phys assigned to any of the ports at start.</span>
<span class="cm"> * MPC Manual PORT configuration mode is defined by the OEM configuration</span>
<span class="cm"> * parameters providing a PHY_MASK value for any PORT.  It is assumed that any</span>
<span class="cm"> * PORT with no PHY_MASK is an invalid port and not all PHYs must be assigned.</span>
<span class="cm"> * A PORT_PHY mask that assigns just a single PHY to a port and no other PHYs</span>
<span class="cm"> * being assigned is sufficient to declare manual PORT configuration.</span>
<span class="cm"> */</span>
<span class="k">enum</span> <span class="n">sci_port_configuration_mode</span> <span class="p">{</span>
	<span class="n">SCIC_PORT_MANUAL_CONFIGURATION_MODE</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="n">SCIC_PORT_AUTOMATIC_CONFIGURATION_MODE</span> <span class="o">=</span> <span class="mi">1</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">sci_bios_oem_param_block_hdr</span> <span class="p">{</span>
	<span class="kt">uint8_t</span> <span class="n">signature</span><span class="p">[</span><span class="n">ISCI_ROM_SIG_SIZE</span><span class="p">];</span>
	<span class="kt">uint16_t</span> <span class="n">total_block_length</span><span class="p">;</span>
	<span class="kt">uint8_t</span> <span class="n">hdr_length</span><span class="p">;</span>
	<span class="kt">uint8_t</span> <span class="n">version</span><span class="p">;</span>
	<span class="kt">uint8_t</span> <span class="n">preboot_source</span><span class="p">;</span>
	<span class="kt">uint8_t</span> <span class="n">num_elements</span><span class="p">;</span>
	<span class="kt">uint16_t</span> <span class="n">element_length</span><span class="p">;</span>
	<span class="kt">uint8_t</span> <span class="n">reserved</span><span class="p">[</span><span class="mi">8</span><span class="p">];</span>
<span class="p">}</span> <span class="n">__attribute__</span> <span class="p">((</span><span class="n">packed</span><span class="p">));</span>

<span class="k">struct</span> <span class="n">sci_oem_params</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="p">{</span>
		<span class="kt">uint8_t</span> <span class="n">mode_type</span><span class="p">;</span>
		<span class="kt">uint8_t</span> <span class="n">max_concurr_spin_up</span><span class="p">;</span>
		<span class="cm">/*</span>
<span class="cm">		 * This bitfield indicates the OEM&#39;s desired default Tx</span>
<span class="cm">		 * Spread Spectrum Clocking (SSC) settings for SATA and SAS.</span>
<span class="cm">		 * NOTE: Default SSC Modulation Frequency is 31.5KHz.</span>
<span class="cm">		 */</span>
		<span class="k">union</span> <span class="p">{</span>
			<span class="k">struct</span> <span class="p">{</span>
			<span class="cm">/*</span>
<span class="cm">			 * NOTE: Max spread for SATA is +0 / -5000 PPM.</span>
<span class="cm">			 * Down-spreading SSC (only method allowed for SATA):</span>
<span class="cm">			 *  SATA SSC Tx Disabled                    = 0x0</span>
<span class="cm">			 *  SATA SSC Tx at +0 / -1419 PPM Spread    = 0x2</span>
<span class="cm">			 *  SATA SSC Tx at +0 / -2129 PPM Spread    = 0x3</span>
<span class="cm">			 *  SATA SSC Tx at +0 / -4257 PPM Spread    = 0x6</span>
<span class="cm">			 *  SATA SSC Tx at +0 / -4967 PPM Spread    = 0x7</span>
<span class="cm">			 */</span>
				<span class="kt">uint8_t</span> <span class="n">ssc_sata_tx_spread_level</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
			<span class="cm">/*</span>
<span class="cm">			 * SAS SSC Tx Disabled                     = 0x0</span>
<span class="cm">			 *</span>
<span class="cm">			 * NOTE: Max spread for SAS down-spreading +0 /</span>
<span class="cm">			 *	 -2300 PPM</span>
<span class="cm">			 * Down-spreading SSC:</span>
<span class="cm">			 *  SAS SSC Tx at +0 / -1419 PPM Spread     = 0x2</span>
<span class="cm">			 *  SAS SSC Tx at +0 / -2129 PPM Spread     = 0x3</span>
<span class="cm">			 *</span>
<span class="cm">			 * NOTE: Max spread for SAS center-spreading +2300 /</span>
<span class="cm">			 *	 -2300 PPM</span>
<span class="cm">			 * Center-spreading SSC:</span>
<span class="cm">			 *  SAS SSC Tx at +1064 / -1064 PPM Spread  = 0x3</span>
<span class="cm">			 *  SAS SSC Tx at +2129 / -2129 PPM Spread  = 0x6</span>
<span class="cm">			 */</span>
				<span class="kt">uint8_t</span> <span class="n">ssc_sas_tx_spread_level</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
			<span class="cm">/*</span>
<span class="cm">			 * NOTE: Refer to the SSC section of the SAS 2.x</span>
<span class="cm">			 * Specification for proper setting of this field.</span>
<span class="cm">			 * For standard SAS Initiator SAS PHY operation it</span>
<span class="cm">			 * should be 0 for Down-spreading.</span>
<span class="cm">			 * SAS SSC Tx spread type:</span>
<span class="cm">			 *  Down-spreading SSC      = 0</span>
<span class="cm">			 *  Center-spreading SSC    = 1</span>
<span class="cm">			 */</span>
				<span class="kt">uint8_t</span> <span class="n">ssc_sas_tx_type</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
			<span class="p">};</span>
			<span class="kt">uint8_t</span> <span class="n">do_enable_ssc</span><span class="p">;</span>
		<span class="p">};</span>
		<span class="cm">/*</span>
<span class="cm">		 * This field indicates length of the SAS/SATA cable between</span>
<span class="cm">		 * host and device.</span>
<span class="cm">		 * This field is used make relationship between analog</span>
<span class="cm">		 * parameters of the phy in the silicon and length of the cable.</span>
<span class="cm">		 * Supported cable attenuation levels:</span>
<span class="cm">		 * &quot;short&quot;- up to 3m, &quot;medium&quot;-3m to 6m, and &quot;long&quot;- more than</span>
<span class="cm">		 * 6m.</span>
<span class="cm">		 *</span>
<span class="cm">		 * This is bit mask field:</span>
<span class="cm">		 *</span>
<span class="cm">		 * BIT:      (MSB) 7     6     5     4</span>
<span class="cm">		 * ASSIGNMENT:   &lt;phy3&gt;&lt;phy2&gt;&lt;phy1&gt;&lt;phy0&gt;  - Medium cable</span>
<span class="cm">		 *                                           length assignment</span>
<span class="cm">		 * BIT:            3     2     1     0  (LSB)</span>
<span class="cm">		 * ASSIGNMENT:   &lt;phy3&gt;&lt;phy2&gt;&lt;phy1&gt;&lt;phy0&gt;  - Long cable length</span>
<span class="cm">		 *                                           assignment</span>
<span class="cm">		 *</span>
<span class="cm">		 * BITS 7-4 are set when the cable length is assigned to medium</span>
<span class="cm">		 * BITS 3-0 are set when the cable length is assigned to long</span>
<span class="cm">		 *</span>
<span class="cm">		 * The BIT positions are clear when the cable length is</span>
<span class="cm">		 * assigned to short.</span>
<span class="cm">		 *</span>
<span class="cm">		 * Setting the bits for both long and medium cable length is</span>
<span class="cm">		 * undefined.</span>
<span class="cm">		 *</span>
<span class="cm">		 * A value of 0x84 would assign</span>
<span class="cm">		 *    phy3 - medium</span>
<span class="cm">		 *    phy2 - long</span>
<span class="cm">		 *    phy1 - short</span>
<span class="cm">		 *    phy0 - short</span>
<span class="cm">		 */</span>
		<span class="kt">uint8_t</span> <span class="n">cable_selection_mask</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">controller</span><span class="p">;</span>

	<span class="k">struct</span> <span class="p">{</span>
		<span class="kt">uint8_t</span> <span class="n">phy_mask</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">ports</span><span class="p">[</span><span class="n">SCI_MAX_PORTS</span><span class="p">];</span>

	<span class="k">struct</span> <span class="n">sci_phy_oem_params</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="p">{</span>
			<span class="kt">uint32_t</span> <span class="n">high</span><span class="p">;</span>
			<span class="kt">uint32_t</span> <span class="n">low</span><span class="p">;</span>
		<span class="p">}</span> <span class="n">sas_address</span><span class="p">;</span>

		<span class="kt">uint32_t</span> <span class="n">afe_tx_amp_control0</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">afe_tx_amp_control1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">afe_tx_amp_control2</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">afe_tx_amp_control3</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">phys</span><span class="p">[</span><span class="n">SCI_MAX_PHYS</span><span class="p">];</span>
<span class="p">}</span> <span class="n">__attribute__</span> <span class="p">((</span><span class="n">packed</span><span class="p">));</span>

<span class="k">struct</span> <span class="n">isci_orom</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">sci_bios_oem_param_block_hdr</span> <span class="n">hdr</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">sci_oem_params</span> <span class="n">ctrl</span><span class="p">[</span><span class="n">SCI_MAX_CONTROLLERS</span><span class="p">];</span>
<span class="p">}</span> <span class="n">__attribute__</span> <span class="p">((</span><span class="n">packed</span><span class="p">));</span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
