

================================================================
== Vitis HLS Report for 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_221'
================================================================
* Date:           Fri Mar 10 17:22:13 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        crypto_sign
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  50.00 ns|  5.544 ns|    13.50 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       86|       86|  4.300 us|  4.300 us|   86|   86|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_476_2  |       84|       84|         5|          4|          1|    21|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 4, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.87>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%trunc_ln367_1_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %trunc_ln367_1"   --->   Operation 9 'read' 'trunc_ln367_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.32ns)   --->   "%store_ln0 = store i5 0, i5 %i"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i.i24"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i_36 = load i5 %i" [dilithium2/fips202.c:476]   --->   Operation 12 'load' 'i_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 13 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.21ns)   --->   "%icmp_ln476 = icmp_eq  i5 %i_36, i5 21" [dilithium2/fips202.c:476]   --->   Operation 14 'icmp' 'icmp_ln476' <Predicate = true> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 21, i64 21, i64 21"   --->   Operation 15 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.54ns)   --->   "%add_ln476 = add i5 %i_36, i5 1" [dilithium2/fips202.c:476]   --->   Operation 16 'add' 'add_ln476' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln476 = br i1 %icmp_ln476, void %for.inc.i.i24.split, void %shake128_squeezeblocks.exit42.exitStub" [dilithium2/fips202.c:476]   --->   Operation 17 'br' 'br_ln476' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln477_cast15 = zext i5 %i_36" [dilithium2/fips202.c:476]   --->   Operation 18 'zext' 'trunc_ln477_cast15' <Predicate = (!icmp_ln476)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%state_s_addr_4 = getelementptr i64 %state_s, i64 0, i64 %trunc_ln477_cast15" [dilithium2/fips202.c:477]   --->   Operation 19 'getelementptr' 'state_s_addr_4' <Predicate = (!icmp_ln476)> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (2.77ns)   --->   "%state_s_load = load i5 %state_s_addr_4" [dilithium2/fips202.c:477]   --->   Operation 20 'load' 'state_s_load' <Predicate = (!icmp_ln476)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_1 : Operation 21 [1/1] (1.32ns)   --->   "%store_ln476 = store i5 %add_ln476, i5 %i" [dilithium2/fips202.c:476]   --->   Operation 21 'store' 'store_ln476' <Predicate = (!icmp_ln476)> <Delay = 1.32>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 66 'ret' 'ret_ln0' <Predicate = (icmp_ln476)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.54>
ST_2 : Operation 22 [1/2] (2.77ns)   --->   "%state_s_load = load i5 %state_s_addr_4" [dilithium2/fips202.c:477]   --->   Operation 22 'load' 'state_s_load' <Predicate = (!icmp_ln476)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%or_ln48_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i1.i2, i5 %i_36, i1 0, i2 %trunc_ln367_1_read" [dilithium2/fips202.c:48]   --->   Operation 23 'bitconcatenate' 'or_ln48_s' <Predicate = (!icmp_ln476)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i8 %or_ln48_s" [dilithium2/fips202.c:48]   --->   Operation 24 'zext' 'zext_ln48' <Predicate = (!icmp_ln476)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln48_8 = zext i8 %or_ln48_s" [dilithium2/fips202.c:48]   --->   Operation 25 'zext' 'zext_ln48_8' <Predicate = (!icmp_ln476)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln48 = trunc i64 %state_s_load" [dilithium2/fips202.c:48]   --->   Operation 26 'trunc' 'trunc_ln48' <Predicate = (!icmp_ln476)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%buf_addr = getelementptr i8 %buf_r, i64 0, i64 %zext_ln48_8" [dilithium2/fips202.c:48]   --->   Operation 27 'getelementptr' 'buf_addr' <Predicate = (!icmp_ln476)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (2.77ns)   --->   "%store_ln48 = store i8 %trunc_ln48, i10 %buf_addr" [dilithium2/fips202.c:48]   --->   Operation 28 'store' 'store_ln48' <Predicate = (!icmp_ln476)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 842> <RAM>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln48_s = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %state_s_load, i32 8, i32 15" [dilithium2/fips202.c:48]   --->   Operation 29 'partselect' 'trunc_ln48_s' <Predicate = (!icmp_ln476)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.71ns)   --->   "%add_ln48 = add i9 %zext_ln48, i9 1" [dilithium2/fips202.c:48]   --->   Operation 30 'add' 'add_ln48' <Predicate = (!icmp_ln476)> <Delay = 1.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln48_9 = zext i9 %add_ln48" [dilithium2/fips202.c:48]   --->   Operation 31 'zext' 'zext_ln48_9' <Predicate = (!icmp_ln476)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%buf_addr_16 = getelementptr i8 %buf_r, i64 0, i64 %zext_ln48_9" [dilithium2/fips202.c:48]   --->   Operation 32 'getelementptr' 'buf_addr_16' <Predicate = (!icmp_ln476)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (2.77ns)   --->   "%store_ln48 = store i8 %trunc_ln48_s, i10 %buf_addr_16" [dilithium2/fips202.c:48]   --->   Operation 33 'store' 'store_ln48' <Predicate = (!icmp_ln476)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 842> <RAM>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln48_1 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %state_s_load, i32 16, i32 23" [dilithium2/fips202.c:48]   --->   Operation 34 'partselect' 'trunc_ln48_1' <Predicate = (!icmp_ln476)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln48_2 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %state_s_load, i32 24, i32 31" [dilithium2/fips202.c:48]   --->   Operation 35 'partselect' 'trunc_ln48_2' <Predicate = (!icmp_ln476)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln48_3 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %state_s_load, i32 32, i32 39" [dilithium2/fips202.c:48]   --->   Operation 36 'partselect' 'trunc_ln48_3' <Predicate = (!icmp_ln476)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln48_4 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %state_s_load, i32 40, i32 47" [dilithium2/fips202.c:48]   --->   Operation 37 'partselect' 'trunc_ln48_4' <Predicate = (!icmp_ln476)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln48_5 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %state_s_load, i32 48, i32 55" [dilithium2/fips202.c:48]   --->   Operation 38 'partselect' 'trunc_ln48_5' <Predicate = (!icmp_ln476)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln48_6 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %state_s_load, i32 56, i32 63" [dilithium2/fips202.c:48]   --->   Operation 39 'partselect' 'trunc_ln48_6' <Predicate = (!icmp_ln476)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.49>
ST_3 : Operation 40 [1/1] (1.71ns)   --->   "%add_ln48_1 = add i9 %zext_ln48, i9 2" [dilithium2/fips202.c:48]   --->   Operation 40 'add' 'add_ln48_1' <Predicate = (!icmp_ln476)> <Delay = 1.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln48_10 = zext i9 %add_ln48_1" [dilithium2/fips202.c:48]   --->   Operation 41 'zext' 'zext_ln48_10' <Predicate = (!icmp_ln476)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%buf_addr_17 = getelementptr i8 %buf_r, i64 0, i64 %zext_ln48_10" [dilithium2/fips202.c:48]   --->   Operation 42 'getelementptr' 'buf_addr_17' <Predicate = (!icmp_ln476)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (2.77ns)   --->   "%store_ln48 = store i8 %trunc_ln48_1, i10 %buf_addr_17" [dilithium2/fips202.c:48]   --->   Operation 43 'store' 'store_ln48' <Predicate = (!icmp_ln476)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 842> <RAM>
ST_3 : Operation 44 [1/1] (1.71ns)   --->   "%add_ln48_2 = add i9 %zext_ln48, i9 3" [dilithium2/fips202.c:48]   --->   Operation 44 'add' 'add_ln48_2' <Predicate = (!icmp_ln476)> <Delay = 1.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln48_11 = zext i9 %add_ln48_2" [dilithium2/fips202.c:48]   --->   Operation 45 'zext' 'zext_ln48_11' <Predicate = (!icmp_ln476)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%buf_addr_18 = getelementptr i8 %buf_r, i64 0, i64 %zext_ln48_11" [dilithium2/fips202.c:48]   --->   Operation 46 'getelementptr' 'buf_addr_18' <Predicate = (!icmp_ln476)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (2.77ns)   --->   "%store_ln48 = store i8 %trunc_ln48_2, i10 %buf_addr_18" [dilithium2/fips202.c:48]   --->   Operation 47 'store' 'store_ln48' <Predicate = (!icmp_ln476)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 842> <RAM>

State 4 <SV = 3> <Delay = 4.49>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%or_ln48 = or i8 %or_ln48_s, i8 4" [dilithium2/fips202.c:48]   --->   Operation 48 'or' 'or_ln48' <Predicate = (!icmp_ln476)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln48_12 = zext i8 %or_ln48" [dilithium2/fips202.c:48]   --->   Operation 49 'zext' 'zext_ln48_12' <Predicate = (!icmp_ln476)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%buf_addr_19 = getelementptr i8 %buf_r, i64 0, i64 %zext_ln48_12" [dilithium2/fips202.c:48]   --->   Operation 50 'getelementptr' 'buf_addr_19' <Predicate = (!icmp_ln476)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (2.77ns)   --->   "%store_ln48 = store i8 %trunc_ln48_3, i10 %buf_addr_19" [dilithium2/fips202.c:48]   --->   Operation 51 'store' 'store_ln48' <Predicate = (!icmp_ln476)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 842> <RAM>
ST_4 : Operation 52 [1/1] (1.71ns)   --->   "%add_ln48_3 = add i9 %zext_ln48, i9 5" [dilithium2/fips202.c:48]   --->   Operation 52 'add' 'add_ln48_3' <Predicate = (!icmp_ln476)> <Delay = 1.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln48_13 = zext i9 %add_ln48_3" [dilithium2/fips202.c:48]   --->   Operation 53 'zext' 'zext_ln48_13' <Predicate = (!icmp_ln476)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%buf_addr_20 = getelementptr i8 %buf_r, i64 0, i64 %zext_ln48_13" [dilithium2/fips202.c:48]   --->   Operation 54 'getelementptr' 'buf_addr_20' <Predicate = (!icmp_ln476)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (2.77ns)   --->   "%store_ln48 = store i8 %trunc_ln48_4, i10 %buf_addr_20" [dilithium2/fips202.c:48]   --->   Operation 55 'store' 'store_ln48' <Predicate = (!icmp_ln476)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 842> <RAM>

State 5 <SV = 4> <Delay = 4.49>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%specloopname_ln472 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [dilithium2/fips202.c:472]   --->   Operation 56 'specloopname' 'specloopname_ln472' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (1.71ns)   --->   "%add_ln48_4 = add i9 %zext_ln48, i9 6" [dilithium2/fips202.c:48]   --->   Operation 57 'add' 'add_ln48_4' <Predicate = true> <Delay = 1.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln48_14 = zext i9 %add_ln48_4" [dilithium2/fips202.c:48]   --->   Operation 58 'zext' 'zext_ln48_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%buf_addr_21 = getelementptr i8 %buf_r, i64 0, i64 %zext_ln48_14" [dilithium2/fips202.c:48]   --->   Operation 59 'getelementptr' 'buf_addr_21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (2.77ns)   --->   "%store_ln48 = store i8 %trunc_ln48_5, i10 %buf_addr_21" [dilithium2/fips202.c:48]   --->   Operation 60 'store' 'store_ln48' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 842> <RAM>
ST_5 : Operation 61 [1/1] (1.71ns)   --->   "%add_ln48_5 = add i9 %zext_ln48, i9 7" [dilithium2/fips202.c:48]   --->   Operation 61 'add' 'add_ln48_5' <Predicate = true> <Delay = 1.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln48_15 = zext i9 %add_ln48_5" [dilithium2/fips202.c:48]   --->   Operation 62 'zext' 'zext_ln48_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%buf_addr_22 = getelementptr i8 %buf_r, i64 0, i64 %zext_ln48_15" [dilithium2/fips202.c:48]   --->   Operation 63 'getelementptr' 'buf_addr_22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (2.77ns)   --->   "%store_ln48 = store i8 %trunc_ln48_6, i10 %buf_addr_22" [dilithium2/fips202.c:48]   --->   Operation 64 'store' 'store_ln48' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 842> <RAM>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln476 = br void %for.inc.i.i24" [dilithium2/fips202.c:476]   --->   Operation 65 'br' 'br_ln476' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 50ns, clock uncertainty: 13.5ns.

 <State 1>: 2.87ns
The critical path consists of the following:
	'alloca' operation ('i') [4]  (0 ns)
	'load' operation ('i', dilithium2/fips202.c:476) on local variable 'i' [9]  (0 ns)
	'add' operation ('add_ln476', dilithium2/fips202.c:476) [13]  (1.55 ns)
	'store' operation ('store_ln476', dilithium2/fips202.c:476) of variable 'add_ln476', dilithium2/fips202.c:476 on local variable 'i' [61]  (1.32 ns)

 <State 2>: 5.54ns
The critical path consists of the following:
	'load' operation ('u', dilithium2/fips202.c:477) on array 'state_s' [19]  (2.77 ns)
	'store' operation ('store_ln48', dilithium2/fips202.c:48) of variable 'trunc_ln48', dilithium2/fips202.c:48 on array 'buf_r' [25]  (2.77 ns)

 <State 3>: 4.49ns
The critical path consists of the following:
	'add' operation ('add_ln48_1', dilithium2/fips202.c:48) [32]  (1.72 ns)
	'getelementptr' operation ('buf_addr_17', dilithium2/fips202.c:48) [34]  (0 ns)
	'store' operation ('store_ln48', dilithium2/fips202.c:48) of variable 'trunc_ln48_1', dilithium2/fips202.c:48 on array 'buf_r' [35]  (2.77 ns)

 <State 4>: 4.49ns
The critical path consists of the following:
	'add' operation ('add_ln48_3', dilithium2/fips202.c:48) [47]  (1.72 ns)
	'getelementptr' operation ('buf_addr_20', dilithium2/fips202.c:48) [49]  (0 ns)
	'store' operation ('store_ln48', dilithium2/fips202.c:48) of variable 'trunc_ln48_4', dilithium2/fips202.c:48 on array 'buf_r' [50]  (2.77 ns)

 <State 5>: 4.49ns
The critical path consists of the following:
	'add' operation ('add_ln48_4', dilithium2/fips202.c:48) [52]  (1.72 ns)
	'getelementptr' operation ('buf_addr_21', dilithium2/fips202.c:48) [54]  (0 ns)
	'store' operation ('store_ln48', dilithium2/fips202.c:48) of variable 'trunc_ln48_5', dilithium2/fips202.c:48 on array 'buf_r' [55]  (2.77 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
