// Seed: 629068069
module module_0 (
    input uwire id_0,
    output supply0 id_1,
    input tri0 id_2,
    input wor id_3
);
  assign id_1 = id_2;
  assign module_1.id_3 = 0;
endmodule
module module_0 (
    output wor id_0,
    input uwire id_1,
    input tri1 module_1,
    output tri id_3,
    output uwire id_4,
    output supply0 id_5,
    input wire id_6
);
  always @(-1'h0 or id_2, id_2 & !1 or posedge "") begin : LABEL_0
    assign id_5 = -1;
  end
  module_0 modCall_1 (
      id_1,
      id_0,
      id_1,
      id_1
  );
endmodule
