/usr/bin/env time -v /home/chem3000/GitClones/vtr_ccl/vtr-verilog-to-routing/vpr/vpr simple-7series_diagonal.xml or --circuit_file or.pre-vpr.blif --route_chan_width 500 --write_rr_graph rr_graph2.xml --max_router_iterations 150 --read_rr_graph diagonal_test.xml
VPR FPGA Placement and Routing.
Version: 8.1.0-dev+c80cdc3e7-dirty
Revision: v8.0.0-5554-gc80cdc3e7-dirty
Compiled: 2022-06-28T10:59:11
Compiler: GNU 9.4.0 on Linux-5.4.0-110-generic x86_64
Build Info: debug VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/home/chem3000/GitClones/vtr_ccl/vtr-verilog-to-routing/vpr/vpr simple-7series_diagonal.xml or --circuit_file or.pre-vpr.blif --route_chan_width 500 --write_rr_graph rr_graph2.xml --max_router_iterations 150 --read_rr_graph diagonal_test.xml


Architecture file: simple-7series_diagonal.xml
Circuit name: or

# Loading Architecture Description
# Loading Architecture Description took 0.01 seconds (max_rss 21.0 MiB, delta_rss +1.0 MiB)

Timing analysis: ON
Circuit netlist file: or.net
Circuit placement file: or.place
Circuit routing file: or.route
Circuit SDC file: or.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 500
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 0
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 500
RouterOpts.check_route: FULL
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 150
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: NETLIST
AnalysisOpts.post_synth_netlist_unconn_input_handling: UNCONNECTED
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
Warning 1: io[0].clock[0] unconnected pin in architecture.
Warning 2: clb[0].I[6] unconnected pin in architecture.
Warning 3: clb[0].I[13] unconnected pin in architecture.
Warning 4: clb[0].I[20] unconnected pin in architecture.
Warning 5: clb[0].I[27] unconnected pin in architecture.
Warning 6: clb[0].I[34] unconnected pin in architecture.
Warning 7: clb[0].I[41] unconnected pin in architecture.
Warning 8: clb[0].I[48] unconnected pin in architecture.
Warning 9: clb[0].I[55] unconnected pin in architecture.
Warning 10: slice[0].I[6] unconnected pin in architecture.
Warning 11: slice[0].I[13] unconnected pin in architecture.
Warning 12: slice[0].I[20] unconnected pin in architecture.
Warning 13: slice[0].I[27] unconnected pin in architecture.
Warning 14: slice[1].I[6] unconnected pin in architecture.
Warning 15: slice[1].I[13] unconnected pin in architecture.
Warning 16: slice[1].I[20] unconnected pin in architecture.
Warning 17: slice[1].I[27] unconnected pin in architecture.
# Building complex block graph took 0.00 seconds (max_rss 21.9 MiB, delta_rss +0.9 MiB)
Circuit file: or.pre-vpr.blif
# Load circuit
# Load circuit took 0.00 seconds (max_rss 21.9 MiB, delta_rss +0.0 MiB)
# Clean circuit
Absorbed 0 LUT buffers
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 1
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 1
Swept block(s)      : 0
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 21.9 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 21.9 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 21.9 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 28
    .input :      14
    .output:       7
    6-LUT  :       7
  Nets  : 21
    Avg Fanout:     1.0
    Max Fanout:     1.0
    Min Fanout:     1.0
  Netlist Clocks: 0
# Build Timing Graph
  Timing Graph Nodes: 42
  Timing Graph Edges: 35
  Timing Graph Levels: 4
# Build Timing Graph took 0.00 seconds (max_rss 21.9 MiB, delta_rss +0.0 MiB)
Netlist contains 0 clocks
# Load Timing Constraints

SDC file 'or.sdc' not found
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on a virtual external clock 'virtual_io_clock'
   * optimize virtual clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'virtual_io_clock' (Virtual Clock)

# Load Timing Constraints took 0.00 seconds (max_rss 21.9 MiB, delta_rss +0.0 MiB)
# Packing
Begin packing 'or.pre-vpr.blif'.

After removing unused inputs...
	total blocks: 28, total nets: 21, total inputs: 14, total outputs: 7
Begin prepacking.
0 attraction groups were created during prepacking.
Finish prepacking.
Using inter-cluster delay: 1.33777e-09
Packing with pin utilization targets: io:1,1 clb:0.8,1
Packing with high fanout thresholds: io:128 clb:32
Starting Clustering - Clustering Progress: 
-------------------   --------------------------   ---------
Molecules processed   Number of clusters created   FPGA size
-------------------   --------------------------   ---------
     1/28        3%                            0     3 x 3     
     2/28        7%                            1     4 x 4     
     3/28       10%                            2     4 x 4     
     4/28       14%                            3     4 x 4     
     5/28       17%                            4     5 x 5     
     6/28       21%                            5     5 x 5     
     7/28       25%                            6     5 x 5     
     8/28       28%                            7     5 x 5     
     9/28       32%                            8     5 x 5     
    10/28       35%                            9     5 x 5     
    11/28       39%                           10     5 x 5     
    12/28       42%                           11     5 x 5     
    13/28       46%                           12     5 x 5     
    14/28       50%                           13     5 x 5     
    15/28       53%                           14     5 x 5     
    16/28       57%                           15     5 x 5     
    17/28       60%                           16     5 x 5     
    18/28       64%                           17     5 x 5     
    19/28       67%                           18     5 x 5     
    20/28       71%                           19     5 x 5     
    21/28       75%                           20     5 x 5     
    22/28       78%                           21     5 x 5     
    23/28       82%                           22     5 x 5     
    24/28       85%                           23     5 x 5     
    25/28       89%                           24     5 x 5     
    26/28       92%                           25     5 x 5     
    27/28       96%                           26     5 x 5     
    28/28      100%                           27     5 x 5     

Logic Element (slice) detailed count:
  Total number of Logic Elements used : 7
  LEs used for logic and registers    : 0
  LEs used for logic only             : 7
  LEs used for registers only         : 0

Incr Slack updates 1 in 1.6424e-05 sec
Full Max Req/Worst Slack updates 1 in 1.0641e-05 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 3.4789e-05 sec
FPGA sized to 5 x 5 (auto)
Device Utilization: 0.38 (target 1.00)
	Block Utilization: 0.22 Type: io
	Block Utilization: 0.78 Type: clb

Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io         21                               0.333333                     0.666667   
       clb          7                                      2                            1   
Command terminated by signal 11
	Command being timed: "/home/chem3000/GitClones/vtr_ccl/vtr-verilog-to-routing/vpr/vpr simple-7series_diagonal.xml or --circuit_file or.pre-vpr.blif --route_chan_width 500 --write_rr_graph rr_graph2.xml --max_router_iterations 150 --read_rr_graph diagonal_test.xml"
	User time (seconds): 0.23
	System time (seconds): 0.01
	Percent of CPU this job got: 76%
	Elapsed (wall clock) time (h:mm:ss or m:ss): 0:00.32
	Average shared text size (kbytes): 0
	Average unshared data size (kbytes): 0
	Average stack size (kbytes): 0
	Average total size (kbytes): 0
	Maximum resident set size (kbytes): 29180
	Average resident set size (kbytes): 0
	Major (requiring I/O) page faults: 0
	Minor (reclaiming a frame) page faults: 32004
	Voluntary context switches: 3
	Involuntary context switches: 0
	Swaps: 0
	File system inputs: 0
	File system outputs: 144
	Socket messages sent: 0
	Socket messages received: 0
	Signals delivered: 0
	Page size (bytes): 4096
	Exit status: 0
