
==============================================================================
XRT Build Version: 2.13.478 (2022.1)
       Build Date: 2022-05-16 15:30:19
          Hash ID: 458699e9617da693e354d95b637df38daa2ed40a
==============================================================================
xclbin Information
------------------
   Generated by:           v++ (2022.1) on 2022-04-13-17:42:45
   Version:                2.13.478
   Kernels:                kernel_outerloop_0, datamover_outerloop_0
   Signature:              
   Content:                
   UUID (xclbin):          809f9315-cb75-5e70-0038-c48194dbdcb4
   UUID (IINTF):           ae9af7bca57dde8a3ba8a3f9262d78bb
   Sections:               DEBUG_IP_LAYOUT, BITSTREAM_PARTIAL_PDI, MEM_TOPOLOGY, 
                           IP_LAYOUT, CONNECTIVITY, CLOCK_FREQ_TOPOLOGY, 
                           BUILD_METADATA, EMBEDDED_METADATA, SYSTEM_METADATA, 
                           PARTITION_METADATA, GROUP_CONNECTIVITY, GROUP_TOPOLOGY
==============================================================================
Hardware Platform (Shell) Information
-------------------------------------
   Vendor:                 xilinx
   Board:                  vck5000
   Name:                   gen4x8_xdma_2
   Version:                202210.1
   Generated Version:      Vivado 2022.1 (SW Build: 3523110)
   Created:                Wed Apr 13 18:03:54 2022
   FPGA Device:            xcvc1902
   Board Vendor:           xilinx.com
   Board Name:             xilinx.com:vck5000:1.0
   Board Part:             xilinx.com:vck5000:part0:1.0
   Platform VBNV:          xilinx_vck5000_gen4x8_xdma_2_202210_1
   Static UUID:            00000000-0000-0000-0000-000000000000
   Feature ROM TimeStamp:  0

Scalable Clocks
------
   Name:      KERNEL_CLK
   Index:     0
   Type:      KERNEL
   Frequency: 500 MHz

   Name:      DATA_CLK
   Index:     1
   Type:      DATA
   Frequency: 284 MHz

System Clocks
------
   Name:           _bd_top_blp_s_aclk_ctrl_00 
   Type:           FIXED 
   Default Freq:   100 MHz

   Name:           _bd_top_blp_s_aclk_kernel_00 
   Type:           SCALABLE 
   Default Freq:   299.996999 MHz
   Requested Freq: 299.996999 MHz
   Achieved Freq:  284.2 MHz

   Name:           _bd_top_blp_s_aclk_kernel_01 
   Type:           SCALABLE 
   Default Freq:   499.994999 MHz
   Requested Freq: 499.994999 MHz
   Achieved Freq:  500 MHz

Memory Configuration
--------------------
   Name:         MC_NOC0
   Index:        0
   Type:         MEM_DDR4
   Base Address: 0xc100000000
   Address Size: 0x300000000
   Bank Used:    Yes

   Name:         BRAM
   Index:        1
   Type:         MEM_DRAM
   Base Address: 0x20204000000
   Address Size: 0x20000
   Bank Used:    No

   Name:         dc_0
   Index:        2
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_1
   Index:        3
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_2
   Index:        4
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_3
   Index:        5
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_4
   Index:        6
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_5
   Index:        7
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_6
   Index:        8
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_7
   Index:        9
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_8
   Index:        10
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_9
   Index:        11
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_10
   Index:        12
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_11
   Index:        13
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_12
   Index:        14
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_13
   Index:        15
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes
==============================================================================
Kernel: kernel_outerloop_0

Definition
----------
   Signature: kernel_outerloop_0 (unsigned int slr_region, unsigned int outer_itr, unsigned int stencilConfig_grid_size_0, unsigned int stencilConfig_grid_size_1, unsigned int stencilConfig_grid_size_2, unsigned int stencilConfig_dim, unsigned int stencilConfig_total_itr, unsigned int stencilConfig_lower_limit_0, unsigned int stencilConfig_lower_limit_1, unsigned int stencilConfig_lower_limit_2, unsigned int stencilConfig_upper_limit_0, unsigned int stencilConfig_upper_limit_1, unsigned int stencilConfig_upper_limit_2, unsigned int stencilConfig_outer_loop_limit, stream<hls::axis<ap_uint<256>, 0, 0, 0>, 0>& arg0_axis_in, stream<hls::axis<ap_uint<256>, 0, 0, 0>, 0>& arg1_axis_in, stream<hls::axis<ap_uint<256>, 0, 0, 0>, 0>& arg1_axis_out, stream<hls::axis<ap_uint<256>, 0, 0, 0>, 0>& arg2_axis_in, stream<hls::axis<ap_uint<256>, 0, 0, 0>, 0>& arg2_axis_out, stream<hls::axis<ap_uint<256>, 0, 0, 0>, 0>& arg3_axis_in, stream<hls::axis<ap_uint<256>, 0, 0, 0>, 0>& arg3_axis_out, stream<hls::axis<ap_uint<256>, 0, 0, 0>, 0>& arg4_axis_in, stream<hls::axis<ap_uint<256>, 0, 0, 0>, 0>& arg4_axis_out, stream<hls::axis<ap_uint<256>, 0, 0, 0>, 0>& arg5_axis_in, stream<hls::axis<ap_uint<256>, 0, 0, 0>, 0>& arg6_axis_in, stream<hls::axis<ap_uint<256>, 0, 0, 0>, 0>& arg7_axis_out, stream<hls::axis<ap_uint<256>, 0, 0, 0>, 0>& arg8_axis_out, stream<hls::axis<ap_uint<256>, 0, 0, 0>, 0>& arg9_axis_out)

Ports
-----
   Port:          ARG0_AXIS_IN
   Mode:          read_only
   Range (bytes): 
   Data Width:    256 bits
   Port Type:     stream

   Port:          ARG1_AXIS_IN
   Mode:          read_only
   Range (bytes): 
   Data Width:    256 bits
   Port Type:     stream

   Port:          ARG1_AXIS_OUT
   Mode:          write_only
   Range (bytes): 
   Data Width:    256 bits
   Port Type:     stream

   Port:          ARG2_AXIS_IN
   Mode:          read_only
   Range (bytes): 
   Data Width:    256 bits
   Port Type:     stream

   Port:          ARG2_AXIS_OUT
   Mode:          write_only
   Range (bytes): 
   Data Width:    256 bits
   Port Type:     stream

   Port:          ARG3_AXIS_IN
   Mode:          read_only
   Range (bytes): 
   Data Width:    256 bits
   Port Type:     stream

   Port:          ARG3_AXIS_OUT
   Mode:          write_only
   Range (bytes): 
   Data Width:    256 bits
   Port Type:     stream

   Port:          ARG4_AXIS_IN
   Mode:          read_only
   Range (bytes): 
   Data Width:    256 bits
   Port Type:     stream

   Port:          ARG4_AXIS_OUT
   Mode:          write_only
   Range (bytes): 
   Data Width:    256 bits
   Port Type:     stream

   Port:          ARG5_AXIS_IN
   Mode:          read_only
   Range (bytes): 
   Data Width:    256 bits
   Port Type:     stream

   Port:          ARG6_AXIS_IN
   Mode:          read_only
   Range (bytes): 
   Data Width:    256 bits
   Port Type:     stream

   Port:          ARG7_AXIS_OUT
   Mode:          write_only
   Range (bytes): 
   Data Width:    256 bits
   Port Type:     stream

   Port:          ARG8_AXIS_OUT
   Mode:          write_only
   Range (bytes): 
   Data Width:    256 bits
   Port Type:     stream

   Port:          ARG9_AXIS_OUT
   Mode:          write_only
   Range (bytes): 
   Data Width:    256 bits
   Port Type:     stream

   Port:          S_AXI_CONTROL
   Mode:          slave
   Range (bytes): 0x80
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        kernel_outerloop_0_1
   Base Address: 0x20200020000

   Argument:          slr_region
   Register Offset:   0x10
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          outer_itr
   Register Offset:   0x18
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          stencilConfig_grid_size_0
   Register Offset:   0x20
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          stencilConfig_grid_size_1
   Register Offset:   0x28
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          stencilConfig_grid_size_2
   Register Offset:   0x30
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          stencilConfig_dim
   Register Offset:   0x38
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          stencilConfig_total_itr
   Register Offset:   0x40
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          stencilConfig_lower_limit_0
   Register Offset:   0x48
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          stencilConfig_lower_limit_1
   Register Offset:   0x50
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          stencilConfig_lower_limit_2
   Register Offset:   0x58
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          stencilConfig_upper_limit_0
   Register Offset:   0x60
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          stencilConfig_upper_limit_1
   Register Offset:   0x68
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          stencilConfig_upper_limit_2
   Register Offset:   0x70
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          stencilConfig_outer_loop_limit
   Register Offset:   0x78
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          arg0_axis_in
   Register Offset:   0x0
   Port:              ARG0_AXIS_IN
   Memory:            dc_0 (MEM_STREAMING_CONNECTION)

   Argument:          arg1_axis_in
   Register Offset:   0x0
   Port:              ARG1_AXIS_IN
   Memory:            dc_1 (MEM_STREAMING_CONNECTION)

   Argument:          arg1_axis_out
   Register Offset:   0x0
   Port:              ARG1_AXIS_OUT
   Memory:            dc_7 (MEM_STREAMING_CONNECTION)

   Argument:          arg2_axis_in
   Register Offset:   0x0
   Port:              ARG2_AXIS_IN
   Memory:            dc_2 (MEM_STREAMING_CONNECTION)

   Argument:          arg2_axis_out
   Register Offset:   0x0
   Port:              ARG2_AXIS_OUT
   Memory:            dc_8 (MEM_STREAMING_CONNECTION)

   Argument:          arg3_axis_in
   Register Offset:   0x0
   Port:              ARG3_AXIS_IN
   Memory:            dc_3 (MEM_STREAMING_CONNECTION)

   Argument:          arg3_axis_out
   Register Offset:   0x0
   Port:              ARG3_AXIS_OUT
   Memory:            dc_9 (MEM_STREAMING_CONNECTION)

   Argument:          arg4_axis_in
   Register Offset:   0x0
   Port:              ARG4_AXIS_IN
   Memory:            dc_4 (MEM_STREAMING_CONNECTION)

   Argument:          arg4_axis_out
   Register Offset:   0x0
   Port:              ARG4_AXIS_OUT
   Memory:            dc_10 (MEM_STREAMING_CONNECTION)

   Argument:          arg5_axis_in
   Register Offset:   0x0
   Port:              ARG5_AXIS_IN
   Memory:            dc_5 (MEM_STREAMING_CONNECTION)

   Argument:          arg6_axis_in
   Register Offset:   0x0
   Port:              ARG6_AXIS_IN
   Memory:            dc_6 (MEM_STREAMING_CONNECTION)

   Argument:          arg7_axis_out
   Register Offset:   0x0
   Port:              ARG7_AXIS_OUT
   Memory:            dc_11 (MEM_STREAMING_CONNECTION)

   Argument:          arg8_axis_out
   Register Offset:   0x0
   Port:              ARG8_AXIS_OUT
   Memory:            dc_12 (MEM_STREAMING_CONNECTION)

   Argument:          arg9_axis_out
   Register Offset:   0x0
   Port:              ARG9_AXIS_OUT
   Memory:            dc_13 (MEM_STREAMING_CONNECTION)
Kernel: datamover_outerloop_0

Definition
----------
   Signature: datamover_outerloop_0 (unsigned int is_loopback, unsigned int range_start_0, unsigned int range_end_0, unsigned int range_start_1, unsigned int range_end_1, unsigned int range_start_2, unsigned int range_end_2, unsigned int gridSize_0, unsigned int gridSize_1, unsigned int gridSize_2, unsigned int outer_itr, void* arg0, void* arg1, void* arg2, void* arg3, void* arg4, void* arg5, void* arg6, void* arg7, void* arg8, void* arg9, stream<hls::axis<ap_uint<256>, 0, 0, 0>, 0>& arg0_axis_out, stream<hls::axis<ap_uint<256>, 0, 0, 0>, 0>& arg1_axis_out, stream<hls::axis<ap_uint<256>, 0, 0, 0>, 0>& arg1_axis_in, stream<hls::axis<ap_uint<256>, 0, 0, 0>, 0>& arg2_axis_out, stream<hls::axis<ap_uint<256>, 0, 0, 0>, 0>& arg2_axis_in, stream<hls::axis<ap_uint<256>, 0, 0, 0>, 0>& arg3_axis_out, stream<hls::axis<ap_uint<256>, 0, 0, 0>, 0>& arg3_axis_in, stream<hls::axis<ap_uint<256>, 0, 0, 0>, 0>& arg4_axis_out, stream<hls::axis<ap_uint<256>, 0, 0, 0>, 0>& arg4_axis_in, stream<hls::axis<ap_uint<256>, 0, 0, 0>, 0>& arg5_axis_out, stream<hls::axis<ap_uint<256>, 0, 0, 0>, 0>& arg6_axis_out, stream<hls::axis<ap_uint<256>, 0, 0, 0>, 0>& arg7_axis_in, stream<hls::axis<ap_uint<256>, 0, 0, 0>, 0>& arg8_axis_in, stream<hls::axis<ap_uint<256>, 0, 0, 0>, 0>& arg9_axis_in)

Ports
-----
   Port:          M_AXI_GMEM0
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM1
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM2
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM3
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM4
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM5
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM6
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM7
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM8
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM9
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          ARG0_AXIS_OUT
   Mode:          write_only
   Range (bytes): 
   Data Width:    256 bits
   Port Type:     stream

   Port:          ARG1_AXIS_OUT
   Mode:          write_only
   Range (bytes): 
   Data Width:    256 bits
   Port Type:     stream

   Port:          ARG1_AXIS_IN
   Mode:          read_only
   Range (bytes): 
   Data Width:    256 bits
   Port Type:     stream

   Port:          ARG2_AXIS_OUT
   Mode:          write_only
   Range (bytes): 
   Data Width:    256 bits
   Port Type:     stream

   Port:          ARG2_AXIS_IN
   Mode:          read_only
   Range (bytes): 
   Data Width:    256 bits
   Port Type:     stream

   Port:          ARG3_AXIS_OUT
   Mode:          write_only
   Range (bytes): 
   Data Width:    256 bits
   Port Type:     stream

   Port:          ARG3_AXIS_IN
   Mode:          read_only
   Range (bytes): 
   Data Width:    256 bits
   Port Type:     stream

   Port:          ARG4_AXIS_OUT
   Mode:          write_only
   Range (bytes): 
   Data Width:    256 bits
   Port Type:     stream

   Port:          ARG4_AXIS_IN
   Mode:          read_only
   Range (bytes): 
   Data Width:    256 bits
   Port Type:     stream

   Port:          ARG5_AXIS_OUT
   Mode:          write_only
   Range (bytes): 
   Data Width:    256 bits
   Port Type:     stream

   Port:          ARG6_AXIS_OUT
   Mode:          write_only
   Range (bytes): 
   Data Width:    256 bits
   Port Type:     stream

   Port:          ARG7_AXIS_IN
   Mode:          read_only
   Range (bytes): 
   Data Width:    256 bits
   Port Type:     stream

   Port:          ARG8_AXIS_IN
   Mode:          read_only
   Range (bytes): 
   Data Width:    256 bits
   Port Type:     stream

   Port:          ARG9_AXIS_IN
   Mode:          read_only
   Range (bytes): 
   Data Width:    256 bits
   Port Type:     stream

   Port:          S_AXI_CONTROL
   Mode:          slave
   Range (bytes): 0xE0
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        datamover_outerloop_0_1
   Base Address: 0x20200010000

   Argument:          is_loopback
   Register Offset:   0x10
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          range_start_0
   Register Offset:   0x18
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          range_end_0
   Register Offset:   0x20
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          range_start_1
   Register Offset:   0x28
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          range_end_1
   Register Offset:   0x30
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          range_start_2
   Register Offset:   0x38
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          range_end_2
   Register Offset:   0x40
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          gridSize_0
   Register Offset:   0x48
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          gridSize_1
   Register Offset:   0x50
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          gridSize_2
   Register Offset:   0x58
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          outer_itr
   Register Offset:   0x60
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          arg0
   Register Offset:   0x68
   Port:              M_AXI_GMEM0
   Memory:            MC_NOC0 (MEM_DDR4)

   Argument:          arg1
   Register Offset:   0x74
   Port:              M_AXI_GMEM1
   Memory:            MC_NOC0 (MEM_DDR4)

   Argument:          arg2
   Register Offset:   0x80
   Port:              M_AXI_GMEM2
   Memory:            MC_NOC0 (MEM_DDR4)

   Argument:          arg3
   Register Offset:   0x8C
   Port:              M_AXI_GMEM3
   Memory:            MC_NOC0 (MEM_DDR4)

   Argument:          arg4
   Register Offset:   0x98
   Port:              M_AXI_GMEM4
   Memory:            MC_NOC0 (MEM_DDR4)

   Argument:          arg5
   Register Offset:   0xA4
   Port:              M_AXI_GMEM5
   Memory:            MC_NOC0 (MEM_DDR4)

   Argument:          arg6
   Register Offset:   0xB0
   Port:              M_AXI_GMEM6
   Memory:            MC_NOC0 (MEM_DDR4)

   Argument:          arg7
   Register Offset:   0xBC
   Port:              M_AXI_GMEM7
   Memory:            MC_NOC0 (MEM_DDR4)

   Argument:          arg8
   Register Offset:   0xC8
   Port:              M_AXI_GMEM8
   Memory:            MC_NOC0 (MEM_DDR4)

   Argument:          arg9
   Register Offset:   0xD4
   Port:              M_AXI_GMEM9
   Memory:            MC_NOC0 (MEM_DDR4)

   Argument:          arg0_axis_out
   Register Offset:   0x0
   Port:              ARG0_AXIS_OUT
   Memory:            dc_0 (MEM_STREAMING_CONNECTION)

   Argument:          arg1_axis_out
   Register Offset:   0x0
   Port:              ARG1_AXIS_OUT
   Memory:            dc_1 (MEM_STREAMING_CONNECTION)

   Argument:          arg1_axis_in
   Register Offset:   0x0
   Port:              ARG1_AXIS_IN
   Memory:            dc_7 (MEM_STREAMING_CONNECTION)

   Argument:          arg2_axis_out
   Register Offset:   0x0
   Port:              ARG2_AXIS_OUT
   Memory:            dc_2 (MEM_STREAMING_CONNECTION)

   Argument:          arg2_axis_in
   Register Offset:   0x0
   Port:              ARG2_AXIS_IN
   Memory:            dc_8 (MEM_STREAMING_CONNECTION)

   Argument:          arg3_axis_out
   Register Offset:   0x0
   Port:              ARG3_AXIS_OUT
   Memory:            dc_3 (MEM_STREAMING_CONNECTION)

   Argument:          arg3_axis_in
   Register Offset:   0x0
   Port:              ARG3_AXIS_IN
   Memory:            dc_9 (MEM_STREAMING_CONNECTION)

   Argument:          arg4_axis_out
   Register Offset:   0x0
   Port:              ARG4_AXIS_OUT
   Memory:            dc_4 (MEM_STREAMING_CONNECTION)

   Argument:          arg4_axis_in
   Register Offset:   0x0
   Port:              ARG4_AXIS_IN
   Memory:            dc_10 (MEM_STREAMING_CONNECTION)

   Argument:          arg5_axis_out
   Register Offset:   0x0
   Port:              ARG5_AXIS_OUT
   Memory:            dc_5 (MEM_STREAMING_CONNECTION)

   Argument:          arg6_axis_out
   Register Offset:   0x0
   Port:              ARG6_AXIS_OUT
   Memory:            dc_6 (MEM_STREAMING_CONNECTION)

   Argument:          arg7_axis_in
   Register Offset:   0x0
   Port:              ARG7_AXIS_IN
   Memory:            dc_11 (MEM_STREAMING_CONNECTION)

   Argument:          arg8_axis_in
   Register Offset:   0x0
   Port:              ARG8_AXIS_IN
   Memory:            dc_12 (MEM_STREAMING_CONNECTION)

   Argument:          arg9_axis_in
   Register Offset:   0x0
   Port:              ARG9_AXIS_IN
   Memory:            dc_13 (MEM_STREAMING_CONNECTION)
==============================================================================
Generated By
------------
   Command:       v++
   Version:       2022.1 - 2022-04-13-17:42:45 (SW BUILD: 3524075)
   Command Line:  v++ --config hls/host/xrt.cfg --connectivity.stream_connect datamover_outerloop_0_1.arg0_axis_out:kernel_outerloop_0_1.arg0_axis_in:16 --connectivity.stream_connect datamover_outerloop_0_1.arg1_axis_out:kernel_outerloop_0_1.arg1_axis_in:16 --connectivity.stream_connect kernel_outerloop_0_1.arg1_axis_out:datamover_outerloop_0_1.arg1_axis_in:16 --connectivity.stream_connect datamover_outerloop_0_1.arg2_axis_out:kernel_outerloop_0_1.arg2_axis_in:16 --connectivity.stream_connect kernel_outerloop_0_1.arg2_axis_out:datamover_outerloop_0_1.arg2_axis_in:16 --connectivity.stream_connect datamover_outerloop_0_1.arg3_axis_out:kernel_outerloop_0_1.arg3_axis_in:16 --connectivity.stream_connect kernel_outerloop_0_1.arg3_axis_out:datamover_outerloop_0_1.arg3_axis_in:16 --connectivity.stream_connect datamover_outerloop_0_1.arg4_axis_out:kernel_outerloop_0_1.arg4_axis_in:16 --connectivity.stream_connect kernel_outerloop_0_1.arg4_axis_out:datamover_outerloop_0_1.arg4_axis_in:16 --connectivity.stream_connect datamover_outerloop_0_1.arg5_axis_out:kernel_outerloop_0_1.arg5_axis_in:16 --connectivity.stream_connect datamover_outerloop_0_1.arg6_axis_out:kernel_outerloop_0_1.arg6_axis_in:16 --connectivity.stream_connect kernel_outerloop_0_1.arg7_axis_out:datamover_outerloop_0_1.arg7_axis_in:16 --connectivity.stream_connect kernel_outerloop_0_1.arg8_axis_out:datamover_outerloop_0_1.arg8_axis_in:16 --connectivity.stream_connect kernel_outerloop_0_1.arg9_axis_out:datamover_outerloop_0_1.arg9_axis_in:16 --hls.jobs 128 --input_files ./hls/build/hw/datamover_outerloop_0.xo --input_files ./hls/build/hw/kernel_outerloop_0.xo --link --log_dir hls/build/hw/temp_dir/link/logs/ --optimize 3 --output ./hls/build/hw/pw_advect3d.xsa --platform xilinx_vck5000_gen4x8_xdma_2_202210_1 --remote_ip_cache /home/x_thileeb/repos/OPS_mine_vck5000/ops//hls/IP_CACHE/ --report_level 0 --save-temps --target hw --temp_dir hls/build/hw/temp_dir/link/ 
   Options:       --config hls/host/xrt.cfg
                  --connectivity.stream_connect datamover_outerloop_0_1.arg0_axis_out:kernel_outerloop_0_1.arg0_axis_in:16
                  --connectivity.stream_connect datamover_outerloop_0_1.arg1_axis_out:kernel_outerloop_0_1.arg1_axis_in:16
                  --connectivity.stream_connect kernel_outerloop_0_1.arg1_axis_out:datamover_outerloop_0_1.arg1_axis_in:16
                  --connectivity.stream_connect datamover_outerloop_0_1.arg2_axis_out:kernel_outerloop_0_1.arg2_axis_in:16
                  --connectivity.stream_connect kernel_outerloop_0_1.arg2_axis_out:datamover_outerloop_0_1.arg2_axis_in:16
                  --connectivity.stream_connect datamover_outerloop_0_1.arg3_axis_out:kernel_outerloop_0_1.arg3_axis_in:16
                  --connectivity.stream_connect kernel_outerloop_0_1.arg3_axis_out:datamover_outerloop_0_1.arg3_axis_in:16
                  --connectivity.stream_connect datamover_outerloop_0_1.arg4_axis_out:kernel_outerloop_0_1.arg4_axis_in:16
                  --connectivity.stream_connect kernel_outerloop_0_1.arg4_axis_out:datamover_outerloop_0_1.arg4_axis_in:16
                  --connectivity.stream_connect datamover_outerloop_0_1.arg5_axis_out:kernel_outerloop_0_1.arg5_axis_in:16
                  --connectivity.stream_connect datamover_outerloop_0_1.arg6_axis_out:kernel_outerloop_0_1.arg6_axis_in:16
                  --connectivity.stream_connect kernel_outerloop_0_1.arg7_axis_out:datamover_outerloop_0_1.arg7_axis_in:16
                  --connectivity.stream_connect kernel_outerloop_0_1.arg8_axis_out:datamover_outerloop_0_1.arg8_axis_in:16
                  --connectivity.stream_connect kernel_outerloop_0_1.arg9_axis_out:datamover_outerloop_0_1.arg9_axis_in:16
                  --hls.jobs 128
                  --input_files ./hls/build/hw/datamover_outerloop_0.xo
                  --input_files ./hls/build/hw/kernel_outerloop_0.xo
                  --link
                  --log_dir hls/build/hw/temp_dir/link/logs/
                  --optimize 3
                  --output ./hls/build/hw/pw_advect3d.xsa
                  --platform xilinx_vck5000_gen4x8_xdma_2_202210_1
                  --remote_ip_cache /home/x_thileeb/repos/OPS_mine_vck5000/ops//hls/IP_CACHE/
                  --report_level 0
                  --save-temps
                  --target hw
                  --temp_dir hls/build/hw/temp_dir/link/ 
==============================================================================
User Added Key Value Pairs
--------------------------
   <empty>
==============================================================================
