

================================================================
== Vitis HLS Report for 'fir'
================================================================
* Date:           Tue Oct 25 00:10:31 2022

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:53:37 MDT 2022)
* Project:        FIR_128
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      257|      641|  2.570 us|  6.410 us|  258|  642|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Shift_Accum_Loop  |      256|      640|     2 ~ 5|          -|          -|   128|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    118|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    1|     277|    218|    -|
|Memory           |        2|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|    107|    -|
|Register         |        -|    -|     246|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        2|    1|     523|    443|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------+-------------------+---------+----+-----+-----+-----+
    |       Instance       |       Module      | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------+-------------------+---------+----+-----+-----+-----+
    |control_s_axi_U       |control_s_axi      |        0|   0|  112|  168|    0|
    |mul_6s_32s_32_2_1_U1  |mul_6s_32s_32_2_1  |        0|   1|  165|   50|    0|
    +----------------------+-------------------+---------+----+-----+-----+-----+
    |Total                 |                   |        0|   1|  277|  218|    0|
    +----------------------+-------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory     |           Module          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |fir_int_int_c_U  |fir_int_int_c_ROM_AUTO_1R  |        1|  0|   0|    0|   128|   32|     1|         4096|
    |shift_reg_U      |shift_reg_RAM_AUTO_1R1W    |        1|  0|   0|    0|   128|   32|     1|         4096|
    +-----------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total            |                           |        2|  0|   0|    0|   256|   64|     2|         8192|
    +-----------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |acc_1_fu_203_p2      |         +|   0|  0|  39|          32|          32|
    |add_ln31_fu_209_p2   |         +|   0|  0|  15|           8|           2|
    |add_ln39_fu_188_p2   |         +|   0|  0|  14|           7|           2|
    |mul_fu_146_p2        |         +|   0|  0|  39|          32|          32|
    |icmp_ln34_fu_178_p2  |      icmp|   0|  0|  11|           8|           1|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0| 118|          87|          69|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |acc_fu_64                        |   9|          2|   32|         64|
    |ap_NS_fsm                        |  37|          7|    1|          7|
    |ap_phi_mux_mul_pn_phi_fu_124_p4  |   9|          2|   32|         64|
    |i_fu_68                          |   9|          2|    8|         16|
    |mul_pn_reg_121                   |   9|          2|   32|         64|
    |shift_reg_address0               |  20|          4|    7|         28|
    |shift_reg_d0                     |  14|          3|   32|         96|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            | 107|         22|  144|        339|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |acc_fu_64                   |  32|   0|   32|          0|
    |ap_CS_fsm                   |   6|   0|    6|          0|
    |fir_int_int_c_load_reg_278  |  32|   0|   32|          0|
    |i_fu_68                     |   8|   0|    8|          0|
    |icmp_ln34_reg_259           |   1|   0|    1|          0|
    |mul_ln40_reg_283            |  32|   0|   32|          0|
    |mul_pn_reg_121              |  32|   0|   32|          0|
    |mul_reg_243                 |  31|   0|   32|          1|
    |shift_reg_load_reg_273      |  32|   0|   32|          0|
    |x_read_reg_238              |  32|   0|   32|          0|
    |zext_ln31_reg_251           |   8|   0|   64|         56|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 246|   0|  303|         57|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|           fir|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|           fir|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|           fir|  return value|
+-----------------------+-----+-----+------------+--------------+--------------+

