

================================================================
== Vitis HLS Report for 'fft32'
================================================================
* Date:           Tue Jun 24 23:09:50 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        FFT_sol
* Solution:       no_opt (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z030-sbv485-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.887 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2704|     2704|  27.040 us|  27.040 us|  2705|  2705|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------+------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                               |                                    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                    Instance                   |               Module               |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-----------------------------------------------+------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_fft32_Pipeline_1_fu_479                    |fft32_Pipeline_1                    |       33|       33|   0.330 us|   0.330 us|   33|   33|       no|
        |grp_fft32_Pipeline_input_loop_fu_487           |fft32_Pipeline_input_loop           |       34|       34|   0.340 us|   0.340 us|   34|   34|       no|
        |grp_fft32_Pipeline_3_fu_495                    |fft32_Pipeline_3                    |       33|       33|   0.330 us|   0.330 us|   33|   33|       no|
        |grp_fft32_Pipeline_5_fu_501                    |fft32_Pipeline_5                    |       33|       33|   0.330 us|   0.330 us|   33|   33|       no|
        |grp_fft32_Pipeline_7_fu_507                    |fft32_Pipeline_7                    |       33|       33|   0.330 us|   0.330 us|   33|   33|       no|
        |grp_fft32_Pipeline_bit_rev_assign_loop_fu_513  |fft32_Pipeline_bit_rev_assign_loop  |       34|       34|   0.340 us|   0.340 us|   34|   34|       no|
        |grp_fft32_Pipeline_stage1_loop_fu_521          |fft32_Pipeline_stage1_loop          |       36|       36|   0.360 us|   0.360 us|   36|   36|       no|
        |grp_fft32_Pipeline_8_fu_529                    |fft32_Pipeline_8                    |        5|        5|  50.000 ns|  50.000 ns|    5|    5|       no|
        |grp_generic_sincos_16_4_s_fu_545               |generic_sincos_16_4_s               |       29|       29|   0.290 us|   0.290 us|   29|   29|       no|
        |grp_fft32_Pipeline_output_loop_fu_552          |fft32_Pipeline_output_loop          |       34|       34|   0.340 us|   0.340 us|   34|   34|       no|
        +-----------------------------------------------+------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- stage2_loop    |     1592|     1592|       199|          -|          -|     8|        no|
        | + twiddle_loop  |      180|      180|        60|          -|          -|     3|        no|
        |- stage3_loop    |      896|      896|        56|          -|          -|    16|        no|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    8|       -|      -|    -|
|Expression       |        -|    -|       0|   1823|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        4|   21|     960|   2777|    -|
|Memory           |        0|    -|     224|     64|    0|
|Multiplexer      |        -|    -|       -|   1448|    -|
|Register         |        -|    -|    1579|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        4|   29|    2763|   6112|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      530|  400|  157200|  78600|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    7|       1|      7|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |                    Instance                   |               Module               | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |dmul_64ns_64ns_64_7_max_dsp_1_U44              |dmul_64ns_64ns_64_7_max_dsp_1       |        0|  11|  342|  586|    0|
    |grp_fft32_Pipeline_1_fu_479                    |fft32_Pipeline_1                    |        0|   0|    7|   53|    0|
    |grp_fft32_Pipeline_3_fu_495                    |fft32_Pipeline_3                    |        0|   0|    7|   53|    0|
    |grp_fft32_Pipeline_5_fu_501                    |fft32_Pipeline_5                    |        0|   0|    7|   53|    0|
    |grp_fft32_Pipeline_7_fu_507                    |fft32_Pipeline_7                    |        0|   0|    7|   53|    0|
    |grp_fft32_Pipeline_8_fu_529                    |fft32_Pipeline_8                    |        0|   0|   69|  170|    0|
    |grp_fft32_Pipeline_bit_rev_assign_loop_fu_513  |fft32_Pipeline_bit_rev_assign_loop  |        0|   0|   15|   66|    0|
    |grp_fft32_Pipeline_input_loop_fu_487           |fft32_Pipeline_input_loop           |        0|   0|   15|   77|    0|
    |grp_fft32_Pipeline_output_loop_fu_552          |fft32_Pipeline_output_loop          |        0|   0|   10|   91|    0|
    |grp_fft32_Pipeline_stage1_loop_fu_521          |fft32_Pipeline_stage1_loop          |        0|   0|  255|  758|    0|
    |grp_generic_sincos_16_4_s_fu_545               |generic_sincos_16_4_s               |        4|   2|  226|  769|    0|
    |mul_16s_14s_28_1_1_U52                         |mul_16s_14s_28_1_1                  |        0|   1|    0|    6|    0|
    |mul_16s_14s_28_1_1_U53                         |mul_16s_14s_28_1_1                  |        0|   1|    0|    6|    0|
    |mul_16s_16s_28_1_1_U46                         |mul_16s_16s_28_1_1                  |        0|   1|    0|    6|    0|
    |mul_16s_16s_28_1_1_U47                         |mul_16s_16s_28_1_1                  |        0|   1|    0|    6|    0|
    |mul_16s_16s_28_1_1_U48                         |mul_16s_16s_28_1_1                  |        0|   1|    0|    6|    0|
    |mul_16s_16s_28_1_1_U49                         |mul_16s_16s_28_1_1                  |        0|   1|    0|    6|    0|
    |mul_16s_16s_28_1_1_U50                         |mul_16s_16s_28_1_1                  |        0|   1|    0|    6|    0|
    |mul_16s_16s_28_1_1_U51                         |mul_16s_16s_28_1_1                  |        0|   1|    0|    6|    0|
    |sitodp_32ns_64_6_no_dsp_1_U45                  |sitodp_32ns_64_6_no_dsp_1           |        0|   0|    0|    0|    0|
    +-----------------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |Total                                          |                                    |        4|  21|  960| 2777|    0|
    +-----------------------------------------------+------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    +-----------------------------------+-------------------------------+--------------+
    |              Instance             |             Module            |  Expression  |
    +-----------------------------------+-------------------------------+--------------+
    |mac_muladd_16s_14s_28s_28_4_1_U61  |mac_muladd_16s_14s_28s_28_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_28s_28_4_1_U55  |mac_muladd_16s_16s_28s_28_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_28s_28_4_1_U57  |mac_muladd_16s_16s_28s_28_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_28s_28_4_1_U59  |mac_muladd_16s_16s_28s_28_4_1  |  i0 + i1 * i2|
    |mac_mulsub_16s_14s_28s_28_4_1_U60  |mac_mulsub_16s_14s_28s_28_4_1  |  i0 - i1 * i2|
    |mac_mulsub_16s_16s_28s_28_4_1_U54  |mac_mulsub_16s_16s_28s_28_4_1  |  i0 - i1 * i2|
    |mac_mulsub_16s_16s_28s_28_4_1_U56  |mac_mulsub_16s_16s_28s_28_4_1  |  i0 - i1 * i2|
    |mac_mulsub_16s_16s_28s_28_4_1_U58  |mac_mulsub_16s_16s_28s_28_4_1  |  i0 - i1 * i2|
    +-----------------------------------+-------------------------------+--------------+

    * Memory: 
    +---------------+---------------------------+---------+----+----+-----+------+-----+------+-------------+
    |     Memory    |           Module          | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+---------------------------+---------+----+----+-----+------+-----+------+-------------+
    |data_real_U    |data_real_RAM_AUTO_1R1W    |        0|  16|   8|    0|    32|   16|     1|          512|
    |data_imag_U    |data_real_RAM_AUTO_1R1W    |        0|  16|   8|    0|    32|   16|     1|          512|
    |stage0_real_U  |stage0_real_RAM_AUTO_1R1W  |        0|  32|   8|    0|    32|   16|     1|          512|
    |stage0_imag_U  |stage0_real_RAM_AUTO_1R1W  |        0|  32|   8|    0|    32|   16|     1|          512|
    |stage1_real_U  |stage0_real_RAM_AUTO_1R1W  |        0|  32|   8|    0|    32|   16|     1|          512|
    |stage1_imag_U  |stage0_real_RAM_AUTO_1R1W  |        0|  32|   8|    0|    32|   16|     1|          512|
    |stage2_real_U  |stage0_real_RAM_AUTO_1R1W  |        0|  32|   8|    0|    32|   16|     1|          512|
    |stage2_imag_U  |stage0_real_RAM_AUTO_1R1W  |        0|  32|   8|    0|    32|   16|     1|          512|
    +---------------+---------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total          |                           |        0| 224|  64|    0|   256|  128|     8|         4096|
    +---------------+---------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+-----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+-----+------------+------------+
    |a_imag_2_fu_1264_p2              |         +|   0|  0|   23|          16|          16|
    |a_real_2_fu_1257_p2              |         +|   0|  0|   23|          16|          16|
    |add_ln118_fu_695_p2              |         +|   0|  0|   11|           3|           1|
    |add_ln120_fu_836_p2              |         +|   0|  0|   12|          12|           5|
    |add_ln141_fu_1324_p2             |         +|   0|  0|   13|           5|           1|
    |add_ln143_fu_1422_p2             |         +|   0|  0|   12|          12|           5|
    |add_ln45_fu_1629_p2              |         +|   0|  0|   23|          16|          16|
    |add_ln46_fu_1636_p2              |         +|   0|  0|   23|          16|          16|
    |ai0_fu_1226_p2                   |         +|   0|  0|   23|          16|          16|
    |ar0_fu_1221_p2                   |         +|   0|  0|   23|          16|          16|
    |block_2_fu_612_p2                |         +|   0|  0|   13|           4|           1|
    |ci0_fu_1245_p2                   |         +|   0|  0|   23|          16|          16|
    |cr0_fu_1241_p2                   |         +|   0|  0|   23|          16|          16|
    |r_imag_12_fu_1303_p2             |         +|   0|  0|   23|          16|          16|
    |r_real_10_fu_1271_p2             |         +|   0|  0|   23|          16|          16|
    |ai1_fu_1236_p2                   |         -|   0|  0|   23|          16|          16|
    |ar1_fu_1231_p2                   |         -|   0|  0|   23|          16|          16|
    |ci1_fu_1253_p2                   |         -|   0|  0|   23|          16|          16|
    |cr1_fu_1249_p2                   |         -|   0|  0|   23|          16|          16|
    |r_imag_10_fu_1278_p2             |         -|   0|  0|   23|          16|          16|
    |r_imag_11_fu_1291_p2             |         -|   0|  0|   23|          16|          16|
    |r_real_11_fu_1285_p2             |         -|   0|  0|   23|          16|          16|
    |r_real_12_fu_1297_p2             |         -|   0|  0|   23|          16|          16|
    |sub_ln120_1_fu_824_p2            |         -|   0|  0|   12|          11|          12|
    |sub_ln120_2_fu_842_p2            |         -|   0|  0|   12|           4|          12|
    |sub_ln120_fu_804_p2              |         -|   0|  0|   61|           1|          54|
    |sub_ln143_1_fu_1410_p2           |         -|   0|  0|   12|          11|          12|
    |sub_ln143_2_fu_1428_p2           |         -|   0|  0|   12|           4|          12|
    |sub_ln143_fu_1390_p2             |         -|   0|  0|   61|           1|          54|
    |sub_ln47_fu_1643_p2              |         -|   0|  0|   23|          16|          16|
    |sub_ln48_fu_1650_p2              |         -|   0|  0|   23|          16|          16|
    |and_ln120_1_fu_976_p2            |       and|   0|  0|    2|           1|           1|
    |and_ln120_fu_954_p2              |       and|   0|  0|    2|           1|           1|
    |and_ln143_1_fu_1562_p2           |       and|   0|  0|    2|           1|           1|
    |and_ln143_fu_1540_p2             |       and|   0|  0|    2|           1|           1|
    |ashr_ln120_fu_894_p2             |      ashr|   0|  0|  161|          54|          54|
    |ashr_ln143_fu_1480_p2            |      ashr|   0|  0|  161|          54|          54|
    |icmp_ln107_fu_606_p2             |      icmp|   0|  0|   13|           4|           5|
    |icmp_ln118_fu_680_p2             |      icmp|   0|  0|   13|           3|           4|
    |icmp_ln120_1_fu_830_p2           |      icmp|   0|  0|   12|          12|           4|
    |icmp_ln120_2_fu_856_p2           |      icmp|   0|  0|   12|          12|           4|
    |icmp_ln120_3_fu_885_p2           |      icmp|   0|  0|   12|          12|           6|
    |icmp_ln120_4_fu_876_p2           |      icmp|   0|  0|   15|           8|           1|
    |icmp_ln120_fu_818_p2             |      icmp|   0|  0|   70|          63|           1|
    |icmp_ln121_1_fu_998_p2           |      icmp|   0|  0|   11|           2|           3|
    |icmp_ln121_fu_993_p2             |      icmp|   0|  0|   10|           2|           1|
    |icmp_ln141_fu_1318_p2            |      icmp|   0|  0|   14|           5|           6|
    |icmp_ln143_1_fu_1416_p2          |      icmp|   0|  0|   12|          12|           4|
    |icmp_ln143_2_fu_1442_p2          |      icmp|   0|  0|   12|          12|           4|
    |icmp_ln143_3_fu_1471_p2          |      icmp|   0|  0|   12|          12|           6|
    |icmp_ln143_4_fu_1462_p2          |      icmp|   0|  0|   15|           8|           1|
    |icmp_ln143_fu_1404_p2            |      icmp|   0|  0|   70|          63|           1|
    |ap_block_state6_on_subcall_done  |        or|   0|  0|    2|           1|           1|
    |or_ln120_fu_966_p2               |        or|   0|  0|    2|           1|           1|
    |or_ln121_fu_1003_p2              |        or|   0|  0|    2|           1|           1|
    |or_ln127_fu_712_p2               |        or|   0|  0|    5|           5|           1|
    |or_ln128_fu_1061_p2              |        or|   0|  0|    5|           5|           2|
    |or_ln129_fu_1072_p2              |        or|   0|  0|    5|           5|           2|
    |or_ln143_fu_1552_p2              |        or|   0|  0|    2|           1|           1|
    |angle_12_fu_918_p3               |    select|   0|  0|   16|           1|          16|
    |angle_14_fu_935_p3               |    select|   0|  0|   16|           1|          16|
    |angle_15_fu_942_p3               |    select|   0|  0|   16|           1|           1|
    |angle_16_fu_959_p3               |    select|   0|  0|   16|           1|          16|
    |angle_18_fu_981_p3               |    select|   0|  0|   16|           1|          16|
    |angle_19_fu_1567_p3              |    select|   0|  0|   16|           1|          16|
    |angle_3_fu_1504_p3               |    select|   0|  0|   16|           1|          16|
    |angle_5_fu_1521_p3               |    select|   0|  0|   16|           1|          16|
    |angle_6_fu_1528_p3               |    select|   0|  0|   16|           1|           1|
    |angle_7_fu_1545_p3               |    select|   0|  0|   16|           1|          16|
    |select_ln120_1_fu_848_p3         |    select|   0|  0|   12|           1|          12|
    |select_ln120_2_fu_910_p3         |    select|   0|  0|    2|           1|           2|
    |select_ln120_fu_810_p3           |    select|   0|  0|   54|           1|          54|
    |select_ln143_1_fu_1434_p3        |    select|   0|  0|   12|           1|          12|
    |select_ln143_2_fu_1496_p3        |    select|   0|  0|    2|           1|           2|
    |select_ln143_fu_1396_p3          |    select|   0|  0|   54|           1|          54|
    |w_imag_3_7_fu_1045_p3            |    select|   0|  0|   16|           1|          16|
    |w_imag_3_8_fu_1053_p3            |    select|   0|  0|   16|           1|          16|
    |w_imag_3_fu_1037_p3              |    select|   0|  0|   16|           1|          16|
    |w_real_3_7_fu_1017_p3            |    select|   0|  0|   16|           1|          16|
    |w_real_3_8_fu_1025_p3            |    select|   0|  0|   16|           1|          16|
    |w_real_3_fu_1009_p3              |    select|   0|  0|   16|           1|          16|
    |shl_ln120_fu_930_p2              |       shl|   0|  0|   35|          16|          16|
    |shl_ln143_fu_1516_p2             |       shl|   0|  0|   35|          16|          16|
    |xor_ln120_1_fu_970_p2            |       xor|   0|  0|    2|           1|           2|
    |xor_ln120_fu_949_p2              |       xor|   0|  0|    2|           1|           2|
    |xor_ln143_1_fu_1556_p2           |       xor|   0|  0|    2|           1|           2|
    |xor_ln143_fu_1535_p2             |       xor|   0|  0|    2|           1|           2|
    |xor_ln147_fu_1575_p2             |       xor|   0|  0|    6|           5|           6|
    +---------------------------------+----------+----+---+-----+------------+------------+
    |Total                            |          |   0|  0| 1823|         812|        1069|
    +---------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+-----+-----------+-----+-----------+
    |                   Name                  | LUT | Input Size| Bits| Total Bits|
    +-----------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                |  421|         83|    1|         83|
    |block_1_fu_146                           |    9|          2|    4|          8|
    |data_imag_address0                       |   20|          4|    5|         20|
    |data_imag_ce0                            |   20|          4|    1|          4|
    |data_imag_d0                             |   14|          3|   16|         48|
    |data_imag_we0                            |   14|          3|    1|          3|
    |data_real_address0                       |   20|          4|    5|         20|
    |data_real_ce0                            |   20|          4|    1|          4|
    |data_real_d0                             |   14|          3|   16|         48|
    |data_real_we0                            |   14|          3|    1|          3|
    |grp_fu_560_p0                            |   20|          4|   64|        256|
    |grp_fu_560_p1                            |   20|          4|   64|        256|
    |grp_fu_566_p0                            |   20|          4|   32|        128|
    |grp_generic_sincos_16_4_s_fu_545_in_val  |   14|          3|   16|         48|
    |in_stream_read                           |    9|          2|    1|          2|
    |k_1_reg_468                              |    9|          2|    3|          6|
    |k_fu_230                                 |    9|          2|    5|         10|
    |out_stream_write                         |    9|          2|    1|          2|
    |reg_588                                  |    9|          2|   16|         32|
    |reg_593                                  |    9|          2|   16|         32|
    |stage0_imag_address0                     |   20|          4|    5|         20|
    |stage0_imag_ce0                          |   20|          4|    1|          4|
    |stage0_imag_ce1                          |    9|          2|    1|          2|
    |stage0_imag_d0                           |   20|          4|   16|         64|
    |stage0_imag_we0                          |   20|          4|    1|          4|
    |stage0_imag_we1                          |    9|          2|    1|          2|
    |stage0_real_address0                     |   20|          4|    5|         20|
    |stage0_real_ce0                          |   20|          4|    1|          4|
    |stage0_real_ce1                          |    9|          2|    1|          2|
    |stage0_real_d0                           |   20|          4|   16|         64|
    |stage0_real_we0                          |   20|          4|    1|          4|
    |stage0_real_we1                          |    9|          2|    1|          2|
    |stage1_imag_address0                     |   25|          5|    5|         25|
    |stage1_imag_address1                     |   20|          4|    5|         20|
    |stage1_imag_ce0                          |   20|          4|    1|          4|
    |stage1_imag_ce1                          |   14|          3|    1|          3|
    |stage1_imag_d0                           |   14|          3|   16|         48|
    |stage1_imag_we0                          |   14|          3|    1|          3|
    |stage1_imag_we1                          |    9|          2|    1|          2|
    |stage1_real_address0                     |   25|          5|    5|         25|
    |stage1_real_address1                     |   20|          4|    5|         20|
    |stage1_real_ce0                          |   20|          4|    1|          4|
    |stage1_real_ce1                          |   14|          3|    1|          3|
    |stage1_real_d0                           |   14|          3|   16|         48|
    |stage1_real_we0                          |   14|          3|    1|          3|
    |stage1_real_we1                          |    9|          2|    1|          2|
    |stage2_imag_address0                     |   37|          7|    5|         35|
    |stage2_imag_address1                     |   20|          4|    5|         20|
    |stage2_imag_ce0                          |   20|          4|    1|          4|
    |stage2_imag_d0                           |   25|          5|   16|         80|
    |stage2_imag_d1                           |   20|          4|   16|         64|
    |stage2_imag_we0                          |   14|          3|    1|          3|
    |stage2_real_address0                     |   37|          7|    5|         35|
    |stage2_real_address1                     |   20|          4|    5|         20|
    |stage2_real_ce0                          |   20|          4|    1|          4|
    |stage2_real_d0                           |   25|          5|   16|         80|
    |stage2_real_d1                           |   20|          4|   16|         64|
    |stage2_real_we0                          |   14|          3|    1|          3|
    |w_imag_160_3_reg_428                     |    9|          2|   16|         32|
    |w_imag_261_3_reg_418                     |    9|          2|   16|         32|
    |w_imag_362_3_reg_408                     |    9|          2|   16|         32|
    |w_real_128_3_reg_458                     |    9|          2|   16|         32|
    |w_real_229_3_reg_448                     |    9|          2|   16|         32|
    |w_real_330_3_reg_438                     |    9|          2|   16|         32|
    +-----------------------------------------+-----+-----------+-----+-----------+
    |Total                                    | 1448|        294|  563|       2019|
    +-----------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------+----+----+-----+-----------+
    |                            Name                            | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------+----+----+-----+-----------+
    |a_imag_reg_2195                                             |   5|   0|    5|          0|
    |a_real_reg_2190                                             |   5|   0|    5|          0|
    |add_ln118_reg_1873                                          |   3|   0|    3|          0|
    |angle_18_reg_1951                                           |  16|   0|   16|          0|
    |angle_19_reg_2245                                           |  16|   0|   16|          0|
    |angle_9_reg_1940                                            |  16|   0|   16|          0|
    |angle_reg_2234                                              |  16|   0|   16|          0|
    |ap_CS_fsm                                                   |  82|   0|   82|          0|
    |b_imag_reg_2255                                             |   5|   0|    5|          0|
    |b_real_reg_2250                                             |   5|   0|    5|          0|
    |base_reg_1878                                               |   3|   0|    5|          2|
    |bitcast_ln724_1_reg_1906                                    |  64|   0|   64|          0|
    |bitcast_ln724_reg_2200                                      |  64|   0|   64|          0|
    |block_1_fu_146                                              |   4|   0|    4|          0|
    |block_2_reg_1806                                            |   4|   0|    4|          0|
    |conv_reg_1901                                               |  64|   0|   64|          0|
    |grp_fft32_Pipeline_1_fu_479_ap_start_reg                    |   1|   0|    1|          0|
    |grp_fft32_Pipeline_3_fu_495_ap_start_reg                    |   1|   0|    1|          0|
    |grp_fft32_Pipeline_5_fu_501_ap_start_reg                    |   1|   0|    1|          0|
    |grp_fft32_Pipeline_7_fu_507_ap_start_reg                    |   1|   0|    1|          0|
    |grp_fft32_Pipeline_8_fu_529_ap_start_reg                    |   1|   0|    1|          0|
    |grp_fft32_Pipeline_bit_rev_assign_loop_fu_513_ap_start_reg  |   1|   0|    1|          0|
    |grp_fft32_Pipeline_input_loop_fu_487_ap_start_reg           |   1|   0|    1|          0|
    |grp_fft32_Pipeline_output_loop_fu_552_ap_start_reg          |   1|   0|    1|          0|
    |grp_fft32_Pipeline_stage1_loop_fu_521_ap_start_reg          |   1|   0|    1|          0|
    |grp_generic_sincos_16_4_s_fu_545_ap_start_reg               |   1|   0|    1|          0|
    |icmp_ln120_1_reg_1923                                       |   1|   0|    1|          0|
    |icmp_ln120_2_reg_1934                                       |   1|   0|    1|          0|
    |icmp_ln120_4_reg_1946                                       |   1|   0|    1|          0|
    |icmp_ln120_reg_1916                                         |   1|   0|    1|          0|
    |icmp_ln143_1_reg_2217                                       |   1|   0|    1|          0|
    |icmp_ln143_2_reg_2228                                       |   1|   0|    1|          0|
    |icmp_ln143_4_reg_2240                                       |   1|   0|    1|          0|
    |icmp_ln143_reg_2210                                         |   1|   0|    1|          0|
    |k_1_reg_468                                                 |   3|   0|    3|          0|
    |k_2_reg_2177                                                |   5|   0|    5|          0|
    |k_fu_230                                                    |   5|   0|    5|          0|
    |mul_ln10_2_reg_2034                                         |  28|   0|   28|          0|
    |mul_ln10_4_reg_2085                                         |  28|   0|   28|          0|
    |mul_ln10_6_reg_2095                                         |  28|   0|   28|          0|
    |mul_ln10_reg_2283                                           |  28|   0|   28|          0|
    |mul_ln11_1_reg_2288                                         |  28|   0|   28|          0|
    |mul_ln11_2_reg_2039                                         |  28|   0|   28|          0|
    |mul_ln11_4_reg_2090                                         |  28|   0|   28|          0|
    |mul_ln11_6_reg_2100                                         |  28|   0|   28|          0|
    |outcos_reg_2260                                             |  14|   0|   14|          0|
    |r_imag_11_reg_2162                                          |  16|   0|   16|          0|
    |r_imag_12_reg_2172                                          |  16|   0|   16|          0|
    |r_imag_7_reg_2127                                           |  16|   0|   16|          0|
    |r_imag_8_reg_2139                                           |  16|   0|   16|          0|
    |r_imag_9_reg_2151                                           |  16|   0|   16|          0|
    |r_real_11_reg_2157                                          |  16|   0|   16|          0|
    |r_real_12_reg_2167                                          |  16|   0|   16|          0|
    |r_real_7_reg_2121                                           |  16|   0|   16|          0|
    |r_real_8_reg_2133                                           |  16|   0|   16|          0|
    |r_real_9_reg_2145                                           |  16|   0|   16|          0|
    |reg_577                                                     |  64|   0|   64|          0|
    |reg_583                                                     |  64|   0|   64|          0|
    |reg_588                                                     |  16|   0|   16|          0|
    |reg_593                                                     |  16|   0|   16|          0|
    |select_ln120_1_reg_1928                                     |  12|   0|   12|          0|
    |select_ln120_reg_1911                                       |  54|   0|   54|          0|
    |select_ln143_1_reg_2222                                     |  12|   0|   12|          0|
    |select_ln143_reg_2205                                       |  54|   0|   54|          0|
    |select_ln18_1_loc_fu_190                                    |  16|   0|   16|          0|
    |select_ln18_2_loc_fu_186                                    |  16|   0|   16|          0|
    |select_ln18_3_loc_fu_182                                    |  16|   0|   16|          0|
    |select_ln18_4_loc_fu_178                                    |  16|   0|   16|          0|
    |select_ln18_5_loc_fu_174                                    |  16|   0|   16|          0|
    |select_ln18_loc_fu_194                                      |  16|   0|   16|          0|
    |sext_ln10_10_reg_2050                                       |  28|   0|   28|          0|
    |sext_ln10_12_reg_2067                                       |  28|   0|   28|          0|
    |sext_ln10_14_reg_2073                                       |  28|   0|   28|          0|
    |sext_ln10_2_reg_2271                                        |  28|   0|   28|          0|
    |sext_ln10_8_reg_2044                                        |  28|   0|   28|          0|
    |sext_ln10_reg_2265                                          |  28|   0|   28|          0|
    |trunc_ln120_reg_1862                                        |   2|   0|    2|          0|
    |w_imag_160_3_reg_428                                        |  16|   0|   16|          0|
    |w_imag_261_3_reg_418                                        |  16|   0|   16|          0|
    |w_imag_362_3_reg_408                                        |  16|   0|   16|          0|
    |w_imag_3_1_fu_162                                           |  16|   0|   16|          0|
    |w_imag_3_2_fu_166                                           |  16|   0|   16|          0|
    |w_imag_3_3_fu_170                                           |  16|   0|   16|          0|
    |w_real_128_3_reg_458                                        |  16|   0|   16|          0|
    |w_real_229_3_reg_448                                        |  16|   0|   16|          0|
    |w_real_330_3_reg_438                                        |  16|   0|   16|          0|
    |w_real_3_1_fu_150                                           |  16|   0|   16|          0|
    |w_real_3_2_fu_154                                           |  16|   0|   16|          0|
    |w_real_3_3_fu_158                                           |  16|   0|   16|          0|
    |x_real_3_load_reg_2062                                      |  16|   0|   16|          0|
    |zext_ln126_reg_2105                                         |   3|   0|   64|         61|
    |zext_ln127_reg_1885                                         |   3|   0|   64|         61|
    |zext_ln128_reg_1986                                         |   3|   0|   64|         61|
    |zext_ln129_reg_2002                                         |   3|   0|   64|         61|
    +------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                       |1579|   0| 1825|        246|
    +------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|         fft32|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|         fft32|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|         fft32|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|         fft32|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|         fft32|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|         fft32|  return value|
|in_stream_dout     |   in|   33|     ap_fifo|     in_stream|       pointer|
|in_stream_empty_n  |   in|    1|     ap_fifo|     in_stream|       pointer|
|in_stream_read     |  out|    1|     ap_fifo|     in_stream|       pointer|
|out_stream_din     |  out|   33|     ap_fifo|    out_stream|       pointer|
|out_stream_full_n  |   in|    1|     ap_fifo|    out_stream|       pointer|
|out_stream_write   |  out|    1|     ap_fifo|    out_stream|       pointer|
+-------------------+-----+-----+------------+--------------+--------------+

