[
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.748206",
        "publicationYear": "1999",
        "publicationDate": "March 1999",
        "articleNumber": "748206",
        "articleTitle": "Application of STD to latch-power estimation",
        "volume": "7",
        "issue": "1",
        "startPage": "111",
        "endPage": "115",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37267148800,
                "preferredName": "V. Zyuban",
                "firstName": "V.",
                "lastName": "Zyuban"
            },
            {
                "id": 37274707700,
                "preferredName": "P. Kogge",
                "firstName": "P.",
                "lastName": "Kogge"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.748214",
        "publicationYear": "1999",
        "publicationDate": "March 1999",
        "articleNumber": "748214",
        "articleTitle": "A layout-based schematic method for very high-speed CMOS cell design",
        "volume": "7",
        "issue": "1",
        "startPage": "144",
        "endPage": "148",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089125299,
                "preferredName": "F. Mu",
                "firstName": "F.",
                "lastName": "Mu"
            },
            {
                "id": 37268566200,
                "preferredName": "C. Svensson",
                "firstName": "C.",
                "lastName": "Svensson"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.748196",
        "publicationYear": "1999",
        "publicationDate": "March 1999",
        "articleNumber": "748196",
        "articleTitle": "Design and optimization of dual-threshold circuits for low-voltage low-power applications",
        "volume": "7",
        "issue": "1",
        "startPage": "16",
        "endPage": "24",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37331878300,
                "preferredName": "L. Wei",
                "firstName": "L.",
                "lastName": "Wei"
            },
            {
                "id": 37089088914,
                "preferredName": "Z. Chen",
                "firstName": "Z.",
                "lastName": "Chen"
            },
            {
                "id": 37274519700,
                "preferredName": "K. Roy",
                "firstName": "K.",
                "lastName": "Roy"
            },
            {
                "id": 38183621300,
                "preferredName": "M.C. Johnson",
                "firstName": "M.C.",
                "lastName": "Johnson"
            },
            {
                "id": 37279357200,
                "preferredName": "Y. Ye",
                "firstName": "Y.",
                "lastName": "Ye"
            },
            {
                "id": 37268283400,
                "preferredName": "V.K. De",
                "firstName": "V.K.",
                "lastName": "De"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.766748",
        "publicationYear": "1999",
        "publicationDate": "June 1999",
        "articleNumber": "766748",
        "articleTitle": "A coding framework for low-power address and data busses",
        "volume": "7",
        "issue": "2",
        "startPage": "212",
        "endPage": "221",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37371252700,
                "preferredName": "S. Ramprasad",
                "firstName": "S.",
                "lastName": "Ramprasad"
            },
            {
                "id": 37273973400,
                "preferredName": "N.R. Shanbhag",
                "firstName": "N.R.",
                "lastName": "Shanbhag"
            },
            {
                "id": 37276038600,
                "preferredName": "I.N. Hajj",
                "firstName": "I.N.",
                "lastName": "Hajj"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.805751",
        "publicationYear": "1999",
        "publicationDate": "Dec. 1999",
        "articleNumber": "805751",
        "articleTitle": "Figures of merit to characterize the importance of on-chip inductance",
        "volume": "7",
        "issue": "4",
        "startPage": "442",
        "endPage": "449",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37271363500,
                "preferredName": "Y.I. Ismail",
                "firstName": "Y.I.",
                "lastName": "Ismail"
            },
            {
                "id": 37271493500,
                "preferredName": "E.G. Friedman",
                "firstName": "E.G.",
                "lastName": "Friedman"
            },
            {
                "id": 37270519800,
                "preferredName": "J.L. Neves",
                "firstName": "J.L.",
                "lastName": "Neves"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.784098",
        "publicationYear": "1999",
        "publicationDate": "Sept. 1999",
        "articleNumber": "784098",
        "articleTitle": "VLSI architectures for turbo codes",
        "volume": "7",
        "issue": "3",
        "startPage": "369",
        "endPage": "379",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37296188300,
                "preferredName": "G. Masera",
                "firstName": "G.",
                "lastName": "Masera"
            },
            {
                "id": 37327620200,
                "preferredName": "G. Piccinini",
                "firstName": "G.",
                "lastName": "Piccinini"
            },
            {
                "id": 37378028100,
                "preferredName": "M.R. Roch",
                "firstName": "M.R.",
                "lastName": "Roch"
            },
            {
                "id": 37327621700,
                "preferredName": "M. Zamboni",
                "firstName": "M.",
                "lastName": "Zamboni"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.784093",
        "publicationYear": "1999",
        "publicationDate": "Sept. 1999",
        "articleNumber": "784093",
        "articleTitle": "The design of a SRAM-based field-programmable gate array-Part II: Circuit design and layout",
        "volume": "7",
        "issue": "3",
        "startPage": "321",
        "endPage": "330",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37266119000,
                "preferredName": "P. Chow",
                "firstName": "P.",
                "lastName": "Chow"
            },
            {
                "id": 37087149759,
                "preferredName": "Soon Ong Seo",
                "firstName": null,
                "lastName": "Soon Ong Seo"
            },
            {
                "id": 37277511800,
                "preferredName": "J. Rose",
                "firstName": "J.",
                "lastName": "Rose"
            },
            {
                "id": 37367588500,
                "preferredName": "K. Chung",
                "firstName": "K.",
                "lastName": "Chung"
            },
            {
                "id": 38277781800,
                "preferredName": "G. Paez-Monzon",
                "firstName": "G.",
                "lastName": "Paez-Monzon"
            },
            {
                "id": 38271329000,
                "preferredName": "I. Rahardja",
                "firstName": "I.",
                "lastName": "Rahardja"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.766746",
        "publicationYear": "1999",
        "publicationDate": "June 1999",
        "articleNumber": "766746",
        "articleTitle": "The design of an SRAM-based field-programmable gate array. I. Architecture",
        "volume": "7",
        "issue": "2",
        "startPage": "191",
        "endPage": "197",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37266119000,
                "preferredName": "P. Chow",
                "firstName": "P.",
                "lastName": "Chow"
            },
            {
                "id": 37087149759,
                "preferredName": "Soon Ong Seo",
                "firstName": null,
                "lastName": "Soon Ong Seo"
            },
            {
                "id": 37277511800,
                "preferredName": "J. Rose",
                "firstName": "J.",
                "lastName": "Rose"
            },
            {
                "id": 37367588500,
                "preferredName": "K. Chung",
                "firstName": "K.",
                "lastName": "Chung"
            },
            {
                "id": 38277781800,
                "preferredName": "G. Paez-Monzon",
                "firstName": "G.",
                "lastName": "Paez-Monzon"
            },
            {
                "id": 38271329000,
                "preferredName": "I. Rahardja",
                "firstName": "I.",
                "lastName": "Rahardja"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.805755",
        "publicationYear": "1999",
        "publicationDate": "Dec. 1999",
        "articleNumber": "805755",
        "articleTitle": "Pausible clocking-based heterogeneous systems",
        "volume": "7",
        "issue": "4",
        "startPage": "482",
        "endPage": "488",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37279387800,
                "preferredName": "K.Y. Yun",
                "firstName": "K.Y.",
                "lastName": "Yun"
            },
            {
                "id": 37371647500,
                "preferredName": "A.E. Dooply",
                "firstName": "A.E.",
                "lastName": "Dooply"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.748197",
        "publicationYear": "1999",
        "publicationDate": "March 1999",
        "articleNumber": "748197",
        "articleTitle": "Segmented bus design for low-power systems",
        "volume": "7",
        "issue": "1",
        "startPage": "25",
        "endPage": "29",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37696712400,
                "preferredName": "J.Y. Chen",
                "firstName": "J.Y.",
                "lastName": "Chen"
            },
            {
                "id": 37273399800,
                "preferredName": "W.B. Jone",
                "firstName": "W.B.",
                "lastName": "Jone"
            },
            {
                "id": 37280528600,
                "preferredName": "J.S. Wang",
                "firstName": "J.S.",
                "lastName": "Wang"
            },
            {
                "id": 37363999900,
                "preferredName": "H.-I. Lu",
                "firstName": "H.-I.",
                "lastName": "Lu"
            },
            {
                "id": 37276681600,
                "preferredName": "T.F. Chen",
                "firstName": "T.F.",
                "lastName": "Chen"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.805750",
        "publicationYear": "1999",
        "publicationDate": "Dec. 1999",
        "articleNumber": "805750",
        "articleTitle": "Minimizing the required memory bandwidth in VLSI system realizations",
        "volume": "7",
        "issue": "4",
        "startPage": "433",
        "endPage": "441",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37351824700,
                "preferredName": "S. Wuytack",
                "firstName": "S.",
                "lastName": "Wuytack"
            },
            {
                "id": 37275971400,
                "preferredName": "F. Catthoor",
                "firstName": "F.",
                "lastName": "Catthoor"
            },
            {
                "id": 37343117800,
                "preferredName": "G. De Jong",
                "firstName": "G.",
                "lastName": "De Jong"
            },
            {
                "id": 37275981200,
                "preferredName": "H.J. De Man",
                "firstName": "H.J.",
                "lastName": "De Man"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.748208",
        "publicationYear": "1999",
        "publicationDate": "March 1999",
        "articleNumber": "748208",
        "articleTitle": "High performance low power array multiplier using temporal tiling",
        "volume": "7",
        "issue": "1",
        "startPage": "121",
        "endPage": "124",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38274056000,
                "preferredName": "S.S. Mahant-Shetti",
                "firstName": "S.S.",
                "lastName": "Mahant-Shetti"
            },
            {
                "id": 37275564800,
                "preferredName": "P.T. Balsara",
                "firstName": "P.T.",
                "lastName": "Balsara"
            },
            {
                "id": 37328522900,
                "preferredName": "C. Lemonds",
                "firstName": "C.",
                "lastName": "Lemonds"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.766752",
        "publicationYear": "1999",
        "publicationDate": "June 1999",
        "articleNumber": "766752",
        "articleTitle": "A low power variable length decoder for MPEG-2 based on nonuniform fine-grain table partitioning",
        "volume": "7",
        "issue": "2",
        "startPage": "249",
        "endPage": "257",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087491693,
                "preferredName": "Seong Hwan Cho",
                "firstName": null,
                "lastName": "Seong Hwan Cho"
            },
            {
                "id": 37351362000,
                "preferredName": "T. Xanthopoulos",
                "firstName": "T.",
                "lastName": "Xanthopoulos"
            },
            {
                "id": 37269179400,
                "preferredName": "A.P. Chandrakasan",
                "firstName": "A.P.",
                "lastName": "Chandrakasan"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.748201",
        "publicationYear": "1999",
        "publicationDate": "March 1999",
        "articleNumber": "748201",
        "articleTitle": "An efficient VLSI architecture for 2-D wavelet image coding with novel image scan",
        "volume": "7",
        "issue": "1",
        "startPage": "56",
        "endPage": "68",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37273644300,
                "preferredName": "G. Lafruit",
                "firstName": "G.",
                "lastName": "Lafruit"
            },
            {
                "id": 37275971400,
                "preferredName": "F. Catthoor",
                "firstName": "F.",
                "lastName": "Catthoor"
            },
            {
                "id": 37273649200,
                "preferredName": "J.P.H. Cornelis",
                "firstName": "J.P.H.",
                "lastName": "Cornelis"
            },
            {
                "id": 37275981200,
                "preferredName": "H.J. De Man",
                "firstName": "H.J.",
                "lastName": "De Man"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.784100",
        "publicationYear": "1999",
        "publicationDate": "Sept. 1999",
        "articleNumber": "784100",
        "articleTitle": "Bus crosstalk fault-detection capabilities of error-detecting codes for on-line testing",
        "volume": "7",
        "issue": "3",
        "startPage": "392",
        "endPage": "396",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37273990600,
                "preferredName": "M. Favalli",
                "firstName": "M.",
                "lastName": "Favalli"
            },
            {
                "id": 37279994900,
                "preferredName": "C. Metra",
                "firstName": "C.",
                "lastName": "Metra"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.766751",
        "publicationYear": "1999",
        "publicationDate": "June 1999",
        "articleNumber": "766751",
        "articleTitle": "An improved BJT-based silicon retina with tunable image smoothing capability",
        "volume": "7",
        "issue": "2",
        "startPage": "241",
        "endPage": "248",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086971486,
                "preferredName": "Chung-Yu Wu",
                "firstName": null,
                "lastName": "Chung-Yu Wu"
            },
            {
                "id": 37087257597,
                "preferredName": "Hsin-Chin Jiang",
                "firstName": null,
                "lastName": "Hsin-Chin Jiang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.766744",
        "publicationYear": "1999",
        "publicationDate": "June 1999",
        "articleNumber": "766744",
        "articleTitle": "COBRA: a 100-MOPS single-chip programmable and expandable FFT",
        "volume": "7",
        "issue": "2",
        "startPage": "174",
        "endPage": "182",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37693011700,
                "preferredName": "T. Chen",
                "firstName": "T.",
                "lastName": "Chen"
            },
            {
                "id": 37353088300,
                "preferredName": "G. Sunada",
                "firstName": "G.",
                "lastName": "Sunada"
            },
            {
                "id": 37087144491,
                "preferredName": "Jian Jin",
                "firstName": null,
                "lastName": "Jian Jin"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.766756",
        "publicationYear": "1999",
        "publicationDate": "June 1999",
        "articleNumber": "766756",
        "articleTitle": "An improved Montgomery's algorithm for high-speed RSA public-key cryptosystem",
        "volume": "7",
        "issue": "2",
        "startPage": "280",
        "endPage": "284",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087315610,
                "preferredName": "Chih-Yuang Su",
                "firstName": null,
                "lastName": "Chih-Yuang Su"
            },
            {
                "id": 37087315662,
                "preferredName": "Shih-Am Hwang",
                "firstName": null,
                "lastName": "Shih-Am Hwang"
            },
            {
                "id": 37087315389,
                "preferredName": "Po-Song Chen",
                "firstName": null,
                "lastName": "Po-Song Chen"
            },
            {
                "id": 37087145298,
                "preferredName": "Cheng-Wen Wu",
                "firstName": null,
                "lastName": "Cheng-Wen Wu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.748199",
        "publicationYear": "1999",
        "publicationDate": "March 1999",
        "articleNumber": "748199",
        "articleTitle": "The spring scheduling coprocessor: a scheduling accelerator",
        "volume": "7",
        "issue": "1",
        "startPage": "38",
        "endPage": "47",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37273906500,
                "preferredName": "W. Burleson",
                "firstName": "W.",
                "lastName": "Burleson"
            },
            {
                "id": 37363974900,
                "preferredName": "J. Ko",
                "firstName": "J.",
                "lastName": "Ko"
            },
            {
                "id": 37282548800,
                "preferredName": "D. Niehaus",
                "firstName": "D.",
                "lastName": "Niehaus"
            },
            {
                "id": 37267982100,
                "preferredName": "K. Ramamritham",
                "firstName": "K.",
                "lastName": "Ramamritham"
            },
            {
                "id": 37279446200,
                "preferredName": "J.A. Stankovic",
                "firstName": "J.A.",
                "lastName": "Stankovic"
            },
            {
                "id": 37089435739,
                "preferredName": "G. Wallace",
                "firstName": "G.",
                "lastName": "Wallace"
            },
            {
                "id": 37281753900,
                "preferredName": "C. Weems",
                "firstName": "C.",
                "lastName": "Weems"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.766745",
        "publicationYear": "1999",
        "publicationDate": "June 1999",
        "articleNumber": "766745",
        "articleTitle": "Data parallel fault simulation",
        "volume": "7",
        "issue": "2",
        "startPage": "183",
        "endPage": "190",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37340947500,
                "preferredName": "M.B. Amin",
                "firstName": "M.B.",
                "lastName": "Amin"
            },
            {
                "id": 37282339700,
                "preferredName": "B. Vinnakota",
                "firstName": "B.",
                "lastName": "Vinnakota"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.748211",
        "publicationYear": "1999",
        "publicationDate": "March 1999",
        "articleNumber": "748211",
        "articleTitle": "Efficient VLSI architectures for Columnsort",
        "volume": "7",
        "issue": "1",
        "startPage": "135",
        "endPage": "138",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37288175800,
                "preferredName": "R. Lin",
                "firstName": "R.",
                "lastName": "Lin"
            },
            {
                "id": 37280886800,
                "preferredName": "S. Olariu",
                "firstName": "S.",
                "lastName": "Olariu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.766742",
        "publicationYear": "1999",
        "publicationDate": "June 1999",
        "articleNumber": "766742",
        "articleTitle": "Universal delay test sets for logic networks",
        "volume": "7",
        "issue": "2",
        "startPage": "156",
        "endPage": "166",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37350617900,
                "preferredName": "U. Sparmann",
                "firstName": "U.",
                "lastName": "Sparmann"
            },
            {
                "id": 37362164200,
                "preferredName": "H. Muller",
                "firstName": "H.",
                "lastName": "Muller"
            },
            {
                "id": 37276068300,
                "preferredName": "S.M. Reddy",
                "firstName": "S.M.",
                "lastName": "Reddy"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.805747",
        "publicationYear": "1999",
        "publicationDate": "Dec. 1999",
        "articleNumber": "805747",
        "articleTitle": "High-level synthesis of recoverable VLSI microarchitectures",
        "volume": "7",
        "issue": "4",
        "startPage": "401",
        "endPage": "410",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37273088000,
                "preferredName": "D.M. Blough",
                "firstName": "D.M.",
                "lastName": "Blough"
            },
            {
                "id": 37267909800,
                "preferredName": "F.J. Kurdahi",
                "firstName": "F.J.",
                "lastName": "Kurdahi"
            },
            {
                "id": 37087183115,
                "preferredName": "Seong Yong Ohm",
                "firstName": null,
                "lastName": "Seong Yong Ohm"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.805757",
        "publicationYear": "1999",
        "publicationDate": "Dec. 1999",
        "articleNumber": "805757",
        "articleTitle": "Novel techniques for bus power consumption reduction in realizations of sum-of-product computation",
        "volume": "7",
        "issue": "4",
        "startPage": "492",
        "endPage": "497",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37271402100,
                "preferredName": "K. Masselos",
                "firstName": "K.",
                "lastName": "Masselos"
            },
            {
                "id": 37274229500,
                "preferredName": "P. Merakos",
                "firstName": "P.",
                "lastName": "Merakos"
            },
            {
                "id": 37295250500,
                "preferredName": "T. Stouraitis",
                "firstName": "T.",
                "lastName": "Stouraitis"
            },
            {
                "id": 37265507500,
                "preferredName": "C.E. Goutis",
                "firstName": "C.E.",
                "lastName": "Goutis"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.748205",
        "publicationYear": "1999",
        "publicationDate": "March 1999",
        "articleNumber": "748205",
        "articleTitle": "An efficient VLSI architecture for real-time additive synthesis of musical signals",
        "volume": "7",
        "issue": "1",
        "startPage": "105",
        "endPage": "110",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37282456300,
                "preferredName": "F. De Bernardinis",
                "firstName": "F.",
                "lastName": "De Bernardinis"
            },
            {
                "id": 37372914600,
                "preferredName": "R. Roncella",
                "firstName": "R.",
                "lastName": "Roncella"
            },
            {
                "id": 37271752300,
                "preferredName": "R. Saletti",
                "firstName": "R.",
                "lastName": "Saletti"
            },
            {
                "id": 37372916200,
                "preferredName": "P. Terreni",
                "firstName": "P.",
                "lastName": "Terreni"
            },
            {
                "id": 37358962500,
                "preferredName": "G. Bertini",
                "firstName": "G.",
                "lastName": "Bertini"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.748209",
        "publicationYear": "1999",
        "publicationDate": "March 1999",
        "articleNumber": "748209",
        "articleTitle": "Computation of lower bounds for switching activity using decision theory",
        "volume": "7",
        "issue": "1",
        "startPage": "125",
        "endPage": "129",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37324989100,
                "preferredName": "V. Krishna",
                "firstName": "V.",
                "lastName": "Krishna"
            },
            {
                "id": 37271672000,
                "preferredName": "R. Chandramouli",
                "firstName": "R.",
                "lastName": "Chandramouli"
            },
            {
                "id": 37273564100,
                "preferredName": "N. Ranganathan",
                "firstName": "N.",
                "lastName": "Ranganathan"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.784095",
        "publicationYear": "1999",
        "publicationDate": "Sept. 1999",
        "articleNumber": "784095",
        "articleTitle": "A memory-based architecture for MPEG2 system protocol LSIs",
        "volume": "7",
        "issue": "3",
        "startPage": "339",
        "endPage": "344",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37420760200,
                "preferredName": "M. Inamori",
                "firstName": "M.",
                "lastName": "Inamori"
            },
            {
                "id": 37265602500,
                "preferredName": "J. Naganuma",
                "firstName": "J.",
                "lastName": "Naganuma"
            },
            {
                "id": 37265595900,
                "preferredName": "M. Endo",
                "firstName": "M.",
                "lastName": "Endo"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.748210",
        "publicationYear": "1999",
        "publicationDate": "March 1999",
        "articleNumber": "748210",
        "articleTitle": "An activity-driven encoding scheme for power optimization in microprogrammed control unit",
        "volume": "7",
        "issue": "1",
        "startPage": "130",
        "endPage": "134",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37350733200,
                "preferredName": "C.-Y. Wang",
                "firstName": "C.-Y.",
                "lastName": "Wang"
            },
            {
                "id": 37274519700,
                "preferredName": "K. Roy",
                "firstName": "K.",
                "lastName": "Roy"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.748213",
        "publicationYear": "1999",
        "publicationDate": "March 1999",
        "articleNumber": "748213",
        "articleTitle": "A separated bit-line unified cache: Conciliating small on-chip cache die-area and low miss ratio",
        "volume": "7",
        "issue": "1",
        "startPage": "139",
        "endPage": "144",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37287284100,
                "preferredName": "H. Mizuno",
                "firstName": "H.",
                "lastName": "Mizuno"
            },
            {
                "id": 37273508500,
                "preferredName": "K. Ishibashi",
                "firstName": "K.",
                "lastName": "Ishibashi"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.805754",
        "publicationYear": "1999",
        "publicationDate": "Dec. 1999",
        "articleNumber": "805754",
        "articleTitle": "Statistical analysis of timing rules for high-speed synchronous VLSI systems",
        "volume": "7",
        "issue": "4",
        "startPage": "477",
        "endPage": "482",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086972261,
                "preferredName": "Chung-Sheng Li",
                "firstName": null,
                "lastName": "Chung-Sheng Li"
            },
            {
                "id": 37275079500,
                "preferredName": "K.N. Sivarajan",
                "firstName": "K.N.",
                "lastName": "Sivarajan"
            },
            {
                "id": 37320126100,
                "preferredName": "D.G. Messerschmitt",
                "firstName": "D.G.",
                "lastName": "Messerschmitt"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.805756",
        "publicationYear": "1999",
        "publicationDate": "Dec. 1999",
        "articleNumber": "805756",
        "articleTitle": "EmGen-a module generator for logic emulation applications",
        "volume": "7",
        "issue": "4",
        "startPage": "488",
        "endPage": "492",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087435980,
                "preferredName": "Wen-Jong Fang",
                "firstName": null,
                "lastName": "Wen-Jong Fang"
            },
            {
                "id": 37287873500,
                "preferredName": "A.C.-H. Wu",
                "firstName": "A.C.-H.",
                "lastName": "Wu"
            },
            {
                "id": 37086965642,
                "preferredName": "Duan-Ping Chen",
                "firstName": null,
                "lastName": "Duan-Ping Chen"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.766755",
        "publicationYear": "1999",
        "publicationDate": "June 1999",
        "articleNumber": "766755",
        "articleTitle": "A tree-matching chip",
        "volume": "7",
        "issue": "2",
        "startPage": "277",
        "endPage": "280",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37324989100,
                "preferredName": "V. Krishna",
                "firstName": "V.",
                "lastName": "Krishna"
            },
            {
                "id": 37273564100,
                "preferredName": "N. Ranganathan",
                "firstName": "N.",
                "lastName": "Ranganathan"
            },
            {
                "id": 37276510500,
                "preferredName": "A. Ejnioui",
                "firstName": "A.",
                "lastName": "Ejnioui"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.748207",
        "publicationYear": "1999",
        "publicationDate": "March 1999",
        "articleNumber": "748207",
        "articleTitle": "Fuzzy-based CMOS circuit partitioning in built-in current testing",
        "volume": "7",
        "issue": "1",
        "startPage": "116",
        "endPage": "120",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087437846,
                "preferredName": "Wang-Dauh Tseng",
                "firstName": null,
                "lastName": "Wang-Dauh Tseng"
            },
            {
                "id": 37087068129,
                "preferredName": "Kuochen Wang",
                "firstName": null,
                "lastName": "Kuochen Wang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.748202",
        "publicationYear": "1999",
        "publicationDate": "March 1999",
        "articleNumber": "748202",
        "articleTitle": "Multilevel hypergraph partitioning: applications in VLSI domain",
        "volume": "7",
        "issue": "1",
        "startPage": "69",
        "endPage": "79",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37279610300,
                "preferredName": "G. Karypis",
                "firstName": "G.",
                "lastName": "Karypis"
            },
            {
                "id": 37365368800,
                "preferredName": "R. Aggarwal",
                "firstName": "R.",
                "lastName": "Aggarwal"
            },
            {
                "id": 37350946600,
                "preferredName": "V. Kumar",
                "firstName": "V.",
                "lastName": "Kumar"
            },
            {
                "id": 37272375900,
                "preferredName": "S. Shekhar",
                "firstName": "S.",
                "lastName": "Shekhar"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.784091",
        "publicationYear": "1999",
        "publicationDate": "Sept. 1999",
        "articleNumber": "784091",
        "articleTitle": "Reconfigurable pipelined 2-D convolvers for fast digital signal processing",
        "volume": "7",
        "issue": "3",
        "startPage": "299",
        "endPage": "308",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087678368,
                "preferredName": "B. Bosi",
                "firstName": "B.",
                "lastName": "Bosi"
            },
            {
                "id": 37268395800,
                "preferredName": "G. Bois",
                "firstName": "G.",
                "lastName": "Bois"
            },
            {
                "id": 37276922900,
                "preferredName": "Y. Savaria",
                "firstName": "Y.",
                "lastName": "Savaria"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.748204",
        "publicationYear": "1999",
        "publicationDate": "March 1999",
        "articleNumber": "748204",
        "articleTitle": "COSYN: Hardware-software co-synthesis of heterogeneous distributed embedded systems",
        "volume": "7",
        "issue": "1",
        "startPage": "92",
        "endPage": "104",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37375836200,
                "preferredName": "B.P. Dave",
                "firstName": "B.P.",
                "lastName": "Dave"
            },
            {
                "id": 37283316000,
                "preferredName": "G. Lakshminarayana",
                "firstName": "G.",
                "lastName": "Lakshminarayana"
            },
            {
                "id": 37278972600,
                "preferredName": "N.K. Jha",
                "firstName": "N.K.",
                "lastName": "Jha"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.784092",
        "publicationYear": "1999",
        "publicationDate": "Sept. 1999",
        "articleNumber": "784092",
        "articleTitle": "Low-power memory mapping through reducing address bus activity",
        "volume": "7",
        "issue": "3",
        "startPage": "309",
        "endPage": "320",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37337867200,
                "preferredName": "P.R. Panda",
                "firstName": "P.R.",
                "lastName": "Panda"
            },
            {
                "id": 37265889400,
                "preferredName": "N.D. Dutt",
                "firstName": "N.D.",
                "lastName": "Dutt"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.766749",
        "publicationYear": "1999",
        "publicationDate": "June 1999",
        "articleNumber": "766749",
        "articleTitle": "Hierarchical finite-state machines and their use for digital control",
        "volume": "7",
        "issue": "2",
        "startPage": "222",
        "endPage": "228",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37371704800,
                "preferredName": "V. Sklyarov",
                "firstName": "V.",
                "lastName": "Sklyarov"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.805749",
        "publicationYear": "1999",
        "publicationDate": "Dec. 1999",
        "articleNumber": "805749",
        "articleTitle": "Partitioning and pipelining for performance-constrained hardware/software systems",
        "volume": "7",
        "issue": "4",
        "startPage": "419",
        "endPage": "432",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37342406400,
                "preferredName": "S. Bakshi",
                "firstName": "S.",
                "lastName": "Bakshi"
            },
            {
                "id": 37267044500,
                "preferredName": "D.D. Gajski",
                "firstName": "D.D.",
                "lastName": "Gajski"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.784097",
        "publicationYear": "1999",
        "publicationDate": "Sept. 1999",
        "articleNumber": "784097",
        "articleTitle": "Information-theoretic bounds on average signal transition activity [VLSI systems]",
        "volume": "7",
        "issue": "3",
        "startPage": "359",
        "endPage": "368",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37371252700,
                "preferredName": "S. Ramprasad",
                "firstName": "S.",
                "lastName": "Ramprasad"
            },
            {
                "id": 37273973400,
                "preferredName": "N.R. Shanbhag",
                "firstName": "N.R.",
                "lastName": "Shanbhag"
            },
            {
                "id": 37276038600,
                "preferredName": "I.N. Hajj",
                "firstName": "I.N.",
                "lastName": "Hajj"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.784090",
        "publicationYear": "1999",
        "publicationDate": "Sept. 1999",
        "articleNumber": "784090",
        "articleTitle": "Efficient realizations of encoders and decoders based on the 2-D discrete wavelet transform",
        "volume": "7",
        "issue": "3",
        "startPage": "289",
        "endPage": "298",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37271330900,
                "preferredName": "C. Chakrabarti",
                "firstName": "C.",
                "lastName": "Chakrabarti"
            },
            {
                "id": 37724447100,
                "preferredName": "C. Mumford",
                "firstName": "C.",
                "lastName": "Mumford"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.748195",
        "publicationYear": "1999",
        "publicationDate": "March 1999",
        "articleNumber": "748195",
        "articleTitle": "Power management in high-level synthesis",
        "volume": "7",
        "issue": "1",
        "startPage": "7",
        "endPage": "15",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37283316000,
                "preferredName": "G. Lakshminarayana",
                "firstName": "G.",
                "lastName": "Lakshminarayana"
            },
            {
                "id": 37275475300,
                "preferredName": "A. Raghunathan",
                "firstName": "A.",
                "lastName": "Raghunathan"
            },
            {
                "id": 37278972600,
                "preferredName": "N.K. Jha",
                "firstName": "N.K.",
                "lastName": "Jha"
            },
            {
                "id": 37278573500,
                "preferredName": "S. Dey",
                "firstName": "S.",
                "lastName": "Dey"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.784096",
        "publicationYear": "1999",
        "publicationDate": "Sept. 1999",
        "articleNumber": "784096",
        "articleTitle": "Cost-effective VLSI architectures and buffer size optimization for full-search block matching algorithms",
        "volume": "7",
        "issue": "3",
        "startPage": "345",
        "endPage": "358",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087523067,
                "preferredName": "Yuan-Hau Yeh",
                "firstName": null,
                "lastName": "Yuan-Hau Yeh"
            },
            {
                "id": 37086986330,
                "preferredName": "Chen-Yi Lee",
                "firstName": null,
                "lastName": "Chen-Yi Lee"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.766753",
        "publicationYear": "1999",
        "publicationDate": "June 1999",
        "articleNumber": "766753",
        "articleTitle": "Strategy for power-efficient design of parallel systems",
        "volume": "7",
        "issue": "2",
        "startPage": "258",
        "endPage": "265",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37374593600,
                "preferredName": "K. Danckaert",
                "firstName": "K.",
                "lastName": "Danckaert"
            },
            {
                "id": 37271402100,
                "preferredName": "K. Masselos",
                "firstName": "K.",
                "lastName": "Masselos"
            },
            {
                "id": 37426275200,
                "preferredName": "F. Cathoor",
                "firstName": "F.",
                "lastName": "Cathoor"
            },
            {
                "id": 37275981200,
                "preferredName": "H.J. De Man",
                "firstName": "H.J.",
                "lastName": "De Man"
            },
            {
                "id": 37265507500,
                "preferredName": "C. Goutis",
                "firstName": "C.",
                "lastName": "Goutis"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.805752",
        "publicationYear": "1999",
        "publicationDate": "Dec. 1999",
        "articleNumber": "805752",
        "articleTitle": "Low-energy CSMT carry generators and binary adders",
        "volume": "7",
        "issue": "4",
        "startPage": "450",
        "endPage": "462",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37274270400,
                "preferredName": "K.K. Parhi",
                "firstName": "K.K.",
                "lastName": "Parhi"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.748203",
        "publicationYear": "1999",
        "publicationDate": "March 1999",
        "articleNumber": "748203",
        "articleTitle": "The memory/logic interface in FPGAs with large embedded memory arrays",
        "volume": "7",
        "issue": "1",
        "startPage": "80",
        "endPage": "91",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37265862300,
                "preferredName": "S.J.E. Wilton",
                "firstName": "S.J.E.",
                "lastName": "Wilton"
            },
            {
                "id": 37277511800,
                "preferredName": "J. Rose",
                "firstName": "J.",
                "lastName": "Rose"
            },
            {
                "id": 37283995000,
                "preferredName": "Z.G. Vranesic",
                "firstName": "Z.G.",
                "lastName": "Vranesic"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.766754",
        "publicationYear": "1999",
        "publicationDate": "June 1999",
        "articleNumber": "766754",
        "articleTitle": "A multiple clocking scheme for low-power RTL design",
        "volume": "7",
        "issue": "2",
        "startPage": "266",
        "endPage": "276",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37265464000,
                "preferredName": "C.A. Papachristou",
                "firstName": "C.A.",
                "lastName": "Papachristou"
            },
            {
                "id": 37273839500,
                "preferredName": "M. Nourani",
                "firstName": "M.",
                "lastName": "Nourani"
            },
            {
                "id": 37087300128,
                "preferredName": "M. Spining",
                "firstName": "M.",
                "lastName": "Spining"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.805753",
        "publicationYear": "1999",
        "publicationDate": "Dec. 1999",
        "articleNumber": "805753",
        "articleTitle": "Dynamic algorithm transformations (DAT)-a systematic approach to low-power reconfigurable signal processing",
        "volume": "7",
        "issue": "4",
        "startPage": "463",
        "endPage": "476",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37300515000,
                "preferredName": "M. Goel",
                "firstName": "M.",
                "lastName": "Goel"
            },
            {
                "id": 37273973400,
                "preferredName": "N.R. Shanbhag",
                "firstName": "N.R.",
                "lastName": "Shanbhag"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.805748",
        "publicationYear": "1999",
        "publicationDate": "Dec. 1999",
        "articleNumber": "805748",
        "articleTitle": "Accurate prediction of quality metrics for logic level designs targeted toward lookup-table-based FPGAs",
        "volume": "7",
        "issue": "4",
        "startPage": "411",
        "endPage": "418",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087199318,
                "preferredName": "Min Xu",
                "firstName": null,
                "lastName": "Min Xu"
            },
            {
                "id": 37267909800,
                "preferredName": "F.J. Kurdahi",
                "firstName": "F.J.",
                "lastName": "Kurdahi"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.784094",
        "publicationYear": "1999",
        "publicationDate": "Sept. 1999",
        "articleNumber": "784094",
        "articleTitle": "A design space exploration scheme for data-path synthesis",
        "volume": "7",
        "issue": "3",
        "startPage": "331",
        "endPage": "338",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37298370300,
                "preferredName": "C.A. Mandal",
                "firstName": "C.A.",
                "lastName": "Mandal"
            },
            {
                "id": 37296150200,
                "preferredName": "P.P. Chakrabarti",
                "firstName": "P.P.",
                "lastName": "Chakrabarti"
            },
            {
                "id": 37269313500,
                "preferredName": "S. Ghose",
                "firstName": "S.",
                "lastName": "Ghose"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.766747",
        "publicationYear": "1999",
        "publicationDate": "June 1999",
        "articleNumber": "766747",
        "articleTitle": "Two-dimensional retiming [VLSI design]",
        "volume": "7",
        "issue": "2",
        "startPage": "198",
        "endPage": "211",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37352467100,
                "preferredName": "T.C. Denk",
                "firstName": "T.C.",
                "lastName": "Denk"
            },
            {
                "id": 37274270400,
                "preferredName": "K.K. Parhi",
                "firstName": "K.K.",
                "lastName": "Parhi"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.748198",
        "publicationYear": "1999",
        "publicationDate": "March 1999",
        "articleNumber": "748198",
        "articleTitle": "Peephole optimization of asynchronous macromodule networks",
        "volume": "7",
        "issue": "1",
        "startPage": "30",
        "endPage": "37",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37283850200,
                "preferredName": "G. Gopalakrishnan",
                "firstName": "G.",
                "lastName": "Gopalakrishnan"
            },
            {
                "id": 37282439200,
                "preferredName": "P. Kudva",
                "firstName": "P.",
                "lastName": "Kudva"
            },
            {
                "id": 37352432500,
                "preferredName": "E. Brunvand",
                "firstName": "E.",
                "lastName": "Brunvand"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.766750",
        "publicationYear": "1999",
        "publicationDate": "June 1999",
        "articleNumber": "766750",
        "articleTitle": "A circuit-driven design methodology for video signal-processing datapath elements",
        "volume": "7",
        "issue": "2",
        "startPage": "229",
        "endPage": "240",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37339760100,
                "preferredName": "S. Dutta",
                "firstName": "S.",
                "lastName": "Dutta"
            },
            {
                "id": 37284351200,
                "preferredName": "W. Wolf",
                "firstName": "W.",
                "lastName": "Wolf"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.766743",
        "publicationYear": "1999",
        "publicationDate": "June 1999",
        "articleNumber": "766743",
        "articleTitle": "Timing constraints for high-speed counterflow-clocked pipelining",
        "volume": "7",
        "issue": "2",
        "startPage": "167",
        "endPage": "173",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087210003,
                "preferredName": "Jae-Tack Yoo",
                "firstName": null,
                "lastName": "Jae-Tack Yoo"
            },
            {
                "id": 37283850200,
                "preferredName": "G. Gopalakrishnan",
                "firstName": "G.",
                "lastName": "Gopalakrishnan"
            },
            {
                "id": 37334300900,
                "preferredName": "K.F. Smith",
                "firstName": "K.F.",
                "lastName": "Smith"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.748200",
        "publicationYear": "1999",
        "publicationDate": "March 1999",
        "articleNumber": "748200",
        "articleTitle": "Test generation and scheduling for layout-based detection of bridge faults in interconnects",
        "volume": "7",
        "issue": "1",
        "startPage": "48",
        "endPage": "55",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089070701,
                "preferredName": "T. Liu",
                "firstName": "T.",
                "lastName": "Liu"
            },
            {
                "id": 37278216000,
                "preferredName": "X.-T. Chen",
                "firstName": "X.-T.",
                "lastName": "Chen"
            },
            {
                "id": 37273886800,
                "preferredName": "F.J. Meyer",
                "firstName": "F.J.",
                "lastName": "Meyer"
            },
            {
                "id": 37279999000,
                "preferredName": "F. Lombardi",
                "firstName": "F.",
                "lastName": "Lombardi"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.784099",
        "publicationYear": "1999",
        "publicationDate": "Sept. 1999",
        "articleNumber": "784099",
        "articleTitle": "A structure-oriented power modeling technique for macrocells",
        "volume": "7",
        "issue": "3",
        "startPage": "380",
        "endPage": "391",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086965794,
                "preferredName": "Jiing-Yuan Lin",
                "firstName": null,
                "lastName": "Jiing-Yuan Lin"
            },
            {
                "id": 37087170223,
                "preferredName": "Wen-Zen Shen",
                "firstName": null,
                "lastName": "Wen-Zen Shen"
            },
            {
                "id": 37087151704,
                "preferredName": "Jing-Yang Jou",
                "firstName": null,
                "lastName": "Jing-Yang Jou"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.1999.805759",
        "publicationYear": "1999",
        "publicationDate": "Dec. 1999",
        "articleNumber": "805759",
        "articleTitle": "Subject index",
        "volume": "7",
        "issue": "4",
        "startPage": "Ind",
        "endPage": "Ind",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.1999.805758",
        "publicationYear": "1999",
        "publicationDate": "Dec. 1999",
        "articleNumber": "805758",
        "articleTitle": "Author index",
        "volume": "7",
        "issue": "4",
        "startPage": "Ind",
        "endPage": "Ind",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    }
]