/***************************************************************************
 *     Copyright (c) 1999-2008, Broadcom Corporation
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Thu Jul 17 17:14:14 2008
 *                 MD5 Checksum         9220767de76c9afe7a462b5b55e5d2ff
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/3548/rdb/b0/bchp_sun_top_ctrl.h $
 * 
 * Hydra_Software_Devel/1   7/17/08 8:31p maivu
 * PR 44921: Initial B0 files
 *
 ***************************************************************************/

#ifndef BCHP_SUN_TOP_CTRL_H__
#define BCHP_SUN_TOP_CTRL_H__

/***************************************************************************
 *SUN_TOP_CTRL - Top Control registers
 ***************************************************************************/
#define BCHP_SUN_TOP_CTRL_PROD_REVISION          0x00404000 /* Product Revision ID */
#define BCHP_SUN_TOP_CTRL_SUN_REVISION           0x00404004 /* Sundry Revision ID */
#define BCHP_SUN_TOP_CTRL_RESET_CTRL             0x00404008 /* Reset control */
#define BCHP_SUN_TOP_CTRL_SW_RESET               0x00404014 /* Software reset register */
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY          0x00404018 /* Reset history */
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_0          0x0040401c /* Strapping values */
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_1          0x00404020 /* Strapping values */
#define BCHP_SUN_TOP_CTRL_BOND_STATUS            0x00404024 /* Bond option value register */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST        0x00404028 /* OTP option test register */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS      0x0040402c /* OTP option status register */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_0            0x00404030 /* Semaphore channel 0 */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_1            0x00404034 /* Semaphore channel 1 */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_2            0x00404038 /* Semaphore channel 2 */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_3            0x0040403c /* Semaphore channel 3 */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_4            0x00404040 /* Semaphore channel 4 */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_5            0x00404044 /* Semaphore channel 5 */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_6            0x00404048 /* Semaphore channel 6 */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_7            0x0040404c /* Semaphore channel 7 */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_8            0x00404050 /* Semaphore channel 8 */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_9            0x00404054 /* Semaphore channel 9 */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_10           0x00404058 /* Semaphore channel 10 */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_11           0x0040405c /* Semaphore channel 11 */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_12           0x00404060 /* Semaphore channel 12 */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_13           0x00404064 /* Semaphore channel 13 */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_14           0x00404068 /* Semaphore channel 14 */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_15           0x0040406c /* Semaphore channel 15 */
#define BCHP_SUN_TOP_CTRL_GEN_WATCHDOG_0         0x00404070 /* General watchdog timer 0 */
#define BCHP_SUN_TOP_CTRL_GEN_WATCHDOG_1         0x00404074 /* General watchdog timer 1 */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0         0x00404078 /* General control register 0 */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1         0x0040407c /* General control register 1 */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_2         0x00404080 /* General control register 2 */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_3         0x00404084 /* General control register 3 */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_4         0x00404088 /* General control register 4 */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_5         0x0040408c /* General control register 5 */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_0       0x00404090 /* General status register 0 */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_1       0x00404094 /* General status register 1 */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_2       0x00404098 /* General status register 2 */
#define BCHP_SUN_TOP_CTRL_UNCLEARED_SCRATCH      0x0040409c /* Scratch register */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0         0x00404100 /* Pin mux control register 0 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1         0x00404104 /* Pin mux control register 1 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2         0x00404108 /* Pin mux control register 2 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3         0x0040410c /* Pin mux control register 3 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4         0x00404110 /* Pin mux control register 4 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5         0x00404114 /* Pin mux control register 5 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6         0x00404118 /* Pin mux control register 6 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7         0x0040411c /* Pin mux control register 7 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8         0x00404120 /* Pin mux control register 8 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9         0x00404124 /* Pin mux control register 9 */
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL         0x00404200 /* Test port control */
#define BCHP_SUN_TOP_CTRL_TEST_PORT_OUT_PEEK     0x00404204 /* Testport peek register */
#define BCHP_SUN_TOP_CTRL_TEST_PORT_OUT_POKE     0x00404208 /* Testport poke register */
#define BCHP_SUN_TOP_CTRL_TEST_PORT_IN_PEEK      0x0040420c /* Testport peek register */
#define BCHP_SUN_TOP_CTRL_TEST_PORT_IN_POKE      0x00404210 /* Testport poke register */
#define BCHP_SUN_TOP_CTRL_EJTAG_INPUT_EN         0x00404214 /* EJTAG input bus enables */
#define BCHP_SUN_TOP_CTRL_EJTAG_OUTPUT_SEL       0x00404218 /* EJTAG output select */
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL        0x0040421c /* UART Router select */
#define BCHP_SUN_TOP_CTRL_SSP_CONFIG             0x00404220 /* Serial Slave Port configuration register */
#define BCHP_SUN_TOP_CTRL_SERS_REV               0x00404320 /* SERS Revision Register */
#define BCHP_SUN_TOP_CTRL_SERS_CFG               0x00404324 /* SERS Configuration Register */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL             0x00404400 /* Spare control bits reserved for future use */
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL      0x00404404 /* Block select for RO testmode */
#define BCHP_SUN_TOP_CTRL_SS_TMODE_CTRL          0x00404408 /* Simultaneous switching testmode control */
#define BCHP_SUN_TOP_CTRL_TEST_MODE_CTRL         0x00404500 /* Test_mode control register */
#define BCHP_SUN_TOP_CTRL_TEST_MODE              0x00404504 /* Register source for test_mode */
#define BCHP_SUN_TOP_CTRL_SUB_TEST_MODE          0x00404508 /* Register source for sub_test_mode */
#define BCHP_SUN_TOP_CTRL_LATCHED_TEST_MODE      0x0040450c /* Final latched testmode value */
#define BCHP_SUN_TOP_CTRL_LATCHED_SUB_TEST_MODE  0x00404510 /* Final latched sub-testmode value */

/***************************************************************************
 *PROD_REVISION - Product Revision ID
 ***************************************************************************/
/* SUN_TOP_CTRL :: PROD_REVISION :: product_revision [31:00] */
#define BCHP_SUN_TOP_CTRL_PROD_REVISION_product_revision_MASK      0xffffffff
#define BCHP_SUN_TOP_CTRL_PROD_REVISION_product_revision_SHIFT     0

/***************************************************************************
 *SUN_REVISION - Sundry Revision ID
 ***************************************************************************/
/* SUN_TOP_CTRL :: SUN_REVISION :: reserved0 [31:16] */
#define BCHP_SUN_TOP_CTRL_SUN_REVISION_reserved0_MASK              0xffff0000
#define BCHP_SUN_TOP_CTRL_SUN_REVISION_reserved0_SHIFT             16

/* SUN_TOP_CTRL :: SUN_REVISION :: sundry_revision [15:00] */
#define BCHP_SUN_TOP_CTRL_SUN_REVISION_sundry_revision_MASK        0x0000ffff
#define BCHP_SUN_TOP_CTRL_SUN_REVISION_sundry_revision_SHIFT       0

/***************************************************************************
 *RESET_CTRL - Reset control
 ***************************************************************************/
/* SUN_TOP_CTRL :: RESET_CTRL :: reset_outb_monitor [31:31] */
#define BCHP_SUN_TOP_CTRL_RESET_CTRL_reset_outb_monitor_MASK       0x80000000
#define BCHP_SUN_TOP_CTRL_RESET_CTRL_reset_outb_monitor_SHIFT      31

/* SUN_TOP_CTRL :: RESET_CTRL :: front_panel_reset_monitor [30:30] */
#define BCHP_SUN_TOP_CTRL_RESET_CTRL_front_panel_reset_monitor_MASK 0x40000000
#define BCHP_SUN_TOP_CTRL_RESET_CTRL_front_panel_reset_monitor_SHIFT 30

/* SUN_TOP_CTRL :: RESET_CTRL :: reserved0 [29:12] */
#define BCHP_SUN_TOP_CTRL_RESET_CTRL_reserved0_MASK                0x3ffff000
#define BCHP_SUN_TOP_CTRL_RESET_CTRL_reserved0_SHIFT               12

/* SUN_TOP_CTRL :: RESET_CTRL :: clear_reset_history [11:11] */
#define BCHP_SUN_TOP_CTRL_RESET_CTRL_clear_reset_history_MASK      0x00000800
#define BCHP_SUN_TOP_CTRL_RESET_CTRL_clear_reset_history_SHIFT     11

/* SUN_TOP_CTRL :: RESET_CTRL :: aux_chip_edge_reset_enable_lock [10:10] */
#define BCHP_SUN_TOP_CTRL_RESET_CTRL_aux_chip_edge_reset_enable_lock_MASK 0x00000400
#define BCHP_SUN_TOP_CTRL_RESET_CTRL_aux_chip_edge_reset_enable_lock_SHIFT 10

/* SUN_TOP_CTRL :: RESET_CTRL :: aux_chip_edge_reset_enable [09:09] */
#define BCHP_SUN_TOP_CTRL_RESET_CTRL_aux_chip_edge_reset_enable_MASK 0x00000200
#define BCHP_SUN_TOP_CTRL_RESET_CTRL_aux_chip_edge_reset_enable_SHIFT 9

/* SUN_TOP_CTRL :: RESET_CTRL :: watchdog_reset_enable_lock [08:08] */
#define BCHP_SUN_TOP_CTRL_RESET_CTRL_watchdog_reset_enable_lock_MASK 0x00000100
#define BCHP_SUN_TOP_CTRL_RESET_CTRL_watchdog_reset_enable_lock_SHIFT 8

/* SUN_TOP_CTRL :: RESET_CTRL :: watchdog_reset_enable [07:07] */
#define BCHP_SUN_TOP_CTRL_RESET_CTRL_watchdog_reset_enable_MASK    0x00000080
#define BCHP_SUN_TOP_CTRL_RESET_CTRL_watchdog_reset_enable_SHIFT   7

/* SUN_TOP_CTRL :: RESET_CTRL :: front_panel_reset_enable_lock [06:06] */
#define BCHP_SUN_TOP_CTRL_RESET_CTRL_front_panel_reset_enable_lock_MASK 0x00000040
#define BCHP_SUN_TOP_CTRL_RESET_CTRL_front_panel_reset_enable_lock_SHIFT 6

/* SUN_TOP_CTRL :: RESET_CTRL :: front_panel_reset_enable [05:05] */
#define BCHP_SUN_TOP_CTRL_RESET_CTRL_front_panel_reset_enable_MASK 0x00000020
#define BCHP_SUN_TOP_CTRL_RESET_CTRL_front_panel_reset_enable_SHIFT 5

/* SUN_TOP_CTRL :: RESET_CTRL :: front_panel_reset_polarity [04:04] */
#define BCHP_SUN_TOP_CTRL_RESET_CTRL_front_panel_reset_polarity_MASK 0x00000010
#define BCHP_SUN_TOP_CTRL_RESET_CTRL_front_panel_reset_polarity_SHIFT 4

/* SUN_TOP_CTRL :: RESET_CTRL :: master_reset_en [03:03] */
#define BCHP_SUN_TOP_CTRL_RESET_CTRL_master_reset_en_MASK          0x00000008
#define BCHP_SUN_TOP_CTRL_RESET_CTRL_master_reset_en_SHIFT         3

/* SUN_TOP_CTRL :: RESET_CTRL :: reserved1 [02:01] */
#define BCHP_SUN_TOP_CTRL_RESET_CTRL_reserved1_MASK                0x00000006
#define BCHP_SUN_TOP_CTRL_RESET_CTRL_reserved1_SHIFT               1

/* SUN_TOP_CTRL :: RESET_CTRL :: sc_insert_reset_en [00:00] */
#define BCHP_SUN_TOP_CTRL_RESET_CTRL_sc_insert_reset_en_MASK       0x00000001
#define BCHP_SUN_TOP_CTRL_RESET_CTRL_sc_insert_reset_en_SHIFT      0

/***************************************************************************
 *SW_RESET - Software reset register
 ***************************************************************************/
/* SUN_TOP_CTRL :: SW_RESET :: chip_master_reset [31:31] */
#define BCHP_SUN_TOP_CTRL_SW_RESET_chip_master_reset_MASK          0x80000000
#define BCHP_SUN_TOP_CTRL_SW_RESET_chip_master_reset_SHIFT         31

/* SUN_TOP_CTRL :: SW_RESET :: cpu_sw_reset_1shot [30:30] */
#define BCHP_SUN_TOP_CTRL_SW_RESET_cpu_sw_reset_1shot_MASK         0x40000000
#define BCHP_SUN_TOP_CTRL_SW_RESET_cpu_sw_reset_1shot_SHIFT        30

/* SUN_TOP_CTRL :: SW_RESET :: ext_sys_reset_1shot [29:29] */
#define BCHP_SUN_TOP_CTRL_SW_RESET_ext_sys_reset_1shot_MASK        0x20000000
#define BCHP_SUN_TOP_CTRL_SW_RESET_ext_sys_reset_1shot_SHIFT       29

/* SUN_TOP_CTRL :: SW_RESET :: pci_rstb_out_sw_reset [28:28] */
#define BCHP_SUN_TOP_CTRL_SW_RESET_pci_rstb_out_sw_reset_MASK      0x10000000
#define BCHP_SUN_TOP_CTRL_SW_RESET_pci_rstb_out_sw_reset_SHIFT     28

/* SUN_TOP_CTRL :: SW_RESET :: avd0_sw_reset [27:27] */
#define BCHP_SUN_TOP_CTRL_SW_RESET_avd0_sw_reset_MASK              0x08000000
#define BCHP_SUN_TOP_CTRL_SW_RESET_avd0_sw_reset_SHIFT             27

/* SUN_TOP_CTRL :: SW_RESET :: pc_vbi_sw_reset [26:26] */
#define BCHP_SUN_TOP_CTRL_SW_RESET_pc_vbi_sw_reset_MASK            0x04000000
#define BCHP_SUN_TOP_CTRL_SW_RESET_pc_vbi_sw_reset_SHIFT           26

/* SUN_TOP_CTRL :: SW_RESET :: dvp_lt_sw_reset [25:25] */
#define BCHP_SUN_TOP_CTRL_SW_RESET_dvp_lt_sw_reset_MASK            0x02000000
#define BCHP_SUN_TOP_CTRL_SW_RESET_dvp_lt_sw_reset_SHIFT           25

/* SUN_TOP_CTRL :: SW_RESET :: dvp_hr_sw_reset [24:24] */
#define BCHP_SUN_TOP_CTRL_SW_RESET_dvp_hr_sw_reset_MASK            0x01000000
#define BCHP_SUN_TOP_CTRL_SW_RESET_dvp_hr_sw_reset_SHIFT           24

/* SUN_TOP_CTRL :: SW_RESET :: ds_thd_sw_reset [23:23] */
#define BCHP_SUN_TOP_CTRL_SW_RESET_ds_thd_sw_reset_MASK            0x00800000
#define BCHP_SUN_TOP_CTRL_SW_RESET_ds_thd_sw_reset_SHIFT           23

/* SUN_TOP_CTRL :: SW_RESET :: reserved0 [22:22] */
#define BCHP_SUN_TOP_CTRL_SW_RESET_reserved0_MASK                  0x00400000
#define BCHP_SUN_TOP_CTRL_SW_RESET_reserved0_SHIFT                 22

/* SUN_TOP_CTRL :: SW_RESET :: ext_sys_reset_level [21:21] */
#define BCHP_SUN_TOP_CTRL_SW_RESET_ext_sys_reset_level_MASK        0x00200000
#define BCHP_SUN_TOP_CTRL_SW_RESET_ext_sys_reset_level_SHIFT       21

/* SUN_TOP_CTRL :: SW_RESET :: usb_sw_reset [20:20] */
#define BCHP_SUN_TOP_CTRL_SW_RESET_usb_sw_reset_MASK               0x00100000
#define BCHP_SUN_TOP_CTRL_SW_RESET_usb_sw_reset_SHIFT              20

/* SUN_TOP_CTRL :: SW_RESET :: reserved1 [19:19] */
#define BCHP_SUN_TOP_CTRL_SW_RESET_reserved1_MASK                  0x00080000
#define BCHP_SUN_TOP_CTRL_SW_RESET_reserved1_SHIFT                 19

/* SUN_TOP_CTRL :: SW_RESET :: ap_sw_reset [18:18] */
#define BCHP_SUN_TOP_CTRL_SW_RESET_ap_sw_reset_MASK                0x00040000
#define BCHP_SUN_TOP_CTRL_SW_RESET_ap_sw_reset_SHIFT               18

/* SUN_TOP_CTRL :: SW_RESET :: reserved2 [17:17] */
#define BCHP_SUN_TOP_CTRL_SW_RESET_reserved2_MASK                  0x00020000
#define BCHP_SUN_TOP_CTRL_SW_RESET_reserved2_SHIFT                 17

/* SUN_TOP_CTRL :: SW_RESET :: gfx_sw_reset [16:16] */
#define BCHP_SUN_TOP_CTRL_SW_RESET_gfx_sw_reset_MASK               0x00010000
#define BCHP_SUN_TOP_CTRL_SW_RESET_gfx_sw_reset_SHIFT              16

/* SUN_TOP_CTRL :: SW_RESET :: enet_sw_reset [15:15] */
#define BCHP_SUN_TOP_CTRL_SW_RESET_enet_sw_reset_MASK              0x00008000
#define BCHP_SUN_TOP_CTRL_SW_RESET_enet_sw_reset_SHIFT             15

/* SUN_TOP_CTRL :: SW_RESET :: xpt_sw_reset [14:14] */
#define BCHP_SUN_TOP_CTRL_SW_RESET_xpt_sw_reset_MASK               0x00004000
#define BCHP_SUN_TOP_CTRL_SW_RESET_xpt_sw_reset_SHIFT              14

/* SUN_TOP_CTRL :: SW_RESET :: rptd_sw_reset [13:13] */
#define BCHP_SUN_TOP_CTRL_SW_RESET_rptd_sw_reset_MASK              0x00002000
#define BCHP_SUN_TOP_CTRL_SW_RESET_rptd_sw_reset_SHIFT             13

/* SUN_TOP_CTRL :: SW_RESET :: vec_sw_reset [12:12] */
#define BCHP_SUN_TOP_CTRL_SW_RESET_vec_sw_reset_MASK               0x00001000
#define BCHP_SUN_TOP_CTRL_SW_RESET_vec_sw_reset_SHIFT              12

/* SUN_TOP_CTRL :: SW_RESET :: vdec_sw_reset [11:11] */
#define BCHP_SUN_TOP_CTRL_SW_RESET_vdec_sw_reset_MASK              0x00000800
#define BCHP_SUN_TOP_CTRL_SW_RESET_vdec_sw_reset_SHIFT             11

/* SUN_TOP_CTRL :: SW_RESET :: memc_32b_sw_reset [10:10] */
#define BCHP_SUN_TOP_CTRL_SW_RESET_memc_32b_sw_reset_MASK          0x00000400
#define BCHP_SUN_TOP_CTRL_SW_RESET_memc_32b_sw_reset_SHIFT         10

/* SUN_TOP_CTRL :: SW_RESET :: memc_64b_sw_reset [09:09] */
#define BCHP_SUN_TOP_CTRL_SW_RESET_memc_64b_sw_reset_MASK          0x00000200
#define BCHP_SUN_TOP_CTRL_SW_RESET_memc_64b_sw_reset_SHIFT         9

/* SUN_TOP_CTRL :: SW_RESET :: bvn_sw_reset [08:08] */
#define BCHP_SUN_TOP_CTRL_SW_RESET_bvn_sw_reset_MASK               0x00000100
#define BCHP_SUN_TOP_CTRL_SW_RESET_bvn_sw_reset_SHIFT              8

/* SUN_TOP_CTRL :: SW_RESET :: reserved3 [07:07] */
#define BCHP_SUN_TOP_CTRL_SW_RESET_reserved3_MASK                  0x00000080
#define BCHP_SUN_TOP_CTRL_SW_RESET_reserved3_SHIFT                 7

/* SUN_TOP_CTRL :: SW_RESET :: jtag_otp_sw_reset [06:06] */
#define BCHP_SUN_TOP_CTRL_SW_RESET_jtag_otp_sw_reset_MASK          0x00000040
#define BCHP_SUN_TOP_CTRL_SW_RESET_jtag_otp_sw_reset_SHIFT         6

/* SUN_TOP_CTRL :: SW_RESET :: ifd_sw_reset [05:05] */
#define BCHP_SUN_TOP_CTRL_SW_RESET_ifd_sw_reset_MASK               0x00000020
#define BCHP_SUN_TOP_CTRL_SW_RESET_ifd_sw_reset_SHIFT              5

/* SUN_TOP_CTRL :: SW_RESET :: aio_sw_reset [04:04] */
#define BCHP_SUN_TOP_CTRL_SW_RESET_aio_sw_reset_MASK               0x00000010
#define BCHP_SUN_TOP_CTRL_SW_RESET_aio_sw_reset_SHIFT              4

/* SUN_TOP_CTRL :: SW_RESET :: cpu_sw_reset_level [03:03] */
#define BCHP_SUN_TOP_CTRL_SW_RESET_cpu_sw_reset_level_MASK         0x00000008
#define BCHP_SUN_TOP_CTRL_SW_RESET_cpu_sw_reset_level_SHIFT        3

/* SUN_TOP_CTRL :: SW_RESET :: ebi_sw_reset [02:02] */
#define BCHP_SUN_TOP_CTRL_SW_RESET_ebi_sw_reset_MASK               0x00000004
#define BCHP_SUN_TOP_CTRL_SW_RESET_ebi_sw_reset_SHIFT              2

/* SUN_TOP_CTRL :: SW_RESET :: pci_sw_reset [01:01] */
#define BCHP_SUN_TOP_CTRL_SW_RESET_pci_sw_reset_MASK               0x00000002
#define BCHP_SUN_TOP_CTRL_SW_RESET_pci_sw_reset_SHIFT              1

/* SUN_TOP_CTRL :: SW_RESET :: sundry_sw_reset [00:00] */
#define BCHP_SUN_TOP_CTRL_SW_RESET_sundry_sw_reset_MASK            0x00000001
#define BCHP_SUN_TOP_CTRL_SW_RESET_sundry_sw_reset_SHIFT           0

/***************************************************************************
 *RESET_HISTORY - Reset history
 ***************************************************************************/
/* SUN_TOP_CTRL :: RESET_HISTORY :: reserved0 [31:12] */
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_reserved0_MASK             0xfffff000
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_reserved0_SHIFT            12

/* SUN_TOP_CTRL :: RESET_HISTORY :: aux_chip_edge_reset [11:11] */
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_aux_chip_edge_reset_MASK   0x00000800
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_aux_chip_edge_reset_SHIFT  11

/* SUN_TOP_CTRL :: RESET_HISTORY :: cpu_chip_sft_sft_rst_b [10:10] */
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_cpu_chip_sft_sft_rst_b_MASK 0x00000400
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_cpu_chip_sft_sft_rst_b_SHIFT 10

/* SUN_TOP_CTRL :: RESET_HISTORY :: cpu_chip_hrd_sft_rst_b [09:09] */
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_cpu_chip_hrd_sft_rst_b_MASK 0x00000200
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_cpu_chip_hrd_sft_rst_b_SHIFT 9

/* SUN_TOP_CTRL :: RESET_HISTORY :: smartcard_insert_reset [08:08] */
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_smartcard_insert_reset_MASK 0x00000100
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_smartcard_insert_reset_SHIFT 8

/* SUN_TOP_CTRL :: RESET_HISTORY :: aux_chip_level_reset [07:07] */
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_aux_chip_level_reset_MASK  0x00000080
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_aux_chip_level_reset_SHIFT 7

/* SUN_TOP_CTRL :: RESET_HISTORY :: special_sw_reset [06:06] */
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_special_sw_reset_MASK      0x00000040
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_special_sw_reset_SHIFT     6

/* SUN_TOP_CTRL :: RESET_HISTORY :: reserved1 [05:05] */
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_reserved1_MASK             0x00000020
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_reserved1_SHIFT            5

/* SUN_TOP_CTRL :: RESET_HISTORY :: watchdog_timer_reset [04:04] */
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_watchdog_timer_reset_MASK  0x00000010
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_watchdog_timer_reset_SHIFT 4

/* SUN_TOP_CTRL :: RESET_HISTORY :: software_master_reset [03:03] */
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_software_master_reset_MASK 0x00000008
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_software_master_reset_SHIFT 3

/* SUN_TOP_CTRL :: RESET_HISTORY :: front_panel_4sec_reset [02:02] */
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_front_panel_4sec_reset_MASK 0x00000004
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_front_panel_4sec_reset_SHIFT 2

/* SUN_TOP_CTRL :: RESET_HISTORY :: main_chip_reset_input [01:01] */
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_main_chip_reset_input_MASK 0x00000002
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_main_chip_reset_input_SHIFT 1

/* SUN_TOP_CTRL :: RESET_HISTORY :: power_on_reset [00:00] */
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_power_on_reset_MASK        0x00000001
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_power_on_reset_SHIFT       0

/***************************************************************************
 *STRAP_VALUE_0 - Strapping values
 ***************************************************************************/
/* SUN_TOP_CTRL :: STRAP_VALUE_0 :: reserved0 [31:14] */
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_0_reserved0_MASK             0xffffc000
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_0_reserved0_SHIFT            14

/* SUN_TOP_CTRL :: STRAP_VALUE_0 :: strap_reset_ext_mode [13:13] */
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_0_strap_reset_ext_mode_MASK  0x00002000
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_0_strap_reset_ext_mode_SHIFT 13

/* SUN_TOP_CTRL :: STRAP_VALUE_0 :: strap_spi_slave_enable [12:12] */
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_0_strap_spi_slave_enable_MASK 0x00001000
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_0_strap_spi_slave_enable_SHIFT 12

/* SUN_TOP_CTRL :: STRAP_VALUE_0 :: reserved1 [11:10] */
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_0_reserved1_MASK             0x00000c00
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_0_reserved1_SHIFT            10

/* SUN_TOP_CTRL :: STRAP_VALUE_0 :: strap_d2cdiff_ac [09:09] */
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_0_strap_d2cdiff_ac_MASK      0x00000200
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_0_strap_d2cdiff_ac_SHIFT     9

/* SUN_TOP_CTRL :: STRAP_VALUE_0 :: strap_nand_flash_boot [08:08] */
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_0_strap_nand_flash_boot_MASK 0x00000100
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_0_strap_nand_flash_boot_SHIFT 8

/* SUN_TOP_CTRL :: STRAP_VALUE_0 :: strap_nand_bk0_w_prot [07:07] */
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_0_strap_nand_bk0_w_prot_MASK 0x00000080
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_0_strap_nand_bk0_w_prot_SHIFT 7

/* SUN_TOP_CTRL :: STRAP_VALUE_0 :: strap_nand_ecc_enable [06:05] */
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_0_strap_nand_ecc_enable_MASK 0x00000060
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_0_strap_nand_ecc_enable_SHIFT 5

/* SUN_TOP_CTRL :: STRAP_VALUE_0 :: strap_system_big_endian [04:04] */
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_0_strap_system_big_endian_MASK 0x00000010
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_0_strap_system_big_endian_SHIFT 4

/* SUN_TOP_CTRL :: STRAP_VALUE_0 :: strap_xtal_bias_ctrl [03:02] */
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_0_strap_xtal_bias_ctrl_MASK  0x0000000c
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_0_strap_xtal_bias_ctrl_SHIFT 2

/* SUN_TOP_CTRL :: STRAP_VALUE_0 :: strap_mips_freq [01:01] */
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_0_strap_mips_freq_MASK       0x00000002
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_0_strap_mips_freq_SHIFT      1

/* SUN_TOP_CTRL :: STRAP_VALUE_0 :: strap_i2c_switch_level [00:00] */
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_0_strap_i2c_switch_level_MASK 0x00000001
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_0_strap_i2c_switch_level_SHIFT 0

/***************************************************************************
 *STRAP_VALUE_1 - Strapping values
 ***************************************************************************/
/* SUN_TOP_CTRL :: STRAP_VALUE_1 :: reserved0 [31:03] */
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_1_reserved0_MASK             0xfffffff8
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_1_reserved0_SHIFT            3

/* SUN_TOP_CTRL :: STRAP_VALUE_1 :: strap1_spare_2 [02:02] */
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_1_strap1_spare_2_MASK        0x00000004
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_1_strap1_spare_2_SHIFT       2

/* SUN_TOP_CTRL :: STRAP_VALUE_1 :: strap1_spare_1 [01:01] */
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_1_strap1_spare_1_MASK        0x00000002
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_1_strap1_spare_1_SHIFT       1

/* SUN_TOP_CTRL :: STRAP_VALUE_1 :: strap1_spare_0 [00:00] */
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_1_strap1_spare_0_MASK        0x00000001
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_1_strap1_spare_0_SHIFT       0

/***************************************************************************
 *BOND_STATUS - Bond option value register
 ***************************************************************************/
/* SUN_TOP_CTRL :: BOND_STATUS :: reserved0 [31:01] */
#define BCHP_SUN_TOP_CTRL_BOND_STATUS_reserved0_MASK               0xfffffffe
#define BCHP_SUN_TOP_CTRL_BOND_STATUS_reserved0_SHIFT              1

/* SUN_TOP_CTRL :: BOND_STATUS :: bond_reserved [00:00] */
#define BCHP_SUN_TOP_CTRL_BOND_STATUS_bond_reserved_MASK           0x00000001
#define BCHP_SUN_TOP_CTRL_BOND_STATUS_bond_reserved_SHIFT          0

/***************************************************************************
 *OTP_OPTION_TEST - OTP option test register
 ***************************************************************************/
/* SUN_TOP_CTRL :: OTP_OPTION_TEST :: otp_boot_rom_enable [31:31] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_otp_boot_rom_enable_MASK 0x80000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_otp_boot_rom_enable_SHIFT 31

/* SUN_TOP_CTRL :: OTP_OPTION_TEST :: otp_option_spare_jtag_otp_5 [30:30] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_otp_option_spare_jtag_otp_5_MASK 0x40000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_otp_option_spare_jtag_otp_5_SHIFT 30

/* SUN_TOP_CTRL :: OTP_OPTION_TEST :: otp_option_spare_jtag_otp_4 [29:29] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_otp_option_spare_jtag_otp_4_MASK 0x20000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_otp_option_spare_jtag_otp_4_SHIFT 29

/* SUN_TOP_CTRL :: OTP_OPTION_TEST :: otp_option_spare_jtag_otp_3 [28:28] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_otp_option_spare_jtag_otp_3_MASK 0x10000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_otp_option_spare_jtag_otp_3_SHIFT 28

/* SUN_TOP_CTRL :: OTP_OPTION_TEST :: otp_option_spare_jtag_otp_2 [27:27] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_otp_option_spare_jtag_otp_2_MASK 0x08000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_otp_option_spare_jtag_otp_2_SHIFT 27

/* SUN_TOP_CTRL :: OTP_OPTION_TEST :: otp_option_spare_jtag_otp_1 [26:26] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_otp_option_spare_jtag_otp_1_MASK 0x04000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_otp_option_spare_jtag_otp_1_SHIFT 26

/* SUN_TOP_CTRL :: OTP_OPTION_TEST :: otp_option_spare_jtag_otp_0 [25:25] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_otp_option_spare_jtag_otp_0_MASK 0x02000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_otp_option_spare_jtag_otp_0_SHIFT 25

/* SUN_TOP_CTRL :: OTP_OPTION_TEST :: otp_option_bsp_spare_3 [24:24] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_otp_option_bsp_spare_3_MASK 0x01000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_otp_option_bsp_spare_3_SHIFT 24

/* SUN_TOP_CTRL :: OTP_OPTION_TEST :: otp_option_bsp_spare_2 [23:23] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_otp_option_bsp_spare_2_MASK 0x00800000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_otp_option_bsp_spare_2_SHIFT 23

/* SUN_TOP_CTRL :: OTP_OPTION_TEST :: otp_option_bsp_spare_1 [22:22] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_otp_option_bsp_spare_1_MASK 0x00400000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_otp_option_bsp_spare_1_SHIFT 22

/* SUN_TOP_CTRL :: OTP_OPTION_TEST :: otp_option_bsp_spare_0 [21:21] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_otp_option_bsp_spare_0_MASK 0x00200000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_otp_option_bsp_spare_0_SHIFT 21

/* SUN_TOP_CTRL :: OTP_OPTION_TEST :: otp_option_one_nand_mode [20:20] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_otp_option_one_nand_mode_MASK 0x00100000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_otp_option_one_nand_mode_SHIFT 20

/* SUN_TOP_CTRL :: OTP_OPTION_TEST :: otp_option_mcard_in_disable [19:19] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_otp_option_mcard_in_disable_MASK 0x00080000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_otp_option_mcard_in_disable_SHIFT 19

/* SUN_TOP_CTRL :: OTP_OPTION_TEST :: otp_option_en_testport [18:18] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_otp_option_en_testport_MASK 0x00040000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_otp_option_en_testport_SHIFT 18

/* SUN_TOP_CTRL :: OTP_OPTION_TEST :: otp_option_en_cr [17:16] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_otp_option_en_cr_MASK    0x00030000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_otp_option_en_cr_SHIFT   16

/* SUN_TOP_CTRL :: OTP_OPTION_TEST :: otp_option_aegis_wait_en [15:15] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_otp_option_aegis_wait_en_MASK 0x00008000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_otp_option_aegis_wait_en_SHIFT 15

/* SUN_TOP_CTRL :: OTP_OPTION_TEST :: otp_option_patch_disable [14:14] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_otp_option_patch_disable_MASK 0x00004000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_otp_option_patch_disable_SHIFT 14

/* SUN_TOP_CTRL :: OTP_OPTION_TEST :: otp_option_debug_disable [13:13] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_otp_option_debug_disable_MASK 0x00002000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_otp_option_debug_disable_SHIFT 13

/* SUN_TOP_CTRL :: OTP_OPTION_TEST :: otp_option_force_dram_scramble [12:12] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_otp_option_force_dram_scramble_MASK 0x00001000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_otp_option_force_dram_scramble_SHIFT 12

/* SUN_TOP_CTRL :: OTP_OPTION_TEST :: otp_option_mpod_disable [11:11] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_otp_option_mpod_disable_MASK 0x00000800
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_otp_option_mpod_disable_SHIFT 11

/* SUN_TOP_CTRL :: OTP_OPTION_TEST :: otp_option_xport_ctrl_en [10:10] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_otp_option_xport_ctrl_en_MASK 0x00000400
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_otp_option_xport_ctrl_en_SHIFT 10

/* SUN_TOP_CTRL :: OTP_OPTION_TEST :: otp_option_aes_ctr_mode_en [09:09] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_otp_option_aes_ctr_mode_en_MASK 0x00000200
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_otp_option_aes_ctr_mode_en_SHIFT 9

/* SUN_TOP_CTRL :: OTP_OPTION_TEST :: otp_option_1080p_disp_disable [08:08] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_otp_option_1080p_disp_disable_MASK 0x00000100
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_otp_option_1080p_disp_disable_SHIFT 8

/* SUN_TOP_CTRL :: OTP_OPTION_TEST :: otp_option_pip_disable [07:07] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_otp_option_pip_disable_MASK 0x00000080
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_otp_option_pip_disable_SHIFT 7

/* SUN_TOP_CTRL :: OTP_OPTION_TEST :: otp_option_vdec_ifd_disable [06:06] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_otp_option_vdec_ifd_disable_MASK 0x00000040
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_otp_option_vdec_ifd_disable_SHIFT 6

/* SUN_TOP_CTRL :: OTP_OPTION_TEST :: otp_option_macrovision_en [05:05] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_otp_option_macrovision_en_MASK 0x00000020
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_otp_option_macrovision_en_SHIFT 5

/* SUN_TOP_CTRL :: OTP_OPTION_TEST :: otp_option_hdcp_disable [04:04] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_otp_option_hdcp_disable_MASK 0x00000010
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_otp_option_hdcp_disable_SHIFT 4

/* SUN_TOP_CTRL :: OTP_OPTION_TEST :: otp_option_product_id [03:00] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_otp_option_product_id_MASK 0x0000000f
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_otp_option_product_id_SHIFT 0

/***************************************************************************
 *OTP_OPTION_STATUS - OTP option status register
 ***************************************************************************/
/* SUN_TOP_CTRL :: OTP_OPTION_STATUS :: otp_boot_rom_enable [31:31] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_otp_boot_rom_enable_MASK 0x80000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_otp_boot_rom_enable_SHIFT 31

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS :: otp_option_spare_jtag_otp_5 [30:30] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_otp_option_spare_jtag_otp_5_MASK 0x40000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_otp_option_spare_jtag_otp_5_SHIFT 30

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS :: otp_option_spare_jtag_otp_4 [29:29] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_otp_option_spare_jtag_otp_4_MASK 0x20000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_otp_option_spare_jtag_otp_4_SHIFT 29

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS :: otp_option_spare_jtag_otp_3 [28:28] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_otp_option_spare_jtag_otp_3_MASK 0x10000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_otp_option_spare_jtag_otp_3_SHIFT 28

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS :: otp_option_spare_jtag_otp_2 [27:27] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_otp_option_spare_jtag_otp_2_MASK 0x08000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_otp_option_spare_jtag_otp_2_SHIFT 27

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS :: otp_option_spare_jtag_otp_1 [26:26] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_otp_option_spare_jtag_otp_1_MASK 0x04000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_otp_option_spare_jtag_otp_1_SHIFT 26

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS :: otp_option_spare_jtag_otp_0 [25:25] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_otp_option_spare_jtag_otp_0_MASK 0x02000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_otp_option_spare_jtag_otp_0_SHIFT 25

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS :: otp_option_bsp_spare_3 [24:24] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_otp_option_bsp_spare_3_MASK 0x01000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_otp_option_bsp_spare_3_SHIFT 24

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS :: otp_option_bsp_spare_2 [23:23] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_otp_option_bsp_spare_2_MASK 0x00800000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_otp_option_bsp_spare_2_SHIFT 23

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS :: otp_option_bsp_spare_1 [22:22] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_otp_option_bsp_spare_1_MASK 0x00400000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_otp_option_bsp_spare_1_SHIFT 22

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS :: otp_option_bsp_spare_0 [21:21] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_otp_option_bsp_spare_0_MASK 0x00200000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_otp_option_bsp_spare_0_SHIFT 21

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS :: otp_option_one_nand_mode [20:20] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_otp_option_one_nand_mode_MASK 0x00100000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_otp_option_one_nand_mode_SHIFT 20

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS :: otp_option_mcard_in_disable [19:19] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_otp_option_mcard_in_disable_MASK 0x00080000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_otp_option_mcard_in_disable_SHIFT 19

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS :: otp_option_en_testport [18:18] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_otp_option_en_testport_MASK 0x00040000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_otp_option_en_testport_SHIFT 18

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS :: otp_option_en_cr [17:16] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_otp_option_en_cr_MASK  0x00030000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_otp_option_en_cr_SHIFT 16

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS :: otp_option_aegis_wait_en [15:15] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_otp_option_aegis_wait_en_MASK 0x00008000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_otp_option_aegis_wait_en_SHIFT 15

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS :: otp_option_patch_disable [14:14] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_otp_option_patch_disable_MASK 0x00004000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_otp_option_patch_disable_SHIFT 14

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS :: otp_option_debug_disable [13:13] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_otp_option_debug_disable_MASK 0x00002000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_otp_option_debug_disable_SHIFT 13

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS :: otp_option_force_dram_scramble [12:12] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_otp_option_force_dram_scramble_MASK 0x00001000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_otp_option_force_dram_scramble_SHIFT 12

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS :: otp_option_mpod_disable [11:11] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_otp_option_mpod_disable_MASK 0x00000800
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_otp_option_mpod_disable_SHIFT 11

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS :: otp_option_xport_ctrl_en [10:10] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_otp_option_xport_ctrl_en_MASK 0x00000400
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_otp_option_xport_ctrl_en_SHIFT 10

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS :: otp_option_aes_ctr_mode_en [09:09] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_otp_option_aes_ctr_mode_en_MASK 0x00000200
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_otp_option_aes_ctr_mode_en_SHIFT 9

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS :: otp_option_1080p_disp_disable [08:08] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_otp_option_1080p_disp_disable_MASK 0x00000100
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_otp_option_1080p_disp_disable_SHIFT 8

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS :: otp_option_pip_disable [07:07] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_otp_option_pip_disable_MASK 0x00000080
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_otp_option_pip_disable_SHIFT 7

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS :: otp_option_vdec_ifd_disable [06:06] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_otp_option_vdec_ifd_disable_MASK 0x00000040
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_otp_option_vdec_ifd_disable_SHIFT 6

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS :: otp_option_macrovision_en [05:05] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_otp_option_macrovision_en_MASK 0x00000020
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_otp_option_macrovision_en_SHIFT 5

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS :: otp_option_hdcp_disable [04:04] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_otp_option_hdcp_disable_MASK 0x00000010
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_otp_option_hdcp_disable_SHIFT 4

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS :: otp_option_product_id [03:00] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_otp_option_product_id_MASK 0x0000000f
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_otp_option_product_id_SHIFT 0

/***************************************************************************
 *SEMAPHORE_0 - Semaphore channel 0
 ***************************************************************************/
/* SUN_TOP_CTRL :: SEMAPHORE_0 :: reserved0 [31:08] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_0_reserved0_MASK               0xffffff00
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_0_reserved0_SHIFT              8

/* SUN_TOP_CTRL :: SEMAPHORE_0 :: semaphore_ctrl [07:00] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_0_semaphore_ctrl_MASK          0x000000ff
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_0_semaphore_ctrl_SHIFT         0

/***************************************************************************
 *SEMAPHORE_1 - Semaphore channel 1
 ***************************************************************************/
/* SUN_TOP_CTRL :: SEMAPHORE_1 :: reserved0 [31:08] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_1_reserved0_MASK               0xffffff00
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_1_reserved0_SHIFT              8

/* SUN_TOP_CTRL :: SEMAPHORE_1 :: semaphore_ctrl [07:00] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_1_semaphore_ctrl_MASK          0x000000ff
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_1_semaphore_ctrl_SHIFT         0

/***************************************************************************
 *SEMAPHORE_2 - Semaphore channel 2
 ***************************************************************************/
/* SUN_TOP_CTRL :: SEMAPHORE_2 :: reserved0 [31:08] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_2_reserved0_MASK               0xffffff00
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_2_reserved0_SHIFT              8

/* SUN_TOP_CTRL :: SEMAPHORE_2 :: semaphore_ctrl [07:00] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_2_semaphore_ctrl_MASK          0x000000ff
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_2_semaphore_ctrl_SHIFT         0

/***************************************************************************
 *SEMAPHORE_3 - Semaphore channel 3
 ***************************************************************************/
/* SUN_TOP_CTRL :: SEMAPHORE_3 :: reserved0 [31:08] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_3_reserved0_MASK               0xffffff00
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_3_reserved0_SHIFT              8

/* SUN_TOP_CTRL :: SEMAPHORE_3 :: semaphore_ctrl [07:00] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_3_semaphore_ctrl_MASK          0x000000ff
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_3_semaphore_ctrl_SHIFT         0

/***************************************************************************
 *SEMAPHORE_4 - Semaphore channel 4
 ***************************************************************************/
/* SUN_TOP_CTRL :: SEMAPHORE_4 :: reserved0 [31:08] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_4_reserved0_MASK               0xffffff00
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_4_reserved0_SHIFT              8

/* SUN_TOP_CTRL :: SEMAPHORE_4 :: semaphore_ctrl [07:00] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_4_semaphore_ctrl_MASK          0x000000ff
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_4_semaphore_ctrl_SHIFT         0

/***************************************************************************
 *SEMAPHORE_5 - Semaphore channel 5
 ***************************************************************************/
/* SUN_TOP_CTRL :: SEMAPHORE_5 :: reserved0 [31:08] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_5_reserved0_MASK               0xffffff00
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_5_reserved0_SHIFT              8

/* SUN_TOP_CTRL :: SEMAPHORE_5 :: semaphore_ctrl [07:00] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_5_semaphore_ctrl_MASK          0x000000ff
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_5_semaphore_ctrl_SHIFT         0

/***************************************************************************
 *SEMAPHORE_6 - Semaphore channel 6
 ***************************************************************************/
/* SUN_TOP_CTRL :: SEMAPHORE_6 :: reserved0 [31:08] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_6_reserved0_MASK               0xffffff00
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_6_reserved0_SHIFT              8

/* SUN_TOP_CTRL :: SEMAPHORE_6 :: semaphore_ctrl [07:00] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_6_semaphore_ctrl_MASK          0x000000ff
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_6_semaphore_ctrl_SHIFT         0

/***************************************************************************
 *SEMAPHORE_7 - Semaphore channel 7
 ***************************************************************************/
/* SUN_TOP_CTRL :: SEMAPHORE_7 :: reserved0 [31:08] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_7_reserved0_MASK               0xffffff00
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_7_reserved0_SHIFT              8

/* SUN_TOP_CTRL :: SEMAPHORE_7 :: semaphore_ctrl [07:00] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_7_semaphore_ctrl_MASK          0x000000ff
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_7_semaphore_ctrl_SHIFT         0

/***************************************************************************
 *SEMAPHORE_8 - Semaphore channel 8
 ***************************************************************************/
/* SUN_TOP_CTRL :: SEMAPHORE_8 :: reserved0 [31:08] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_8_reserved0_MASK               0xffffff00
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_8_reserved0_SHIFT              8

/* SUN_TOP_CTRL :: SEMAPHORE_8 :: semaphore_ctrl [07:00] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_8_semaphore_ctrl_MASK          0x000000ff
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_8_semaphore_ctrl_SHIFT         0

/***************************************************************************
 *SEMAPHORE_9 - Semaphore channel 9
 ***************************************************************************/
/* SUN_TOP_CTRL :: SEMAPHORE_9 :: reserved0 [31:08] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_9_reserved0_MASK               0xffffff00
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_9_reserved0_SHIFT              8

/* SUN_TOP_CTRL :: SEMAPHORE_9 :: semaphore_ctrl [07:00] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_9_semaphore_ctrl_MASK          0x000000ff
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_9_semaphore_ctrl_SHIFT         0

/***************************************************************************
 *SEMAPHORE_10 - Semaphore channel 10
 ***************************************************************************/
/* SUN_TOP_CTRL :: SEMAPHORE_10 :: reserved0 [31:08] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_10_reserved0_MASK              0xffffff00
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_10_reserved0_SHIFT             8

/* SUN_TOP_CTRL :: SEMAPHORE_10 :: semaphore_ctrl [07:00] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_10_semaphore_ctrl_MASK         0x000000ff
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_10_semaphore_ctrl_SHIFT        0

/***************************************************************************
 *SEMAPHORE_11 - Semaphore channel 11
 ***************************************************************************/
/* SUN_TOP_CTRL :: SEMAPHORE_11 :: reserved0 [31:08] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_11_reserved0_MASK              0xffffff00
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_11_reserved0_SHIFT             8

/* SUN_TOP_CTRL :: SEMAPHORE_11 :: semaphore_ctrl [07:00] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_11_semaphore_ctrl_MASK         0x000000ff
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_11_semaphore_ctrl_SHIFT        0

/***************************************************************************
 *SEMAPHORE_12 - Semaphore channel 12
 ***************************************************************************/
/* SUN_TOP_CTRL :: SEMAPHORE_12 :: reserved0 [31:08] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_12_reserved0_MASK              0xffffff00
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_12_reserved0_SHIFT             8

/* SUN_TOP_CTRL :: SEMAPHORE_12 :: semaphore_ctrl [07:00] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_12_semaphore_ctrl_MASK         0x000000ff
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_12_semaphore_ctrl_SHIFT        0

/***************************************************************************
 *SEMAPHORE_13 - Semaphore channel 13
 ***************************************************************************/
/* SUN_TOP_CTRL :: SEMAPHORE_13 :: reserved0 [31:08] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_13_reserved0_MASK              0xffffff00
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_13_reserved0_SHIFT             8

/* SUN_TOP_CTRL :: SEMAPHORE_13 :: semaphore_ctrl [07:00] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_13_semaphore_ctrl_MASK         0x000000ff
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_13_semaphore_ctrl_SHIFT        0

/***************************************************************************
 *SEMAPHORE_14 - Semaphore channel 14
 ***************************************************************************/
/* SUN_TOP_CTRL :: SEMAPHORE_14 :: reserved0 [31:08] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_14_reserved0_MASK              0xffffff00
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_14_reserved0_SHIFT             8

/* SUN_TOP_CTRL :: SEMAPHORE_14 :: semaphore_ctrl [07:00] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_14_semaphore_ctrl_MASK         0x000000ff
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_14_semaphore_ctrl_SHIFT        0

/***************************************************************************
 *SEMAPHORE_15 - Semaphore channel 15
 ***************************************************************************/
/* SUN_TOP_CTRL :: SEMAPHORE_15 :: reserved0 [31:08] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_15_reserved0_MASK              0xffffff00
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_15_reserved0_SHIFT             8

/* SUN_TOP_CTRL :: SEMAPHORE_15 :: semaphore_ctrl [07:00] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_15_semaphore_ctrl_MASK         0x000000ff
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_15_semaphore_ctrl_SHIFT        0

/***************************************************************************
 *GEN_WATCHDOG_0 - General watchdog timer 0
 ***************************************************************************/
/* SUN_TOP_CTRL :: GEN_WATCHDOG_0 :: watchdog_timeout_value [31:00] */
#define BCHP_SUN_TOP_CTRL_GEN_WATCHDOG_0_watchdog_timeout_value_MASK 0xffffffff
#define BCHP_SUN_TOP_CTRL_GEN_WATCHDOG_0_watchdog_timeout_value_SHIFT 0

/***************************************************************************
 *GEN_WATCHDOG_1 - General watchdog timer 1
 ***************************************************************************/
/* SUN_TOP_CTRL :: GEN_WATCHDOG_1 :: watchdog_timeout_value [31:00] */
#define BCHP_SUN_TOP_CTRL_GEN_WATCHDOG_1_watchdog_timeout_value_MASK 0xffffffff
#define BCHP_SUN_TOP_CTRL_GEN_WATCHDOG_1_watchdog_timeout_value_SHIFT 0

/***************************************************************************
 *GENERAL_CTRL_0 - General control register 0
 ***************************************************************************/
/* SUN_TOP_CTRL :: GENERAL_CTRL_0 :: jtag_otp_reserved [31:25] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_jtag_otp_reserved_MASK    0xfe000000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_jtag_otp_reserved_SHIFT   25

/* SUN_TOP_CTRL :: GENERAL_CTRL_0 :: jtag_otp_ctrl_burst_stat_sel [24:24] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_jtag_otp_ctrl_burst_stat_sel_MASK 0x01000000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_jtag_otp_ctrl_burst_stat_sel_SHIFT 24

/* SUN_TOP_CTRL :: GENERAL_CTRL_0 :: jtag_otp_ctrl_access_mode [23:22] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_jtag_otp_ctrl_access_mode_MASK 0x00c00000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_jtag_otp_ctrl_access_mode_SHIFT 22

/* SUN_TOP_CTRL :: GENERAL_CTRL_0 :: jtag_otp_ctrl_otp_prog_en [21:21] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_jtag_otp_ctrl_otp_prog_en_MASK 0x00200000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_jtag_otp_ctrl_otp_prog_en_SHIFT 21

/* SUN_TOP_CTRL :: GENERAL_CTRL_0 :: jtag_otp_ctrl_otp_debug_mode [20:20] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_jtag_otp_ctrl_otp_debug_mode_MASK 0x00100000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_jtag_otp_ctrl_otp_debug_mode_SHIFT 20

/* SUN_TOP_CTRL :: GENERAL_CTRL_0 :: jtag_otp_ctrl_wrp_continue_on_fail [19:19] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_jtag_otp_ctrl_wrp_continue_on_fail_MASK 0x00080000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_jtag_otp_ctrl_wrp_continue_on_fail_SHIFT 19

/* SUN_TOP_CTRL :: GENERAL_CTRL_0 :: jtag_otp_ctrl_wrp_time_margin [18:16] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_jtag_otp_ctrl_wrp_time_margin_MASK 0x00070000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_jtag_otp_ctrl_wrp_time_margin_SHIFT 16

/* SUN_TOP_CTRL :: GENERAL_CTRL_0 :: jtag_otp_ctrl_wrp_sadbyp [15:15] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_jtag_otp_ctrl_wrp_sadbyp_MASK 0x00008000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_jtag_otp_ctrl_wrp_sadbyp_SHIFT 15

/* SUN_TOP_CTRL :: GENERAL_CTRL_0 :: jtag_otp_ctrl_unused [14:14] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_jtag_otp_ctrl_unused_MASK 0x00004000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_jtag_otp_ctrl_unused_SHIFT 14

/* SUN_TOP_CTRL :: GENERAL_CTRL_0 :: jtag_otp_ctrl_wrp_pbyp [13:13] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_jtag_otp_ctrl_wrp_pbyp_MASK 0x00002000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_jtag_otp_ctrl_wrp_pbyp_SHIFT 13

/* SUN_TOP_CTRL :: GENERAL_CTRL_0 :: jtag_otp_ctrl_wrp_pcount [12:10] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_jtag_otp_ctrl_wrp_pcount_MASK 0x00001c00
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_jtag_otp_ctrl_wrp_pcount_SHIFT 10

/* SUN_TOP_CTRL :: GENERAL_CTRL_0 :: jtag_otp_ctrl_wrp_vsel [09:06] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_jtag_otp_ctrl_wrp_vsel_MASK 0x000003c0
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_jtag_otp_ctrl_wrp_vsel_SHIFT 6

/* SUN_TOP_CTRL :: GENERAL_CTRL_0 :: jtag_otp_ctrl_wrp_prog_sel [05:05] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_jtag_otp_ctrl_wrp_prog_sel_MASK 0x00000020
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_jtag_otp_ctrl_wrp_prog_sel_SHIFT 5

/* SUN_TOP_CTRL :: GENERAL_CTRL_0 :: jtag_otp_ctrl_command [04:01] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_jtag_otp_ctrl_command_MASK 0x0000001e
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_jtag_otp_ctrl_command_SHIFT 1

/* SUN_TOP_CTRL :: GENERAL_CTRL_0 :: jtag_otp_ctrl_start [00:00] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_jtag_otp_ctrl_start_MASK  0x00000001
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_jtag_otp_ctrl_start_SHIFT 0

/***************************************************************************
 *GENERAL_CTRL_1 - General control register 1
 ***************************************************************************/
/* SUN_TOP_CTRL :: GENERAL_CTRL_1 :: jtag_otp_cpu_addr [31:16] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_jtag_otp_cpu_addr_MASK    0xffff0000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_jtag_otp_cpu_addr_SHIFT   16

/* SUN_TOP_CTRL :: GENERAL_CTRL_1 :: general_ctrl1_15 [15:15] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_general_ctrl1_15_MASK     0x00008000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_general_ctrl1_15_SHIFT    15

/* SUN_TOP_CTRL :: GENERAL_CTRL_1 :: general_ctrl1_14 [14:14] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_general_ctrl1_14_MASK     0x00004000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_general_ctrl1_14_SHIFT    14

/* SUN_TOP_CTRL :: GENERAL_CTRL_1 :: general_ctrl1_13 [13:13] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_general_ctrl1_13_MASK     0x00002000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_general_ctrl1_13_SHIFT    13

/* SUN_TOP_CTRL :: GENERAL_CTRL_1 :: general_ctrl1_12 [12:12] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_general_ctrl1_12_MASK     0x00001000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_general_ctrl1_12_SHIFT    12

/* SUN_TOP_CTRL :: GENERAL_CTRL_1 :: general_ctrl1_11 [11:11] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_general_ctrl1_11_MASK     0x00000800
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_general_ctrl1_11_SHIFT    11

/* SUN_TOP_CTRL :: GENERAL_CTRL_1 :: general_ctrl1_10 [10:10] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_general_ctrl1_10_MASK     0x00000400
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_general_ctrl1_10_SHIFT    10

/* SUN_TOP_CTRL :: GENERAL_CTRL_1 :: general_ctrl1_09 [09:09] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_general_ctrl1_09_MASK     0x00000200
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_general_ctrl1_09_SHIFT    9

/* SUN_TOP_CTRL :: GENERAL_CTRL_1 :: general_ctrl1_08 [08:08] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_general_ctrl1_08_MASK     0x00000100
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_general_ctrl1_08_SHIFT    8

/* SUN_TOP_CTRL :: GENERAL_CTRL_1 :: general_ctrl1_07 [07:07] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_general_ctrl1_07_MASK     0x00000080
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_general_ctrl1_07_SHIFT    7

/* SUN_TOP_CTRL :: GENERAL_CTRL_1 :: general_ctrl1_06 [06:06] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_general_ctrl1_06_MASK     0x00000040
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_general_ctrl1_06_SHIFT    6

/* SUN_TOP_CTRL :: GENERAL_CTRL_1 :: general_ctrl1_05 [05:05] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_general_ctrl1_05_MASK     0x00000020
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_general_ctrl1_05_SHIFT    5

/* SUN_TOP_CTRL :: GENERAL_CTRL_1 :: general_ctrl1_04 [04:04] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_general_ctrl1_04_MASK     0x00000010
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_general_ctrl1_04_SHIFT    4

/* SUN_TOP_CTRL :: GENERAL_CTRL_1 :: general_ctrl1_03 [03:03] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_general_ctrl1_03_MASK     0x00000008
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_general_ctrl1_03_SHIFT    3

/* SUN_TOP_CTRL :: GENERAL_CTRL_1 :: general_ctrl1_02 [02:02] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_general_ctrl1_02_MASK     0x00000004
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_general_ctrl1_02_SHIFT    2

/* SUN_TOP_CTRL :: GENERAL_CTRL_1 :: general_ctrl1_01 [01:01] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_general_ctrl1_01_MASK     0x00000002
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_general_ctrl1_01_SHIFT    1

/* SUN_TOP_CTRL :: GENERAL_CTRL_1 :: jtag_otp_cpu_mode [00:00] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_jtag_otp_cpu_mode_MASK    0x00000001
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_jtag_otp_cpu_mode_SHIFT   0

/***************************************************************************
 *GENERAL_CTRL_2 - General control register 2
 ***************************************************************************/
/* SUN_TOP_CTRL :: GENERAL_CTRL_2 :: jtag_otp_data [31:00] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_2_jtag_otp_data_MASK        0xffffffff
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_2_jtag_otp_data_SHIFT       0

/***************************************************************************
 *GENERAL_CTRL_3 - General control register 3
 ***************************************************************************/
/* SUN_TOP_CTRL :: GENERAL_CTRL_3 :: reserved0 [31:01] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_3_reserved0_MASK            0xfffffffe
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_3_reserved0_SHIFT           1

/* SUN_TOP_CTRL :: GENERAL_CTRL_3 :: general_ctrl3_00 [00:00] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_3_general_ctrl3_00_MASK     0x00000001
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_3_general_ctrl3_00_SHIFT    0

/***************************************************************************
 *GENERAL_CTRL_4 - General control register 4
 ***************************************************************************/
/* SUN_TOP_CTRL :: GENERAL_CTRL_4 :: reserved0 [31:01] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_4_reserved0_MASK            0xfffffffe
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_4_reserved0_SHIFT           1

/* SUN_TOP_CTRL :: GENERAL_CTRL_4 :: general_ctrl4_00 [00:00] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_4_general_ctrl4_00_MASK     0x00000001
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_4_general_ctrl4_00_SHIFT    0

/***************************************************************************
 *GENERAL_CTRL_5 - General control register 5
 ***************************************************************************/
/* SUN_TOP_CTRL :: GENERAL_CTRL_5 :: reserved0 [31:01] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_5_reserved0_MASK            0xfffffffe
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_5_reserved0_SHIFT           1

/* SUN_TOP_CTRL :: GENERAL_CTRL_5 :: general_ctrl5_00 [00:00] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_5_general_ctrl5_00_MASK     0x00000001
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_5_general_ctrl5_00_SHIFT    0

/***************************************************************************
 *GENERAL_STATUS_0 - General status register 0
 ***************************************************************************/
/* SUN_TOP_CTRL :: GENERAL_STATUS_0 :: jtag_otp_data_out [31:00] */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_0_jtag_otp_data_out_MASK  0xffffffff
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_0_jtag_otp_data_out_SHIFT 0

/***************************************************************************
 *GENERAL_STATUS_1 - General status register 1
 ***************************************************************************/
/* SUN_TOP_CTRL :: GENERAL_STATUS_1 :: reserved0 [31:08] */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_1_reserved0_MASK          0xffffff00
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_1_reserved0_SHIFT         8

/* SUN_TOP_CTRL :: GENERAL_STATUS_1 :: jtag_otp_status [07:00] */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_1_jtag_otp_status_MASK    0x000000ff
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_1_jtag_otp_status_SHIFT   0

/***************************************************************************
 *GENERAL_STATUS_2 - General status register 2
 ***************************************************************************/
/* SUN_TOP_CTRL :: GENERAL_STATUS_2 :: reserved0 [31:16] */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_2_reserved0_MASK          0xffff0000
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_2_reserved0_SHIFT         16

/* SUN_TOP_CTRL :: GENERAL_STATUS_2 :: general_status2_15 [15:15] */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_2_general_status2_15_MASK 0x00008000
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_2_general_status2_15_SHIFT 15

/* SUN_TOP_CTRL :: GENERAL_STATUS_2 :: general_status2_14 [14:14] */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_2_general_status2_14_MASK 0x00004000
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_2_general_status2_14_SHIFT 14

/* SUN_TOP_CTRL :: GENERAL_STATUS_2 :: general_status2_13 [13:13] */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_2_general_status2_13_MASK 0x00002000
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_2_general_status2_13_SHIFT 13

/* SUN_TOP_CTRL :: GENERAL_STATUS_2 :: general_status2_12 [12:12] */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_2_general_status2_12_MASK 0x00001000
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_2_general_status2_12_SHIFT 12

/* SUN_TOP_CTRL :: GENERAL_STATUS_2 :: general_status2_11 [11:11] */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_2_general_status2_11_MASK 0x00000800
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_2_general_status2_11_SHIFT 11

/* SUN_TOP_CTRL :: GENERAL_STATUS_2 :: general_status2_10 [10:10] */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_2_general_status2_10_MASK 0x00000400
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_2_general_status2_10_SHIFT 10

/* SUN_TOP_CTRL :: GENERAL_STATUS_2 :: general_status2_09 [09:09] */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_2_general_status2_09_MASK 0x00000200
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_2_general_status2_09_SHIFT 9

/* SUN_TOP_CTRL :: GENERAL_STATUS_2 :: general_status2_08 [08:08] */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_2_general_status2_08_MASK 0x00000100
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_2_general_status2_08_SHIFT 8

/* SUN_TOP_CTRL :: GENERAL_STATUS_2 :: general_status2_07 [07:07] */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_2_general_status2_07_MASK 0x00000080
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_2_general_status2_07_SHIFT 7

/* SUN_TOP_CTRL :: GENERAL_STATUS_2 :: general_status2_06 [06:06] */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_2_general_status2_06_MASK 0x00000040
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_2_general_status2_06_SHIFT 6

/* SUN_TOP_CTRL :: GENERAL_STATUS_2 :: general_status2_05 [05:05] */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_2_general_status2_05_MASK 0x00000020
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_2_general_status2_05_SHIFT 5

/* SUN_TOP_CTRL :: GENERAL_STATUS_2 :: general_status2_04 [04:04] */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_2_general_status2_04_MASK 0x00000010
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_2_general_status2_04_SHIFT 4

/* SUN_TOP_CTRL :: GENERAL_STATUS_2 :: general_status2_03 [03:03] */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_2_general_status2_03_MASK 0x00000008
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_2_general_status2_03_SHIFT 3

/* SUN_TOP_CTRL :: GENERAL_STATUS_2 :: general_status2_02 [02:02] */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_2_general_status2_02_MASK 0x00000004
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_2_general_status2_02_SHIFT 2

/* SUN_TOP_CTRL :: GENERAL_STATUS_2 :: general_status2_01 [01:01] */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_2_general_status2_01_MASK 0x00000002
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_2_general_status2_01_SHIFT 1

/* SUN_TOP_CTRL :: GENERAL_STATUS_2 :: general_status2_00 [00:00] */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_2_general_status2_00_MASK 0x00000001
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_2_general_status2_00_SHIFT 0

/***************************************************************************
 *UNCLEARED_SCRATCH - Scratch register
 ***************************************************************************/
/* SUN_TOP_CTRL :: UNCLEARED_SCRATCH :: uncleared_scratch [31:00] */
#define BCHP_SUN_TOP_CTRL_UNCLEARED_SCRATCH_uncleared_scratch_MASK 0xffffffff
#define BCHP_SUN_TOP_CTRL_UNCLEARED_SCRATCH_uncleared_scratch_SHIFT 0

/***************************************************************************
 *PIN_MUX_CTRL_0 - Pin mux control register 0
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_CTRL_0 :: pod2chip_mdi4 [31:30] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_pod2chip_mdi4_MASK        0xc0000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_pod2chip_mdi4_SHIFT       30

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_0 :: pod2chip_mdi3 [29:28] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_pod2chip_mdi3_MASK        0x30000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_pod2chip_mdi3_SHIFT       28

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_0 :: pod2chip_mdi2 [27:26] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_pod2chip_mdi2_MASK        0x0c000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_pod2chip_mdi2_SHIFT       26

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_0 :: pod2chip_mdi1 [25:24] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_pod2chip_mdi1_MASK        0x03000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_pod2chip_mdi1_SHIFT       24

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_0 :: pod2chip_mdi0 [23:22] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_pod2chip_mdi0_MASK        0x00c00000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_pod2chip_mdi0_SHIFT       22

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_0 :: pod2chip_mclki [21:20] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_pod2chip_mclki_MASK       0x00300000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_pod2chip_mclki_SHIFT      20

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_0 :: rmx0_sync [19:17] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_rmx0_sync_MASK            0x000e0000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_rmx0_sync_SHIFT           17

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_0 :: rmx0_data [16:14] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_rmx0_data_MASK            0x0001c000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_rmx0_data_SHIFT           14

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_0 :: rmx0_clk [13:12] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_rmx0_clk_MASK             0x00003000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_rmx0_clk_SHIFT            12

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_0 :: pkt0_sync [11:10] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_pkt0_sync_MASK            0x00000c00
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_pkt0_sync_SHIFT           10

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_0 :: pkt0_data [09:08] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_pkt0_data_MASK            0x00000300
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_pkt0_data_SHIFT           8

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_0 :: pkt0_clk [07:06] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_pkt0_clk_MASK             0x000000c0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_pkt0_clk_SHIFT            6

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_0 :: rgb_vsync [05:04] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_rgb_vsync_MASK            0x00000030
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_rgb_vsync_SHIFT           4

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_0 :: rgb_hsync [03:02] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_rgb_hsync_MASK            0x0000000c
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_rgb_hsync_SHIFT           2

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_0 :: sd_fb [01:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_sd_fb_MASK                0x00000003
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_sd_fb_SHIFT               0

/***************************************************************************
 *PIN_MUX_CTRL_1 - Pin mux control register 1
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_CTRL_1 :: chip2pod_moval [31:30] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_chip2pod_moval_MASK       0xc0000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_chip2pod_moval_SHIFT      30

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_1 :: chip2pod_mostrt [29:28] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_chip2pod_mostrt_MASK      0x30000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_chip2pod_mostrt_SHIFT     28

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_1 :: chip2pod_mdo7 [27:26] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_chip2pod_mdo7_MASK        0x0c000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_chip2pod_mdo7_SHIFT       26

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_1 :: chip2pod_mdo6 [25:24] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_chip2pod_mdo6_MASK        0x03000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_chip2pod_mdo6_SHIFT       24

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_1 :: chip2pod_mdo5 [23:22] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_chip2pod_mdo5_MASK        0x00c00000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_chip2pod_mdo5_SHIFT       22

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_1 :: chip2pod_mdo4 [21:20] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_chip2pod_mdo4_MASK        0x00300000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_chip2pod_mdo4_SHIFT       20

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_1 :: chip2pod_mdo3 [19:18] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_chip2pod_mdo3_MASK        0x000c0000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_chip2pod_mdo3_SHIFT       18

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_1 :: chip2pod_mdo2 [17:16] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_chip2pod_mdo2_MASK        0x00030000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_chip2pod_mdo2_SHIFT       16

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_1 :: chip2pod_mdo1 [15:14] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_chip2pod_mdo1_MASK        0x0000c000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_chip2pod_mdo1_SHIFT       14

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_1 :: chip2pod_mdo0 [13:12] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_chip2pod_mdo0_MASK        0x00003000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_chip2pod_mdo0_SHIFT       12

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_1 :: chip2pod_mclko [11:10] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_chip2pod_mclko_MASK       0x00000c00
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_chip2pod_mclko_SHIFT      10

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_1 :: pod2chip_mival [09:08] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_pod2chip_mival_MASK       0x00000300
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_pod2chip_mival_SHIFT      8

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_1 :: pod2chip_mistrt [07:06] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_pod2chip_mistrt_MASK      0x000000c0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_pod2chip_mistrt_SHIFT     6

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_1 :: pod2chip_mdi7 [05:04] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_pod2chip_mdi7_MASK        0x00000030
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_pod2chip_mdi7_SHIFT       4

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_1 :: pod2chip_mdi6 [03:02] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_pod2chip_mdi6_MASK        0x0000000c
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_pod2chip_mdi6_SHIFT       2

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_1 :: pod2chip_mdi5 [01:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_pod2chip_mdi5_MASK        0x00000003
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_pod2chip_mdi5_SHIFT       0

/***************************************************************************
 *PIN_MUX_CTRL_2 - Pin mux control register 2
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_CTRL_2 :: reserved0 [31:31] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_reserved0_MASK            0x80000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_reserved0_SHIFT           31

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_2 :: nand_rbb [30:29] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_nand_rbb_MASK             0x60000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_nand_rbb_SHIFT            29

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_2 :: ebi_addr12 [28:27] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_ebi_addr12_MASK           0x18000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_ebi_addr12_SHIFT          27

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_2 :: ebi_addr13 [26:25] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_ebi_addr13_MASK           0x06000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_ebi_addr13_SHIFT          25

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_2 :: ebi_addr0 [24:23] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_ebi_addr0_MASK            0x01800000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_ebi_addr0_SHIFT           23

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_2 :: ebi_addr1 [22:21] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_ebi_addr1_MASK            0x00600000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_ebi_addr1_SHIFT           21

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_2 :: ebi_addr2 [20:19] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_ebi_addr2_MASK            0x00180000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_ebi_addr2_SHIFT           19

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_2 :: hdmi_rx_1_ddc_sda [18:17] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_hdmi_rx_1_ddc_sda_MASK    0x00060000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_hdmi_rx_1_ddc_sda_SHIFT   17

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_2 :: hdmi_rx_1_ddc_scl [16:15] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_hdmi_rx_1_ddc_scl_MASK    0x00018000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_hdmi_rx_1_ddc_scl_SHIFT   15

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_2 :: hdmi_rx_0_ddc_sda [14:13] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_hdmi_rx_0_ddc_sda_MASK    0x00006000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_hdmi_rx_0_ddc_sda_SHIFT   13

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_2 :: hdmi_rx_0_ddc_scl [12:11] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_hdmi_rx_0_ddc_scl_MASK    0x00001800
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_hdmi_rx_0_ddc_scl_SHIFT   11

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_2 :: i2s_lr_out [10:09] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_i2s_lr_out_MASK           0x00000600
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_i2s_lr_out_SHIFT          9

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_2 :: i2s_lr_in [08:08] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_i2s_lr_in_MASK            0x00000100
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_i2s_lr_in_SHIFT           8

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_2 :: i2s_data_out [07:06] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_i2s_data_out_MASK         0x000000c0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_i2s_data_out_SHIFT        6

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_2 :: i2s_data_in [05:04] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_i2s_data_in_MASK          0x00000030
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_i2s_data_in_SHIFT         4

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_2 :: i2s_clk_out [03:02] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_i2s_clk_out_MASK          0x0000000c
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_i2s_clk_out_SHIFT         2

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_2 :: i2s_clk_in [01:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_i2s_clk_in_MASK           0x00000003
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_i2s_clk_in_SHIFT          0

/***************************************************************************
 *PIN_MUX_CTRL_3 - Pin mux control register 3
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_CTRL_3 :: reserved0 [31:31] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_reserved0_MASK            0x80000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_reserved0_SHIFT           31

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_3 :: gpio_08 [30:28] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_gpio_08_MASK              0x70000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_gpio_08_SHIFT             28

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_3 :: gpio_07 [27:25] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_gpio_07_MASK              0x0e000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_gpio_07_SHIFT             25

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_3 :: gpio_06 [24:22] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_gpio_06_MASK              0x01c00000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_gpio_06_SHIFT             22

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_3 :: gpio_05 [21:19] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_gpio_05_MASK              0x00380000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_gpio_05_SHIFT             19

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_3 :: gpio_04 [18:16] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_gpio_04_MASK              0x00070000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_gpio_04_SHIFT             16

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_3 :: gpio_03 [15:13] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_gpio_03_MASK              0x0000e000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_gpio_03_SHIFT             13

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_3 :: gpio_02 [12:10] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_gpio_02_MASK              0x00001c00
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_gpio_02_SHIFT             10

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_3 :: gpio_01 [09:07] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_gpio_01_MASK              0x00000380
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_gpio_01_SHIFT             7

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_3 :: gpio_00 [06:04] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_gpio_00_MASK              0x00000070
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_gpio_00_SHIFT             4

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_3 :: sf_mosi [03:02] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_sf_mosi_MASK              0x0000000c
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_sf_mosi_SHIFT             2

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_3 :: sf_miso [01:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_sf_miso_MASK              0x00000003
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_sf_miso_SHIFT             0

/***************************************************************************
 *PIN_MUX_CTRL_4 - Pin mux control register 4
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_CTRL_4 :: reserved0 [31:30] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_reserved0_MASK            0xc0000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_reserved0_SHIFT           30

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_4 :: gpio_18 [29:27] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_gpio_18_MASK              0x38000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_gpio_18_SHIFT             27

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_4 :: gpio_17 [26:24] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_gpio_17_MASK              0x07000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_gpio_17_SHIFT             24

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_4 :: gpio_16 [23:21] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_gpio_16_MASK              0x00e00000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_gpio_16_SHIFT             21

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_4 :: gpio_15 [20:18] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_gpio_15_MASK              0x001c0000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_gpio_15_SHIFT             18

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_4 :: gpio_14 [17:15] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_gpio_14_MASK              0x00038000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_gpio_14_SHIFT             15

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_4 :: gpio_13 [14:12] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_gpio_13_MASK              0x00007000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_gpio_13_SHIFT             12

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_4 :: gpio_12 [11:09] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_gpio_12_MASK              0x00000e00
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_gpio_12_SHIFT             9

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_4 :: gpio_11 [08:06] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_gpio_11_MASK              0x000001c0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_gpio_11_SHIFT             6

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_4 :: gpio_10 [05:03] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_gpio_10_MASK              0x00000038
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_gpio_10_SHIFT             3

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_4 :: gpio_09 [02:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_gpio_09_MASK              0x00000007
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_gpio_09_SHIFT             0

/***************************************************************************
 *PIN_MUX_CTRL_5 - Pin mux control register 5
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_CTRL_5 :: reserved0 [31:30] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_reserved0_MASK            0xc0000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_reserved0_SHIFT           30

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_5 :: gpio_28 [29:27] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_gpio_28_MASK              0x38000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_gpio_28_SHIFT             27

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_5 :: gpio_27 [26:24] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_gpio_27_MASK              0x07000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_gpio_27_SHIFT             24

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_5 :: gpio_26 [23:21] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_gpio_26_MASK              0x00e00000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_gpio_26_SHIFT             21

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_5 :: gpio_25 [20:18] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_gpio_25_MASK              0x001c0000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_gpio_25_SHIFT             18

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_5 :: gpio_24 [17:15] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_gpio_24_MASK              0x00038000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_gpio_24_SHIFT             15

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_5 :: gpio_23 [14:12] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_gpio_23_MASK              0x00007000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_gpio_23_SHIFT             12

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_5 :: gpio_22 [11:09] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_gpio_22_MASK              0x00000e00
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_gpio_22_SHIFT             9

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_5 :: gpio_21 [08:06] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_gpio_21_MASK              0x000001c0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_gpio_21_SHIFT             6

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_5 :: gpio_20 [05:03] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_gpio_20_MASK              0x00000038
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_gpio_20_SHIFT             3

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_5 :: gpio_19 [02:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_gpio_19_MASK              0x00000007
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_gpio_19_SHIFT             0

/***************************************************************************
 *PIN_MUX_CTRL_6 - Pin mux control register 6
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_CTRL_6 :: gpio_39 [31:29] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_gpio_39_MASK              0xe0000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_gpio_39_SHIFT             29

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_6 :: gpio_38 [28:26] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_gpio_38_MASK              0x1c000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_gpio_38_SHIFT             26

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_6 :: gpio_37 [25:23] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_gpio_37_MASK              0x03800000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_gpio_37_SHIFT             23

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_6 :: gpio_36 [22:21] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_gpio_36_MASK              0x00600000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_gpio_36_SHIFT             21

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_6 :: gpio_35 [20:18] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_gpio_35_MASK              0x001c0000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_gpio_35_SHIFT             18

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_6 :: gpio_34 [17:15] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_gpio_34_MASK              0x00038000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_gpio_34_SHIFT             15

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_6 :: gpio_33 [14:12] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_gpio_33_MASK              0x00007000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_gpio_33_SHIFT             12

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_6 :: gpio_32 [11:09] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_gpio_32_MASK              0x00000e00
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_gpio_32_SHIFT             9

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_6 :: gpio_31 [08:06] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_gpio_31_MASK              0x000001c0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_gpio_31_SHIFT             6

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_6 :: gpio_30 [05:03] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_gpio_30_MASK              0x00000038
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_gpio_30_SHIFT             3

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_6 :: gpio_29 [02:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_gpio_29_MASK              0x00000007
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_gpio_29_SHIFT             0

/***************************************************************************
 *PIN_MUX_CTRL_7 - Pin mux control register 7
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_CTRL_7 :: reserved0 [31:30] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_reserved0_MASK            0xc0000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_reserved0_SHIFT           30

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_7 :: gpio_49 [29:27] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_gpio_49_MASK              0x38000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_gpio_49_SHIFT             27

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_7 :: gpio_48 [26:24] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_gpio_48_MASK              0x07000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_gpio_48_SHIFT             24

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_7 :: gpio_47 [23:21] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_gpio_47_MASK              0x00e00000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_gpio_47_SHIFT             21

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_7 :: gpio_46 [20:18] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_gpio_46_MASK              0x001c0000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_gpio_46_SHIFT             18

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_7 :: gpio_45 [17:15] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_gpio_45_MASK              0x00038000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_gpio_45_SHIFT             15

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_7 :: gpio_44 [14:12] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_gpio_44_MASK              0x00007000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_gpio_44_SHIFT             12

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_7 :: gpio_43 [11:09] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_gpio_43_MASK              0x00000e00
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_gpio_43_SHIFT             9

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_7 :: gpio_42 [08:06] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_gpio_42_MASK              0x000001c0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_gpio_42_SHIFT             6

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_7 :: gpio_41 [05:03] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_gpio_41_MASK              0x00000038
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_gpio_41_SHIFT             3

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_7 :: gpio_40 [02:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_gpio_40_MASK              0x00000007
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_gpio_40_SHIFT             0

/***************************************************************************
 *PIN_MUX_CTRL_8 - Pin mux control register 8
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_CTRL_8 :: sgpio_04 [31:30] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_sgpio_04_MASK             0xc0000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_sgpio_04_SHIFT            30

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_8 :: sgpio_03 [29:28] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_sgpio_03_MASK             0x30000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_sgpio_03_SHIFT            28

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_8 :: sgpio_02 [27:26] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_sgpio_02_MASK             0x0c000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_sgpio_02_SHIFT            26

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_8 :: sgpio_01 [25:24] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_sgpio_01_MASK             0x03000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_sgpio_01_SHIFT            24

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_8 :: sgpio_00 [23:22] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_sgpio_00_MASK             0x00c00000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_sgpio_00_SHIFT            22

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_8 :: gpio_57 [21:20] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_57_MASK              0x00300000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_57_SHIFT             20

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_8 :: gpio_56 [19:17] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_56_MASK              0x000e0000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_56_SHIFT             17

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_8 :: gpio_55 [16:15] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_55_MASK              0x00018000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_55_SHIFT             15

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_8 :: gpio_54 [14:12] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_54_MASK              0x00007000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_54_SHIFT             12

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_8 :: gpio_53 [11:09] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_53_MASK              0x00000e00
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_53_SHIFT             9

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_8 :: gpio_52 [08:06] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_52_MASK              0x000001c0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_52_SHIFT             6

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_8 :: gpio_51 [05:03] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_51_MASK              0x00000038
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_51_SHIFT             3

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_8 :: gpio_50 [02:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_50_MASK              0x00000007
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_50_SHIFT             0

/***************************************************************************
 *PIN_MUX_CTRL_9 - Pin mux control register 9
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_CTRL_9 :: reserved0 [31:12] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_reserved0_MASK            0xfffff000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_reserved0_SHIFT           12

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_9 :: usb_pwron_1 [11:10] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_usb_pwron_1_MASK          0x00000c00
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_usb_pwron_1_SHIFT         10

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_9 :: usb_pwrflt_2 [09:08] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_usb_pwrflt_2_MASK         0x00000300
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_usb_pwrflt_2_SHIFT        8

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_9 :: usb_pwrflt_1 [07:06] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_usb_pwrflt_1_MASK         0x000000c0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_usb_pwrflt_1_SHIFT        6

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_9 :: sgpio_07 [05:04] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_sgpio_07_MASK             0x00000030
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_sgpio_07_SHIFT            4

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_9 :: sgpio_06 [03:02] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_sgpio_06_MASK             0x0000000c
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_sgpio_06_SHIFT            2

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_9 :: sgpio_05 [01:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_sgpio_05_MASK             0x00000003
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_sgpio_05_SHIFT            0

/***************************************************************************
 *TEST_PORT_CTRL - Test port control
 ***************************************************************************/
/* SUN_TOP_CTRL :: TEST_PORT_CTRL :: sundry_local_tp_out_sel [31:28] */
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_sundry_local_tp_out_sel_MASK 0xf0000000
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_sundry_local_tp_out_sel_SHIFT 28
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_sundry_local_tp_out_sel_SEMAPHORE_0 0
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_sundry_local_tp_out_sel_SEMAPHORE_1 1
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_sundry_local_tp_out_sel_FP_RST_CNT 2
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_sundry_local_tp_out_sel_MISC_TEST 3
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_sundry_local_tp_out_sel_SSP 4
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_sundry_local_tp_out_sel_TP_OUT_POKE_REG 5
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_sundry_local_tp_out_sel_TP_IN 6
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_sundry_local_tp_out_sel_NOT_USED_AUX0 7
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_sundry_local_tp_out_sel_NOT_USED_AUX1 8
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_sundry_local_tp_out_sel_NOT_USED_AUX2 9
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_sundry_local_tp_out_sel_NOT_USED_AUX3 10

/* SUN_TOP_CTRL :: TEST_PORT_CTRL :: reserved0 [27:08] */
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_reserved0_MASK            0x0fffff00
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_reserved0_SHIFT           8

/* SUN_TOP_CTRL :: TEST_PORT_CTRL :: tp_in_source_select [07:07] */
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_tp_in_source_select_MASK  0x00000080
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_tp_in_source_select_SHIFT 7

/* SUN_TOP_CTRL :: TEST_PORT_CTRL :: tp_select [06:05] */
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_tp_select_MASK            0x00000060
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_tp_select_SHIFT           5

/* SUN_TOP_CTRL :: TEST_PORT_CTRL :: encoded_tp_enable [04:00] */
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_MASK    0x0000001f
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_SHIFT   0
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_DS_THD  0
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_IFD     1
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_ENET    2
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_CPU     3
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_CLK     4
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_SUN     5
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_PC_VBI  6
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_AP      7
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_AIO     8
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_BVNM    9
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_GFX     10
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_BVND    11
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_HIF     12
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_DVP_HR  13
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_DVP_LT  14
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_VEC     15
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_XPT     16
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_USB     17
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_BSP     18
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_RPTD    19
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_AVD0    20
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_BVNE    21
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_VDEC_F  22
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_VDEC_B  23
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_TER34   24
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_MEMC32  25
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_VCXO_CTRL 26

/***************************************************************************
 *TEST_PORT_OUT_PEEK - Testport peek register
 ***************************************************************************/
/* SUN_TOP_CTRL :: TEST_PORT_OUT_PEEK :: test_port_out_peek_value [31:00] */
#define BCHP_SUN_TOP_CTRL_TEST_PORT_OUT_PEEK_test_port_out_peek_value_MASK 0xffffffff
#define BCHP_SUN_TOP_CTRL_TEST_PORT_OUT_PEEK_test_port_out_peek_value_SHIFT 0

/***************************************************************************
 *TEST_PORT_OUT_POKE - Testport poke register
 ***************************************************************************/
/* SUN_TOP_CTRL :: TEST_PORT_OUT_POKE :: test_port_out_poke_value [31:00] */
#define BCHP_SUN_TOP_CTRL_TEST_PORT_OUT_POKE_test_port_out_poke_value_MASK 0xffffffff
#define BCHP_SUN_TOP_CTRL_TEST_PORT_OUT_POKE_test_port_out_poke_value_SHIFT 0

/***************************************************************************
 *TEST_PORT_IN_PEEK - Testport peek register
 ***************************************************************************/
/* SUN_TOP_CTRL :: TEST_PORT_IN_PEEK :: test_port_in_peek_value [31:00] */
#define BCHP_SUN_TOP_CTRL_TEST_PORT_IN_PEEK_test_port_in_peek_value_MASK 0xffffffff
#define BCHP_SUN_TOP_CTRL_TEST_PORT_IN_PEEK_test_port_in_peek_value_SHIFT 0

/***************************************************************************
 *TEST_PORT_IN_POKE - Testport poke register
 ***************************************************************************/
/* SUN_TOP_CTRL :: TEST_PORT_IN_POKE :: test_port_in_poke_value [31:00] */
#define BCHP_SUN_TOP_CTRL_TEST_PORT_IN_POKE_test_port_in_poke_value_MASK 0xffffffff
#define BCHP_SUN_TOP_CTRL_TEST_PORT_IN_POKE_test_port_in_poke_value_SHIFT 0

/***************************************************************************
 *EJTAG_INPUT_EN - EJTAG input bus enables
 ***************************************************************************/
/* SUN_TOP_CTRL :: EJTAG_INPUT_EN :: reserved0 [31:03] */
#define BCHP_SUN_TOP_CTRL_EJTAG_INPUT_EN_reserved0_MASK            0xfffffff8
#define BCHP_SUN_TOP_CTRL_EJTAG_INPUT_EN_reserved0_SHIFT           3

/* SUN_TOP_CTRL :: EJTAG_INPUT_EN :: ejtag_input_enable [02:00] */
#define BCHP_SUN_TOP_CTRL_EJTAG_INPUT_EN_ejtag_input_enable_MASK   0x00000007
#define BCHP_SUN_TOP_CTRL_EJTAG_INPUT_EN_ejtag_input_enable_SHIFT  0
#define BCHP_SUN_TOP_CTRL_EJTAG_INPUT_EN_ejtag_input_enable_DO_NOT_USE_CPU_ONE_HOT 1
#define BCHP_SUN_TOP_CTRL_EJTAG_INPUT_EN_ejtag_input_enable_MAIN_MIPS_CPU_ONE_HOT 2
#define BCHP_SUN_TOP_CTRL_EJTAG_INPUT_EN_ejtag_input_enable_AUDIO_ZSP_CPU_ONE_HOT 4

/***************************************************************************
 *EJTAG_OUTPUT_SEL - EJTAG output select
 ***************************************************************************/
/* SUN_TOP_CTRL :: EJTAG_OUTPUT_SEL :: reserved0 [31:02] */
#define BCHP_SUN_TOP_CTRL_EJTAG_OUTPUT_SEL_reserved0_MASK          0xfffffffc
#define BCHP_SUN_TOP_CTRL_EJTAG_OUTPUT_SEL_reserved0_SHIFT         2

/* SUN_TOP_CTRL :: EJTAG_OUTPUT_SEL :: ejtag_output_sel [01:00] */
#define BCHP_SUN_TOP_CTRL_EJTAG_OUTPUT_SEL_ejtag_output_sel_MASK   0x00000003
#define BCHP_SUN_TOP_CTRL_EJTAG_OUTPUT_SEL_ejtag_output_sel_SHIFT  0
#define BCHP_SUN_TOP_CTRL_EJTAG_OUTPUT_SEL_ejtag_output_sel_DO_NOT_USE_CPU 0
#define BCHP_SUN_TOP_CTRL_EJTAG_OUTPUT_SEL_ejtag_output_sel_MAIN_MIPS_CPU 1
#define BCHP_SUN_TOP_CTRL_EJTAG_OUTPUT_SEL_ejtag_output_sel_AUDIO_ZSP_CPU 2

/***************************************************************************
 *UART_ROUTER_SEL - UART Router select
 ***************************************************************************/
/* SUN_TOP_CTRL :: UART_ROUTER_SEL :: port_7_cpu_sel [31:28] */
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_7_cpu_sel_MASK      0xf0000000
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_7_cpu_sel_SHIFT     28
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_7_cpu_sel_NO_CPU    0
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_7_cpu_sel_AUDIO_ZSP 1
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_7_cpu_sel_AVD0_OL   2
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_7_cpu_sel_AVD0_IL   3
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_7_cpu_sel_SID       4
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_7_cpu_sel_AP        5
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_7_cpu_sel_UNUSED_06 6
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_7_cpu_sel_UNUSED_07 7
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_7_cpu_sel_UNUSED_08 8
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_7_cpu_sel_UNUSED_09 9
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_7_cpu_sel_UNUSED_l0 10
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_7_cpu_sel_UNUSED_ll 11
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_7_cpu_sel_UNUSED_12 12
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_7_cpu_sel_UNUSED_13 13
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_7_cpu_sel_UNUSED_14 14
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_7_cpu_sel_UNUSED_15 15

/* SUN_TOP_CTRL :: UART_ROUTER_SEL :: port_6_cpu_sel [27:24] */
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_6_cpu_sel_MASK      0x0f000000
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_6_cpu_sel_SHIFT     24
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_6_cpu_sel_NO_CPU    0
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_6_cpu_sel_AUDIO_ZSP 1
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_6_cpu_sel_AVD0_OL   2
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_6_cpu_sel_AVD0_IL   3
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_6_cpu_sel_SID       4
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_6_cpu_sel_AP        5
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_6_cpu_sel_UNUSED_06 6
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_6_cpu_sel_UNUSED_07 7
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_6_cpu_sel_UNUSED_08 8
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_6_cpu_sel_UNUSED_09 9
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_6_cpu_sel_UNUSED_l0 10
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_6_cpu_sel_UNUSED_ll 11
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_6_cpu_sel_UNUSED_12 12
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_6_cpu_sel_UNUSED_13 13
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_6_cpu_sel_UNUSED_14 14
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_6_cpu_sel_UNUSED_15 15

/* SUN_TOP_CTRL :: UART_ROUTER_SEL :: port_5_cpu_sel [23:20] */
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_5_cpu_sel_MASK      0x00f00000
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_5_cpu_sel_SHIFT     20
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_5_cpu_sel_NO_CPU    0
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_5_cpu_sel_AUDIO_ZSP 1
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_5_cpu_sel_AVD0_OL   2
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_5_cpu_sel_AVD0_IL   3
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_5_cpu_sel_SID       4
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_5_cpu_sel_AP        5
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_5_cpu_sel_UNUSED_06 6
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_5_cpu_sel_UNUSED_07 7
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_5_cpu_sel_UNUSED_08 8
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_5_cpu_sel_UNUSED_09 9
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_5_cpu_sel_UNUSED_l0 10
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_5_cpu_sel_UNUSED_ll 11
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_5_cpu_sel_UNUSED_12 12
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_5_cpu_sel_UNUSED_13 13
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_5_cpu_sel_UNUSED_14 14
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_5_cpu_sel_UNUSED_15 15

/* SUN_TOP_CTRL :: UART_ROUTER_SEL :: port_4_cpu_sel [19:16] */
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_4_cpu_sel_MASK      0x000f0000
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_4_cpu_sel_SHIFT     16
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_4_cpu_sel_NO_CPU    0
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_4_cpu_sel_AUDIO_ZSP 1
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_4_cpu_sel_AVD0_OL   2
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_4_cpu_sel_AVD0_IL   3
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_4_cpu_sel_SID       4
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_4_cpu_sel_AP        5
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_4_cpu_sel_UNUSED_06 6
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_4_cpu_sel_UNUSED_07 7
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_4_cpu_sel_UNUSED_08 8
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_4_cpu_sel_UNUSED_09 9
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_4_cpu_sel_UNUSED_l0 10
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_4_cpu_sel_UNUSED_ll 11
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_4_cpu_sel_UNUSED_12 12
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_4_cpu_sel_UNUSED_13 13
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_4_cpu_sel_UNUSED_14 14
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_4_cpu_sel_UNUSED_15 15

/* SUN_TOP_CTRL :: UART_ROUTER_SEL :: port_3_cpu_sel [15:12] */
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_3_cpu_sel_MASK      0x0000f000
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_3_cpu_sel_SHIFT     12
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_3_cpu_sel_NO_CPU    0
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_3_cpu_sel_AUDIO_ZSP 1
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_3_cpu_sel_AVD0_OL   2
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_3_cpu_sel_AVD0_IL   3
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_3_cpu_sel_SID       4
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_3_cpu_sel_AP        5
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_3_cpu_sel_UNUSED_06 6
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_3_cpu_sel_UNUSED_07 7
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_3_cpu_sel_UNUSED_08 8
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_3_cpu_sel_UNUSED_09 9
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_3_cpu_sel_UNUSED_l0 10
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_3_cpu_sel_UNUSED_ll 11
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_3_cpu_sel_UNUSED_12 12
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_3_cpu_sel_UNUSED_13 13
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_3_cpu_sel_UNUSED_14 14
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_3_cpu_sel_UNUSED_15 15

/* SUN_TOP_CTRL :: UART_ROUTER_SEL :: port_2_cpu_sel [11:08] */
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_2_cpu_sel_MASK      0x00000f00
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_2_cpu_sel_SHIFT     8
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_2_cpu_sel_NO_CPU    0
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_2_cpu_sel_AUDIO_ZSP 1
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_2_cpu_sel_AVD0_OL   2
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_2_cpu_sel_AVD0_IL   3
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_2_cpu_sel_SID       4
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_2_cpu_sel_AP        5
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_2_cpu_sel_UNUSED_06 6
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_2_cpu_sel_UNUSED_07 7
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_2_cpu_sel_UNUSED_08 8
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_2_cpu_sel_UNUSED_09 9
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_2_cpu_sel_UNUSED_l0 10
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_2_cpu_sel_UNUSED_ll 11
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_2_cpu_sel_UNUSED_12 12
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_2_cpu_sel_UNUSED_13 13
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_2_cpu_sel_UNUSED_14 14
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_2_cpu_sel_UNUSED_15 15

/* SUN_TOP_CTRL :: UART_ROUTER_SEL :: port_1_cpu_sel [07:04] */
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_1_cpu_sel_MASK      0x000000f0
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_1_cpu_sel_SHIFT     4
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_1_cpu_sel_NO_CPU    0
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_1_cpu_sel_AUDIO_ZSP 1
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_1_cpu_sel_AVD0_OL   2
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_1_cpu_sel_AVD0_IL   3
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_1_cpu_sel_SID       4
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_1_cpu_sel_AP        5
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_1_cpu_sel_UNUSED_06 6
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_1_cpu_sel_UNUSED_07 7
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_1_cpu_sel_UNUSED_08 8
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_1_cpu_sel_UNUSED_09 9
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_1_cpu_sel_UNUSED_l0 10
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_1_cpu_sel_UNUSED_ll 11
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_1_cpu_sel_UNUSED_12 12
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_1_cpu_sel_UNUSED_13 13
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_1_cpu_sel_UNUSED_14 14
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_1_cpu_sel_UNUSED_15 15

/* SUN_TOP_CTRL :: UART_ROUTER_SEL :: port_0_cpu_sel [03:00] */
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_0_cpu_sel_MASK      0x0000000f
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_0_cpu_sel_SHIFT     0
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_0_cpu_sel_NO_CPU    0
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_0_cpu_sel_AUDIO_ZSP 1
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_0_cpu_sel_AVD0_OL   2
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_0_cpu_sel_AVD0_IL   3
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_0_cpu_sel_SID       4
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_0_cpu_sel_AP        5
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_0_cpu_sel_UNUSED_06 6
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_0_cpu_sel_UNUSED_07 7
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_0_cpu_sel_UNUSED_08 8
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_0_cpu_sel_UNUSED_09 9
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_0_cpu_sel_UNUSED_l0 10
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_0_cpu_sel_UNUSED_ll 11
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_0_cpu_sel_UNUSED_12 12
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_0_cpu_sel_UNUSED_13 13
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_0_cpu_sel_UNUSED_14 14
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_0_cpu_sel_UNUSED_15 15

/***************************************************************************
 *SSP_CONFIG - Serial Slave Port configuration register
 ***************************************************************************/
/* SUN_TOP_CTRL :: SSP_CONFIG :: reserved0 [31:11] */
#define BCHP_SUN_TOP_CTRL_SSP_CONFIG_reserved0_MASK                0xfffff800
#define BCHP_SUN_TOP_CTRL_SSP_CONFIG_reserved0_SHIFT               11

/* SUN_TOP_CTRL :: SSP_CONFIG :: serial_adr_cfg [10:07] */
#define BCHP_SUN_TOP_CTRL_SSP_CONFIG_serial_adr_cfg_MASK           0x00000780
#define BCHP_SUN_TOP_CTRL_SSP_CONFIG_serial_adr_cfg_SHIFT          7

/* SUN_TOP_CTRL :: SSP_CONFIG :: probe_mux_sel [06:03] */
#define BCHP_SUN_TOP_CTRL_SSP_CONFIG_probe_mux_sel_MASK            0x00000078
#define BCHP_SUN_TOP_CTRL_SSP_CONFIG_probe_mux_sel_SHIFT           3

/* SUN_TOP_CTRL :: SSP_CONFIG :: dly_disable [02:02] */
#define BCHP_SUN_TOP_CTRL_SSP_CONFIG_dly_disable_MASK              0x00000004
#define BCHP_SUN_TOP_CTRL_SSP_CONFIG_dly_disable_SHIFT             2

/* SUN_TOP_CTRL :: SSP_CONFIG :: spi_mode [01:01] */
#define BCHP_SUN_TOP_CTRL_SSP_CONFIG_spi_mode_MASK                 0x00000002
#define BCHP_SUN_TOP_CTRL_SSP_CONFIG_spi_mode_SHIFT                1

/* SUN_TOP_CTRL :: SSP_CONFIG :: ssp_module_enable [00:00] */
#define BCHP_SUN_TOP_CTRL_SSP_CONFIG_ssp_module_enable_MASK        0x00000001
#define BCHP_SUN_TOP_CTRL_SSP_CONFIG_ssp_module_enable_SHIFT       0

/***************************************************************************
 *SERS_REV - SERS Revision Register
 ***************************************************************************/
/* SUN_TOP_CTRL :: SERS_REV :: reserved0 [31:16] */
#define BCHP_SUN_TOP_CTRL_SERS_REV_reserved0_MASK                  0xffff0000
#define BCHP_SUN_TOP_CTRL_SERS_REV_reserved0_SHIFT                 16

/* SUN_TOP_CTRL :: SERS_REV :: reserved_for_eco1 [15:08] */
#define BCHP_SUN_TOP_CTRL_SERS_REV_reserved_for_eco1_MASK          0x0000ff00
#define BCHP_SUN_TOP_CTRL_SERS_REV_reserved_for_eco1_SHIFT         8

/* SUN_TOP_CTRL :: SERS_REV :: BLOCK_SERS_REVISION [07:00] */
#define BCHP_SUN_TOP_CTRL_SERS_REV_BLOCK_SERS_REVISION_MASK        0x000000ff
#define BCHP_SUN_TOP_CTRL_SERS_REV_BLOCK_SERS_REVISION_SHIFT       0

/***************************************************************************
 *SERS_CFG - SERS Configuration Register
 ***************************************************************************/
/* SUN_TOP_CTRL :: SERS_CFG :: reserved_for_eco0 [31:29] */
#define BCHP_SUN_TOP_CTRL_SERS_CFG_reserved_for_eco0_MASK          0xe0000000
#define BCHP_SUN_TOP_CTRL_SERS_CFG_reserved_for_eco0_SHIFT         29

/* SUN_TOP_CTRL :: SERS_CFG :: CMD_MODE [28:28] */
#define BCHP_SUN_TOP_CTRL_SERS_CFG_CMD_MODE_MASK                   0x10000000
#define BCHP_SUN_TOP_CTRL_SERS_CFG_CMD_MODE_SHIFT                  28
#define BCHP_SUN_TOP_CTRL_SERS_CFG_CMD_MODE_mapped_buffer_mode     0
#define BCHP_SUN_TOP_CTRL_SERS_CFG_CMD_MODE_cmd_fifo_mode          1

/* SUN_TOP_CTRL :: SERS_CFG :: Little_Endian [27:27] */
#define BCHP_SUN_TOP_CTRL_SERS_CFG_Little_Endian_MASK              0x08000000
#define BCHP_SUN_TOP_CTRL_SERS_CFG_Little_Endian_SHIFT             27

/* union - case mapped_buffer_mode [26:08] */
/* SUN_TOP_CTRL :: SERS_CFG :: mapped_buffer_mode :: W_PKT_OFFSET_4 [26:22] */
#define BCHP_SUN_TOP_CTRL_SERS_CFG_mapped_buffer_mode_W_PKT_OFFSET_4_MASK 0x07c00000
#define BCHP_SUN_TOP_CTRL_SERS_CFG_mapped_buffer_mode_W_PKT_OFFSET_4_SHIFT 22

/* SUN_TOP_CTRL :: SERS_CFG :: mapped_buffer_mode :: W_PKT_OFFSET_3 [21:17] */
#define BCHP_SUN_TOP_CTRL_SERS_CFG_mapped_buffer_mode_W_PKT_OFFSET_3_MASK 0x003e0000
#define BCHP_SUN_TOP_CTRL_SERS_CFG_mapped_buffer_mode_W_PKT_OFFSET_3_SHIFT 17

/* SUN_TOP_CTRL :: SERS_CFG :: mapped_buffer_mode :: W_PKT_OFFSET_2 [16:12] */
#define BCHP_SUN_TOP_CTRL_SERS_CFG_mapped_buffer_mode_W_PKT_OFFSET_2_MASK 0x0001f000
#define BCHP_SUN_TOP_CTRL_SERS_CFG_mapped_buffer_mode_W_PKT_OFFSET_2_SHIFT 12

/* SUN_TOP_CTRL :: SERS_CFG :: mapped_buffer_mode :: DATA_CHG_IRQ_ONLY_4 [11:11] */
#define BCHP_SUN_TOP_CTRL_SERS_CFG_mapped_buffer_mode_DATA_CHG_IRQ_ONLY_4_MASK 0x00000800
#define BCHP_SUN_TOP_CTRL_SERS_CFG_mapped_buffer_mode_DATA_CHG_IRQ_ONLY_4_SHIFT 11

/* SUN_TOP_CTRL :: SERS_CFG :: mapped_buffer_mode :: DATA_CHG_IRQ_ONLY_3 [10:10] */
#define BCHP_SUN_TOP_CTRL_SERS_CFG_mapped_buffer_mode_DATA_CHG_IRQ_ONLY_3_MASK 0x00000400
#define BCHP_SUN_TOP_CTRL_SERS_CFG_mapped_buffer_mode_DATA_CHG_IRQ_ONLY_3_SHIFT 10

/* SUN_TOP_CTRL :: SERS_CFG :: mapped_buffer_mode :: DATA_CHG_IRQ_ONLY_2 [09:09] */
#define BCHP_SUN_TOP_CTRL_SERS_CFG_mapped_buffer_mode_DATA_CHG_IRQ_ONLY_2_MASK 0x00000200
#define BCHP_SUN_TOP_CTRL_SERS_CFG_mapped_buffer_mode_DATA_CHG_IRQ_ONLY_2_SHIFT 9

/* SUN_TOP_CTRL :: SERS_CFG :: mapped_buffer_mode :: DATA_CHG_IRQ_ONLY_1 [08:08] */
#define BCHP_SUN_TOP_CTRL_SERS_CFG_mapped_buffer_mode_DATA_CHG_IRQ_ONLY_1_MASK 0x00000100
#define BCHP_SUN_TOP_CTRL_SERS_CFG_mapped_buffer_mode_DATA_CHG_IRQ_ONLY_1_SHIFT 8

/* union - case cmd_fifo_mode [26:08] */
/* SUN_TOP_CTRL :: SERS_CFG :: cmd_fifo_mode :: CMD_W_PTR [26:22] */
#define BCHP_SUN_TOP_CTRL_SERS_CFG_cmd_fifo_mode_CMD_W_PTR_MASK    0x07c00000
#define BCHP_SUN_TOP_CTRL_SERS_CFG_cmd_fifo_mode_CMD_W_PTR_SHIFT   22

/* SUN_TOP_CTRL :: SERS_CFG :: cmd_fifo_mode :: CMD_R_PTR [21:17] */
#define BCHP_SUN_TOP_CTRL_SERS_CFG_cmd_fifo_mode_CMD_R_PTR_MASK    0x003e0000
#define BCHP_SUN_TOP_CTRL_SERS_CFG_cmd_fifo_mode_CMD_R_PTR_SHIFT   17

/* SUN_TOP_CTRL :: SERS_CFG :: cmd_fifo_mode :: FIFO_THRESHOLD [16:12] */
#define BCHP_SUN_TOP_CTRL_SERS_CFG_cmd_fifo_mode_FIFO_THRESHOLD_MASK 0x0001f000
#define BCHP_SUN_TOP_CTRL_SERS_CFG_cmd_fifo_mode_FIFO_THRESHOLD_SHIFT 12

/* SUN_TOP_CTRL :: SERS_CFG :: cmd_fifo_mode :: reserved0 [11:10] */
#define BCHP_SUN_TOP_CTRL_SERS_CFG_cmd_fifo_mode_reserved0_MASK    0x00000c00
#define BCHP_SUN_TOP_CTRL_SERS_CFG_cmd_fifo_mode_reserved0_SHIFT   10

/* SUN_TOP_CTRL :: SERS_CFG :: cmd_fifo_mode :: CMD_FIFO_OV [09:09] */
#define BCHP_SUN_TOP_CTRL_SERS_CFG_cmd_fifo_mode_CMD_FIFO_OV_MASK  0x00000200
#define BCHP_SUN_TOP_CTRL_SERS_CFG_cmd_fifo_mode_CMD_FIFO_OV_SHIFT 9

/* SUN_TOP_CTRL :: SERS_CFG :: cmd_fifo_mode :: DROP_CMDS [08:08] */
#define BCHP_SUN_TOP_CTRL_SERS_CFG_cmd_fifo_mode_DROP_CMDS_MASK    0x00000100
#define BCHP_SUN_TOP_CTRL_SERS_CFG_cmd_fifo_mode_DROP_CMDS_SHIFT   8

/* SUN_TOP_CTRL :: SERS_CFG :: SER_ADR [07:01] */
#define BCHP_SUN_TOP_CTRL_SERS_CFG_SER_ADR_MASK                    0x000000fe
#define BCHP_SUN_TOP_CTRL_SERS_CFG_SER_ADR_SHIFT                   1

/* SUN_TOP_CTRL :: SERS_CFG :: SOFT_SER_ADR [00:00] */
#define BCHP_SUN_TOP_CTRL_SERS_CFG_SOFT_SER_ADR_MASK               0x00000001
#define BCHP_SUN_TOP_CTRL_SERS_CFG_SOFT_SER_ADR_SHIFT              0

/***************************************************************************
 *SERS_CMD_BUF_%i - Host Serial Write Command Buffer
 ***************************************************************************/
#define BCHP_SUN_TOP_CTRL_SERS_CMD_BUF_i_ARRAY_BASE                0x00404328
#define BCHP_SUN_TOP_CTRL_SERS_CMD_BUF_i_ARRAY_START               0
#define BCHP_SUN_TOP_CTRL_SERS_CMD_BUF_i_ARRAY_END                 7
#define BCHP_SUN_TOP_CTRL_SERS_CMD_BUF_i_ARRAY_ELEMENT_SIZE        32

/***************************************************************************
 *SERS_CMD_BUF_%i - Host Serial Write Command Buffer
 ***************************************************************************/
/* SUN_TOP_CTRL :: SERS_CMD_BUF_i :: SERS_CMD_BUF [31:00] */
#define BCHP_SUN_TOP_CTRL_SERS_CMD_BUF_i_SERS_CMD_BUF_MASK         0xffffffff
#define BCHP_SUN_TOP_CTRL_SERS_CMD_BUF_i_SERS_CMD_BUF_SHIFT        0


/***************************************************************************
 *SERS_STAT_BUF_%i - Host Serial Read Status Buffer
 ***************************************************************************/
#define BCHP_SUN_TOP_CTRL_SERS_STAT_BUF_i_ARRAY_BASE               0x00404348
#define BCHP_SUN_TOP_CTRL_SERS_STAT_BUF_i_ARRAY_START              0
#define BCHP_SUN_TOP_CTRL_SERS_STAT_BUF_i_ARRAY_END                1
#define BCHP_SUN_TOP_CTRL_SERS_STAT_BUF_i_ARRAY_ELEMENT_SIZE       32

/***************************************************************************
 *SERS_STAT_BUF_%i - Host Serial Read Status Buffer
 ***************************************************************************/
/* SUN_TOP_CTRL :: SERS_STAT_BUF_i :: SERS_STAT_BUF [31:00] */
#define BCHP_SUN_TOP_CTRL_SERS_STAT_BUF_i_SERS_STAT_BUF_MASK       0xffffffff
#define BCHP_SUN_TOP_CTRL_SERS_STAT_BUF_i_SERS_STAT_BUF_SHIFT      0


/***************************************************************************
 *SPARE_CTRL - Spare control bits reserved for future use
 ***************************************************************************/
/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_31 [31:31] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_31_MASK            0x80000000
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_31_SHIFT           31

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_30 [30:30] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_30_MASK            0x40000000
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_30_SHIFT           30

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_29 [29:29] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_29_MASK            0x20000000
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_29_SHIFT           29

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_28 [28:28] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_28_MASK            0x10000000
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_28_SHIFT           28

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_27 [27:27] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_27_MASK            0x08000000
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_27_SHIFT           27

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_26 [26:26] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_26_MASK            0x04000000
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_26_SHIFT           26

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_25 [25:25] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_25_MASK            0x02000000
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_25_SHIFT           25

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_24 [24:24] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_24_MASK            0x01000000
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_24_SHIFT           24

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_23 [23:23] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_23_MASK            0x00800000
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_23_SHIFT           23

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_22 [22:22] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_22_MASK            0x00400000
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_22_SHIFT           22

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_21 [21:21] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_21_MASK            0x00200000
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_21_SHIFT           21

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_20 [20:20] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_20_MASK            0x00100000
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_20_SHIFT           20

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_19 [19:19] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_19_MASK            0x00080000
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_19_SHIFT           19

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_18 [18:18] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_18_MASK            0x00040000
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_18_SHIFT           18

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_17 [17:17] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_17_MASK            0x00020000
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_17_SHIFT           17

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_16 [16:16] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_16_MASK            0x00010000
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_16_SHIFT           16

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_15 [15:15] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_15_MASK            0x00008000
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_15_SHIFT           15

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_14 [14:14] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_14_MASK            0x00004000
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_14_SHIFT           14

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_13 [13:13] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_13_MASK            0x00002000
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_13_SHIFT           13

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_12 [12:12] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_12_MASK            0x00001000
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_12_SHIFT           12

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_11 [11:11] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_11_MASK            0x00000800
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_11_SHIFT           11

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_10 [10:10] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_10_MASK            0x00000400
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_10_SHIFT           10

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_09 [09:09] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_09_MASK            0x00000200
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_09_SHIFT           9

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_08 [08:08] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_08_MASK            0x00000100
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_08_SHIFT           8

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_07 [07:07] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_07_MASK            0x00000080
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_07_SHIFT           7

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_06 [06:06] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_06_MASK            0x00000040
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_06_SHIFT           6

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_05 [05:05] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_05_MASK            0x00000020
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_05_SHIFT           5

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_04 [04:04] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_04_MASK            0x00000010
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_04_SHIFT           4

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_03 [03:03] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_03_MASK            0x00000008
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_03_SHIFT           3

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_02 [02:02] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_02_MASK            0x00000004
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_02_SHIFT           2

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_01 [01:01] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_01_MASK            0x00000002
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_01_SHIFT           1

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_00 [00:00] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_00_MASK            0x00000001
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_00_SHIFT           0

/***************************************************************************
 *RO_TEST_BLOCK_SEL - Block select for RO testmode
 ***************************************************************************/
/* SUN_TOP_CTRL :: RO_TEST_BLOCK_SEL :: reserved0 [31:05] */
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL_reserved0_MASK         0xffffffe0
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL_reserved0_SHIFT        5

/* SUN_TOP_CTRL :: RO_TEST_BLOCK_SEL :: ro_test_sub_block_select [04:03] */
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL_ro_test_sub_block_select_MASK 0x00000018
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL_ro_test_sub_block_select_SHIFT 3

/* SUN_TOP_CTRL :: RO_TEST_BLOCK_SEL :: ro_test_block_select [02:00] */
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL_ro_test_block_select_MASK 0x00000007
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL_ro_test_block_select_SHIFT 0
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL_ro_test_block_select_DO_NOT_USE_RO_TEST_ID 0
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL_ro_test_block_select_CLK_RO_TEST 1
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL_ro_test_block_select_DVP_LT_RO_TEST 2
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL_ro_test_block_select_IFD_RO_TEST 3
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL_ro_test_block_select_XPT_RO_TEST 4
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL_ro_test_block_select_MIPS_RO_TEST 5
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL_ro_test_block_select_PROD_OSC_0 6
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL_ro_test_block_select_PROD_OSC_1 7

/***************************************************************************
 *SS_TMODE_CTRL - Simultaneous switching testmode control
 ***************************************************************************/
/* SUN_TOP_CTRL :: SS_TMODE_CTRL :: scb_ss_tmode_enables [31:00] */
#define BCHP_SUN_TOP_CTRL_SS_TMODE_CTRL_scb_ss_tmode_enables_MASK  0xffffffff
#define BCHP_SUN_TOP_CTRL_SS_TMODE_CTRL_scb_ss_tmode_enables_SHIFT 0
#define BCHP_SUN_TOP_CTRL_SS_TMODE_CTRL_scb_ss_tmode_enables_HIF   0
#define BCHP_SUN_TOP_CTRL_SS_TMODE_CTRL_scb_ss_tmode_enables_AVD0  1
#define BCHP_SUN_TOP_CTRL_SS_TMODE_CTRL_scb_ss_tmode_enables_BVN_MAD 2
#define BCHP_SUN_TOP_CTRL_SS_TMODE_CTRL_scb_ss_tmode_enables_BVN_EDGE 3
#define BCHP_SUN_TOP_CTRL_SS_TMODE_CTRL_scb_ss_tmode_enables_ENET  4
#define BCHP_SUN_TOP_CTRL_SS_TMODE_CTRL_scb_ss_tmode_enables_VDEC  5
#define BCHP_SUN_TOP_CTRL_SS_TMODE_CTRL_scb_ss_tmode_enables_RPTD  6
#define BCHP_SUN_TOP_CTRL_SS_TMODE_CTRL_scb_ss_tmode_enables_AIO   7
#define BCHP_SUN_TOP_CTRL_SS_TMODE_CTRL_scb_ss_tmode_enables_GFX   8
#define BCHP_SUN_TOP_CTRL_SS_TMODE_CTRL_scb_ss_tmode_enables_XPT   9
#define BCHP_SUN_TOP_CTRL_SS_TMODE_CTRL_scb_ss_tmode_enables_CPU   10
#define BCHP_SUN_TOP_CTRL_SS_TMODE_CTRL_scb_ss_tmode_enables_DS_THD 11
#define BCHP_SUN_TOP_CTRL_SS_TMODE_CTRL_scb_ss_tmode_enables_USB   12
#define BCHP_SUN_TOP_CTRL_SS_TMODE_CTRL_scb_ss_tmode_enables_PC_VBI 13
#define BCHP_SUN_TOP_CTRL_SS_TMODE_CTRL_scb_ss_tmode_enables_MCIF  14
#define BCHP_SUN_TOP_CTRL_SS_TMODE_CTRL_scb_ss_tmode_enables_BVNM  15
#define BCHP_SUN_TOP_CTRL_SS_TMODE_CTRL_scb_ss_tmode_enables_VEC   16
#define BCHP_SUN_TOP_CTRL_SS_TMODE_CTRL_scb_ss_tmode_enables_MEMC64 17
#define BCHP_SUN_TOP_CTRL_SS_TMODE_CTRL_scb_ss_tmode_enables_MEMC32 18

/***************************************************************************
 *TEST_MODE_CTRL - Test_mode control register
 ***************************************************************************/
/* SUN_TOP_CTRL :: TEST_MODE_CTRL :: reserved0 [31:01] */
#define BCHP_SUN_TOP_CTRL_TEST_MODE_CTRL_reserved0_MASK            0xfffffffe
#define BCHP_SUN_TOP_CTRL_TEST_MODE_CTRL_reserved0_SHIFT           1

/* SUN_TOP_CTRL :: TEST_MODE_CTRL :: use_test_mode_reg_src [00:00] */
#define BCHP_SUN_TOP_CTRL_TEST_MODE_CTRL_use_test_mode_reg_src_MASK 0x00000001
#define BCHP_SUN_TOP_CTRL_TEST_MODE_CTRL_use_test_mode_reg_src_SHIFT 0

/***************************************************************************
 *TEST_MODE - Register source for test_mode
 ***************************************************************************/
/* SUN_TOP_CTRL :: TEST_MODE :: reserved0 [31:04] */
#define BCHP_SUN_TOP_CTRL_TEST_MODE_reserved0_MASK                 0xfffffff0
#define BCHP_SUN_TOP_CTRL_TEST_MODE_reserved0_SHIFT                4

/* SUN_TOP_CTRL :: TEST_MODE :: test_mode [03:00] */
#define BCHP_SUN_TOP_CTRL_TEST_MODE_test_mode_MASK                 0x0000000f
#define BCHP_SUN_TOP_CTRL_TEST_MODE_test_mode_SHIFT                0

/***************************************************************************
 *SUB_TEST_MODE - Register source for sub_test_mode
 ***************************************************************************/
/* SUN_TOP_CTRL :: SUB_TEST_MODE :: reserved0 [31:04] */
#define BCHP_SUN_TOP_CTRL_SUB_TEST_MODE_reserved0_MASK             0xfffffff0
#define BCHP_SUN_TOP_CTRL_SUB_TEST_MODE_reserved0_SHIFT            4

/* SUN_TOP_CTRL :: SUB_TEST_MODE :: sub_test_mode_spare_1 [03:03] */
#define BCHP_SUN_TOP_CTRL_SUB_TEST_MODE_sub_test_mode_spare_1_MASK 0x00000008
#define BCHP_SUN_TOP_CTRL_SUB_TEST_MODE_sub_test_mode_spare_1_SHIFT 3

/* SUN_TOP_CTRL :: SUB_TEST_MODE :: sub_test_mode_spare_0 [02:02] */
#define BCHP_SUN_TOP_CTRL_SUB_TEST_MODE_sub_test_mode_spare_0_MASK 0x00000004
#define BCHP_SUN_TOP_CTRL_SUB_TEST_MODE_sub_test_mode_spare_0_SHIFT 2

/* SUN_TOP_CTRL :: SUB_TEST_MODE :: sub_test_mode_bsp_debug [01:00] */
#define BCHP_SUN_TOP_CTRL_SUB_TEST_MODE_sub_test_mode_bsp_debug_MASK 0x00000003
#define BCHP_SUN_TOP_CTRL_SUB_TEST_MODE_sub_test_mode_bsp_debug_SHIFT 0

/***************************************************************************
 *LATCHED_TEST_MODE - Final latched testmode value
 ***************************************************************************/
/* SUN_TOP_CTRL :: LATCHED_TEST_MODE :: latched_test_mode [31:00] */
#define BCHP_SUN_TOP_CTRL_LATCHED_TEST_MODE_latched_test_mode_MASK 0xffffffff
#define BCHP_SUN_TOP_CTRL_LATCHED_TEST_MODE_latched_test_mode_SHIFT 0

/***************************************************************************
 *LATCHED_SUB_TEST_MODE - Final latched sub-testmode value
 ***************************************************************************/
/* SUN_TOP_CTRL :: LATCHED_SUB_TEST_MODE :: latched_sub_test_mode [31:00] */
#define BCHP_SUN_TOP_CTRL_LATCHED_SUB_TEST_MODE_latched_sub_test_mode_MASK 0xffffffff
#define BCHP_SUN_TOP_CTRL_LATCHED_SUB_TEST_MODE_latched_sub_test_mode_SHIFT 0

#endif /* #ifndef BCHP_SUN_TOP_CTRL_H__ */

/* End of File */
