Analysis & Synthesis report for M1
Sat May 24 13:14:37 2025
Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis IP Cores Summary
  6. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Sat May 24 13:14:37 2025               ;
; Quartus Prime Version              ; 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;
; Revision Name                      ; M1                                              ;
; Top-level Entity Name              ; Toplevel_m1t                                    ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; N/A until Partition Merge                       ;
;     Total combinational functions  ; N/A until Partition Merge                       ;
;     Dedicated logic registers      ; N/A until Partition Merge                       ;
; Total registers                    ; N/A until Partition Merge                       ;
; Total pins                         ; N/A until Partition Merge                       ;
; Total virtual pins                 ; N/A until Partition Merge                       ;
; Total memory bits                  ; N/A until Partition Merge                       ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                       ;
; Total PLLs                         ; N/A until Partition Merge                       ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                            ; Toplevel_m1t       ; M1                 ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                       ;
+--------+--------------+---------+--------------+--------------+---------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance           ; IP Include File ;
+--------+--------------+---------+--------------+--------------+---------------------------+-----------------+
; Altera ; ALTPLL       ; 24.1    ; N/A          ; N/A          ; |Toplevel_m1t|pll_m1t:pll ; pll_m1t.v       ;
+--------+--------------+---------+--------------+--------------+---------------------------+-----------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
    Info: Processing started: Sat May 24 13:14:27 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off M1 -c M1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /programacion/systemverilog/mint/m1/rtl/m1t_soc/toplevel_m1t.sv
    Info (12023): Found entity 1: Toplevel_m1t File: E:/Programacion/SystemVerilog/MINT/M1/rtl/M1T_SOC/Toplevel_m1t.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /programacion/systemverilog/mint/m1/rtl/m1t_soc/memorycontroller_m1t.sv
    Info (12023): Found entity 1: MemoryController_m1t File: E:/Programacion/SystemVerilog/MINT/M1/rtl/M1T_SOC/MemoryController_m1t.sv Line: 2
Info (12021): Found 1 design units, including 0 entities, in source file /programacion/systemverilog/mint/m1/rtl/core/types_m1.sv
    Info (12022): Found design unit 1: Types_m1 (SystemVerilog) File: E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Types_m1.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /programacion/systemverilog/mint/m1/rtl/core/core_m1.sv
    Info (12023): Found entity 1: Core_m1 File: E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Core_m1.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /programacion/systemverilog/mint/m1/rtl/core/writeback_stage/writebackstage_m1.sv
    Info (12023): Found entity 1: WritebackStage_m1 File: E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Writeback_stage/WritebackStage_m1.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /programacion/systemverilog/mint/m1/rtl/core/issue_stage/issuestage_m1.sv
    Info (12023): Found entity 1: IssueStage_m1 File: E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Issue_stage/IssueStage_m1.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /programacion/systemverilog/mint/m1/rtl/core/fetch_stage/fetchstage_m1.sv
    Info (12023): Found entity 1: FetchStage_m1 File: E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Fetch_stage/FetchStage_m1.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /programacion/systemverilog/mint/m1/rtl/core/execute_stage/multiplier_m1.sv
    Info (12023): Found entity 1: Multiplier_m1 File: E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Execute_stage/Multiplier_m1.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /programacion/systemverilog/mint/m1/rtl/core/execute_stage/lsu_m1.sv
    Info (12023): Found entity 1: LSU_m1 File: E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Execute_stage/LSU_m1.sv Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file /programacion/systemverilog/mint/m1/rtl/core/execute_stage/divider_m1.sv
    Info (12023): Found entity 1: Divider_m1 File: E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Execute_stage/Divider_m1.sv Line: 1
    Info (12023): Found entity 2: RDivIteration_m1 File: E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Execute_stage/Divider_m1.sv Line: 116
Info (12021): Found 1 design units, including 1 entities, in source file /programacion/systemverilog/mint/m1/rtl/core/execute_stage/branchunit_m1.sv
    Info (12023): Found entity 1: BranchUnit_m1 File: E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Execute_stage/BranchUnit_m1.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /programacion/systemverilog/mint/m1/rtl/core/execute_stage/alu_m1.sv
    Info (12023): Found entity 1: ALU_m1 File: E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Execute_stage/ALU_m1.sv Line: 1
Warning (12019): Can't analyze file -- file ../../rtl/Core/Decode_stage/Regfile_m1.sv is missing
Warning (12019): Can't analyze file -- file ../../rtl/Core/Decode_stage/InstDecoder_m1.sv is missing
Warning (12019): Can't analyze file -- file ../../rtl/Core/Decode_stage/DecodeStage_m1.sv is missing
Info (12021): Found 1 design units, including 1 entities, in source file pll_m1t.v
    Info (12023): Found entity 1: pll_m1t File: E:/Programacion/SystemVerilog/MINT/M1/projects/quartus/pll_m1t.v Line: 40
Info (12127): Elaborating entity "Toplevel_m1t" for the top level hierarchy
Warning (10850): Verilog HDL warning at Toplevel_m1t.sv(33): number of words (8) in memory file does not match the number of elements in the address range [0:2047] File: E:/Programacion/SystemVerilog/MINT/M1/rtl/M1T_SOC/Toplevel_m1t.sv Line: 33
Warning (10030): Net "irom.data_a" at Toplevel_m1t.sv(28) has no driver or initial value, using a default initial value '0' File: E:/Programacion/SystemVerilog/MINT/M1/rtl/M1T_SOC/Toplevel_m1t.sv Line: 28
Warning (10030): Net "irom.waddr_a" at Toplevel_m1t.sv(28) has no driver or initial value, using a default initial value '0' File: E:/Programacion/SystemVerilog/MINT/M1/rtl/M1T_SOC/Toplevel_m1t.sv Line: 28
Warning (10030): Net "irom.we_a" at Toplevel_m1t.sv(28) has no driver or initial value, using a default initial value '0' File: E:/Programacion/SystemVerilog/MINT/M1/rtl/M1T_SOC/Toplevel_m1t.sv Line: 28
Info (12128): Elaborating entity "pll_m1t" for hierarchy "pll_m1t:pll" File: E:/Programacion/SystemVerilog/MINT/M1/rtl/M1T_SOC/Toplevel_m1t.sv Line: 23
Info (12128): Elaborating entity "altpll" for hierarchy "pll_m1t:pll|altpll:altpll_component" File: E:/Programacion/SystemVerilog/MINT/M1/projects/quartus/pll_m1t.v Line: 104
Info (12130): Elaborated megafunction instantiation "pll_m1t:pll|altpll:altpll_component" File: E:/Programacion/SystemVerilog/MINT/M1/projects/quartus/pll_m1t.v Line: 104
Info (12133): Instantiated megafunction "pll_m1t:pll|altpll:altpll_component" with the following parameter: File: E:/Programacion/SystemVerilog/MINT/M1/projects/quartus/pll_m1t.v Line: 104
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "78125"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "8"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll_m1t"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_m1t_altpll.v
    Info (12023): Found entity 1: pll_m1t_altpll File: E:/Programacion/SystemVerilog/MINT/M1/projects/quartus/db/pll_m1t_altpll.v Line: 31
Info (12128): Elaborating entity "pll_m1t_altpll" for hierarchy "pll_m1t:pll|altpll:altpll_component|pll_m1t_altpll:auto_generated" File: e:/heavy_programs/quartus/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "Core_m1" for hierarchy "Core_m1:Core" File: E:/Programacion/SystemVerilog/MINT/M1/rtl/M1T_SOC/Toplevel_m1t.sv Line: 89
Info (12128): Elaborating entity "FetchStage_m1" for hierarchy "Core_m1:Core|FetchStage_m1:FetchStage" File: E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Core_m1.sv Line: 113
Warning (10230): Verilog HDL assignment warning at FetchStage_m1.sv(23): truncated value with size 32 to match size of target (15) File: E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Fetch_stage/FetchStage_m1.sv Line: 23
Warning (10230): Verilog HDL assignment warning at FetchStage_m1.sv(31): truncated value with size 32 to match size of target (15) File: E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Fetch_stage/FetchStage_m1.sv Line: 31
Info (12128): Elaborating entity "IssueStage_m1" for hierarchy "Core_m1:Core|IssueStage_m1:IssueStage" File: E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Core_m1.sv Line: 177
Warning (10230): Verilog HDL assignment warning at IssueStage_m1.sv(54): truncated value with size 32 to match size of target (17) File: E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Issue_stage/IssueStage_m1.sv Line: 54
Warning (10230): Verilog HDL assignment warning at IssueStage_m1.sv(73): truncated value with size 32 to match size of target (4) File: E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Issue_stage/IssueStage_m1.sv Line: 73
Info (12128): Elaborating entity "ALU_m1" for hierarchy "Core_m1:Core|ALU_m1:ALU" File: E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Core_m1.sv Line: 189
Warning (10036): Verilog HDL or VHDL warning at ALU_m1.sv(40): object "bitwise" assigned a value but never read File: E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Execute_stage/ALU_m1.sv Line: 40
Warning (10230): Verilog HDL assignment warning at ALU_m1.sv(100): truncated value with size 32 to match size of target (5) File: E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Execute_stage/ALU_m1.sv Line: 100
Info (12128): Elaborating entity "Multiplier_m1" for hierarchy "Core_m1:Core|Multiplier_m1:Multiplier" File: E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Core_m1.sv Line: 205
Info (12128): Elaborating entity "Divider_m1" for hierarchy "Core_m1:Core|Divider_m1:Divider" File: E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Core_m1.sv Line: 220
Warning (10230): Verilog HDL assignment warning at Divider_m1.sv(93): truncated value with size 32 to match size of target (3) File: E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Execute_stage/Divider_m1.sv Line: 93
Info (12128): Elaborating entity "RDivIteration_m1" for hierarchy "Core_m1:Core|Divider_m1:Divider|RDivIteration_m1:iteration1" File: E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Execute_stage/Divider_m1.sv Line: 49
Info (12128): Elaborating entity "LSU_m1" for hierarchy "Core_m1:Core|LSU_m1:LSU" File: E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Core_m1.sv Line: 259
Warning (10230): Verilog HDL assignment warning at LSU_m1.sv(109): truncated value with size 32 to match size of target (4) File: E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Execute_stage/LSU_m1.sv Line: 109
Warning (10230): Verilog HDL assignment warning at LSU_m1.sv(112): truncated value with size 32 to match size of target (4) File: E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Execute_stage/LSU_m1.sv Line: 112
Info (12128): Elaborating entity "BranchUnit_m1" for hierarchy "Core_m1:Core|BranchUnit_m1:BranchUnit" File: E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Core_m1.sv Line: 275
Warning (10230): Verilog HDL assignment warning at BranchUnit_m1.sv(28): truncated value with size 16 to match size of target (15) File: E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Execute_stage/BranchUnit_m1.sv Line: 28
Info (12128): Elaborating entity "WritebackStage_m1" for hierarchy "Core_m1:Core|WritebackStage_m1:WritebackStage" File: E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Core_m1.sv Line: 299
Info (12128): Elaborating entity "MemoryController_m1t" for hierarchy "MemoryController_m1t:MemoryController" File: E:/Programacion/SystemVerilog/MINT/M1/rtl/M1T_SOC/Toplevel_m1t.sv Line: 110
Warning (10036): Verilog HDL or VHDL warning at MemoryController_m1t.sv(35): object "gpi_buffer" assigned a value but never read File: E:/Programacion/SystemVerilog/MINT/M1/rtl/M1T_SOC/MemoryController_m1t.sv Line: 35
Warning (10036): Verilog HDL or VHDL warning at MemoryController_m1t.sv(64): object "dtype_buffer" assigned a value but never read File: E:/Programacion/SystemVerilog/MINT/M1/rtl/M1T_SOC/MemoryController_m1t.sv Line: 64
Error (12006): Node instance "DecodeStage" instantiates undefined entity "DecodeStage_m1". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Core_m1.sv Line: 139
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 20 warnings
    Error: Peak virtual memory: 4753 megabytes
    Error: Processing ended: Sat May 24 13:14:37 2025
    Error: Elapsed time: 00:00:10
    Error: Total CPU time (on all processors): 00:00:20


