<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xc7z020clg484-1" LaunchTime="1701252856">
  <File Type="RDS-UTIL" Name="design_1_wrapper_utilization_synth.rpt"/>
  <File Type="PA-TCL" Name="design_1_wrapper.tcl"/>
  <File Type="RDS-UTIL-PB" Name="design_1_wrapper_utilization_synth.pb"/>
  <File Type="REPORTS-TCL" Name="design_1_wrapper_reports.tcl"/>
  <File Type="RDS-DCP" Name="design_1_wrapper.dcp"/>
  <File Type="RDS-RDS" Name="design_1_wrapper.vds"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/imports/jay/pr_version_4/pr_version_4.srcs/sources_1/imports/sources_1/imports/verilog_files/address_logic.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../pr_version_4/pr_version_4.srcs/sources_1/imports/sources_1/imports/verilog_files/address_logic.v"/>
        <Attr Name="ImportTime" Val="1701180669"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/jay/pr_version_4/pr_version_4.srcs/sources_1/imports/sources_1/imports/verilog_files/input_formatting.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../pr_version_4/pr_version_4.srcs/sources_1/imports/sources_1/imports/verilog_files/input_formatting.v"/>
        <Attr Name="ImportTime" Val="1701201529"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/jay/Kanish/pr_version_3/pr_version_3.srcs/sources_1/new/systolic_unit.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../pr_version_3/pr_version_3.srcs/sources_1/new/systolic_unit.v"/>
        <Attr Name="ImportTime" Val="1701199164"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/jay/pr_version_4/pr_version_4.srcs/sources_1/imports/new/top.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../pr_version_4/pr_version_4.srcs/sources_1/imports/new/top.v"/>
        <Attr Name="ImportTime" Val="1701252042"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/design_1/design_1.bd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/design_1/hdl/design_1_wrapper.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="design_1_wrapper"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
    <Step Id="synth_design"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="design_1_myip_custom_mem_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_processing_system7_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_systolic_unit_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_address_logic_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_auto_pc_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_rst_ps7_0_100M_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_top_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_system_ila_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_input_formatting_0_0"/>
</GenRun>
