0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/horku/Documents/School/EECE/COEN 4710/computer_hardware_projects/Project 2/controller/controller.sim/sim_1/synth/timing/xsim/controller_tb_time_synth.v,1556004762,verilog,C:/Users/horku/Documents/School/EECE/COEN 4710/computer_hardware_projects/Project 2/controller/controller.srcs/sim_1/new/controller_tb.vhd,,,\Controller\,,,,,,,,
C:/Users/horku/Documents/School/EECE/COEN 4710/computer_hardware_projects/Project 2/controller/controller.srcs/sim_1/new/controller_tb.vhd,1555991952,vhdl,,,,controller_tb,,,,,,,,
