// Seed: 1799967328
module module_0 (
    output logic id_0
);
endmodule
`timescale 1ps / 1ps
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output id_4;
  inout id_3;
  input id_2;
  output id_1;
  assign id_3[1] = id_3;
  logic id_5;
endmodule
