0.7
2020.2
Jun 10 2021
19:45:28
/home/user/Documents/verilog/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1623370582,verilog,,,,glbl,,uvm,,,,,,
/home/user/Documents/verilog/project_1/project_1.srcs/sim_1/new/ALUbit_v1_tb.sv,1699379229,systemVerilog,,,,ALUbit_v1_tb,,uvm,,,,,,
/home/user/Documents/verilog/project_1/project_1.srcs/sources_1/new/ALU8bit_v1.sv,1699379097,systemVerilog,,/home/user/Documents/verilog/project_1/project_1.srcs/sim_1/new/ALUbit_v1_tb.sv,,ALU8bit_v1,,uvm,,,,,,
