# Hi, I'm Yibo ğŸ‘‹

Iâ€™m a current **M.S. student in Electrical & Computer Engineering at UCLA** under the advising of Dr. Lin Yang interested in building **efficient, reliable, and scalable systems** at the intersection of software, hardware, and machine learning.

I enjoy working across the stack, from **C++ at the systems layer** to **full-stack apps in TypeScript**, and **digital systems in SystemVerilog**. I'm particularly interested in **computer architecture, embedded systems, and VLSI systems**.

---

## ğŸ“ Education

**University of California, Los Angeles (UCLA)** â€” *M.S. Electrical & Computer Engineering*  
*Expected Dec 2026*  
- **Coursework:** Design of VLSI Circuits and Systems, VLSI Design Automation, Neural Networks & Deep Learning, Embedded Systems, Advanced Computer Architecture

**University of British Columbia (UBC)** â€” *B.A.Sc. Computer Engineering*  
*Sep 2020 â€“ May 2025*  
- **Coursework:** Cybersecurity, Machine Learning & Data Mining, Digital System Design, Computer Architecture, Operating Systems, Algorithm Design & Analysis, Software Testing, Relational Databases, Circuit Analysis

---

## ğŸ§© Featured Projects

<table>
<tr>
<td width="50%" valign="top">

<h3>ğŸ§ Artist Time Vault</h3>
<i>A scheduling platform that lets artists release content over time.</i>

<ul>
<li>Full-stack app with a containerized backend + cloud storage</li>
<li>Automated test suites and CI/CD for reliability and deployment</li>
<li>Handed over to Holdr for deployment in production environment</li>
</ul>

<b>ğŸ”— Demo video:</b>
<code>[Artist Time Vault](https://www.youtube.com/watch?v=BZBUTo0DGrs)</code>

</td>
<td width="50%" valign="top">

<h3>â™Ÿ FPGA-Accelerated Chess Engine</h3>
<i>Exploring hardware-assisted move evaluation on FPGA.</i>

<ul>
<li>SystemVerilog pipelines accelerating model inference</li>
<li>Web UI for real-time gameplay over TCP/IP</li>
</ul>

<b>ğŸ”— Demo video:</b> 
<code>[HydraChess](https://www.youtube.com/watch?v=-74rLpejYWA)</code>

</td>
</tr>
</table>

---

## ğŸ”¬ Past Research

**ML-Prefetching Research - Systopia (UBC)**  
Explored machine-learning approaches to software prefetching by evaluating existing models and testing architectural variations to improve prediction accuracy on custom workloads.

---

## ğŸ›  Skills

**Languages:**  
`C++` `C` `JavaScript` `Python` `Java` `SQL` `HTML/CSS`

**Frameworks:**  
`React` `QT` `Node.js` `NestJS`

**Digital Systems:**  
`SystemVerilog` `Verilog` `Quartus` `ModelSim` `Synopsys` `Cadence`

**Testing & DevOps:**  
`Selenium` `Jest` `Mockito/JUnit` `Git` `Docker` `Linux` `CI/CD (GitHub Actions)` `AWS`

---

## ğŸŒ± Currently

- Studying full-time at UCLA
- Looking for Summer/Fall 2026 internship opportunities
- Exploring embedded systems, computer architecture, and design of VLSI circuits and systems

---

## ğŸ” Interests & Random Facts

- ğŸ¥‹ Former **Canadian National Wushu Team** athlete  
- ğŸ¸ Peaked ranked in the **Top 50 in Canadian junior badminton doubles**  
- ğŸ» Played **violin in an orchestra**  
- ğŸ„ Logged **10,000+ hours in MapleStory** over a decade (no regrets)

Engineering is technical, but creativity, precision, and discipline shape how I approach it.

---

## ğŸ“« Letâ€™s Connect

- ğŸ“§ **yibochen@g.ucla.edu**  
- ğŸŒ [linkedin.com/in/yibochen](https://www.linkedin.com/in/yibochen)

Thanks for reading âœ¨
