Checking out Encounter license ...
Virtuoso_Digital_Implem 9.1 license checkout succeeded.
	Maximum number of instance allowed (1 x 50000).
**ERROR: (ENCOAX-148):	Could not open shared library libfeoax22.so : liboaDesign.so: cannot open shared object file: No such file or directory

**ERROR: (ENCOAX-148):	OA features will be disabled in this session.


*******************************************************************
*   Copyright (c)  Cadence Design Systems, Inc.  1996 - 2010.     *
*                     All rights reserved.                        *
*                                                                 *
*                                                                 *
*                                                                 *
* This program contains confidential and trade secret information *
* of Cadence Design Systems, Inc. and is protected by copyright   *
* law and international treaties.  Any reproduction, use,         *
* distribution or disclosure of this program or any portion of it,*
* or any attempt to obtain a human-readable version of this       *
* program, without the express, prior written consent of          *
* Cadence Design Systems, Inc., is strictly prohibited.           *
*                                                                 *
*                 Cadence Design Systems, Inc.                    *
*                    2655 Seely Avenue                            *
*                   San Jose, CA 95134,  USA                      *
*                                                                 *
*                                                                 *
*******************************************************************

@(#)CDS: Encounter v09.14-s273_1 (32bit) 02/17/2011 18:35 (Linux 2.6)
@(#)CDS: NanoRoute v09.14-s029 NR110207-1105/USR65-UB (database version 2.30, 112.2.1) {superthreading v1.15}
@(#)CDS: CeltIC v09.14-s097_1 (32bit) 02/08/2011 02:24:38 (Linux 2.6.9-89.0.19.ELsmp)
@(#)CDS: AAE 09.14-s001 (32bit) 02/17/2011 (Linux 2.6.9-89.0.19.ELsmp)
@(#)CDS: CTE 09.14-s140_1 (32bit) Feb  8 2011 01:13:15 (Linux 2.6.9-89.0.19.ELsmp)
@(#)CDS: CPE v09.14-s001
--- Starting "Encounter v09.14-s273_1" on Tue Nov  8 18:55:04 2016 (mem=50.6M) ---
--- Running on coe-ee-cad45.sjsuad.sjsu.edu (x86_64 w/Linux 4.7.9-200.fc24.x86_64+debug) ---
This version was compiled on Thu Feb 17 18:35:02 PST 2011.
Set DBUPerIGU to 1000.
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
<CMD> loadConfig ./encounter.conf
Reading config file - ./encounter.conf
**WARN: (ENCEXT-1085):	Option 'rda_Input(ui_res_scale)' used in configuration file './encounter.conf' is obsolete. The name will be converted into new format automatically if design is saved and then restored. Alternatively, update the configuration file to use names 'rda_Input(ui_preRoute_res)' and/or 'rda_Input(ui_postRoute_res)' for resistance scale factors to be used at preRoute/postRoute stages of the design . The obsolete name works in this release. But to avoid this warning and to ensure compatibility with future releases, update this option name.

Loading Lef file /home/010123386@SJSUAD.SJSU.EDU/Documents/new_lib/FreePDK45/osu_soc/lib/files/gscl45nm.lef...
**WARN: (ENCLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_POLY', 
Set DBUPerIGU to M2 pitch 380.
Initializing default via types and wire widths ...

Power Planner/ViaGen version 8.1.46 promoted on 02/17/2009.
viaInitial starts at Tue Nov  8 18:55:35 2016
viaInitial ends at Tue Nov  8 18:55:35 2016
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '../dma_controller_tx.v'

*** Memory Usage v0.159.2.9 (Current mem = 260.082M, initial mem = 50.625M) ***
*** End netlist parsing (cpu=0:00:00.2, real=0:00:00.0, mem=260.1M) ***
Set top cell to dma_controller_tx.
Reading common timing library '/home/010123386@SJSUAD.SJSU.EDU/Documents/new_lib/FreePDK45/osu_soc/lib/files/gscl45nm.tlf' ...
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AND2X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AND2X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND2X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AND2X2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AND2X2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND2X2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AOI21X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AOI21X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'C' of cell 'AOI21X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI21X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'C' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'D' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'BUFX2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'BUFX2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'BUFX4' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'BUFX4' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'CLKBUF1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
Message <TECHLIB-436> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
 read 31 cells in library 'gscl45nm' 
*** End library_loading (cpu=0.00min, mem=0.2M, fe_cpu=0.09min, fe_mem=260.3M) ***
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell dma_controller_tx ...
*** Netlist is unique.
Set DBUPerIGU to techSite CoreSite width 760.
** info: there are 34 modules.
** info: there are 9733 stdCell insts.

*** Memory Usage v0.159.2.9 (Current mem = 264.480M, initial mem = 50.625M) ***
CTE reading timing constraint file '../dma_controller_tx.sdc' ...
**WARN: (TCLCMD-513):	No matching object found for 'linkregs[l_reg][0][head_ptr][31]' (File ../dma_controller_tx.sdc, Line 271).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'linkregs[l_reg][0][head_ptr][31]' (File ../dma_controller_tx.sdc, Line 271).

**WARN: (TCLCMD-513):	No matching object found for '' (File ../dma_controller_tx.sdc, Line 271).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 271).

**WARN: (TCLCMD-513):	No matching object found for 'linkregs[l_reg][0][head_ptr][30]' (File ../dma_controller_tx.sdc, Line 272).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'linkregs[l_reg][0][head_ptr][30]' (File ../dma_controller_tx.sdc, Line 272).

**WARN: (TCLCMD-513):	No matching object found for '' (File ../dma_controller_tx.sdc, Line 272).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 272).

**WARN: (TCLCMD-513):	No matching object found for 'linkregs[l_reg][0][head_ptr][29]' (File ../dma_controller_tx.sdc, Line 273).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'linkregs[l_reg][0][head_ptr][29]' (File ../dma_controller_tx.sdc, Line 273).

**WARN: (TCLCMD-513):	No matching object found for '' (File ../dma_controller_tx.sdc, Line 273).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 273).

**WARN: (TCLCMD-513):	No matching object found for 'linkregs[l_reg][0][head_ptr][28]' (File ../dma_controller_tx.sdc, Line 274).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'linkregs[l_reg][0][head_ptr][28]' (File ../dma_controller_tx.sdc, Line 274).

**WARN: (TCLCMD-513):	No matching object found for '' (File ../dma_controller_tx.sdc, Line 274).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 274).

**WARN: (TCLCMD-513):	No matching object found for 'linkregs[l_reg][0][head_ptr][27]' (File ../dma_controller_tx.sdc, Line 275).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'linkregs[l_reg][0][head_ptr][27]' (File ../dma_controller_tx.sdc, Line 275).

**WARN: (TCLCMD-513):	No matching object found for '' (File ../dma_controller_tx.sdc, Line 275).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 275).

**WARN: (TCLCMD-513):	No matching object found for 'linkregs[l_reg][0][head_ptr][26]' (File ../dma_controller_tx.sdc, Line 276).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'linkregs[l_reg][0][head_ptr][26]' (File ../dma_controller_tx.sdc, Line 276).

**WARN: (TCLCMD-513):	No matching object found for '' (File ../dma_controller_tx.sdc, Line 276).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 276).

**WARN: (TCLCMD-513):	No matching object found for 'linkregs[l_reg][0][head_ptr][25]' (File ../dma_controller_tx.sdc, Line 277).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'linkregs[l_reg][0][head_ptr][25]' (File ../dma_controller_tx.sdc, Line 277).

**WARN: (TCLCMD-513):	No matching object found for '' (File ../dma_controller_tx.sdc, Line 277).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 277).

**WARN: (TCLCMD-513):	No matching object found for 'linkregs[l_reg][0][head_ptr][24]' (File ../dma_controller_tx.sdc, Line 278).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'linkregs[l_reg][0][head_ptr][24]' (File ../dma_controller_tx.sdc, Line 278).

**WARN: (TCLCMD-513):	No matching object found for '' (File ../dma_controller_tx.sdc, Line 278).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 278).

**WARN: (TCLCMD-513):	No matching object found for 'linkregs[l_reg][0][head_ptr][23]' (File ../dma_controller_tx.sdc, Line 279).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'linkregs[l_reg][0][head_ptr][23]' (File ../dma_controller_tx.sdc, Line 279).

**WARN: (TCLCMD-513):	No matching object found for '' (File ../dma_controller_tx.sdc, Line 279).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 279).

**WARN: (TCLCMD-513):	No matching object found for 'linkregs[l_reg][0][head_ptr][22]' (File ../dma_controller_tx.sdc, Line 280).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'linkregs[l_reg][0][head_ptr][22]' (File ../dma_controller_tx.sdc, Line 280).

**WARN: (TCLCMD-513):	No matching object found for '' (File ../dma_controller_tx.sdc, Line 280).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 280).

Message <TCLCMD-513> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this. (File ../dma_controller_tx.sdc, Line 281).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'linkregs[l_reg][0][head_ptr][21]' (File ../dma_controller_tx.sdc, Line 281).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 281).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'linkregs[l_reg][0][head_ptr][20]' (File ../dma_controller_tx.sdc, Line 282).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 282).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'linkregs[l_reg][0][head_ptr][19]' (File ../dma_controller_tx.sdc, Line 283).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 283).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'linkregs[l_reg][0][head_ptr][18]' (File ../dma_controller_tx.sdc, Line 284).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 284).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'linkregs[l_reg][0][head_ptr][17]' (File ../dma_controller_tx.sdc, Line 285).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 285).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'linkregs[l_reg][0][head_ptr][16]' (File ../dma_controller_tx.sdc, Line 286).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 286).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'linkregs[l_reg][0][head_ptr][15]' (File ../dma_controller_tx.sdc, Line 287).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 287).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'linkregs[l_reg][0][head_ptr][14]' (File ../dma_controller_tx.sdc, Line 288).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 288).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'linkregs[l_reg][0][head_ptr][13]' (File ../dma_controller_tx.sdc, Line 289).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 289).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'linkregs[l_reg][0][head_ptr][12]' (File ../dma_controller_tx.sdc, Line 290).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 290).

Message <TCLCMD-917> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this. (File ../dma_controller_tx.sdc, Line 291).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 291).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 292).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 293).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 294).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 295).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 296).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 297).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 298).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 299).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 300).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 301).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 302).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 303).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 304).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 305).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 306).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 307).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 308).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 309).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 310).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 311).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 312).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 313).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 314).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 315).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 316).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 317).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 318).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 319).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 320).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 321).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 322).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 323).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 324).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 325).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 326).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 327).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 328).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 329).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 330).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 331).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 332).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 333).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 334).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 335).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 336).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 337).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 338).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 339).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 340).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 341).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 342).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 343).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 344).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 345).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 346).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 347).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 348).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 349).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 350).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 351).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 352).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 353).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 354).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 355).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 356).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 357).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 358).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 359).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 360).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 361).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 362).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 363).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 364).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 365).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 366).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 367).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 368).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 369).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 370).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 371).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 372).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 373).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 374).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 375).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 376).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 377).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 378).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 379).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 380).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 381).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 382).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 383).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 384).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 385).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 386).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 387).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 388).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 389).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 390).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 391).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 392).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 393).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 394).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 395).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 396).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 397).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 398).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 399).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 400).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 401).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 402).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 403).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 404).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 405).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 406).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 407).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 408).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 409).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 410).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 411).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 412).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 413).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 414).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 415).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 416).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 417).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 418).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 419).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 420).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 421).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 422).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 423).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 424).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 425).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 426).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 427).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 428).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 429).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 430).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 431).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 432).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 433).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 434).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 435).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 436).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 437).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 438).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 439).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 440).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 441).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 442).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 443).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 444).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 445).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 446).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 447).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 448).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 449).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 450).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 451).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 452).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 453).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 454).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 455).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 456).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 457).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 458).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 459).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 460).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 461).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 462).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 463).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 464).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 465).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 466).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 467).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 468).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 469).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 470).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 471).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 472).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 473).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 474).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 475).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 476).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 477).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 478).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 479).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 480).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 481).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 482).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 483).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 484).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 485).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 486).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 487).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 488).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 489).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 490).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 491).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 492).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 493).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 494).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 495).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 496).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 497).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 498).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 499).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 500).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 501).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 502).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 503).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 504).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 505).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 506).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 507).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 508).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 509).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 510).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 511).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 512).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 513).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 514).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 515).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 516).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 517).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 518).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 519).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 520).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 521).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 522).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 523).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 524).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 525).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 526).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 527).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 528).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 529).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 530).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 531).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 532).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 533).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 534).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 535).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 536).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 537).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 538).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 539).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 540).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 541).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 542).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 543).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 544).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 545).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 546).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 547).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 548).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 549).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 550).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 551).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 552).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 553).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 554).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 555).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 556).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 557).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 558).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 559).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 560).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 561).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 562).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 563).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 564).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 565).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 566).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 567).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 568).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 569).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 570).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 571).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 572).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 573).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 574).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 575).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 576).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 577).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 578).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 579).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 580).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 581).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 582).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 583).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 584).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 585).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 586).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 587).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 588).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 589).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 590).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 591).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 592).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 593).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 594).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 595).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 596).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 597).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 598).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 599).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 600).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 601).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 602).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 603).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 604).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 605).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 606).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 607).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 608).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 609).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 610).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 611).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 612).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 613).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 614).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 615).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 616).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 617).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 618).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 619).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 620).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 621).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 622).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 623).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 624).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 625).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 626).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 627).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 628).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 629).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 630).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 631).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 632).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 633).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 634).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 635).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 636).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 637).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 638).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 639).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 640).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 641).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 642).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 643).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 644).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 645).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 646).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 647).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 648).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 649).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 650).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 651).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 652).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 653).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 654).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 655).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 656).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 657).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 658).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 659).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 660).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 661).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 662).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 663).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 664).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 665).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 666).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 667).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 668).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 669).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 670).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 671).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 672).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 673).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 674).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 675).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 676).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 677).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 678).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 679).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 680).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 681).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 682).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 683).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 684).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 685).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 686).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 687).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 688).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 689).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 690).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 691).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 692).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 693).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 694).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 695).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 696).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 697).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 698).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 699).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 700).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 701).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 702).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 703).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 704).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 705).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 706).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 707).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 708).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 709).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 710).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 711).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 712).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 713).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 714).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 715).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 716).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 717).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 718).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 719).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 720).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 721).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 722).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 723).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 724).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 725).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 726).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 727).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 728).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 729).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 730).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 731).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 732).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 733).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 734).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 735).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 736).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 737).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 738).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 739).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 740).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 741).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 742).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 743).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 744).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 745).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 746).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 747).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 748).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 749).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 750).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 751).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 752).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 753).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 754).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 755).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 756).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 757).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 758).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 759).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 760).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 761).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 762).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 763).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 764).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 765).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 766).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 767).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 768).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 769).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 770).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 771).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 772).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 773).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 774).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 775).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 776).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 777).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 778).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 779).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 780).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 781).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 782).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 783).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 784).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 785).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 786).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 787).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 788).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 789).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 790).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 791).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 792).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 793).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 794).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 795).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 796).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 797).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 798).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 799).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 800).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 801).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 802).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 803).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 804).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 805).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 806).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 807).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 808).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 809).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 810).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 811).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 812).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 813).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 814).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 815).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 816).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 817).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 818).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 819).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 820).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 821).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 822).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 823).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 824).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 825).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 826).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 827).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 828).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 829).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 830).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 831).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 832).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 833).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 834).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 835).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 836).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 837).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 838).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 839).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 840).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 841).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 842).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 843).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 844).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 845).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 846).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 847).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 848).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 849).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 850).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 851).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 852).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 853).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 854).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 855).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 856).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 857).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 858).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 859).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 860).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 861).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 862).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 863).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 864).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 865).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 866).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 867).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 868).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 869).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 870).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 871).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 872).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 873).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 874).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 875).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 876).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 877).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 878).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 879).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 880).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 881).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 882).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 883).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 884).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 885).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 886).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 887).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 888).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 889).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 890).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 891).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 892).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 893).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 894).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 895).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 896).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 897).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 898).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 899).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 900).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 901).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 902).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 903).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 904).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 905).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 906).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 907).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 908).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 909).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 910).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 911).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 912).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 913).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 914).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 915).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 916).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 917).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 918).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 919).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 920).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 921).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 922).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 923).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 924).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 925).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 926).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 927).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 928).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 929).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 930).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 931).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 932).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 933).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 934).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 935).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 936).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 937).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 938).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 939).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 940).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 941).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 942).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 943).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 944).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 945).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 946).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 947).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 948).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 949).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 950).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 951).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 952).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 953).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 954).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 955).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 956).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 957).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 958).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 959).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 960).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 961).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 962).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 963).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 964).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 965).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 966).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 967).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 968).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 969).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 970).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 971).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 972).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 973).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 974).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 975).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 976).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 977).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 978).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 979).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 980).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 981).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 982).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 983).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 984).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 985).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 986).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 987).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 988).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 989).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 990).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 991).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 992).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 993).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 994).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 995).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 996).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 997).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 998).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 999).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1000).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1001).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1002).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1003).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1004).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1005).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1006).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1007).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1008).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1009).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1010).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1011).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1012).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1013).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1014).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1015).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1016).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1017).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1018).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1019).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1020).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1021).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1022).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1023).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1024).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1025).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1026).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1027).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1028).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1029).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1030).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1031).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1032).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1033).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1034).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1035).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1036).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1037).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1038).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1039).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1040).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1041).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1042).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1043).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1044).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1045).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1046).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1047).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1048).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1049).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1050).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1051).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1052).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1053).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1054).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1055).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1056).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1057).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1058).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1059).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1060).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1061).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1062).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1063).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1064).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1065).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1066).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1067).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1068).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1069).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1070).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1071).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1072).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1073).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1074).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1075).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1076).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1077).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1078).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1079).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1080).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1081).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1082).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1083).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1084).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1085).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1086).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1087).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1088).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1089).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1090).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1091).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1092).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1093).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1094).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1095).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1096).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1097).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1098).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1099).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1100).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1101).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1102).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1103).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1104).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1105).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1106).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1107).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1108).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1109).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1110).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1111).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1112).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1113).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1114).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1115).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1116).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1117).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1118).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1119).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1120).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1121).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1122).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1123).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1124).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1125).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1126).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1127).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1128).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1129).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1130).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1131).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1132).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1133).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1134).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1135).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1136).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1137).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1138).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1139).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1140).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1141).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1142).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1143).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1144).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1145).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1146).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1147).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1148).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1149).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1150).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1151).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1152).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1153).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1154).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1155).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1156).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1157).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1158).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1159).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1160).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1161).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1162).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1163).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1164).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1165).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1166).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1167).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1168).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1169).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1170).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1171).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1172).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1173).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1174).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1175).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1176).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1177).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1178).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1179).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1180).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1181).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1182).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1183).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1184).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1185).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1186).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1187).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1188).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1189).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1190).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1191).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1192).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1193).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1194).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1195).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1196).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1197).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1198).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1199).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1200).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1201).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1202).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1203).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1204).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1205).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1206).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1207).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1208).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1209).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1210).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1211).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1212).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1213).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1214).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1215).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1216).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1217).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1218).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1219).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1220).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1221).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1222).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1223).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1224).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1225).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1226).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1227).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1228).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1229).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1230).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1231).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1232).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1233).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1234).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1235).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1236).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1237).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1238).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1239).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1240).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1241).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1242).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1243).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1244).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1245).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1246).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1247).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1248).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1249).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1250).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1251).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1252).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1253).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1254).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1255).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1256).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1257).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1258).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1259).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1260).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1261).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1262).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1263).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1264).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1265).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1266).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1267).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1268).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1269).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1270).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1271).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1272).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1273).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1274).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1275).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1276).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1277).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1278).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1279).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1280).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1281).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1282).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1283).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1284).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1285).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1286).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1287).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1288).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1289).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1290).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1291).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1292).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1293).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../dma_controller_tx.sdc, Line 1294).

INFO (CTE): read_dc_script finished with  20 WARNING and 1044 ERROR
WARNING (CTE-25): Line: 8 of File ../dma_controller_tx.sdc : Skipped unsupported command: set_units


*** Read timing constraints (cpu=0:00:00.2 mem=269.4M) ***
Total number of combinational cells: 25
Total number of sequential cells: 4
Total number of tristate cells: 2
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX2 BUFX4
Total number of usable buffers: 2
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INVX2 INVX1 INVX4 INVX8
Total number of usable inverters: 4
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: CLKBUF1 CLKBUF2 CLKBUF3
Total number of identified usable delay cells: 3
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
*info: set bottom ioPad orient R0
Horizontal Layer M1 offset = 190 (guessed)
Vertical Layer M2 offset = 190 (guessed)
Suggestion: specify LAYER OFFSET in LEF file
Reason: hard to extract LAYER OFFSET from standard cells
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF.
Set Input Pin Transition Delay as 120 ps.
PreRoute Cap Scale Factor :        1.00
PreRoute Res Scale Factor :        1.00
PostRoute Cap Scale Factor :       1.00
PostRoute Res Scale Factor :       1.00
PostRoute XCap Scale Factor :      1.00

PreRoute Clock Cap Scale Factor :  1.00	[Derived from postRoute_cap (effortLevel low)]
PreRoute Clock Res Scale Factor :  1.00	[Derived from postRoute_res (effortLevel low)]
PostRoute Clock Cap Scale Factor : 1.00	[Derived from postRoute_cap (effortLevel low)]
PostRoute Clock Res Scale Factor : 1.00	[Derived from postRoute_res (effortLevel low)]
**WARN: (ENCOPT-3465):	The buffer cells were automatically identified. The command setBufFootPrint is ignored. If you want to force the tool to honor this setting, you have to load a footprint file through the loadFootPrint command.
**WARN: (ENCOPT-3466):	The inverter cells were automatically identified. The command setInvFootPrint is ignored. If you want to force the tool to honor this setting, you have to load a footprint file through the loadFootPrint command.
**WARN: (ENCOPT-3467):	The delay cells were automatically identified. The command setDelayFootPrint is ignored. If you want to force the tool to honor this setting, you have to load a footprint file through the loadFootPrint command.
<CMD> floorPlan -r 1.0 0.6 20 20 20 20
Adjusting Core to Left to: 20.1400. Core to Bottom to: 20.1400.
Horizontal Layer M1 offset = 190 (guessed)
Vertical Layer M2 offset = 190 (guessed)
Suggestion: specify LAYER OFFSET in LEF file
Reason: hard to extract LAYER OFFSET from standard cells
<CMD> addRing -spacing_bottom 5 -width_left 5 -width_bottom 5 -width_top 5 -spacing_top 5 -layer_bottom metal5 -width_right 5 -around core -center 1 -layer_top metal5 -spacing_right 5 -spacing_left 5 -layer_right metal6 -layer_left metal6 -nets { gnd vdd }

The power planner created 8 wires.
<CMD_INTERNAL> amoebaPlace
**WARN: (ENCSP-9007):	The command 'amoebaPlace' is obsolete. It has been replaced by 'placeDesign'.
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Extracting macro/IO cell pins and blockage ...... 
Pin and blockage extraction finished
*** Starting "NanoPlace(TM) placement v0.892.2.20 (mem=270.4M)" ...
Options: ignoreScan ignoreSpare pinGuide gpeffort=medium 
**WARN: (ENCSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored. 
Please first define the scan chains before using this option.
#std cell=9733 #block=0 (0 floating + 0 preplaced) #ioInst=0 #net=9865 #term=29607 #term/net=3.00, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=262
stdCell: 9733 single + 0 double + 0 multi
Total standard cell length = 12.0787 (mm), area = 0.0298 (mm^2)
Design contains fractional 20 cells.
Average module density = 0.601.
Density for the design = 0.601.
       = stdcell_area 31786 (29834 um^2) / alloc_area 52920 (49671 um^2).
Pin Density = 0.931.
            = total # of pins 29607 / total Instance area 31786.
Iteration  1: Total net bbox = 5.153e+04 (5.15e+04 0.00e+00)
              Est.  stn bbox = 6.679e+04 (6.68e+04 0.00e+00)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 271.6M
Iteration  2: Total net bbox = 8.027e+04 (4.94e+04 3.09e+04)
              Est.  stn bbox = 1.104e+05 (6.47e+04 4.57e+04)
              cpu = 0:00:00.1 real = 0:00:01.0 mem = 271.6M
Iteration  3: Total net bbox = 5.927e+04 (3.32e+04 2.61e+04)
              Est.  stn bbox = 9.449e+04 (5.37e+04 4.08e+04)
              cpu = 0:00:00.4 real = 0:00:00.0 mem = 271.6M
Iteration  4: Total net bbox = 6.736e+04 (3.40e+04 3.33e+04)
              Est.  stn bbox = 1.097e+05 (5.48e+04 5.49e+04)
              cpu = 0:00:00.5 real = 0:00:00.0 mem = 271.6M
Iteration  5: Total net bbox = 8.138e+04 (4.41e+04 3.73e+04)
              Est.  stn bbox = 1.279e+05 (6.84e+04 5.96e+04)
              cpu = 0:00:00.5 real = 0:00:01.0 mem = 271.6M
Iteration  6: Total net bbox = 8.825e+04 (4.47e+04 4.36e+04)
              Est.  stn bbox = 1.375e+05 (6.86e+04 6.89e+04)
              cpu = 0:00:00.5 real = 0:00:00.0 mem = 271.6M
Iteration  7: Total net bbox = 8.901e+04 (4.54e+04 4.36e+04)
              Est.  stn bbox = 1.390e+05 (7.00e+04 6.89e+04)
              cpu = 0:00:00.1 real = 0:00:01.0 mem = 271.6M
Iteration  8: Total net bbox = 9.586e+04 (4.34e+04 5.24e+04)
              Est.  stn bbox = 1.472e+05 (6.81e+04 7.91e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 272.0M
Iteration  9: Total net bbox = 9.943e+04 (4.86e+04 5.08e+04)
              Est.  stn bbox = 1.510e+05 (7.34e+04 7.76e+04)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 272.1M
Iteration 10: Total net bbox = 1.042e+05 (4.86e+04 5.57e+04)
              Est.  stn bbox = 1.559e+05 (7.34e+04 8.25e+04)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 272.1M
Iteration 11: Total net bbox = 1.095e+05 (5.34e+04 5.60e+04)
              Est.  stn bbox = 1.613e+05 (7.85e+04 8.28e+04)
              cpu = 0:00:00.4 real = 0:00:01.0 mem = 272.3M
Iteration 12: Total net bbox = 1.190e+05 (5.35e+04 6.54e+04)
              Est.  stn bbox = 1.710e+05 (7.86e+04 9.24e+04)
              cpu = 0:00:00.4 real = 0:00:00.0 mem = 272.7M
Iteration 13: Total net bbox = 1.193e+05 (5.35e+04 6.57e+04)
              Est.  stn bbox = 1.713e+05 (7.86e+04 9.27e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 273.1M
Iteration 14: Total net bbox = 1.294e+05 (6.19e+04 6.75e+04)
              Est.  stn bbox = 1.816e+05 (8.73e+04 9.43e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 273.1M
*** cost = 1.294e+05 (6.19e+04 6.75e+04) (cpu for global=0:00:03.9) real=0:00:04.0***
Design contains fractional 20 cells.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.4, Real Time = 0:00:01.0
move report: preRPlace moves 2477 insts, mean move: 0.63 um, max move: 3.99 um
	max move on inst (rd_data_d_reg[19]): (131.48, 89.30) --> (129.96, 91.77)
Placement tweakage begins.
wire length = 1.298e+05 = 6.228e+04 H + 6.753e+04 V
wire length = 1.203e+05 = 5.552e+04 H + 6.482e+04 V
Placement tweakage ends.
move report: wireLenOpt moves 6050 insts, mean move: 3.69 um, max move: 38.57 um
	max move on inst (U4410): (79.04, 109.06) --> (72.58, 141.17)
move report: rPlace moves 1607 insts, mean move: 0.30 um, max move: 3.23 um
	max move on inst (U8451): (50.92, 183.16) --> (50.16, 180.69)
move report: overall moves 6928 insts, mean move: 3.31 um, max move: 38.57 um
	max move on inst (U4410): (79.04, 109.06) --> (72.58, 141.17)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        38.57 um
  inst (U4410) with max move: (79.04, 109.06) -> (72.58, 141.17)
  mean    (X+Y) =         3.31 um
Total instances flipped for legalization: 1386
Total instances moved : 6928
*** cpu=0:00:00.8   mem=276.4M  mem(used)=4.3M***
Total net length = 1.207e+05 (5.556e+04 6.515e+04) (ext = 1.004e+04)
*** End of Placement (cpu=0:00:04.8, real=0:00:05.0, mem=276.4M) ***
Design contains fractional 20 cells.
default core: bins with density >  0.75 =    0 % ( 0 / 90 )
Starting IO pin assignment...
Completed IO pin assignment.
<CMD> sroute -noBlockPins -noPadRings
**WARN: (ENCSR-4053):	SRoute option "-noBlockPins" is obsolete and has been replaced by "-connect". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-connect".
**WARN: (ENCSR-4053):	SRoute option "-noPadRings" is obsolete and has been replaced by "-connect". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-connect".
*** Begin SPECIAL ROUTE on Tue Nov  8 18:55:40 2016 ***
Sroute/fcroute version 8.1.46 promoted on 02/17/2009.
SPECIAL ROUTE ran on directory: /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/syn_ibloc/PnR
SPECIAL ROUTE ran on machine: coe-ee-cad45.sjsuad.sjsu.edu (Linux 4.7.9-200.fc24.x86_64+debug x86_64 3.51Ghz)

Begin option processing ...
(from .sroute_28498.conf) srouteConnectPowerBump set to false
(from .sroute_28498.conf) routeSpecial set to true
(from .sroute_28498.conf) srouteConnectBlockPin set to false
(from .sroute_28498.conf) srouteFollowCorePinEnd set to 3
(from .sroute_28498.conf) srouteJogControl set to "preferWithChanges differentLayer"
(from .sroute_28498.conf) sroutePadPinAllPorts set to true
(from .sroute_28498.conf) sroutePreserveExistingRoutes set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 476.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 22 layers, 10 routing layers, 1 overlap layer
Read in 33 macros, 15 used
Read in 9733 components
  9733 core components: 0 unplaced, 9733 placed, 0 fixed
Read in 1286 physical pins
  1286 physical pins: 0 unplaced, 1286 placed, 0 fixed
Read in 1286 nets
Read in 2 special nets, 2 routed
Read in 20752 terminals
Begin power routing ...
**WARN: (ENCSR-1256):	Net vdd does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net vdd does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
**WARN: (ENCSR-1256):	Net gnd does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net gnd does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 182
  Number of Followpin connections: 91
End power routing: cpu: 0:00:00, real: 0:00:01, peak: 490.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 1286 io pins ...
 Updating DB with 20 via definition ...

sroute post-processing starts at Tue Nov  8 18:55:41 2016
The viaGen is rebuilding shadow vias for net gnd.
sroute post-processing ends at Tue Nov  8 18:55:41 2016

sroute post-processing starts at Tue Nov  8 18:55:41 2016
The viaGen is rebuilding shadow vias for net vdd.
sroute post-processing ends at Tue Nov  8 18:55:41 2016
**WARN: (ENCPP-589):	The power planner detected wires that are close to the standard cell area.
**WARN: (ENCPP-590):	Turn on violation markers and run verifyGeometry to display violation details.
sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:1
sroute: Total Memory used = 0.01 megs
sroute: Total Peak Memory used = 276.44 megs
<CMD> trialRoute
*** Starting trialRoute (mem=276.4M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -noPinGuide

routingBox: (0 0) (527640 524880)
coreBox:    (40280 40280) (487640 484880)

Phase 1a route (0:00:00.1 281.8M):
Est net length = 1.966e+05um = 9.596e+04H + 1.007e+05V
Usage: (16.5%H 17.4%V) = (1.069e+05um 1.660e+05um) = (111103 67575)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 283.1M):
Usage: (16.4%H 17.4%V) = (1.067e+05um 1.660e+05um) = (110953 67575)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 283.1M):
Usage: (16.4%H 17.4%V) = (1.065e+05um 1.660e+05um) = (110706 67590)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 283.1M):
Usage: (16.4%H 17.4%V) = (1.065e+05um 1.660e+05um) = (110706 67589)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 283.7M):
Usage: (16.4%H 17.4%V) = (1.065e+05um 1.660e+05um) = (110706 67589)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (16.4%H 17.4%V) = (1.065e+05um 1.660e+05um) = (110706 67589)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  3:	0	 0.00%	105	 0.37%
  4:	0	 0.00%	437	 1.53%
  5:	0	 0.00%	704	 2.46%
  6:	0	 0.00%	949	 3.32%
  7:	0	 0.00%	1624	 5.69%
  8:	0	 0.00%	2393	 8.38%
  9:	0	 0.00%	3256	11.40%
 10:	1	 0.00%	3647	12.77%
 11:	257	 0.90%	3621	12.68%
 12:	533	 1.87%	4029	14.11%
 13:	1348	 4.72%	2961	10.37%
 14:	753	 2.64%	1651	 5.78%
 15:	904	 3.17%	1217	 4.26%
 16:	728	 2.55%	818	 2.86%
 17:	1947	 6.82%	0	 0.00%
 18:	2551	 8.93%	0	 0.00%
 19:	3195	11.19%	0	 0.00%
 20:	16343	57.22%	1148	 4.02%

Global route (cpu=0.2s real=0.0s 282.5M)
Phase 1l route (0:00:00.3 282.3M):


*** After '-updateRemainTrks' operation: 

Usage: (16.7%H 17.9%V) = (1.083e+05um 1.709e+05um) = (112562 69581)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  1:	0	 0.00%	1	 0.00%
  2:	0	 0.00%	11	 0.04%
  3:	0	 0.00%	160	 0.56%
  4:	0	 0.00%	533	 1.87%
  5:	0	 0.00%	806	 2.82%
  6:	0	 0.00%	1013	 3.55%
  7:	0	 0.00%	1644	 5.76%
  8:	0	 0.00%	2350	 8.23%
  9:	0	 0.00%	3133	10.97%
 10:	3	 0.01%	3599	12.60%
 11:	259	 0.91%	3575	12.52%
 12:	539	 1.89%	3981	13.94%
 13:	1364	 4.78%	2937	10.28%
 14:	770	 2.70%	1634	 5.72%
 15:	945	 3.31%	1219	 4.27%
 16:	772	 2.70%	816	 2.86%
 17:	2011	 7.04%	0	 0.00%
 18:	2597	 9.09%	0	 0.00%
 19:	3231	11.31%	0	 0.00%
 20:	16069	56.26%	1148	 4.02%



*** Completed Phase 1 route (0:00:00.6 280.7M) ***


Total length: 2.058e+05um, number of vias: 61336
M1(H) length: 1.949e+03um, number of vias: 29345
M2(V) length: 6.823e+04um, number of vias: 26959
M3(H) length: 9.356e+04um, number of vias: 4466
M4(V) length: 3.652e+04um, number of vias: 333
M5(H) length: 1.800e+03um, number of vias: 226
M6(V) length: 3.702e+03um, number of vias: 5
M7(H) length: 2.100e+00um, number of vias: 1
M8(V) length: 7.600e-01um, number of vias: 1
M9(H) length: 8.050e-01um, number of vias: 0
M10(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.3 286.3M) ***

*** Finished all Phases (cpu=0:00:00.9 mem=286.3M) ***
Peak Memory Usage was 287.1M 
*** Finished trialRoute (cpu=0:00:00.9 mem=286.3M) ***

<CMD> buildTimingGraph
<CMD_INTERNAL> setCteReport
<CMD> report_timing -nworst  10 -net > timing.rep.1.placed
Extraction called for design 'dma_controller_tx' of instances=9733 and nets=10891 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design dma_controller_tx.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 287.301M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 297.3M, InitMEM = 297.3M)
Number of Loop : 0
Start delay calculation (mem=297.324M)...
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M2_M1_via' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M3_M2_via' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M4_M3_via' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M5_M4_via' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M6_M5_via' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M7_M6_via' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M9_M8_via' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M8_M7_via' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
Delay calculation completed. (cpu=0:00:00.4 real=0:00:00.0 mem=301.332M 0)
*** CDM Built up (cpu=0:00:00.6  real=0:00:00.0  mem= 301.3M) ***
<CMD> setOptMode -mediumEffort -fixDRC -addPortAsNeeded
**WARN: (ENCTCM-70):	Option "-fixDRC" for command setOptMode is obsolete and has been replaced by "-fixDrc true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-fixDrc true".
**WARN: (ENCTCM-70):	Option "-addPortAsNeeded" for command setOptMode is obsolete and has been replaced by "-addPortAsNeeded true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-addPortAsNeeded true".
<CMD> optDesign -preCTS
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 300.8M **
*** Change effort level medium to high ***
Added -handlePreroute to trialRouteMode
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0.0; extra slack 0.1
Hold Target Slack: user slack 0.0
**WARN: (ENCOPT-3195):	Changed analysis mode: setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=294.5M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=294.5M) ***


------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.876  |
|           TNS (ns):|-691.733 |
|    Violating Paths:|  1279   |
|          All Paths:|  2452   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   3347 (3347)    |   -0.180   |   3347 (3347)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.064%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 301.4M **
*** Starting optimizing excluded clock nets MEM= 301.4M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 301.4M) ***
Info: 1 clock net  excluded from IPO operation.
Design contains fractional 20 cells.
Design contains fractional 20 cells.

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=302.9M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.876  |
|           TNS (ns):|-691.733 |
|    Violating Paths:|  1279   |
|          All Paths:|  2452   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   3347 (3347)    |   -0.180   |   3347 (3347)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.064%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 302.9M **
*info: Start fixing DRV (Mem = 302.89M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -noSensitivity -backward -reduceBuffer -maxIter 1
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (302.9M)
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 1026 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=302.9M) ***
*info: There are 2 candidate Buffer cells
*info: There are 4 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.600642
Start fixing design rules ... (0:00:00.1 303.0M)
Done fixing design rule (0:00:03.0 304.9M)

Summary:
23 buffers added on 5 nets (with 43 drivers resized)

Density after buffering = 0.601379
Design contains fractional 20 cells.
default core: bins with density >  0.75 =    0 % ( 0 / 90 )
Design contains fractional 20 cells.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.3, Real Time = 0:00:00.0
move report: preRPlace moves 184 insts, mean move: 0.45 um, max move: 2.85 um
	max move on inst (FE_OFC14_clks_rst): (91.58, 72.01) --> (91.96, 74.48)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 184 insts, mean move: 0.45 um, max move: 2.85 um
	max move on inst (FE_OFC14_clks_rst): (91.58, 72.01) --> (91.96, 74.48)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         2.85 um
  inst (FE_OFC14_clks_rst) with max move: (91.58, 72.01) -> (91.96, 74.48)
  mean    (X+Y) =         0.45 um
Total instances moved : 184
*** cpu=0:00:00.3   mem=305.0M  mem(used)=0.1M***
Ripped up 0 affected routes.
*** Completed dpFixDRCViolation (0:00:03.4 305.0M)

Re-routed 71 nets
Extraction called for design 'dma_controller_tx' of instances=9756 and nets=10914 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design dma_controller_tx.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 304.965M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 304.9M, InitMEM = 304.9M)
Number of Loop : 0
Start delay calculation (mem=304.910M)...
Delay calculation completed. (cpu=0:00:00.4 real=0:00:01.0 mem=304.910M 0)
*** CDM Built up (cpu=0:00:00.5  real=0:00:01.0  mem= 304.9M) ***
*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max cap violations:    3315
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    3347
*info:   Prev Max tran violations:   0
*info:
*info: Completed fixing DRV (CPU Time = 0:00:04, Mem = 304.91M).

------------------------------------------------------------
     Summary (cpu=0.07min real=0.07min mem=304.9M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.876  |
|           TNS (ns):|-675.485 |
|    Violating Paths:|  1356   |
|          All Paths:|  2452   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   3315 (3315)    |   -0.017   |   3315 (3315)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.138%
------------------------------------------------------------
**optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 304.9M **
*** Starting optFanout (304.9M)
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 1026 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=304.9M) ***
Start fixing timing ... (0:00:00.1 304.9M)

Start clock batches slack = -0.876ns
End batches slack = -0.200ns
*info: Buffered 0 large fanout net (> 100 terms)
Done fixing timing (0:00:01.8 306.5M)

Summary:
709 buffers added on 74 nets (with 13 drivers resized)

5 nets rebuffered with 17 inst removed and 192 inst added
Density after buffering = 0.633985
Design contains fractional 20 cells.
default core: bins with density >  0.75 = 2.22 % ( 2 / 90 )
Design contains fractional 20 cells.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.4, Real Time = 0:00:00.0
move report: preRPlace moves 2152 insts, mean move: 0.62 um, max move: 3.99 um
	max move on inst (FE_OFC634_n10827): (128.44, 72.01) --> (126.92, 69.54)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 2152 insts, mean move: 0.62 um, max move: 3.99 um
	max move on inst (FE_OFC634_n10827): (128.44, 72.01) --> (126.92, 69.54)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         3.99 um
  inst (FE_OFC634_n10827) with max move: (128.44, 72.01) -> (126.92, 69.54)
  mean    (X+Y) =         0.62 um
Total instances moved : 2152
*** cpu=0:00:00.4   mem=306.5M  mem(used)=0.0M***
Ripped up 0 affected routes.
*** Completed optFanout (0:00:02.4 306.5M)

Re-routed 0 nets
Extraction called for design 'dma_controller_tx' of instances=10448 and nets=11606 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design dma_controller_tx.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 306.453M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 305.2M, InitMEM = 305.2M)
Number of Loop : 0
Start delay calculation (mem=305.230M)...
Delay calculation completed. (cpu=0:00:00.3 real=0:00:00.0 mem=305.230M 0)
*** CDM Built up (cpu=0:00:00.5  real=0:00:01.0  mem= 305.2M) ***

------------------------------------------------------------
     Summary (cpu=0.05min real=0.05min mem=305.2M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.211  |
|           TNS (ns):| -3.746  |
|    Violating Paths:|   44    |
|          All Paths:|  2452   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   3315 (3315)    |   -0.017   |   3315 (3315)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 63.332%
------------------------------------------------------------
**optDesign ... cpu = 0:00:09, real = 0:00:09, mem = 305.2M **
*** Timing NOT met, worst failing slack is -0.211
*** Check timing (0:00:00.0)
************ Recovering area ***************
Info: 1 clock net  excluded from IPO operation.
*** Starting Area Reclaim ***
** Density before area reclaim = 63.332% **

*** starting 1-st reclaim pass: 9287 instances 
*** starting 2-nd reclaim pass: 9064 instances 
*** starting 3-rd reclaim pass: 4419 instances 
*** starting 4-th reclaim pass: 340 instances 
*** starting 5-th reclaim pass: 21 instances 


** Area Reclaim Summary: Buffer Deletion = 81 Declone = 142 Downsize = 1048 **
** Density Change = 2.267% **
** Density after area reclaim = 61.066% **
*** Finished Area Reclaim (0:00:02.5) ***
*** Starting sequential cell resizing ***
Design contains fractional 20 cells.
Design contains fractional 20 cells.
density before resizing = 61.066%
Design contains fractional 20 cells.
*summary:      0 instances changed cell type
density after resizing = 61.066%
*** Finish sequential cell resizing (cpu=0:00:00.2 mem=305.3M) ***
Design contains fractional 20 cells.
Design contains fractional 20 cells.
density before resizing = 61.066%
* summary of transition time violation fixes:
*summary:      1 instance  changed cell type
density after resizing = 61.067%
Design contains fractional 20 cells.
default core: bins with density >  0.75 =    0 % ( 0 / 90 )
Design contains fractional 20 cells.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.2, Real Time = 0:00:00.0
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.2   mem=305.3M  mem(used)=0.0M***
Ripped up 0 affected routes.
*** Starting trialRoute (mem=305.3M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (527640 524880)
coreBox:    (40280 40280) (487640 484880)

Phase 1a route (0:00:00.1 305.3M):
Est net length = 2.024e+05um = 9.888e+04H + 1.035e+05V
Usage: (17.0%H 18.0%V) = (1.102e+05um 1.714e+05um) = (114640 69763)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 305.3M):
Usage: (17.0%H 18.0%V) = (1.101e+05um 1.714e+05um) = (114481 69763)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 305.3M):
Usage: (16.9%H 18.0%V) = (1.099e+05um 1.714e+05um) = (114276 69765)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 305.3M):
Usage: (16.9%H 18.0%V) = (1.099e+05um 1.714e+05um) = (114276 69765)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 305.3M):
Usage: (16.9%H 18.0%V) = (1.099e+05um 1.714e+05um) = (114276 69765)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (16.9%H 18.0%V) = (1.099e+05um 1.714e+05um) = (114276 69765)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  2:	0	 0.00%	1	 0.00%
  3:	0	 0.00%	102	 0.36%
  4:	0	 0.00%	445	 1.56%
  5:	0	 0.00%	708	 2.48%
  6:	0	 0.00%	1020	 3.57%
  7:	0	 0.00%	1652	 5.78%
  8:	0	 0.00%	2552	 8.94%
  9:	0	 0.00%	3332	11.67%
 10:	4	 0.01%	3680	12.89%
 11:	258	 0.90%	3574	12.51%
 12:	546	 1.91%	3976	13.92%
 13:	1412	 4.94%	2891	10.12%
 14:	819	 2.87%	1594	 5.58%
 15:	973	 3.41%	1085	 3.80%
 16:	760	 2.66%	800	 2.80%
 17:	1991	 6.97%	0	 0.00%
 18:	2641	 9.25%	0	 0.00%
 19:	3203	11.21%	0	 0.00%
 20:	15953	55.86%	1148	 4.02%

Global route (cpu=0.2s real=0.0s 305.3M)
Phase 1l route (0:00:00.3 305.3M):


*** After '-updateRemainTrks' operation: 

Usage: (17.2%H 18.5%V) = (1.118e+05um 1.767e+05um) = (116256 71899)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  2:	0	 0.00%	3	 0.01%
  3:	0	 0.00%	154	 0.54%
  4:	0	 0.00%	553	 1.94%
  5:	0	 0.00%	820	 2.87%
  6:	0	 0.00%	1114	 3.90%
  7:	0	 0.00%	1676	 5.87%
  8:	0	 0.00%	2516	 8.81%
  9:	0	 0.00%	3197	11.19%
 10:	8	 0.03%	3606	12.63%
 11:	263	 0.92%	3500	12.25%
 12:	554	 1.94%	3940	13.80%
 13:	1437	 5.03%	2866	10.04%
 14:	848	 2.97%	1583	 5.54%
 15:	984	 3.45%	1086	 3.80%
 16:	814	 2.85%	798	 2.79%
 17:	2081	 7.29%	0	 0.00%
 18:	2677	 9.37%	0	 0.00%
 19:	3214	11.25%	0	 0.00%
 20:	15680	54.90%	1148	 4.02%



*** Completed Phase 1 route (0:00:00.5 305.3M) ***


Total length: 2.118e+05um, number of vias: 63620
M1(H) length: 1.941e+03um, number of vias: 30329
M2(V) length: 6.948e+04um, number of vias: 28082
M3(H) length: 9.550e+04um, number of vias: 4573
M4(V) length: 3.752e+04um, number of vias: 381
M5(H) length: 2.818e+03um, number of vias: 248
M6(V) length: 4.557e+03um, number of vias: 5
M7(H) length: 2.100e+00um, number of vias: 1
M8(V) length: 7.600e-01um, number of vias: 1
M9(H) length: 8.050e-01um, number of vias: 0
M10(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.3 305.5M) ***

*** Finished all Phases (cpu=0:00:00.9 mem=305.5M) ***
Peak Memory Usage was 309.4M 
*** Finished trialRoute (cpu=0:00:00.9 mem=305.5M) ***

Extraction called for design 'dma_controller_tx' of instances=10225 and nets=11383 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design dma_controller_tx.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 298.961M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 305.5M, InitMEM = 305.5M)
Number of Loop : 0
Start delay calculation (mem=305.477M)...
Delay calculation completed. (cpu=0:00:00.4 real=0:00:01.0 mem=305.477M 0)
*** CDM Built up (cpu=0:00:00.5  real=0:00:01.0  mem= 305.5M) ***

------------------------------------------------------------
     Summary (cpu=0.08min real=0.08min mem=305.5M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.099  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  2452   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   3315 (3315)    |   -0.018   |   3315 (3315)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.067%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:14, real = 0:00:14, mem = 305.5M **
*info: Start fixing DRV (Mem = 305.48M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -noSensitivity -backward -reduceBuffer -secondPreCtsDrv -maxIter 1
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (305.5M)
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 1026 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=305.5M) ***
Start fixing design rules ... (0:00:00.1 305.5M)
Done fixing design rule (0:00:00.3 305.5M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.610667
*** Completed dpFixDRCViolation (0:00:00.3 305.5M)

*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max cap violations:    3315
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    3315
*info:   Prev Max tran violations:   0
*info: Start fixing DRV while maintaining existing placement ...
*** Starting dpFixDRCViolation (305.5M)
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 1026 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=305.5M) ***
Start fixing design rules ... (0:00:00.1 305.5M)
Done fixing design rule (0:00:00.2 305.6M)

Summary:
6 buffers added on 6 nets (with 0 driver resized)

Density after buffering = 0.611007
Design contains fractional 20 cells.
default core: bins with density >  0.75 =    0 % ( 0 / 90 )
Design contains fractional 20 cells.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.2, Real Time = 0:00:00.0
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.2   mem=305.6M  mem(used)=0.0M***
Ripped up 0 affected routes.
*** Completed dpFixDRCViolation (0:00:00.6 305.6M)

Re-routed 12 nets
Extraction called for design 'dma_controller_tx' of instances=10231 and nets=11389 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design dma_controller_tx.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 305.551M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 305.6M, InitMEM = 305.6M)
Number of Loop : 0
Start delay calculation (mem=305.551M)...
Delay calculation completed. (cpu=0:00:00.4 real=0:00:01.0 mem=305.551M 0)
*** CDM Built up (cpu=0:00:00.5  real=0:00:01.0  mem= 305.6M) ***
*info: DRV Fixing Iteration 2.
*info: Remaining violations:
*info:   Max cap violations:    3315
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    3315
*info:   Prev Max tran violations:   0
*info:
*info: Completed fixing DRV (CPU Time = 0:00:02, Mem = 305.55M).

------------------------------------------------------------
     Summary (cpu=0.03min real=0.03min mem=305.6M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.099  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  2452   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   3315 (3315)    |   -0.018   |   3315 (3315)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.101%
------------------------------------------------------------
**optDesign ... cpu = 0:00:16, real = 0:00:16, mem = 305.6M **
*** Timing NOT met, worst failing slack is 0.099
*** Check timing (0:00:00.0)

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=305.6M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.099  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  2452   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   3315 (3315)    |   -0.018   |   3315 (3315)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.101%
------------------------------------------------------------
**optDesign ... cpu = 0:00:16, real = 0:00:16, mem = 305.6M **
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
*** Timing Is met
*** Check timing (0:00:00.1)
*** Starting trialRoute (mem=305.6M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (527640 524880)
coreBox:    (40280 40280) (487640 484880)

Phase 1a route (0:00:00.1 307.8M):
Est net length = 2.024e+05um = 9.891e+04H + 1.035e+05V
Usage: (17.0%H 18.0%V) = (1.103e+05um 1.714e+05um) = (114676 69772)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.1 309.1M):
Usage: (17.0%H 18.0%V) = (1.101e+05um 1.714e+05um) = (114523 69772)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.1 309.1M):
Usage: (16.9%H 18.0%V) = (1.099e+05um 1.714e+05um) = (114308 69774)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.1 309.1M):
Usage: (16.9%H 18.0%V) = (1.099e+05um 1.714e+05um) = (114308 69774)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 309.6M):
Usage: (16.9%H 18.0%V) = (1.099e+05um 1.714e+05um) = (114308 69774)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (16.9%H 18.0%V) = (1.099e+05um 1.714e+05um) = (114308 69774)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  2:	0	 0.00%	2	 0.01%
  3:	0	 0.00%	99	 0.35%
  4:	0	 0.00%	439	 1.54%
  5:	0	 0.00%	715	 2.50%
  6:	0	 0.00%	1032	 3.61%
  7:	0	 0.00%	1645	 5.76%
  8:	0	 0.00%	2547	 8.92%
  9:	0	 0.00%	3350	11.73%
 10:	0	 0.00%	3678	12.88%
 11:	255	 0.89%	3528	12.35%
 12:	534	 1.87%	3997	14.00%
 13:	1371	 4.80%	2910	10.19%
 14:	814	 2.85%	1590	 5.57%
 15:	960	 3.36%	1080	 3.78%
 16:	794	 2.78%	800	 2.80%
 17:	2012	 7.04%	0	 0.00%
 18:	2654	 9.29%	0	 0.00%
 19:	3200	11.20%	0	 0.00%
 20:	15966	55.90%	1148	 4.02%

Global route (cpu=0.2s real=1.0s 308.3M)
Phase 1l route (0:00:00.3 307.6M):


*** After '-updateRemainTrks' operation: 

Usage: (17.2%H 18.5%V) = (1.119e+05um 1.767e+05um) = (116301 71928)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  2:	0	 0.00%	8	 0.03%
  3:	0	 0.00%	154	 0.54%
  4:	0	 0.00%	533	 1.87%
  5:	0	 0.00%	855	 2.99%
  6:	0	 0.00%	1098	 3.84%
  7:	0	 0.00%	1691	 5.92%
  8:	0	 0.00%	2491	 8.72%
  9:	0	 0.00%	3221	11.28%
 10:	1	 0.00%	3597	12.59%
 11:	263	 0.92%	3455	12.10%
 12:	537	 1.88%	3969	13.90%
 13:	1404	 4.92%	2881	10.09%
 14:	836	 2.93%	1580	 5.53%
 15:	985	 3.45%	1081	 3.79%
 16:	850	 2.98%	798	 2.79%
 17:	2083	 7.29%	0	 0.00%
 18:	2703	 9.46%	0	 0.00%
 19:	3215	11.26%	0	 0.00%
 20:	15683	54.91%	1148	 4.02%



*** Completed Phase 1 route (0:00:00.6 306.1M) ***


Total length: 2.119e+05um, number of vias: 63663
M1(H) length: 1.944e+03um, number of vias: 30341
M2(V) length: 6.934e+04um, number of vias: 28049
M3(H) length: 9.577e+04um, number of vias: 4614
M4(V) length: 3.744e+04um, number of vias: 385
M5(H) length: 2.558e+03um, number of vias: 267
M6(V) length: 4.816e+03um, number of vias: 5
M7(H) length: 2.100e+00um, number of vias: 1
M8(V) length: 7.600e-01um, number of vias: 1
M9(H) length: 8.050e-01um, number of vias: 0
M10(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.3 305.6M) ***

*** Finished all Phases (cpu=0:00:01.0 mem=305.6M) ***
Peak Memory Usage was 312.3M 
*** Finished trialRoute (cpu=0:00:01.1 mem=305.6M) ***

Extraction called for design 'dma_controller_tx' of instances=10231 and nets=11389 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design dma_controller_tx.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 299.035M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 305.6M, InitMEM = 305.6M)
Number of Loop : 0
Start delay calculation (mem=305.551M)...
Delay calculation completed. (cpu=0:00:00.4 real=0:00:00.0 mem=305.551M 0)
*** CDM Built up (cpu=0:00:00.6  real=0:00:01.0  mem= 305.6M) ***
*** Timing Is met
*** Check timing (0:00:00.7)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:18, real = 0:00:18, mem = 305.6M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.099  |  1.553  |  0.105  |  0.333  |  0.099  |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |    0    |   N/A   |
|          All Paths:|  2452   |  1161   |  2322   |   130   |   64    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   3315 (3315)    |   -0.018   |   3315 (3315)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.101%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:18, real = 0:00:19, mem = 306.5M **
**WARN: (ENCOPT-3195):	Changed analysis mode: setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
*** Finished optDesign ***
<CMD_INTERNAL> initECO ./ipo1.txt
**ERROR: (ENCOPT-513):	'fixSetupViolation' is obsolete. Use the 'optDesign' command instead
<CMD_INTERNAL> endECO
<CMD> buildTimingGraph
<CMD_INTERNAL> setCteReport
<CMD> report_timing -nworst  10 -net > timing.rep.2.ipo1
<CMD> createClockTreeSpec -output encounter.cts -bufFootprint buf -invFootprint inv
Checking spec file integrity...

******* createClockTreeSpec begin *******
Options:  -output encounter.cts -bufFootprint buf -invFootprint inv 
**WARN: (ENCCK-7001):	Option '-bufFootprint' for command 'createClockTreeSpec' is obsolete. Use '-bufferList' option as an alternative. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future release, update your script to use '-bufferList'.
**WARN: (ENCCK-412):	-bufFootprint is ignored in createClockTreeSpec since in this release the buffer footprint name is automatically generated and provided to this command. If you want to specify a specific list of cells to be used by CTS, please use -bufferList option.
**WARN: (ENCCK-7001):	Option '-invFootprint' for command 'createClockTreeSpec' is obsolete. Use '-bufferList' option as an alternative. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future release, update your script to use '-bufferList'.
**WARN: (ENCCK-415):	-invFootprint is ignored in createClockTreeSpec while dbgGPSAutoCellFunction is set.
CTE Mode
New Clock Spec Generation is ON.
New CTE tracing is ON.
Handle Multi Mode on mixed active views: default_view_hold default_view_setup.
Total 1 clock roots are extracted.
createClockTreeSpec invoking cleanupSpecifyClockTree
Checking spec file integrity...

Reading clock tree spec file 'encounter.cts' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.208861(V=0.194667 H=0.223055) (ff/um) [0.00010443]
Est. Res                : 2.67857(V=1.78571 H=3.57143)(ohm/um) [0.00133929]
Est. Via Res            : 4(ohm) [8]
Est. Via Cap            : 0.0684459(ff)
M1(H) w=0.065(um) s=0.065(um) p=0.19(um) es=0.315(um) cap=0.219(ff/um) res=5.85(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.07(um) s=0.075(um) p=0.19(um) es=0.31(um) cap=0.222(ff/um) res=3.57(ohm/um) viaRes=4(ohm) viaCap=0.0790658(ff)
M3(H) w=0.07(um) s=0.07(um) p=0.19(um) es=0.31(um) cap=0.223(ff/um) res=3.57(ohm/um) viaRes=4(ohm) viaCap=0.0797668(ff)
M4(V) w=0.14(um) s=0.14(um) p=0.285(um) es=0.43(um) cap=0.195(ff/um) res=1.79(ohm/um) viaRes=4(ohm) viaCap=0.0684459(ff)
M5(H) w=0.14(um) s=0.14(um) p=0.285(um) es=0.43(um) cap=0.195(ff/um) res=1.79(ohm/um) viaRes=4(ohm) viaCap=0.0550314(ff)
M6(V) w=0.14(um) s=0.14(um) p=0.285(um) es=0.43(um) cap=0.195(ff/um) res=1.79(ohm/um) viaRes=4(ohm) viaCap=0.0550314(ff)
M7(H) w=0.4(um) s=0.4(um) p=0.855(um) es=1.31(um) cap=0.16(ff/um) res=0.625(ohm/um) viaRes=4(ohm) viaCap=0.0921863(ff)
M8(V) w=0.4(um) s=0.4(um) p=0.855(um) es=1.31(um) cap=0.16(ff/um) res=0.625(ohm/um) viaRes=4(ohm) viaCap=0.129341(ff)
M9(H) w=0.8(um) s=0.8(um) p=1.71(um) es=2.62(um) cap=0.181(ff/um) res=0.262(ohm/um) viaRes=4(ohm) viaCap=0.210491(ff)
M10(V) w=0.8(um) s=0.8(um) p=1.71(um) es=2.62(um) cap=0.151(ff/um) res=0.262(ohm/um) viaRes=0(ohm) viaCap=0(ff)

**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M10. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.208861(V=0.194667 H=0.223055) (ff/um) [0.00010443]
Est. Res                : 2.67857(V=1.78571 H=3.57143)(ohm/um) [0.00133929]
Est. Via Res            : 4(ohm) [8]
Est. Via Cap            : 0.0684459(ff)
M1(H) w=0.065(um) s=0.065(um) p=0.19(um) es=0.315(um) cap=0.219(ff/um) res=5.85(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.07(um) s=0.075(um) p=0.19(um) es=0.31(um) cap=0.222(ff/um) res=3.57(ohm/um) viaRes=4(ohm) viaCap=0.0790658(ff)
M3(H) w=0.07(um) s=0.07(um) p=0.19(um) es=0.31(um) cap=0.223(ff/um) res=3.57(ohm/um) viaRes=4(ohm) viaCap=0.0797668(ff)
M4(V) w=0.14(um) s=0.14(um) p=0.285(um) es=0.43(um) cap=0.195(ff/um) res=1.79(ohm/um) viaRes=4(ohm) viaCap=0.0684459(ff)
M5(H) w=0.14(um) s=0.14(um) p=0.285(um) es=0.43(um) cap=0.195(ff/um) res=1.79(ohm/um) viaRes=4(ohm) viaCap=0.0550314(ff)
M6(V) w=0.14(um) s=0.14(um) p=0.285(um) es=0.43(um) cap=0.195(ff/um) res=1.79(ohm/um) viaRes=4(ohm) viaCap=0.0550314(ff)
M7(H) w=0.4(um) s=0.4(um) p=0.855(um) es=1.31(um) cap=0.16(ff/um) res=0.625(ohm/um) viaRes=4(ohm) viaCap=0.0921863(ff)
M8(V) w=0.4(um) s=0.4(um) p=0.855(um) es=1.31(um) cap=0.16(ff/um) res=0.625(ohm/um) viaRes=4(ohm) viaCap=0.129341(ff)
M9(H) w=0.8(um) s=0.8(um) p=1.71(um) es=2.62(um) cap=0.181(ff/um) res=0.262(ohm/um) viaRes=4(ohm) viaCap=0.210491(ff)
M10(V) w=0.8(um) s=0.8(um) p=1.71(um) es=2.62(um) cap=0.151(ff/um) res=0.262(ohm/um) viaRes=0(ohm) viaCap=0(ff)


****** AutoClockRootPin ******
AutoClockRootPin 1: clks.clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=312.1M) ***
*** End createClockTreeSpec (cpu=0:00:00.1, real=0:00:01.0, mem=312.1M) ***
<CMD> specifyClockTree -clkfile encounter.cts
Redoing specifyClockTree ...
**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M10. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}Checking spec file integrity...
**WARN: (ENCCK-3217):	'specifyClockTree -clkfile' is obsolete. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use 'specifyClockTree -file'.

Reading clock tree spec file 'encounter.cts' ...

**WARN: (ENCCK-661):	Clock clks.clk has multiple definitions in the clock tree specification file.

****** AutoClockRootPin ******
AutoClockRootPin 1: clks.clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=312.2M) ***
<CMD> ckSynthesis -rguide cts.rguide -report report.ctsrpt -macromodel report.ctsmdl -fix_added_buffers
Redoing specifyClockTree ...
**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M10. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}Checking spec file integrity...


ckSynthesis Option :  -rguide cts.rguide -report report.ctsrpt -macromodel report.ctsmdl -fix_added_buffers 
***** Allocate Placement Memory Finished (MEM: 312.840M)

Start to trace clock trees ...
*** Begin Tracer (mem=312.8M) ***
Tracing Clock clks.clk ...
*** End Tracer (mem=313.8M) ***
***** Allocate Obstruction Memory  Finished (MEM: 312.840M)

#############################################################################
#
# Pre-Synthesis Checks and Parameters
#
#############################################################################


Types of Check                                    :          Enabled|Disabled
----------------------------------------------------------------------------

Check cell drive strength                         :          disabled
Check root input transition                       :          disabled
Check pin capacitance                             :          disabled
Check multiple path through MUX                   :          disabled
Check gating depth                                :          disabled
Check placement near clock pins                   :          disabled
Check route blockages over clock pins             :          disabled
Report FIXED, DontUse and DontTouch               :          disabled
clock gating checks                               :          disabled
MacroModel checks                                 :          disabled

Parameters of checking :
CTS uses following values to determine if diagnostic checks are successful.
Use setCTSMode to change default values.
----------------------------------------------------------------------------

1) Pin capacitance check
   Threshold for MaxCap check                     :          90% of constraint (default)
2) Gating depth check
   Maximum gating depth                           :          10 levels (default)
3) Clock gating location check
   Allowed clock gate detour                      :          275.5(um) (default)
   Allowed clock gate sinks' BBOx overlap ratio   :          0.5 (default)
4) Macromodel check
   MacroModel max delay threshold                 :          0.9 (default)
   MacroModel max skew threshold                  :          0.9 (default)
   MacroModel variance step size                  :          100ps  (default)


****** Clock (clks.clk) Diagnostic check Parameters
Assumed driver input transition                   :          26.1(ps) (derived from INVX8)
Threshold for MaxBufTran check                    :          180(ps) derived from 90% (default) MaxBufTran constraint
Threshold for MaxSinkTran check                   :          180(ps) derived from 90% (default) MaxSinkTran constraint
Root Input Transition                             :          [120(ps) 120(ps)]



#############################################################################
#
# Summary of Pre-Synthesis Checks
#
#############################################################################


Types of Check                                    :          Number of warnings
----------------------------------------------------------------------------

Check cell drive strength                         :          0(disabled)
Check root input transition                       :          0(disabled)
Check pin capacitance                             :          0(disabled)
Check multiple path through MUX                   :          0(disabled)
Check gating depth                                :          0(disabled)
Check placement near clock pins                   :          0(disabled)
Check route blockages over clock pins             :          0(disabled)
Report FIXED, DontUse and DontTouch               :          0(disabled)
clock gating checks                               :          0(disabled)
MacroModel checks                                 :          0(disabled)


#############################################################################
#
# During-Synthesis Checks and Parameters
#
#############################################################################


Types of Check                                    :          Enabled|Disabled
----------------------------------------------------------------------------

Check RefinePlacement move distance               :          disabled
Check route layer follows preference              :          disabled
Check route follows guide                         :          disabled
clock gating checks                               :          disabled

Parameters of checking :
CTS uses following values to determine if diagnostic checks are successful.
Use setCTSMode to change default values.
----------------------------------------------------------------------------

1) Route layer follows preference check
   Minimum preferred layer utilization            :          80% (default)
   Minimum length to check threshold              :          11.4(um) (default)
2) Route follows guide check
   Deviation in length from route guide           :          25% (default)
   Minimum length to check threshold              :          11.4(um) (default)
   Delay threshold                                :          10(ps) (default)
3) Saving intermediate database
   Save long-running subtrees time                :          0(min) (default)
   Maximum number of saved databases              :          1 (default)
4) Clock gating location check
   Allowed clock gate detour                      :          275.5(um) (default)


****** Clock (clks.clk) Diagnostic check Parameters
Assumed driver input transition                   :          26.1(ps) (derived from INVX8)
Threshold for MaxBufTran check                    :          180(ps) derived from 90% (default) MaxBufTran constraint
Threshold for MaxSinkTran check                   :          180(ps) derived from 90% (default) MaxSinkTran constraint
Movement threshold                                :          6.561000(um) (derived 5% of MaxBuf strength)
Root Input Transition                             :          [120(ps) 120(ps)]



****** Clock Tree (clks.clk) Structure
Max. Skew           : 108(ps)
Max. Sink Transition: 200(ps)
Max. Buf Transition : 200(ps)
Max. Delay          : 10(ps)
Min. Delay          : 0(ps)
Buffer              : (INVX4) (INVX8) 
Nr. Subtrees                    : 1
Nr. Sinks                       : 1161
Nr.          Rising  Sync Pins  : 1161
Nr. Inverter Rising  Sync Pins  : 0
Nr.          Falling Sync Pins  : 0
Nr. Inverter Falling Sync Pins  : 0
***********************************************************
SubTree No: 0

Input_Pin:  (NULL)
Output_Pin: (clks.clk)
Output_Net: (clks.clk)   
**** CK_START: TopDown Tree Construction for clks.clk (1161-leaf) (mem=312.8M)

Find 0 route_obs, 0 place_obs, 0 cut_obs  1 fence channel(s), 
 1 channel(s).
Total 3 topdown clustering. 
Trig. Edge Skew=53[186,239*] N1161 B36 G1 A63(63.0) L[5,5] score=38042 cpu=0:00:07.0 mem=313M 

**** CK_END: TopDown Tree Construction for clks.clk (cpu=0:00:07.2, real=0:00:07.0, mem=312.9M)



**** CK_START: Update Database (mem=312.9M)
36 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=312.9M)
***** Start Refine Placement.....
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.4, Real Time = 0:00:00.0
move report: preRPlace moves 220 insts, mean move: 0.57 um, max move: 3.61 um
	max move on inst (FECTS_clks_clk___L3_I7): (137.18, 99.18) --> (138.32, 101.65)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 220 insts, mean move: 0.57 um, max move: 3.61 um
	max move on inst (FECTS_clks_clk___L3_I7): (137.18, 99.18) --> (138.32, 101.65)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         3.61 um
  inst (FECTS_clks_clk___L3_I7) with max move: (137.18, 99.18) -> (138.32, 101.65)
  mean    (X+Y) =         0.57 um
Total instances moved : 220
*** cpu=0:00:00.4   mem=306.4M  mem(used)=0.0M***
***** Refine Placement Finished (CPU Time: 0:00:00.4  MEM: 306.434M)

#
# Mode                : Setup
# Library Name        : gscl45nm
# Operating Condition : typical
# Process             : 1
# Voltage             : 1.1
# Temperature         : 27
#
********** Clock clks.clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 1161
Nr. of Buffer                  : 36
Nr. of Level (including gates) : 4
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): clink_ptr_reg[l_reg][9][head_ptr][24]/CLK 237.9(ps)
Min trig. edge delay at sink(R): clink_ptr_reg[l_reg][4][head_ptr][23]/CLK 186.3(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 186.3~237.9(ps)        0~10(ps)            
Fall Phase Delay               : 197.9~244.3(ps)        0~10(ps)            
Trig. Edge Skew                : 51.6(ps)               108(ps)             
Rise Skew                      : 51.6(ps)               
Fall Skew                      : 46.4(ps)               
Max. Rise Buffer Tran.         : 68.3(ps)               200(ps)             
Max. Fall Buffer Tran.         : 58.7(ps)               200(ps)             
Max. Rise Sink Tran.           : 101(ps)                200(ps)             
Max. Fall Sink Tran.           : 69.2(ps)               200(ps)             
Min. Rise Buffer Tran.         : 34.5(ps)               0(ps)               
Min. Fall Buffer Tran.         : 27.4(ps)               0(ps)               
Min. Rise Sink Tran.           : 44(ps)                 0(ps)               
Min. Fall Sink Tran.           : 33.6(ps)               0(ps)               


Clock Analysis (CPU Time 0:00:00.0)



globalDetailRoute

#Start globalDetailRoute on Tue Nov  8 18:56:09 2016
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 306.00 (Mb)
#WARNING (NRDB-976) The step 0.280000 for preferred direction tracks is smaller than the pitch 0.285000 for LAYER metal4. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The step 0.280000 for preferred direction tracks is smaller than the pitch 0.285000 for LAYER metal6. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The step 0.840000 for preferred direction tracks is smaller than the pitch 0.855000 for LAYER metal8. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The step 1.680000 for preferred direction tracks is smaller than the pitch 1.710000 for LAYER metal10. This will cause routability problems for NanoRoute.
#NanoRoute Version v09.14-s029 NR110207-1105/USR65-UB
#WARNING (NREX-28) The height of the first routing layer metal1 is 0.000000. It should be larger than 0.000000
#WARNING (NREX-29) The metal thickness of routing layer metal1 is 0.000000. It should be larger than 0.0. Add this to the technology information for better accuracy.
#WARNING (NREX-30) Please also check the height and metal thickness values for the routing layers heigher than routing layer metal1
#WARNING (NREX-4) No Extended Cap Table was imported. Not enough process information was provided either and default Extended Cap Table database will be used.
#Merging special wires...
#reading routing guides ......
#Number of eco nets is 0
#
#Start data preparation...
#Auto generating G-grids with size=15 tracks, using layer metal2's pitch = 0.145.
#Using automatically generated G-grids.
#
#Data preparation is done on Tue Nov  8 18:56:10 2016
#
#Analyzing routing resource...
#Routing resource analysis is done on Tue Nov  8 18:56:10 2016
#
#  Resource Analysis:
#
#               Routing  #Total     %Gcell
#  Layer      Direction   Gcell     Blocked
#  ------------------------------------------
#  Metal 1        H       14641      65.07%
#  Metal 2        V       14641       1.97%
#  Metal 3        H       14641       0.00%
#  Metal 4        V       14641       1.97%
#  Metal 5        H       14641       5.49%
#  Metal 6        V       14641       4.69%
#  Metal 7        H       14641       0.00%
#  Metal 8        V       14641       0.00%
#  Metal 9        H       14641       0.01%
#  Metal 10       V       14641       0.27%
#  ------------------------------------------
#  Total                 146410       7.95%
#
#  37 nets (0.32%) with 1 preferred extra spacing.
#
#
#Routing guide is on.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 323.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 324.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 324.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 324.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#   Metal 9      0(0.00%)   (0.00%)
#  Metal 10      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 37
#Total wire length = 8069 um.
#Total half perimeter of net bounding box = 3661 um.
#Total wire length on LAYER metal1 = 0 um.
#Total wire length on LAYER metal2 = 9 um.
#Total wire length on LAYER metal3 = 4463 um.
#Total wire length on LAYER metal4 = 3597 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 3629
#Up-Via Summary (total 3629):
#           
#-----------------------
#  Metal 1         1231
#  Metal 2         1228
#  Metal 3         1170
#-----------------------
#                  3629 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 3.00 (Mb)
#Total memory = 323.00 (Mb)
#Peak memory = 354.00 (Mb)
#
#Start Detail Routing.
#start initial detail routing ...
# ECO: 2.2% of the total area was rechecked for DRC, and 78.8% required routing.
#    number of violations = 0
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 329.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 329.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 37
#Total wire length = 8246 um.
#Total half perimeter of net bounding box = 3661 um.
#Total wire length on LAYER metal1 = 0 um.
#Total wire length on LAYER metal2 = 374 um.
#Total wire length on LAYER metal3 = 4066 um.
#Total wire length on LAYER metal4 = 3806 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 3816
#Up-Via Summary (total 3816):
#           
#-----------------------
#  Metal 1         1235
#  Metal 2         1225
#  Metal 3         1356
#-----------------------
#                  3816 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER metal1 = 0
#Total number of violations on LAYER metal2 = 0
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#Total number of violations on LAYER metal7 = 0
#Total number of violations on LAYER metal8 = 0
#Total number of violations on LAYER metal9 = 0
#Total number of violations on LAYER metal10 = 0
#detailRoute Statistics:
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = 0.00 (Mb)
#Total memory = 323.00 (Mb)
#Peak memory = 354.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:07
#Elapsed time = 00:00:07
#Increased memory = 16.00 (Mb)
#Total memory = 322.00 (Mb)
#Peak memory = 354.00 (Mb)
#Number of warnings = 8
#Total number of warnings = 8
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Nov  8 18:56:17 2016
#
*** Look For Un-Routed Clock Tree Net ***

#
# Mode                : Setup
# Library Name        : gscl45nm
# Operating Condition : typical
# Process             : 1
# Voltage             : 1.1
# Temperature         : 27
#
********** Clock clks.clk Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 1161
Nr. of Buffer                  : 36
Nr. of Level (including gates) : 4
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): depth_left_reg[4]/CLK 240.1(ps)
Min trig. edge delay at sink(R): clink_ptr_reg[l_reg][4][head_ptr][23]/CLK 188.7(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 188.7~240.1(ps)        0~10(ps)            
Fall Phase Delay               : 200.4~246.2(ps)        0~10(ps)            
Trig. Edge Skew                : 51.4(ps)               108(ps)             
Rise Skew                      : 51.4(ps)               
Fall Skew                      : 45.8(ps)               
Max. Rise Buffer Tran.         : 68.4(ps)               200(ps)             
Max. Fall Buffer Tran.         : 58.7(ps)               200(ps)             
Max. Rise Sink Tran.           : 99.3(ps)               200(ps)             
Max. Fall Sink Tran.           : 68(ps)                 200(ps)             
Min. Rise Buffer Tran.         : 35(ps)                 0(ps)               
Min. Fall Buffer Tran.         : 27.6(ps)               0(ps)               
Min. Rise Sink Tran.           : 45.2(ps)               0(ps)               
Min. Fall Sink Tran.           : 34.4(ps)               0(ps)               


Clock Analysis (CPU Time 0:00:00.0)


Optimizing clock tree 'clks.clk' ...

Calculating clk-route-only downstream delay for clock tree 'clks.clk' ...
*** Look For Reconvergent Clock Component ***
The clock tree clks.clk has no reconvergent cell.
*** Look For PreservePin And Optimized CrossOver Root Pin ***
resized 0 standard cell(s).
inserted 0 standard cell(s).
*** Non-Gated Clock Tree Optimization (cpu=0:00:00.1 real=0:00:00.0 mem=322.3M) ***
*** Finished Clock Tree Skew Optimization (cpu=0:00:00.1 real=0:00:00.0 mem=322.3M) ***

None of the clock tree buffers/gates are modified by the skew optimization.


*** None of the buffer chains at roots are modified by the fine-tune process.


#
# Mode                : Setup
# Library Name        : gscl45nm
# Operating Condition : typical
# Process             : 1
# Voltage             : 1.1
# Temperature         : 27
#
********** Clock clks.clk Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 1161
Nr. of Buffer                  : 36
Nr. of Level (including gates) : 4
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): depth_left_reg[4]/CLK 240.1(ps)
Min trig. edge delay at sink(R): clink_ptr_reg[l_reg][4][head_ptr][23]/CLK 188.7(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 188.7~240.1(ps)        0~10(ps)            
Fall Phase Delay               : 200.4~246.2(ps)        0~10(ps)            
Trig. Edge Skew                : 51.4(ps)               108(ps)             
Rise Skew                      : 51.4(ps)               
Fall Skew                      : 45.8(ps)               
Max. Rise Buffer Tran.         : 68.4(ps)               200(ps)             
Max. Fall Buffer Tran.         : 58.7(ps)               200(ps)             
Max. Rise Sink Tran.           : 99.3(ps)               200(ps)             
Max. Fall Sink Tran.           : 68(ps)                 200(ps)             
Min. Rise Buffer Tran.         : 35(ps)                 0(ps)               
Min. Fall Buffer Tran.         : 27.6(ps)               0(ps)               
Min. Rise Sink Tran.           : 45.2(ps)               0(ps)               
Min. Fall Sink Tran.           : 34.4(ps)               0(ps)               


Clock clks.clk has been routed. Routing guide will not be generated.
Generating Clock Analysis Report report.ctsrpt ....
Generating Clock Routing Guide cts.rguide ....
Clock Analysis (CPU Time 0:00:00.0)



#############################################################################
#
# Summary of During-Synthesis Checks
#
#############################################################################


Types of Check                                    :          Number of warnings
----------------------------------------------------------------------------

Check RefinePlacement move distance               :          0(disabled)
Check route layer follows preference              :          0(disabled)
Check route follows guide                         :          0(disabled)
clock gating checks                               :          0(disabled)

*** End ckSynthesis (cpu=0:00:15.3, real=0:00:15.0, mem=321.9M) ***
<CMD> trialRoute -highEffort -guide cts.rguide
*** Starting trialRoute (mem=321.9M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -highEffort -handlePreroute -keepMarkedOptRoutes -guide cts.rguide -noPinGuide

Nr of prerouted/Fixed nets = 37
There are 37 nets with 1 extra space.
routingBox: (0 0) (527640 524880)
coreBox:    (40280 40280) (487640 484880)
There are 37 prerouted nets with extraSpace.

Phase 0 route (using Routing Guide) (0:00:00.0 321.9M):

Phase 1a route (0:00:00.1 321.9M):
Est net length = 1.962e+05um = 9.572e+04H + 1.005e+05V
Usage: (18.7%H 20.5%V) = (1.217e+05um 1.951e+05um) = (126598 79353)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 3 = 0 (0.00% H) + 3 (0.01% V)

Phase 1b route (0:00:00.0 321.9M):
Usage: (18.7%H 20.5%V) = (1.215e+05um 1.951e+05um) = (126413 79352)
Overflow: 3 = 0 (0.00% H) + 3 (0.01% V)

Phase 1c route (0:00:00.0 321.9M):
Usage: (18.7%H 20.5%V) = (1.213e+05um 1.952e+05um) = (126264 79377)
Overflow: 3 = 0 (0.00% H) + 3 (0.01% V)

Phase 1d route (0:00:00.0 321.9M):
Usage: (18.7%H 20.5%V) = (1.213e+05um 1.952e+05um) = (126264 79377)
Overflow: 3 = 0 (0.00% H) + 3 (0.01% V)

Phase 1e route (0:00:00.0 321.9M):
Usage: (18.7%H 20.5%V) = (1.213e+05um 1.952e+05um) = (126264 79379)
Overflow: 2 = 0 (0.00% H) + 2 (0.01% V)

Phase 1f route (0:00:00.0 321.9M):
Usage: (18.7%H 20.5%V) = (1.213e+05um 1.952e+05um) = (126264 79382)
Overflow: 1 = 0 (0.00% H) + 1 (0.00% V)

Phase 1g route (0:00:00.0 321.9M):
Usage: (18.7%H 20.5%V) = (1.213e+05um 1.952e+05um) = (126264 79382)
Overflow: 1 = 0 (0.00% H) + 1 (0.00% V)

Usage: (18.7%H 20.5%V) = (1.213e+05um 1.952e+05um) = (126264 79382)
Overflow: 1 = 0 (0.00% H) + 1 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.00%
--------------------------------------
  0:	0	 0.00%	5	 0.02%
  1:	0	 0.00%	18	 0.06%
  2:	0	 0.00%	23	 0.08%
  3:	0	 0.00%	191	 0.67%
  4:	0	 0.00%	727	 2.55%
  5:	1	 0.00%	1004	 3.52%
  6:	2	 0.01%	1360	 4.76%
  7:	3	 0.01%	1982	 6.94%
  8:	2	 0.01%	2696	 9.44%
  9:	11	 0.04%	3227	11.30%
 10:	40	 0.14%	3367	11.79%
 11:	326	 1.14%	3228	11.30%
 12:	633	 2.22%	3685	12.90%
 13:	1493	 5.23%	2726	 9.54%
 14:	1021	 3.57%	1431	 5.01%
 15:	1209	 4.23%	997	 3.49%
 16:	1095	 3.83%	744	 2.61%
 17:	2295	 8.04%	0	 0.00%
 18:	2948	10.32%	0	 0.00%
 19:	3382	11.84%	0	 0.00%
 20:	14099	49.37%	1148	 4.02%

Global route (cpu=0.3s real=0.0s 321.9M)
Phase 1l route (0:00:00.3 321.9M):
There are 37 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (19.0%H 21.0%V) = (1.232e+05um 2.001e+05um) = (128142 81372)
Overflow: 1 = 0 (0.00% H) + 1 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.00%
--------------------------------------
  0:	0	 0.00%	7	 0.02%
  1:	0	 0.00%	20	 0.07%
  2:	0	 0.00%	39	 0.14%
  3:	0	 0.00%	254	 0.89%
  4:	0	 0.00%	804	 2.82%
  5:	1	 0.00%	1124	 3.94%
  6:	2	 0.01%	1441	 5.05%
  7:	3	 0.01%	1964	 6.88%
  8:	2	 0.01%	2649	 9.28%
  9:	16	 0.06%	3114	10.90%
 10:	46	 0.16%	3300	11.55%
 11:	333	 1.17%	3181	11.14%
 12:	642	 2.25%	3645	12.76%
 13:	1527	 5.35%	2706	 9.47%
 14:	1033	 3.62%	1422	 4.98%
 15:	1248	 4.37%	999	 3.50%
 16:	1147	 4.02%	742	 2.60%
 17:	2334	 8.17%	0	 0.00%
 18:	2981	10.44%	0	 0.00%
 19:	3400	11.90%	0	 0.00%
 20:	13845	48.48%	1148	 4.02%



*** Completed Phase 1 route (0:00:00.6 321.9M) ***


Total length: 2.143e+05um, number of vias: 64739
M1(H) length: 1.833e+03um, number of vias: 30415
M2(V) length: 6.912e+04um, number of vias: 28072
M3(H) length: 9.636e+04um, number of vias: 5569
M4(V) length: 3.954e+04um, number of vias: 409
M5(H) length: 2.966e+03um, number of vias: 267
M6(V) length: 4.464e+03um, number of vias: 5
M7(H) length: 2.100e+00um, number of vias: 1
M8(V) length: 7.600e-01um, number of vias: 1
M9(H) length: 8.050e-01um, number of vias: 0
M10(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.3 321.9M) ***

*** Finished all Phases (cpu=0:00:00.9 mem=321.9M) ***
Peak Memory Usage was 325.9M 
*** Finished trialRoute (cpu=0:00:00.9 mem=321.9M) ***

<CMD> extractRC
Extraction called for design 'dma_controller_tx' of instances=10267 and nets=11425 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design dma_controller_tx.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 321.926M)
<CMD> reportClockTree -postRoute -localSkew -report skew.post_troute_local.ctsrpt
Redoing specifyClockTree ...
**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M10. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}Checking spec file integrity...


reportClockTree Option :  -postRoute -localSkew -report skew.post_troute_local.ctsrpt 
*** Look For Reconvergent Clock Component ***
The clock tree clks.clk has no reconvergent cell.

Searching for sequentially adjacent registers for clock tree 'clks.clk' ...

Total number of adjacent register pair is 2201.

#
# Mode                : Setup
# Library Name        : gscl45nm
# Operating Condition : typical
# Process             : 1
# Voltage             : 1.1
# Temperature         : 27
#
********** Clock clks.clk Post-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 1161
Nr. of Buffer                  : 36
Nr. of Level (including gates) : 4
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): clink_ptr_reg[l_reg][10][head_ptr][5]/CLK 215.8(ps)
Min trig. edge delay at sink(R): clink_ptr_reg[l_reg][2][ctrl_data][frag_length][3]/CLK 169.4(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 169.4~215.8(ps)        0~10(ps)            
Fall Phase Delay               : 179~213.5(ps)          0~10(ps)            
Trig. Edge Skew                : 46.4(ps)               108(ps)             
Rise Skew                      : 46.4(ps)               
Fall Skew                      : 34.5(ps)               
Max. Rise Buffer Tran.         : 71.8(ps)               200(ps)             
Max. Fall Buffer Tran.         : 64.4(ps)               200(ps)             
Max. Rise Sink Tran.           : 127.2(ps)              200(ps)             
Max. Fall Sink Tran.           : 106.1(ps)              200(ps)             
Min. Rise Buffer Tran.         : 32.5(ps)               0(ps)               
Min. Fall Buffer Tran.         : 26.1(ps)               0(ps)               
Min. Rise Sink Tran.           : 48(ps)                 0(ps)               
Min. Fall Sink Tran.           : 38.9(ps)               0(ps)               


**** Local Skew Report ****
Total number of adjacent register pair : 2201                   

Max. Local Skew                : 26.3(ps)               
  clink_ptr_reg[l_reg][14][ctrl_data][last_bvalid][7]/CLK(R)->
  rd_data_d_reg[15]/CLK(R)


Generating Clock Analysis Report skew.post_troute_local.ctsrpt ....
Clock Analysis (CPU Time 0:00:00.2)


*** End reportClockTree (cpu=0:00:00.2, real=0:00:00.0, mem=330.4M) ***
<CMD> reportClockTree -postRoute -report report.post_troute.ctsrpt
Redoing specifyClockTree ...
**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M10. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}Checking spec file integrity...


reportClockTree Option :  -postRoute -report report.post_troute.ctsrpt 
*** Look For Reconvergent Clock Component ***
The clock tree clks.clk has no reconvergent cell.

#
# Mode                : Setup
# Library Name        : gscl45nm
# Operating Condition : typical
# Process             : 1
# Voltage             : 1.1
# Temperature         : 27
#
********** Clock clks.clk Post-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 1161
Nr. of Buffer                  : 36
Nr. of Level (including gates) : 4
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): clink_ptr_reg[l_reg][10][head_ptr][5]/CLK 215.8(ps)
Min trig. edge delay at sink(R): clink_ptr_reg[l_reg][2][ctrl_data][frag_length][3]/CLK 169.4(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 169.4~215.8(ps)        0~10(ps)            
Fall Phase Delay               : 179~213.5(ps)          0~10(ps)            
Trig. Edge Skew                : 46.4(ps)               108(ps)             
Rise Skew                      : 46.4(ps)               
Fall Skew                      : 34.5(ps)               
Max. Rise Buffer Tran.         : 71.8(ps)               200(ps)             
Max. Fall Buffer Tran.         : 64.4(ps)               200(ps)             
Max. Rise Sink Tran.           : 127.2(ps)              200(ps)             
Max. Fall Sink Tran.           : 106.1(ps)              200(ps)             
Min. Rise Buffer Tran.         : 32.5(ps)               0(ps)               
Min. Fall Buffer Tran.         : 26.1(ps)               0(ps)               
Min. Rise Sink Tran.           : 48(ps)                 0(ps)               
Min. Fall Sink Tran.           : 38.9(ps)               0(ps)               


Generating Clock Analysis Report report.post_troute.ctsrpt ....
Clock Analysis (CPU Time 0:00:00.0)


*** End reportClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=330.4M) ***
<CMD> setAnalysisMode -setup -async -skew -autoDetectClockTree
**WARN: (ENCTCM-70):	Option "-setup" for command setAnalysisMode is obsolete and has been replaced by "-checkType setup". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-checkType setup".
**WARN: (ENCTCM-70):	Option "-async" for command setAnalysisMode is obsolete and has been replaced by "-asyncChecks async". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-asyncChecks async".
**WARN: (ENCTCM-70):	Option "-skew" for command setAnalysisMode is obsolete and has been replaced by "-skew true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-skew true".
**WARN: (ENCTCM-70):	Option "-autoDetectClockTree" for command setAnalysisMode is obsolete and has been replaced by "-clockPropagation autoDetectClockTree". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-clockPropagation autoDetectClockTree".
**WARN: (ENCSYC-1870):	setAnalysisMode -clockPropagation autoDetectClockTree not supported in CTE timing mode, mapping it to setAnalysisMode -clockPropagation sdcControl
{DETAILMESSAGE}<CMD> buildTimingGraph
<CMD_INTERNAL> setCteReport
<CMD> report_timing -nworst  10 -net > timing.rep.3.cts
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 328.4M, InitMEM = 328.4M)
Number of Loop : 0
Start delay calculation (mem=328.441M)...
Delay calculation completed. (cpu=0:00:00.4 real=0:00:01.0 mem=328.441M 0)
*** CDM Built up (cpu=0:00:00.4  real=0:00:01.0  mem= 328.4M) ***
<CMD> setOptMode -highEffort -fixDrc -addPortAsNeeded -incrTrialRoute -restruct -topomap
**WARN: (ENCTCM-70):	Option "-fixDrc" for command setOptMode is obsolete and has been replaced by "-fixDrc true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-fixDrc true".
**WARN: (ENCTCM-70):	Option "-addPortAsNeeded" for command setOptMode is obsolete and has been replaced by "-addPortAsNeeded true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-addPortAsNeeded true".
**WARN: (ENCTCM-70):	Option "-restruct" for command setOptMode is obsolete and has been replaced by "-restruct true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-restruct true".
**WARN: (ENCTCM-70):	Option "-topomap" for command setOptMode is obsolete and has been replaced by "-topoMap true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-topoMap true".
**WARN: (ENCTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
<CMD> optDesign -postCTS
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 328.4M **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0.0
Setup Target Slack: user slack 0.0; extra slack 0.1
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=328.4M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=328.4M) ***


------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.107  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  2452   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   3315 (3315)    |   -0.018   |   3315 (3315)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.360%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 328.4M **
*** Starting optimizing excluded clock nets MEM= 328.4M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 328.4M) ***
*** Starting optimizing excluded clock nets MEM= 328.4M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 328.4M) ***
************ Recovering area ***************
Info: 37 nets with fixed/cover wires excluded.
Info: 37 clock nets excluded from IPO operation.
*** Starting Area Reclaim ***
** Density before area reclaim = 61.360% **

*** starting 1-st reclaim pass: 9070 instances 
*** starting 2-nd reclaim pass: 8972 instances 
*** starting 3-rd reclaim pass: 985 instances 
*** starting 4-th reclaim pass: 11 instances 


** Area Reclaim Summary: Buffer Deletion = 55 Declone = 43 Downsize = 46 **
** Density Change = 0.458% **
** Density after area reclaim = 60.901% **
*** Finished Area Reclaim (0:00:01.6) ***
Design contains fractional 20 cells.
Design contains fractional 20 cells.
density before resizing = 60.901%
Design contains fractional 20 cells.
* summary of transition time violation fixes:
*summary:      2 instances changed cell type
density after resizing = 60.904%
Design contains fractional 20 cells.
default core: bins with density >  0.75 =    0 % ( 0 / 90 )
Design contains fractional 20 cells.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.2, Real Time = 0:00:00.0
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.2   mem=328.6M  mem(used)=0.0M***
Ripped up 0 affected routes.
*** Starting trialRoute (mem=328.6M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 37
There are 37 nets with 1 extra space.
routingBox: (0 0) (527640 524880)
coreBox:    (40280 40280) (487640 484880)
There are 37 prerouted nets with extraSpace.

Phase 1a route (0:00:00.1 329.2M):
Est net length = 1.962e+05um = 9.597e+04H + 1.002e+05V
Usage: (18.8%H 20.4%V) = (1.218e+05um 1.944e+05um) = (126775 79073)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 2 = 0 (0.00% H) + 2 (0.01% V)

Phase 1b route (0:00:00.0 330.5M):
Usage: (18.7%H 20.4%V) = (1.216e+05um 1.944e+05um) = (126594 79072)
Overflow: 2 = 0 (0.00% H) + 2 (0.01% V)

Phase 1c route (0:00:00.0 330.5M):
Usage: (18.7%H 20.4%V) = (1.215e+05um 1.945e+05um) = (126447 79105)
Overflow: 2 = 0 (0.00% H) + 2 (0.01% V)

Phase 1d route (0:00:00.0 330.5M):
Usage: (18.7%H 20.4%V) = (1.215e+05um 1.945e+05um) = (126447 79104)
Overflow: 2 = 0 (0.00% H) + 2 (0.01% V)

Phase 1e route (0:00:00.0 331.0M):
Usage: (18.7%H 20.4%V) = (1.215e+05um 1.945e+05um) = (126447 79104)
Overflow: 2 = 0 (0.00% H) + 2 (0.01% V)

Usage: (18.7%H 20.4%V) = (1.215e+05um 1.945e+05um) = (126447 79104)
Overflow: 2 = 0 (0.00% H) + 2 (0.01% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.00%
 -1:	0	 0.00%	1	 0.00%
--------------------------------------
  0:	0	 0.00%	5	 0.02%
  1:	0	 0.00%	16	 0.06%
  2:	0	 0.00%	20	 0.07%
  3:	0	 0.00%	197	 0.69%
  4:	2	 0.01%	697	 2.44%
  5:	1	 0.00%	997	 3.49%
  6:	0	 0.00%	1335	 4.67%
  7:	2	 0.01%	2013	 7.05%
  8:	5	 0.02%	2612	 9.15%
  9:	16	 0.06%	3321	11.63%
 10:	41	 0.14%	3332	11.67%
 11:	336	 1.18%	3291	11.52%
 12:	619	 2.17%	3715	13.01%
 13:	1550	 5.43%	2717	 9.51%
 14:	970	 3.40%	1385	 4.85%
 15:	1232	 4.31%	1012	 3.54%
 16:	1097	 3.84%	745	 2.61%
 17:	2328	 8.15%	0	 0.00%
 18:	2940	10.29%	0	 0.00%
 19:	3297	11.54%	0	 0.00%
 20:	14124	49.45%	1148	 4.02%

Global route (cpu=0.2s real=0.0s 329.8M)
Phase 1l route (0:00:00.3 329.8M):
There are 37 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (19.0%H 20.9%V) = (1.233e+05um 1.994e+05um) = (128343 81109)
Overflow: 2 = 0 (0.00% H) + 2 (0.01% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.00%
 -1:	0	 0.00%	1	 0.00%
--------------------------------------
  0:	0	 0.00%	7	 0.02%
  1:	0	 0.00%	20	 0.07%
  2:	0	 0.00%	36	 0.13%
  3:	0	 0.00%	255	 0.89%
  4:	2	 0.01%	784	 2.75%
  5:	1	 0.00%	1096	 3.84%
  6:	0	 0.00%	1430	 5.01%
  7:	2	 0.01%	2011	 7.04%
  8:	10	 0.04%	2544	 8.91%
  9:	19	 0.07%	3235	11.33%
 10:	44	 0.15%	3233	11.32%
 11:	339	 1.19%	3258	11.41%
 12:	641	 2.24%	3667	12.84%
 13:	1564	 5.48%	2698	 9.45%
 14:	1003	 3.51%	1380	 4.83%
 15:	1242	 4.35%	1013	 3.55%
 16:	1168	 4.09%	743	 2.60%
 17:	2390	 8.37%	0	 0.00%
 18:	2937	10.28%	0	 0.00%
 19:	3327	11.65%	0	 0.00%
 20:	13871	48.57%	1148	 4.02%



*** Completed Phase 1 route (0:00:00.6 328.6M) ***


Total length: 2.141e+05um, number of vias: 64440
M1(H) length: 1.825e+03um, number of vias: 30219
M2(V) length: 6.899e+04um, number of vias: 27915
M3(H) length: 9.637e+04um, number of vias: 5648
M4(V) length: 3.962e+04um, number of vias: 397
M5(H) length: 3.187e+03um, number of vias: 250
M6(V) length: 4.115e+03um, number of vias: 7
M7(H) length: 2.380e+00um, number of vias: 3
M8(V) length: 8.360e+00um, number of vias: 1
M9(H) length: 8.050e-01um, number of vias: 0
M10(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.3 328.6M) ***

*** Finished all Phases (cpu=0:00:01.0 mem=328.6M) ***
Peak Memory Usage was 333.8M 
*** Finished trialRoute (cpu=0:00:01.0 mem=328.6M) ***

Extraction called for design 'dma_controller_tx' of instances=10169 and nets=11327 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design dma_controller_tx.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 322.098M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 327.4M, InitMEM = 327.4M)
Number of Loop : 0
Start delay calculation (mem=327.359M)...
Delay calculation completed. (cpu=0:00:00.4 real=0:00:01.0 mem=327.359M 0)
*** CDM Built up (cpu=0:00:00.5  real=0:00:01.0  mem= 327.4M) ***

------------------------------------------------------------
     Summary (cpu=0.06min real=0.07min mem=327.4M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.104  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  2452   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   3315 (3315)    |   -0.018   |   3315 (3315)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.904%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 327.4M **
*info: Start fixing DRV (Mem = 327.36M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -noSensitivity -backward -reduceBuffer -maxIter 1
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (327.4M)
*info: 37 clock nets excluded
*info: 2 special nets excluded.
*info: 1026 no-driver nets excluded.
*info: 37 nets with fixed/cover wires excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=327.4M) ***
*info: There are 2 candidate Buffer cells
*info: There are 4 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.609041
Start fixing design rules ... (0:00:00.1 327.4M)
Done fixing design rule (0:00:00.2 327.4M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.609041
*** Completed dpFixDRCViolation (0:00:00.2 327.4M)

*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max cap violations:    3315
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    3315
*info:   Prev Max tran violations:   0
*info: Start fixing DRV while maintaining existing placement ...
*** Starting dpFixDRCViolation (327.4M)
*info: 37 clock nets excluded
*info: 2 special nets excluded.
*info: 1026 no-driver nets excluded.
*info: 37 nets with fixed/cover wires excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=327.4M) ***
Start fixing design rules ... (0:00:00.1 327.4M)
Done fixing design rule (0:00:00.2 327.4M)

Summary:
2 buffers added on 2 nets (with 0 driver resized)

Density after buffering = 0.609155
Design contains fractional 20 cells.
default core: bins with density >  0.75 =    0 % ( 0 / 90 )
Design contains fractional 20 cells.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.2, Real Time = 0:00:00.0
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.2   mem=327.4M  mem(used)=0.0M***
Ripped up 0 affected routes.

Re-routing 2 un-routed nets (0:00:00.5 327.4M)
Total net count = 11329; Percent unrouted = 0.0
Done re-routing un-routed nets (0:00:00.6 327.4M)
*** Completed dpFixDRCViolation (0:00:00.6 327.4M)

Extraction called for design 'dma_controller_tx' of instances=10171 and nets=11329 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design dma_controller_tx.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 327.359M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 327.4M, InitMEM = 327.4M)
Number of Loop : 0
Start delay calculation (mem=327.359M)...
Delay calculation completed. (cpu=0:00:00.4 real=0:00:01.0 mem=327.359M 0)
*** CDM Built up (cpu=0:00:00.5  real=0:00:01.0  mem= 327.4M) ***
*info: DRV Fixing Iteration 2.
*info: Remaining violations:
*info:   Max cap violations:    3315
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    3315
*info:   Prev Max tran violations:   0
*info:
*info: Completed fixing DRV (CPU Time = 0:00:02, Mem = 327.36M).

------------------------------------------------------------
     Summary (cpu=0.03min real=0.03min mem=327.4M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.104  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  2452   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   3315 (3315)    |   -0.018   |   3315 (3315)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.915%
------------------------------------------------------------
**optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 327.4M **

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=327.4M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.104  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  2452   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   3315 (3315)    |   -0.018   |   3315 (3315)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.915%
------------------------------------------------------------
**optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 327.4M **
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
*** Timing Is met
*** Check timing (0:00:00.1)
*** Starting trialRoute (mem=327.4M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 37
There are 37 nets with 1 extra space.
routingBox: (0 0) (527640 524880)
coreBox:    (40280 40280) (487640 484880)
There are 37 prerouted nets with extraSpace.

Phase 1a route (0:00:00.1 329.6M):
Est net length = 1.962e+05um = 9.597e+04H + 1.002e+05V
Usage: (18.8%H 20.4%V) = (1.218e+05um 1.944e+05um) = (126784 79074)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 2 = 0 (0.00% H) + 2 (0.01% V)

Phase 1b route (0:00:00.1 330.9M):
Usage: (18.7%H 20.4%V) = (1.217e+05um 1.944e+05um) = (126604 79073)
Overflow: 2 = 0 (0.00% H) + 2 (0.01% V)

Phase 1c route (0:00:00.0 330.9M):
Usage: (18.7%H 20.4%V) = (1.215e+05um 1.945e+05um) = (126460 79104)
Overflow: 2 = 0 (0.00% H) + 2 (0.01% V)

Phase 1d route (0:00:00.0 330.9M):
Usage: (18.7%H 20.4%V) = (1.215e+05um 1.945e+05um) = (126460 79103)
Overflow: 2 = 0 (0.00% H) + 2 (0.01% V)

Phase 1e route (0:00:00.0 331.4M):
Usage: (18.7%H 20.4%V) = (1.215e+05um 1.945e+05um) = (126460 79103)
Overflow: 2 = 0 (0.00% H) + 2 (0.01% V)

Usage: (18.7%H 20.4%V) = (1.215e+05um 1.945e+05um) = (126460 79103)
Overflow: 2 = 0 (0.00% H) + 2 (0.01% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.00%
 -1:	0	 0.00%	1	 0.00%
--------------------------------------
  0:	0	 0.00%	5	 0.02%
  1:	0	 0.00%	16	 0.06%
  2:	0	 0.00%	20	 0.07%
  3:	0	 0.00%	197	 0.69%
  4:	2	 0.01%	691	 2.42%
  5:	1	 0.00%	1003	 3.51%
  6:	0	 0.00%	1330	 4.66%
  7:	2	 0.01%	2013	 7.05%
  8:	5	 0.02%	2603	 9.11%
  9:	16	 0.06%	3333	11.67%
 10:	40	 0.14%	3332	11.67%
 11:	339	 1.19%	3302	11.56%
 12:	624	 2.18%	3715	13.01%
 13:	1532	 5.36%	2718	 9.52%
 14:	986	 3.45%	1377	 4.82%
 15:	1232	 4.31%	1013	 3.55%
 16:	1107	 3.88%	742	 2.60%
 17:	2316	 8.11%	0	 0.00%
 18:	2926	10.25%	0	 0.00%
 19:	3307	11.58%	0	 0.00%
 20:	14125	49.46%	1148	 4.02%

Global route (cpu=0.2s real=1.0s 330.1M)
Phase 1l route (0:00:00.3 329.4M):
There are 37 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (19.0%H 20.9%V) = (1.233e+05um 1.994e+05um) = (128344 81099)
Overflow: 2 = 0 (0.00% H) + 2 (0.01% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.00%
 -1:	0	 0.00%	1	 0.00%
--------------------------------------
  0:	0	 0.00%	7	 0.02%
  1:	0	 0.00%	20	 0.07%
  2:	0	 0.00%	36	 0.13%
  3:	0	 0.00%	256	 0.90%
  4:	2	 0.01%	773	 2.71%
  5:	1	 0.00%	1102	 3.86%
  6:	0	 0.00%	1432	 5.01%
  7:	2	 0.01%	2006	 7.02%
  8:	10	 0.04%	2537	 8.88%
  9:	19	 0.07%	3241	11.35%
 10:	42	 0.15%	3239	11.34%
 11:	346	 1.21%	3269	11.45%
 12:	644	 2.25%	3667	12.84%
 13:	1545	 5.41%	2701	 9.46%
 14:	1013	 3.55%	1371	 4.80%
 15:	1253	 4.39%	1013	 3.55%
 16:	1170	 4.10%	740	 2.59%
 17:	2375	 8.32%	0	 0.00%
 18:	2926	10.25%	0	 0.00%
 19:	3338	11.69%	0	 0.00%
 20:	13874	48.58%	1148	 4.02%



*** Completed Phase 1 route (0:00:00.6 327.9M) ***


Total length: 2.142e+05um, number of vias: 64425
M1(H) length: 1.826e+03um, number of vias: 30223
M2(V) length: 6.907e+04um, number of vias: 27916
M3(H) length: 9.635e+04um, number of vias: 5632
M4(V) length: 3.975e+04um, number of vias: 399
M5(H) length: 3.241e+03um, number of vias: 244
M6(V) length: 3.935e+03um, number of vias: 7
M7(H) length: 2.380e+00um, number of vias: 3
M8(V) length: 8.360e+00um, number of vias: 1
M9(H) length: 8.050e-01um, number of vias: 0
M10(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.3 327.4M) ***

*** Finished all Phases (cpu=0:00:01.0 mem=327.4M) ***
Peak Memory Usage was 334.1M 
*** Finished trialRoute (cpu=0:00:01.1 mem=327.4M) ***

Extraction called for design 'dma_controller_tx' of instances=10171 and nets=11329 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design dma_controller_tx.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 322.098M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 327.4M, InitMEM = 327.4M)
Number of Loop : 0
Start delay calculation (mem=327.359M)...
Delay calculation completed. (cpu=0:00:00.4 real=0:00:00.0 mem=327.359M 0)
*** CDM Built up (cpu=0:00:00.6  real=0:00:01.0  mem= 327.4M) ***
*** Timing Is met
*** Check timing (0:00:00.7)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 327.4M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.102  |  1.564  |  0.102  |  0.112  |  0.107  |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |    0    |   N/A   |
|          All Paths:|  2452   |  1161   |  2322   |   130   |   64    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   3315 (3315)    |   -0.018   |   3315 (3315)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.915%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:09, real = 0:00:09, mem = 327.4M **
*** Finished optDesign ***
<CMD_INTERNAL> initECO ipo2.txt
<CMD> setExtractRCMode -default -assumeMetFill
**WARN: (ENCEXT-1086):	Option '-default' is obsolete. Use '-engine preRoute' to set extraction engine. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script and configuration file to use recommended convention.
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
<CMD> extractRC
Extraction called for design 'dma_controller_tx' of instances=10171 and nets=11329 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design dma_controller_tx.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 328.363M)
**ERROR: (ENCOPT-513):	'fixSetupViolation' is obsolete. Use the 'optDesign' command instead
<CMD> setExtractRCMode -detail -assumeMetFill
**WARN: (ENCEXT-1082):	Option '-detail' is obsolete. Use '-engine postRoute [-effortLevel low]' to set extraction engine, which is based on recommended convention '-engine postRoute [-effortLevel <low|medium|high|signoff>]'. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script and configuration file to use recommended convention.
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
**WARN: (ENCEXT-3410):	Option -assumeMetalFill is recommended only in default extraction mode. It will use the basic cap table instead of extnded cap table in detail or TQRC/IQRC mode.
<CMD> extractRC
Extraction called for design 'dma_controller_tx' of instances=10171 and nets=11329 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design dma_controller_tx.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.065
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.6
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.6
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.6
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 9 - M9
      Thickness        : 0.6
      Min Width        : 0.8
      Layer Dielectric : 4.1
* Layer Id             : 10 - M10
      Thickness        : 1
      Min Width        : 0.8
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./dma_controller_tx_urZpMf_28498.rcdb.d  -basic -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (ENCEXT-3087):	Fill active spacing for layer M1 is not specified, it will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M2 is not specified, it will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M3 is not specified, it will use  0.600 microns.
  Layer M3        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M4 is not specified, it will use  0.600 microns.
  Layer M4        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M5 is not specified, it will use  0.600 microns.
  Layer M5        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M6 is not specified, it will use  0.600 microns.
  Layer M6        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M7 is not specified, it will use  0.600 microns.
  Layer M7        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M8 is not specified, it will use  0.600 microns.
  Layer M8        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M9 is not specified, it will use  0.600 microns.
  Layer M9        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M10 is not specified, it will use  0.600 microns.
  Layer M10        0.600             0.400 
RC Mode: Detail [Assume Metal Fill, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 323.1M)
Creating parasitic data file './dma_controller_tx_urZpMf_28498.rcdb.d/header.seq' for storing RC.
Extracted 10.0022% (CPU Time= 0:00:00.2  MEM= 329.6M)
Extracted 20.0021% (CPU Time= 0:00:00.2  MEM= 329.7M)
Extracted 30.002% (CPU Time= 0:00:00.2  MEM= 330.1M)
Extracted 40.0018% (CPU Time= 0:00:00.2  MEM= 330.4M)
Extracted 50.0017% (CPU Time= 0:00:00.3  MEM= 331.5M)
Extracted 60.0016% (CPU Time= 0:00:00.4  MEM= 332.6M)
Extracted 70.0015% (CPU Time= 0:00:00.4  MEM= 333.9M)
Extracted 80.0014% (CPU Time= 0:00:00.6  MEM= 334.1M)
Extracted 90.0013% (CPU Time= 0:00:00.7  MEM= 334.1M)
Extracted 100% (CPU Time= 0:00:00.9  MEM= 334.1M)
Nr. Extracted Resistors     : 151456
Nr. Extracted Ground Cap.   : 161732
Nr. Extracted Coupling Cap. : 355636
Opening parasitic data file './dma_controller_tx_urZpMf_28498.rcdb.d/header.seq' for reading.
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 325.1M)
Creating parasitic data file './dma_controller_tx_urZpMf_28498.rcdb_Filter.rcdb.d/header.seq' for storing RC.
Closing parasitic data file './dma_controller_tx_urZpMf_28498.rcdb.d/header.seq'. 10303 times net's RC data read were performed.
Opening parasitic data file './dma_controller_tx_urZpMf_28498.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:01.3  Real Time: 0:00:02.0  MEM: 323.102M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 328.4M, InitMEM = 328.4M)
Number of Loop : 0
Start delay calculation (mem=328.363M)...
delayCal using detail RC...
Opening parasitic data file './dma_controller_tx_urZpMf_28498.rcdb.d/header.seq' for reading.
RC Database In Completed (CPU Time= 0:00:00.1  MEM= 336.7M)
Closing parasitic data file './dma_controller_tx_urZpMf_28498.rcdb.d/header.seq'. 10303 times net's RC data read were performed.
Delay calculation completed. (cpu=0:00:00.4 real=0:00:01.0 mem=335.301M 0)
*** CDM Built up (cpu=0:00:00.6  real=0:00:01.0  mem= 335.3M) ***
**ERROR: (ENCOPT-625):	Command "fixDRCViolation" is no longer available and has been replaced by "optDesign".
		Please update your script to use "optDesign {-preCTS | -postCTS | -postRoute} -drv".
<CMD_INTERNAL> endECO
<CMD_INTERNAL> cleanupECO
<CMD> buildTimingGraph
<CMD_INTERNAL> setCteReport
<CMD> report_timing -nworst  10 -net > timing.rep.4.ipo2
<CMD> addFiller -cell FILL -prefix FILL -fillBoundary
Design contains fractional 20 cells.
*INFO: Adding fillers to top-module.
*INFO:   Added 18782 filler insts (cell FILL / prefix FILL).
*INFO: Total 18782 filler insts added - prefix FILL (CPU: 0:00:00.1).
*** Applied 2 GNC rules (cpu = 0:00:00.0)
*INFO: Checking for DRC violations on added fillers.
*INFO: Iteration 0-#1, Found 0 DRC violation  (real: 0:00:01.0).
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst of any cell-type.
*** Applied 2 GNC rules (cpu = 0:00:00.0)
*INFO: End DRC Checks. (real: 0:00:01.0 ).
<CMD> globalNetConnect vdd -type tiehi
<CMD> globalNetConnect vdd -type pgpin -pin vdd -override
<CMD> globalNetConnect gnd -type tielo
<CMD> globalNetConnect gnd -type pgpin -pin gnd -override
<CMD> globalDetailRoute

globalDetailRoute

#Start globalDetailRoute on Tue Nov  8 18:56:32 2016
#
#WARNING (NRDB-976) The step 0.280000 for preferred direction tracks is smaller than the pitch 0.285000 for LAYER metal4. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The step 0.280000 for preferred direction tracks is smaller than the pitch 0.285000 for LAYER metal6. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The step 0.840000 for preferred direction tracks is smaller than the pitch 0.855000 for LAYER metal8. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The step 1.680000 for preferred direction tracks is smaller than the pitch 1.710000 for LAYER metal10. This will cause routability problems for NanoRoute.
#NanoRoute Version v09.14-s029 NR110207-1105/USR65-UB
#WARNING (NREX-28) The height of the first routing layer metal1 is 0.000000. It should be larger than 0.000000
#WARNING (NREX-29) The metal thickness of routing layer metal1 is 0.000000. It should be larger than 0.0. Add this to the technology information for better accuracy.
#WARNING (NREX-30) Please also check the height and metal thickness values for the routing layers heigher than routing layer metal1
#WARNING (NREX-4) No Extended Cap Table was imported. Not enough process information was provided either and default Extended Cap Table database will be used.
#Merging special wires...
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Tue Nov  8 18:56:33 2016
#
#Analyzing routing resource...
#Routing resource analysis is done on Tue Nov  8 18:56:33 2016
#
#  Resource Analysis:
#
#               Routing  #Total     %Gcell
#  Layer      Direction   Gcell     Blocked
#  ------------------------------------------
#  Metal 1        H       14641      64.88%
#  Metal 2        V       14641       1.97%
#  Metal 3        H       14641       0.00%
#  Metal 4        V       14641       1.97%
#  Metal 5        H       14641       5.49%
#  Metal 6        V       14641       4.69%
#  Metal 7        H       14641       0.00%
#  Metal 8        V       14641       0.00%
#  Metal 9        H       14641       0.01%
#  Metal 10       V       14641       0.27%
#  ------------------------------------------
#  Total                 146410       7.93%
#
#  37 nets (0.33%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 408.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 408.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 408.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 408.00 (Mb)
#
#start global routing iteration 4...
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 408.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon          
#                  #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)   OverCon
#  ----------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2      2(0.01%)      2(0.01%)   (0.03%)
#   Metal 3      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 9      0(0.00%)      0(0.00%)   (0.00%)
#  Metal 10      0(0.00%)      0(0.00%)   (0.00%)
#  ----------------------------------------------
#     Total      2(0.00%)      2(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 37
#Total wire length = 207413 um.
#Total half perimeter of net bounding box = 168952 um.
#Total wire length on LAYER metal1 = 124 um.
#Total wire length on LAYER metal2 = 55137 um.
#Total wire length on LAYER metal3 = 81158 um.
#Total wire length on LAYER metal4 = 49844 um.
#Total wire length on LAYER metal5 = 19336 um.
#Total wire length on LAYER metal6 = 1709 um.
#Total wire length on LAYER metal7 = 82 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 24 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 56395
#Up-Via Summary (total 56395):
#           
#-----------------------
#  Metal 1        27592
#  Metal 2        22299
#  Metal 3         5289
#  Metal 4         1143
#  Metal 5           65
#  Metal 6            5
#  Metal 7            1
#  Metal 8            1
#-----------------------
#                 56395 
#
#Max overcon = 2 tracks.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#Cpu time = 00:00:08
#Elapsed time = 00:00:08
#Increased memory = 0.00 (Mb)
#Total memory = 408.00 (Mb)
#Peak memory = 408.00 (Mb)
#
#Start Detail Routing.
#start initial detail routing ...
#    number of violations = 3795
#cpu time = 00:00:32, elapsed time = 00:00:32, memory = 408.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 17
#cpu time = 00:00:20, elapsed time = 00:00:20, memory = 408.00 (Mb)
#start 2nd optimization iteration ...
#    number of violations = 3
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 408.00 (Mb)
#start 3rd optimization iteration ...
#    number of violations = 2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 408.00 (Mb)
#start 4th optimization iteration ...
#    number of violations = 3
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 408.00 (Mb)
#start 5th optimization iteration ...
#    number of violations = 2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 408.00 (Mb)
#start 6th optimization iteration ...
#    number of violations = 3
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 408.00 (Mb)
#start 7th optimization iteration ...
#    number of violations = 2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 408.00 (Mb)
#start 8th optimization iteration ...
#    number of violations = 2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 408.00 (Mb)
#start 9th optimization iteration ...
#    number of violations = 2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 408.00 (Mb)
#start 10th optimization iteration ...
#    number of violations = 2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 408.00 (Mb)
#start 11th optimization iteration ...
#    number of violations = 5
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 408.00 (Mb)
#start 12th optimization iteration ...
#    number of violations = 5
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 408.00 (Mb)
#start 13th optimization iteration ...
#    number of violations = 5
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 408.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 37
#Total wire length = 213040 um.
#Total half perimeter of net bounding box = 168952 um.
#Total wire length on LAYER metal1 = 5311 um.
#Total wire length on LAYER metal2 = 51992 um.
#Total wire length on LAYER metal3 = 73684 um.
#Total wire length on LAYER metal4 = 55293 um.
#Total wire length on LAYER metal5 = 23182 um.
#Total wire length on LAYER metal6 = 3470 um.
#Total wire length on LAYER metal7 = 84 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 24 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 79152
#Up-Via Summary (total 79152):
#           
#-----------------------
#  Metal 1        33138
#  Metal 2        31257
#  Metal 3        11482
#  Metal 4         2825
#  Metal 5          443
#  Metal 6            5
#  Metal 7            1
#  Metal 8            1
#-----------------------
#                 79152 
#
#Total number of DRC violations = 5
#Total number of violations on LAYER metal1 = 3
#Total number of violations on LAYER metal2 = 2
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#Total number of violations on LAYER metal7 = 0
#Total number of violations on LAYER metal8 = 0
#Total number of violations on LAYER metal9 = 0
#Total number of violations on LAYER metal10 = 0
#Cpu time = 00:00:53
#Elapsed time = 00:00:54
#Increased memory = 0.00 (Mb)
#Total memory = 408.00 (Mb)
#Peak memory = 422.00 (Mb)
#
#Start Post Routing Optimization.
#start 1st post routing optimization iteration ...
#    number of DRC violations = 5
#cpu time = 00:00:00, elapsed time = 00:00:01, memory = 408.00 (Mb)
#start 2nd post routing optimization iteration ...
#    number of DRC violations = 1
#cpu time = 00:00:03, elapsed time = 00:00:04, memory = 408.00 (Mb)
#start 3rd post routing optimization iteration ...
#    number of DRC violations = 1
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 408.00 (Mb)
#start 4th post routing optimization iteration ...
#    number of DRC violations = 1
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 408.00 (Mb)
#Complete Post Routing Optimization.
#Cpu time = 00:00:08
#Elapsed time = 00:00:09
#Increased memory = 0.00 (Mb)
#Total memory = 408.00 (Mb)
#Peak memory = 430.00 (Mb)
#Total number of nets with non-default rule or having extra spacing = 37
#Total wire length = 213031 um.
#Total half perimeter of net bounding box = 168952 um.
#Total wire length on LAYER metal1 = 5311 um.
#Total wire length on LAYER metal2 = 53032 um.
#Total wire length on LAYER metal3 = 74049 um.
#Total wire length on LAYER metal4 = 54296 um.
#Total wire length on LAYER metal5 = 22790 um.
#Total wire length on LAYER metal6 = 3445 um.
#Total wire length on LAYER metal7 = 84 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 24 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 79257
#Up-Via Summary (total 79257):
#           
#-----------------------
#  Metal 1        33142
#  Metal 2        31586
#  Metal 3        11317
#  Metal 4         2766
#  Metal 5          439
#  Metal 6            5
#  Metal 7            1
#  Metal 8            1
#-----------------------
#                 79257 
#
#Total number of DRC violations = 1
#Total number of violations on LAYER metal1 = 1
#Total number of violations on LAYER metal2 = 0
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#Total number of violations on LAYER metal7 = 0
#Total number of violations on LAYER metal8 = 0
#Total number of violations on LAYER metal9 = 0
#Total number of violations on LAYER metal10 = 0
#detailRoute Statistics:
#Cpu time = 00:01:01
#Elapsed time = 00:01:03
#Increased memory = 0.00 (Mb)
#Total memory = 408.00 (Mb)
#Peak memory = 430.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:01:09
#Elapsed time = 00:01:11
#Increased memory = -6.00 (Mb)
#Total memory = 402.00 (Mb)
#Peak memory = 430.00 (Mb)
#Number of warnings = 8
#Total number of warnings = 16
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Nov  8 18:57:43 2016
#
<CMD> setExtractRCMode -detail -noReduce
**WARN: (ENCEXT-1082):	Option '-detail' is obsolete. Use '-engine postRoute [-effortLevel low]' to set extraction engine, which is based on recommended convention '-engine postRoute [-effortLevel <low|medium|high|signoff>]'. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script and configuration file to use recommended convention.
**WARN: (ENCEXT-3400):	Option '-noReduce' is obsolete. Use option '-reduce 0.0' instead.
<CMD> extractRC
Extraction called for design 'dma_controller_tx' of instances=28953 and nets=11329 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design dma_controller_tx.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.065
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.6
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.6
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.6
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 9 - M9
      Thickness        : 0.6
      Min Width        : 0.8
      Layer Dielectric : 4.1
* Layer Id             : 10 - M10
      Thickness        : 1
      Min Width        : 0.8
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./dma_controller_tx_urZpMf_28498.rcdb.d -maxResLength 200  -basic -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (ENCEXT-3087):	Fill active spacing for layer M1 is not specified, it will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M2 is not specified, it will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M3 is not specified, it will use  0.600 microns.
  Layer M3        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M4 is not specified, it will use  0.600 microns.
  Layer M4        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M5 is not specified, it will use  0.600 microns.
  Layer M5        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M6 is not specified, it will use  0.600 microns.
  Layer M6        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M7 is not specified, it will use  0.600 microns.
  Layer M7        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M8 is not specified, it will use  0.600 microns.
  Layer M8        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M9 is not specified, it will use  0.600 microns.
  Layer M9        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M10 is not specified, it will use  0.600 microns.
  Layer M10        0.600             0.400 
RC Mode: Detail [Assume Metal Fill, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 402.9M)
Creating parasitic data file './dma_controller_tx_urZpMf_28498.rcdb.d/header.seq' for storing RC.
Extracted 10.0018% (CPU Time= 0:00:00.1  MEM= 402.9M)
Extracted 20.0013% (CPU Time= 0:00:00.1  MEM= 402.9M)
Extracted 30.002% (CPU Time= 0:00:00.2  MEM= 402.9M)
Extracted 40.0016% (CPU Time= 0:00:00.2  MEM= 402.9M)
Extracted 50.0022% (CPU Time= 0:00:00.3  MEM= 402.9M)
Extracted 60.0018% (CPU Time= 0:00:00.3  MEM= 402.9M)
Extracted 70.0013% (CPU Time= 0:00:00.4  MEM= 402.9M)
Extracted 80.002% (CPU Time= 0:00:00.5  MEM= 402.9M)
Extracted 90.0016% (CPU Time= 0:00:00.6  MEM= 402.9M)
Extracted 100% (CPU Time= 0:00:00.8  MEM= 402.9M)
Nr. Extracted Resistors     : 166388
Nr. Extracted Ground Cap.   : 176548
Nr. Extracted Coupling Cap. : 390408
Opening parasitic data file './dma_controller_tx_urZpMf_28498.rcdb.d/header.seq' for reading.
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 402.9M)
Creating parasitic data file './dma_controller_tx_urZpMf_28498.rcdb_Filter.rcdb.d/header.seq' for storing RC.
Closing parasitic data file './dma_controller_tx_urZpMf_28498.rcdb.d/header.seq'. 10303 times net's RC data read were performed.
Opening parasitic data file './dma_controller_tx_urZpMf_28498.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:01.1  Real Time: 0:00:02.0  MEM: 402.891M)
<CMD> buildTimingGraph
<CMD_INTERNAL> setCteReport
<CMD> report_timing -nworst  10 -net > timing.rep.5.final
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 402.9M, InitMEM = 402.9M)
Number of Loop : 0
Start delay calculation (mem=402.891M)...
delayCal using detail RC...
Opening parasitic data file './dma_controller_tx_urZpMf_28498.rcdb.d/header.seq' for reading.
RC Database In Completed (CPU Time= 0:00:00.1  MEM= 402.9M)
Closing parasitic data file './dma_controller_tx_urZpMf_28498.rcdb.d/header.seq'. 10303 times net's RC data read were performed.
Delay calculation completed. (cpu=0:00:00.5 real=0:00:00.0 mem=402.891M 0)
*** CDM Built up (cpu=0:00:00.8  real=0:00:01.0  mem= 402.9M) ***
<CMD> streamOut final.gds2 -mapFile gds2_encounter.map -stripes 1 -units 1000 -mode ALL
Parse map file...
Writing GDSII file ...
	****** db unit per micron = 2000 ******
	****** output gds2 file unit per micron = 1000 ******
	****** unit scaling factor = 0.5 ******
**WARN: (ENCOGDS-250):	specified units is smaller than the one in db - you may have rounding problems
Output for instance
Output for bump
Output for tile
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    49                            metal1
    51                            metal2
    61                              via2
    62                            metal3
    30                              via3
    31                            metal4
    32                              via4
    33                            metal5
    36                              via5
    37                            metal6
    38                              via6
    39                            metal7
    40                              via7
    41                            metal8
    42                              via8
    43                            metal9
    44                              via9
    45                           metal10
    50                               via
    49                            metal1
    51                            metal2
    62                            metal3
    31                            metal4
    39                            metal4
    33                            metal5
    41                            metal5
    37                            metal6
    45                            metal6


Stream Out Information Processed for GDS version 3:
Units: 1000 DBU

Object                             Count
----------------------------------------
Instances                          28953

Ports/Pins                          1286
    metal layer metal2               353
    metal layer metal3                92
    metal layer metal4               296
    metal layer metal5                25
    metal layer metal6               291
    metal layer metal7                 4
    metal layer metal8               151
    metal layer metal9                 1
    metal layer metal10               73

Nets                               91101
    metal layer metal1              8594
    metal layer metal2             47061
    metal layer metal3             25639
    metal layer metal4              7943
    metal layer metal5              1618
    metal layer metal6               239
    metal layer metal7                 5
    metal layer metal8                 1
    metal layer metal9                 1

    Via Instances                  79257

Special Nets                         281
    metal layer metal1               273
    metal layer metal5                 4
    metal layer metal6                 4

    Via Instances                    918

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Text                                1671
    metal layer metal1                 2
    metal layer metal2               353
    metal layer metal3                92
    metal layer metal4               592
    metal layer metal5                50
    metal layer metal6               582


Blockages                              0


Custom Text                            0


Custom Box                             0

######Streamout is finished!
<CMD> saveNetlist -excludeLeafCell final.v
Writing Netlist "final.v" ...
<CMD> rcOut -spf final.dspf
Opening parasitic data file './dma_controller_tx_urZpMf_28498.rcdb.d/header.seq' for reading.
RC Out has the following PVT Info:
   RC-typical 
Printing *|NET...
Detail RC Out Completed (CPU Time= 0:00:00.7  MEM= 402.9M)
Closing parasitic data file './dma_controller_tx_urZpMf_28498.rcdb.d/header.seq'. 10303 times net's RC data read were performed.
<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 402.9) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2080
  VERIFY GEOMETRY ...... SubArea : 1 of 1
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  1 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 1 complete 1 Viols. 0 Wrngs.
VG: elapsed time: 1.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 1
  Overlap     : 0
End Summary

  Verification Complete : 1 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:01.8  MEM: 82.0M)

<CMD> verifyConnectivity -type all

******** Start: VERIFY CONNECTIVITY ********
Start Time: Tue Nov  8 18:57:51 2016

Design Name: dma_controller_tx
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (263.8200, 262.4400)
Error Limit = 1000; Warning Limit = 50
Check all nets
**** 18:57:51 **** Processed 5000 nets (Total 11329)
**** 18:57:51 **** Processed 10000 nets (Total 11329)

VC Elapsed Time: 0:00:00.0

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Tue Nov  8 18:57:51 2016
******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.5  MEM: 0.000M)

<CMD> selectMarker 214.4750 184.9325 214.5400 184.9975 1 1 6
<CMD> violationBrowser -all -no_display_false
<CMD> zoomBox 213.975 184.432 215.04 185.497
<CMD> zoomBox 213.975 184.432 215.04 185.497
<CMD> windowSelect 214.465 184.956 214.459 184.900
<CMD> selectWire 214.2875 184.9325 214.8275 184.9975 1 n4296
<CMD> windowSelect 214.412 184.956 214.412 184.919
<CMD> selectWire 214.2875 184.9325 214.8275 184.9975 1 n4296
<CMD> saveDesign dma_controller_tx.enc
Redoing specifyClockTree ...
**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M10. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}Checking spec file integrity...
Writing Netlist "dma_controller_tx.enc.dat/dma_controller_tx.v.gz" ...
**WARN: (ENCSYC-6105):	Option '-pt' is obsolete. The option is ignored in this release, but to avoid this warning, and to ensure compatibility with future releases, donot use this option.
**WARN: (ENCSYC-6108):	Option '-filePrefix' is obsolete. This option still works in this release, but to avoid this warning, and to ensure compatibility with future releases, donot use this option. Use '<filename>' option instead.
Saving clock tree spec file 'dma_controller_tx.enc.dat/dma_controller_tx.ctstch' ...
Saving configuration ...
Saving preference file dma_controller_tx.enc.dat/enc.pref.tcl ...
Saving floorplan ...
Saving Drc markers ...
... 1 Drc markers are saved ...
Saving placement ...
*** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=478.8M) ***
Saving route ...
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=478.8M) ***
*** Completed saveYieldMap (cpu=: 0:00:00.0 real=0:00:00.0 mem=: 0.000M) ***
Creating constraint file...

*** Memory Usage v0.159.2.9 (Current mem = 478.824M, initial mem = 50.625M) ***
--- Ending "Encounter" (totcpu=0:03:14, real=0:14:02, mem=478.8M) ---
