// Seed: 1296373287
module module_0;
endmodule
module module_1 #(
    parameter id_2 = 32'd36,
    parameter id_3 = 32'd4,
    parameter id_6 = 32'd76
);
  logic [7:0] id_1;
  assign id_1 = id_1;
  wire [1 'b0 : -1] _id_2;
  integer _id_3 = id_1[id_2 : id_3];
  id_4(
      id_3
  );
  logic id_5;
  logic _id_6;
  ;
  wire [id_6  |  id_6 : -1] id_7, id_8, id_9;
  tri1 [-1 : id_2] id_10, id_11;
  module_0 modCall_1 ();
  assign id_7 = id_8;
  logic id_12 = 1;
  assign id_11 = 1;
endmodule
