X86_64 W+RW+RR+WR+po+mfence+po
"Rfe PodRW Rfe MFencedRR Fre PodWR Fre"
Cycle=Rfe PodRW Rfe MFencedRR Fre PodWR Fre
Relax=
Safe=Rfe Fre PodWR PodRW MFencedRR
Generator=diy7 (version 7.55+01(dev))
Prefetch=1:x=F,1:y=W,2:y=F,2:z=T,3:z=F,3:x=T
Com=Rf Rf Fr Fr
Orig=Rfe PodRW Rfe MFencedRR Fre PodWR Fre
Align=
{
uint64_t z; uint64_t y; uint64_t x; uint64_t 3:rax; uint64_t 2:rbx; uint64_t 2:rax; uint64_t 1:rax;

}
 P0          | P1            | P2            | P3            ;
 movq $1,(x) | movq (x),%rax | movq (y),%rax | movq $1,(z)   ;
             | movq $1,(y)   | mfence        | movq (x),%rax ;
             |               | movq (z),%rbx |               ;
exists (1:rax=1 /\ 2:rax=1 /\ 2:rbx=0 /\ 3:rax=0)
