Analysis & Synthesis report for ruidoRTL
Wed Jun 30 14:08:50 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. State Machine - |top_entity|bloco_controle:u_CTRL|r_STATE
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Source assignments for memoria_gauss:u_MEMORIA_GAUSS|altsyncram:altsyncram_component|altsyncram_db24:auto_generated
 14. Source assignments for sal_e_pimenta:u_MEMORIA_SAL_E_PIMENTA|altsyncram:altsyncram_component|altsyncram_tn24:auto_generated
 15. Source assignments for memoria_entrada:u_MEMORIA_ENTRADA|altsyncram:altsyncram_component|altsyncram_a224:auto_generated
 16. Source assignments for memoria_saida:u_MEMORIA_SAIDA|altsyncram:altsyncram_component|altsyncram_0804:auto_generated
 17. Parameter Settings for User Entity Instance: memoria_gauss:u_MEMORIA_GAUSS|altsyncram:altsyncram_component
 18. Parameter Settings for User Entity Instance: sal_e_pimenta:u_MEMORIA_SAL_E_PIMENTA|altsyncram:altsyncram_component
 19. Parameter Settings for User Entity Instance: memoria_entrada:u_MEMORIA_ENTRADA|altsyncram:altsyncram_component
 20. Parameter Settings for User Entity Instance: memoria_saida:u_MEMORIA_SAIDA|altsyncram:altsyncram_component
 21. altsyncram Parameter Settings by Entity Instance
 22. Port Connectivity Checks: "memoria_saida:u_MEMORIA_SAIDA"
 23. Port Connectivity Checks: "bloco_operacional:u_DATAPATH|registrador8bit:u_REG2"
 24. Port Connectivity Checks: "bloco_operacional:u_DATAPATH|registrador8bit:u_REG1"
 25. Port Connectivity Checks: "bloco_operacional:u_DATAPATH|multiplexador:u_MUX5"
 26. Port Connectivity Checks: "bloco_operacional:u_DATAPATH|multiplexador:u_MUX4"
 27. Port Connectivity Checks: "bloco_operacional:u_DATAPATH|multiplexador:u_MUX2"
 28. Port Connectivity Checks: "bloco_operacional:u_DATAPATH|multiplexador:u_MUX1"
 29. Port Connectivity Checks: "bloco_operacional:u_DATAPATH|comparador20Bit:u_COMP1"
 30. Port Connectivity Checks: "bloco_operacional:u_DATAPATH"
 31. Post-Synthesis Netlist Statistics for Top Partition
 32. Elapsed Time Per Partition
 33. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Jun 30 14:08:50 2021       ;
; Quartus Prime Version           ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                   ; ruidoRTL                                    ;
; Top-level Entity Name           ; top_entity                                  ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 27                                          ;
; Total pins                      ; 22                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; top_entity         ; ruidoRTL           ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 6           ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-6         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                          ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                                            ; Library ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------------------------------------------------+---------+
; bloco_operacional.vhd            ; yes             ; User VHDL File                         ; D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/bloco_operacional.vhd        ;         ;
; registrador8bit.vhd              ; yes             ; User VHDL File                         ; D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/registrador8bit.vhd          ;         ;
; multiplexador.vhd                ; yes             ; User VHDL File                         ; D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/multiplexador.vhd            ;         ;
; contador.vhd                     ; yes             ; User VHDL File                         ; D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/contador.vhd                 ;         ;
; bloco_controle.vhd               ; yes             ; User VHDL File                         ; D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/bloco_controle.vhd           ;         ;
; comparadorMenor8Bit.vhd          ; yes             ; User VHDL File                         ; D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/comparadorMenor8Bit.vhd      ;         ;
; comparador20Bit.vhd              ; yes             ; User VHDL File                         ; D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/comparador20Bit.vhd          ;         ;
; somador.vhd                      ; yes             ; User VHDL File                         ; D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/somador.vhd                  ;         ;
; absoluto.vhd                     ; yes             ; User VHDL File                         ; D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/absoluto.vhd                 ;         ;
; memoria_gauss.vhd                ; yes             ; User Wizard-Generated File             ; D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/memoria_gauss.vhd            ;         ;
; memoria_entrada.vhd              ; yes             ; User Wizard-Generated File             ; D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/memoria_entrada.vhd          ;         ;
; sal_e_pimenta.vhd                ; yes             ; User Wizard-Generated File             ; D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/sal_e_pimenta.vhd            ;         ;
; memoria_saida.vhd                ; yes             ; User Wizard-Generated File             ; D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/memoria_saida.vhd            ;         ;
; top_entity.vhdl                  ; yes             ; User VHDL File                         ; D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/top_entity.vhdl              ;         ;
; contadorEnderecoRuidos.vhd       ; yes             ; User VHDL File                         ; D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/contadorEnderecoRuidos.vhd   ;         ;
; comparadorEnderecoRuidos.vhd     ; yes             ; User VHDL File                         ; D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/comparadorEnderecoRuidos.vhd ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; d:/hd/programfiles/quartus_lite/quartus/libraries/megafunctions/altsyncram.tdf                                          ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; d:/hd/programfiles/quartus_lite/quartus/libraries/megafunctions/stratix_ram_block.inc                                   ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; d:/hd/programfiles/quartus_lite/quartus/libraries/megafunctions/lpm_mux.inc                                             ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; d:/hd/programfiles/quartus_lite/quartus/libraries/megafunctions/lpm_decode.inc                                          ;         ;
; aglobal201.inc                   ; yes             ; Megafunction                           ; d:/hd/programfiles/quartus_lite/quartus/libraries/megafunctions/aglobal201.inc                                          ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; d:/hd/programfiles/quartus_lite/quartus/libraries/megafunctions/a_rdenreg.inc                                           ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; d:/hd/programfiles/quartus_lite/quartus/libraries/megafunctions/altrom.inc                                              ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; d:/hd/programfiles/quartus_lite/quartus/libraries/megafunctions/altram.inc                                              ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; d:/hd/programfiles/quartus_lite/quartus/libraries/megafunctions/altdpram.inc                                            ;         ;
; db/altsyncram_db24.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_db24.tdf       ;         ;
; gauss_mem.mif                    ; yes             ; Auto-Found Memory Initialization File  ; D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/gauss_mem.mif                ;         ;
; db/altsyncram_tn24.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_tn24.tdf       ;         ;
; sal_e_pimenta.mif                ; yes             ; Auto-Found Memory Initialization File  ; D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/sal_e_pimenta.mif            ;         ;
; db/altsyncram_a224.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_a224.tdf       ;         ;
; image.mif                        ; yes             ; Auto-Found Memory Initialization File  ; D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/image.mif                    ;         ;
; db/decode_dla.tdf                ; yes             ; Auto-Generated Megafunction            ; D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/decode_dla.tdf            ;         ;
; db/mux_tfb.tdf                   ; yes             ; Auto-Generated Megafunction            ; D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/mux_tfb.tdf               ;         ;
; db/altsyncram_0804.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_0804.tdf       ;         ;
; db/decode_61a.tdf                ; yes             ; Auto-Generated Megafunction            ; D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/decode_61a.tdf            ;         ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimate of Logic utilization (ALMs needed) ; 17          ;
;                                             ;             ;
; Combinational ALUT usage for logic          ; 31          ;
;     -- 7 input functions                    ; 0           ;
;     -- 6 input functions                    ; 1           ;
;     -- 5 input functions                    ; 2           ;
;     -- 4 input functions                    ; 4           ;
;     -- <=3 input functions                  ; 24          ;
;                                             ;             ;
; Dedicated logic registers                   ; 27          ;
;                                             ;             ;
; I/O pins                                    ; 22          ;
;                                             ;             ;
; Total DSP Blocks                            ; 0           ;
;                                             ;             ;
; Maximum fan-out node                        ; i_CLK~input ;
; Maximum fan-out                             ; 27          ;
; Total fan-out                               ; 206         ;
; Average fan-out                             ; 2.02        ;
+---------------------------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                              ;
+-----------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------+-------------------+--------------+
; Compilation Hierarchy Node        ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                              ; Entity Name       ; Library Name ;
+-----------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------+-------------------+--------------+
; |top_entity                       ; 31 (0)              ; 27 (0)                    ; 0                 ; 0          ; 22   ; 0            ; |top_entity                                                      ; top_entity        ; work         ;
;    |bloco_controle:u_CTRL|        ; 4 (4)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |top_entity|bloco_controle:u_CTRL                                ; bloco_controle    ; work         ;
;    |bloco_operacional:u_DATAPATH| ; 27 (0)              ; 20 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top_entity|bloco_operacional:u_DATAPATH                         ; bloco_operacional ; work         ;
;       |comparador20Bit:u_COMP1|   ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_entity|bloco_operacional:u_DATAPATH|comparador20Bit:u_COMP1 ; comparador20Bit   ; work         ;
;       |contador:u_CNT_ADDR|       ; 20 (20)             ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |top_entity|bloco_operacional:u_DATAPATH|contador:u_CNT_ADDR     ; contador          ; work         ;
+-----------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------+-------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                   ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------+---------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                   ; IP Include File     ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------+---------------------+
; Altera ; ROM: 1-PORT  ; 16.1    ; N/A          ; N/A          ; |top_entity|memoria_entrada:u_MEMORIA_ENTRADA     ; memoria_entrada.vhd ;
; Altera ; ROM: 1-PORT  ; 16.1    ; N/A          ; N/A          ; |top_entity|memoria_gauss:u_MEMORIA_GAUSS         ; memoria_gauss.vhd   ;
; Altera ; RAM: 1-PORT  ; 16.1    ; N/A          ; N/A          ; |top_entity|memoria_saida:u_MEMORIA_SAIDA         ; memoria_saida.vhd   ;
; Altera ; ROM: 1-PORT  ; 16.1    ; N/A          ; N/A          ; |top_entity|sal_e_pimenta:u_MEMORIA_SAL_E_PIMENTA ; sal_e_pimenta.vhd   ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------+---------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_entity|bloco_controle:u_CTRL|r_STATE                                                                                                         ;
+-----------------------+------------------+--------------------+-----------------+-----------------------+----------------+-----------------------+----------------+
; Name                  ; r_STATE.s_FINISH ; r_STATE.s_INC_ADDR ; r_STATE.s_STORE ; r_STATE.s_APPLY_NOISE ; r_STATE.s_LOAD ; r_STATE.s_VERIFY_ADDR ; r_STATE.s_INIT ;
+-----------------------+------------------+--------------------+-----------------+-----------------------+----------------+-----------------------+----------------+
; r_STATE.s_INIT        ; 0                ; 0                  ; 0               ; 0                     ; 0              ; 0                     ; 0              ;
; r_STATE.s_VERIFY_ADDR ; 0                ; 0                  ; 0               ; 0                     ; 0              ; 1                     ; 1              ;
; r_STATE.s_LOAD        ; 0                ; 0                  ; 0               ; 0                     ; 1              ; 0                     ; 1              ;
; r_STATE.s_APPLY_NOISE ; 0                ; 0                  ; 0               ; 1                     ; 0              ; 0                     ; 1              ;
; r_STATE.s_STORE       ; 0                ; 0                  ; 1               ; 0                     ; 0              ; 0                     ; 1              ;
; r_STATE.s_INC_ADDR    ; 0                ; 1                  ; 0               ; 0                     ; 0              ; 0                     ; 1              ;
; r_STATE.s_FINISH      ; 1                ; 0                  ; 0               ; 0                     ; 0              ; 0                     ; 1              ;
+-----------------------+------------------+--------------------+-----------------+-----------------------+----------------+-----------------------+----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------+--------------------+
; Register name                                                                                                         ; Reason for Removal ;
+-----------------------------------------------------------------------------------------------------------------------+--------------------+
; bloco_operacional:u_DATAPATH|registrador8bit:u_REG2|w_SAIDA[0]                                                        ; Lost fanout        ;
; bloco_operacional:u_DATAPATH|registrador8bit:u_REG1|w_SAIDA[0]                                                        ; Lost fanout        ;
; bloco_operacional:u_DATAPATH|registrador8bit:u_REG2|w_SAIDA[1]                                                        ; Lost fanout        ;
; bloco_operacional:u_DATAPATH|registrador8bit:u_REG1|w_SAIDA[1]                                                        ; Lost fanout        ;
; bloco_operacional:u_DATAPATH|registrador8bit:u_REG2|w_SAIDA[2]                                                        ; Lost fanout        ;
; bloco_operacional:u_DATAPATH|registrador8bit:u_REG1|w_SAIDA[2]                                                        ; Lost fanout        ;
; bloco_operacional:u_DATAPATH|registrador8bit:u_REG2|w_SAIDA[3]                                                        ; Lost fanout        ;
; bloco_operacional:u_DATAPATH|registrador8bit:u_REG1|w_SAIDA[3]                                                        ; Lost fanout        ;
; bloco_operacional:u_DATAPATH|registrador8bit:u_REG2|w_SAIDA[4]                                                        ; Lost fanout        ;
; bloco_operacional:u_DATAPATH|registrador8bit:u_REG1|w_SAIDA[4]                                                        ; Lost fanout        ;
; bloco_operacional:u_DATAPATH|registrador8bit:u_REG2|w_SAIDA[5]                                                        ; Lost fanout        ;
; bloco_operacional:u_DATAPATH|registrador8bit:u_REG1|w_SAIDA[5]                                                        ; Lost fanout        ;
; bloco_operacional:u_DATAPATH|registrador8bit:u_REG2|w_SAIDA[6]                                                        ; Lost fanout        ;
; bloco_operacional:u_DATAPATH|registrador8bit:u_REG1|w_SAIDA[6]                                                        ; Lost fanout        ;
; bloco_operacional:u_DATAPATH|registrador8bit:u_REG2|w_SAIDA[7]                                                        ; Lost fanout        ;
; bloco_operacional:u_DATAPATH|registrador8bit:u_REG1|w_SAIDA[7]                                                        ; Lost fanout        ;
; memoria_entrada:u_MEMORIA_ENTRADA|altsyncram:altsyncram_component|altsyncram_a224:auto_generated|out_address_reg_a[2] ; Lost fanout        ;
; memoria_entrada:u_MEMORIA_ENTRADA|altsyncram:altsyncram_component|altsyncram_a224:auto_generated|address_reg_a[2]     ; Lost fanout        ;
; memoria_entrada:u_MEMORIA_ENTRADA|altsyncram:altsyncram_component|altsyncram_a224:auto_generated|out_address_reg_a[1] ; Lost fanout        ;
; memoria_entrada:u_MEMORIA_ENTRADA|altsyncram:altsyncram_component|altsyncram_a224:auto_generated|address_reg_a[1]     ; Lost fanout        ;
; memoria_entrada:u_MEMORIA_ENTRADA|altsyncram:altsyncram_component|altsyncram_a224:auto_generated|out_address_reg_a[0] ; Lost fanout        ;
; memoria_entrada:u_MEMORIA_ENTRADA|altsyncram:altsyncram_component|altsyncram_a224:auto_generated|address_reg_a[0]     ; Lost fanout        ;
; bloco_operacional:u_DATAPATH|contadorEnderecoRuidos:u_CNT_ADDR_NOIS|w_COUNTER[0..7]                                   ; Lost fanout        ;
; Total Number of Removed Registers = 30                                                                                ;                    ;
+-----------------------------------------------------------------------------------------------------------------------+--------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------+--------------------+------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                         ; Reason for Removal ; Registers Removed due to This Register                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------+--------------------+------------------------------------------------------------------------------------------------------------------------+
; bloco_operacional:u_DATAPATH|registrador8bit:u_REG2|w_SAIDA[0]                                                        ; Lost Fanouts       ; memoria_entrada:u_MEMORIA_ENTRADA|altsyncram:altsyncram_component|altsyncram_a224:auto_generated|out_address_reg_a[2], ;
;                                                                                                                       ;                    ; memoria_entrada:u_MEMORIA_ENTRADA|altsyncram:altsyncram_component|altsyncram_a224:auto_generated|address_reg_a[2],     ;
;                                                                                                                       ;                    ; memoria_entrada:u_MEMORIA_ENTRADA|altsyncram:altsyncram_component|altsyncram_a224:auto_generated|out_address_reg_a[1], ;
;                                                                                                                       ;                    ; memoria_entrada:u_MEMORIA_ENTRADA|altsyncram:altsyncram_component|altsyncram_a224:auto_generated|address_reg_a[1]      ;
; memoria_entrada:u_MEMORIA_ENTRADA|altsyncram:altsyncram_component|altsyncram_a224:auto_generated|out_address_reg_a[0] ; Lost Fanouts       ; memoria_entrada:u_MEMORIA_ENTRADA|altsyncram:altsyncram_component|altsyncram_a224:auto_generated|address_reg_a[0]      ;
+-----------------------------------------------------------------------------------------------------------------------+--------------------+------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 27    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 27    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 20    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for memoria_gauss:u_MEMORIA_GAUSS|altsyncram:altsyncram_component|altsyncram_db24:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sal_e_pimenta:u_MEMORIA_SAL_E_PIMENTA|altsyncram:altsyncram_component|altsyncram_tn24:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memoria_entrada:u_MEMORIA_ENTRADA|altsyncram:altsyncram_component|altsyncram_a224:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for memoria_saida:u_MEMORIA_SAIDA|altsyncram:altsyncram_component|altsyncram_0804:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memoria_gauss:u_MEMORIA_GAUSS|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                           ;
+------------------------------------+----------------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                        ;
; WIDTH_A                            ; 8                    ; Signed Integer                                 ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                 ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                 ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WIDTH_B                            ; 1                    ; Signed Integer                                 ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                 ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                        ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; INIT_FILE                          ; gauss_mem.mif        ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_db24      ; Untyped                                        ;
+------------------------------------+----------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sal_e_pimenta:u_MEMORIA_SAL_E_PIMENTA|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                   ;
+------------------------------------+----------------------+--------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                ;
; WIDTH_A                            ; 8                    ; Signed Integer                                         ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                         ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                         ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WIDTH_B                            ; 1                    ; Signed Integer                                         ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                         ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; INIT_FILE                          ; sal_e_pimenta.mif    ; Untyped                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                ;
; CBXI_PARAMETER                     ; altsyncram_tn24      ; Untyped                                                ;
+------------------------------------+----------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memoria_entrada:u_MEMORIA_ENTRADA|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                               ;
+------------------------------------+----------------------+----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                            ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                            ;
; WIDTH_A                            ; 8                    ; Signed Integer                                     ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                                     ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                                     ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                            ;
; WIDTH_B                            ; 1                    ; Signed Integer                                     ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                     ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                            ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                            ;
; INIT_FILE                          ; image.mif            ; Untyped                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                     ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                            ;
; CBXI_PARAMETER                     ; altsyncram_a224      ; Untyped                                            ;
+------------------------------------+----------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memoria_saida:u_MEMORIA_SAIDA|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                           ;
+------------------------------------+----------------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                        ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                        ;
; WIDTH_A                            ; 8                    ; Signed Integer                                 ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                                 ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WIDTH_B                            ; 1                    ; Signed Integer                                 ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                 ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                        ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_0804      ; Untyped                                        ;
+------------------------------------+----------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                  ;
+-------------------------------------------+-----------------------------------------------------------------------+
; Name                                      ; Value                                                                 ;
+-------------------------------------------+-----------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                     ;
; Entity Instance                           ; memoria_gauss:u_MEMORIA_GAUSS|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; ROM                                                                   ;
;     -- WIDTH_A                            ; 8                                                                     ;
;     -- NUMWORDS_A                         ; 256                                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 1                                                                     ;
;     -- NUMWORDS_B                         ; 0                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; sal_e_pimenta:u_MEMORIA_SAL_E_PIMENTA|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                   ;
;     -- WIDTH_A                            ; 8                                                                     ;
;     -- NUMWORDS_A                         ; 256                                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 1                                                                     ;
;     -- NUMWORDS_B                         ; 0                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; memoria_entrada:u_MEMORIA_ENTRADA|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; ROM                                                                   ;
;     -- WIDTH_A                            ; 8                                                                     ;
;     -- NUMWORDS_A                         ; 65536                                                                 ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 1                                                                     ;
;     -- NUMWORDS_B                         ; 0                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; memoria_saida:u_MEMORIA_SAIDA|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                           ;
;     -- WIDTH_A                            ; 8                                                                     ;
;     -- NUMWORDS_A                         ; 65536                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                          ;
;     -- WIDTH_B                            ; 1                                                                     ;
;     -- NUMWORDS_B                         ; 0                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
+-------------------------------------------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "memoria_saida:u_MEMORIA_SAIDA"                                                      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "bloco_operacional:u_DATAPATH|registrador8bit:u_REG2" ;
+-------+-------+----------+------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                              ;
+-------+-------+----------+------------------------------------------------------+
; i_ena ; Input ; Info     ; Stuck at VCC                                         ;
+-------+-------+----------+------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "bloco_operacional:u_DATAPATH|registrador8bit:u_REG1" ;
+-------+-------+----------+------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                              ;
+-------+-------+----------+------------------------------------------------------+
; i_ena ; Input ; Info     ; Stuck at VCC                                         ;
+-------+-------+----------+------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "bloco_operacional:u_DATAPATH|multiplexador:u_MUX5" ;
+------+-------+----------+-----------------------------------------------------+
; Port ; Type  ; Severity ; Details                                             ;
+------+-------+----------+-----------------------------------------------------+
; i_b  ; Input ; Info     ; Stuck at VCC                                        ;
+------+-------+----------+-----------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "bloco_operacional:u_DATAPATH|multiplexador:u_MUX4" ;
+------+-------+----------+-----------------------------------------------------+
; Port ; Type  ; Severity ; Details                                             ;
+------+-------+----------+-----------------------------------------------------+
; i_b  ; Input ; Info     ; Stuck at GND                                        ;
+------+-------+----------+-----------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "bloco_operacional:u_DATAPATH|multiplexador:u_MUX2" ;
+------+-------+----------+-----------------------------------------------------+
; Port ; Type  ; Severity ; Details                                             ;
+------+-------+----------+-----------------------------------------------------+
; i_b  ; Input ; Info     ; Stuck at GND                                        ;
+------+-------+----------+-----------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "bloco_operacional:u_DATAPATH|multiplexador:u_MUX1" ;
+------+-------+----------+-----------------------------------------------------+
; Port ; Type  ; Severity ; Details                                             ;
+------+-------+----------+-----------------------------------------------------+
; i_b  ; Input ; Info     ; Stuck at VCC                                        ;
+------+-------+----------+-----------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "bloco_operacional:u_DATAPATH|comparador20Bit:u_COMP1" ;
+-------------+-------+----------+-------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                         ;
+-------------+-------+----------+-------------------------------------------------+
; i_b[17..15] ; Input ; Info     ; Stuck at VCC                                    ;
; i_b[13..11] ; Input ; Info     ; Stuck at VCC                                    ;
; i_b[9..7]   ; Input ; Info     ; Stuck at VCC                                    ;
; i_b[5..3]   ; Input ; Info     ; Stuck at VCC                                    ;
; i_b[1..0]   ; Input ; Info     ; Stuck at VCC                                    ;
; i_b[19]     ; Input ; Info     ; Stuck at VCC                                    ;
; i_b[18]     ; Input ; Info     ; Stuck at GND                                    ;
; i_b[14]     ; Input ; Info     ; Stuck at GND                                    ;
; i_b[10]     ; Input ; Info     ; Stuck at GND                                    ;
; i_b[6]      ; Input ; Info     ; Stuck at GND                                    ;
; i_b[2]      ; Input ; Info     ; Stuck at GND                                    ;
+-------------+-------+----------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bloco_operacional:u_DATAPATH"                                                                 ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; o_addr[19..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 27                          ;
;     CLR               ; 7                           ;
;     ENA CLR           ; 20                          ;
; arriav_lcell_comb     ; 31                          ;
;     arith             ; 19                          ;
;         1 data inputs ; 18                          ;
;         2 data inputs ; 1                           ;
;     normal            ; 12                          ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 1                           ;
;         3 data inputs ; 3                           ;
;         4 data inputs ; 4                           ;
;         5 data inputs ; 2                           ;
;         6 data inputs ; 1                           ;
; boundary_port         ; 22                          ;
;                       ;                             ;
; Max LUT depth         ; 3.00                        ;
; Average LUT depth     ; 2.28                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Wed Jun 30 14:08:35 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ruidoRTL -c ruidoRTL
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file bloco_operacional.vhd
    Info (12022): Found design unit 1: bloco_operacional-rtl File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/bloco_operacional.vhd Line: 37
    Info (12023): Found entity 1: bloco_operacional File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/bloco_operacional.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file comparadormaior8bit.vhd
    Info (12022): Found design unit 1: comparadorMaior8Bit-arch_1 File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/comparadorMaior8Bit.vhd Line: 21
    Info (12023): Found entity 1: comparadorMaior8Bit File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/comparadorMaior8Bit.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file registrador8bit.vhd
    Info (12022): Found design unit 1: registrador8bit-arch1 File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/registrador8bit.vhd Line: 21
    Info (12023): Found entity 1: registrador8bit File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/registrador8bit.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file multiplexador.vhd
    Info (12022): Found design unit 1: multiplexador-arch_1 File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/multiplexador.vhd Line: 21
    Info (12023): Found entity 1: multiplexador File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/multiplexador.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file contador.vhd
    Info (12022): Found design unit 1: contador-rtl File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/contador.vhd Line: 22
    Info (12023): Found entity 1: contador File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/contador.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file bloco_controle.vhd
    Info (12022): Found design unit 1: bloco_controle-rtl File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/bloco_controle.vhd Line: 28
    Info (12023): Found entity 1: bloco_controle File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/bloco_controle.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file comparadormenor8bit.vhd
    Info (12022): Found design unit 1: comparadorMenor8Bit-arch_1 File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/comparadorMenor8Bit.vhd Line: 21
    Info (12023): Found entity 1: comparadorMenor8Bit File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/comparadorMenor8Bit.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file comparador20bit.vhd
    Info (12022): Found design unit 1: comparador20Bit-arch_1 File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/comparador20Bit.vhd Line: 21
    Info (12023): Found entity 1: comparador20Bit File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/comparador20Bit.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file somador.vhd
    Info (12022): Found design unit 1: somador-arch_1 File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/somador.vhd Line: 21
    Info (12023): Found entity 1: somador File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/somador.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file absoluto.vhd
    Info (12022): Found design unit 1: absoluto-rtl File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/absoluto.vhd Line: 21
    Info (12023): Found entity 1: absoluto File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/absoluto.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file memoria_gauss.vhd
    Info (12022): Found design unit 1: memoria_gauss-SYN File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/memoria_gauss.vhd Line: 54
    Info (12023): Found entity 1: memoria_gauss File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/memoria_gauss.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file memoria_entrada.vhd
    Info (12022): Found design unit 1: memoria_entrada-SYN File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/memoria_entrada.vhd Line: 54
    Info (12023): Found entity 1: memoria_entrada File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/memoria_entrada.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file sal_e_pimenta.vhd
    Info (12022): Found design unit 1: sal_e_pimenta-SYN File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/sal_e_pimenta.vhd Line: 54
    Info (12023): Found entity 1: sal_e_pimenta File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/sal_e_pimenta.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file memoria_saida.vhd
    Info (12022): Found design unit 1: memoria_saida-SYN File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/memoria_saida.vhd Line: 55
    Info (12023): Found entity 1: memoria_saida File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/memoria_saida.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file top_entity.vhdl
    Info (12022): Found design unit 1: top_entity-rtl File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/top_entity.vhdl Line: 33
    Info (12023): Found entity 1: top_entity File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/top_entity.vhdl Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file contadorenderecoruidos.vhd
    Info (12022): Found design unit 1: contadorEnderecoRuidos-rtl File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/contadorEnderecoRuidos.vhd Line: 22
    Info (12023): Found entity 1: contadorEnderecoRuidos File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/contadorEnderecoRuidos.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file comparadorenderecoruidos.vhd
    Info (12022): Found design unit 1: comparadorEnderecoRuidos-arch_1 File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/comparadorEnderecoRuidos.vhd Line: 20
    Info (12023): Found entity 1: comparadorEnderecoRuidos File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/comparadorEnderecoRuidos.vhd Line: 13
Info (12127): Elaborating entity "top_entity" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at top_entity.vhdl(127): object "w_o_PIX_RAM" assigned a value but never read File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/top_entity.vhdl Line: 127
Info (12128): Elaborating entity "bloco_controle" for hierarchy "bloco_controle:u_CTRL" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/top_entity.vhdl Line: 132
Info (12128): Elaborating entity "bloco_operacional" for hierarchy "bloco_operacional:u_DATAPATH" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/top_entity.vhdl Line: 145
Info (12128): Elaborating entity "contador" for hierarchy "bloco_operacional:u_DATAPATH|contador:u_CNT_ADDR" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/bloco_operacional.vhd Line: 178
Info (12128): Elaborating entity "contadorEnderecoRuidos" for hierarchy "bloco_operacional:u_DATAPATH|contadorEnderecoRuidos:u_CNT_ADDR_NOIS" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/bloco_operacional.vhd Line: 185
Info (12128): Elaborating entity "comparador20Bit" for hierarchy "bloco_operacional:u_DATAPATH|comparador20Bit:u_COMP1" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/bloco_operacional.vhd Line: 192
Info (12128): Elaborating entity "comparadorEnderecoRuidos" for hierarchy "bloco_operacional:u_DATAPATH|comparadorEnderecoRuidos:u_COMP_ADDR_RUIDO" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/bloco_operacional.vhd Line: 198
Info (12128): Elaborating entity "somador" for hierarchy "bloco_operacional:u_DATAPATH|somador:u_ADDER" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/bloco_operacional.vhd Line: 204
Info (12128): Elaborating entity "multiplexador" for hierarchy "bloco_operacional:u_DATAPATH|multiplexador:u_MUX1" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/bloco_operacional.vhd Line: 210
Info (12128): Elaborating entity "absoluto" for hierarchy "bloco_operacional:u_DATAPATH|absoluto:u_ABS" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/bloco_operacional.vhd Line: 219
Info (12128): Elaborating entity "comparadorMenor8Bit" for hierarchy "bloco_operacional:u_DATAPATH|comparadorMenor8Bit:u_COMP2" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/bloco_operacional.vhd Line: 224
Info (12128): Elaborating entity "registrador8bit" for hierarchy "bloco_operacional:u_DATAPATH|registrador8bit:u_REG1" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/bloco_operacional.vhd Line: 287
Info (12128): Elaborating entity "memoria_gauss" for hierarchy "memoria_gauss:u_MEMORIA_GAUSS" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/top_entity.vhdl Line: 167
Info (12128): Elaborating entity "altsyncram" for hierarchy "memoria_gauss:u_MEMORIA_GAUSS|altsyncram:altsyncram_component" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/memoria_gauss.vhd Line: 61
Info (12130): Elaborated megafunction instantiation "memoria_gauss:u_MEMORIA_GAUSS|altsyncram:altsyncram_component" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/memoria_gauss.vhd Line: 61
Info (12133): Instantiated megafunction "memoria_gauss:u_MEMORIA_GAUSS|altsyncram:altsyncram_component" with the following parameter: File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/memoria_gauss.vhd Line: 61
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "gauss_mem.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_db24.tdf
    Info (12023): Found entity 1: altsyncram_db24 File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_db24.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_db24" for hierarchy "memoria_gauss:u_MEMORIA_GAUSS|altsyncram:altsyncram_component|altsyncram_db24:auto_generated" File: d:/hd/programfiles/quartus_lite/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "sal_e_pimenta" for hierarchy "sal_e_pimenta:u_MEMORIA_SAL_E_PIMENTA" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/top_entity.vhdl Line: 174
Info (12128): Elaborating entity "altsyncram" for hierarchy "sal_e_pimenta:u_MEMORIA_SAL_E_PIMENTA|altsyncram:altsyncram_component" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/sal_e_pimenta.vhd Line: 61
Info (12130): Elaborated megafunction instantiation "sal_e_pimenta:u_MEMORIA_SAL_E_PIMENTA|altsyncram:altsyncram_component" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/sal_e_pimenta.vhd Line: 61
Info (12133): Instantiated megafunction "sal_e_pimenta:u_MEMORIA_SAL_E_PIMENTA|altsyncram:altsyncram_component" with the following parameter: File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/sal_e_pimenta.vhd Line: 61
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "sal_e_pimenta.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tn24.tdf
    Info (12023): Found entity 1: altsyncram_tn24 File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_tn24.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_tn24" for hierarchy "sal_e_pimenta:u_MEMORIA_SAL_E_PIMENTA|altsyncram:altsyncram_component|altsyncram_tn24:auto_generated" File: d:/hd/programfiles/quartus_lite/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "memoria_entrada" for hierarchy "memoria_entrada:u_MEMORIA_ENTRADA" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/top_entity.vhdl Line: 181
Info (12128): Elaborating entity "altsyncram" for hierarchy "memoria_entrada:u_MEMORIA_ENTRADA|altsyncram:altsyncram_component" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/memoria_entrada.vhd Line: 61
Info (12130): Elaborated megafunction instantiation "memoria_entrada:u_MEMORIA_ENTRADA|altsyncram:altsyncram_component" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/memoria_entrada.vhd Line: 61
Info (12133): Instantiated megafunction "memoria_entrada:u_MEMORIA_ENTRADA|altsyncram:altsyncram_component" with the following parameter: File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/memoria_entrada.vhd Line: 61
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "image.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_a224.tdf
    Info (12023): Found entity 1: altsyncram_a224 File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_a224.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_a224" for hierarchy "memoria_entrada:u_MEMORIA_ENTRADA|altsyncram:altsyncram_component|altsyncram_a224:auto_generated" File: d:/hd/programfiles/quartus_lite/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dla.tdf
    Info (12023): Found entity 1: decode_dla File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/decode_dla.tdf Line: 23
Info (12128): Elaborating entity "decode_dla" for hierarchy "memoria_entrada:u_MEMORIA_ENTRADA|altsyncram:altsyncram_component|altsyncram_a224:auto_generated|decode_dla:rden_decode" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_a224.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_tfb.tdf
    Info (12023): Found entity 1: mux_tfb File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/mux_tfb.tdf Line: 23
Info (12128): Elaborating entity "mux_tfb" for hierarchy "memoria_entrada:u_MEMORIA_ENTRADA|altsyncram:altsyncram_component|altsyncram_a224:auto_generated|mux_tfb:mux2" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_a224.tdf Line: 43
Info (12128): Elaborating entity "memoria_saida" for hierarchy "memoria_saida:u_MEMORIA_SAIDA" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/top_entity.vhdl Line: 188
Info (12128): Elaborating entity "altsyncram" for hierarchy "memoria_saida:u_MEMORIA_SAIDA|altsyncram:altsyncram_component" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/memoria_saida.vhd Line: 62
Info (12130): Elaborated megafunction instantiation "memoria_saida:u_MEMORIA_SAIDA|altsyncram:altsyncram_component" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/memoria_saida.vhd Line: 62
Info (12133): Instantiated megafunction "memoria_saida:u_MEMORIA_SAIDA|altsyncram:altsyncram_component" with the following parameter: File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/memoria_saida.vhd Line: 62
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "TRUE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0804.tdf
    Info (12023): Found entity 1: altsyncram_0804 File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_0804.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_0804" for hierarchy "memoria_saida:u_MEMORIA_SAIDA|altsyncram:altsyncram_component|altsyncram_0804:auto_generated" File: d:/hd/programfiles/quartus_lite/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_61a.tdf
    Info (12023): Found entity 1: decode_61a File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/decode_61a.tdf Line: 23
Info (12128): Elaborating entity "decode_61a" for hierarchy "memoria_saida:u_MEMORIA_SAIDA|altsyncram:altsyncram_component|altsyncram_0804:auto_generated|decode_61a:rden_decode" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_0804.tdf Line: 45
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "memoria_saida:u_MEMORIA_SAIDA|altsyncram:altsyncram_component|altsyncram_0804:auto_generated|ram_block1a0" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_0804.tdf Line: 47
        Warning (14320): Synthesized away node "memoria_saida:u_MEMORIA_SAIDA|altsyncram:altsyncram_component|altsyncram_0804:auto_generated|ram_block1a1" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_0804.tdf Line: 69
        Warning (14320): Synthesized away node "memoria_saida:u_MEMORIA_SAIDA|altsyncram:altsyncram_component|altsyncram_0804:auto_generated|ram_block1a2" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_0804.tdf Line: 91
        Warning (14320): Synthesized away node "memoria_saida:u_MEMORIA_SAIDA|altsyncram:altsyncram_component|altsyncram_0804:auto_generated|ram_block1a3" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_0804.tdf Line: 113
        Warning (14320): Synthesized away node "memoria_saida:u_MEMORIA_SAIDA|altsyncram:altsyncram_component|altsyncram_0804:auto_generated|ram_block1a4" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_0804.tdf Line: 135
        Warning (14320): Synthesized away node "memoria_saida:u_MEMORIA_SAIDA|altsyncram:altsyncram_component|altsyncram_0804:auto_generated|ram_block1a5" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_0804.tdf Line: 157
        Warning (14320): Synthesized away node "memoria_saida:u_MEMORIA_SAIDA|altsyncram:altsyncram_component|altsyncram_0804:auto_generated|ram_block1a6" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_0804.tdf Line: 179
        Warning (14320): Synthesized away node "memoria_saida:u_MEMORIA_SAIDA|altsyncram:altsyncram_component|altsyncram_0804:auto_generated|ram_block1a7" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_0804.tdf Line: 201
        Warning (14320): Synthesized away node "memoria_saida:u_MEMORIA_SAIDA|altsyncram:altsyncram_component|altsyncram_0804:auto_generated|ram_block1a8" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_0804.tdf Line: 223
        Warning (14320): Synthesized away node "memoria_saida:u_MEMORIA_SAIDA|altsyncram:altsyncram_component|altsyncram_0804:auto_generated|ram_block1a9" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_0804.tdf Line: 245
        Warning (14320): Synthesized away node "memoria_saida:u_MEMORIA_SAIDA|altsyncram:altsyncram_component|altsyncram_0804:auto_generated|ram_block1a10" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_0804.tdf Line: 267
        Warning (14320): Synthesized away node "memoria_saida:u_MEMORIA_SAIDA|altsyncram:altsyncram_component|altsyncram_0804:auto_generated|ram_block1a11" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_0804.tdf Line: 289
        Warning (14320): Synthesized away node "memoria_saida:u_MEMORIA_SAIDA|altsyncram:altsyncram_component|altsyncram_0804:auto_generated|ram_block1a12" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_0804.tdf Line: 311
        Warning (14320): Synthesized away node "memoria_saida:u_MEMORIA_SAIDA|altsyncram:altsyncram_component|altsyncram_0804:auto_generated|ram_block1a13" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_0804.tdf Line: 333
        Warning (14320): Synthesized away node "memoria_saida:u_MEMORIA_SAIDA|altsyncram:altsyncram_component|altsyncram_0804:auto_generated|ram_block1a14" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_0804.tdf Line: 355
        Warning (14320): Synthesized away node "memoria_saida:u_MEMORIA_SAIDA|altsyncram:altsyncram_component|altsyncram_0804:auto_generated|ram_block1a15" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_0804.tdf Line: 377
        Warning (14320): Synthesized away node "memoria_saida:u_MEMORIA_SAIDA|altsyncram:altsyncram_component|altsyncram_0804:auto_generated|ram_block1a16" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_0804.tdf Line: 399
        Warning (14320): Synthesized away node "memoria_saida:u_MEMORIA_SAIDA|altsyncram:altsyncram_component|altsyncram_0804:auto_generated|ram_block1a17" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_0804.tdf Line: 421
        Warning (14320): Synthesized away node "memoria_saida:u_MEMORIA_SAIDA|altsyncram:altsyncram_component|altsyncram_0804:auto_generated|ram_block1a18" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_0804.tdf Line: 443
        Warning (14320): Synthesized away node "memoria_saida:u_MEMORIA_SAIDA|altsyncram:altsyncram_component|altsyncram_0804:auto_generated|ram_block1a19" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_0804.tdf Line: 465
        Warning (14320): Synthesized away node "memoria_saida:u_MEMORIA_SAIDA|altsyncram:altsyncram_component|altsyncram_0804:auto_generated|ram_block1a20" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_0804.tdf Line: 487
        Warning (14320): Synthesized away node "memoria_saida:u_MEMORIA_SAIDA|altsyncram:altsyncram_component|altsyncram_0804:auto_generated|ram_block1a21" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_0804.tdf Line: 509
        Warning (14320): Synthesized away node "memoria_saida:u_MEMORIA_SAIDA|altsyncram:altsyncram_component|altsyncram_0804:auto_generated|ram_block1a22" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_0804.tdf Line: 531
        Warning (14320): Synthesized away node "memoria_saida:u_MEMORIA_SAIDA|altsyncram:altsyncram_component|altsyncram_0804:auto_generated|ram_block1a23" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_0804.tdf Line: 553
        Warning (14320): Synthesized away node "memoria_saida:u_MEMORIA_SAIDA|altsyncram:altsyncram_component|altsyncram_0804:auto_generated|ram_block1a24" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_0804.tdf Line: 575
        Warning (14320): Synthesized away node "memoria_saida:u_MEMORIA_SAIDA|altsyncram:altsyncram_component|altsyncram_0804:auto_generated|ram_block1a25" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_0804.tdf Line: 597
        Warning (14320): Synthesized away node "memoria_saida:u_MEMORIA_SAIDA|altsyncram:altsyncram_component|altsyncram_0804:auto_generated|ram_block1a26" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_0804.tdf Line: 619
        Warning (14320): Synthesized away node "memoria_saida:u_MEMORIA_SAIDA|altsyncram:altsyncram_component|altsyncram_0804:auto_generated|ram_block1a27" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_0804.tdf Line: 641
        Warning (14320): Synthesized away node "memoria_saida:u_MEMORIA_SAIDA|altsyncram:altsyncram_component|altsyncram_0804:auto_generated|ram_block1a28" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_0804.tdf Line: 663
        Warning (14320): Synthesized away node "memoria_saida:u_MEMORIA_SAIDA|altsyncram:altsyncram_component|altsyncram_0804:auto_generated|ram_block1a29" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_0804.tdf Line: 685
        Warning (14320): Synthesized away node "memoria_saida:u_MEMORIA_SAIDA|altsyncram:altsyncram_component|altsyncram_0804:auto_generated|ram_block1a30" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_0804.tdf Line: 707
        Warning (14320): Synthesized away node "memoria_saida:u_MEMORIA_SAIDA|altsyncram:altsyncram_component|altsyncram_0804:auto_generated|ram_block1a31" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_0804.tdf Line: 729
        Warning (14320): Synthesized away node "memoria_saida:u_MEMORIA_SAIDA|altsyncram:altsyncram_component|altsyncram_0804:auto_generated|ram_block1a32" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_0804.tdf Line: 751
        Warning (14320): Synthesized away node "memoria_saida:u_MEMORIA_SAIDA|altsyncram:altsyncram_component|altsyncram_0804:auto_generated|ram_block1a33" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_0804.tdf Line: 773
        Warning (14320): Synthesized away node "memoria_saida:u_MEMORIA_SAIDA|altsyncram:altsyncram_component|altsyncram_0804:auto_generated|ram_block1a34" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_0804.tdf Line: 795
        Warning (14320): Synthesized away node "memoria_saida:u_MEMORIA_SAIDA|altsyncram:altsyncram_component|altsyncram_0804:auto_generated|ram_block1a35" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_0804.tdf Line: 817
        Warning (14320): Synthesized away node "memoria_saida:u_MEMORIA_SAIDA|altsyncram:altsyncram_component|altsyncram_0804:auto_generated|ram_block1a36" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_0804.tdf Line: 839
        Warning (14320): Synthesized away node "memoria_saida:u_MEMORIA_SAIDA|altsyncram:altsyncram_component|altsyncram_0804:auto_generated|ram_block1a37" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_0804.tdf Line: 861
        Warning (14320): Synthesized away node "memoria_saida:u_MEMORIA_SAIDA|altsyncram:altsyncram_component|altsyncram_0804:auto_generated|ram_block1a38" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_0804.tdf Line: 883
        Warning (14320): Synthesized away node "memoria_saida:u_MEMORIA_SAIDA|altsyncram:altsyncram_component|altsyncram_0804:auto_generated|ram_block1a39" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_0804.tdf Line: 905
        Warning (14320): Synthesized away node "memoria_saida:u_MEMORIA_SAIDA|altsyncram:altsyncram_component|altsyncram_0804:auto_generated|ram_block1a40" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_0804.tdf Line: 927
        Warning (14320): Synthesized away node "memoria_saida:u_MEMORIA_SAIDA|altsyncram:altsyncram_component|altsyncram_0804:auto_generated|ram_block1a41" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_0804.tdf Line: 949
        Warning (14320): Synthesized away node "memoria_saida:u_MEMORIA_SAIDA|altsyncram:altsyncram_component|altsyncram_0804:auto_generated|ram_block1a42" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_0804.tdf Line: 971
        Warning (14320): Synthesized away node "memoria_saida:u_MEMORIA_SAIDA|altsyncram:altsyncram_component|altsyncram_0804:auto_generated|ram_block1a43" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_0804.tdf Line: 993
        Warning (14320): Synthesized away node "memoria_saida:u_MEMORIA_SAIDA|altsyncram:altsyncram_component|altsyncram_0804:auto_generated|ram_block1a44" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_0804.tdf Line: 1015
        Warning (14320): Synthesized away node "memoria_saida:u_MEMORIA_SAIDA|altsyncram:altsyncram_component|altsyncram_0804:auto_generated|ram_block1a45" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_0804.tdf Line: 1037
        Warning (14320): Synthesized away node "memoria_saida:u_MEMORIA_SAIDA|altsyncram:altsyncram_component|altsyncram_0804:auto_generated|ram_block1a46" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_0804.tdf Line: 1059
        Warning (14320): Synthesized away node "memoria_saida:u_MEMORIA_SAIDA|altsyncram:altsyncram_component|altsyncram_0804:auto_generated|ram_block1a47" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_0804.tdf Line: 1081
        Warning (14320): Synthesized away node "memoria_saida:u_MEMORIA_SAIDA|altsyncram:altsyncram_component|altsyncram_0804:auto_generated|ram_block1a48" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_0804.tdf Line: 1103
        Warning (14320): Synthesized away node "memoria_saida:u_MEMORIA_SAIDA|altsyncram:altsyncram_component|altsyncram_0804:auto_generated|ram_block1a49" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_0804.tdf Line: 1125
        Warning (14320): Synthesized away node "memoria_saida:u_MEMORIA_SAIDA|altsyncram:altsyncram_component|altsyncram_0804:auto_generated|ram_block1a50" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_0804.tdf Line: 1147
        Warning (14320): Synthesized away node "memoria_saida:u_MEMORIA_SAIDA|altsyncram:altsyncram_component|altsyncram_0804:auto_generated|ram_block1a51" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_0804.tdf Line: 1169
        Warning (14320): Synthesized away node "memoria_saida:u_MEMORIA_SAIDA|altsyncram:altsyncram_component|altsyncram_0804:auto_generated|ram_block1a52" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_0804.tdf Line: 1191
        Warning (14320): Synthesized away node "memoria_saida:u_MEMORIA_SAIDA|altsyncram:altsyncram_component|altsyncram_0804:auto_generated|ram_block1a53" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_0804.tdf Line: 1213
        Warning (14320): Synthesized away node "memoria_saida:u_MEMORIA_SAIDA|altsyncram:altsyncram_component|altsyncram_0804:auto_generated|ram_block1a54" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_0804.tdf Line: 1235
        Warning (14320): Synthesized away node "memoria_saida:u_MEMORIA_SAIDA|altsyncram:altsyncram_component|altsyncram_0804:auto_generated|ram_block1a55" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_0804.tdf Line: 1257
        Warning (14320): Synthesized away node "memoria_saida:u_MEMORIA_SAIDA|altsyncram:altsyncram_component|altsyncram_0804:auto_generated|ram_block1a56" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_0804.tdf Line: 1279
        Warning (14320): Synthesized away node "memoria_saida:u_MEMORIA_SAIDA|altsyncram:altsyncram_component|altsyncram_0804:auto_generated|ram_block1a57" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_0804.tdf Line: 1301
        Warning (14320): Synthesized away node "memoria_saida:u_MEMORIA_SAIDA|altsyncram:altsyncram_component|altsyncram_0804:auto_generated|ram_block1a58" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_0804.tdf Line: 1323
        Warning (14320): Synthesized away node "memoria_saida:u_MEMORIA_SAIDA|altsyncram:altsyncram_component|altsyncram_0804:auto_generated|ram_block1a59" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_0804.tdf Line: 1345
        Warning (14320): Synthesized away node "memoria_saida:u_MEMORIA_SAIDA|altsyncram:altsyncram_component|altsyncram_0804:auto_generated|ram_block1a60" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_0804.tdf Line: 1367
        Warning (14320): Synthesized away node "memoria_saida:u_MEMORIA_SAIDA|altsyncram:altsyncram_component|altsyncram_0804:auto_generated|ram_block1a61" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_0804.tdf Line: 1389
        Warning (14320): Synthesized away node "memoria_saida:u_MEMORIA_SAIDA|altsyncram:altsyncram_component|altsyncram_0804:auto_generated|ram_block1a62" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_0804.tdf Line: 1411
        Warning (14320): Synthesized away node "memoria_saida:u_MEMORIA_SAIDA|altsyncram:altsyncram_component|altsyncram_0804:auto_generated|ram_block1a63" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_0804.tdf Line: 1433
        Warning (14320): Synthesized away node "memoria_entrada:u_MEMORIA_ENTRADA|altsyncram:altsyncram_component|altsyncram_a224:auto_generated|ram_block1a0" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_a224.tdf Line: 44
        Warning (14320): Synthesized away node "memoria_entrada:u_MEMORIA_ENTRADA|altsyncram:altsyncram_component|altsyncram_a224:auto_generated|ram_block1a1" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_a224.tdf Line: 67
        Warning (14320): Synthesized away node "memoria_entrada:u_MEMORIA_ENTRADA|altsyncram:altsyncram_component|altsyncram_a224:auto_generated|ram_block1a2" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_a224.tdf Line: 90
        Warning (14320): Synthesized away node "memoria_entrada:u_MEMORIA_ENTRADA|altsyncram:altsyncram_component|altsyncram_a224:auto_generated|ram_block1a3" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_a224.tdf Line: 113
        Warning (14320): Synthesized away node "memoria_entrada:u_MEMORIA_ENTRADA|altsyncram:altsyncram_component|altsyncram_a224:auto_generated|ram_block1a4" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_a224.tdf Line: 136
        Warning (14320): Synthesized away node "memoria_entrada:u_MEMORIA_ENTRADA|altsyncram:altsyncram_component|altsyncram_a224:auto_generated|ram_block1a5" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_a224.tdf Line: 159
        Warning (14320): Synthesized away node "memoria_entrada:u_MEMORIA_ENTRADA|altsyncram:altsyncram_component|altsyncram_a224:auto_generated|ram_block1a6" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_a224.tdf Line: 182
        Warning (14320): Synthesized away node "memoria_entrada:u_MEMORIA_ENTRADA|altsyncram:altsyncram_component|altsyncram_a224:auto_generated|ram_block1a7" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_a224.tdf Line: 205
        Warning (14320): Synthesized away node "memoria_entrada:u_MEMORIA_ENTRADA|altsyncram:altsyncram_component|altsyncram_a224:auto_generated|ram_block1a8" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_a224.tdf Line: 228
        Warning (14320): Synthesized away node "memoria_entrada:u_MEMORIA_ENTRADA|altsyncram:altsyncram_component|altsyncram_a224:auto_generated|ram_block1a9" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_a224.tdf Line: 251
        Warning (14320): Synthesized away node "memoria_entrada:u_MEMORIA_ENTRADA|altsyncram:altsyncram_component|altsyncram_a224:auto_generated|ram_block1a10" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_a224.tdf Line: 274
        Warning (14320): Synthesized away node "memoria_entrada:u_MEMORIA_ENTRADA|altsyncram:altsyncram_component|altsyncram_a224:auto_generated|ram_block1a11" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_a224.tdf Line: 297
        Warning (14320): Synthesized away node "memoria_entrada:u_MEMORIA_ENTRADA|altsyncram:altsyncram_component|altsyncram_a224:auto_generated|ram_block1a12" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_a224.tdf Line: 320
        Warning (14320): Synthesized away node "memoria_entrada:u_MEMORIA_ENTRADA|altsyncram:altsyncram_component|altsyncram_a224:auto_generated|ram_block1a13" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_a224.tdf Line: 343
        Warning (14320): Synthesized away node "memoria_entrada:u_MEMORIA_ENTRADA|altsyncram:altsyncram_component|altsyncram_a224:auto_generated|ram_block1a14" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_a224.tdf Line: 366
        Warning (14320): Synthesized away node "memoria_entrada:u_MEMORIA_ENTRADA|altsyncram:altsyncram_component|altsyncram_a224:auto_generated|ram_block1a15" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_a224.tdf Line: 389
        Warning (14320): Synthesized away node "memoria_entrada:u_MEMORIA_ENTRADA|altsyncram:altsyncram_component|altsyncram_a224:auto_generated|ram_block1a16" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_a224.tdf Line: 412
        Warning (14320): Synthesized away node "memoria_entrada:u_MEMORIA_ENTRADA|altsyncram:altsyncram_component|altsyncram_a224:auto_generated|ram_block1a17" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_a224.tdf Line: 435
        Warning (14320): Synthesized away node "memoria_entrada:u_MEMORIA_ENTRADA|altsyncram:altsyncram_component|altsyncram_a224:auto_generated|ram_block1a18" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_a224.tdf Line: 458
        Warning (14320): Synthesized away node "memoria_entrada:u_MEMORIA_ENTRADA|altsyncram:altsyncram_component|altsyncram_a224:auto_generated|ram_block1a19" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_a224.tdf Line: 481
        Warning (14320): Synthesized away node "memoria_entrada:u_MEMORIA_ENTRADA|altsyncram:altsyncram_component|altsyncram_a224:auto_generated|ram_block1a20" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_a224.tdf Line: 504
        Warning (14320): Synthesized away node "memoria_entrada:u_MEMORIA_ENTRADA|altsyncram:altsyncram_component|altsyncram_a224:auto_generated|ram_block1a21" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_a224.tdf Line: 527
        Warning (14320): Synthesized away node "memoria_entrada:u_MEMORIA_ENTRADA|altsyncram:altsyncram_component|altsyncram_a224:auto_generated|ram_block1a22" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_a224.tdf Line: 550
        Warning (14320): Synthesized away node "memoria_entrada:u_MEMORIA_ENTRADA|altsyncram:altsyncram_component|altsyncram_a224:auto_generated|ram_block1a23" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_a224.tdf Line: 573
        Warning (14320): Synthesized away node "memoria_entrada:u_MEMORIA_ENTRADA|altsyncram:altsyncram_component|altsyncram_a224:auto_generated|ram_block1a24" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_a224.tdf Line: 596
        Warning (14320): Synthesized away node "memoria_entrada:u_MEMORIA_ENTRADA|altsyncram:altsyncram_component|altsyncram_a224:auto_generated|ram_block1a25" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_a224.tdf Line: 619
        Warning (14320): Synthesized away node "memoria_entrada:u_MEMORIA_ENTRADA|altsyncram:altsyncram_component|altsyncram_a224:auto_generated|ram_block1a26" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_a224.tdf Line: 642
        Warning (14320): Synthesized away node "memoria_entrada:u_MEMORIA_ENTRADA|altsyncram:altsyncram_component|altsyncram_a224:auto_generated|ram_block1a27" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_a224.tdf Line: 665
        Warning (14320): Synthesized away node "memoria_entrada:u_MEMORIA_ENTRADA|altsyncram:altsyncram_component|altsyncram_a224:auto_generated|ram_block1a28" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_a224.tdf Line: 688
        Warning (14320): Synthesized away node "memoria_entrada:u_MEMORIA_ENTRADA|altsyncram:altsyncram_component|altsyncram_a224:auto_generated|ram_block1a29" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_a224.tdf Line: 711
        Warning (14320): Synthesized away node "memoria_entrada:u_MEMORIA_ENTRADA|altsyncram:altsyncram_component|altsyncram_a224:auto_generated|ram_block1a30" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_a224.tdf Line: 734
        Warning (14320): Synthesized away node "memoria_entrada:u_MEMORIA_ENTRADA|altsyncram:altsyncram_component|altsyncram_a224:auto_generated|ram_block1a31" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_a224.tdf Line: 757
        Warning (14320): Synthesized away node "memoria_entrada:u_MEMORIA_ENTRADA|altsyncram:altsyncram_component|altsyncram_a224:auto_generated|ram_block1a32" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_a224.tdf Line: 780
        Warning (14320): Synthesized away node "memoria_entrada:u_MEMORIA_ENTRADA|altsyncram:altsyncram_component|altsyncram_a224:auto_generated|ram_block1a33" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_a224.tdf Line: 803
        Warning (14320): Synthesized away node "memoria_entrada:u_MEMORIA_ENTRADA|altsyncram:altsyncram_component|altsyncram_a224:auto_generated|ram_block1a34" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_a224.tdf Line: 826
        Warning (14320): Synthesized away node "memoria_entrada:u_MEMORIA_ENTRADA|altsyncram:altsyncram_component|altsyncram_a224:auto_generated|ram_block1a35" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_a224.tdf Line: 849
        Warning (14320): Synthesized away node "memoria_entrada:u_MEMORIA_ENTRADA|altsyncram:altsyncram_component|altsyncram_a224:auto_generated|ram_block1a36" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_a224.tdf Line: 872
        Warning (14320): Synthesized away node "memoria_entrada:u_MEMORIA_ENTRADA|altsyncram:altsyncram_component|altsyncram_a224:auto_generated|ram_block1a37" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_a224.tdf Line: 895
        Warning (14320): Synthesized away node "memoria_entrada:u_MEMORIA_ENTRADA|altsyncram:altsyncram_component|altsyncram_a224:auto_generated|ram_block1a38" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_a224.tdf Line: 918
        Warning (14320): Synthesized away node "memoria_entrada:u_MEMORIA_ENTRADA|altsyncram:altsyncram_component|altsyncram_a224:auto_generated|ram_block1a39" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_a224.tdf Line: 941
        Warning (14320): Synthesized away node "memoria_entrada:u_MEMORIA_ENTRADA|altsyncram:altsyncram_component|altsyncram_a224:auto_generated|ram_block1a40" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_a224.tdf Line: 964
        Warning (14320): Synthesized away node "memoria_entrada:u_MEMORIA_ENTRADA|altsyncram:altsyncram_component|altsyncram_a224:auto_generated|ram_block1a41" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_a224.tdf Line: 987
        Warning (14320): Synthesized away node "memoria_entrada:u_MEMORIA_ENTRADA|altsyncram:altsyncram_component|altsyncram_a224:auto_generated|ram_block1a42" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_a224.tdf Line: 1010
        Warning (14320): Synthesized away node "memoria_entrada:u_MEMORIA_ENTRADA|altsyncram:altsyncram_component|altsyncram_a224:auto_generated|ram_block1a43" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_a224.tdf Line: 1033
        Warning (14320): Synthesized away node "memoria_entrada:u_MEMORIA_ENTRADA|altsyncram:altsyncram_component|altsyncram_a224:auto_generated|ram_block1a44" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_a224.tdf Line: 1056
        Warning (14320): Synthesized away node "memoria_entrada:u_MEMORIA_ENTRADA|altsyncram:altsyncram_component|altsyncram_a224:auto_generated|ram_block1a45" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_a224.tdf Line: 1079
        Warning (14320): Synthesized away node "memoria_entrada:u_MEMORIA_ENTRADA|altsyncram:altsyncram_component|altsyncram_a224:auto_generated|ram_block1a46" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_a224.tdf Line: 1102
        Warning (14320): Synthesized away node "memoria_entrada:u_MEMORIA_ENTRADA|altsyncram:altsyncram_component|altsyncram_a224:auto_generated|ram_block1a47" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_a224.tdf Line: 1125
        Warning (14320): Synthesized away node "memoria_entrada:u_MEMORIA_ENTRADA|altsyncram:altsyncram_component|altsyncram_a224:auto_generated|ram_block1a48" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_a224.tdf Line: 1148
        Warning (14320): Synthesized away node "memoria_entrada:u_MEMORIA_ENTRADA|altsyncram:altsyncram_component|altsyncram_a224:auto_generated|ram_block1a49" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_a224.tdf Line: 1171
        Warning (14320): Synthesized away node "memoria_entrada:u_MEMORIA_ENTRADA|altsyncram:altsyncram_component|altsyncram_a224:auto_generated|ram_block1a50" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_a224.tdf Line: 1194
        Warning (14320): Synthesized away node "memoria_entrada:u_MEMORIA_ENTRADA|altsyncram:altsyncram_component|altsyncram_a224:auto_generated|ram_block1a51" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_a224.tdf Line: 1217
        Warning (14320): Synthesized away node "memoria_entrada:u_MEMORIA_ENTRADA|altsyncram:altsyncram_component|altsyncram_a224:auto_generated|ram_block1a52" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_a224.tdf Line: 1240
        Warning (14320): Synthesized away node "memoria_entrada:u_MEMORIA_ENTRADA|altsyncram:altsyncram_component|altsyncram_a224:auto_generated|ram_block1a53" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_a224.tdf Line: 1263
        Warning (14320): Synthesized away node "memoria_entrada:u_MEMORIA_ENTRADA|altsyncram:altsyncram_component|altsyncram_a224:auto_generated|ram_block1a54" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_a224.tdf Line: 1286
        Warning (14320): Synthesized away node "memoria_entrada:u_MEMORIA_ENTRADA|altsyncram:altsyncram_component|altsyncram_a224:auto_generated|ram_block1a55" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_a224.tdf Line: 1309
        Warning (14320): Synthesized away node "memoria_entrada:u_MEMORIA_ENTRADA|altsyncram:altsyncram_component|altsyncram_a224:auto_generated|ram_block1a56" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_a224.tdf Line: 1332
        Warning (14320): Synthesized away node "memoria_entrada:u_MEMORIA_ENTRADA|altsyncram:altsyncram_component|altsyncram_a224:auto_generated|ram_block1a57" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_a224.tdf Line: 1355
        Warning (14320): Synthesized away node "memoria_entrada:u_MEMORIA_ENTRADA|altsyncram:altsyncram_component|altsyncram_a224:auto_generated|ram_block1a58" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_a224.tdf Line: 1378
        Warning (14320): Synthesized away node "memoria_entrada:u_MEMORIA_ENTRADA|altsyncram:altsyncram_component|altsyncram_a224:auto_generated|ram_block1a59" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_a224.tdf Line: 1401
        Warning (14320): Synthesized away node "memoria_entrada:u_MEMORIA_ENTRADA|altsyncram:altsyncram_component|altsyncram_a224:auto_generated|ram_block1a60" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_a224.tdf Line: 1424
        Warning (14320): Synthesized away node "memoria_entrada:u_MEMORIA_ENTRADA|altsyncram:altsyncram_component|altsyncram_a224:auto_generated|ram_block1a61" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_a224.tdf Line: 1447
        Warning (14320): Synthesized away node "memoria_entrada:u_MEMORIA_ENTRADA|altsyncram:altsyncram_component|altsyncram_a224:auto_generated|ram_block1a62" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_a224.tdf Line: 1470
        Warning (14320): Synthesized away node "memoria_entrada:u_MEMORIA_ENTRADA|altsyncram:altsyncram_component|altsyncram_a224:auto_generated|ram_block1a63" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_a224.tdf Line: 1493
        Warning (14320): Synthesized away node "sal_e_pimenta:u_MEMORIA_SAL_E_PIMENTA|altsyncram:altsyncram_component|altsyncram_tn24:auto_generated|q_a[0]" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_tn24.tdf Line: 36
        Warning (14320): Synthesized away node "sal_e_pimenta:u_MEMORIA_SAL_E_PIMENTA|altsyncram:altsyncram_component|altsyncram_tn24:auto_generated|q_a[1]" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_tn24.tdf Line: 59
        Warning (14320): Synthesized away node "sal_e_pimenta:u_MEMORIA_SAL_E_PIMENTA|altsyncram:altsyncram_component|altsyncram_tn24:auto_generated|q_a[2]" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_tn24.tdf Line: 82
        Warning (14320): Synthesized away node "sal_e_pimenta:u_MEMORIA_SAL_E_PIMENTA|altsyncram:altsyncram_component|altsyncram_tn24:auto_generated|q_a[3]" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_tn24.tdf Line: 105
        Warning (14320): Synthesized away node "sal_e_pimenta:u_MEMORIA_SAL_E_PIMENTA|altsyncram:altsyncram_component|altsyncram_tn24:auto_generated|q_a[4]" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_tn24.tdf Line: 128
        Warning (14320): Synthesized away node "sal_e_pimenta:u_MEMORIA_SAL_E_PIMENTA|altsyncram:altsyncram_component|altsyncram_tn24:auto_generated|q_a[5]" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_tn24.tdf Line: 151
        Warning (14320): Synthesized away node "sal_e_pimenta:u_MEMORIA_SAL_E_PIMENTA|altsyncram:altsyncram_component|altsyncram_tn24:auto_generated|q_a[6]" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_tn24.tdf Line: 174
        Warning (14320): Synthesized away node "sal_e_pimenta:u_MEMORIA_SAL_E_PIMENTA|altsyncram:altsyncram_component|altsyncram_tn24:auto_generated|q_a[7]" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_tn24.tdf Line: 197
        Warning (14320): Synthesized away node "memoria_gauss:u_MEMORIA_GAUSS|altsyncram:altsyncram_component|altsyncram_db24:auto_generated|q_a[0]" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_db24.tdf Line: 36
        Warning (14320): Synthesized away node "memoria_gauss:u_MEMORIA_GAUSS|altsyncram:altsyncram_component|altsyncram_db24:auto_generated|q_a[1]" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_db24.tdf Line: 59
        Warning (14320): Synthesized away node "memoria_gauss:u_MEMORIA_GAUSS|altsyncram:altsyncram_component|altsyncram_db24:auto_generated|q_a[2]" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_db24.tdf Line: 82
        Warning (14320): Synthesized away node "memoria_gauss:u_MEMORIA_GAUSS|altsyncram:altsyncram_component|altsyncram_db24:auto_generated|q_a[3]" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_db24.tdf Line: 105
        Warning (14320): Synthesized away node "memoria_gauss:u_MEMORIA_GAUSS|altsyncram:altsyncram_component|altsyncram_db24:auto_generated|q_a[4]" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_db24.tdf Line: 128
        Warning (14320): Synthesized away node "memoria_gauss:u_MEMORIA_GAUSS|altsyncram:altsyncram_component|altsyncram_db24:auto_generated|q_a[5]" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_db24.tdf Line: 151
        Warning (14320): Synthesized away node "memoria_gauss:u_MEMORIA_GAUSS|altsyncram:altsyncram_component|altsyncram_db24:auto_generated|q_a[6]" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_db24.tdf Line: 174
        Warning (14320): Synthesized away node "memoria_gauss:u_MEMORIA_GAUSS|altsyncram:altsyncram_component|altsyncram_db24:auto_generated|q_a[7]" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/db/altsyncram_db24.tdf Line: 197
Info (286030): Timing-Driven Synthesis is running
Info (17049): 30 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 17 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "i_LIMIAR1[0]" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/top_entity.vhdl Line: 19
    Warning (15610): No output dependent on input pin "i_LIMIAR1[1]" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/top_entity.vhdl Line: 19
    Warning (15610): No output dependent on input pin "i_LIMIAR1[2]" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/top_entity.vhdl Line: 19
    Warning (15610): No output dependent on input pin "i_LIMIAR1[3]" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/top_entity.vhdl Line: 19
    Warning (15610): No output dependent on input pin "i_LIMIAR1[4]" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/top_entity.vhdl Line: 19
    Warning (15610): No output dependent on input pin "i_LIMIAR1[5]" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/top_entity.vhdl Line: 19
    Warning (15610): No output dependent on input pin "i_LIMIAR1[6]" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/top_entity.vhdl Line: 19
    Warning (15610): No output dependent on input pin "i_LIMIAR1[7]" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/top_entity.vhdl Line: 19
    Warning (15610): No output dependent on input pin "i_LIMIAR2[0]" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/top_entity.vhdl Line: 20
    Warning (15610): No output dependent on input pin "i_LIMIAR2[1]" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/top_entity.vhdl Line: 20
    Warning (15610): No output dependent on input pin "i_LIMIAR2[2]" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/top_entity.vhdl Line: 20
    Warning (15610): No output dependent on input pin "i_LIMIAR2[3]" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/top_entity.vhdl Line: 20
    Warning (15610): No output dependent on input pin "i_LIMIAR2[4]" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/top_entity.vhdl Line: 20
    Warning (15610): No output dependent on input pin "i_LIMIAR2[5]" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/top_entity.vhdl Line: 20
    Warning (15610): No output dependent on input pin "i_LIMIAR2[6]" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/top_entity.vhdl Line: 20
    Warning (15610): No output dependent on input pin "i_LIMIAR2[7]" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/top_entity.vhdl Line: 20
    Warning (15610): No output dependent on input pin "i_SELECAO_RUIDO" File: D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/RuidoRTL/top_entity.vhdl Line: 21
Info (21057): Implemented 56 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 21 input pins
    Info (21059): Implemented 1 output pins
    Info (21061): Implemented 34 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 166 warnings
    Info: Peak virtual memory: 4891 megabytes
    Info: Processing ended: Wed Jun 30 14:08:50 2021
    Info: Elapsed time: 00:00:15
    Info: Total CPU time (on all processors): 00:00:21


