

================================================================
== Vivado HLS Report for 'bidirectional_counter_mode_choice'
================================================================
* Date:           Sun Aug 12 16:22:25 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Counter
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     1.547|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.54>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %clock), !map !99"   --->   Operation 2 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %reset), !map !103"   --->   Operation 3 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %enable), !map !107"   --->   Operation 4 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %mode), !map !111"   --->   Operation 5 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %counter_out), !map !115"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %bidirectional_counter_count_V), !map !119"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([22 x i8]* @p_str4, i32 3, [5 x i8]* @p_str5, [6 x i8]* @p_str6, i32 0, i32 0, i1* %clock) nounwind" [../Proyecto1/Counter/Counter.cpp:42]   --->   Operation 8 'specport' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([22 x i8]* @p_str4, i32 0, [7 x i8]* @p_str7, [6 x i8]* @p_str8, i32 0, i32 0, i1* %reset) nounwind" [../Proyecto1/Counter/Counter.cpp:43]   --->   Operation 9 'specport' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([22 x i8]* @p_str4, i32 0, [7 x i8]* @p_str7, [7 x i8]* @p_str9, i32 0, i32 0, i1* %enable) nounwind" [../Proyecto1/Counter/Counter.cpp:44]   --->   Operation 10 'specport' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([22 x i8]* @p_str4, i32 0, [7 x i8]* @p_str7, [5 x i8]* @p_str10, i32 0, i32 0, i1* %mode) nounwind" [../Proyecto1/Counter/Counter.cpp:45]   --->   Operation 11 'specport' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([22 x i8]* @p_str4, i32 1, [13 x i8]* @p_str11, [12 x i8]* @p_str12, i32 0, i32 0, i12* %counter_out) nounwind" [../Proyecto1/Counter/Counter.cpp:46]   --->   Operation 12 'specport' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProcessDef([22 x i8]* @p_str4, i32 0, [12 x i8]* @p_str13) nounwind" [../Proyecto1/Counter/Counter.cpp:47]   --->   Operation 13 'specprocessdef' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str14)" [../Proyecto1/Counter/Counter.cpp:47]   --->   Operation 14 'specregionbegin' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 1) nounwind" [../Proyecto1/Counter/Counter.cpp:47]   --->   Operation 15 'specprotocol' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_Read.ap_auto.volatile.i1P(i1* %enable)" [../Proyecto1/Counter/Counter.cpp:42]   --->   Operation 16 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "br i1 %tmp, label %1, label %._crit_edge" [../Proyecto1/Counter/Counter.cpp:42]   --->   Operation 17 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_1 = call i1 @_ssdm_op_Read.ap_auto.volatile.i1P(i1* %mode)" [../Proyecto1/Counter/Counter.cpp:46]   --->   Operation 18 'read' 'tmp_1' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_2 = call i1 @_ssdm_op_Read.ap_auto.volatile.i1P(i1* %reset)" [../Proyecto1/Counter/Counter.cpp:16->../Proyecto1/Counter/Counter.cpp:47]   --->   Operation 19 'read' 'tmp_2' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%bidirectional_counte = call i12 @_ssdm_op_Read.ap_auto.i12P(i12* %bidirectional_counter_count_V)" [../Proyecto1/Counter/Counter.cpp:21->../Proyecto1/Counter/Counter.cpp:47]   --->   Operation 20 'read' 'bidirectional_counte' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "br i1 %tmp_1, label %2, label %6" [../Proyecto1/Counter/Counter.cpp:46]   --->   Operation 21 'br' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "br i1 %tmp_2, label %8, label %7" [../Proyecto1/Counter/Counter.cpp:30->../Proyecto1/Counter/Counter.cpp:49]   --->   Operation 22 'br' <Predicate = (tmp & !tmp_1)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i12P(i12* %bidirectional_counter_count_V, i12 0)" [../Proyecto1/Counter/Counter.cpp:31->../Proyecto1/Counter/Counter.cpp:49]   --->   Operation 23 'write' <Predicate = (tmp & !tmp_1 & !tmp_2)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.volatile.i12P(i12* %counter_out, i12 0)" [../Proyecto1/Counter/Counter.cpp:32->../Proyecto1/Counter/Counter.cpp:49]   --->   Operation 24 'write' <Predicate = (tmp & !tmp_1 & !tmp_2)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "br label %decr_count.exit" [../Proyecto1/Counter/Counter.cpp:34->../Proyecto1/Counter/Counter.cpp:49]   --->   Operation 25 'br' <Predicate = (tmp & !tmp_1 & !tmp_2)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.54ns)   --->   "%v_V_2 = add i12 %bidirectional_counte, -1" [../Proyecto1/Counter/Counter.cpp:35->../Proyecto1/Counter/Counter.cpp:49]   --->   Operation 26 'add' 'v_V_2' <Predicate = (tmp & !tmp_1 & tmp_2)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i12P(i12* %bidirectional_counter_count_V, i12 %v_V_2)" [../Proyecto1/Counter/Counter.cpp:35->../Proyecto1/Counter/Counter.cpp:49]   --->   Operation 27 'write' <Predicate = (tmp & !tmp_1 & tmp_2)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.volatile.i12P(i12* %counter_out, i12 %v_V_2)" [../Proyecto1/Counter/Counter.cpp:36->../Proyecto1/Counter/Counter.cpp:49]   --->   Operation 28 'write' <Predicate = (tmp & !tmp_1 & tmp_2)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%empty_2 = call i12 @_ssdm_op_Read.ap_auto.volatile.i12P(i12* %counter_out)" [../Proyecto1/Counter/Counter.cpp:37->../Proyecto1/Counter/Counter.cpp:49]   --->   Operation 29 'read' 'empty_2' <Predicate = (tmp & !tmp_1 & tmp_2)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "br label %decr_count.exit"   --->   Operation 30 'br' <Predicate = (tmp & !tmp_1 & tmp_2)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "br label %9"   --->   Operation 31 'br' <Predicate = (tmp & !tmp_1)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "br i1 %tmp_2, label %4, label %3" [../Proyecto1/Counter/Counter.cpp:16->../Proyecto1/Counter/Counter.cpp:47]   --->   Operation 32 'br' <Predicate = (tmp & tmp_1)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i12P(i12* %bidirectional_counter_count_V, i12 0)" [../Proyecto1/Counter/Counter.cpp:17->../Proyecto1/Counter/Counter.cpp:47]   --->   Operation 33 'write' <Predicate = (tmp & tmp_1 & !tmp_2)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.volatile.i12P(i12* %counter_out, i12 0)" [../Proyecto1/Counter/Counter.cpp:18->../Proyecto1/Counter/Counter.cpp:47]   --->   Operation 34 'write' <Predicate = (tmp & tmp_1 & !tmp_2)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "br label %incr_count.exit" [../Proyecto1/Counter/Counter.cpp:20->../Proyecto1/Counter/Counter.cpp:47]   --->   Operation 35 'br' <Predicate = (tmp & tmp_1 & !tmp_2)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_4 = call i1 @_ssdm_op_Read.ap_auto.volatile.i1P(i1* %enable)" [../Proyecto1/Counter/Counter.cpp:20->../Proyecto1/Counter/Counter.cpp:47]   --->   Operation 36 'read' 'tmp_4' <Predicate = (tmp & tmp_1 & tmp_2)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "br i1 %tmp_4, label %5, label %._crit_edge.i" [../Proyecto1/Counter/Counter.cpp:20->../Proyecto1/Counter/Counter.cpp:47]   --->   Operation 37 'br' <Predicate = (tmp & tmp_1 & tmp_2)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.54ns)   --->   "%v_V = add i12 %bidirectional_counte, 1" [../Proyecto1/Counter/Counter.cpp:21->../Proyecto1/Counter/Counter.cpp:47]   --->   Operation 38 'add' 'v_V' <Predicate = (tmp & tmp_1 & tmp_2 & tmp_4)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i12P(i12* %bidirectional_counter_count_V, i12 %v_V)" [../Proyecto1/Counter/Counter.cpp:21->../Proyecto1/Counter/Counter.cpp:47]   --->   Operation 39 'write' <Predicate = (tmp & tmp_1 & tmp_2 & tmp_4)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.volatile.i12P(i12* %counter_out, i12 %v_V)" [../Proyecto1/Counter/Counter.cpp:22->../Proyecto1/Counter/Counter.cpp:47]   --->   Operation 40 'write' <Predicate = (tmp & tmp_1 & tmp_2 & tmp_4)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%empty = call i12 @_ssdm_op_Read.ap_auto.volatile.i12P(i12* %counter_out)" [../Proyecto1/Counter/Counter.cpp:23->../Proyecto1/Counter/Counter.cpp:47]   --->   Operation 41 'read' 'empty' <Predicate = (tmp & tmp_1 & tmp_2 & tmp_4)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "br label %._crit_edge.i" [../Proyecto1/Counter/Counter.cpp:24->../Proyecto1/Counter/Counter.cpp:47]   --->   Operation 42 'br' <Predicate = (tmp & tmp_1 & tmp_2 & tmp_4)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "br label %incr_count.exit"   --->   Operation 43 'br' <Predicate = (tmp & tmp_1 & tmp_2)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "br label %9" [../Proyecto1/Counter/Counter.cpp:48]   --->   Operation 44 'br' <Predicate = (tmp & tmp_1)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str14, i32 %tmp_3)" [../Proyecto1/Counter/Counter.cpp:50]   --->   Operation 45 'specregionend' 'empty_3' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "br label %._crit_edge" [../Proyecto1/Counter/Counter.cpp:50]   --->   Operation 46 'br' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str14, i32 %tmp_3)" [../Proyecto1/Counter/Counter.cpp:47]   --->   Operation 47 'specregionend' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "ret void" [../Proyecto1/Counter/Counter.cpp:50]   --->   Operation 48 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.55ns
The critical path consists of the following:
	wire read on port 'bidirectional_counter_count_V' (../Proyecto1/Counter/Counter.cpp:21->../Proyecto1/Counter/Counter.cpp:47) [26]  (0 ns)
	'add' operation ('v.V', ../Proyecto1/Counter/Counter.cpp:35->../Proyecto1/Counter/Counter.cpp:49) [35]  (1.55 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
