INFO: [VRFC 10-163] Analyzing VHDL file "/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/decode_uc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decode_uc'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/decode.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decode'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/sciv_core.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sciv_core'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/system/sciv_base_system.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sciv_base_system'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/system/sciv_example_system.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sciv_example_system'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/veeyceey/Documents/workspace/github/AUK-V/src/tb/example_system/tb_sciv_core.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_sciv_core'
