
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.002447                       # Number of seconds simulated
sim_ticks                                  2446813000                       # Number of ticks simulated
final_tick                                 2446813000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  52967                       # Simulator instruction rate (inst/s)
host_op_rate                                   112389                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               34611225                       # Simulator tick rate (ticks/s)
host_mem_usage                                2212284                       # Number of bytes of host memory used
host_seconds                                    70.69                       # Real time elapsed on the host
sim_insts                                     3744478                       # Number of instructions simulated
sim_ops                                       7945257                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst             31616                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data             61312                       # Number of bytes read from this memory
system.physmem.bytes_read::total                92928                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst        31616                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           31616                       # Number of instructions bytes read from this memory
system.physmem.num_reads::cpu.inst                494                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data                958                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1452                       # Number of read requests responded to by this memory
system.physmem.bw_read::cpu.inst             12921298                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data             25057902                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                37979200                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst        12921298                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total           12921298                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_total::cpu.inst            12921298                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data            25057902                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               37979200                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                              0                       # number of replacements
system.l2.tagsinuse                       1292.448794                       # Cycle average of tags in use
system.l2.total_refs                            39137                       # Total number of references to valid blocks.
system.l2.sampled_refs                           1403                       # Sample count of references to valid blocks.
system.l2.avg_refs                          27.895225                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           363.275439                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst             442.223656                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data             486.949698                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.088690                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.107965                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.118884                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.315539                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.inst                33619                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data                 2347                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   35966                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             3611                       # number of Writeback hits
system.l2.Writeback_hits::total                  3611                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data               1450                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1450                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                 33619                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                  3797                       # number of demand (read+write) hits
system.l2.demand_hits::total                    37416                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                33619                       # number of overall hits
system.l2.overall_hits::cpu.data                 3797                       # number of overall hits
system.l2.overall_hits::total                   37416                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                494                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data                512                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  1006                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data              446                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 446                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                 494                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                 958                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1452                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                494                       # number of overall misses
system.l2.overall_misses::cpu.data                958                       # number of overall misses
system.l2.overall_misses::total                  1452                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst     26359000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data     28811500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        55170500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data     23461500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      23461500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst      26359000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data      52273000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         78632000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     26359000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data     52273000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        78632000                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst            34113                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data             2859                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               36972                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         3611                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              3611                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           1896                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1896                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst             34113                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data              4755                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                38868                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst            34113                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data             4755                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               38868                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.014481                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.179084                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.027210                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.235232                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.235232                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.014481                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.201472                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.037357                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.014481                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.201472                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.037357                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 53358.299595                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 56272.460938                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 54841.451292                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 52604.260090                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52604.260090                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 53358.299595                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 54564.718163                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 54154.269972                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 53358.299595                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 54564.718163                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 54154.269972                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_misses::cpu.inst           494                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data           512                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             1006                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data          446                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            446                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            494                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data            958                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1452                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           494                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data           958                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1452                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst     20350500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data     22628500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     42979000                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data     18023000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     18023000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     20350500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data     40651500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     61002000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     20350500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data     40651500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     61002000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.014481                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.179084                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.027210                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.235232                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.235232                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.014481                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.201472                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.037357                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.014481                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.201472                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.037357                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 41195.344130                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 44196.289062                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 42722.664016                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 40410.313901                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40410.313901                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 41195.344130                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 42433.716075                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 42012.396694                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 41195.344130                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 42433.716075                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 42012.396694                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                 1510869                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1510869                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            131814                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               924156                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  881397                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             95.373184                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                 1341                       # Number of system calls
system.cpu.numCycles                          4893627                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            1610525                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        6439680                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     1510869                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             881397                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       2177097                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  551410                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles                 625040                       # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles                   21                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           255                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    958880                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 24173                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            4832440                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.596923                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.353801                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  2685699     55.58%     55.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   253697      5.25%     60.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   112635      2.33%     63.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    76788      1.59%     64.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   189806      3.93%     68.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    87243      1.81%     70.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   274686      5.68%     76.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   218499      4.52%     80.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   933387     19.32%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              4832440                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.308742                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.315932                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  1922013                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                444782                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   1875541                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                170615                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 419489                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               11818028                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                 419489                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  2071259                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  131696                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          23459                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   1893106                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                293431                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               11620173                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  1428                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  58292                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents                169896                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands            13009168                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              29314067                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         27195567                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           2118500                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               9277947                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  3731221                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts               1361                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           1360                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   1020056                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              1021325                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              970920                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             30359                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            19036                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   10763839                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                1432                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   9658769                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued            255810                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         2789789                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      4754329                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             90                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       4832440                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.998735                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.798679                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1669577     34.55%     34.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              519257     10.75%     45.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              358917      7.43%     52.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1283132     26.55%     79.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              560075     11.59%     90.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              350258      7.25%     98.11% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               58429      1.21%     99.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               32242      0.67%     99.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                 553      0.01%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         4832440                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 1388269     87.05%     87.05% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     87.05% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     87.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                174392     10.94%     97.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     97.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     97.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     97.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     97.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     97.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     97.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     97.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     97.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     97.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     97.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     97.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     97.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     97.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     97.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     97.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     97.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     97.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     97.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     97.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     97.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     97.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     97.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     97.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     97.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     97.99% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  14747      0.92%     98.91% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 17347      1.09%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            217141      2.25%      2.25% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               7316685     75.75%     78.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     78.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     78.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              237014      2.45%     80.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     80.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     80.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     80.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     80.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     80.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     80.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     80.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     80.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     80.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     80.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     80.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.45% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               968697     10.03%     90.48% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              919232      9.52%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                9658769                       # Type of FU issued
system.cpu.iq.rate                           1.973744                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     1594755                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.165110                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           24572947                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          12852575                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      8528959                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             1427596                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             702551                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses       618955                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               10235993                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                  800390                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads            50481                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       287247                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          369                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           66                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       212517                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            77                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 419489                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                    4701                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                   120                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            10765271                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             21643                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               1021325                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               970920                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               1356                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     51                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             66                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          40400                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       101676                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               142076                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               9250487                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                886131                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            408282                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      1727895                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  1064550                       # Number of branches executed
system.cpu.iew.exec_stores                     841764                       # Number of stores executed
system.cpu.iew.exec_rate                     1.890313                       # Inst execution rate
system.cpu.iew.wb_sent                        9227198                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       9147914                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   6341341                       # num instructions producing a value
system.cpu.iew.wb_consumers                  10127970                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       1.869353                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.626122                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts         2820015                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            1342                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            131832                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      4412951                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.800441                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.301618                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1882546     42.66%     42.66% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       727590     16.49%     59.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       448470     10.16%     69.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       659395     14.94%     84.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       191945      4.35%     88.60% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       102974      2.33%     90.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        42093      0.95%     91.89% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        56170      1.27%     93.16% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       301768      6.84%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      4412951                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              3744478                       # Number of instructions committed
system.cpu.commit.committedOps                7945257                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        1492481                       # Number of memory references committed
system.cpu.commit.loads                        734078                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     956802                       # Number of branches committed
system.cpu.commit.fp_insts                     598767                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   7732762                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events                301768                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                     14876455                       # The number of ROB reads
system.cpu.rob.rob_writes                    21953704                       # The number of ROB writes
system.cpu.timesIdled                           12280                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           61187                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     3744478                       # Number of Instructions Simulated
system.cpu.committedOps                       7945257                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total               3744478                       # Number of Instructions Simulated
system.cpu.cpi                               1.306892                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.306892                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.765174                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.765174                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 17845934                       # number of integer regfile reads
system.cpu.int_regfile_writes                10216841                       # number of integer regfile writes
system.cpu.fp_regfile_reads                    792042                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   226887                       # number of floating regfile writes
system.cpu.misc_regfile_reads                 3768130                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      1                       # number of misc regfile writes
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                  33860                       # number of replacements
system.cpu.icache.tagsinuse                243.354511                       # Cycle average of tags in use
system.cpu.icache.total_refs                   922401                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                  34112                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs                  27.040367                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     243.354511                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.950604                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.950604                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst       922401                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          922401                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        922401                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           922401                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       922401                       # number of overall hits
system.cpu.icache.overall_hits::total          922401                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        36479                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         36479                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        36479                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          36479                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        36479                       # number of overall misses
system.cpu.icache.overall_misses::total         36479                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    484586999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    484586999                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    484586999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    484586999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    484586999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    484586999                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       958880                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       958880                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       958880                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       958880                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       958880                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       958880                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.038043                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.038043                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.038043                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.038043                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.038043                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.038043                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13283.998986                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13283.998986                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 13283.998986                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13283.998986                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 13283.998986                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13283.998986                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          121                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    30.250000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         2366                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         2366                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         2366                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         2366                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         2366                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         2366                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        34113                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        34113                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        34113                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        34113                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        34113                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        34113                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    396796999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    396796999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    396796999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    396796999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    396796999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    396796999                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.035576                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.035576                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.035576                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.035576                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.035576                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.035576                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 11631.841204                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 11631.841204                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 11631.841204                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 11631.841204                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 11631.841204                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 11631.841204                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                   4499                       # number of replacements
system.cpu.dcache.tagsinuse                254.848525                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  1585370                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                   4755                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                 333.411146                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle               21007000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     254.848525                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.995502                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.995502                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data       828314                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          828314                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       757056                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         757056                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data       1585370                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1585370                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      1585370                       # number of overall hits
system.cpu.dcache.overall_hits::total         1585370                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         8519                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          8519                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         1898                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1898                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data        10417                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          10417                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        10417                       # number of overall misses
system.cpu.dcache.overall_misses::total         10417                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    196095500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    196095500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     43736000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     43736000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    239831500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    239831500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    239831500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    239831500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       836833                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       836833                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       758954                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       758954                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      1595787                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1595787                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      1595787                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1595787                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.010180                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010180                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.002501                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002501                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.006528                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.006528                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.006528                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.006528                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 23018.605470                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 23018.605470                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 23043.203372                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 23043.203372                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 23023.087261                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 23023.087261                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 23023.087261                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 23023.087261                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          340                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                15                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    22.666667                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks         3611                       # number of writebacks
system.cpu.dcache.writebacks::total              3611                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data         5660                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         5660                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data         5662                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         5662                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data         5662                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         5662                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         2859                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2859                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         1896                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1896                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         4755                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4755                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         4755                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4755                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     55253000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     55253000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     39857500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     39857500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     95110500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     95110500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     95110500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     95110500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.003416                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003416                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.002498                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002498                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.002980                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002980                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.002980                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002980                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 19325.988108                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 19325.988108                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 21021.888186                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 21021.888186                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 20002.208202                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 20002.208202                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 20002.208202                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 20002.208202                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
