Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto c1df7c706dac4506a9bc7b19e3742c8f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconstant_v1_1_7 -L blk_mem_gen_v8_4_4 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulate_tb_behav xil_defaultlib.simulate_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.simulate_Action_RAM0_2
Compiling module xil_defaultlib.simulate_Action_RAM1_2
Compiling module xil_defaultlib.simulate_Action_RAM2_2
Compiling module xil_defaultlib.simulate_Action_RAM3_2
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.simulate_cons_0000_2
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant
Compiling module xil_defaultlib.simulate_const_1_4
Compiling module xil_defaultlib.Action_RAM_imp_7YDQNW
Compiling module xil_defaultlib.lsfr_16bit
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.simulate_CU_0_1
Compiling module xil_defaultlib.reg_12bit
Compiling module xil_defaultlib.reg_2bit
Compiling module xil_defaultlib.wen_decoder
Compiling module xil_defaultlib.MII
Compiling module xil_defaultlib.simulate_MII_0_2
Compiling module xil_defaultlib.min4to1_3bit
Compiling module xil_defaultlib.max4to1_3bit
Compiling module xil_defaultlib.PG
Compiling module xil_defaultlib.simulate_PG_0_2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.simulate_RAM0_2
Compiling module xil_defaultlib.simulate_RAM1_2
Compiling module xil_defaultlib.simulate_RAM2_2
Compiling module xil_defaultlib.simulate_RAM3_2
Compiling module xil_defaultlib.simulate_const_1_5
Compiling module xil_defaultlib.PL_RAM_imp_1KVKOLK
Compiling module xil_defaultlib.mux4to1_32bit
Compiling module xil_defaultlib.reg_32bit
Compiling module xil_defaultlib.r_shift
Compiling module xil_defaultlib.multiply
Compiling module xil_defaultlib.QA
Compiling module xil_defaultlib.simulate_QA_0_2
Compiling module xil_defaultlib.RD
Compiling module xil_defaultlib.simulate_RD_0_2
Compiling module xil_defaultlib.SD
Compiling module xil_defaultlib.simulate_SD_0_2
Compiling module xil_defaultlib.simulate
Compiling module xil_defaultlib.simulate_wrapper
Compiling module xil_defaultlib.simulate_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulate_tb_behav
