
---------- Begin Simulation Statistics ----------
final_tick                                35336897000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 227164                       # Simulator instruction rate (inst/s)
host_mem_usage                                4445668                       # Number of bytes of host memory used
host_op_rate                                   356245                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    70.64                       # Real time elapsed on the host
host_tick_rate                              500214356                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    16047640                       # Number of instructions simulated
sim_ops                                      25166395                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.035337                       # Number of seconds simulated
sim_ticks                                 35336897000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               40                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               85                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             25                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              25                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     85                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           11                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                    6047640                       # Number of instructions committed
system.cpu0.committedOps                      8802934                       # Number of ops (including micro ops) committed
system.cpu0.cpi                             11.686177                       # CPI: cycles per instruction
system.cpu0.discardedOps                      1178163                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    1140140                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                       219375                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    4366662                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                        17029                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                       58531154                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.085571                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    1407733                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          256                       # TLB misses on write requests
system.cpu0.numCycles                        70673794                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass               1997      0.02%      0.02% # Class of committed instruction
system.cpu0.op_class_0::IntAlu                3079119     34.98%     35.00% # Class of committed instruction
system.cpu0.op_class_0::IntMult                    36      0.00%     35.00% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1447      0.02%     35.02% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd               651873      7.41%     42.42% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     42.42% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                  112      0.00%     42.42% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     42.42% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     42.42% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     42.42% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     42.42% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     42.42% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                  1140      0.01%     42.44% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     42.44% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                  1367      0.02%     42.45% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                    12      0.00%     42.45% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                  1866      0.02%     42.47% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                 1287      0.01%     42.49% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     42.49% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     42.49% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 426      0.00%     42.49% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     42.49% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     42.49% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     42.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     42.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     42.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     42.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                2      0.00%     42.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     42.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     42.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     42.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     42.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     42.49% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     42.49% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     42.49% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     42.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     42.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     42.49% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     42.49% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     42.49% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     42.49% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     42.49% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     42.49% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     42.49% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     42.49% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     42.49% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     42.49% # Class of committed instruction
system.cpu0.op_class_0::MemRead                 42409      0.48%     42.98% # Class of committed instruction
system.cpu0.op_class_0::MemWrite               237406      2.70%     45.67% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead           653955      7.43%     53.10% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite         4128480     46.90%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                 8802934                       # Class of committed instruction
system.cpu0.tickCycles                       12142640                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   40                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               37                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               80                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     80                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           11                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                   10000000                       # Number of instructions committed
system.cpu1.committedOps                     16363461                       # Number of ops (including micro ops) committed
system.cpu1.cpi                              7.067379                       # CPI: cycles per instruction
system.cpu1.discardedOps                      5149691                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    1469159                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                         2706                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                     672206                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                           90                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 9                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                       37972936                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.141495                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    4764210                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          250                       # TLB misses on write requests
system.cpu1.numCycles                        70673794                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass              12560      0.08%      0.08% # Class of committed instruction
system.cpu1.op_class_0::IntAlu               14085339     86.08%     86.15% # Class of committed instruction
system.cpu1.op_class_0::IntMult                  6224      0.04%     86.19% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1592      0.01%     86.20% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd               139604      0.85%     87.06% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     87.06% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                  144      0.00%     87.06% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     87.06% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     87.06% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     87.06% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     87.06% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     87.06% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                  1170      0.01%     87.06% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     87.06% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                  1323      0.01%     87.07% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                     6      0.00%     87.07% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                  1838      0.01%     87.08% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                17658      0.11%     87.19% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     87.19% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     87.19% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 408      0.00%     87.19% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     87.19% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     87.19% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     87.19% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd            28658      0.18%     87.37% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     87.37% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     87.37% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt            34832      0.21%     87.58% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv               22      0.00%     87.58% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     87.58% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult           49128      0.30%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::MemRead               1263997      7.72%     95.61% # Class of committed instruction
system.cpu1.op_class_0::MemWrite               592755      3.62%     99.23% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead            80716      0.49%     99.72% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite           45487      0.28%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                16363461                       # Class of committed instruction
system.cpu1.tickCycles                       32700858                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   37                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       762450                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1525950                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       918056                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         7520                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1836176                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           7520                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             210252                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       633280                       # Transaction distribution
system.membus.trans_dist::CleanEvict           129170                       # Transaction distribution
system.membus.trans_dist::ReadExReq            553248                       # Transaction distribution
system.membus.trans_dist::ReadExResp           553248                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        210252                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2289450                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2289450                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2289450                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     89393920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     89393920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                89393920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            763500                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  763500    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              763500                       # Request fanout histogram
system.membus.reqLayer4.occupancy          4339497000                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization              12.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         4006357750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             11.3                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  35336897000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      1396569                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1396569                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      1396569                       # number of overall hits
system.cpu0.icache.overall_hits::total        1396569                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        11097                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         11097                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        11097                       # number of overall misses
system.cpu0.icache.overall_misses::total        11097                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    278954500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    278954500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    278954500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    278954500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      1407666                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1407666                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      1407666                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1407666                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.007883                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.007883                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.007883                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.007883                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 25137.830044                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 25137.830044                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 25137.830044                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 25137.830044                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        11081                       # number of writebacks
system.cpu0.icache.writebacks::total            11081                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        11097                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        11097                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        11097                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        11097                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    267857500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    267857500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    267857500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    267857500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.007883                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.007883                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.007883                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.007883                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 24137.830044                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 24137.830044                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 24137.830044                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 24137.830044                       # average overall mshr miss latency
system.cpu0.icache.replacements                 11081                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      1396569                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1396569                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        11097                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        11097                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    278954500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    278954500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      1407666                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1407666                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.007883                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.007883                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 25137.830044                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 25137.830044                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        11097                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        11097                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    267857500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    267857500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.007883                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.007883                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 24137.830044                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 24137.830044                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  35336897000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999589                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            1407666                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            11097                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           126.851041                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999589                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999974                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999974                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         11272425                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        11272425                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  35336897000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  35336897000                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  35336897000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  35336897000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  35336897000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  35336897000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      4396575                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         4396575                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      4396575                       # number of overall hits
system.cpu0.dcache.overall_hits::total        4396575                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       881137                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        881137                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       881137                       # number of overall misses
system.cpu0.dcache.overall_misses::total       881137                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  60502981000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  60502981000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  60502981000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  60502981000                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      5277712                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      5277712                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      5277712                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      5277712                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.166954                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.166954                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.166954                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.166954                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 68664.669626                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 68664.669626                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 68664.669626                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 68664.669626                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       547417                       # number of writebacks
system.cpu0.dcache.writebacks::total           547417                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data       326990                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       326990                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data       326990                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       326990                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       554147                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       554147                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       554147                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       554147                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  47860530000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  47860530000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  47860530000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  47860530000                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.104998                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.104998                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.104998                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.104998                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 86367.931253                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 86367.931253                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 86367.931253                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 86367.931253                       # average overall mshr miss latency
system.cpu0.dcache.replacements                554131                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data       910950                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         910950                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data         9371                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         9371                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data    338856000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    338856000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data       920321                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       920321                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.010182                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.010182                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 36160.068296                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 36160.068296                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data          333                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          333                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data         9038                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         9038                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data    315227500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    315227500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.009820                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.009820                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 34878.015048                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 34878.015048                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      3485625                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       3485625                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       871766                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       871766                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  60164125000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  60164125000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      4357391                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4357391                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.200066                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.200066                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 69014.076025                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 69014.076025                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       326657                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       326657                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       545109                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       545109                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  47545302500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  47545302500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.125100                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.125100                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 87221.642827                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 87221.642827                       # average WriteReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  35336897000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999614                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            4950722                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           554147                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             8.933951                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999614                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999976                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999976                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         42775843                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        42775843                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  35336897000                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  35336897000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  35336897000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      4691644                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         4691644                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      4691644                       # number of overall hits
system.cpu1.icache.overall_hits::total        4691644                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        72502                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         72502                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        72502                       # number of overall misses
system.cpu1.icache.overall_misses::total        72502                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1825244000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1825244000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1825244000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1825244000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      4764146                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      4764146                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      4764146                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      4764146                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.015218                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.015218                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.015218                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.015218                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 25175.084825                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 25175.084825                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 25175.084825                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 25175.084825                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        72486                       # number of writebacks
system.cpu1.icache.writebacks::total            72486                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        72502                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        72502                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        72502                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        72502                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1752742000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1752742000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1752742000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1752742000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.015218                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.015218                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.015218                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.015218                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 24175.084825                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 24175.084825                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 24175.084825                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 24175.084825                       # average overall mshr miss latency
system.cpu1.icache.replacements                 72486                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      4691644                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        4691644                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        72502                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        72502                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1825244000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1825244000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      4764146                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      4764146                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.015218                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.015218                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 25175.084825                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 25175.084825                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        72502                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        72502                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1752742000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1752742000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.015218                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.015218                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 24175.084825                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 24175.084825                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  35336897000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999579                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            4764146                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            72502                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            65.710546                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            94500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999579                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999974                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999974                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         38185670                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        38185670                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  35336897000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  35336897000                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  35336897000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  35336897000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  35336897000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  35336897000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      1810203                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1810203                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      1810260                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1810260                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       290618                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        290618                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       290675                       # number of overall misses
system.cpu1.dcache.overall_misses::total       290675                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  20014173000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  20014173000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  20014173000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  20014173000                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      2100821                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2100821                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      2100935                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2100935                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.138335                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.138335                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.138355                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.138355                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 68867.630360                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 68867.630360                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 68854.125742                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 68854.125742                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       156428                       # number of writebacks
system.cpu1.dcache.writebacks::total           156428                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data        10301                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        10301                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data        10301                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        10301                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       280317                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       280317                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       280374                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       280374                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  19015453000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  19015453000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  19017082000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  19017082000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.133432                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.133432                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.133452                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.133452                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 67835.532629                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 67835.532629                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 67827.551770                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 67827.551770                       # average overall mshr miss latency
system.cpu1.dcache.replacements                280358                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1192712                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1192712                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       269897                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       269897                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  18488708500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  18488708500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1462609                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1462609                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.184531                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.184531                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 68502.830709                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 68502.830709                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data         1467                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         1467                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       268430                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       268430                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  18132017500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  18132017500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.183528                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.183528                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 67548.401818                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 67548.401818                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       617491                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        617491                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data        20721                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        20721                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   1525464500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   1525464500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       638212                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       638212                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.032467                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.032467                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 73619.251001                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 73619.251001                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data         8834                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         8834                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        11887                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        11887                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data    883435500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    883435500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.018625                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.018625                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 74319.466644                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 74319.466644                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.cpu1.data           57                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total           57                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.cpu1.data           57                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total           57                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.cpu1.data          114                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total          114                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.cpu1.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.cpu1.data           57                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total           57                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.cpu1.data      1629000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total      1629000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.cpu1.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu1.data 28578.947368                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 28578.947368                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  35336897000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999601                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            2090634                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           280374                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             7.456590                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           190500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999601                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999975                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999975                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         17087854                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        17087854                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  35336897000                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  35336897000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  35336897000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                9239                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data                7619                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               62043                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               75719                       # number of demand (read+write) hits
system.l2.demand_hits::total                   154620                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               9239                       # number of overall hits
system.l2.overall_hits::.cpu0.data               7619                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              62043                       # number of overall hits
system.l2.overall_hits::.cpu1.data              75719                       # number of overall hits
system.l2.overall_hits::total                  154620                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              1858                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            546528                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             10459                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            204655                       # number of demand (read+write) misses
system.l2.demand_misses::total                 763500                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             1858                       # number of overall misses
system.l2.overall_misses::.cpu0.data           546528                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            10459                       # number of overall misses
system.l2.overall_misses::.cpu1.data           204655                       # number of overall misses
system.l2.overall_misses::total                763500                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    148760000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  46943926000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    932876000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  17790947500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      65816509500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    148760000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  46943926000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    932876000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  17790947500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     65816509500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           11097                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          554147                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           72502                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          280374                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               918120                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          11097                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         554147                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          72502                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         280374                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              918120                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.167433                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.986251                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.144258                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.729936                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.831591                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.167433                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.986251                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.144258                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.729936                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.831591                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 80064.585576                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 85894.823321                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 89193.613156                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 86931.408957                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86203.679764                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 80064.585576                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 85894.823321                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 89193.613156                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 86931.408957                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86203.679764                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              633280                       # number of writebacks
system.l2.writebacks::total                    633280                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         1858                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       546528                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        10459                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       204655                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            763500                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         1858                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       546528                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        10459                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       204655                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           763500                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    130180000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  41478646000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    828286000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  15744397500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  58181509500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    130180000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  41478646000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    828286000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  15744397500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  58181509500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.167433                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.986251                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.144258                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.729936                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.831591                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.167433                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.986251                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.144258                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.729936                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.831591                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 70064.585576                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 75894.823321                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 79193.613156                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 76931.408957                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76203.679764                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 70064.585576                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 75894.823321                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 79193.613156                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 76931.408957                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76203.679764                       # average overall mshr miss latency
system.l2.replacements                         769913                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       703845                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           703845                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       703845                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       703845                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        83567                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            83567                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        83567                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        83567                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           57                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            57                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data             1402                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             2346                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3748                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         543707                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data           9541                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              553248                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  46709388500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data    839060500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   47548449000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       545109                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        11887                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            556996                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.997428                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.802642                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.993271                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 85909.117411                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 87942.616078                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85944.185971                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       543707                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data         9541                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         553248                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  41272318500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data    743650500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  42015969000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.997428                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.802642                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.993271                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 75909.117411                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 77942.616078                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75944.185971                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          9239                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         62043                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              71282                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         1858                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        10459                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            12317                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    148760000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    932876000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1081636000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        11097                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        72502                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          83599                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.167433                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.144258                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.147334                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 80064.585576                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 89193.613156                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87816.513761                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         1858                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        10459                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        12317                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    130180000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    828286000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    958466000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.167433                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.144258                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.147334                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 70064.585576                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 79193.613156                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77816.513761                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data         6217                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        73373                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             79590                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data         2821                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       195114                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          197935                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data    234537500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  16951887000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  17186424500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data         9038                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       268487                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        277525                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.312127                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.726717                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.713215                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 83139.844027                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 86881.961315                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86828.628085                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data         2821                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       195114                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       197935                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data    206327500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  15000747000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  15207074500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.312127                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.726717                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.713215                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 73139.844027                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 76881.961315                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76828.628085                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  35336897000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1023.329502                       # Cycle average of tags in use
system.l2.tags.total_refs                     1836119                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    770937                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.381672                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       8.972234                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.936307                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      632.691590                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst       15.032682                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      362.696689                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.008762                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.003844                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.617863                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.014680                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.354196                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999345                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          225                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          682                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           96                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  15460345                       # Number of tag accesses
system.l2.tags.data_accesses                 15460345                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  35336897000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        118912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      34977792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        669376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      13097920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           48864000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       118912                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       669376                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        788288                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     40529920                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        40529920                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           1858                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         546528                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          10459                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         204655                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              763500                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       633280                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             633280                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3365095                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        989837676                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         18942693                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        370658465                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1382803929                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3365095                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     18942693                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         22307788                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1146957527                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1146957527                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1146957527                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3365095                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       989837676                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        18942693                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       370658465                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2529761456                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    633274.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      1858.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    546497.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     10459.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    204566.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000267698750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        39389                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        39390                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2040537                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             595159                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      763500                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     633280                       # Number of write requests accepted
system.mem_ctrls.readBursts                    763500                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   633280                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    120                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     6                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             34677                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             35282                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             35052                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             35913                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             60893                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             66406                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            117788                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             35614                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             67045                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             39807                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            37517                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            36764                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            34831                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            55101                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            36106                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            34584                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             34041                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             34040                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             34264                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             34998                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             47054                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             47637                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             69565                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             34874                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             47697                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             34786                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            34739                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            34687                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            33856                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            42406                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            34601                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            34004                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.86                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.26                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  12351530750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 3816900000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             26664905750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     16180.06                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34930.06                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   673092                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  581492                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 88.17                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.82                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                763500                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               633280                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  417399                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  284243                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   60791                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     919                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  19822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  36473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  40250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  40783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  40453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  40466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  40756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  40666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  42984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  44215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  40756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  42447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  42579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  39850                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  39828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  39715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       142041                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    629.270929                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   410.754530                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   415.521146                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        25391     17.88%     17.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        19248     13.55%     31.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         7854      5.53%     36.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         6389      4.50%     41.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         4784      3.37%     44.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         4834      3.40%     48.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3906      2.75%     50.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3579      2.52%     53.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        66056     46.50%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       142041                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        39390                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.380046                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.874671                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      9.558269                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          39327     99.84%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127           32      0.08%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           19      0.05%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            5      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         39390                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        39389                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.076544                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.070120                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.485502                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            38173     96.91%     96.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              385      0.98%     97.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              251      0.64%     98.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              275      0.70%     99.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              234      0.59%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               59      0.15%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               12      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         39389                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               48856320                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    7680                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                40527936                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                48864000                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             40529920                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1382.59                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1146.90                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1382.80                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1146.96                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        19.76                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.80                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    8.96                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   35336882000                       # Total gap between requests
system.mem_ctrls.avgGap                      25298.82                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       118912                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     34975808                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       669376                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     13092224                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     40527936                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3365094.563905823510                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 989781530.619397640228                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 18942693.242137249559                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 370497273.713648378849                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1146901381.861571073532                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         1858                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       546528                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        10459                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       204655                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       633280                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     53982750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  18940303000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    396953500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data   7273666500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 888066249500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29054.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     34655.69                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     37953.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     35541.11                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1402327.96                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    89.83                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            423551940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            225115605                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2440130700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1549170720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2789236320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      13979821140                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1796887680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        23203914105                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        656.648322                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   4411751500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1179880000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  29745265500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            590649360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            313929990                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3010402500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1756362960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2789236320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      15404052780                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        597534720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        24462168630                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        692.255707                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1316989750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1179880000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  32840027250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  35336897000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp            361124                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1337125                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        83567                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          267277                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           556996                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          556996                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         83599                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       277525                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        33275                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1662425                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       217490                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       841106                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2754296                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1419392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     70500096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      9279232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     27955328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              109154048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          769913                       # Total snoops (count)
system.tol2bus.snoopTraffic                  40529920                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1688033                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.004455                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.066596                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1680513     99.55%     99.55% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   7520      0.45%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1688033                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1705500000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.8                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         420586948                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy         108771962                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         831772893                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          16657476                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  35336897000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
