# do mp3_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim LE vmap 10.3d Lib Mapping Utility 2014.10 Oct  7 2014
# vmap -modelsim_quiet work rtl_work 
# Copying /software/quartus-15.0/modelsim_ae/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied /software/quartus-15.0/modelsim_ae/linuxaloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/l2cache_control.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:42:27 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/l2cache_control.sv 
# -- Compiling module l2cache_control
# 
# Top level modules:
# 	l2cache_control
# End time: 15:42:28 on Mar 17,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache_interconnect_control.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:42:28 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache_interconnect_control.sv 
# -- Compiling module cache_interconnect_control
# 
# Top level modules:
# 	cache_interconnect_control
# End time: 15:42:28 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache_control.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:42:28 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache_control.sv 
# -- Compiling module cache_control
# 
# Top level modules:
# 	cache_control
# End time: 15:42:28 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/wishbone.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:42:28 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/wishbone.sv 
# -- Compiling interface wishbone
# 
# Top level modules:
# 	--none--
# End time: 15:42:28 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/lc3b_types.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:42:28 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/lc3b_types.sv 
# -- Compiling package lc3b_types
# 
# Top level modules:
# 	--none--
# End time: 15:42:28 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/plus2.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:42:28 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/plus2.sv 
# -- Compiling module plus2
# 
# Top level modules:
# 	plus2
# End time: 15:42:28 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/register.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:42:28 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 15:42:28 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/mux.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:42:28 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/mux.sv 
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module mux8
# 
# Top level modules:
# 	mux2
# 	mux4
# 	mux8
# End time: 15:42:28 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/l2array.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:42:28 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/l2array.sv 
# -- Compiling package l2array_sv_unit
# -- Importing package lc3b_types
# -- Compiling module l2array
# 
# Top level modules:
# 	l2array
# End time: 15:42:28 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cpudatainmux.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:42:28 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cpudatainmux.sv 
# -- Compiling package cpudatainmux_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cpudatainmux
# 
# Top level modules:
# 	cpudatainmux
# End time: 15:42:28 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache_interconnect_datapath.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:42:28 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache_interconnect_datapath.sv 
# -- Compiling package cache_interconnect_datapath_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cache_interconnect_datapath
# 
# Top level modules:
# 	cache_interconnect_datapath
# End time: 15:42:28 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/adj.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:42:28 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/adj.sv 
# -- Compiling package adj_sv_unit
# -- Importing package lc3b_types
# -- Compiling module adj
# -- Compiling module sext
# -- Compiling module zext
# -- Compiling module zext_shift
# 
# Top level modules:
# 	adj
# 	sext
# 	zext
# 	zext_shift
# End time: 15:42:28 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/alu.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:42:28 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/alu.sv 
# -- Compiling package alu_sv_unit
# -- Importing package lc3b_types
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 15:42:28 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/control.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:42:28 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/control.sv 
# -- Compiling package control_sv_unit
# -- Importing package lc3b_types
# -- Compiling module control_rom
# 
# Top level modules:
# 	control_rom
# End time: 15:42:28 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/gencc.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:42:28 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/gencc.sv 
# -- Compiling package gencc_sv_unit
# -- Importing package lc3b_types
# -- Compiling module gencc
# 
# Top level modules:
# 	gencc
# End time: 15:42:28 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/mp3.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:42:28 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/mp3.sv 
# -- Compiling package mp3_sv_unit
# -- Importing package lc3b_types
# -- Compiling module mp3
# 
# Top level modules:
# 	mp3
# End time: 15:42:28 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/regfile.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:42:28 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/regfile.sv 
# -- Compiling package regfile_sv_unit
# -- Importing package lc3b_types
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 15:42:29 on Mar 17,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cccomp.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:42:29 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cccomp.sv 
# -- Compiling package cccomp_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cccomp
# 
# Top level modules:
# 	cccomp
# End time: 15:42:29 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/br_ctrl.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:42:29 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/br_ctrl.sv 
# -- Compiling package br_ctrl_sv_unit
# -- Importing package lc3b_types
# -- Compiling module br_ctrl
# 
# Top level modules:
# 	br_ctrl
# End time: 15:42:29 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/mdrmask.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:42:29 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/mdrmask.sv 
# -- Compiling package mdrmask_sv_unit
# -- Importing package lc3b_types
# -- Compiling module mdrmask
# 
# Top level modules:
# 	mdrmask
# End time: 15:42:29 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/srmask.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:42:29 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/srmask.sv 
# -- Compiling package srmask_sv_unit
# -- Importing package lc3b_types
# -- Compiling module srmask
# 
# Top level modules:
# 	srmask
# End time: 15:42:29 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/mem_enable_ctrl.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:42:29 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/mem_enable_ctrl.sv 
# -- Compiling package mem_enable_ctrl_sv_unit
# -- Importing package lc3b_types
# -- Compiling module mem_enable_ctrl
# 
# Top level modules:
# 	mem_enable_ctrl
# End time: 15:42:29 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/ldi_sti_control.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:42:29 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/ldi_sti_control.sv 
# -- Compiling package ldi_sti_control_sv_unit
# -- Importing package lc3b_types
# -- Compiling module ldi_sti_control
# 
# Top level modules:
# 	ldi_sti_control
# End time: 15:42:29 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/array.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:42:29 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/array.sv 
# -- Compiling package array_sv_unit
# -- Importing package lc3b_types
# -- Compiling module array
# 
# Top level modules:
# 	array
# End time: 15:42:29 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/l2cache_datapath.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:42:29 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/l2cache_datapath.sv 
# -- Compiling package l2cache_datapath_sv_unit
# -- Importing package lc3b_types
# -- Compiling module l2cache_datapath
# 
# Top level modules:
# 	l2cache_datapath
# End time: 15:42:29 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache_datapath.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:42:29 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache_datapath.sv 
# -- Compiling package cache_datapath_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cache_datapath
# 
# Top level modules:
# 	cache_datapath
# End time: 15:42:29 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache_interconnect.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:42:29 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache_interconnect.sv 
# -- Compiling package cache_interconnect_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cache_interconnect
# 
# Top level modules:
# 	cache_interconnect
# End time: 15:42:29 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/datapath.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:42:29 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/datapath.sv 
# -- Compiling package datapath_sv_unit
# -- Importing package lc3b_types
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 15:42:29 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/l2cache.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:42:29 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/l2cache.sv 
# -- Compiling package l2cache_sv_unit
# -- Importing package lc3b_types
# -- Compiling module l2cache
# 
# Top level modules:
# 	l2cache
# End time: 15:42:29 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:42:29 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache.sv 
# -- Compiling package cache_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cache
# 
# Top level modules:
# 	cache
# End time: 15:42:29 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/mp3_tb.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:42:29 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/mp3_tb.sv 
# -- Compiling module mp3_tb
# 
# Top level modules:
# 	mp3_tb
# End time: 15:42:29 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/physical_memory.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:42:29 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/physical_memory.sv 
# -- Compiling module physical_memory
# 
# Top level modules:
# 	physical_memory
# End time: 15:42:29 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  mp3_tb
# vsim -i -l msim_transcript -do "mp3_run_msim_rtl_verilog.do" 
# Start time: 15:42:30 on Mar 17,2018
# //  ModelSim ALTERA 10.3d Oct  7 2014 Linux 3.10.0-693.17.1.el7.x86_64
# //
# //  Copyright 1991-2014 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.mp3_tb
# Loading work.wishbone
# Loading work.lc3b_types
# Loading work.mp3_sv_unit
# Loading work.mp3
# Loading work.datapath_sv_unit
# Loading work.datapath
# Loading work.mux4
# Loading work.register
# Loading work.plus2
# Loading work.mux2
# Loading work.control_sv_unit
# Loading work.control_rom
# Loading work.regfile_sv_unit
# Loading work.regfile
# Loading work.adj_sv_unit
# Loading work.adj
# Loading work.sext
# Loading work.zext
# Loading work.mux8
# Loading work.alu_sv_unit
# Loading work.alu
# Loading work.srmask_sv_unit
# Loading work.srmask
# Loading work.zext_shift
# Loading work.mdrmask_sv_unit
# Loading work.mdrmask
# Loading work.ldi_sti_control_sv_unit
# Loading work.ldi_sti_control
# Loading work.cccomp_sv_unit
# Loading work.cccomp
# Loading work.gencc_sv_unit
# Loading work.gencc
# Loading work.br_ctrl_sv_unit
# Loading work.br_ctrl
# Loading work.mem_enable_ctrl_sv_unit
# Loading work.mem_enable_ctrl
# Loading work.cache_sv_unit
# Loading work.cache
# Loading work.cache_control
# Loading work.cache_datapath_sv_unit
# Loading work.cache_datapath
# Loading work.array_sv_unit
# Loading work.array
# Loading work.cpudatainmux_sv_unit
# Loading work.cpudatainmux
# Loading work.cache_interconnect_sv_unit
# Loading work.cache_interconnect
# Loading work.cache_interconnect_control
# Loading work.cache_interconnect_datapath_sv_unit
# Loading work.cache_interconnect_datapath
# Loading work.l2cache_sv_unit
# Loading work.l2cache
# Loading work.l2cache_control
# Loading work.l2cache_datapath_sv_unit
# Loading work.l2cache_datapath
# Loading work.l2array_sv_unit
# Loading work.l2array
# Loading work.physical_memory
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 20000 ns
do wave.do
# ** Error: (vish-4014) No objects found matching '/mp3_tb/dut/datapath/pcmar/load'.
# Executing ONERROR command at macro ./wave.do line 6
# ** Error: (vish-4014) No objects found matching '/mp3_tb/dut/datapath/pcmar/in'.
# Executing ONERROR command at macro ./wave.do line 7
# ** Error: (vish-4014) No objects found matching '/mp3_tb/dut/datapath/pcmar/out'.
# Executing ONERROR command at macro ./wave.do line 8
restart -f; 500ns
# Loading sv_std.std
# Loading work.mp3_tb
# Loading work.wishbone
# Loading work.lc3b_types
# Loading work.mp3_sv_unit
# Loading work.mp3
# Loading work.datapath_sv_unit
# Loading work.datapath
# Loading work.mux4
# Loading work.register
# Loading work.plus2
# Loading work.mux2
# Loading work.control_sv_unit
# Loading work.control_rom
# Loading work.regfile_sv_unit
# Loading work.regfile
# Loading work.adj_sv_unit
# Loading work.adj
# Loading work.sext
# Loading work.zext
# Loading work.mux8
# Loading work.alu_sv_unit
# Loading work.alu
# Loading work.srmask_sv_unit
# Loading work.srmask
# Loading work.zext_shift
# Loading work.mdrmask_sv_unit
# Loading work.mdrmask
# Loading work.ldi_sti_control_sv_unit
# Loading work.ldi_sti_control
# Loading work.cccomp_sv_unit
# Loading work.cccomp
# Loading work.gencc_sv_unit
# Loading work.gencc
# Loading work.br_ctrl_sv_unit
# Loading work.br_ctrl
# Loading work.mem_enable_ctrl_sv_unit
# Loading work.mem_enable_ctrl
# Loading work.cache_sv_unit
# Loading work.cache
# Loading work.cache_control
# Loading work.cache_datapath_sv_unit
# Loading work.cache_datapath
# Loading work.array_sv_unit
# Loading work.array
# Loading work.cpudatainmux_sv_unit
# Loading work.cpudatainmux
# Loading work.cache_interconnect_sv_unit
# Loading work.cache_interconnect
# Loading work.cache_interconnect_control
# Loading work.cache_interconnect_datapath_sv_unit
# Loading work.cache_interconnect_datapath
# Loading work.l2cache_sv_unit
# Loading work.l2cache
# Loading work.l2cache_control
# Loading work.l2cache_datapath_sv_unit
# Loading work.l2cache_datapath
# Loading work.l2array_sv_unit
# Loading work.l2array
# Loading work.physical_memory
# invalid command name "500ns"
restart -f; run 2000ns
# Loading sv_std.std
# Loading work.mp3_tb
# Loading work.wishbone
# Loading work.lc3b_types
# Loading work.mp3_sv_unit
# Loading work.mp3
# Loading work.datapath_sv_unit
# Loading work.datapath
# Loading work.mux4
# Loading work.register
# Loading work.plus2
# Loading work.mux2
# Loading work.control_sv_unit
# Loading work.control_rom
# Loading work.regfile_sv_unit
# Loading work.regfile
# Loading work.adj_sv_unit
# Loading work.adj
# Loading work.sext
# Loading work.zext
# Loading work.mux8
# Loading work.alu_sv_unit
# Loading work.alu
# Loading work.srmask_sv_unit
# Loading work.srmask
# Loading work.zext_shift
# Loading work.mdrmask_sv_unit
# Loading work.mdrmask
# Loading work.ldi_sti_control_sv_unit
# Loading work.ldi_sti_control
# Loading work.cccomp_sv_unit
# Loading work.cccomp
# Loading work.gencc_sv_unit
# Loading work.gencc
# Loading work.br_ctrl_sv_unit
# Loading work.br_ctrl
# Loading work.mem_enable_ctrl_sv_unit
# Loading work.mem_enable_ctrl
# Loading work.cache_sv_unit
# Loading work.cache
# Loading work.cache_control
# Loading work.cache_datapath_sv_unit
# Loading work.cache_datapath
# Loading work.array_sv_unit
# Loading work.array
# Loading work.cpudatainmux_sv_unit
# Loading work.cpudatainmux
# Loading work.cache_interconnect_sv_unit
# Loading work.cache_interconnect
# Loading work.cache_interconnect_control
# Loading work.cache_interconnect_datapath_sv_unit
# Loading work.cache_interconnect_datapath
# Loading work.l2cache_sv_unit
# Loading work.l2cache
# Loading work.l2cache_control
# Loading work.l2cache_datapath_sv_unit
# Loading work.l2cache_datapath
# Loading work.l2array_sv_unit
# Loading work.l2array
# Loading work.physical_memory
do mp3_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim LE vmap 10.3d Lib Mapping Utility 2014.10 Oct  7 2014
# vmap -modelsim_quiet work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/l2cache_control.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:49:05 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/l2cache_control.sv 
# -- Compiling module l2cache_control
# 
# Top level modules:
# 	l2cache_control
# End time: 15:49:05 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache_interconnect_control.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:49:05 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache_interconnect_control.sv 
# -- Compiling module cache_interconnect_control
# 
# Top level modules:
# 	cache_interconnect_control
# End time: 15:49:06 on Mar 17,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache_control.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:49:06 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache_control.sv 
# -- Compiling module cache_control
# 
# Top level modules:
# 	cache_control
# End time: 15:49:06 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/wishbone.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:49:06 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/wishbone.sv 
# -- Compiling interface wishbone
# 
# Top level modules:
# 	--none--
# End time: 15:49:06 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/lc3b_types.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:49:06 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/lc3b_types.sv 
# -- Compiling package lc3b_types
# 
# Top level modules:
# 	--none--
# End time: 15:49:06 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/plus2.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:49:06 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/plus2.sv 
# -- Compiling module plus2
# 
# Top level modules:
# 	plus2
# End time: 15:49:06 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/register.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:49:06 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 15:49:06 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/mux.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:49:06 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/mux.sv 
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module mux8
# 
# Top level modules:
# 	mux2
# 	mux4
# 	mux8
# End time: 15:49:06 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/l2array.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:49:06 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/l2array.sv 
# -- Compiling package l2array_sv_unit
# -- Importing package lc3b_types
# -- Compiling module l2array
# 
# Top level modules:
# 	l2array
# End time: 15:49:06 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cpudatainmux.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:49:06 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cpudatainmux.sv 
# -- Compiling package cpudatainmux_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cpudatainmux
# 
# Top level modules:
# 	cpudatainmux
# End time: 15:49:06 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache_interconnect_datapath.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:49:06 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache_interconnect_datapath.sv 
# -- Compiling package cache_interconnect_datapath_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cache_interconnect_datapath
# 
# Top level modules:
# 	cache_interconnect_datapath
# End time: 15:49:06 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/adj.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:49:06 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/adj.sv 
# -- Compiling package adj_sv_unit
# -- Importing package lc3b_types
# -- Compiling module adj
# -- Compiling module sext
# -- Compiling module zext
# -- Compiling module zext_shift
# 
# Top level modules:
# 	adj
# 	sext
# 	zext
# 	zext_shift
# End time: 15:49:06 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/alu.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:49:06 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/alu.sv 
# -- Compiling package alu_sv_unit
# -- Importing package lc3b_types
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 15:49:06 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/control.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:49:06 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/control.sv 
# -- Compiling package control_sv_unit
# -- Importing package lc3b_types
# -- Compiling module control_rom
# 
# Top level modules:
# 	control_rom
# End time: 15:49:06 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/gencc.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:49:06 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/gencc.sv 
# -- Compiling package gencc_sv_unit
# -- Importing package lc3b_types
# -- Compiling module gencc
# 
# Top level modules:
# 	gencc
# End time: 15:49:06 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/mp3.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:49:06 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/mp3.sv 
# -- Compiling package mp3_sv_unit
# -- Importing package lc3b_types
# -- Compiling module mp3
# 
# Top level modules:
# 	mp3
# End time: 15:49:06 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/regfile.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:49:06 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/regfile.sv 
# -- Compiling package regfile_sv_unit
# -- Importing package lc3b_types
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 15:49:07 on Mar 17,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cccomp.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:49:07 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cccomp.sv 
# -- Compiling package cccomp_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cccomp
# 
# Top level modules:
# 	cccomp
# End time: 15:49:07 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/br_ctrl.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:49:07 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/br_ctrl.sv 
# -- Compiling package br_ctrl_sv_unit
# -- Importing package lc3b_types
# -- Compiling module br_ctrl
# 
# Top level modules:
# 	br_ctrl
# End time: 15:49:07 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/mdrmask.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:49:07 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/mdrmask.sv 
# -- Compiling package mdrmask_sv_unit
# -- Importing package lc3b_types
# -- Compiling module mdrmask
# 
# Top level modules:
# 	mdrmask
# End time: 15:49:07 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/srmask.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:49:07 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/srmask.sv 
# -- Compiling package srmask_sv_unit
# -- Importing package lc3b_types
# -- Compiling module srmask
# 
# Top level modules:
# 	srmask
# End time: 15:49:07 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/mem_enable_ctrl.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:49:07 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/mem_enable_ctrl.sv 
# -- Compiling package mem_enable_ctrl_sv_unit
# -- Importing package lc3b_types
# -- Compiling module mem_enable_ctrl
# 
# Top level modules:
# 	mem_enable_ctrl
# End time: 15:49:07 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/ldi_sti_control.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:49:07 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/ldi_sti_control.sv 
# -- Compiling package ldi_sti_control_sv_unit
# -- Importing package lc3b_types
# -- Compiling module ldi_sti_control
# 
# Top level modules:
# 	ldi_sti_control
# End time: 15:49:07 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/array.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:49:07 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/array.sv 
# -- Compiling package array_sv_unit
# -- Importing package lc3b_types
# -- Compiling module array
# 
# Top level modules:
# 	array
# End time: 15:49:07 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/l2cache_datapath.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:49:07 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/l2cache_datapath.sv 
# -- Compiling package l2cache_datapath_sv_unit
# -- Importing package lc3b_types
# -- Compiling module l2cache_datapath
# 
# Top level modules:
# 	l2cache_datapath
# End time: 15:49:07 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache_datapath.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:49:07 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache_datapath.sv 
# -- Compiling package cache_datapath_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cache_datapath
# 
# Top level modules:
# 	cache_datapath
# End time: 15:49:07 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache_interconnect.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:49:07 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache_interconnect.sv 
# -- Compiling package cache_interconnect_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cache_interconnect
# 
# Top level modules:
# 	cache_interconnect
# End time: 15:49:07 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/datapath.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:49:07 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/datapath.sv 
# -- Compiling package datapath_sv_unit
# -- Importing package lc3b_types
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 15:49:07 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/l2cache.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:49:07 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/l2cache.sv 
# -- Compiling package l2cache_sv_unit
# -- Importing package lc3b_types
# -- Compiling module l2cache
# 
# Top level modules:
# 	l2cache
# End time: 15:49:07 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:49:07 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache.sv 
# -- Compiling package cache_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cache
# 
# Top level modules:
# 	cache
# End time: 15:49:07 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/mp3_tb.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:49:07 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/mp3_tb.sv 
# -- Compiling module mp3_tb
# 
# Top level modules:
# 	mp3_tb
# End time: 15:49:07 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/physical_memory.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:49:07 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/physical_memory.sv 
# -- Compiling module physical_memory
# 
# Top level modules:
# 	physical_memory
# End time: 15:49:07 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  mp3_tb
# vsim 
# Start time: 15:49:09 on Mar 17,2018
# Loading sv_std.std
# Loading work.mp3_tb
# Loading work.wishbone
# Loading work.lc3b_types
# Loading work.mp3_sv_unit
# Loading work.mp3
# Loading work.datapath_sv_unit
# Loading work.datapath
# Loading work.mux4
# Loading work.register
# Loading work.plus2
# Loading work.mux2
# Loading work.control_sv_unit
# Loading work.control_rom
# Loading work.regfile_sv_unit
# Loading work.regfile
# Loading work.adj_sv_unit
# Loading work.adj
# Loading work.sext
# Loading work.zext
# Loading work.mux8
# Loading work.alu_sv_unit
# Loading work.alu
# Loading work.srmask_sv_unit
# Loading work.srmask
# Loading work.zext_shift
# Loading work.mdrmask_sv_unit
# Loading work.mdrmask
# Loading work.ldi_sti_control_sv_unit
# Loading work.ldi_sti_control
# Loading work.cccomp_sv_unit
# Loading work.cccomp
# Loading work.gencc_sv_unit
# Loading work.gencc
# Loading work.br_ctrl_sv_unit
# Loading work.br_ctrl
# Loading work.mem_enable_ctrl_sv_unit
# Loading work.mem_enable_ctrl
# Loading work.cache_sv_unit
# Loading work.cache
# Loading work.cache_control
# Loading work.cache_datapath_sv_unit
# Loading work.cache_datapath
# Loading work.array_sv_unit
# Loading work.array
# Loading work.cpudatainmux_sv_unit
# Loading work.cpudatainmux
# Loading work.cache_interconnect_sv_unit
# Loading work.cache_interconnect
# Loading work.cache_interconnect_control
# Loading work.cache_interconnect_datapath_sv_unit
# Loading work.cache_interconnect_datapath
# Loading work.l2cache_sv_unit
# Loading work.l2cache
# Loading work.l2cache_control
# Loading work.l2cache_datapath_sv_unit
# Loading work.l2cache_datapath
# Loading work.l2array_sv_unit
# Loading work.l2array
# Loading work.physical_memory
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 20000 ns
do wave.do
# ** Error: (vish-4014) No objects found matching '/mp3_tb/dut/datapath/pcmar/load'.
# Executing ONERROR command at macro ./wave.do line 6
# ** Error: (vish-4014) No objects found matching '/mp3_tb/dut/datapath/pcmar/in'.
# Executing ONERROR command at macro ./wave.do line 7
# ** Error: (vish-4014) No objects found matching '/mp3_tb/dut/datapath/pcmar/out'.
# Executing ONERROR command at macro ./wave.do line 8
restart -f; run 2000ns
# Loading sv_std.std
# Loading work.mp3_tb
# Loading work.wishbone
# Loading work.lc3b_types
# Loading work.mp3_sv_unit
# Loading work.mp3
# Loading work.datapath_sv_unit
# Loading work.datapath
# Loading work.mux4
# Loading work.register
# Loading work.plus2
# Loading work.mux2
# Loading work.control_sv_unit
# Loading work.control_rom
# Loading work.regfile_sv_unit
# Loading work.regfile
# Loading work.adj_sv_unit
# Loading work.adj
# Loading work.sext
# Loading work.zext
# Loading work.mux8
# Loading work.alu_sv_unit
# Loading work.alu
# Loading work.srmask_sv_unit
# Loading work.srmask
# Loading work.zext_shift
# Loading work.mdrmask_sv_unit
# Loading work.mdrmask
# Loading work.ldi_sti_control_sv_unit
# Loading work.ldi_sti_control
# Loading work.cccomp_sv_unit
# Loading work.cccomp
# Loading work.gencc_sv_unit
# Loading work.gencc
# Loading work.br_ctrl_sv_unit
# Loading work.br_ctrl
# Loading work.mem_enable_ctrl_sv_unit
# Loading work.mem_enable_ctrl
# Loading work.cache_sv_unit
# Loading work.cache
# Loading work.cache_control
# Loading work.cache_datapath_sv_unit
# Loading work.cache_datapath
# Loading work.array_sv_unit
# Loading work.array
# Loading work.cpudatainmux_sv_unit
# Loading work.cpudatainmux
# Loading work.cache_interconnect_sv_unit
# Loading work.cache_interconnect
# Loading work.cache_interconnect_control
# Loading work.cache_interconnect_datapath_sv_unit
# Loading work.cache_interconnect_datapath
# Loading work.l2cache_sv_unit
# Loading work.l2cache
# Loading work.l2cache_control
# Loading work.l2cache_datapath_sv_unit
# Loading work.l2cache_datapath
# Loading work.l2array_sv_unit
# Loading work.l2array
# Loading work.physical_memory
restart -f; run 20000ns
# Loading sv_std.std
# Loading work.mp3_tb
# Loading work.wishbone
# Loading work.lc3b_types
# Loading work.mp3_sv_unit
# Loading work.mp3
# Loading work.datapath_sv_unit
# Loading work.datapath
# Loading work.mux4
# Loading work.register
# Loading work.plus2
# Loading work.mux2
# Loading work.control_sv_unit
# Loading work.control_rom
# Loading work.regfile_sv_unit
# Loading work.regfile
# Loading work.adj_sv_unit
# Loading work.adj
# Loading work.sext
# Loading work.zext
# Loading work.mux8
# Loading work.alu_sv_unit
# Loading work.alu
# Loading work.srmask_sv_unit
# Loading work.srmask
# Loading work.zext_shift
# Loading work.mdrmask_sv_unit
# Loading work.mdrmask
# Loading work.ldi_sti_control_sv_unit
# Loading work.ldi_sti_control
# Loading work.cccomp_sv_unit
# Loading work.cccomp
# Loading work.gencc_sv_unit
# Loading work.gencc
# Loading work.br_ctrl_sv_unit
# Loading work.br_ctrl
# Loading work.mem_enable_ctrl_sv_unit
# Loading work.mem_enable_ctrl
# Loading work.cache_sv_unit
# Loading work.cache
# Loading work.cache_control
# Loading work.cache_datapath_sv_unit
# Loading work.cache_datapath
# Loading work.array_sv_unit
# Loading work.array
# Loading work.cpudatainmux_sv_unit
# Loading work.cpudatainmux
# Loading work.cache_interconnect_sv_unit
# Loading work.cache_interconnect
# Loading work.cache_interconnect_control
# Loading work.cache_interconnect_datapath_sv_unit
# Loading work.cache_interconnect_datapath
# Loading work.l2cache_sv_unit
# Loading work.l2cache
# Loading work.l2cache_control
# Loading work.l2cache_datapath_sv_unit
# Loading work.l2cache_datapath
# Loading work.l2array_sv_unit
# Loading work.l2array
# Loading work.physical_memory
restart -f; run 80000ns
# Loading sv_std.std
# Loading work.mp3_tb
# Loading work.wishbone
# Loading work.lc3b_types
# Loading work.mp3_sv_unit
# Loading work.mp3
# Loading work.datapath_sv_unit
# Loading work.datapath
# Loading work.mux4
# Loading work.register
# Loading work.plus2
# Loading work.mux2
# Loading work.control_sv_unit
# Loading work.control_rom
# Loading work.regfile_sv_unit
# Loading work.regfile
# Loading work.adj_sv_unit
# Loading work.adj
# Loading work.sext
# Loading work.zext
# Loading work.mux8
# Loading work.alu_sv_unit
# Loading work.alu
# Loading work.srmask_sv_unit
# Loading work.srmask
# Loading work.zext_shift
# Loading work.mdrmask_sv_unit
# Loading work.mdrmask
# Loading work.ldi_sti_control_sv_unit
# Loading work.ldi_sti_control
# Loading work.cccomp_sv_unit
# Loading work.cccomp
# Loading work.gencc_sv_unit
# Loading work.gencc
# Loading work.br_ctrl_sv_unit
# Loading work.br_ctrl
# Loading work.mem_enable_ctrl_sv_unit
# Loading work.mem_enable_ctrl
# Loading work.cache_sv_unit
# Loading work.cache
# Loading work.cache_control
# Loading work.cache_datapath_sv_unit
# Loading work.cache_datapath
# Loading work.array_sv_unit
# Loading work.array
# Loading work.cpudatainmux_sv_unit
# Loading work.cpudatainmux
# Loading work.cache_interconnect_sv_unit
# Loading work.cache_interconnect
# Loading work.cache_interconnect_control
# Loading work.cache_interconnect_datapath_sv_unit
# Loading work.cache_interconnect_datapath
# Loading work.l2cache_sv_unit
# Loading work.l2cache
# Loading work.l2cache_control
# Loading work.l2cache_datapath_sv_unit
# Loading work.l2cache_datapath
# Loading work.l2array_sv_unit
# Loading work.l2array
# Loading work.physical_memory
do mp3_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim LE vmap 10.3d Lib Mapping Utility 2014.10 Oct  7 2014
# vmap -modelsim_quiet work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/l2cache_control.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:09:27 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/l2cache_control.sv 
# -- Compiling module l2cache_control
# 
# Top level modules:
# 	l2cache_control
# End time: 16:09:27 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache_interconnect_control.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:09:27 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache_interconnect_control.sv 
# -- Compiling module cache_interconnect_control
# 
# Top level modules:
# 	cache_interconnect_control
# End time: 16:09:27 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache_control.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:09:27 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache_control.sv 
# -- Compiling module cache_control
# 
# Top level modules:
# 	cache_control
# End time: 16:09:27 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/wishbone.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:09:27 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/wishbone.sv 
# -- Compiling interface wishbone
# 
# Top level modules:
# 	--none--
# End time: 16:09:27 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/lc3b_types.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:09:27 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/lc3b_types.sv 
# -- Compiling package lc3b_types
# 
# Top level modules:
# 	--none--
# End time: 16:09:27 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/plus2.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:09:27 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/plus2.sv 
# -- Compiling module plus2
# 
# Top level modules:
# 	plus2
# End time: 16:09:27 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/register.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:09:27 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 16:09:27 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/mux.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:09:27 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/mux.sv 
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module mux8
# 
# Top level modules:
# 	mux2
# 	mux4
# 	mux8
# End time: 16:09:27 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/l2array.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:09:27 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/l2array.sv 
# -- Compiling package l2array_sv_unit
# -- Importing package lc3b_types
# -- Compiling module l2array
# 
# Top level modules:
# 	l2array
# End time: 16:09:27 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cpudatainmux.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:09:27 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cpudatainmux.sv 
# -- Compiling package cpudatainmux_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cpudatainmux
# 
# Top level modules:
# 	cpudatainmux
# End time: 16:09:27 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache_interconnect_datapath.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:09:27 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache_interconnect_datapath.sv 
# -- Compiling package cache_interconnect_datapath_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cache_interconnect_datapath
# 
# Top level modules:
# 	cache_interconnect_datapath
# End time: 16:09:27 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/adj.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:09:28 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/adj.sv 
# -- Compiling package adj_sv_unit
# -- Importing package lc3b_types
# -- Compiling module adj
# -- Compiling module sext
# -- Compiling module zext
# -- Compiling module zext_shift
# 
# Top level modules:
# 	adj
# 	sext
# 	zext
# 	zext_shift
# End time: 16:09:28 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/alu.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:09:28 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/alu.sv 
# -- Compiling package alu_sv_unit
# -- Importing package lc3b_types
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 16:09:28 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/control.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:09:28 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/control.sv 
# -- Compiling package control_sv_unit
# -- Importing package lc3b_types
# -- Compiling module control_rom
# 
# Top level modules:
# 	control_rom
# End time: 16:09:28 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/gencc.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:09:28 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/gencc.sv 
# -- Compiling package gencc_sv_unit
# -- Importing package lc3b_types
# -- Compiling module gencc
# 
# Top level modules:
# 	gencc
# End time: 16:09:28 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/mp3.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:09:28 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/mp3.sv 
# -- Compiling package mp3_sv_unit
# -- Importing package lc3b_types
# -- Compiling module mp3
# 
# Top level modules:
# 	mp3
# End time: 16:09:28 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/regfile.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:09:28 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/regfile.sv 
# -- Compiling package regfile_sv_unit
# -- Importing package lc3b_types
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 16:09:28 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cccomp.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:09:28 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cccomp.sv 
# -- Compiling package cccomp_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cccomp
# 
# Top level modules:
# 	cccomp
# End time: 16:09:28 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/br_ctrl.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:09:28 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/br_ctrl.sv 
# -- Compiling package br_ctrl_sv_unit
# -- Importing package lc3b_types
# -- Compiling module br_ctrl
# 
# Top level modules:
# 	br_ctrl
# End time: 16:09:28 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/mdrmask.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:09:28 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/mdrmask.sv 
# -- Compiling package mdrmask_sv_unit
# -- Importing package lc3b_types
# -- Compiling module mdrmask
# 
# Top level modules:
# 	mdrmask
# End time: 16:09:28 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/srmask.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:09:28 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/srmask.sv 
# -- Compiling package srmask_sv_unit
# -- Importing package lc3b_types
# -- Compiling module srmask
# 
# Top level modules:
# 	srmask
# End time: 16:09:28 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/mem_enable_ctrl.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:09:28 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/mem_enable_ctrl.sv 
# -- Compiling package mem_enable_ctrl_sv_unit
# -- Importing package lc3b_types
# -- Compiling module mem_enable_ctrl
# 
# Top level modules:
# 	mem_enable_ctrl
# End time: 16:09:28 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/ldi_sti_control.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:09:28 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/ldi_sti_control.sv 
# -- Compiling package ldi_sti_control_sv_unit
# -- Importing package lc3b_types
# -- Compiling module ldi_sti_control
# 
# Top level modules:
# 	ldi_sti_control
# End time: 16:09:28 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/array.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:09:28 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/array.sv 
# -- Compiling package array_sv_unit
# -- Importing package lc3b_types
# -- Compiling module array
# 
# Top level modules:
# 	array
# End time: 16:09:28 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/l2cache_datapath.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:09:28 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/l2cache_datapath.sv 
# -- Compiling package l2cache_datapath_sv_unit
# -- Importing package lc3b_types
# -- Compiling module l2cache_datapath
# 
# Top level modules:
# 	l2cache_datapath
# End time: 16:09:28 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache_datapath.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:09:28 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache_datapath.sv 
# -- Compiling package cache_datapath_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cache_datapath
# 
# Top level modules:
# 	cache_datapath
# End time: 16:09:28 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache_interconnect.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:09:28 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache_interconnect.sv 
# -- Compiling package cache_interconnect_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cache_interconnect
# 
# Top level modules:
# 	cache_interconnect
# End time: 16:09:29 on Mar 17,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/datapath.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:09:29 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/datapath.sv 
# -- Compiling package datapath_sv_unit
# -- Importing package lc3b_types
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 16:09:29 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/l2cache.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:09:29 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/l2cache.sv 
# -- Compiling package l2cache_sv_unit
# -- Importing package lc3b_types
# -- Compiling module l2cache
# 
# Top level modules:
# 	l2cache
# End time: 16:09:29 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:09:29 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache.sv 
# -- Compiling package cache_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cache
# 
# Top level modules:
# 	cache
# End time: 16:09:29 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/mp3_tb.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:09:29 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/mp3_tb.sv 
# -- Compiling module mp3_tb
# 
# Top level modules:
# 	mp3_tb
# End time: 16:09:29 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/physical_memory.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:09:29 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/physical_memory.sv 
# -- Compiling module physical_memory
# 
# Top level modules:
# 	physical_memory
# End time: 16:09:29 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  mp3_tb
# vsim 
# Start time: 16:09:29 on Mar 17,2018
# Loading sv_std.std
# Loading work.mp3_tb
# Loading work.wishbone
# Loading work.lc3b_types
# Loading work.mp3_sv_unit
# Loading work.mp3
# Loading work.datapath_sv_unit
# Loading work.datapath
# Loading work.mux4
# Loading work.register
# Loading work.plus2
# Loading work.mux2
# Loading work.control_sv_unit
# Loading work.control_rom
# Loading work.regfile_sv_unit
# Loading work.regfile
# Loading work.adj_sv_unit
# Loading work.adj
# Loading work.sext
# Loading work.zext
# Loading work.mux8
# Loading work.alu_sv_unit
# Loading work.alu
# Loading work.srmask_sv_unit
# Loading work.srmask
# Loading work.zext_shift
# Loading work.mdrmask_sv_unit
# Loading work.mdrmask
# Loading work.ldi_sti_control_sv_unit
# Loading work.ldi_sti_control
# Loading work.cccomp_sv_unit
# Loading work.cccomp
# Loading work.gencc_sv_unit
# Loading work.gencc
# Loading work.br_ctrl_sv_unit
# Loading work.br_ctrl
# Loading work.mem_enable_ctrl_sv_unit
# Loading work.mem_enable_ctrl
# Loading work.cache_sv_unit
# Loading work.cache
# Loading work.cache_control
# Loading work.cache_datapath_sv_unit
# Loading work.cache_datapath
# Loading work.array_sv_unit
# Loading work.array
# Loading work.cpudatainmux_sv_unit
# Loading work.cpudatainmux
# Loading work.cache_interconnect_sv_unit
# Loading work.cache_interconnect
# Loading work.cache_interconnect_control
# Loading work.cache_interconnect_datapath_sv_unit
# Loading work.cache_interconnect_datapath
# Loading work.l2cache_sv_unit
# Loading work.l2cache
# Loading work.l2cache_control
# Loading work.l2cache_datapath_sv_unit
# Loading work.l2cache_datapath
# Loading work.l2array_sv_unit
# Loading work.l2array
# Loading work.physical_memory
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 20000 ns
do wave.do
# ** Error: (vish-4014) No objects found matching '/mp3_tb/dut/datapath/pcmar/load'.
# Executing ONERROR command at macro ./wave.do line 6
# ** Error: (vish-4014) No objects found matching '/mp3_tb/dut/datapath/pcmar/in'.
# Executing ONERROR command at macro ./wave.do line 7
# ** Error: (vish-4014) No objects found matching '/mp3_tb/dut/datapath/pcmar/out'.
# Executing ONERROR command at macro ./wave.do line 8
restart -f; run 80000ns
# Loading sv_std.std
# Loading work.mp3_tb
# Loading work.wishbone
# Loading work.lc3b_types
# Loading work.mp3_sv_unit
# Loading work.mp3
# Loading work.datapath_sv_unit
# Loading work.datapath
# Loading work.mux4
# Loading work.register
# Loading work.plus2
# Loading work.mux2
# Loading work.control_sv_unit
# Loading work.control_rom
# Loading work.regfile_sv_unit
# Loading work.regfile
# Loading work.adj_sv_unit
# Loading work.adj
# Loading work.sext
# Loading work.zext
# Loading work.mux8
# Loading work.alu_sv_unit
# Loading work.alu
# Loading work.srmask_sv_unit
# Loading work.srmask
# Loading work.zext_shift
# Loading work.mdrmask_sv_unit
# Loading work.mdrmask
# Loading work.ldi_sti_control_sv_unit
# Loading work.ldi_sti_control
# Loading work.cccomp_sv_unit
# Loading work.cccomp
# Loading work.gencc_sv_unit
# Loading work.gencc
# Loading work.br_ctrl_sv_unit
# Loading work.br_ctrl
# Loading work.mem_enable_ctrl_sv_unit
# Loading work.mem_enable_ctrl
# Loading work.cache_sv_unit
# Loading work.cache
# Loading work.cache_control
# Loading work.cache_datapath_sv_unit
# Loading work.cache_datapath
# Loading work.array_sv_unit
# Loading work.array
# Loading work.cpudatainmux_sv_unit
# Loading work.cpudatainmux
# Loading work.cache_interconnect_sv_unit
# Loading work.cache_interconnect
# Loading work.cache_interconnect_control
# Loading work.cache_interconnect_datapath_sv_unit
# Loading work.cache_interconnect_datapath
# Loading work.l2cache_sv_unit
# Loading work.l2cache
# Loading work.l2cache_control
# Loading work.l2cache_datapath_sv_unit
# Loading work.l2cache_datapath
# Loading work.l2array_sv_unit
# Loading work.l2array
# Loading work.physical_memory
add wave -position insertpoint sim:/mp3_tb/dut/datapath/pc/*
restart -f; run 80000ns
# Loading sv_std.std
# Loading work.mp3_tb
# Loading work.wishbone
# Loading work.lc3b_types
# Loading work.mp3_sv_unit
# Loading work.mp3
# Loading work.datapath_sv_unit
# Loading work.datapath
# Loading work.mux4
# Loading work.register
# Loading work.plus2
# Loading work.mux2
# Loading work.control_sv_unit
# Loading work.control_rom
# Loading work.regfile_sv_unit
# Loading work.regfile
# Loading work.adj_sv_unit
# Loading work.adj
# Loading work.sext
# Loading work.zext
# Loading work.mux8
# Loading work.alu_sv_unit
# Loading work.alu
# Loading work.srmask_sv_unit
# Loading work.srmask
# Loading work.zext_shift
# Loading work.mdrmask_sv_unit
# Loading work.mdrmask
# Loading work.ldi_sti_control_sv_unit
# Loading work.ldi_sti_control
# Loading work.cccomp_sv_unit
# Loading work.cccomp
# Loading work.gencc_sv_unit
# Loading work.gencc
# Loading work.br_ctrl_sv_unit
# Loading work.br_ctrl
# Loading work.mem_enable_ctrl_sv_unit
# Loading work.mem_enable_ctrl
# Loading work.cache_sv_unit
# Loading work.cache
# Loading work.cache_control
# Loading work.cache_datapath_sv_unit
# Loading work.cache_datapath
# Loading work.array_sv_unit
# Loading work.array
# Loading work.cpudatainmux_sv_unit
# Loading work.cpudatainmux
# Loading work.cache_interconnect_sv_unit
# Loading work.cache_interconnect
# Loading work.cache_interconnect_control
# Loading work.cache_interconnect_datapath_sv_unit
# Loading work.cache_interconnect_datapath
# Loading work.l2cache_sv_unit
# Loading work.l2cache
# Loading work.l2cache_control
# Loading work.l2cache_datapath_sv_unit
# Loading work.l2cache_datapath
# Loading work.l2array_sv_unit
# Loading work.l2array
# Loading work.physical_memory
add wave -position insertpoint sim:/mp3_tb/dut/l1l2cache/*
add wave -position insertpoint sim:/mp3_tb/dut/l2cachepmem/*
do mp3_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim LE vmap 10.3d Lib Mapping Utility 2014.10 Oct  7 2014
# vmap -modelsim_quiet work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/l2cache_control.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:25:04 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/l2cache_control.sv 
# -- Compiling module l2cache_control
# 
# Top level modules:
# 	l2cache_control
# End time: 16:25:04 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache_interconnect_control.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:25:04 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache_interconnect_control.sv 
# -- Compiling module cache_interconnect_control
# 
# Top level modules:
# 	cache_interconnect_control
# End time: 16:25:04 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache_control.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:25:04 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache_control.sv 
# -- Compiling module cache_control
# 
# Top level modules:
# 	cache_control
# End time: 16:25:04 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/wishbone.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:25:04 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/wishbone.sv 
# -- Compiling interface wishbone
# 
# Top level modules:
# 	--none--
# End time: 16:25:04 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/lc3b_types.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:25:04 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/lc3b_types.sv 
# -- Compiling package lc3b_types
# 
# Top level modules:
# 	--none--
# End time: 16:25:04 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/plus2.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:25:04 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/plus2.sv 
# -- Compiling module plus2
# 
# Top level modules:
# 	plus2
# End time: 16:25:04 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/register.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:25:04 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 16:25:04 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/mux.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:25:04 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/mux.sv 
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module mux8
# 
# Top level modules:
# 	mux2
# 	mux4
# 	mux8
# End time: 16:25:04 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/l2array.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:25:04 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/l2array.sv 
# -- Compiling package l2array_sv_unit
# -- Importing package lc3b_types
# -- Compiling module l2array
# 
# Top level modules:
# 	l2array
# End time: 16:25:04 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cpudatainmux.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:25:04 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cpudatainmux.sv 
# -- Compiling package cpudatainmux_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cpudatainmux
# 
# Top level modules:
# 	cpudatainmux
# End time: 16:25:04 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache_interconnect_datapath.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:25:04 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache_interconnect_datapath.sv 
# -- Compiling package cache_interconnect_datapath_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cache_interconnect_datapath
# 
# Top level modules:
# 	cache_interconnect_datapath
# End time: 16:25:04 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/adj.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:25:04 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/adj.sv 
# -- Compiling package adj_sv_unit
# -- Importing package lc3b_types
# -- Compiling module adj
# -- Compiling module sext
# -- Compiling module zext
# -- Compiling module zext_shift
# 
# Top level modules:
# 	adj
# 	sext
# 	zext
# 	zext_shift
# End time: 16:25:05 on Mar 17,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/alu.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:25:05 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/alu.sv 
# -- Compiling package alu_sv_unit
# -- Importing package lc3b_types
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 16:25:05 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/control.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:25:05 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/control.sv 
# -- Compiling package control_sv_unit
# -- Importing package lc3b_types
# -- Compiling module control_rom
# 
# Top level modules:
# 	control_rom
# End time: 16:25:05 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/gencc.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:25:05 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/gencc.sv 
# -- Compiling package gencc_sv_unit
# -- Importing package lc3b_types
# -- Compiling module gencc
# 
# Top level modules:
# 	gencc
# End time: 16:25:05 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/mp3.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:25:05 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/mp3.sv 
# -- Compiling package mp3_sv_unit
# -- Importing package lc3b_types
# -- Compiling module mp3
# 
# Top level modules:
# 	mp3
# End time: 16:25:05 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/regfile.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:25:05 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/regfile.sv 
# -- Compiling package regfile_sv_unit
# -- Importing package lc3b_types
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 16:25:05 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cccomp.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:25:05 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cccomp.sv 
# -- Compiling package cccomp_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cccomp
# 
# Top level modules:
# 	cccomp
# End time: 16:25:05 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/br_ctrl.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:25:05 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/br_ctrl.sv 
# -- Compiling package br_ctrl_sv_unit
# -- Importing package lc3b_types
# -- Compiling module br_ctrl
# 
# Top level modules:
# 	br_ctrl
# End time: 16:25:05 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/mdrmask.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:25:05 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/mdrmask.sv 
# -- Compiling package mdrmask_sv_unit
# -- Importing package lc3b_types
# -- Compiling module mdrmask
# 
# Top level modules:
# 	mdrmask
# End time: 16:25:05 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/srmask.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:25:05 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/srmask.sv 
# -- Compiling package srmask_sv_unit
# -- Importing package lc3b_types
# -- Compiling module srmask
# 
# Top level modules:
# 	srmask
# End time: 16:25:05 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/mem_enable_ctrl.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:25:05 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/mem_enable_ctrl.sv 
# -- Compiling package mem_enable_ctrl_sv_unit
# -- Importing package lc3b_types
# -- Compiling module mem_enable_ctrl
# 
# Top level modules:
# 	mem_enable_ctrl
# End time: 16:25:05 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/ldi_sti_control.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:25:05 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/ldi_sti_control.sv 
# -- Compiling package ldi_sti_control_sv_unit
# -- Importing package lc3b_types
# -- Compiling module ldi_sti_control
# 
# Top level modules:
# 	ldi_sti_control
# End time: 16:25:05 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/array.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:25:05 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/array.sv 
# -- Compiling package array_sv_unit
# -- Importing package lc3b_types
# -- Compiling module array
# 
# Top level modules:
# 	array
# End time: 16:25:05 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/l2cache_datapath.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:25:05 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/l2cache_datapath.sv 
# -- Compiling package l2cache_datapath_sv_unit
# -- Importing package lc3b_types
# -- Compiling module l2cache_datapath
# 
# Top level modules:
# 	l2cache_datapath
# End time: 16:25:05 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache_datapath.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:25:05 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache_datapath.sv 
# -- Compiling package cache_datapath_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cache_datapath
# 
# Top level modules:
# 	cache_datapath
# End time: 16:25:05 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache_interconnect.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:25:05 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache_interconnect.sv 
# -- Compiling package cache_interconnect_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cache_interconnect
# 
# Top level modules:
# 	cache_interconnect
# End time: 16:25:05 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/datapath.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:25:05 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/datapath.sv 
# -- Compiling package datapath_sv_unit
# -- Importing package lc3b_types
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 16:25:05 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/l2cache.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:25:05 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/l2cache.sv 
# -- Compiling package l2cache_sv_unit
# -- Importing package lc3b_types
# -- Compiling module l2cache
# 
# Top level modules:
# 	l2cache
# End time: 16:25:06 on Mar 17,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:25:06 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache.sv 
# -- Compiling package cache_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cache
# 
# Top level modules:
# 	cache
# End time: 16:25:06 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/mp3_tb.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:25:06 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/mp3_tb.sv 
# -- Compiling module mp3_tb
# 
# Top level modules:
# 	mp3_tb
# End time: 16:25:06 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/physical_memory.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:25:06 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/physical_memory.sv 
# -- Compiling module physical_memory
# 
# Top level modules:
# 	physical_memory
# End time: 16:25:06 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  mp3_tb
# vsim 
# Start time: 16:25:06 on Mar 17,2018
# Loading sv_std.std
# Loading work.mp3_tb
# Loading work.wishbone
# Loading work.lc3b_types
# Loading work.mp3_sv_unit
# Loading work.mp3
# Loading work.datapath_sv_unit
# Loading work.datapath
# Loading work.mux4
# Loading work.register
# Loading work.plus2
# Loading work.mux2
# Loading work.control_sv_unit
# Loading work.control_rom
# Loading work.regfile_sv_unit
# Loading work.regfile
# Loading work.adj_sv_unit
# Loading work.adj
# Loading work.sext
# Loading work.zext
# Loading work.mux8
# Loading work.alu_sv_unit
# Loading work.alu
# Loading work.srmask_sv_unit
# Loading work.srmask
# Loading work.zext_shift
# Loading work.mdrmask_sv_unit
# Loading work.mdrmask
# Loading work.ldi_sti_control_sv_unit
# Loading work.ldi_sti_control
# Loading work.cccomp_sv_unit
# Loading work.cccomp
# Loading work.gencc_sv_unit
# Loading work.gencc
# Loading work.br_ctrl_sv_unit
# Loading work.br_ctrl
# Loading work.mem_enable_ctrl_sv_unit
# Loading work.mem_enable_ctrl
# Loading work.cache_sv_unit
# Loading work.cache
# Loading work.cache_control
# Loading work.cache_datapath_sv_unit
# Loading work.cache_datapath
# Loading work.array_sv_unit
# Loading work.array
# Loading work.cpudatainmux_sv_unit
# Loading work.cpudatainmux
# Loading work.cache_interconnect_sv_unit
# Loading work.cache_interconnect
# Loading work.cache_interconnect_control
# Loading work.cache_interconnect_datapath_sv_unit
# Loading work.cache_interconnect_datapath
# Loading work.l2cache_sv_unit
# Loading work.l2cache
# Loading work.l2cache_control
# Loading work.l2cache_datapath_sv_unit
# Loading work.l2cache_datapath
# Loading work.l2array_sv_unit
# Loading work.l2array
# Loading work.physical_memory
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 20000 ns
do wave.do
# ** Error: (vish-4014) No objects found matching '/mp3_tb/dut/datapath/pcmar/load'.
# Executing ONERROR command at macro ./wave.do line 6
# ** Error: (vish-4014) No objects found matching '/mp3_tb/dut/datapath/pcmar/in'.
# Executing ONERROR command at macro ./wave.do line 7
# ** Error: (vish-4014) No objects found matching '/mp3_tb/dut/datapath/pcmar/out'.
# Executing ONERROR command at macro ./wave.do line 8
restart -f; run 80000ns
# Loading sv_std.std
# Loading work.mp3_tb
# Loading work.wishbone
# Loading work.lc3b_types
# Loading work.mp3_sv_unit
# Loading work.mp3
# Loading work.datapath_sv_unit
# Loading work.datapath
# Loading work.mux4
# Loading work.register
# Loading work.plus2
# Loading work.mux2
# Loading work.control_sv_unit
# Loading work.control_rom
# Loading work.regfile_sv_unit
# Loading work.regfile
# Loading work.adj_sv_unit
# Loading work.adj
# Loading work.sext
# Loading work.zext
# Loading work.mux8
# Loading work.alu_sv_unit
# Loading work.alu
# Loading work.srmask_sv_unit
# Loading work.srmask
# Loading work.zext_shift
# Loading work.mdrmask_sv_unit
# Loading work.mdrmask
# Loading work.ldi_sti_control_sv_unit
# Loading work.ldi_sti_control
# Loading work.cccomp_sv_unit
# Loading work.cccomp
# Loading work.gencc_sv_unit
# Loading work.gencc
# Loading work.br_ctrl_sv_unit
# Loading work.br_ctrl
# Loading work.mem_enable_ctrl_sv_unit
# Loading work.mem_enable_ctrl
# Loading work.cache_sv_unit
# Loading work.cache
# Loading work.cache_control
# Loading work.cache_datapath_sv_unit
# Loading work.cache_datapath
# Loading work.array_sv_unit
# Loading work.array
# Loading work.cpudatainmux_sv_unit
# Loading work.cpudatainmux
# Loading work.cache_interconnect_sv_unit
# Loading work.cache_interconnect
# Loading work.cache_interconnect_control
# Loading work.cache_interconnect_datapath_sv_unit
# Loading work.cache_interconnect_datapath
# Loading work.l2cache_sv_unit
# Loading work.l2cache
# Loading work.l2cache_control
# Loading work.l2cache_datapath_sv_unit
# Loading work.l2cache_datapath
# Loading work.l2array_sv_unit
# Loading work.l2array
# Loading work.physical_memory
do mp3_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim LE vmap 10.3d Lib Mapping Utility 2014.10 Oct  7 2014
# vmap -modelsim_quiet work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/l2cache_control.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:30:21 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/l2cache_control.sv 
# -- Compiling module l2cache_control
# 
# Top level modules:
# 	l2cache_control
# End time: 16:30:21 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache_interconnect_control.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:30:21 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache_interconnect_control.sv 
# -- Compiling module cache_interconnect_control
# 
# Top level modules:
# 	cache_interconnect_control
# End time: 16:30:21 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache_control.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:30:21 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache_control.sv 
# -- Compiling module cache_control
# 
# Top level modules:
# 	cache_control
# End time: 16:30:21 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/wishbone.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:30:21 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/wishbone.sv 
# -- Compiling interface wishbone
# 
# Top level modules:
# 	--none--
# End time: 16:30:21 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/lc3b_types.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:30:21 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/lc3b_types.sv 
# -- Compiling package lc3b_types
# 
# Top level modules:
# 	--none--
# End time: 16:30:21 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/plus2.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:30:21 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/plus2.sv 
# -- Compiling module plus2
# 
# Top level modules:
# 	plus2
# End time: 16:30:21 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/register.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:30:21 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 16:30:21 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/mux.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:30:21 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/mux.sv 
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module mux8
# 
# Top level modules:
# 	mux2
# 	mux4
# 	mux8
# End time: 16:30:21 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/l2array.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:30:21 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/l2array.sv 
# -- Compiling package l2array_sv_unit
# -- Importing package lc3b_types
# -- Compiling module l2array
# 
# Top level modules:
# 	l2array
# End time: 16:30:21 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cpudatainmux.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:30:21 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cpudatainmux.sv 
# -- Compiling package cpudatainmux_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cpudatainmux
# 
# Top level modules:
# 	cpudatainmux
# End time: 16:30:21 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache_interconnect_datapath.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:30:21 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache_interconnect_datapath.sv 
# -- Compiling package cache_interconnect_datapath_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cache_interconnect_datapath
# 
# Top level modules:
# 	cache_interconnect_datapath
# End time: 16:30:22 on Mar 17,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/adj.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:30:22 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/adj.sv 
# -- Compiling package adj_sv_unit
# -- Importing package lc3b_types
# -- Compiling module adj
# -- Compiling module sext
# -- Compiling module zext
# -- Compiling module zext_shift
# 
# Top level modules:
# 	adj
# 	sext
# 	zext
# 	zext_shift
# End time: 16:30:22 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/alu.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:30:22 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/alu.sv 
# -- Compiling package alu_sv_unit
# -- Importing package lc3b_types
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 16:30:22 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/control.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:30:22 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/control.sv 
# -- Compiling package control_sv_unit
# -- Importing package lc3b_types
# -- Compiling module control_rom
# 
# Top level modules:
# 	control_rom
# End time: 16:30:22 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/gencc.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:30:22 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/gencc.sv 
# -- Compiling package gencc_sv_unit
# -- Importing package lc3b_types
# -- Compiling module gencc
# 
# Top level modules:
# 	gencc
# End time: 16:30:22 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/mp3.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:30:22 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/mp3.sv 
# -- Compiling package mp3_sv_unit
# -- Importing package lc3b_types
# -- Compiling module mp3
# 
# Top level modules:
# 	mp3
# End time: 16:30:22 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/regfile.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:30:22 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/regfile.sv 
# -- Compiling package regfile_sv_unit
# -- Importing package lc3b_types
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 16:30:22 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cccomp.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:30:22 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cccomp.sv 
# -- Compiling package cccomp_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cccomp
# 
# Top level modules:
# 	cccomp
# End time: 16:30:22 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/br_ctrl.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:30:22 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/br_ctrl.sv 
# -- Compiling package br_ctrl_sv_unit
# -- Importing package lc3b_types
# -- Compiling module br_ctrl
# 
# Top level modules:
# 	br_ctrl
# End time: 16:30:22 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/mdrmask.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:30:22 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/mdrmask.sv 
# -- Compiling package mdrmask_sv_unit
# -- Importing package lc3b_types
# -- Compiling module mdrmask
# 
# Top level modules:
# 	mdrmask
# End time: 16:30:22 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/srmask.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:30:22 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/srmask.sv 
# -- Compiling package srmask_sv_unit
# -- Importing package lc3b_types
# -- Compiling module srmask
# 
# Top level modules:
# 	srmask
# End time: 16:30:22 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/mem_enable_ctrl.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:30:22 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/mem_enable_ctrl.sv 
# -- Compiling package mem_enable_ctrl_sv_unit
# -- Importing package lc3b_types
# -- Compiling module mem_enable_ctrl
# 
# Top level modules:
# 	mem_enable_ctrl
# End time: 16:30:22 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/ldi_sti_control.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:30:22 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/ldi_sti_control.sv 
# -- Compiling package ldi_sti_control_sv_unit
# -- Importing package lc3b_types
# -- Compiling module ldi_sti_control
# 
# Top level modules:
# 	ldi_sti_control
# End time: 16:30:22 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/array.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:30:22 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/array.sv 
# -- Compiling package array_sv_unit
# -- Importing package lc3b_types
# -- Compiling module array
# 
# Top level modules:
# 	array
# End time: 16:30:22 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/l2cache_datapath.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:30:22 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/l2cache_datapath.sv 
# -- Compiling package l2cache_datapath_sv_unit
# -- Importing package lc3b_types
# -- Compiling module l2cache_datapath
# 
# Top level modules:
# 	l2cache_datapath
# End time: 16:30:22 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache_datapath.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:30:22 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache_datapath.sv 
# -- Compiling package cache_datapath_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cache_datapath
# 
# Top level modules:
# 	cache_datapath
# End time: 16:30:23 on Mar 17,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache_interconnect.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:30:23 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache_interconnect.sv 
# -- Compiling package cache_interconnect_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cache_interconnect
# 
# Top level modules:
# 	cache_interconnect
# End time: 16:30:23 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/datapath.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:30:23 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/datapath.sv 
# -- Compiling package datapath_sv_unit
# -- Importing package lc3b_types
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 16:30:23 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/l2cache.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:30:23 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/l2cache.sv 
# -- Compiling package l2cache_sv_unit
# -- Importing package lc3b_types
# -- Compiling module l2cache
# 
# Top level modules:
# 	l2cache
# End time: 16:30:23 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:30:23 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache.sv 
# -- Compiling package cache_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cache
# 
# Top level modules:
# 	cache
# End time: 16:30:23 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/mp3_tb.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:30:23 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/mp3_tb.sv 
# -- Compiling module mp3_tb
# 
# Top level modules:
# 	mp3_tb
# End time: 16:30:23 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/physical_memory.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:30:23 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/physical_memory.sv 
# -- Compiling module physical_memory
# 
# Top level modules:
# 	physical_memory
# End time: 16:30:23 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  mp3_tb
# vsim 
# Start time: 16:30:23 on Mar 17,2018
# Loading sv_std.std
# Loading work.mp3_tb
# Loading work.wishbone
# Loading work.lc3b_types
# Loading work.mp3_sv_unit
# Loading work.mp3
# Loading work.datapath_sv_unit
# Loading work.datapath
# Loading work.mux4
# Loading work.register
# Loading work.plus2
# Loading work.mux2
# Loading work.control_sv_unit
# Loading work.control_rom
# Loading work.regfile_sv_unit
# Loading work.regfile
# Loading work.adj_sv_unit
# Loading work.adj
# Loading work.sext
# Loading work.zext
# Loading work.mux8
# Loading work.alu_sv_unit
# Loading work.alu
# Loading work.srmask_sv_unit
# Loading work.srmask
# Loading work.zext_shift
# Loading work.mdrmask_sv_unit
# Loading work.mdrmask
# Loading work.ldi_sti_control_sv_unit
# Loading work.ldi_sti_control
# Loading work.cccomp_sv_unit
# Loading work.cccomp
# Loading work.gencc_sv_unit
# Loading work.gencc
# Loading work.br_ctrl_sv_unit
# Loading work.br_ctrl
# Loading work.mem_enable_ctrl_sv_unit
# Loading work.mem_enable_ctrl
# Loading work.cache_sv_unit
# Loading work.cache
# Loading work.cache_control
# Loading work.cache_datapath_sv_unit
# Loading work.cache_datapath
# Loading work.array_sv_unit
# Loading work.array
# Loading work.cpudatainmux_sv_unit
# Loading work.cpudatainmux
# Loading work.cache_interconnect_sv_unit
# Loading work.cache_interconnect
# Loading work.cache_interconnect_control
# Loading work.cache_interconnect_datapath_sv_unit
# Loading work.cache_interconnect_datapath
# Loading work.l2cache_sv_unit
# Loading work.l2cache
# Loading work.l2cache_control
# Loading work.l2cache_datapath_sv_unit
# Loading work.l2cache_datapath
# Loading work.l2array_sv_unit
# Loading work.l2array
# Loading work.physical_memory
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 20000 ns
do wave.do
# ** Error: (vish-4014) No objects found matching '/mp3_tb/dut/datapath/pcmar/load'.
# Executing ONERROR command at macro ./wave.do line 6
# ** Error: (vish-4014) No objects found matching '/mp3_tb/dut/datapath/pcmar/in'.
# Executing ONERROR command at macro ./wave.do line 7
# ** Error: (vish-4014) No objects found matching '/mp3_tb/dut/datapath/pcmar/out'.
# Executing ONERROR command at macro ./wave.do line 8
restart -f; run 80000ns
# Loading sv_std.std
# Loading work.mp3_tb
# Loading work.wishbone
# Loading work.lc3b_types
# Loading work.mp3_sv_unit
# Loading work.mp3
# Loading work.datapath_sv_unit
# Loading work.datapath
# Loading work.mux4
# Loading work.register
# Loading work.plus2
# Loading work.mux2
# Loading work.control_sv_unit
# Loading work.control_rom
# Loading work.regfile_sv_unit
# Loading work.regfile
# Loading work.adj_sv_unit
# Loading work.adj
# Loading work.sext
# Loading work.zext
# Loading work.mux8
# Loading work.alu_sv_unit
# Loading work.alu
# Loading work.srmask_sv_unit
# Loading work.srmask
# Loading work.zext_shift
# Loading work.mdrmask_sv_unit
# Loading work.mdrmask
# Loading work.ldi_sti_control_sv_unit
# Loading work.ldi_sti_control
# Loading work.cccomp_sv_unit
# Loading work.cccomp
# Loading work.gencc_sv_unit
# Loading work.gencc
# Loading work.br_ctrl_sv_unit
# Loading work.br_ctrl
# Loading work.mem_enable_ctrl_sv_unit
# Loading work.mem_enable_ctrl
# Loading work.cache_sv_unit
# Loading work.cache
# Loading work.cache_control
# Loading work.cache_datapath_sv_unit
# Loading work.cache_datapath
# Loading work.array_sv_unit
# Loading work.array
# Loading work.cpudatainmux_sv_unit
# Loading work.cpudatainmux
# Loading work.cache_interconnect_sv_unit
# Loading work.cache_interconnect
# Loading work.cache_interconnect_control
# Loading work.cache_interconnect_datapath_sv_unit
# Loading work.cache_interconnect_datapath
# Loading work.l2cache_sv_unit
# Loading work.l2cache
# Loading work.l2cache_control
# Loading work.l2cache_datapath_sv_unit
# Loading work.l2cache_datapath
# Loading work.l2array_sv_unit
# Loading work.l2array
# Loading work.physical_memory
do mp3_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim LE vmap 10.3d Lib Mapping Utility 2014.10 Oct  7 2014
# vmap -modelsim_quiet work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/l2cache_control.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:34:17 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/l2cache_control.sv 
# -- Compiling module l2cache_control
# 
# Top level modules:
# 	l2cache_control
# End time: 16:34:17 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache_interconnect_control.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:34:17 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache_interconnect_control.sv 
# -- Compiling module cache_interconnect_control
# 
# Top level modules:
# 	cache_interconnect_control
# End time: 16:34:17 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache_control.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:34:17 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache_control.sv 
# -- Compiling module cache_control
# 
# Top level modules:
# 	cache_control
# End time: 16:34:18 on Mar 17,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/wishbone.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:34:18 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/wishbone.sv 
# -- Compiling interface wishbone
# 
# Top level modules:
# 	--none--
# End time: 16:34:18 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/lc3b_types.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:34:18 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/lc3b_types.sv 
# -- Compiling package lc3b_types
# 
# Top level modules:
# 	--none--
# End time: 16:34:18 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/plus2.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:34:18 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/plus2.sv 
# -- Compiling module plus2
# 
# Top level modules:
# 	plus2
# End time: 16:34:18 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/register.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:34:18 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 16:34:18 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/mux.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:34:18 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/mux.sv 
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module mux8
# 
# Top level modules:
# 	mux2
# 	mux4
# 	mux8
# End time: 16:34:18 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/l2array.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:34:18 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/l2array.sv 
# -- Compiling package l2array_sv_unit
# -- Importing package lc3b_types
# -- Compiling module l2array
# 
# Top level modules:
# 	l2array
# End time: 16:34:18 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cpudatainmux.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:34:18 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cpudatainmux.sv 
# -- Compiling package cpudatainmux_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cpudatainmux
# 
# Top level modules:
# 	cpudatainmux
# End time: 16:34:18 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache_interconnect_datapath.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:34:18 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache_interconnect_datapath.sv 
# -- Compiling package cache_interconnect_datapath_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cache_interconnect_datapath
# 
# Top level modules:
# 	cache_interconnect_datapath
# End time: 16:34:18 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/adj.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:34:18 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/adj.sv 
# -- Compiling package adj_sv_unit
# -- Importing package lc3b_types
# -- Compiling module adj
# -- Compiling module sext
# -- Compiling module zext
# -- Compiling module zext_shift
# 
# Top level modules:
# 	adj
# 	sext
# 	zext
# 	zext_shift
# End time: 16:34:18 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/alu.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:34:18 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/alu.sv 
# -- Compiling package alu_sv_unit
# -- Importing package lc3b_types
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 16:34:18 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/control.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:34:18 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/control.sv 
# -- Compiling package control_sv_unit
# -- Importing package lc3b_types
# -- Compiling module control_rom
# 
# Top level modules:
# 	control_rom
# End time: 16:34:18 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/gencc.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:34:18 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/gencc.sv 
# -- Compiling package gencc_sv_unit
# -- Importing package lc3b_types
# -- Compiling module gencc
# 
# Top level modules:
# 	gencc
# End time: 16:34:18 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/mp3.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:34:18 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/mp3.sv 
# -- Compiling package mp3_sv_unit
# -- Importing package lc3b_types
# -- Compiling module mp3
# 
# Top level modules:
# 	mp3
# End time: 16:34:18 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/regfile.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:34:18 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/regfile.sv 
# -- Compiling package regfile_sv_unit
# -- Importing package lc3b_types
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 16:34:18 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cccomp.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:34:18 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cccomp.sv 
# -- Compiling package cccomp_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cccomp
# 
# Top level modules:
# 	cccomp
# End time: 16:34:18 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/br_ctrl.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:34:18 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/br_ctrl.sv 
# -- Compiling package br_ctrl_sv_unit
# -- Importing package lc3b_types
# -- Compiling module br_ctrl
# 
# Top level modules:
# 	br_ctrl
# End time: 16:34:19 on Mar 17,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/mdrmask.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:34:19 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/mdrmask.sv 
# -- Compiling package mdrmask_sv_unit
# -- Importing package lc3b_types
# -- Compiling module mdrmask
# 
# Top level modules:
# 	mdrmask
# End time: 16:34:19 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/srmask.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:34:19 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/srmask.sv 
# -- Compiling package srmask_sv_unit
# -- Importing package lc3b_types
# -- Compiling module srmask
# 
# Top level modules:
# 	srmask
# End time: 16:34:19 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/mem_enable_ctrl.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:34:19 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/mem_enable_ctrl.sv 
# -- Compiling package mem_enable_ctrl_sv_unit
# -- Importing package lc3b_types
# -- Compiling module mem_enable_ctrl
# 
# Top level modules:
# 	mem_enable_ctrl
# End time: 16:34:19 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/ldi_sti_control.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:34:19 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/ldi_sti_control.sv 
# -- Compiling package ldi_sti_control_sv_unit
# -- Importing package lc3b_types
# -- Compiling module ldi_sti_control
# 
# Top level modules:
# 	ldi_sti_control
# End time: 16:34:19 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/array.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:34:19 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/array.sv 
# -- Compiling package array_sv_unit
# -- Importing package lc3b_types
# -- Compiling module array
# 
# Top level modules:
# 	array
# End time: 16:34:19 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/l2cache_datapath.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:34:19 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/l2cache_datapath.sv 
# -- Compiling package l2cache_datapath_sv_unit
# -- Importing package lc3b_types
# -- Compiling module l2cache_datapath
# 
# Top level modules:
# 	l2cache_datapath
# End time: 16:34:19 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache_datapath.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:34:19 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache_datapath.sv 
# -- Compiling package cache_datapath_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cache_datapath
# 
# Top level modules:
# 	cache_datapath
# End time: 16:34:19 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache_interconnect.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:34:19 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache_interconnect.sv 
# -- Compiling package cache_interconnect_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cache_interconnect
# 
# Top level modules:
# 	cache_interconnect
# End time: 16:34:19 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/datapath.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:34:19 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/datapath.sv 
# -- Compiling package datapath_sv_unit
# -- Importing package lc3b_types
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 16:34:19 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/l2cache.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:34:19 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/l2cache.sv 
# -- Compiling package l2cache_sv_unit
# -- Importing package lc3b_types
# -- Compiling module l2cache
# 
# Top level modules:
# 	l2cache
# End time: 16:34:19 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:34:19 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache.sv 
# -- Compiling package cache_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cache
# 
# Top level modules:
# 	cache
# End time: 16:34:19 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/mp3_tb.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:34:19 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/mp3_tb.sv 
# -- Compiling module mp3_tb
# 
# Top level modules:
# 	mp3_tb
# End time: 16:34:19 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/physical_memory.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:34:19 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/physical_memory.sv 
# -- Compiling module physical_memory
# 
# Top level modules:
# 	physical_memory
# End time: 16:34:19 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  mp3_tb
# vsim 
# Start time: 16:34:20 on Mar 17,2018
# Loading sv_std.std
# Loading work.mp3_tb
# Loading work.wishbone
# Loading work.lc3b_types
# Loading work.mp3_sv_unit
# Loading work.mp3
# Loading work.datapath_sv_unit
# Loading work.datapath
# Loading work.mux4
# Loading work.register
# Loading work.plus2
# Loading work.mux2
# Loading work.control_sv_unit
# Loading work.control_rom
# Loading work.regfile_sv_unit
# Loading work.regfile
# Loading work.adj_sv_unit
# Loading work.adj
# Loading work.sext
# Loading work.zext
# Loading work.mux8
# Loading work.alu_sv_unit
# Loading work.alu
# Loading work.srmask_sv_unit
# Loading work.srmask
# Loading work.zext_shift
# Loading work.mdrmask_sv_unit
# Loading work.mdrmask
# Loading work.ldi_sti_control_sv_unit
# Loading work.ldi_sti_control
# Loading work.cccomp_sv_unit
# Loading work.cccomp
# Loading work.gencc_sv_unit
# Loading work.gencc
# Loading work.br_ctrl_sv_unit
# Loading work.br_ctrl
# Loading work.mem_enable_ctrl_sv_unit
# Loading work.mem_enable_ctrl
# Loading work.cache_sv_unit
# Loading work.cache
# Loading work.cache_control
# Loading work.cache_datapath_sv_unit
# Loading work.cache_datapath
# Loading work.array_sv_unit
# Loading work.array
# Loading work.cpudatainmux_sv_unit
# Loading work.cpudatainmux
# Loading work.cache_interconnect_sv_unit
# Loading work.cache_interconnect
# Loading work.cache_interconnect_control
# Loading work.cache_interconnect_datapath_sv_unit
# Loading work.cache_interconnect_datapath
# Loading work.l2cache_sv_unit
# Loading work.l2cache
# Loading work.l2cache_control
# Loading work.l2cache_datapath_sv_unit
# Loading work.l2cache_datapath
# Loading work.l2array_sv_unit
# Loading work.l2array
# Loading work.physical_memory
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 20000 ns
do wave.do
# ** Error: (vish-4014) No objects found matching '/mp3_tb/dut/datapath/pcmar/load'.
# Executing ONERROR command at macro ./wave.do line 6
# ** Error: (vish-4014) No objects found matching '/mp3_tb/dut/datapath/pcmar/in'.
# Executing ONERROR command at macro ./wave.do line 7
# ** Error: (vish-4014) No objects found matching '/mp3_tb/dut/datapath/pcmar/out'.
# Executing ONERROR command at macro ./wave.do line 8
restart -f; run 80000ns
# Loading sv_std.std
# Loading work.mp3_tb
# Loading work.wishbone
# Loading work.lc3b_types
# Loading work.mp3_sv_unit
# Loading work.mp3
# Loading work.datapath_sv_unit
# Loading work.datapath
# Loading work.mux4
# Loading work.register
# Loading work.plus2
# Loading work.mux2
# Loading work.control_sv_unit
# Loading work.control_rom
# Loading work.regfile_sv_unit
# Loading work.regfile
# Loading work.adj_sv_unit
# Loading work.adj
# Loading work.sext
# Loading work.zext
# Loading work.mux8
# Loading work.alu_sv_unit
# Loading work.alu
# Loading work.srmask_sv_unit
# Loading work.srmask
# Loading work.zext_shift
# Loading work.mdrmask_sv_unit
# Loading work.mdrmask
# Loading work.ldi_sti_control_sv_unit
# Loading work.ldi_sti_control
# Loading work.cccomp_sv_unit
# Loading work.cccomp
# Loading work.gencc_sv_unit
# Loading work.gencc
# Loading work.br_ctrl_sv_unit
# Loading work.br_ctrl
# Loading work.mem_enable_ctrl_sv_unit
# Loading work.mem_enable_ctrl
# Loading work.cache_sv_unit
# Loading work.cache
# Loading work.cache_control
# Loading work.cache_datapath_sv_unit
# Loading work.cache_datapath
# Loading work.array_sv_unit
# Loading work.array
# Loading work.cpudatainmux_sv_unit
# Loading work.cpudatainmux
# Loading work.cache_interconnect_sv_unit
# Loading work.cache_interconnect
# Loading work.cache_interconnect_control
# Loading work.cache_interconnect_datapath_sv_unit
# Loading work.cache_interconnect_datapath
# Loading work.l2cache_sv_unit
# Loading work.l2cache
# Loading work.l2cache_control
# Loading work.l2cache_datapath_sv_unit
# Loading work.l2cache_datapath
# Loading work.l2array_sv_unit
# Loading work.l2array
# Loading work.physical_memory
do mp3_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim LE vmap 10.3d Lib Mapping Utility 2014.10 Oct  7 2014
# vmap -modelsim_quiet work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/l2cache_control.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:01:32 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/l2cache_control.sv 
# -- Compiling module l2cache_control
# 
# Top level modules:
# 	l2cache_control
# End time: 17:01:32 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache_interconnect_control.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:01:32 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache_interconnect_control.sv 
# -- Compiling module cache_interconnect_control
# 
# Top level modules:
# 	cache_interconnect_control
# End time: 17:01:32 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache_control.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:01:32 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache_control.sv 
# -- Compiling module cache_control
# 
# Top level modules:
# 	cache_control
# End time: 17:01:32 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/wishbone.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:01:32 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/wishbone.sv 
# -- Compiling interface wishbone
# 
# Top level modules:
# 	--none--
# End time: 17:01:32 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/lc3b_types.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:01:32 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/lc3b_types.sv 
# -- Compiling package lc3b_types
# 
# Top level modules:
# 	--none--
# End time: 17:01:32 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/plus2.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:01:32 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/plus2.sv 
# -- Compiling module plus2
# 
# Top level modules:
# 	plus2
# End time: 17:01:32 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/register.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:01:32 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 17:01:32 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/mux.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:01:33 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/mux.sv 
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module mux8
# 
# Top level modules:
# 	mux2
# 	mux4
# 	mux8
# End time: 17:01:33 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/l2array.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:01:33 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/l2array.sv 
# -- Compiling package l2array_sv_unit
# -- Importing package lc3b_types
# -- Compiling module l2array
# 
# Top level modules:
# 	l2array
# End time: 17:01:33 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cpudatainmux.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:01:33 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cpudatainmux.sv 
# -- Compiling package cpudatainmux_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cpudatainmux
# 
# Top level modules:
# 	cpudatainmux
# End time: 17:01:33 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache_interconnect_datapath.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:01:33 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache_interconnect_datapath.sv 
# -- Compiling package cache_interconnect_datapath_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cache_interconnect_datapath
# 
# Top level modules:
# 	cache_interconnect_datapath
# End time: 17:01:33 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/adj.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:01:33 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/adj.sv 
# -- Compiling package adj_sv_unit
# -- Importing package lc3b_types
# -- Compiling module adj
# -- Compiling module sext
# -- Compiling module zext
# -- Compiling module zext_shift
# 
# Top level modules:
# 	adj
# 	sext
# 	zext
# 	zext_shift
# End time: 17:01:33 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/alu.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:01:33 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/alu.sv 
# -- Compiling package alu_sv_unit
# -- Importing package lc3b_types
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 17:01:33 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/control.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:01:33 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/control.sv 
# -- Compiling package control_sv_unit
# -- Importing package lc3b_types
# -- Compiling module control_rom
# 
# Top level modules:
# 	control_rom
# End time: 17:01:33 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/gencc.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:01:33 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/gencc.sv 
# -- Compiling package gencc_sv_unit
# -- Importing package lc3b_types
# -- Compiling module gencc
# 
# Top level modules:
# 	gencc
# End time: 17:01:33 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/mp3.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:01:33 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/mp3.sv 
# -- Compiling package mp3_sv_unit
# -- Importing package lc3b_types
# -- Compiling module mp3
# 
# Top level modules:
# 	mp3
# End time: 17:01:33 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/regfile.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:01:33 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/regfile.sv 
# -- Compiling package regfile_sv_unit
# -- Importing package lc3b_types
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 17:01:33 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cccomp.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:01:33 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cccomp.sv 
# -- Compiling package cccomp_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cccomp
# 
# Top level modules:
# 	cccomp
# End time: 17:01:33 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/br_ctrl.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:01:33 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/br_ctrl.sv 
# -- Compiling package br_ctrl_sv_unit
# -- Importing package lc3b_types
# -- Compiling module br_ctrl
# 
# Top level modules:
# 	br_ctrl
# End time: 17:01:33 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/mdrmask.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:01:33 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/mdrmask.sv 
# -- Compiling package mdrmask_sv_unit
# -- Importing package lc3b_types
# -- Compiling module mdrmask
# 
# Top level modules:
# 	mdrmask
# End time: 17:01:33 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/srmask.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:01:33 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/srmask.sv 
# -- Compiling package srmask_sv_unit
# -- Importing package lc3b_types
# -- Compiling module srmask
# 
# Top level modules:
# 	srmask
# End time: 17:01:33 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/mem_enable_ctrl.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:01:33 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/mem_enable_ctrl.sv 
# -- Compiling package mem_enable_ctrl_sv_unit
# -- Importing package lc3b_types
# -- Compiling module mem_enable_ctrl
# 
# Top level modules:
# 	mem_enable_ctrl
# End time: 17:01:33 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/ldi_sti_control.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:01:33 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/ldi_sti_control.sv 
# -- Compiling package ldi_sti_control_sv_unit
# -- Importing package lc3b_types
# -- Compiling module ldi_sti_control
# 
# Top level modules:
# 	ldi_sti_control
# End time: 17:01:33 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/array.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:01:33 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/array.sv 
# -- Compiling package array_sv_unit
# -- Importing package lc3b_types
# -- Compiling module array
# 
# Top level modules:
# 	array
# End time: 17:01:34 on Mar 17,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/l2cache_datapath.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:01:34 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/l2cache_datapath.sv 
# -- Compiling package l2cache_datapath_sv_unit
# -- Importing package lc3b_types
# -- Compiling module l2cache_datapath
# 
# Top level modules:
# 	l2cache_datapath
# End time: 17:01:34 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache_datapath.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:01:34 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache_datapath.sv 
# -- Compiling package cache_datapath_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cache_datapath
# 
# Top level modules:
# 	cache_datapath
# End time: 17:01:34 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache_interconnect.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:01:34 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache_interconnect.sv 
# -- Compiling package cache_interconnect_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cache_interconnect
# 
# Top level modules:
# 	cache_interconnect
# End time: 17:01:34 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/datapath.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:01:34 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/datapath.sv 
# -- Compiling package datapath_sv_unit
# -- Importing package lc3b_types
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 17:01:34 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/l2cache.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:01:34 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/l2cache.sv 
# -- Compiling package l2cache_sv_unit
# -- Importing package lc3b_types
# -- Compiling module l2cache
# 
# Top level modules:
# 	l2cache
# End time: 17:01:34 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:01:34 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache.sv 
# -- Compiling package cache_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cache
# 
# Top level modules:
# 	cache
# End time: 17:01:34 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/mp3_tb.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:01:34 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/mp3_tb.sv 
# -- Compiling module mp3_tb
# 
# Top level modules:
# 	mp3_tb
# End time: 17:01:34 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/physical_memory.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:01:34 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/physical_memory.sv 
# -- Compiling module physical_memory
# 
# Top level modules:
# 	physical_memory
# End time: 17:01:34 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  mp3_tb
# vsim 
# Start time: 17:01:35 on Mar 17,2018
# Loading sv_std.std
# Loading work.mp3_tb
# Loading work.wishbone
# Loading work.lc3b_types
# Loading work.mp3_sv_unit
# Loading work.mp3
# Loading work.datapath_sv_unit
# Loading work.datapath
# Loading work.mux4
# Loading work.register
# Loading work.plus2
# Loading work.mux2
# Loading work.control_sv_unit
# Loading work.control_rom
# Loading work.regfile_sv_unit
# Loading work.regfile
# Loading work.adj_sv_unit
# Loading work.adj
# Loading work.sext
# Loading work.zext
# Loading work.mux8
# Loading work.alu_sv_unit
# Loading work.alu
# Loading work.srmask_sv_unit
# Loading work.srmask
# Loading work.zext_shift
# Loading work.mdrmask_sv_unit
# Loading work.mdrmask
# Loading work.ldi_sti_control_sv_unit
# Loading work.ldi_sti_control
# Loading work.cccomp_sv_unit
# Loading work.cccomp
# Loading work.gencc_sv_unit
# Loading work.gencc
# Loading work.br_ctrl_sv_unit
# Loading work.br_ctrl
# Loading work.mem_enable_ctrl_sv_unit
# Loading work.mem_enable_ctrl
# Loading work.cache_sv_unit
# Loading work.cache
# Loading work.cache_control
# Loading work.cache_datapath_sv_unit
# Loading work.cache_datapath
# Loading work.array_sv_unit
# Loading work.array
# Loading work.cpudatainmux_sv_unit
# Loading work.cpudatainmux
# Loading work.cache_interconnect_sv_unit
# Loading work.cache_interconnect
# Loading work.cache_interconnect_control
# Loading work.cache_interconnect_datapath_sv_unit
# Loading work.cache_interconnect_datapath
# Loading work.l2cache_sv_unit
# Loading work.l2cache
# Loading work.l2cache_control
# Loading work.l2cache_datapath_sv_unit
# Loading work.l2cache_datapath
# Loading work.l2array_sv_unit
# Loading work.l2array
# Loading work.physical_memory
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 20000 ns
do wave.do
restart -f; run 80000ns
# Loading sv_std.std
# Loading work.mp3_tb
# Loading work.wishbone
# Loading work.lc3b_types
# Loading work.mp3_sv_unit
# Loading work.mp3
# Loading work.datapath_sv_unit
# Loading work.datapath
# Loading work.mux4
# Loading work.register
# Loading work.plus2
# Loading work.mux2
# Loading work.control_sv_unit
# Loading work.control_rom
# Loading work.regfile_sv_unit
# Loading work.regfile
# Loading work.adj_sv_unit
# Loading work.adj
# Loading work.sext
# Loading work.zext
# Loading work.mux8
# Loading work.alu_sv_unit
# Loading work.alu
# Loading work.srmask_sv_unit
# Loading work.srmask
# Loading work.zext_shift
# Loading work.mdrmask_sv_unit
# Loading work.mdrmask
# Loading work.ldi_sti_control_sv_unit
# Loading work.ldi_sti_control
# Loading work.cccomp_sv_unit
# Loading work.cccomp
# Loading work.gencc_sv_unit
# Loading work.gencc
# Loading work.br_ctrl_sv_unit
# Loading work.br_ctrl
# Loading work.mem_enable_ctrl_sv_unit
# Loading work.mem_enable_ctrl
# Loading work.cache_sv_unit
# Loading work.cache
# Loading work.cache_control
# Loading work.cache_datapath_sv_unit
# Loading work.cache_datapath
# Loading work.array_sv_unit
# Loading work.array
# Loading work.cpudatainmux_sv_unit
# Loading work.cpudatainmux
# Loading work.cache_interconnect_sv_unit
# Loading work.cache_interconnect
# Loading work.cache_interconnect_control
# Loading work.cache_interconnect_datapath_sv_unit
# Loading work.cache_interconnect_datapath
# Loading work.l2cache_sv_unit
# Loading work.l2cache
# Loading work.l2cache_control
# Loading work.l2cache_datapath_sv_unit
# Loading work.l2cache_datapath
# Loading work.l2array_sv_unit
# Loading work.l2array
# Loading work.physical_memory
do mp3_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim LE vmap 10.3d Lib Mapping Utility 2014.10 Oct  7 2014
# vmap -modelsim_quiet work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/l2cache_control.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:06:45 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/l2cache_control.sv 
# -- Compiling module l2cache_control
# 
# Top level modules:
# 	l2cache_control
# End time: 17:06:46 on Mar 17,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache_interconnect_control.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:06:46 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache_interconnect_control.sv 
# -- Compiling module cache_interconnect_control
# 
# Top level modules:
# 	cache_interconnect_control
# End time: 17:06:46 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache_control.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:06:46 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache_control.sv 
# -- Compiling module cache_control
# 
# Top level modules:
# 	cache_control
# End time: 17:06:46 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/wishbone.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:06:46 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/wishbone.sv 
# -- Compiling interface wishbone
# 
# Top level modules:
# 	--none--
# End time: 17:06:46 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/lc3b_types.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:06:46 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/lc3b_types.sv 
# -- Compiling package lc3b_types
# 
# Top level modules:
# 	--none--
# End time: 17:06:46 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/plus2.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:06:46 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/plus2.sv 
# -- Compiling module plus2
# 
# Top level modules:
# 	plus2
# End time: 17:06:46 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/register.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:06:46 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 17:06:46 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/mux.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:06:46 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/mux.sv 
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module mux8
# 
# Top level modules:
# 	mux2
# 	mux4
# 	mux8
# End time: 17:06:46 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/l2array.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:06:46 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/l2array.sv 
# -- Compiling package l2array_sv_unit
# -- Importing package lc3b_types
# -- Compiling module l2array
# 
# Top level modules:
# 	l2array
# End time: 17:06:46 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cpudatainmux.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:06:46 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cpudatainmux.sv 
# -- Compiling package cpudatainmux_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cpudatainmux
# 
# Top level modules:
# 	cpudatainmux
# End time: 17:06:46 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache_interconnect_datapath.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:06:46 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache_interconnect_datapath.sv 
# -- Compiling package cache_interconnect_datapath_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cache_interconnect_datapath
# 
# Top level modules:
# 	cache_interconnect_datapath
# End time: 17:06:46 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/adj.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:06:46 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/adj.sv 
# -- Compiling package adj_sv_unit
# -- Importing package lc3b_types
# -- Compiling module adj
# -- Compiling module sext
# -- Compiling module zext
# -- Compiling module zext_shift
# 
# Top level modules:
# 	adj
# 	sext
# 	zext
# 	zext_shift
# End time: 17:06:46 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/alu.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:06:46 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/alu.sv 
# -- Compiling package alu_sv_unit
# -- Importing package lc3b_types
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 17:06:46 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/control.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:06:46 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/control.sv 
# -- Compiling package control_sv_unit
# -- Importing package lc3b_types
# -- Compiling module control_rom
# 
# Top level modules:
# 	control_rom
# End time: 17:06:46 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/gencc.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:06:46 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/gencc.sv 
# -- Compiling package gencc_sv_unit
# -- Importing package lc3b_types
# -- Compiling module gencc
# 
# Top level modules:
# 	gencc
# End time: 17:06:46 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/mp3.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:06:46 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/mp3.sv 
# -- Compiling package mp3_sv_unit
# -- Importing package lc3b_types
# -- Compiling module mp3
# 
# Top level modules:
# 	mp3
# End time: 17:06:46 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/regfile.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:06:46 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/regfile.sv 
# -- Compiling package regfile_sv_unit
# -- Importing package lc3b_types
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 17:06:47 on Mar 17,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cccomp.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:06:47 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cccomp.sv 
# -- Compiling package cccomp_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cccomp
# 
# Top level modules:
# 	cccomp
# End time: 17:06:47 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/br_ctrl.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:06:47 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/br_ctrl.sv 
# -- Compiling package br_ctrl_sv_unit
# -- Importing package lc3b_types
# -- Compiling module br_ctrl
# 
# Top level modules:
# 	br_ctrl
# End time: 17:06:47 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/mdrmask.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:06:47 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/mdrmask.sv 
# -- Compiling package mdrmask_sv_unit
# -- Importing package lc3b_types
# -- Compiling module mdrmask
# 
# Top level modules:
# 	mdrmask
# End time: 17:06:47 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/srmask.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:06:47 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/srmask.sv 
# -- Compiling package srmask_sv_unit
# -- Importing package lc3b_types
# -- Compiling module srmask
# 
# Top level modules:
# 	srmask
# End time: 17:06:47 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/mem_enable_ctrl.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:06:47 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/mem_enable_ctrl.sv 
# -- Compiling package mem_enable_ctrl_sv_unit
# -- Importing package lc3b_types
# -- Compiling module mem_enable_ctrl
# 
# Top level modules:
# 	mem_enable_ctrl
# End time: 17:06:47 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/ldi_sti_control.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:06:47 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/ldi_sti_control.sv 
# -- Compiling package ldi_sti_control_sv_unit
# -- Importing package lc3b_types
# -- Compiling module ldi_sti_control
# 
# Top level modules:
# 	ldi_sti_control
# End time: 17:06:47 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/array.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:06:47 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/array.sv 
# -- Compiling package array_sv_unit
# -- Importing package lc3b_types
# -- Compiling module array
# 
# Top level modules:
# 	array
# End time: 17:06:47 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/l2cache_datapath.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:06:47 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/l2cache_datapath.sv 
# -- Compiling package l2cache_datapath_sv_unit
# -- Importing package lc3b_types
# -- Compiling module l2cache_datapath
# 
# Top level modules:
# 	l2cache_datapath
# End time: 17:06:47 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache_datapath.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:06:47 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache_datapath.sv 
# -- Compiling package cache_datapath_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cache_datapath
# 
# Top level modules:
# 	cache_datapath
# End time: 17:06:47 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache_interconnect.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:06:47 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache_interconnect.sv 
# -- Compiling package cache_interconnect_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cache_interconnect
# 
# Top level modules:
# 	cache_interconnect
# End time: 17:06:47 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/datapath.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:06:47 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/datapath.sv 
# -- Compiling package datapath_sv_unit
# -- Importing package lc3b_types
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 17:06:47 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/l2cache.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:06:47 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/l2cache.sv 
# -- Compiling package l2cache_sv_unit
# -- Importing package lc3b_types
# -- Compiling module l2cache
# 
# Top level modules:
# 	l2cache
# End time: 17:06:47 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:06:47 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache.sv 
# -- Compiling package cache_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cache
# 
# Top level modules:
# 	cache
# End time: 17:06:47 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/mp3_tb.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:06:47 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/mp3_tb.sv 
# -- Compiling module mp3_tb
# 
# Top level modules:
# 	mp3_tb
# End time: 17:06:47 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/physical_memory.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:06:47 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/physical_memory.sv 
# -- Compiling module physical_memory
# 
# Top level modules:
# 	physical_memory
# End time: 17:06:47 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  mp3_tb
# vsim 
# Start time: 17:06:48 on Mar 17,2018
# Loading sv_std.std
# Loading work.mp3_tb
# Loading work.wishbone
# Loading work.lc3b_types
# Loading work.mp3_sv_unit
# Loading work.mp3
# Loading work.datapath_sv_unit
# Loading work.datapath
# Loading work.mux4
# Loading work.register
# Loading work.plus2
# Loading work.mux2
# Loading work.control_sv_unit
# Loading work.control_rom
# Loading work.regfile_sv_unit
# Loading work.regfile
# Loading work.adj_sv_unit
# Loading work.adj
# Loading work.sext
# Loading work.zext
# Loading work.mux8
# Loading work.alu_sv_unit
# Loading work.alu
# Loading work.srmask_sv_unit
# Loading work.srmask
# Loading work.zext_shift
# Loading work.mdrmask_sv_unit
# Loading work.mdrmask
# Loading work.ldi_sti_control_sv_unit
# Loading work.ldi_sti_control
# Loading work.cccomp_sv_unit
# Loading work.cccomp
# Loading work.gencc_sv_unit
# Loading work.gencc
# Loading work.br_ctrl_sv_unit
# Loading work.br_ctrl
# Loading work.mem_enable_ctrl_sv_unit
# Loading work.mem_enable_ctrl
# Loading work.cache_sv_unit
# Loading work.cache
# Loading work.cache_control
# Loading work.cache_datapath_sv_unit
# Loading work.cache_datapath
# Loading work.array_sv_unit
# Loading work.array
# Loading work.cpudatainmux_sv_unit
# Loading work.cpudatainmux
# Loading work.cache_interconnect_sv_unit
# Loading work.cache_interconnect
# Loading work.cache_interconnect_control
# Loading work.cache_interconnect_datapath_sv_unit
# Loading work.cache_interconnect_datapath
# Loading work.l2cache_sv_unit
# Loading work.l2cache
# Loading work.l2cache_control
# Loading work.l2cache_datapath_sv_unit
# Loading work.l2cache_datapath
# Loading work.l2array_sv_unit
# Loading work.l2array
# Loading work.physical_memory
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 20000 ns
restart -f; run 80000ns
# Loading sv_std.std
# Loading work.mp3_tb
# Loading work.wishbone
# Loading work.lc3b_types
# Loading work.mp3_sv_unit
# Loading work.mp3
# Loading work.datapath_sv_unit
# Loading work.datapath
# Loading work.mux4
# Loading work.register
# Loading work.plus2
# Loading work.mux2
# Loading work.control_sv_unit
# Loading work.control_rom
# Loading work.regfile_sv_unit
# Loading work.regfile
# Loading work.adj_sv_unit
# Loading work.adj
# Loading work.sext
# Loading work.zext
# Loading work.mux8
# Loading work.alu_sv_unit
# Loading work.alu
# Loading work.srmask_sv_unit
# Loading work.srmask
# Loading work.zext_shift
# Loading work.mdrmask_sv_unit
# Loading work.mdrmask
# Loading work.ldi_sti_control_sv_unit
# Loading work.ldi_sti_control
# Loading work.cccomp_sv_unit
# Loading work.cccomp
# Loading work.gencc_sv_unit
# Loading work.gencc
# Loading work.br_ctrl_sv_unit
# Loading work.br_ctrl
# Loading work.mem_enable_ctrl_sv_unit
# Loading work.mem_enable_ctrl
# Loading work.cache_sv_unit
# Loading work.cache
# Loading work.cache_control
# Loading work.cache_datapath_sv_unit
# Loading work.cache_datapath
# Loading work.array_sv_unit
# Loading work.array
# Loading work.cpudatainmux_sv_unit
# Loading work.cpudatainmux
# Loading work.cache_interconnect_sv_unit
# Loading work.cache_interconnect
# Loading work.cache_interconnect_control
# Loading work.cache_interconnect_datapath_sv_unit
# Loading work.cache_interconnect_datapath
# Loading work.l2cache_sv_unit
# Loading work.l2cache
# Loading work.l2cache_control
# Loading work.l2cache_datapath_sv_unit
# Loading work.l2cache_datapath
# Loading work.l2array_sv_unit
# Loading work.l2array
# Loading work.physical_memory
do wave.do
restart -f; run 80000ns
# Loading sv_std.std
# Loading work.mp3_tb
# Loading work.wishbone
# Loading work.lc3b_types
# Loading work.mp3_sv_unit
# Loading work.mp3
# Loading work.datapath_sv_unit
# Loading work.datapath
# Loading work.mux4
# Loading work.register
# Loading work.plus2
# Loading work.mux2
# Loading work.control_sv_unit
# Loading work.control_rom
# Loading work.regfile_sv_unit
# Loading work.regfile
# Loading work.adj_sv_unit
# Loading work.adj
# Loading work.sext
# Loading work.zext
# Loading work.mux8
# Loading work.alu_sv_unit
# Loading work.alu
# Loading work.srmask_sv_unit
# Loading work.srmask
# Loading work.zext_shift
# Loading work.mdrmask_sv_unit
# Loading work.mdrmask
# Loading work.ldi_sti_control_sv_unit
# Loading work.ldi_sti_control
# Loading work.cccomp_sv_unit
# Loading work.cccomp
# Loading work.gencc_sv_unit
# Loading work.gencc
# Loading work.br_ctrl_sv_unit
# Loading work.br_ctrl
# Loading work.mem_enable_ctrl_sv_unit
# Loading work.mem_enable_ctrl
# Loading work.cache_sv_unit
# Loading work.cache
# Loading work.cache_control
# Loading work.cache_datapath_sv_unit
# Loading work.cache_datapath
# Loading work.array_sv_unit
# Loading work.array
# Loading work.cpudatainmux_sv_unit
# Loading work.cpudatainmux
# Loading work.cache_interconnect_sv_unit
# Loading work.cache_interconnect
# Loading work.cache_interconnect_control
# Loading work.cache_interconnect_datapath_sv_unit
# Loading work.cache_interconnect_datapath
# Loading work.l2cache_sv_unit
# Loading work.l2cache
# Loading work.l2cache_control
# Loading work.l2cache_datapath_sv_unit
# Loading work.l2cache_datapath
# Loading work.l2array_sv_unit
# Loading work.l2array
# Loading work.physical_memory
do mp3_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim LE vmap 10.3d Lib Mapping Utility 2014.10 Oct  7 2014
# vmap -modelsim_quiet work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/l2cache_control.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:09:12 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/l2cache_control.sv 
# -- Compiling module l2cache_control
# 
# Top level modules:
# 	l2cache_control
# End time: 17:09:12 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache_interconnect_control.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:09:12 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache_interconnect_control.sv 
# -- Compiling module cache_interconnect_control
# 
# Top level modules:
# 	cache_interconnect_control
# End time: 17:09:12 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache_control.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:09:12 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache_control.sv 
# -- Compiling module cache_control
# 
# Top level modules:
# 	cache_control
# End time: 17:09:12 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/wishbone.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:09:12 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/wishbone.sv 
# -- Compiling interface wishbone
# 
# Top level modules:
# 	--none--
# End time: 17:09:12 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/lc3b_types.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:09:12 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/lc3b_types.sv 
# -- Compiling package lc3b_types
# 
# Top level modules:
# 	--none--
# End time: 17:09:12 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/plus2.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:09:12 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/plus2.sv 
# -- Compiling module plus2
# 
# Top level modules:
# 	plus2
# End time: 17:09:12 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/register.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:09:12 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 17:09:12 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/mux.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:09:12 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/mux.sv 
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module mux8
# 
# Top level modules:
# 	mux2
# 	mux4
# 	mux8
# End time: 17:09:12 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/l2array.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:09:12 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/l2array.sv 
# -- Compiling package l2array_sv_unit
# -- Importing package lc3b_types
# -- Compiling module l2array
# 
# Top level modules:
# 	l2array
# End time: 17:09:12 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cpudatainmux.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:09:12 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cpudatainmux.sv 
# -- Compiling package cpudatainmux_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cpudatainmux
# 
# Top level modules:
# 	cpudatainmux
# End time: 17:09:12 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache_interconnect_datapath.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:09:12 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache_interconnect_datapath.sv 
# -- Compiling package cache_interconnect_datapath_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cache_interconnect_datapath
# 
# Top level modules:
# 	cache_interconnect_datapath
# End time: 17:09:12 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/adj.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:09:12 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/adj.sv 
# -- Compiling package adj_sv_unit
# -- Importing package lc3b_types
# -- Compiling module adj
# -- Compiling module sext
# -- Compiling module zext
# -- Compiling module zext_shift
# 
# Top level modules:
# 	adj
# 	sext
# 	zext
# 	zext_shift
# End time: 17:09:12 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/alu.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:09:12 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/alu.sv 
# -- Compiling package alu_sv_unit
# -- Importing package lc3b_types
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 17:09:13 on Mar 17,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/control.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:09:13 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/control.sv 
# -- Compiling package control_sv_unit
# -- Importing package lc3b_types
# -- Compiling module control_rom
# 
# Top level modules:
# 	control_rom
# End time: 17:09:13 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/gencc.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:09:13 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/gencc.sv 
# -- Compiling package gencc_sv_unit
# -- Importing package lc3b_types
# -- Compiling module gencc
# 
# Top level modules:
# 	gencc
# End time: 17:09:13 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/mp3.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:09:13 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/mp3.sv 
# -- Compiling package mp3_sv_unit
# -- Importing package lc3b_types
# -- Compiling module mp3
# 
# Top level modules:
# 	mp3
# End time: 17:09:13 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/regfile.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:09:13 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/regfile.sv 
# -- Compiling package regfile_sv_unit
# -- Importing package lc3b_types
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 17:09:13 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cccomp.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:09:13 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cccomp.sv 
# -- Compiling package cccomp_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cccomp
# 
# Top level modules:
# 	cccomp
# End time: 17:09:13 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/br_ctrl.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:09:13 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/br_ctrl.sv 
# -- Compiling package br_ctrl_sv_unit
# -- Importing package lc3b_types
# -- Compiling module br_ctrl
# 
# Top level modules:
# 	br_ctrl
# End time: 17:09:13 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/mdrmask.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:09:13 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/mdrmask.sv 
# -- Compiling package mdrmask_sv_unit
# -- Importing package lc3b_types
# -- Compiling module mdrmask
# 
# Top level modules:
# 	mdrmask
# End time: 17:09:13 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/srmask.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:09:13 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/srmask.sv 
# -- Compiling package srmask_sv_unit
# -- Importing package lc3b_types
# -- Compiling module srmask
# 
# Top level modules:
# 	srmask
# End time: 17:09:13 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/mem_enable_ctrl.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:09:13 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/mem_enable_ctrl.sv 
# -- Compiling package mem_enable_ctrl_sv_unit
# -- Importing package lc3b_types
# -- Compiling module mem_enable_ctrl
# 
# Top level modules:
# 	mem_enable_ctrl
# End time: 17:09:13 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/ldi_sti_control.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:09:13 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/ldi_sti_control.sv 
# -- Compiling package ldi_sti_control_sv_unit
# -- Importing package lc3b_types
# -- Compiling module ldi_sti_control
# 
# Top level modules:
# 	ldi_sti_control
# End time: 17:09:13 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/array.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:09:13 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/array.sv 
# -- Compiling package array_sv_unit
# -- Importing package lc3b_types
# -- Compiling module array
# 
# Top level modules:
# 	array
# End time: 17:09:13 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/l2cache_datapath.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:09:13 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/l2cache_datapath.sv 
# -- Compiling package l2cache_datapath_sv_unit
# -- Importing package lc3b_types
# -- Compiling module l2cache_datapath
# 
# Top level modules:
# 	l2cache_datapath
# End time: 17:09:13 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache_datapath.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:09:13 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache_datapath.sv 
# -- Compiling package cache_datapath_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cache_datapath
# 
# Top level modules:
# 	cache_datapath
# End time: 17:09:13 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache_interconnect.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:09:13 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache_interconnect.sv 
# -- Compiling package cache_interconnect_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cache_interconnect
# 
# Top level modules:
# 	cache_interconnect
# End time: 17:09:13 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/datapath.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:09:13 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/datapath.sv 
# -- Compiling package datapath_sv_unit
# -- Importing package lc3b_types
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 17:09:13 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/l2cache.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:09:13 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/l2cache.sv 
# -- Compiling package l2cache_sv_unit
# -- Importing package lc3b_types
# -- Compiling module l2cache
# 
# Top level modules:
# 	l2cache
# End time: 17:09:14 on Mar 17,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:09:14 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache.sv 
# -- Compiling package cache_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cache
# 
# Top level modules:
# 	cache
# End time: 17:09:14 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/mp3_tb.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:09:14 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/mp3_tb.sv 
# -- Compiling module mp3_tb
# 
# Top level modules:
# 	mp3_tb
# End time: 17:09:14 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/physical_memory.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:09:14 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/physical_memory.sv 
# -- Compiling module physical_memory
# 
# Top level modules:
# 	physical_memory
# End time: 17:09:14 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  mp3_tb
# vsim 
# Start time: 17:09:14 on Mar 17,2018
# Loading sv_std.std
# Loading work.mp3_tb
# Loading work.wishbone
# Loading work.lc3b_types
# Loading work.mp3_sv_unit
# Loading work.mp3
# Loading work.datapath_sv_unit
# Loading work.datapath
# Loading work.mux4
# Loading work.register
# Loading work.plus2
# Loading work.mux2
# Loading work.control_sv_unit
# Loading work.control_rom
# Loading work.regfile_sv_unit
# Loading work.regfile
# Loading work.adj_sv_unit
# Loading work.adj
# Loading work.sext
# Loading work.zext
# Loading work.mux8
# Loading work.alu_sv_unit
# Loading work.alu
# Loading work.srmask_sv_unit
# Loading work.srmask
# Loading work.zext_shift
# Loading work.mdrmask_sv_unit
# Loading work.mdrmask
# Loading work.ldi_sti_control_sv_unit
# Loading work.ldi_sti_control
# Loading work.cccomp_sv_unit
# Loading work.cccomp
# Loading work.gencc_sv_unit
# Loading work.gencc
# Loading work.br_ctrl_sv_unit
# Loading work.br_ctrl
# Loading work.mem_enable_ctrl_sv_unit
# Loading work.mem_enable_ctrl
# Loading work.cache_sv_unit
# Loading work.cache
# Loading work.cache_control
# Loading work.cache_datapath_sv_unit
# Loading work.cache_datapath
# Loading work.array_sv_unit
# Loading work.array
# Loading work.cpudatainmux_sv_unit
# Loading work.cpudatainmux
# Loading work.cache_interconnect_sv_unit
# Loading work.cache_interconnect
# Loading work.cache_interconnect_control
# Loading work.cache_interconnect_datapath_sv_unit
# Loading work.cache_interconnect_datapath
# Loading work.l2cache_sv_unit
# Loading work.l2cache
# Loading work.l2cache_control
# Loading work.l2cache_datapath_sv_unit
# Loading work.l2cache_datapath
# Loading work.l2array_sv_unit
# Loading work.l2array
# Loading work.physical_memory
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 20000 ns
do wave.do
restart -f; run 80000ns
# Loading sv_std.std
# Loading work.mp3_tb
# Loading work.wishbone
# Loading work.lc3b_types
# Loading work.mp3_sv_unit
# Loading work.mp3
# Loading work.datapath_sv_unit
# Loading work.datapath
# Loading work.mux4
# Loading work.register
# Loading work.plus2
# Loading work.mux2
# Loading work.control_sv_unit
# Loading work.control_rom
# Loading work.regfile_sv_unit
# Loading work.regfile
# Loading work.adj_sv_unit
# Loading work.adj
# Loading work.sext
# Loading work.zext
# Loading work.mux8
# Loading work.alu_sv_unit
# Loading work.alu
# Loading work.srmask_sv_unit
# Loading work.srmask
# Loading work.zext_shift
# Loading work.mdrmask_sv_unit
# Loading work.mdrmask
# Loading work.ldi_sti_control_sv_unit
# Loading work.ldi_sti_control
# Loading work.cccomp_sv_unit
# Loading work.cccomp
# Loading work.gencc_sv_unit
# Loading work.gencc
# Loading work.br_ctrl_sv_unit
# Loading work.br_ctrl
# Loading work.mem_enable_ctrl_sv_unit
# Loading work.mem_enable_ctrl
# Loading work.cache_sv_unit
# Loading work.cache
# Loading work.cache_control
# Loading work.cache_datapath_sv_unit
# Loading work.cache_datapath
# Loading work.array_sv_unit
# Loading work.array
# Loading work.cpudatainmux_sv_unit
# Loading work.cpudatainmux
# Loading work.cache_interconnect_sv_unit
# Loading work.cache_interconnect
# Loading work.cache_interconnect_control
# Loading work.cache_interconnect_datapath_sv_unit
# Loading work.cache_interconnect_datapath
# Loading work.l2cache_sv_unit
# Loading work.l2cache
# Loading work.l2cache_control
# Loading work.l2cache_datapath_sv_unit
# Loading work.l2cache_datapath
# Loading work.l2array_sv_unit
# Loading work.l2array
# Loading work.physical_memory
do mp3_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim LE vmap 10.3d Lib Mapping Utility 2014.10 Oct  7 2014
# vmap -modelsim_quiet work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/l2cache_control.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:11:37 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/l2cache_control.sv 
# -- Compiling module l2cache_control
# 
# Top level modules:
# 	l2cache_control
# End time: 17:11:38 on Mar 17,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache_interconnect_control.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:11:38 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache_interconnect_control.sv 
# -- Compiling module cache_interconnect_control
# 
# Top level modules:
# 	cache_interconnect_control
# End time: 17:11:38 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache_control.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:11:38 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache_control.sv 
# -- Compiling module cache_control
# 
# Top level modules:
# 	cache_control
# End time: 17:11:38 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/wishbone.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:11:38 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/wishbone.sv 
# -- Compiling interface wishbone
# 
# Top level modules:
# 	--none--
# End time: 17:11:38 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/lc3b_types.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:11:38 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/lc3b_types.sv 
# -- Compiling package lc3b_types
# 
# Top level modules:
# 	--none--
# End time: 17:11:38 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/plus2.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:11:38 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/plus2.sv 
# -- Compiling module plus2
# 
# Top level modules:
# 	plus2
# End time: 17:11:38 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/register.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:11:38 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 17:11:38 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/mux.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:11:38 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/mux.sv 
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module mux8
# 
# Top level modules:
# 	mux2
# 	mux4
# 	mux8
# End time: 17:11:38 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/l2array.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:11:38 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/l2array.sv 
# -- Compiling package l2array_sv_unit
# -- Importing package lc3b_types
# -- Compiling module l2array
# 
# Top level modules:
# 	l2array
# End time: 17:11:38 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cpudatainmux.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:11:38 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cpudatainmux.sv 
# -- Compiling package cpudatainmux_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cpudatainmux
# 
# Top level modules:
# 	cpudatainmux
# End time: 17:11:38 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache_interconnect_datapath.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:11:38 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache_interconnect_datapath.sv 
# -- Compiling package cache_interconnect_datapath_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cache_interconnect_datapath
# 
# Top level modules:
# 	cache_interconnect_datapath
# End time: 17:11:38 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/adj.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:11:38 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/adj.sv 
# -- Compiling package adj_sv_unit
# -- Importing package lc3b_types
# -- Compiling module adj
# -- Compiling module sext
# -- Compiling module zext
# -- Compiling module zext_shift
# 
# Top level modules:
# 	adj
# 	sext
# 	zext
# 	zext_shift
# End time: 17:11:38 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/alu.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:11:38 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/alu.sv 
# -- Compiling package alu_sv_unit
# -- Importing package lc3b_types
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 17:11:38 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/control.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:11:38 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/control.sv 
# -- Compiling package control_sv_unit
# -- Importing package lc3b_types
# -- Compiling module control_rom
# 
# Top level modules:
# 	control_rom
# End time: 17:11:38 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/gencc.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:11:38 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/gencc.sv 
# -- Compiling package gencc_sv_unit
# -- Importing package lc3b_types
# -- Compiling module gencc
# 
# Top level modules:
# 	gencc
# End time: 17:11:38 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/mp3.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:11:38 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/mp3.sv 
# -- Compiling package mp3_sv_unit
# -- Importing package lc3b_types
# -- Compiling module mp3
# 
# Top level modules:
# 	mp3
# End time: 17:11:39 on Mar 17,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/regfile.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:11:39 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/regfile.sv 
# -- Compiling package regfile_sv_unit
# -- Importing package lc3b_types
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 17:11:39 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cccomp.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:11:39 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cccomp.sv 
# -- Compiling package cccomp_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cccomp
# 
# Top level modules:
# 	cccomp
# End time: 17:11:39 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/br_ctrl.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:11:39 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/br_ctrl.sv 
# -- Compiling package br_ctrl_sv_unit
# -- Importing package lc3b_types
# -- Compiling module br_ctrl
# 
# Top level modules:
# 	br_ctrl
# End time: 17:11:39 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/mdrmask.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:11:39 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/mdrmask.sv 
# -- Compiling package mdrmask_sv_unit
# -- Importing package lc3b_types
# -- Compiling module mdrmask
# 
# Top level modules:
# 	mdrmask
# End time: 17:11:39 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/srmask.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:11:39 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/srmask.sv 
# -- Compiling package srmask_sv_unit
# -- Importing package lc3b_types
# -- Compiling module srmask
# 
# Top level modules:
# 	srmask
# End time: 17:11:39 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/mem_enable_ctrl.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:11:39 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/mem_enable_ctrl.sv 
# -- Compiling package mem_enable_ctrl_sv_unit
# -- Importing package lc3b_types
# -- Compiling module mem_enable_ctrl
# 
# Top level modules:
# 	mem_enable_ctrl
# End time: 17:11:39 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/ldi_sti_control.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:11:39 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/ldi_sti_control.sv 
# -- Compiling package ldi_sti_control_sv_unit
# -- Importing package lc3b_types
# -- Compiling module ldi_sti_control
# 
# Top level modules:
# 	ldi_sti_control
# End time: 17:11:39 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/array.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:11:39 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/array.sv 
# -- Compiling package array_sv_unit
# -- Importing package lc3b_types
# -- Compiling module array
# 
# Top level modules:
# 	array
# End time: 17:11:39 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/l2cache_datapath.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:11:39 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/l2cache_datapath.sv 
# -- Compiling package l2cache_datapath_sv_unit
# -- Importing package lc3b_types
# -- Compiling module l2cache_datapath
# 
# Top level modules:
# 	l2cache_datapath
# End time: 17:11:39 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache_datapath.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:11:39 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache_datapath.sv 
# -- Compiling package cache_datapath_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cache_datapath
# 
# Top level modules:
# 	cache_datapath
# End time: 17:11:39 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache_interconnect.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:11:39 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache_interconnect.sv 
# -- Compiling package cache_interconnect_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cache_interconnect
# 
# Top level modules:
# 	cache_interconnect
# End time: 17:11:39 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/datapath.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:11:39 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/datapath.sv 
# -- Compiling package datapath_sv_unit
# -- Importing package lc3b_types
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 17:11:39 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/l2cache.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:11:39 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/l2cache.sv 
# -- Compiling package l2cache_sv_unit
# -- Importing package lc3b_types
# -- Compiling module l2cache
# 
# Top level modules:
# 	l2cache
# End time: 17:11:39 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:11:39 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache.sv 
# -- Compiling package cache_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cache
# 
# Top level modules:
# 	cache
# End time: 17:11:39 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/mp3_tb.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:11:40 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/mp3_tb.sv 
# -- Compiling module mp3_tb
# 
# Top level modules:
# 	mp3_tb
# End time: 17:11:40 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/physical_memory.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:11:40 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/physical_memory.sv 
# -- Compiling module physical_memory
# 
# Top level modules:
# 	physical_memory
# End time: 17:11:40 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  mp3_tb
# vsim 
# Start time: 17:11:40 on Mar 17,2018
# Loading sv_std.std
# Loading work.mp3_tb
# Loading work.wishbone
# Loading work.lc3b_types
# Loading work.mp3_sv_unit
# Loading work.mp3
# Loading work.datapath_sv_unit
# Loading work.datapath
# Loading work.mux4
# Loading work.register
# Loading work.plus2
# Loading work.mux2
# Loading work.control_sv_unit
# Loading work.control_rom
# Loading work.regfile_sv_unit
# Loading work.regfile
# Loading work.adj_sv_unit
# Loading work.adj
# Loading work.sext
# Loading work.zext
# Loading work.mux8
# Loading work.alu_sv_unit
# Loading work.alu
# Loading work.srmask_sv_unit
# Loading work.srmask
# Loading work.zext_shift
# Loading work.mdrmask_sv_unit
# Loading work.mdrmask
# Loading work.ldi_sti_control_sv_unit
# Loading work.ldi_sti_control
# Loading work.cccomp_sv_unit
# Loading work.cccomp
# Loading work.gencc_sv_unit
# Loading work.gencc
# Loading work.br_ctrl_sv_unit
# Loading work.br_ctrl
# Loading work.mem_enable_ctrl_sv_unit
# Loading work.mem_enable_ctrl
# Loading work.cache_sv_unit
# Loading work.cache
# Loading work.cache_control
# Loading work.cache_datapath_sv_unit
# Loading work.cache_datapath
# Loading work.array_sv_unit
# Loading work.array
# Loading work.cpudatainmux_sv_unit
# Loading work.cpudatainmux
# Loading work.cache_interconnect_sv_unit
# Loading work.cache_interconnect
# Loading work.cache_interconnect_control
# Loading work.cache_interconnect_datapath_sv_unit
# Loading work.cache_interconnect_datapath
# Loading work.l2cache_sv_unit
# Loading work.l2cache
# Loading work.l2cache_control
# Loading work.l2cache_datapath_sv_unit
# Loading work.l2cache_datapath
# Loading work.l2array_sv_unit
# Loading work.l2array
# Loading work.physical_memory
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 20000 ns
do wave.do
restart -f; run 80000ns
# Loading sv_std.std
# Loading work.mp3_tb
# Loading work.wishbone
# Loading work.lc3b_types
# Loading work.mp3_sv_unit
# Loading work.mp3
# Loading work.datapath_sv_unit
# Loading work.datapath
# Loading work.mux4
# Loading work.register
# Loading work.plus2
# Loading work.mux2
# Loading work.control_sv_unit
# Loading work.control_rom
# Loading work.regfile_sv_unit
# Loading work.regfile
# Loading work.adj_sv_unit
# Loading work.adj
# Loading work.sext
# Loading work.zext
# Loading work.mux8
# Loading work.alu_sv_unit
# Loading work.alu
# Loading work.srmask_sv_unit
# Loading work.srmask
# Loading work.zext_shift
# Loading work.mdrmask_sv_unit
# Loading work.mdrmask
# Loading work.ldi_sti_control_sv_unit
# Loading work.ldi_sti_control
# Loading work.cccomp_sv_unit
# Loading work.cccomp
# Loading work.gencc_sv_unit
# Loading work.gencc
# Loading work.br_ctrl_sv_unit
# Loading work.br_ctrl
# Loading work.mem_enable_ctrl_sv_unit
# Loading work.mem_enable_ctrl
# Loading work.cache_sv_unit
# Loading work.cache
# Loading work.cache_control
# Loading work.cache_datapath_sv_unit
# Loading work.cache_datapath
# Loading work.array_sv_unit
# Loading work.array
# Loading work.cpudatainmux_sv_unit
# Loading work.cpudatainmux
# Loading work.cache_interconnect_sv_unit
# Loading work.cache_interconnect
# Loading work.cache_interconnect_control
# Loading work.cache_interconnect_datapath_sv_unit
# Loading work.cache_interconnect_datapath
# Loading work.l2cache_sv_unit
# Loading work.l2cache
# Loading work.l2cache_control
# Loading work.l2cache_datapath_sv_unit
# Loading work.l2cache_datapath
# Loading work.l2array_sv_unit
# Loading work.l2array
# Loading work.physical_memory
do mp3_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim LE vmap 10.3d Lib Mapping Utility 2014.10 Oct  7 2014
# vmap -modelsim_quiet work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/l2cache_control.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:13:59 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/l2cache_control.sv 
# -- Compiling module l2cache_control
# 
# Top level modules:
# 	l2cache_control
# End time: 17:13:59 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache_interconnect_control.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:13:59 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache_interconnect_control.sv 
# -- Compiling module cache_interconnect_control
# 
# Top level modules:
# 	cache_interconnect_control
# End time: 17:13:59 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache_control.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:13:59 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache_control.sv 
# -- Compiling module cache_control
# 
# Top level modules:
# 	cache_control
# End time: 17:13:59 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/wishbone.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:13:59 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/wishbone.sv 
# -- Compiling interface wishbone
# 
# Top level modules:
# 	--none--
# End time: 17:13:59 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/lc3b_types.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:13:59 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/lc3b_types.sv 
# -- Compiling package lc3b_types
# 
# Top level modules:
# 	--none--
# End time: 17:13:59 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/plus2.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:13:59 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/plus2.sv 
# -- Compiling module plus2
# 
# Top level modules:
# 	plus2
# End time: 17:13:59 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/register.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:13:59 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 17:13:59 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/mux.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:13:59 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/mux.sv 
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module mux8
# 
# Top level modules:
# 	mux2
# 	mux4
# 	mux8
# End time: 17:13:59 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/l2array.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:13:59 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/l2array.sv 
# -- Compiling package l2array_sv_unit
# -- Importing package lc3b_types
# -- Compiling module l2array
# 
# Top level modules:
# 	l2array
# End time: 17:13:59 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cpudatainmux.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:13:59 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cpudatainmux.sv 
# -- Compiling package cpudatainmux_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cpudatainmux
# 
# Top level modules:
# 	cpudatainmux
# End time: 17:14:00 on Mar 17,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache_interconnect_datapath.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:14:00 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache_interconnect_datapath.sv 
# -- Compiling package cache_interconnect_datapath_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cache_interconnect_datapath
# 
# Top level modules:
# 	cache_interconnect_datapath
# End time: 17:14:00 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/adj.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:14:00 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/adj.sv 
# -- Compiling package adj_sv_unit
# -- Importing package lc3b_types
# -- Compiling module adj
# -- Compiling module sext
# -- Compiling module zext
# -- Compiling module zext_shift
# 
# Top level modules:
# 	adj
# 	sext
# 	zext
# 	zext_shift
# End time: 17:14:00 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/alu.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:14:00 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/alu.sv 
# -- Compiling package alu_sv_unit
# -- Importing package lc3b_types
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 17:14:00 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/control.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:14:00 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/control.sv 
# -- Compiling package control_sv_unit
# -- Importing package lc3b_types
# -- Compiling module control_rom
# 
# Top level modules:
# 	control_rom
# End time: 17:14:00 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/gencc.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:14:00 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/gencc.sv 
# -- Compiling package gencc_sv_unit
# -- Importing package lc3b_types
# -- Compiling module gencc
# 
# Top level modules:
# 	gencc
# End time: 17:14:00 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/mp3.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:14:00 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/mp3.sv 
# -- Compiling package mp3_sv_unit
# -- Importing package lc3b_types
# -- Compiling module mp3
# 
# Top level modules:
# 	mp3
# End time: 17:14:00 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/regfile.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:14:00 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/regfile.sv 
# -- Compiling package regfile_sv_unit
# -- Importing package lc3b_types
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 17:14:00 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cccomp.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:14:00 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cccomp.sv 
# -- Compiling package cccomp_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cccomp
# 
# Top level modules:
# 	cccomp
# End time: 17:14:00 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/br_ctrl.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:14:00 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/br_ctrl.sv 
# -- Compiling package br_ctrl_sv_unit
# -- Importing package lc3b_types
# -- Compiling module br_ctrl
# 
# Top level modules:
# 	br_ctrl
# End time: 17:14:00 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/mdrmask.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:14:00 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/mdrmask.sv 
# -- Compiling package mdrmask_sv_unit
# -- Importing package lc3b_types
# -- Compiling module mdrmask
# 
# Top level modules:
# 	mdrmask
# End time: 17:14:00 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/srmask.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:14:00 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/srmask.sv 
# -- Compiling package srmask_sv_unit
# -- Importing package lc3b_types
# -- Compiling module srmask
# 
# Top level modules:
# 	srmask
# End time: 17:14:00 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/mem_enable_ctrl.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:14:00 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/mem_enable_ctrl.sv 
# -- Compiling package mem_enable_ctrl_sv_unit
# -- Importing package lc3b_types
# -- Compiling module mem_enable_ctrl
# 
# Top level modules:
# 	mem_enable_ctrl
# End time: 17:14:00 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/ldi_sti_control.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:14:00 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/ldi_sti_control.sv 
# -- Compiling package ldi_sti_control_sv_unit
# -- Importing package lc3b_types
# -- Compiling module ldi_sti_control
# 
# Top level modules:
# 	ldi_sti_control
# End time: 17:14:00 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/array.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:14:00 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/array.sv 
# -- Compiling package array_sv_unit
# -- Importing package lc3b_types
# -- Compiling module array
# 
# Top level modules:
# 	array
# End time: 17:14:00 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/l2cache_datapath.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:14:00 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/l2cache_datapath.sv 
# -- Compiling package l2cache_datapath_sv_unit
# -- Importing package lc3b_types
# -- Compiling module l2cache_datapath
# 
# Top level modules:
# 	l2cache_datapath
# End time: 17:14:00 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache_datapath.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:14:00 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache_datapath.sv 
# -- Compiling package cache_datapath_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cache_datapath
# 
# Top level modules:
# 	cache_datapath
# End time: 17:14:00 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache_interconnect.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:14:00 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache_interconnect.sv 
# -- Compiling package cache_interconnect_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cache_interconnect
# 
# Top level modules:
# 	cache_interconnect
# End time: 17:14:01 on Mar 17,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/datapath.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:14:01 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/datapath.sv 
# -- Compiling package datapath_sv_unit
# -- Importing package lc3b_types
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 17:14:01 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/l2cache.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:14:01 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/l2cache.sv 
# -- Compiling package l2cache_sv_unit
# -- Importing package lc3b_types
# -- Compiling module l2cache
# 
# Top level modules:
# 	l2cache
# End time: 17:14:01 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:14:01 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache.sv 
# -- Compiling package cache_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cache
# 
# Top level modules:
# 	cache
# End time: 17:14:01 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/mp3_tb.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:14:01 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/mp3_tb.sv 
# -- Compiling module mp3_tb
# 
# Top level modules:
# 	mp3_tb
# End time: 17:14:01 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/physical_memory.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:14:01 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/physical_memory.sv 
# -- Compiling module physical_memory
# 
# Top level modules:
# 	physical_memory
# End time: 17:14:01 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  mp3_tb
# vsim 
# Start time: 17:14:01 on Mar 17,2018
# Loading sv_std.std
# Loading work.mp3_tb
# Loading work.wishbone
# Loading work.lc3b_types
# Loading work.mp3_sv_unit
# Loading work.mp3
# Loading work.datapath_sv_unit
# Loading work.datapath
# Loading work.mux4
# Loading work.register
# Loading work.plus2
# Loading work.mux2
# Loading work.control_sv_unit
# Loading work.control_rom
# Loading work.regfile_sv_unit
# Loading work.regfile
# Loading work.adj_sv_unit
# Loading work.adj
# Loading work.sext
# Loading work.zext
# Loading work.mux8
# Loading work.alu_sv_unit
# Loading work.alu
# Loading work.srmask_sv_unit
# Loading work.srmask
# Loading work.zext_shift
# Loading work.mdrmask_sv_unit
# Loading work.mdrmask
# Loading work.ldi_sti_control_sv_unit
# Loading work.ldi_sti_control
# Loading work.cccomp_sv_unit
# Loading work.cccomp
# Loading work.gencc_sv_unit
# Loading work.gencc
# Loading work.br_ctrl_sv_unit
# Loading work.br_ctrl
# Loading work.mem_enable_ctrl_sv_unit
# Loading work.mem_enable_ctrl
# Loading work.cache_sv_unit
# Loading work.cache
# Loading work.cache_control
# Loading work.cache_datapath_sv_unit
# Loading work.cache_datapath
# Loading work.array_sv_unit
# Loading work.array
# Loading work.cpudatainmux_sv_unit
# Loading work.cpudatainmux
# Loading work.cache_interconnect_sv_unit
# Loading work.cache_interconnect
# Loading work.cache_interconnect_control
# Loading work.cache_interconnect_datapath_sv_unit
# Loading work.cache_interconnect_datapath
# Loading work.l2cache_sv_unit
# Loading work.l2cache
# Loading work.l2cache_control
# Loading work.l2cache_datapath_sv_unit
# Loading work.l2cache_datapath
# Loading work.l2array_sv_unit
# Loading work.l2array
# Loading work.physical_memory
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 20000 ns
do wave.do
restart -f; run 80000ns
# Loading sv_std.std
# Loading work.mp3_tb
# Loading work.wishbone
# Loading work.lc3b_types
# Loading work.mp3_sv_unit
# Loading work.mp3
# Loading work.datapath_sv_unit
# Loading work.datapath
# Loading work.mux4
# Loading work.register
# Loading work.plus2
# Loading work.mux2
# Loading work.control_sv_unit
# Loading work.control_rom
# Loading work.regfile_sv_unit
# Loading work.regfile
# Loading work.adj_sv_unit
# Loading work.adj
# Loading work.sext
# Loading work.zext
# Loading work.mux8
# Loading work.alu_sv_unit
# Loading work.alu
# Loading work.srmask_sv_unit
# Loading work.srmask
# Loading work.zext_shift
# Loading work.mdrmask_sv_unit
# Loading work.mdrmask
# Loading work.ldi_sti_control_sv_unit
# Loading work.ldi_sti_control
# Loading work.cccomp_sv_unit
# Loading work.cccomp
# Loading work.gencc_sv_unit
# Loading work.gencc
# Loading work.br_ctrl_sv_unit
# Loading work.br_ctrl
# Loading work.mem_enable_ctrl_sv_unit
# Loading work.mem_enable_ctrl
# Loading work.cache_sv_unit
# Loading work.cache
# Loading work.cache_control
# Loading work.cache_datapath_sv_unit
# Loading work.cache_datapath
# Loading work.array_sv_unit
# Loading work.array
# Loading work.cpudatainmux_sv_unit
# Loading work.cpudatainmux
# Loading work.cache_interconnect_sv_unit
# Loading work.cache_interconnect
# Loading work.cache_interconnect_control
# Loading work.cache_interconnect_datapath_sv_unit
# Loading work.cache_interconnect_datapath
# Loading work.l2cache_sv_unit
# Loading work.l2cache
# Loading work.l2cache_control
# Loading work.l2cache_datapath_sv_unit
# Loading work.l2cache_datapath
# Loading work.l2array_sv_unit
# Loading work.l2array
# Loading work.physical_memory
do mp3_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim LE vmap 10.3d Lib Mapping Utility 2014.10 Oct  7 2014
# vmap -modelsim_quiet work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/l2cache_control.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:43:59 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/l2cache_control.sv 
# -- Compiling module l2cache_control
# 
# Top level modules:
# 	l2cache_control
# End time: 17:43:59 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache_interconnect_control.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:43:59 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache_interconnect_control.sv 
# -- Compiling module cache_interconnect_control
# 
# Top level modules:
# 	cache_interconnect_control
# End time: 17:43:59 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache_control.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:43:59 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache_control.sv 
# -- Compiling module cache_control
# 
# Top level modules:
# 	cache_control
# End time: 17:43:59 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/wishbone.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:43:59 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/wishbone.sv 
# -- Compiling interface wishbone
# 
# Top level modules:
# 	--none--
# End time: 17:43:59 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/lc3b_types.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:43:59 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/lc3b_types.sv 
# -- Compiling package lc3b_types
# 
# Top level modules:
# 	--none--
# End time: 17:43:59 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/plus2.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:43:59 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/plus2.sv 
# -- Compiling module plus2
# 
# Top level modules:
# 	plus2
# End time: 17:43:59 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/register.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:43:59 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 17:43:59 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/mux.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:43:59 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/mux.sv 
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module mux8
# 
# Top level modules:
# 	mux2
# 	mux4
# 	mux8
# End time: 17:43:59 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/l2array.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:43:59 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/l2array.sv 
# -- Compiling package l2array_sv_unit
# -- Importing package lc3b_types
# -- Compiling module l2array
# 
# Top level modules:
# 	l2array
# End time: 17:43:59 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cpudatainmux.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:43:59 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cpudatainmux.sv 
# -- Compiling package cpudatainmux_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cpudatainmux
# 
# Top level modules:
# 	cpudatainmux
# End time: 17:43:59 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache_interconnect_datapath.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:43:59 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache_interconnect_datapath.sv 
# -- Compiling package cache_interconnect_datapath_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cache_interconnect_datapath
# 
# Top level modules:
# 	cache_interconnect_datapath
# End time: 17:43:59 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/adj.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:43:59 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/adj.sv 
# -- Compiling package adj_sv_unit
# -- Importing package lc3b_types
# -- Compiling module adj
# -- Compiling module sext
# -- Compiling module zext
# -- Compiling module zext_shift
# 
# Top level modules:
# 	adj
# 	sext
# 	zext
# 	zext_shift
# End time: 17:43:59 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/alu.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:44:00 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/alu.sv 
# -- Compiling package alu_sv_unit
# -- Importing package lc3b_types
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 17:44:00 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/control.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:44:00 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/control.sv 
# -- Compiling package control_sv_unit
# -- Importing package lc3b_types
# -- Compiling module control_rom
# 
# Top level modules:
# 	control_rom
# End time: 17:44:00 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/gencc.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:44:00 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/gencc.sv 
# -- Compiling package gencc_sv_unit
# -- Importing package lc3b_types
# -- Compiling module gencc
# 
# Top level modules:
# 	gencc
# End time: 17:44:00 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/mp3.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:44:00 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/mp3.sv 
# -- Compiling package mp3_sv_unit
# -- Importing package lc3b_types
# -- Compiling module mp3
# 
# Top level modules:
# 	mp3
# End time: 17:44:00 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/regfile.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:44:00 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/regfile.sv 
# -- Compiling package regfile_sv_unit
# -- Importing package lc3b_types
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 17:44:00 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cccomp.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:44:00 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cccomp.sv 
# -- Compiling package cccomp_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cccomp
# 
# Top level modules:
# 	cccomp
# End time: 17:44:00 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/br_ctrl.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:44:00 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/br_ctrl.sv 
# -- Compiling package br_ctrl_sv_unit
# -- Importing package lc3b_types
# -- Compiling module br_ctrl
# 
# Top level modules:
# 	br_ctrl
# End time: 17:44:00 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/mdrmask.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:44:00 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/mdrmask.sv 
# -- Compiling package mdrmask_sv_unit
# -- Importing package lc3b_types
# -- Compiling module mdrmask
# 
# Top level modules:
# 	mdrmask
# End time: 17:44:00 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/srmask.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:44:00 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/srmask.sv 
# -- Compiling package srmask_sv_unit
# -- Importing package lc3b_types
# -- Compiling module srmask
# 
# Top level modules:
# 	srmask
# End time: 17:44:00 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/mem_enable_ctrl.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:44:00 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/mem_enable_ctrl.sv 
# -- Compiling package mem_enable_ctrl_sv_unit
# -- Importing package lc3b_types
# -- Compiling module mem_enable_ctrl
# 
# Top level modules:
# 	mem_enable_ctrl
# End time: 17:44:00 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/ldi_sti_control.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:44:00 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/ldi_sti_control.sv 
# -- Compiling package ldi_sti_control_sv_unit
# -- Importing package lc3b_types
# -- Compiling module ldi_sti_control
# 
# Top level modules:
# 	ldi_sti_control
# End time: 17:44:00 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/array.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:44:00 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/array.sv 
# -- Compiling package array_sv_unit
# -- Importing package lc3b_types
# -- Compiling module array
# 
# Top level modules:
# 	array
# End time: 17:44:00 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/l2cache_datapath.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:44:00 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/l2cache_datapath.sv 
# -- Compiling package l2cache_datapath_sv_unit
# -- Importing package lc3b_types
# -- Compiling module l2cache_datapath
# 
# Top level modules:
# 	l2cache_datapath
# End time: 17:44:00 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache_datapath.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:44:00 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache_datapath.sv 
# -- Compiling package cache_datapath_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cache_datapath
# 
# Top level modules:
# 	cache_datapath
# End time: 17:44:00 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache_interconnect.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:44:00 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache_interconnect.sv 
# -- Compiling package cache_interconnect_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cache_interconnect
# 
# Top level modules:
# 	cache_interconnect
# End time: 17:44:00 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/datapath.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:44:00 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/datapath.sv 
# ** Error: /home/rding4/ece411/cachemoneyrecords/datapath.sv(213): (vlog-2388) 'pcoutmux_out' already declared in this scope (datapath).
# End time: 17:44:00 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /software/quartus-15.0/modelsim_ae/linuxaloem/vlog failed.
# Error in macro ./mp3_run_msim_rtl_verilog.do line 35
# /software/quartus-15.0/modelsim_ae/linuxaloem/vlog failed.
#     while executing
# "vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/datapath.sv}"
do mp3_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 133: Unable to remove directory "/home/rding4/ece411/cachemoneyrecords/simulation/modelsim/rtl_work".
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim LE vmap 10.3d Lib Mapping Utility 2014.10 Oct  7 2014
# vmap -modelsim_quiet work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/l2cache_control.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:45:56 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/l2cache_control.sv 
# -- Compiling module l2cache_control
# 
# Top level modules:
# 	l2cache_control
# End time: 17:45:56 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache_interconnect_control.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:45:56 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache_interconnect_control.sv 
# -- Compiling module cache_interconnect_control
# 
# Top level modules:
# 	cache_interconnect_control
# End time: 17:45:56 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache_control.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:45:56 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache_control.sv 
# -- Compiling module cache_control
# 
# Top level modules:
# 	cache_control
# End time: 17:45:56 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/wishbone.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:45:56 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/wishbone.sv 
# -- Compiling interface wishbone
# 
# Top level modules:
# 	--none--
# End time: 17:45:56 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/lc3b_types.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:45:56 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/lc3b_types.sv 
# -- Compiling package lc3b_types
# 
# Top level modules:
# 	--none--
# End time: 17:45:56 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/plus2.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:45:56 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/plus2.sv 
# -- Compiling module plus2
# 
# Top level modules:
# 	plus2
# End time: 17:45:56 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/register.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:45:56 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 17:45:56 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/mux.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:45:56 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/mux.sv 
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module mux8
# 
# Top level modules:
# 	mux2
# 	mux4
# 	mux8
# End time: 17:45:56 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/l2array.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:45:56 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/l2array.sv 
# -- Compiling package l2array_sv_unit
# -- Importing package lc3b_types
# -- Compiling module l2array
# 
# Top level modules:
# 	l2array
# End time: 17:45:56 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cpudatainmux.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:45:56 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cpudatainmux.sv 
# -- Compiling package cpudatainmux_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cpudatainmux
# 
# Top level modules:
# 	cpudatainmux
# End time: 17:45:56 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache_interconnect_datapath.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:45:56 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache_interconnect_datapath.sv 
# -- Compiling package cache_interconnect_datapath_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cache_interconnect_datapath
# 
# Top level modules:
# 	cache_interconnect_datapath
# End time: 17:45:56 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/adj.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:45:56 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/adj.sv 
# -- Compiling package adj_sv_unit
# -- Importing package lc3b_types
# -- Compiling module adj
# -- Compiling module sext
# -- Compiling module zext
# -- Compiling module zext_shift
# 
# Top level modules:
# 	adj
# 	sext
# 	zext
# 	zext_shift
# End time: 17:45:56 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/alu.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:45:56 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/alu.sv 
# -- Compiling package alu_sv_unit
# -- Importing package lc3b_types
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 17:45:56 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/control.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:45:56 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/control.sv 
# -- Compiling package control_sv_unit
# -- Importing package lc3b_types
# -- Compiling module control_rom
# 
# Top level modules:
# 	control_rom
# End time: 17:45:56 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/gencc.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:45:56 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/gencc.sv 
# -- Compiling package gencc_sv_unit
# -- Importing package lc3b_types
# -- Compiling module gencc
# 
# Top level modules:
# 	gencc
# End time: 17:45:57 on Mar 17,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/mp3.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:45:57 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/mp3.sv 
# -- Compiling package mp3_sv_unit
# -- Importing package lc3b_types
# -- Compiling module mp3
# 
# Top level modules:
# 	mp3
# End time: 17:45:57 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/regfile.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:45:57 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/regfile.sv 
# -- Compiling package regfile_sv_unit
# -- Importing package lc3b_types
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 17:45:57 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cccomp.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:45:57 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cccomp.sv 
# -- Compiling package cccomp_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cccomp
# 
# Top level modules:
# 	cccomp
# End time: 17:45:57 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/br_ctrl.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:45:57 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/br_ctrl.sv 
# -- Compiling package br_ctrl_sv_unit
# -- Importing package lc3b_types
# -- Compiling module br_ctrl
# 
# Top level modules:
# 	br_ctrl
# End time: 17:45:57 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/mdrmask.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:45:57 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/mdrmask.sv 
# -- Compiling package mdrmask_sv_unit
# -- Importing package lc3b_types
# -- Compiling module mdrmask
# 
# Top level modules:
# 	mdrmask
# End time: 17:45:57 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/srmask.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:45:57 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/srmask.sv 
# -- Compiling package srmask_sv_unit
# -- Importing package lc3b_types
# -- Compiling module srmask
# 
# Top level modules:
# 	srmask
# End time: 17:45:57 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/mem_enable_ctrl.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:45:57 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/mem_enable_ctrl.sv 
# -- Compiling package mem_enable_ctrl_sv_unit
# -- Importing package lc3b_types
# -- Compiling module mem_enable_ctrl
# 
# Top level modules:
# 	mem_enable_ctrl
# End time: 17:45:57 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/ldi_sti_control.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:45:57 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/ldi_sti_control.sv 
# -- Compiling package ldi_sti_control_sv_unit
# -- Importing package lc3b_types
# -- Compiling module ldi_sti_control
# 
# Top level modules:
# 	ldi_sti_control
# End time: 17:45:57 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/array.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:45:57 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/array.sv 
# -- Compiling package array_sv_unit
# -- Importing package lc3b_types
# -- Compiling module array
# 
# Top level modules:
# 	array
# End time: 17:45:57 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/l2cache_datapath.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:45:57 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/l2cache_datapath.sv 
# -- Compiling package l2cache_datapath_sv_unit
# -- Importing package lc3b_types
# -- Compiling module l2cache_datapath
# 
# Top level modules:
# 	l2cache_datapath
# End time: 17:45:57 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache_datapath.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:45:57 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache_datapath.sv 
# -- Compiling package cache_datapath_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cache_datapath
# 
# Top level modules:
# 	cache_datapath
# End time: 17:45:57 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache_interconnect.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:45:57 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache_interconnect.sv 
# -- Compiling package cache_interconnect_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cache_interconnect
# 
# Top level modules:
# 	cache_interconnect
# End time: 17:45:57 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/datapath.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:45:57 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/datapath.sv 
# ** Error: /home/rding4/ece411/cachemoneyrecords/datapath.sv(213): (vlog-2388) 'pcoutmux_out' already declared in this scope (datapath).
# End time: 17:45:57 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /software/quartus-15.0/modelsim_ae/linuxaloem/vlog failed.
# Error in macro ./mp3_run_msim_rtl_verilog.do line 35
# /software/quartus-15.0/modelsim_ae/linuxaloem/vlog failed.
#     while executing
# "vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/datapath.sv}"
do mp3_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "/home/rding4/ece411/cachemoneyrecords/simulation/modelsim/rtl_work/.nfs0000000004da3e1e000008a5".
# Error 133: Unable to remove directory "/home/rding4/ece411/cachemoneyrecords/simulation/modelsim/rtl_work".
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim LE vmap 10.3d Lib Mapping Utility 2014.10 Oct  7 2014
# vmap -modelsim_quiet work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/l2cache_control.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:46:22 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/l2cache_control.sv 
# -- Compiling module l2cache_control
# 
# Top level modules:
# 	l2cache_control
# End time: 17:46:22 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache_interconnect_control.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:46:22 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache_interconnect_control.sv 
# -- Compiling module cache_interconnect_control
# 
# Top level modules:
# 	cache_interconnect_control
# End time: 17:46:22 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache_control.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:46:23 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache_control.sv 
# -- Compiling module cache_control
# 
# Top level modules:
# 	cache_control
# End time: 17:46:23 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/wishbone.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:46:23 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/wishbone.sv 
# -- Compiling interface wishbone
# 
# Top level modules:
# 	--none--
# End time: 17:46:23 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/lc3b_types.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:46:23 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/lc3b_types.sv 
# -- Compiling package lc3b_types
# 
# Top level modules:
# 	--none--
# End time: 17:46:23 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/plus2.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:46:23 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/plus2.sv 
# -- Compiling module plus2
# 
# Top level modules:
# 	plus2
# End time: 17:46:23 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/register.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:46:23 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 17:46:23 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/mux.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:46:23 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/mux.sv 
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module mux8
# 
# Top level modules:
# 	mux2
# 	mux4
# 	mux8
# End time: 17:46:23 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/l2array.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:46:23 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/l2array.sv 
# -- Compiling package l2array_sv_unit
# -- Importing package lc3b_types
# -- Compiling module l2array
# 
# Top level modules:
# 	l2array
# End time: 17:46:23 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cpudatainmux.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:46:23 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cpudatainmux.sv 
# -- Compiling package cpudatainmux_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cpudatainmux
# 
# Top level modules:
# 	cpudatainmux
# End time: 17:46:23 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache_interconnect_datapath.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:46:23 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache_interconnect_datapath.sv 
# -- Compiling package cache_interconnect_datapath_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cache_interconnect_datapath
# 
# Top level modules:
# 	cache_interconnect_datapath
# End time: 17:46:23 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/adj.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:46:23 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/adj.sv 
# -- Compiling package adj_sv_unit
# -- Importing package lc3b_types
# -- Compiling module adj
# -- Compiling module sext
# -- Compiling module zext
# -- Compiling module zext_shift
# 
# Top level modules:
# 	adj
# 	sext
# 	zext
# 	zext_shift
# End time: 17:46:23 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/alu.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:46:23 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/alu.sv 
# -- Compiling package alu_sv_unit
# -- Importing package lc3b_types
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 17:46:23 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/control.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:46:23 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/control.sv 
# -- Compiling package control_sv_unit
# -- Importing package lc3b_types
# -- Compiling module control_rom
# 
# Top level modules:
# 	control_rom
# End time: 17:46:23 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/gencc.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:46:23 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/gencc.sv 
# -- Compiling package gencc_sv_unit
# -- Importing package lc3b_types
# -- Compiling module gencc
# 
# Top level modules:
# 	gencc
# End time: 17:46:23 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/mp3.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:46:23 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/mp3.sv 
# -- Compiling package mp3_sv_unit
# -- Importing package lc3b_types
# -- Compiling module mp3
# 
# Top level modules:
# 	mp3
# End time: 17:46:23 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/regfile.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:46:23 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/regfile.sv 
# -- Compiling package regfile_sv_unit
# -- Importing package lc3b_types
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 17:46:23 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cccomp.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:46:23 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cccomp.sv 
# -- Compiling package cccomp_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cccomp
# 
# Top level modules:
# 	cccomp
# End time: 17:46:23 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/br_ctrl.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:46:23 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/br_ctrl.sv 
# -- Compiling package br_ctrl_sv_unit
# -- Importing package lc3b_types
# -- Compiling module br_ctrl
# 
# Top level modules:
# 	br_ctrl
# End time: 17:46:24 on Mar 17,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/mdrmask.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:46:24 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/mdrmask.sv 
# -- Compiling package mdrmask_sv_unit
# -- Importing package lc3b_types
# -- Compiling module mdrmask
# 
# Top level modules:
# 	mdrmask
# End time: 17:46:24 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/srmask.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:46:24 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/srmask.sv 
# -- Compiling package srmask_sv_unit
# -- Importing package lc3b_types
# -- Compiling module srmask
# 
# Top level modules:
# 	srmask
# End time: 17:46:24 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/mem_enable_ctrl.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:46:24 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/mem_enable_ctrl.sv 
# -- Compiling package mem_enable_ctrl_sv_unit
# -- Importing package lc3b_types
# -- Compiling module mem_enable_ctrl
# 
# Top level modules:
# 	mem_enable_ctrl
# End time: 17:46:24 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/ldi_sti_control.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:46:24 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/ldi_sti_control.sv 
# -- Compiling package ldi_sti_control_sv_unit
# -- Importing package lc3b_types
# -- Compiling module ldi_sti_control
# 
# Top level modules:
# 	ldi_sti_control
# End time: 17:46:24 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/array.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:46:24 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/array.sv 
# -- Compiling package array_sv_unit
# -- Importing package lc3b_types
# -- Compiling module array
# 
# Top level modules:
# 	array
# End time: 17:46:24 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/l2cache_datapath.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:46:24 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/l2cache_datapath.sv 
# -- Compiling package l2cache_datapath_sv_unit
# -- Importing package lc3b_types
# -- Compiling module l2cache_datapath
# 
# Top level modules:
# 	l2cache_datapath
# End time: 17:46:24 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache_datapath.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:46:24 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache_datapath.sv 
# -- Compiling package cache_datapath_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cache_datapath
# 
# Top level modules:
# 	cache_datapath
# End time: 17:46:24 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache_interconnect.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:46:24 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache_interconnect.sv 
# -- Compiling package cache_interconnect_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cache_interconnect
# 
# Top level modules:
# 	cache_interconnect
# End time: 17:46:24 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/datapath.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:46:24 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/datapath.sv 
# ** Error: /home/rding4/ece411/cachemoneyrecords/datapath.sv(213): (vlog-2388) 'pcoutmux_out' already declared in this scope (datapath).
# End time: 17:46:24 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /software/quartus-15.0/modelsim_ae/linuxaloem/vlog failed.
# Error in macro ./mp3_run_msim_rtl_verilog.do line 35
# /software/quartus-15.0/modelsim_ae/linuxaloem/vlog failed.
#     while executing
# "vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/datapath.sv}"
do mp3_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "/home/rding4/ece411/cachemoneyrecords/simulation/modelsim/rtl_work/.nfs0000000004da3e1e000008a5".
# Error 133: Unable to remove directory "/home/rding4/ece411/cachemoneyrecords/simulation/modelsim/rtl_work".
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim LE vmap 10.3d Lib Mapping Utility 2014.10 Oct  7 2014
# vmap -modelsim_quiet work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/l2cache_control.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:46:35 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/l2cache_control.sv 
# -- Compiling module l2cache_control
# 
# Top level modules:
# 	l2cache_control
# End time: 17:46:35 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache_interconnect_control.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:46:35 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache_interconnect_control.sv 
# -- Compiling module cache_interconnect_control
# 
# Top level modules:
# 	cache_interconnect_control
# End time: 17:46:35 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache_control.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:46:35 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache_control.sv 
# -- Compiling module cache_control
# 
# Top level modules:
# 	cache_control
# End time: 17:46:35 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/wishbone.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:46:35 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/wishbone.sv 
# -- Compiling interface wishbone
# 
# Top level modules:
# 	--none--
# End time: 17:46:35 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/lc3b_types.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:46:35 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/lc3b_types.sv 
# -- Compiling package lc3b_types
# 
# Top level modules:
# 	--none--
# End time: 17:46:35 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/plus2.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:46:35 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/plus2.sv 
# -- Compiling module plus2
# 
# Top level modules:
# 	plus2
# End time: 17:46:35 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/register.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:46:35 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 17:46:35 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/mux.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:46:35 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/mux.sv 
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module mux8
# 
# Top level modules:
# 	mux2
# 	mux4
# 	mux8
# End time: 17:46:35 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/l2array.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:46:35 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/l2array.sv 
# -- Compiling package l2array_sv_unit
# -- Importing package lc3b_types
# -- Compiling module l2array
# 
# Top level modules:
# 	l2array
# End time: 17:46:35 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cpudatainmux.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:46:35 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cpudatainmux.sv 
# -- Compiling package cpudatainmux_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cpudatainmux
# 
# Top level modules:
# 	cpudatainmux
# End time: 17:46:35 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache_interconnect_datapath.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:46:35 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache_interconnect_datapath.sv 
# -- Compiling package cache_interconnect_datapath_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cache_interconnect_datapath
# 
# Top level modules:
# 	cache_interconnect_datapath
# End time: 17:46:35 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/adj.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:46:35 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/adj.sv 
# -- Compiling package adj_sv_unit
# -- Importing package lc3b_types
# -- Compiling module adj
# -- Compiling module sext
# -- Compiling module zext
# -- Compiling module zext_shift
# 
# Top level modules:
# 	adj
# 	sext
# 	zext
# 	zext_shift
# End time: 17:46:35 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/alu.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:46:35 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/alu.sv 
# -- Compiling package alu_sv_unit
# -- Importing package lc3b_types
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 17:46:35 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/control.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:46:35 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/control.sv 
# -- Compiling package control_sv_unit
# -- Importing package lc3b_types
# -- Compiling module control_rom
# 
# Top level modules:
# 	control_rom
# End time: 17:46:35 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/gencc.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:46:35 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/gencc.sv 
# -- Compiling package gencc_sv_unit
# -- Importing package lc3b_types
# -- Compiling module gencc
# 
# Top level modules:
# 	gencc
# End time: 17:46:35 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/mp3.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:46:35 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/mp3.sv 
# -- Compiling package mp3_sv_unit
# -- Importing package lc3b_types
# -- Compiling module mp3
# 
# Top level modules:
# 	mp3
# End time: 17:46:36 on Mar 17,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/regfile.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:46:36 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/regfile.sv 
# -- Compiling package regfile_sv_unit
# -- Importing package lc3b_types
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 17:46:36 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cccomp.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:46:36 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cccomp.sv 
# -- Compiling package cccomp_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cccomp
# 
# Top level modules:
# 	cccomp
# End time: 17:46:36 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/br_ctrl.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:46:36 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/br_ctrl.sv 
# -- Compiling package br_ctrl_sv_unit
# -- Importing package lc3b_types
# -- Compiling module br_ctrl
# 
# Top level modules:
# 	br_ctrl
# End time: 17:46:36 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/mdrmask.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:46:36 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/mdrmask.sv 
# -- Compiling package mdrmask_sv_unit
# -- Importing package lc3b_types
# -- Compiling module mdrmask
# 
# Top level modules:
# 	mdrmask
# End time: 17:46:36 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/srmask.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:46:36 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/srmask.sv 
# -- Compiling package srmask_sv_unit
# -- Importing package lc3b_types
# -- Compiling module srmask
# 
# Top level modules:
# 	srmask
# End time: 17:46:36 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/mem_enable_ctrl.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:46:36 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/mem_enable_ctrl.sv 
# -- Compiling package mem_enable_ctrl_sv_unit
# -- Importing package lc3b_types
# -- Compiling module mem_enable_ctrl
# 
# Top level modules:
# 	mem_enable_ctrl
# End time: 17:46:36 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/ldi_sti_control.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:46:36 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/ldi_sti_control.sv 
# -- Compiling package ldi_sti_control_sv_unit
# -- Importing package lc3b_types
# -- Compiling module ldi_sti_control
# 
# Top level modules:
# 	ldi_sti_control
# End time: 17:46:36 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/array.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:46:36 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/array.sv 
# -- Compiling package array_sv_unit
# -- Importing package lc3b_types
# -- Compiling module array
# 
# Top level modules:
# 	array
# End time: 17:46:36 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/l2cache_datapath.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:46:36 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/l2cache_datapath.sv 
# -- Compiling package l2cache_datapath_sv_unit
# -- Importing package lc3b_types
# -- Compiling module l2cache_datapath
# 
# Top level modules:
# 	l2cache_datapath
# End time: 17:46:36 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache_datapath.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:46:36 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache_datapath.sv 
# -- Compiling package cache_datapath_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cache_datapath
# 
# Top level modules:
# 	cache_datapath
# End time: 17:46:36 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache_interconnect.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:46:36 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache_interconnect.sv 
# -- Compiling package cache_interconnect_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cache_interconnect
# 
# Top level modules:
# 	cache_interconnect
# End time: 17:46:36 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/datapath.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:46:36 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/datapath.sv 
# ** Error: /home/rding4/ece411/cachemoneyrecords/datapath.sv(213): (vlog-2388) 'pcoutmux_out' already declared in this scope (datapath).
# End time: 17:46:36 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /software/quartus-15.0/modelsim_ae/linuxaloem/vlog failed.
# Error in macro ./mp3_run_msim_rtl_verilog.do line 35
# /software/quartus-15.0/modelsim_ae/linuxaloem/vlog failed.
#     while executing
# "vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/datapath.sv}"
do mp3_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "/home/rding4/ece411/cachemoneyrecords/simulation/modelsim/rtl_work/.nfs0000000004da3e1e000008a5".
# Error 133: Unable to remove directory "/home/rding4/ece411/cachemoneyrecords/simulation/modelsim/rtl_work".
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim LE vmap 10.3d Lib Mapping Utility 2014.10 Oct  7 2014
# vmap -modelsim_quiet work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/l2cache_control.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:47:03 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/l2cache_control.sv 
# -- Compiling module l2cache_control
# 
# Top level modules:
# 	l2cache_control
# End time: 17:47:03 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache_interconnect_control.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:47:03 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache_interconnect_control.sv 
# -- Compiling module cache_interconnect_control
# 
# Top level modules:
# 	cache_interconnect_control
# End time: 17:47:03 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache_control.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:47:03 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache_control.sv 
# -- Compiling module cache_control
# 
# Top level modules:
# 	cache_control
# End time: 17:47:03 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/wishbone.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:47:03 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/wishbone.sv 
# -- Compiling interface wishbone
# 
# Top level modules:
# 	--none--
# End time: 17:47:03 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/lc3b_types.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:47:03 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/lc3b_types.sv 
# -- Compiling package lc3b_types
# 
# Top level modules:
# 	--none--
# End time: 17:47:03 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/plus2.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:47:03 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/plus2.sv 
# -- Compiling module plus2
# 
# Top level modules:
# 	plus2
# End time: 17:47:03 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/register.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:47:03 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 17:47:04 on Mar 17,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/mux.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:47:04 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/mux.sv 
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module mux8
# 
# Top level modules:
# 	mux2
# 	mux4
# 	mux8
# End time: 17:47:04 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/l2array.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:47:04 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/l2array.sv 
# -- Compiling package l2array_sv_unit
# -- Importing package lc3b_types
# -- Compiling module l2array
# 
# Top level modules:
# 	l2array
# End time: 17:47:04 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cpudatainmux.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:47:04 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cpudatainmux.sv 
# -- Compiling package cpudatainmux_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cpudatainmux
# 
# Top level modules:
# 	cpudatainmux
# End time: 17:47:04 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache_interconnect_datapath.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:47:04 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache_interconnect_datapath.sv 
# -- Compiling package cache_interconnect_datapath_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cache_interconnect_datapath
# 
# Top level modules:
# 	cache_interconnect_datapath
# End time: 17:47:04 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/adj.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:47:04 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/adj.sv 
# -- Compiling package adj_sv_unit
# -- Importing package lc3b_types
# -- Compiling module adj
# -- Compiling module sext
# -- Compiling module zext
# -- Compiling module zext_shift
# 
# Top level modules:
# 	adj
# 	sext
# 	zext
# 	zext_shift
# End time: 17:47:04 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/alu.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:47:04 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/alu.sv 
# -- Compiling package alu_sv_unit
# -- Importing package lc3b_types
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 17:47:04 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/control.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:47:04 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/control.sv 
# -- Compiling package control_sv_unit
# -- Importing package lc3b_types
# -- Compiling module control_rom
# 
# Top level modules:
# 	control_rom
# End time: 17:47:04 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/gencc.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:47:04 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/gencc.sv 
# -- Compiling package gencc_sv_unit
# -- Importing package lc3b_types
# -- Compiling module gencc
# 
# Top level modules:
# 	gencc
# End time: 17:47:04 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/mp3.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:47:04 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/mp3.sv 
# -- Compiling package mp3_sv_unit
# -- Importing package lc3b_types
# -- Compiling module mp3
# 
# Top level modules:
# 	mp3
# End time: 17:47:04 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/regfile.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:47:04 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/regfile.sv 
# -- Compiling package regfile_sv_unit
# -- Importing package lc3b_types
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 17:47:04 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cccomp.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:47:04 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cccomp.sv 
# -- Compiling package cccomp_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cccomp
# 
# Top level modules:
# 	cccomp
# End time: 17:47:04 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/br_ctrl.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:47:04 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/br_ctrl.sv 
# -- Compiling package br_ctrl_sv_unit
# -- Importing package lc3b_types
# -- Compiling module br_ctrl
# 
# Top level modules:
# 	br_ctrl
# End time: 17:47:04 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/mdrmask.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:47:04 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/mdrmask.sv 
# -- Compiling package mdrmask_sv_unit
# -- Importing package lc3b_types
# -- Compiling module mdrmask
# 
# Top level modules:
# 	mdrmask
# End time: 17:47:04 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/srmask.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:47:04 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/srmask.sv 
# -- Compiling package srmask_sv_unit
# -- Importing package lc3b_types
# -- Compiling module srmask
# 
# Top level modules:
# 	srmask
# End time: 17:47:04 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/mem_enable_ctrl.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:47:04 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/mem_enable_ctrl.sv 
# -- Compiling package mem_enable_ctrl_sv_unit
# -- Importing package lc3b_types
# -- Compiling module mem_enable_ctrl
# 
# Top level modules:
# 	mem_enable_ctrl
# End time: 17:47:04 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/ldi_sti_control.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:47:05 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/ldi_sti_control.sv 
# -- Compiling package ldi_sti_control_sv_unit
# -- Importing package lc3b_types
# -- Compiling module ldi_sti_control
# 
# Top level modules:
# 	ldi_sti_control
# End time: 17:47:05 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/array.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:47:05 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/array.sv 
# -- Compiling package array_sv_unit
# -- Importing package lc3b_types
# -- Compiling module array
# 
# Top level modules:
# 	array
# End time: 17:47:05 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/l2cache_datapath.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:47:05 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/l2cache_datapath.sv 
# -- Compiling package l2cache_datapath_sv_unit
# -- Importing package lc3b_types
# -- Compiling module l2cache_datapath
# 
# Top level modules:
# 	l2cache_datapath
# End time: 17:47:05 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache_datapath.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:47:05 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache_datapath.sv 
# -- Compiling package cache_datapath_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cache_datapath
# 
# Top level modules:
# 	cache_datapath
# End time: 17:47:05 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache_interconnect.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:47:05 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache_interconnect.sv 
# -- Compiling package cache_interconnect_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cache_interconnect
# 
# Top level modules:
# 	cache_interconnect
# End time: 17:47:05 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/datapath.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:47:05 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/datapath.sv 
# -- Compiling package datapath_sv_unit
# -- Importing package lc3b_types
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 17:47:05 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/l2cache.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:47:05 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/l2cache.sv 
# -- Compiling package l2cache_sv_unit
# -- Importing package lc3b_types
# -- Compiling module l2cache
# 
# Top level modules:
# 	l2cache
# End time: 17:47:05 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:47:05 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache.sv 
# -- Compiling package cache_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cache
# 
# Top level modules:
# 	cache
# End time: 17:47:05 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/mp3_tb.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:47:05 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/mp3_tb.sv 
# -- Compiling module mp3_tb
# 
# Top level modules:
# 	mp3_tb
# End time: 17:47:05 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/physical_memory.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:47:05 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/physical_memory.sv 
# -- Compiling module physical_memory
# 
# Top level modules:
# 	physical_memory
# End time: 17:47:05 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  mp3_tb
# vsim 
# Start time: 17:47:06 on Mar 17,2018
# Loading sv_std.std
# Loading work.mp3_tb
# Loading work.wishbone
# Loading work.lc3b_types
# Loading work.mp3_sv_unit
# Loading work.mp3
# Loading work.datapath_sv_unit
# Loading work.datapath
# Loading work.mux4
# Loading work.register
# Loading work.mux2
# Loading work.plus2
# Loading work.control_sv_unit
# Loading work.control_rom
# Loading work.regfile_sv_unit
# Loading work.regfile
# Loading work.adj_sv_unit
# Loading work.adj
# Loading work.sext
# Loading work.zext
# Loading work.mux8
# Loading work.alu_sv_unit
# Loading work.alu
# Loading work.srmask_sv_unit
# Loading work.srmask
# Loading work.zext_shift
# Loading work.mdrmask_sv_unit
# Loading work.mdrmask
# Loading work.ldi_sti_control_sv_unit
# Loading work.ldi_sti_control
# Loading work.cccomp_sv_unit
# Loading work.cccomp
# Loading work.gencc_sv_unit
# Loading work.gencc
# Loading work.br_ctrl_sv_unit
# Loading work.br_ctrl
# Loading work.mem_enable_ctrl_sv_unit
# Loading work.mem_enable_ctrl
# Loading work.cache_sv_unit
# Loading work.cache
# Loading work.cache_control
# Loading work.cache_datapath_sv_unit
# Loading work.cache_datapath
# Loading work.array_sv_unit
# Loading work.array
# Loading work.cpudatainmux_sv_unit
# Loading work.cpudatainmux
# Loading work.cache_interconnect_sv_unit
# Loading work.cache_interconnect
# Loading work.cache_interconnect_control
# Loading work.cache_interconnect_datapath_sv_unit
# Loading work.cache_interconnect_datapath
# Loading work.l2cache_sv_unit
# Loading work.l2cache
# Loading work.l2cache_control
# Loading work.l2cache_datapath_sv_unit
# Loading work.l2cache_datapath
# Loading work.l2array_sv_unit
# Loading work.l2array
# Loading work.physical_memory
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 20000 ns
do wave.do
restart -f; run 80000ns
# Loading sv_std.std
# Loading work.mp3_tb
# Loading work.wishbone
# Loading work.lc3b_types
# Loading work.mp3_sv_unit
# Loading work.mp3
# Loading work.datapath_sv_unit
# Loading work.datapath
# Loading work.mux4
# Loading work.register
# Loading work.mux2
# Loading work.plus2
# Loading work.control_sv_unit
# Loading work.control_rom
# Loading work.regfile_sv_unit
# Loading work.regfile
# Loading work.adj_sv_unit
# Loading work.adj
# Loading work.sext
# Loading work.zext
# Loading work.mux8
# Loading work.alu_sv_unit
# Loading work.alu
# Loading work.srmask_sv_unit
# Loading work.srmask
# Loading work.zext_shift
# Loading work.mdrmask_sv_unit
# Loading work.mdrmask
# Loading work.ldi_sti_control_sv_unit
# Loading work.ldi_sti_control
# Loading work.cccomp_sv_unit
# Loading work.cccomp
# Loading work.gencc_sv_unit
# Loading work.gencc
# Loading work.br_ctrl_sv_unit
# Loading work.br_ctrl
# Loading work.mem_enable_ctrl_sv_unit
# Loading work.mem_enable_ctrl
# Loading work.cache_sv_unit
# Loading work.cache
# Loading work.cache_control
# Loading work.cache_datapath_sv_unit
# Loading work.cache_datapath
# Loading work.array_sv_unit
# Loading work.array
# Loading work.cpudatainmux_sv_unit
# Loading work.cpudatainmux
# Loading work.cache_interconnect_sv_unit
# Loading work.cache_interconnect
# Loading work.cache_interconnect_control
# Loading work.cache_interconnect_datapath_sv_unit
# Loading work.cache_interconnect_datapath
# Loading work.l2cache_sv_unit
# Loading work.l2cache
# Loading work.l2cache_control
# Loading work.l2cache_datapath_sv_unit
# Loading work.l2cache_datapath
# Loading work.l2array_sv_unit
# Loading work.l2array
# Loading work.physical_memory
add wave -position insertpoint sim:/mp3_tb/dut/datapath/pcoutmux/*
restart -f; run 80000ns
# Loading sv_std.std
# Loading work.mp3_tb
# Loading work.wishbone
# Loading work.lc3b_types
# Loading work.mp3_sv_unit
# Loading work.mp3
# Loading work.datapath_sv_unit
# Loading work.datapath
# Loading work.mux4
# Loading work.register
# Loading work.mux2
# Loading work.plus2
# Loading work.control_sv_unit
# Loading work.control_rom
# Loading work.regfile_sv_unit
# Loading work.regfile
# Loading work.adj_sv_unit
# Loading work.adj
# Loading work.sext
# Loading work.zext
# Loading work.mux8
# Loading work.alu_sv_unit
# Loading work.alu
# Loading work.srmask_sv_unit
# Loading work.srmask
# Loading work.zext_shift
# Loading work.mdrmask_sv_unit
# Loading work.mdrmask
# Loading work.ldi_sti_control_sv_unit
# Loading work.ldi_sti_control
# Loading work.cccomp_sv_unit
# Loading work.cccomp
# Loading work.gencc_sv_unit
# Loading work.gencc
# Loading work.br_ctrl_sv_unit
# Loading work.br_ctrl
# Loading work.mem_enable_ctrl_sv_unit
# Loading work.mem_enable_ctrl
# Loading work.cache_sv_unit
# Loading work.cache
# Loading work.cache_control
# Loading work.cache_datapath_sv_unit
# Loading work.cache_datapath
# Loading work.array_sv_unit
# Loading work.array
# Loading work.cpudatainmux_sv_unit
# Loading work.cpudatainmux
# Loading work.cache_interconnect_sv_unit
# Loading work.cache_interconnect
# Loading work.cache_interconnect_control
# Loading work.cache_interconnect_datapath_sv_unit
# Loading work.cache_interconnect_datapath
# Loading work.l2cache_sv_unit
# Loading work.l2cache
# Loading work.l2cache_control
# Loading work.l2cache_datapath_sv_unit
# Loading work.l2cache_datapath
# Loading work.l2array_sv_unit
# Loading work.l2array
# Loading work.physical_memory
do mp3_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim LE vmap 10.3d Lib Mapping Utility 2014.10 Oct  7 2014
# vmap -modelsim_quiet work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/l2cache_control.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:28:16 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/l2cache_control.sv 
# -- Compiling module l2cache_control
# 
# Top level modules:
# 	l2cache_control
# End time: 18:28:16 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache_interconnect_control.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:28:16 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache_interconnect_control.sv 
# -- Compiling module cache_interconnect_control
# 
# Top level modules:
# 	cache_interconnect_control
# End time: 18:28:16 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache_control.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:28:16 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache_control.sv 
# -- Compiling module cache_control
# 
# Top level modules:
# 	cache_control
# End time: 18:28:16 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/wishbone.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:28:16 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/wishbone.sv 
# -- Compiling interface wishbone
# 
# Top level modules:
# 	--none--
# End time: 18:28:16 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/lc3b_types.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:28:16 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/lc3b_types.sv 
# -- Compiling package lc3b_types
# 
# Top level modules:
# 	--none--
# End time: 18:28:16 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/plus2.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:28:16 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/plus2.sv 
# -- Compiling module plus2
# 
# Top level modules:
# 	plus2
# End time: 18:28:16 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/register.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:28:16 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 18:28:16 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/mux.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:28:16 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/mux.sv 
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module mux8
# 
# Top level modules:
# 	mux2
# 	mux4
# 	mux8
# End time: 18:28:16 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/l2array.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:28:16 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/l2array.sv 
# -- Compiling package l2array_sv_unit
# -- Importing package lc3b_types
# -- Compiling module l2array
# 
# Top level modules:
# 	l2array
# End time: 18:28:16 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cpudatainmux.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:28:16 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cpudatainmux.sv 
# -- Compiling package cpudatainmux_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cpudatainmux
# 
# Top level modules:
# 	cpudatainmux
# End time: 18:28:16 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache_interconnect_datapath.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:28:16 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache_interconnect_datapath.sv 
# -- Compiling package cache_interconnect_datapath_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cache_interconnect_datapath
# 
# Top level modules:
# 	cache_interconnect_datapath
# End time: 18:28:17 on Mar 17,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/adj.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:28:17 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/adj.sv 
# -- Compiling package adj_sv_unit
# -- Importing package lc3b_types
# -- Compiling module adj
# -- Compiling module sext
# -- Compiling module zext
# -- Compiling module zext_shift
# 
# Top level modules:
# 	adj
# 	sext
# 	zext
# 	zext_shift
# End time: 18:28:17 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/alu.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:28:17 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/alu.sv 
# -- Compiling package alu_sv_unit
# -- Importing package lc3b_types
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 18:28:17 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/control.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:28:17 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/control.sv 
# -- Compiling package control_sv_unit
# -- Importing package lc3b_types
# -- Compiling module control_rom
# 
# Top level modules:
# 	control_rom
# End time: 18:28:17 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/gencc.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:28:17 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/gencc.sv 
# -- Compiling package gencc_sv_unit
# -- Importing package lc3b_types
# -- Compiling module gencc
# 
# Top level modules:
# 	gencc
# End time: 18:28:17 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/mp3.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:28:17 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/mp3.sv 
# -- Compiling package mp3_sv_unit
# -- Importing package lc3b_types
# -- Compiling module mp3
# 
# Top level modules:
# 	mp3
# End time: 18:28:17 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/regfile.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:28:17 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/regfile.sv 
# -- Compiling package regfile_sv_unit
# -- Importing package lc3b_types
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 18:28:17 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cccomp.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:28:17 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cccomp.sv 
# -- Compiling package cccomp_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cccomp
# 
# Top level modules:
# 	cccomp
# End time: 18:28:17 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/br_ctrl.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:28:17 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/br_ctrl.sv 
# -- Compiling package br_ctrl_sv_unit
# -- Importing package lc3b_types
# -- Compiling module br_ctrl
# 
# Top level modules:
# 	br_ctrl
# End time: 18:28:17 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/mdrmask.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:28:17 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/mdrmask.sv 
# -- Compiling package mdrmask_sv_unit
# -- Importing package lc3b_types
# -- Compiling module mdrmask
# 
# Top level modules:
# 	mdrmask
# End time: 18:28:17 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/srmask.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:28:17 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/srmask.sv 
# -- Compiling package srmask_sv_unit
# -- Importing package lc3b_types
# -- Compiling module srmask
# 
# Top level modules:
# 	srmask
# End time: 18:28:17 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/mem_enable_ctrl.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:28:17 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/mem_enable_ctrl.sv 
# -- Compiling package mem_enable_ctrl_sv_unit
# -- Importing package lc3b_types
# -- Compiling module mem_enable_ctrl
# 
# Top level modules:
# 	mem_enable_ctrl
# End time: 18:28:17 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/ldi_sti_control.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:28:18 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/ldi_sti_control.sv 
# -- Compiling package ldi_sti_control_sv_unit
# -- Importing package lc3b_types
# -- Compiling module ldi_sti_control
# 
# Top level modules:
# 	ldi_sti_control
# End time: 18:28:18 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/array.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:28:18 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/array.sv 
# -- Compiling package array_sv_unit
# -- Importing package lc3b_types
# -- Compiling module array
# 
# Top level modules:
# 	array
# End time: 18:28:18 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/l2cache_datapath.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:28:18 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/l2cache_datapath.sv 
# -- Compiling package l2cache_datapath_sv_unit
# -- Importing package lc3b_types
# -- Compiling module l2cache_datapath
# 
# Top level modules:
# 	l2cache_datapath
# End time: 18:28:18 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache_datapath.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:28:18 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache_datapath.sv 
# -- Compiling package cache_datapath_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cache_datapath
# 
# Top level modules:
# 	cache_datapath
# End time: 18:28:18 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache_interconnect.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:28:18 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache_interconnect.sv 
# -- Compiling package cache_interconnect_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cache_interconnect
# 
# Top level modules:
# 	cache_interconnect
# End time: 18:28:18 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/datapath.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:28:18 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/datapath.sv 
# ** Error: /home/rding4/ece411/cachemoneyrecords/datapath.sv(125): (vlog-2730) Undefined variable: 'pcoutmux_out'.
# ** Error: /home/rding4/ece411/cachemoneyrecords/datapath.sv(195): (vlog-2388) 'pcoutmux_out' already declared in this scope (datapath).
# End time: 18:28:18 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: /software/quartus-15.0/modelsim_ae/linuxaloem/vlog failed.
# Error in macro ./mp3_run_msim_rtl_verilog.do line 35
# /software/quartus-15.0/modelsim_ae/linuxaloem/vlog failed.
#     while executing
# "vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/datapath.sv}"
do mp3_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim LE vmap 10.3d Lib Mapping Utility 2014.10 Oct  7 2014
# vmap -modelsim_quiet work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/l2cache_control.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:29:35 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/l2cache_control.sv 
# -- Compiling module l2cache_control
# 
# Top level modules:
# 	l2cache_control
# End time: 18:29:35 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache_interconnect_control.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:29:35 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache_interconnect_control.sv 
# -- Compiling module cache_interconnect_control
# 
# Top level modules:
# 	cache_interconnect_control
# End time: 18:29:35 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache_control.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:29:35 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache_control.sv 
# -- Compiling module cache_control
# 
# Top level modules:
# 	cache_control
# End time: 18:29:35 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/wishbone.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:29:35 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/wishbone.sv 
# -- Compiling interface wishbone
# 
# Top level modules:
# 	--none--
# End time: 18:29:35 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/lc3b_types.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:29:35 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/lc3b_types.sv 
# -- Compiling package lc3b_types
# 
# Top level modules:
# 	--none--
# End time: 18:29:35 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/plus2.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:29:35 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/plus2.sv 
# -- Compiling module plus2
# 
# Top level modules:
# 	plus2
# End time: 18:29:35 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/register.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:29:35 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 18:29:36 on Mar 17,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/mux.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:29:36 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/mux.sv 
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module mux8
# 
# Top level modules:
# 	mux2
# 	mux4
# 	mux8
# End time: 18:29:36 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/l2array.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:29:36 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/l2array.sv 
# -- Compiling package l2array_sv_unit
# -- Importing package lc3b_types
# -- Compiling module l2array
# 
# Top level modules:
# 	l2array
# End time: 18:29:36 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cpudatainmux.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:29:36 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cpudatainmux.sv 
# -- Compiling package cpudatainmux_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cpudatainmux
# 
# Top level modules:
# 	cpudatainmux
# End time: 18:29:36 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache_interconnect_datapath.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:29:36 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache_interconnect_datapath.sv 
# -- Compiling package cache_interconnect_datapath_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cache_interconnect_datapath
# 
# Top level modules:
# 	cache_interconnect_datapath
# End time: 18:29:36 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/adj.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:29:36 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/adj.sv 
# -- Compiling package adj_sv_unit
# -- Importing package lc3b_types
# -- Compiling module adj
# -- Compiling module sext
# -- Compiling module zext
# -- Compiling module zext_shift
# 
# Top level modules:
# 	adj
# 	sext
# 	zext
# 	zext_shift
# End time: 18:29:36 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/alu.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:29:36 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/alu.sv 
# -- Compiling package alu_sv_unit
# -- Importing package lc3b_types
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 18:29:36 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/control.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:29:36 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/control.sv 
# -- Compiling package control_sv_unit
# -- Importing package lc3b_types
# -- Compiling module control_rom
# 
# Top level modules:
# 	control_rom
# End time: 18:29:36 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/gencc.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:29:36 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/gencc.sv 
# -- Compiling package gencc_sv_unit
# -- Importing package lc3b_types
# -- Compiling module gencc
# 
# Top level modules:
# 	gencc
# End time: 18:29:36 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/mp3.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:29:36 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/mp3.sv 
# -- Compiling package mp3_sv_unit
# -- Importing package lc3b_types
# -- Compiling module mp3
# 
# Top level modules:
# 	mp3
# End time: 18:29:36 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/regfile.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:29:36 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/regfile.sv 
# -- Compiling package regfile_sv_unit
# -- Importing package lc3b_types
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 18:29:36 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cccomp.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:29:36 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cccomp.sv 
# -- Compiling package cccomp_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cccomp
# 
# Top level modules:
# 	cccomp
# End time: 18:29:36 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/br_ctrl.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:29:36 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/br_ctrl.sv 
# -- Compiling package br_ctrl_sv_unit
# -- Importing package lc3b_types
# -- Compiling module br_ctrl
# 
# Top level modules:
# 	br_ctrl
# End time: 18:29:36 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/mdrmask.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:29:36 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/mdrmask.sv 
# -- Compiling package mdrmask_sv_unit
# -- Importing package lc3b_types
# -- Compiling module mdrmask
# 
# Top level modules:
# 	mdrmask
# End time: 18:29:36 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/srmask.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:29:36 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/srmask.sv 
# -- Compiling package srmask_sv_unit
# -- Importing package lc3b_types
# -- Compiling module srmask
# 
# Top level modules:
# 	srmask
# End time: 18:29:36 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/mem_enable_ctrl.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:29:36 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/mem_enable_ctrl.sv 
# -- Compiling package mem_enable_ctrl_sv_unit
# -- Importing package lc3b_types
# -- Compiling module mem_enable_ctrl
# 
# Top level modules:
# 	mem_enable_ctrl
# End time: 18:29:36 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/ldi_sti_control.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:29:36 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/ldi_sti_control.sv 
# -- Compiling package ldi_sti_control_sv_unit
# -- Importing package lc3b_types
# -- Compiling module ldi_sti_control
# 
# Top level modules:
# 	ldi_sti_control
# End time: 18:29:36 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/array.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:29:37 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/array.sv 
# -- Compiling package array_sv_unit
# -- Importing package lc3b_types
# -- Compiling module array
# 
# Top level modules:
# 	array
# End time: 18:29:37 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/l2cache_datapath.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:29:37 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/l2cache_datapath.sv 
# -- Compiling package l2cache_datapath_sv_unit
# -- Importing package lc3b_types
# -- Compiling module l2cache_datapath
# 
# Top level modules:
# 	l2cache_datapath
# End time: 18:29:37 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache_datapath.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:29:37 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache_datapath.sv 
# -- Compiling package cache_datapath_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cache_datapath
# 
# Top level modules:
# 	cache_datapath
# End time: 18:29:37 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache_interconnect.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:29:37 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache_interconnect.sv 
# -- Compiling package cache_interconnect_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cache_interconnect
# 
# Top level modules:
# 	cache_interconnect
# End time: 18:29:37 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/datapath.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:29:37 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/datapath.sv 
# -- Compiling package datapath_sv_unit
# -- Importing package lc3b_types
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 18:29:37 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/l2cache.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:29:37 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/l2cache.sv 
# -- Compiling package l2cache_sv_unit
# -- Importing package lc3b_types
# -- Compiling module l2cache
# 
# Top level modules:
# 	l2cache
# End time: 18:29:37 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:29:37 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache.sv 
# -- Compiling package cache_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cache
# 
# Top level modules:
# 	cache
# End time: 18:29:37 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/mp3_tb.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:29:37 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/mp3_tb.sv 
# -- Compiling module mp3_tb
# 
# Top level modules:
# 	mp3_tb
# End time: 18:29:37 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/physical_memory.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:29:37 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/physical_memory.sv 
# -- Compiling module physical_memory
# 
# Top level modules:
# 	physical_memory
# End time: 18:29:37 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  mp3_tb
# vsim 
# Start time: 18:29:38 on Mar 17,2018
# Loading sv_std.std
# Loading work.mp3_tb
# Loading work.wishbone
# Loading work.lc3b_types
# Loading work.mp3_sv_unit
# Loading work.mp3
# Loading work.datapath_sv_unit
# Loading work.datapath
# Loading work.mux4
# Loading work.register
# Loading work.mux2
# Loading work.plus2
# Loading work.control_sv_unit
# Loading work.control_rom
# Loading work.regfile_sv_unit
# Loading work.regfile
# Loading work.adj_sv_unit
# Loading work.adj
# Loading work.sext
# Loading work.zext
# Loading work.mux8
# Loading work.alu_sv_unit
# Loading work.alu
# Loading work.srmask_sv_unit
# Loading work.srmask
# Loading work.zext_shift
# Loading work.mdrmask_sv_unit
# Loading work.mdrmask
# Loading work.ldi_sti_control_sv_unit
# Loading work.ldi_sti_control
# Loading work.cccomp_sv_unit
# Loading work.cccomp
# Loading work.gencc_sv_unit
# Loading work.gencc
# Loading work.br_ctrl_sv_unit
# Loading work.br_ctrl
# Loading work.mem_enable_ctrl_sv_unit
# Loading work.mem_enable_ctrl
# Loading work.cache_sv_unit
# Loading work.cache
# Loading work.cache_control
# Loading work.cache_datapath_sv_unit
# Loading work.cache_datapath
# Loading work.array_sv_unit
# Loading work.array
# Loading work.cpudatainmux_sv_unit
# Loading work.cpudatainmux
# Loading work.cache_interconnect_sv_unit
# Loading work.cache_interconnect
# Loading work.cache_interconnect_control
# Loading work.cache_interconnect_datapath_sv_unit
# Loading work.cache_interconnect_datapath
# Loading work.l2cache_sv_unit
# Loading work.l2cache
# Loading work.l2cache_control
# Loading work.l2cache_datapath_sv_unit
# Loading work.l2cache_datapath
# Loading work.l2array_sv_unit
# Loading work.l2array
# Loading work.physical_memory
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 20000 ns
do wave.do
restart -f; run 80000ns
# Loading sv_std.std
# Loading work.mp3_tb
# Loading work.wishbone
# Loading work.lc3b_types
# Loading work.mp3_sv_unit
# Loading work.mp3
# Loading work.datapath_sv_unit
# Loading work.datapath
# Loading work.mux4
# Loading work.register
# Loading work.mux2
# Loading work.plus2
# Loading work.control_sv_unit
# Loading work.control_rom
# Loading work.regfile_sv_unit
# Loading work.regfile
# Loading work.adj_sv_unit
# Loading work.adj
# Loading work.sext
# Loading work.zext
# Loading work.mux8
# Loading work.alu_sv_unit
# Loading work.alu
# Loading work.srmask_sv_unit
# Loading work.srmask
# Loading work.zext_shift
# Loading work.mdrmask_sv_unit
# Loading work.mdrmask
# Loading work.ldi_sti_control_sv_unit
# Loading work.ldi_sti_control
# Loading work.cccomp_sv_unit
# Loading work.cccomp
# Loading work.gencc_sv_unit
# Loading work.gencc
# Loading work.br_ctrl_sv_unit
# Loading work.br_ctrl
# Loading work.mem_enable_ctrl_sv_unit
# Loading work.mem_enable_ctrl
# Loading work.cache_sv_unit
# Loading work.cache
# Loading work.cache_control
# Loading work.cache_datapath_sv_unit
# Loading work.cache_datapath
# Loading work.array_sv_unit
# Loading work.array
# Loading work.cpudatainmux_sv_unit
# Loading work.cpudatainmux
# Loading work.cache_interconnect_sv_unit
# Loading work.cache_interconnect
# Loading work.cache_interconnect_control
# Loading work.cache_interconnect_datapath_sv_unit
# Loading work.cache_interconnect_datapath
# Loading work.l2cache_sv_unit
# Loading work.l2cache
# Loading work.l2cache_control
# Loading work.l2cache_datapath_sv_unit
# Loading work.l2cache_datapath
# Loading work.l2array_sv_unit
# Loading work.l2array
# Loading work.physical_memory
add wave -position 7  sim:/mp3_tb/dut/datapath/pcoutmux_out
restart -f; run 80000ns
# Loading sv_std.std
# Loading work.mp3_tb
# Loading work.wishbone
# Loading work.lc3b_types
# Loading work.mp3_sv_unit
# Loading work.mp3
# Loading work.datapath_sv_unit
# Loading work.datapath
# Loading work.mux4
# Loading work.register
# Loading work.mux2
# Loading work.plus2
# Loading work.control_sv_unit
# Loading work.control_rom
# Loading work.regfile_sv_unit
# Loading work.regfile
# Loading work.adj_sv_unit
# Loading work.adj
# Loading work.sext
# Loading work.zext
# Loading work.mux8
# Loading work.alu_sv_unit
# Loading work.alu
# Loading work.srmask_sv_unit
# Loading work.srmask
# Loading work.zext_shift
# Loading work.mdrmask_sv_unit
# Loading work.mdrmask
# Loading work.ldi_sti_control_sv_unit
# Loading work.ldi_sti_control
# Loading work.cccomp_sv_unit
# Loading work.cccomp
# Loading work.gencc_sv_unit
# Loading work.gencc
# Loading work.br_ctrl_sv_unit
# Loading work.br_ctrl
# Loading work.mem_enable_ctrl_sv_unit
# Loading work.mem_enable_ctrl
# Loading work.cache_sv_unit
# Loading work.cache
# Loading work.cache_control
# Loading work.cache_datapath_sv_unit
# Loading work.cache_datapath
# Loading work.array_sv_unit
# Loading work.array
# Loading work.cpudatainmux_sv_unit
# Loading work.cpudatainmux
# Loading work.cache_interconnect_sv_unit
# Loading work.cache_interconnect
# Loading work.cache_interconnect_control
# Loading work.cache_interconnect_datapath_sv_unit
# Loading work.cache_interconnect_datapath
# Loading work.l2cache_sv_unit
# Loading work.l2cache
# Loading work.l2cache_control
# Loading work.l2cache_datapath_sv_unit
# Loading work.l2cache_datapath
# Loading work.l2array_sv_unit
# Loading work.l2array
# Loading work.physical_memory
add wave -position 8  sim:/mp3_tb/dut/datapath/pcoutmux/sel
add wave -position 9  sim:/mp3_tb/dut/datapath/pcoutmux/a
add wave -position 10  sim:/mp3_tb/dut/datapath/pcoutmux/b
add wave -position 11  sim:/mp3_tb/dut/datapath/pcoutmux/f
restart -f; run 80000ns
# Loading sv_std.std
# Loading work.mp3_tb
# Loading work.wishbone
# Loading work.lc3b_types
# Loading work.mp3_sv_unit
# Loading work.mp3
# Loading work.datapath_sv_unit
# Loading work.datapath
# Loading work.mux4
# Loading work.register
# Loading work.mux2
# Loading work.plus2
# Loading work.control_sv_unit
# Loading work.control_rom
# Loading work.regfile_sv_unit
# Loading work.regfile
# Loading work.adj_sv_unit
# Loading work.adj
# Loading work.sext
# Loading work.zext
# Loading work.mux8
# Loading work.alu_sv_unit
# Loading work.alu
# Loading work.srmask_sv_unit
# Loading work.srmask
# Loading work.zext_shift
# Loading work.mdrmask_sv_unit
# Loading work.mdrmask
# Loading work.ldi_sti_control_sv_unit
# Loading work.ldi_sti_control
# Loading work.cccomp_sv_unit
# Loading work.cccomp
# Loading work.gencc_sv_unit
# Loading work.gencc
# Loading work.br_ctrl_sv_unit
# Loading work.br_ctrl
# Loading work.mem_enable_ctrl_sv_unit
# Loading work.mem_enable_ctrl
# Loading work.cache_sv_unit
# Loading work.cache
# Loading work.cache_control
# Loading work.cache_datapath_sv_unit
# Loading work.cache_datapath
# Loading work.array_sv_unit
# Loading work.array
# Loading work.cpudatainmux_sv_unit
# Loading work.cpudatainmux
# Loading work.cache_interconnect_sv_unit
# Loading work.cache_interconnect
# Loading work.cache_interconnect_control
# Loading work.cache_interconnect_datapath_sv_unit
# Loading work.cache_interconnect_datapath
# Loading work.l2cache_sv_unit
# Loading work.l2cache
# Loading work.l2cache_control
# Loading work.l2cache_datapath_sv_unit
# Loading work.l2cache_datapath
# Loading work.l2array_sv_unit
# Loading work.l2array
# Loading work.physical_memory
restart -f; run 8000ns
# Loading sv_std.std
# Loading work.mp3_tb
# Loading work.wishbone
# Loading work.lc3b_types
# Loading work.mp3_sv_unit
# Loading work.mp3
# Loading work.datapath_sv_unit
# Loading work.datapath
# Loading work.mux4
# Loading work.register
# Loading work.mux2
# Loading work.plus2
# Loading work.control_sv_unit
# Loading work.control_rom
# Loading work.regfile_sv_unit
# Loading work.regfile
# Loading work.adj_sv_unit
# Loading work.adj
# Loading work.sext
# Loading work.zext
# Loading work.mux8
# Loading work.alu_sv_unit
# Loading work.alu
# Loading work.srmask_sv_unit
# Loading work.srmask
# Loading work.zext_shift
# Loading work.mdrmask_sv_unit
# Loading work.mdrmask
# Loading work.ldi_sti_control_sv_unit
# Loading work.ldi_sti_control
# Loading work.cccomp_sv_unit
# Loading work.cccomp
# Loading work.gencc_sv_unit
# Loading work.gencc
# Loading work.br_ctrl_sv_unit
# Loading work.br_ctrl
# Loading work.mem_enable_ctrl_sv_unit
# Loading work.mem_enable_ctrl
# Loading work.cache_sv_unit
# Loading work.cache
# Loading work.cache_control
# Loading work.cache_datapath_sv_unit
# Loading work.cache_datapath
# Loading work.array_sv_unit
# Loading work.array
# Loading work.cpudatainmux_sv_unit
# Loading work.cpudatainmux
# Loading work.cache_interconnect_sv_unit
# Loading work.cache_interconnect
# Loading work.cache_interconnect_control
# Loading work.cache_interconnect_datapath_sv_unit
# Loading work.cache_interconnect_datapath
# Loading work.l2cache_sv_unit
# Loading work.l2cache
# Loading work.l2cache_control
# Loading work.l2cache_datapath_sv_unit
# Loading work.l2cache_datapath
# Loading work.l2array_sv_unit
# Loading work.l2array
# Loading work.physical_memory
do mp3_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim LE vmap 10.3d Lib Mapping Utility 2014.10 Oct  7 2014
# vmap -modelsim_quiet work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/l2cache_control.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:36:36 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/l2cache_control.sv 
# -- Compiling module l2cache_control
# 
# Top level modules:
# 	l2cache_control
# End time: 18:36:36 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache_interconnect_control.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:36:36 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache_interconnect_control.sv 
# -- Compiling module cache_interconnect_control
# 
# Top level modules:
# 	cache_interconnect_control
# End time: 18:36:36 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache_control.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:36:36 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache_control.sv 
# -- Compiling module cache_control
# 
# Top level modules:
# 	cache_control
# End time: 18:36:36 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/wishbone.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:36:36 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/wishbone.sv 
# -- Compiling interface wishbone
# 
# Top level modules:
# 	--none--
# End time: 18:36:36 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/lc3b_types.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:36:36 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/lc3b_types.sv 
# -- Compiling package lc3b_types
# 
# Top level modules:
# 	--none--
# End time: 18:36:36 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/plus2.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:36:36 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/plus2.sv 
# -- Compiling module plus2
# 
# Top level modules:
# 	plus2
# End time: 18:36:36 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/register.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:36:36 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 18:36:36 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/mux.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:36:36 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/mux.sv 
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module mux8
# 
# Top level modules:
# 	mux2
# 	mux4
# 	mux8
# End time: 18:36:36 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/l2array.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:36:36 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/l2array.sv 
# -- Compiling package l2array_sv_unit
# -- Importing package lc3b_types
# -- Compiling module l2array
# 
# Top level modules:
# 	l2array
# End time: 18:36:36 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cpudatainmux.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:36:36 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cpudatainmux.sv 
# -- Compiling package cpudatainmux_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cpudatainmux
# 
# Top level modules:
# 	cpudatainmux
# End time: 18:36:37 on Mar 17,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache_interconnect_datapath.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:36:37 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache_interconnect_datapath.sv 
# -- Compiling package cache_interconnect_datapath_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cache_interconnect_datapath
# 
# Top level modules:
# 	cache_interconnect_datapath
# End time: 18:36:37 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/adj.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:36:37 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/adj.sv 
# -- Compiling package adj_sv_unit
# -- Importing package lc3b_types
# -- Compiling module adj
# -- Compiling module sext
# -- Compiling module zext
# -- Compiling module zext_shift
# 
# Top level modules:
# 	adj
# 	sext
# 	zext
# 	zext_shift
# End time: 18:36:37 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/alu.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:36:37 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/alu.sv 
# -- Compiling package alu_sv_unit
# -- Importing package lc3b_types
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 18:36:37 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/control.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:36:37 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/control.sv 
# -- Compiling package control_sv_unit
# -- Importing package lc3b_types
# -- Compiling module control_rom
# 
# Top level modules:
# 	control_rom
# End time: 18:36:37 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/gencc.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:36:37 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/gencc.sv 
# -- Compiling package gencc_sv_unit
# -- Importing package lc3b_types
# -- Compiling module gencc
# 
# Top level modules:
# 	gencc
# End time: 18:36:37 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/mp3.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:36:37 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/mp3.sv 
# -- Compiling package mp3_sv_unit
# -- Importing package lc3b_types
# -- Compiling module mp3
# 
# Top level modules:
# 	mp3
# End time: 18:36:37 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/regfile.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:36:37 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/regfile.sv 
# -- Compiling package regfile_sv_unit
# -- Importing package lc3b_types
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 18:36:37 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cccomp.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:36:37 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cccomp.sv 
# -- Compiling package cccomp_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cccomp
# 
# Top level modules:
# 	cccomp
# End time: 18:36:37 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/br_ctrl.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:36:37 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/br_ctrl.sv 
# -- Compiling package br_ctrl_sv_unit
# -- Importing package lc3b_types
# -- Compiling module br_ctrl
# 
# Top level modules:
# 	br_ctrl
# End time: 18:36:37 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/mdrmask.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:36:37 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/mdrmask.sv 
# -- Compiling package mdrmask_sv_unit
# -- Importing package lc3b_types
# -- Compiling module mdrmask
# 
# Top level modules:
# 	mdrmask
# End time: 18:36:37 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/srmask.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:36:37 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/srmask.sv 
# -- Compiling package srmask_sv_unit
# -- Importing package lc3b_types
# -- Compiling module srmask
# 
# Top level modules:
# 	srmask
# End time: 18:36:37 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/mem_enable_ctrl.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:36:37 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/mem_enable_ctrl.sv 
# -- Compiling package mem_enable_ctrl_sv_unit
# -- Importing package lc3b_types
# -- Compiling module mem_enable_ctrl
# 
# Top level modules:
# 	mem_enable_ctrl
# End time: 18:36:37 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/ldi_sti_control.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:36:37 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/ldi_sti_control.sv 
# -- Compiling package ldi_sti_control_sv_unit
# -- Importing package lc3b_types
# -- Compiling module ldi_sti_control
# 
# Top level modules:
# 	ldi_sti_control
# End time: 18:36:38 on Mar 17,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/array.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:36:38 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/array.sv 
# -- Compiling package array_sv_unit
# -- Importing package lc3b_types
# -- Compiling module array
# 
# Top level modules:
# 	array
# End time: 18:36:38 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/l2cache_datapath.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:36:38 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/l2cache_datapath.sv 
# -- Compiling package l2cache_datapath_sv_unit
# -- Importing package lc3b_types
# -- Compiling module l2cache_datapath
# 
# Top level modules:
# 	l2cache_datapath
# End time: 18:36:38 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache_datapath.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:36:38 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache_datapath.sv 
# -- Compiling package cache_datapath_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cache_datapath
# 
# Top level modules:
# 	cache_datapath
# End time: 18:36:38 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache_interconnect.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:36:38 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache_interconnect.sv 
# -- Compiling package cache_interconnect_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cache_interconnect
# 
# Top level modules:
# 	cache_interconnect
# End time: 18:36:38 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/datapath.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:36:38 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/datapath.sv 
# -- Compiling package datapath_sv_unit
# -- Importing package lc3b_types
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 18:36:38 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/l2cache.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:36:38 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/l2cache.sv 
# -- Compiling package l2cache_sv_unit
# -- Importing package lc3b_types
# -- Compiling module l2cache
# 
# Top level modules:
# 	l2cache
# End time: 18:36:38 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:36:38 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache.sv 
# -- Compiling package cache_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cache
# 
# Top level modules:
# 	cache
# End time: 18:36:38 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/mp3_tb.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:36:38 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/mp3_tb.sv 
# -- Compiling module mp3_tb
# 
# Top level modules:
# 	mp3_tb
# End time: 18:36:38 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/physical_memory.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:36:38 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/physical_memory.sv 
# -- Compiling module physical_memory
# 
# Top level modules:
# 	physical_memory
# End time: 18:36:38 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  mp3_tb
# vsim 
# Start time: 18:36:39 on Mar 17,2018
# Loading sv_std.std
# Loading work.mp3_tb
# Loading work.wishbone
# Loading work.lc3b_types
# Loading work.mp3_sv_unit
# Loading work.mp3
# Loading work.datapath_sv_unit
# Loading work.datapath
# Loading work.mux4
# Loading work.register
# Loading work.mux2
# Loading work.plus2
# Loading work.control_sv_unit
# Loading work.control_rom
# Loading work.regfile_sv_unit
# Loading work.regfile
# Loading work.adj_sv_unit
# Loading work.adj
# Loading work.sext
# Loading work.zext
# Loading work.mux8
# Loading work.alu_sv_unit
# Loading work.alu
# Loading work.srmask_sv_unit
# Loading work.srmask
# Loading work.zext_shift
# Loading work.mdrmask_sv_unit
# Loading work.mdrmask
# Loading work.ldi_sti_control_sv_unit
# Loading work.ldi_sti_control
# Loading work.cccomp_sv_unit
# Loading work.cccomp
# Loading work.gencc_sv_unit
# Loading work.gencc
# Loading work.br_ctrl_sv_unit
# Loading work.br_ctrl
# Loading work.mem_enable_ctrl_sv_unit
# Loading work.mem_enable_ctrl
# Loading work.cache_sv_unit
# Loading work.cache
# Loading work.cache_control
# Loading work.cache_datapath_sv_unit
# Loading work.cache_datapath
# Loading work.array_sv_unit
# Loading work.array
# Loading work.cpudatainmux_sv_unit
# Loading work.cpudatainmux
# Loading work.cache_interconnect_sv_unit
# Loading work.cache_interconnect
# Loading work.cache_interconnect_control
# Loading work.cache_interconnect_datapath_sv_unit
# Loading work.cache_interconnect_datapath
# Loading work.l2cache_sv_unit
# Loading work.l2cache
# Loading work.l2cache_control
# Loading work.l2cache_datapath_sv_unit
# Loading work.l2cache_datapath
# Loading work.l2array_sv_unit
# Loading work.l2array
# Loading work.physical_memory
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 20000 ns
do wave.do
restart -f; run 8000ns
# Loading sv_std.std
# Loading work.mp3_tb
# Loading work.wishbone
# Loading work.lc3b_types
# Loading work.mp3_sv_unit
# Loading work.mp3
# Loading work.datapath_sv_unit
# Loading work.datapath
# Loading work.mux4
# Loading work.register
# Loading work.mux2
# Loading work.plus2
# Loading work.control_sv_unit
# Loading work.control_rom
# Loading work.regfile_sv_unit
# Loading work.regfile
# Loading work.adj_sv_unit
# Loading work.adj
# Loading work.sext
# Loading work.zext
# Loading work.mux8
# Loading work.alu_sv_unit
# Loading work.alu
# Loading work.srmask_sv_unit
# Loading work.srmask
# Loading work.zext_shift
# Loading work.mdrmask_sv_unit
# Loading work.mdrmask
# Loading work.ldi_sti_control_sv_unit
# Loading work.ldi_sti_control
# Loading work.cccomp_sv_unit
# Loading work.cccomp
# Loading work.gencc_sv_unit
# Loading work.gencc
# Loading work.br_ctrl_sv_unit
# Loading work.br_ctrl
# Loading work.mem_enable_ctrl_sv_unit
# Loading work.mem_enable_ctrl
# Loading work.cache_sv_unit
# Loading work.cache
# Loading work.cache_control
# Loading work.cache_datapath_sv_unit
# Loading work.cache_datapath
# Loading work.array_sv_unit
# Loading work.array
# Loading work.cpudatainmux_sv_unit
# Loading work.cpudatainmux
# Loading work.cache_interconnect_sv_unit
# Loading work.cache_interconnect
# Loading work.cache_interconnect_control
# Loading work.cache_interconnect_datapath_sv_unit
# Loading work.cache_interconnect_datapath
# Loading work.l2cache_sv_unit
# Loading work.l2cache
# Loading work.l2cache_control
# Loading work.l2cache_datapath_sv_unit
# Loading work.l2cache_datapath
# Loading work.l2array_sv_unit
# Loading work.l2array
# Loading work.physical_memory
add wave -position 7 sim:/mp3_tb/dut/datapath/pcoutmux/*
restart -f; run 8000ns
# Loading sv_std.std
# Loading work.mp3_tb
# Loading work.wishbone
# Loading work.lc3b_types
# Loading work.mp3_sv_unit
# Loading work.mp3
# Loading work.datapath_sv_unit
# Loading work.datapath
# Loading work.mux4
# Loading work.register
# Loading work.mux2
# Loading work.plus2
# Loading work.control_sv_unit
# Loading work.control_rom
# Loading work.regfile_sv_unit
# Loading work.regfile
# Loading work.adj_sv_unit
# Loading work.adj
# Loading work.sext
# Loading work.zext
# Loading work.mux8
# Loading work.alu_sv_unit
# Loading work.alu
# Loading work.srmask_sv_unit
# Loading work.srmask
# Loading work.zext_shift
# Loading work.mdrmask_sv_unit
# Loading work.mdrmask
# Loading work.ldi_sti_control_sv_unit
# Loading work.ldi_sti_control
# Loading work.cccomp_sv_unit
# Loading work.cccomp
# Loading work.gencc_sv_unit
# Loading work.gencc
# Loading work.br_ctrl_sv_unit
# Loading work.br_ctrl
# Loading work.mem_enable_ctrl_sv_unit
# Loading work.mem_enable_ctrl
# Loading work.cache_sv_unit
# Loading work.cache
# Loading work.cache_control
# Loading work.cache_datapath_sv_unit
# Loading work.cache_datapath
# Loading work.array_sv_unit
# Loading work.array
# Loading work.cpudatainmux_sv_unit
# Loading work.cpudatainmux
# Loading work.cache_interconnect_sv_unit
# Loading work.cache_interconnect
# Loading work.cache_interconnect_control
# Loading work.cache_interconnect_datapath_sv_unit
# Loading work.cache_interconnect_datapath
# Loading work.l2cache_sv_unit
# Loading work.l2cache
# Loading work.l2cache_control
# Loading work.l2cache_datapath_sv_unit
# Loading work.l2cache_datapath
# Loading work.l2array_sv_unit
# Loading work.l2array
# Loading work.physical_memory
do mp3_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim LE vmap 10.3d Lib Mapping Utility 2014.10 Oct  7 2014
# vmap -modelsim_quiet work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/l2cache_control.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:44:56 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/l2cache_control.sv 
# -- Compiling module l2cache_control
# 
# Top level modules:
# 	l2cache_control
# End time: 18:44:56 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache_interconnect_control.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:44:57 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache_interconnect_control.sv 
# -- Compiling module cache_interconnect_control
# 
# Top level modules:
# 	cache_interconnect_control
# End time: 18:44:57 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache_control.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:44:57 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache_control.sv 
# -- Compiling module cache_control
# 
# Top level modules:
# 	cache_control
# End time: 18:44:57 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/wishbone.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:44:57 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/wishbone.sv 
# -- Compiling interface wishbone
# 
# Top level modules:
# 	--none--
# End time: 18:44:57 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/lc3b_types.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:44:57 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/lc3b_types.sv 
# -- Compiling package lc3b_types
# 
# Top level modules:
# 	--none--
# End time: 18:44:57 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/plus2.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:44:57 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/plus2.sv 
# -- Compiling module plus2
# 
# Top level modules:
# 	plus2
# End time: 18:44:57 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/register.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:44:57 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 18:44:57 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/mux.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:44:57 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/mux.sv 
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module mux8
# 
# Top level modules:
# 	mux2
# 	mux4
# 	mux8
# End time: 18:44:57 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/l2array.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:44:57 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/l2array.sv 
# -- Compiling package l2array_sv_unit
# -- Importing package lc3b_types
# -- Compiling module l2array
# 
# Top level modules:
# 	l2array
# End time: 18:44:57 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cpudatainmux.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:44:57 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cpudatainmux.sv 
# -- Compiling package cpudatainmux_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cpudatainmux
# 
# Top level modules:
# 	cpudatainmux
# End time: 18:44:57 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache_interconnect_datapath.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:44:57 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache_interconnect_datapath.sv 
# -- Compiling package cache_interconnect_datapath_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cache_interconnect_datapath
# 
# Top level modules:
# 	cache_interconnect_datapath
# End time: 18:44:57 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/adj.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:44:57 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/adj.sv 
# -- Compiling package adj_sv_unit
# -- Importing package lc3b_types
# -- Compiling module adj
# -- Compiling module sext
# -- Compiling module zext
# -- Compiling module zext_shift
# 
# Top level modules:
# 	adj
# 	sext
# 	zext
# 	zext_shift
# End time: 18:44:57 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/alu.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:44:57 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/alu.sv 
# -- Compiling package alu_sv_unit
# -- Importing package lc3b_types
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 18:44:57 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/control.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:44:57 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/control.sv 
# -- Compiling package control_sv_unit
# -- Importing package lc3b_types
# -- Compiling module control_rom
# 
# Top level modules:
# 	control_rom
# End time: 18:44:57 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/gencc.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:44:57 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/gencc.sv 
# -- Compiling package gencc_sv_unit
# -- Importing package lc3b_types
# -- Compiling module gencc
# 
# Top level modules:
# 	gencc
# End time: 18:44:58 on Mar 17,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/mp3.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:44:58 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/mp3.sv 
# -- Compiling package mp3_sv_unit
# -- Importing package lc3b_types
# -- Compiling module mp3
# 
# Top level modules:
# 	mp3
# End time: 18:44:58 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/regfile.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:44:58 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/regfile.sv 
# -- Compiling package regfile_sv_unit
# -- Importing package lc3b_types
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 18:44:58 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cccomp.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:44:58 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cccomp.sv 
# -- Compiling package cccomp_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cccomp
# 
# Top level modules:
# 	cccomp
# End time: 18:44:58 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/br_ctrl.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:44:58 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/br_ctrl.sv 
# -- Compiling package br_ctrl_sv_unit
# -- Importing package lc3b_types
# -- Compiling module br_ctrl
# 
# Top level modules:
# 	br_ctrl
# End time: 18:44:58 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/mdrmask.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:44:58 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/mdrmask.sv 
# -- Compiling package mdrmask_sv_unit
# -- Importing package lc3b_types
# -- Compiling module mdrmask
# 
# Top level modules:
# 	mdrmask
# End time: 18:44:58 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/srmask.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:44:58 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/srmask.sv 
# -- Compiling package srmask_sv_unit
# -- Importing package lc3b_types
# -- Compiling module srmask
# 
# Top level modules:
# 	srmask
# End time: 18:44:58 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/mem_enable_ctrl.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:44:58 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/mem_enable_ctrl.sv 
# -- Compiling package mem_enable_ctrl_sv_unit
# -- Importing package lc3b_types
# -- Compiling module mem_enable_ctrl
# 
# Top level modules:
# 	mem_enable_ctrl
# End time: 18:44:58 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/ldi_sti_control.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:44:58 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/ldi_sti_control.sv 
# -- Compiling package ldi_sti_control_sv_unit
# -- Importing package lc3b_types
# -- Compiling module ldi_sti_control
# 
# Top level modules:
# 	ldi_sti_control
# End time: 18:44:58 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/array.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:44:58 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/array.sv 
# -- Compiling package array_sv_unit
# -- Importing package lc3b_types
# -- Compiling module array
# 
# Top level modules:
# 	array
# End time: 18:44:58 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/l2cache_datapath.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:44:58 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/l2cache_datapath.sv 
# -- Compiling package l2cache_datapath_sv_unit
# -- Importing package lc3b_types
# -- Compiling module l2cache_datapath
# 
# Top level modules:
# 	l2cache_datapath
# End time: 18:44:58 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache_datapath.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:44:58 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache_datapath.sv 
# -- Compiling package cache_datapath_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cache_datapath
# 
# Top level modules:
# 	cache_datapath
# End time: 18:44:58 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache_interconnect.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:44:58 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache_interconnect.sv 
# -- Compiling package cache_interconnect_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cache_interconnect
# 
# Top level modules:
# 	cache_interconnect
# End time: 18:44:58 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/datapath.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:44:58 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/datapath.sv 
# -- Compiling package datapath_sv_unit
# -- Importing package lc3b_types
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 18:44:58 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/l2cache.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:44:58 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/l2cache.sv 
# -- Compiling package l2cache_sv_unit
# -- Importing package lc3b_types
# -- Compiling module l2cache
# 
# Top level modules:
# 	l2cache
# End time: 18:44:59 on Mar 17,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:44:59 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache.sv 
# -- Compiling package cache_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cache
# 
# Top level modules:
# 	cache
# End time: 18:44:59 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/mp3_tb.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:44:59 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/mp3_tb.sv 
# -- Compiling module mp3_tb
# 
# Top level modules:
# 	mp3_tb
# End time: 18:44:59 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/physical_memory.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:44:59 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/physical_memory.sv 
# -- Compiling module physical_memory
# 
# Top level modules:
# 	physical_memory
# End time: 18:44:59 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  mp3_tb
# vsim 
# Start time: 18:44:59 on Mar 17,2018
# Loading sv_std.std
# Loading work.mp3_tb
# Loading work.wishbone
# Loading work.lc3b_types
# Loading work.mp3_sv_unit
# Loading work.mp3
# Loading work.datapath_sv_unit
# Loading work.datapath
# Loading work.mux4
# Loading work.register
# Loading work.mux2
# Loading work.plus2
# Loading work.control_sv_unit
# Loading work.control_rom
# Loading work.regfile_sv_unit
# Loading work.regfile
# Loading work.adj_sv_unit
# Loading work.adj
# Loading work.sext
# Loading work.zext
# Loading work.mux8
# Loading work.alu_sv_unit
# Loading work.alu
# Loading work.srmask_sv_unit
# Loading work.srmask
# Loading work.zext_shift
# Loading work.mdrmask_sv_unit
# Loading work.mdrmask
# Loading work.ldi_sti_control_sv_unit
# Loading work.ldi_sti_control
# Loading work.cccomp_sv_unit
# Loading work.cccomp
# Loading work.gencc_sv_unit
# Loading work.gencc
# Loading work.br_ctrl_sv_unit
# Loading work.br_ctrl
# Loading work.mem_enable_ctrl_sv_unit
# Loading work.mem_enable_ctrl
# Loading work.cache_sv_unit
# Loading work.cache
# Loading work.cache_control
# Loading work.cache_datapath_sv_unit
# Loading work.cache_datapath
# Loading work.array_sv_unit
# Loading work.array
# Loading work.cpudatainmux_sv_unit
# Loading work.cpudatainmux
# Loading work.cache_interconnect_sv_unit
# Loading work.cache_interconnect
# Loading work.cache_interconnect_control
# Loading work.cache_interconnect_datapath_sv_unit
# Loading work.cache_interconnect_datapath
# Loading work.l2cache_sv_unit
# Loading work.l2cache
# Loading work.l2cache_control
# Loading work.l2cache_datapath_sv_unit
# Loading work.l2cache_datapath
# Loading work.l2array_sv_unit
# Loading work.l2array
# Loading work.physical_memory
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 20000 ns
# ** Error: (vsim-3601) Iteration limit reached at time 595 ns.
# Error in macro ./mp3_run_msim_rtl_verilog.do line 47
# invalid command name "IsSystemVerilogDPIInDesign"
#     while executing
# "::tcl_unknown IsSystemVerilogDPIInDesign"
#     ("uplevel" body line 1)
#     invoked from within
# "uplevel 1 ::tcl_unknown $args"
do mp3_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim LE vmap 10.3d Lib Mapping Utility 2014.10 Oct  7 2014
# vmap -modelsim_quiet work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/l2cache_control.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:51:25 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/l2cache_control.sv 
# -- Compiling module l2cache_control
# 
# Top level modules:
# 	l2cache_control
# End time: 18:51:25 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache_interconnect_control.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:51:25 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache_interconnect_control.sv 
# -- Compiling module cache_interconnect_control
# 
# Top level modules:
# 	cache_interconnect_control
# End time: 18:51:25 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache_control.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:51:25 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache_control.sv 
# -- Compiling module cache_control
# 
# Top level modules:
# 	cache_control
# End time: 18:51:25 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/wishbone.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:51:25 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/wishbone.sv 
# -- Compiling interface wishbone
# 
# Top level modules:
# 	--none--
# End time: 18:51:25 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/lc3b_types.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:51:25 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/lc3b_types.sv 
# -- Compiling package lc3b_types
# 
# Top level modules:
# 	--none--
# End time: 18:51:25 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/plus2.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:51:25 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/plus2.sv 
# -- Compiling module plus2
# 
# Top level modules:
# 	plus2
# End time: 18:51:25 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/register.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:51:25 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 18:51:25 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/mux.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:51:25 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/mux.sv 
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module mux8
# 
# Top level modules:
# 	mux2
# 	mux4
# 	mux8
# End time: 18:51:25 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/l2array.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:51:25 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/l2array.sv 
# -- Compiling package l2array_sv_unit
# -- Importing package lc3b_types
# -- Compiling module l2array
# 
# Top level modules:
# 	l2array
# End time: 18:51:26 on Mar 17,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cpudatainmux.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:51:26 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cpudatainmux.sv 
# -- Compiling package cpudatainmux_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cpudatainmux
# 
# Top level modules:
# 	cpudatainmux
# End time: 18:51:26 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache_interconnect_datapath.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:51:26 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache_interconnect_datapath.sv 
# -- Compiling package cache_interconnect_datapath_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cache_interconnect_datapath
# 
# Top level modules:
# 	cache_interconnect_datapath
# End time: 18:51:26 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/adj.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:51:26 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/adj.sv 
# -- Compiling package adj_sv_unit
# -- Importing package lc3b_types
# -- Compiling module adj
# -- Compiling module sext
# -- Compiling module zext
# -- Compiling module zext_shift
# 
# Top level modules:
# 	adj
# 	sext
# 	zext
# 	zext_shift
# End time: 18:51:26 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/alu.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:51:26 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/alu.sv 
# -- Compiling package alu_sv_unit
# -- Importing package lc3b_types
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 18:51:26 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/control.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:51:26 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/control.sv 
# -- Compiling package control_sv_unit
# -- Importing package lc3b_types
# -- Compiling module control_rom
# 
# Top level modules:
# 	control_rom
# End time: 18:51:26 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/gencc.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:51:26 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/gencc.sv 
# -- Compiling package gencc_sv_unit
# -- Importing package lc3b_types
# -- Compiling module gencc
# 
# Top level modules:
# 	gencc
# End time: 18:51:26 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/mp3.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:51:26 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/mp3.sv 
# -- Compiling package mp3_sv_unit
# -- Importing package lc3b_types
# -- Compiling module mp3
# 
# Top level modules:
# 	mp3
# End time: 18:51:26 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/regfile.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:51:26 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/regfile.sv 
# -- Compiling package regfile_sv_unit
# -- Importing package lc3b_types
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 18:51:26 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cccomp.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:51:26 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cccomp.sv 
# -- Compiling package cccomp_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cccomp
# 
# Top level modules:
# 	cccomp
# End time: 18:51:26 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/br_ctrl.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:51:26 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/br_ctrl.sv 
# -- Compiling package br_ctrl_sv_unit
# -- Importing package lc3b_types
# -- Compiling module br_ctrl
# 
# Top level modules:
# 	br_ctrl
# End time: 18:51:26 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/mdrmask.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:51:26 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/mdrmask.sv 
# -- Compiling package mdrmask_sv_unit
# -- Importing package lc3b_types
# -- Compiling module mdrmask
# 
# Top level modules:
# 	mdrmask
# End time: 18:51:26 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/srmask.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:51:26 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/srmask.sv 
# -- Compiling package srmask_sv_unit
# -- Importing package lc3b_types
# -- Compiling module srmask
# 
# Top level modules:
# 	srmask
# End time: 18:51:26 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/mem_enable_ctrl.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:51:26 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/mem_enable_ctrl.sv 
# -- Compiling package mem_enable_ctrl_sv_unit
# -- Importing package lc3b_types
# -- Compiling module mem_enable_ctrl
# 
# Top level modules:
# 	mem_enable_ctrl
# End time: 18:51:26 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/ldi_sti_control.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:51:26 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/ldi_sti_control.sv 
# -- Compiling package ldi_sti_control_sv_unit
# -- Importing package lc3b_types
# -- Compiling module ldi_sti_control
# 
# Top level modules:
# 	ldi_sti_control
# End time: 18:51:26 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/array.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:51:26 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/array.sv 
# -- Compiling package array_sv_unit
# -- Importing package lc3b_types
# -- Compiling module array
# 
# Top level modules:
# 	array
# End time: 18:51:27 on Mar 17,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/l2cache_datapath.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:51:27 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/l2cache_datapath.sv 
# -- Compiling package l2cache_datapath_sv_unit
# -- Importing package lc3b_types
# -- Compiling module l2cache_datapath
# 
# Top level modules:
# 	l2cache_datapath
# End time: 18:51:27 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache_datapath.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:51:27 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache_datapath.sv 
# -- Compiling package cache_datapath_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cache_datapath
# 
# Top level modules:
# 	cache_datapath
# End time: 18:51:27 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache_interconnect.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:51:27 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache_interconnect.sv 
# -- Compiling package cache_interconnect_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cache_interconnect
# 
# Top level modules:
# 	cache_interconnect
# End time: 18:51:27 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/datapath.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:51:27 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/datapath.sv 
# -- Compiling package datapath_sv_unit
# -- Importing package lc3b_types
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 18:51:27 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/l2cache.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:51:27 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/l2cache.sv 
# -- Compiling package l2cache_sv_unit
# -- Importing package lc3b_types
# -- Compiling module l2cache
# 
# Top level modules:
# 	l2cache
# End time: 18:51:27 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:51:27 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache.sv 
# -- Compiling package cache_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cache
# 
# Top level modules:
# 	cache
# End time: 18:51:27 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/mp3_tb.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:51:27 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/mp3_tb.sv 
# -- Compiling module mp3_tb
# 
# Top level modules:
# 	mp3_tb
# End time: 18:51:27 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/physical_memory.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:51:27 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/physical_memory.sv 
# -- Compiling module physical_memory
# 
# Top level modules:
# 	physical_memory
# End time: 18:51:27 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  mp3_tb
# vsim 
# Start time: 18:51:28 on Mar 17,2018
# Loading sv_std.std
# Loading work.mp3_tb
# Loading work.wishbone
# Loading work.lc3b_types
# Loading work.mp3_sv_unit
# Loading work.mp3
# Loading work.datapath_sv_unit
# Loading work.datapath
# Loading work.mux4
# Loading work.register
# Loading work.mux2
# Loading work.plus2
# Loading work.control_sv_unit
# Loading work.control_rom
# Loading work.regfile_sv_unit
# Loading work.regfile
# Loading work.adj_sv_unit
# Loading work.adj
# Loading work.sext
# Loading work.zext
# Loading work.mux8
# Loading work.alu_sv_unit
# Loading work.alu
# Loading work.srmask_sv_unit
# Loading work.srmask
# Loading work.zext_shift
# Loading work.mdrmask_sv_unit
# Loading work.mdrmask
# Loading work.ldi_sti_control_sv_unit
# Loading work.ldi_sti_control
# Loading work.cccomp_sv_unit
# Loading work.cccomp
# Loading work.gencc_sv_unit
# Loading work.gencc
# Loading work.br_ctrl_sv_unit
# Loading work.br_ctrl
# Loading work.mem_enable_ctrl_sv_unit
# Loading work.mem_enable_ctrl
# Loading work.cache_sv_unit
# Loading work.cache
# Loading work.cache_control
# Loading work.cache_datapath_sv_unit
# Loading work.cache_datapath
# Loading work.array_sv_unit
# Loading work.array
# Loading work.cpudatainmux_sv_unit
# Loading work.cpudatainmux
# Loading work.cache_interconnect_sv_unit
# Loading work.cache_interconnect
# Loading work.cache_interconnect_control
# Loading work.cache_interconnect_datapath_sv_unit
# Loading work.cache_interconnect_datapath
# Loading work.l2cache_sv_unit
# Loading work.l2cache
# Loading work.l2cache_control
# Loading work.l2cache_datapath_sv_unit
# Loading work.l2cache_datapath
# Loading work.l2array_sv_unit
# Loading work.l2array
# Loading work.physical_memory
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 20000 ns
# ** Error: (vsim-3601) Iteration limit reached at time 595 ns.
# Error in macro ./mp3_run_msim_rtl_verilog.do line 47
# invalid command name "IsSystemVerilogDPIInDesign"
#     while executing
# "::tcl_unknown IsSystemVerilogDPIInDesign"
#     ("uplevel" body line 1)
#     invoked from within
# "uplevel 1 ::tcl_unknown $args"
do mp3_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim LE vmap 10.3d Lib Mapping Utility 2014.10 Oct  7 2014
# vmap -modelsim_quiet work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/l2cache_control.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:52:08 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/l2cache_control.sv 
# -- Compiling module l2cache_control
# 
# Top level modules:
# 	l2cache_control
# End time: 18:52:08 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache_interconnect_control.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:52:08 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache_interconnect_control.sv 
# -- Compiling module cache_interconnect_control
# 
# Top level modules:
# 	cache_interconnect_control
# End time: 18:52:08 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache_control.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:52:08 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache_control.sv 
# -- Compiling module cache_control
# 
# Top level modules:
# 	cache_control
# End time: 18:52:08 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/wishbone.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:52:08 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/wishbone.sv 
# -- Compiling interface wishbone
# 
# Top level modules:
# 	--none--
# End time: 18:52:08 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/lc3b_types.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:52:08 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/lc3b_types.sv 
# -- Compiling package lc3b_types
# 
# Top level modules:
# 	--none--
# End time: 18:52:08 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/plus2.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:52:08 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/plus2.sv 
# -- Compiling module plus2
# 
# Top level modules:
# 	plus2
# End time: 18:52:08 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/register.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:52:08 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 18:52:08 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/mux.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:52:08 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/mux.sv 
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module mux8
# 
# Top level modules:
# 	mux2
# 	mux4
# 	mux8
# End time: 18:52:08 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/l2array.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:52:08 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/l2array.sv 
# -- Compiling package l2array_sv_unit
# -- Importing package lc3b_types
# -- Compiling module l2array
# 
# Top level modules:
# 	l2array
# End time: 18:52:09 on Mar 17,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cpudatainmux.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:52:09 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cpudatainmux.sv 
# -- Compiling package cpudatainmux_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cpudatainmux
# 
# Top level modules:
# 	cpudatainmux
# End time: 18:52:09 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache_interconnect_datapath.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:52:09 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache_interconnect_datapath.sv 
# -- Compiling package cache_interconnect_datapath_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cache_interconnect_datapath
# 
# Top level modules:
# 	cache_interconnect_datapath
# End time: 18:52:09 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/adj.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:52:09 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/adj.sv 
# -- Compiling package adj_sv_unit
# -- Importing package lc3b_types
# -- Compiling module adj
# -- Compiling module sext
# -- Compiling module zext
# -- Compiling module zext_shift
# 
# Top level modules:
# 	adj
# 	sext
# 	zext
# 	zext_shift
# End time: 18:52:09 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/alu.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:52:09 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/alu.sv 
# -- Compiling package alu_sv_unit
# -- Importing package lc3b_types
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 18:52:09 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/control.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:52:09 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/control.sv 
# -- Compiling package control_sv_unit
# -- Importing package lc3b_types
# -- Compiling module control_rom
# 
# Top level modules:
# 	control_rom
# End time: 18:52:09 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/gencc.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:52:09 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/gencc.sv 
# -- Compiling package gencc_sv_unit
# -- Importing package lc3b_types
# -- Compiling module gencc
# 
# Top level modules:
# 	gencc
# End time: 18:52:09 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/mp3.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:52:09 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/mp3.sv 
# -- Compiling package mp3_sv_unit
# -- Importing package lc3b_types
# -- Compiling module mp3
# 
# Top level modules:
# 	mp3
# End time: 18:52:09 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/regfile.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:52:09 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/regfile.sv 
# -- Compiling package regfile_sv_unit
# -- Importing package lc3b_types
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 18:52:09 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cccomp.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:52:09 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cccomp.sv 
# -- Compiling package cccomp_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cccomp
# 
# Top level modules:
# 	cccomp
# End time: 18:52:09 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/br_ctrl.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:52:09 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/br_ctrl.sv 
# -- Compiling package br_ctrl_sv_unit
# -- Importing package lc3b_types
# -- Compiling module br_ctrl
# 
# Top level modules:
# 	br_ctrl
# End time: 18:52:09 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/mdrmask.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:52:09 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/mdrmask.sv 
# -- Compiling package mdrmask_sv_unit
# -- Importing package lc3b_types
# -- Compiling module mdrmask
# 
# Top level modules:
# 	mdrmask
# End time: 18:52:09 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/srmask.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:52:09 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/srmask.sv 
# -- Compiling package srmask_sv_unit
# -- Importing package lc3b_types
# -- Compiling module srmask
# 
# Top level modules:
# 	srmask
# End time: 18:52:09 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/mem_enable_ctrl.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:52:09 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/mem_enable_ctrl.sv 
# -- Compiling package mem_enable_ctrl_sv_unit
# -- Importing package lc3b_types
# -- Compiling module mem_enable_ctrl
# 
# Top level modules:
# 	mem_enable_ctrl
# End time: 18:52:09 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/ldi_sti_control.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:52:09 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/ldi_sti_control.sv 
# -- Compiling package ldi_sti_control_sv_unit
# -- Importing package lc3b_types
# -- Compiling module ldi_sti_control
# 
# Top level modules:
# 	ldi_sti_control
# End time: 18:52:09 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/array.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:52:09 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/array.sv 
# -- Compiling package array_sv_unit
# -- Importing package lc3b_types
# -- Compiling module array
# 
# Top level modules:
# 	array
# End time: 18:52:09 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/l2cache_datapath.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:52:09 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/l2cache_datapath.sv 
# -- Compiling package l2cache_datapath_sv_unit
# -- Importing package lc3b_types
# -- Compiling module l2cache_datapath
# 
# Top level modules:
# 	l2cache_datapath
# End time: 18:52:10 on Mar 17,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache_datapath.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:52:10 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache_datapath.sv 
# -- Compiling package cache_datapath_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cache_datapath
# 
# Top level modules:
# 	cache_datapath
# End time: 18:52:10 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache_interconnect.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:52:10 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache_interconnect.sv 
# -- Compiling package cache_interconnect_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cache_interconnect
# 
# Top level modules:
# 	cache_interconnect
# End time: 18:52:10 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/datapath.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:52:10 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/datapath.sv 
# -- Compiling package datapath_sv_unit
# -- Importing package lc3b_types
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 18:52:10 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/l2cache.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:52:10 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/l2cache.sv 
# -- Compiling package l2cache_sv_unit
# -- Importing package lc3b_types
# -- Compiling module l2cache
# 
# Top level modules:
# 	l2cache
# End time: 18:52:10 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:52:10 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache.sv 
# -- Compiling package cache_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cache
# 
# Top level modules:
# 	cache
# End time: 18:52:10 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/mp3_tb.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:52:10 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/mp3_tb.sv 
# -- Compiling module mp3_tb
# 
# Top level modules:
# 	mp3_tb
# End time: 18:52:10 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/physical_memory.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:52:10 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/physical_memory.sv 
# -- Compiling module physical_memory
# 
# Top level modules:
# 	physical_memory
# End time: 18:52:10 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  mp3_tb
# vsim 
# Start time: 18:52:10 on Mar 17,2018
# Loading sv_std.std
# Loading work.mp3_tb
# Loading work.wishbone
# Loading work.lc3b_types
# Loading work.mp3_sv_unit
# Loading work.mp3
# Loading work.datapath_sv_unit
# Loading work.datapath
# Loading work.mux4
# Loading work.register
# Loading work.mux2
# Loading work.plus2
# Loading work.control_sv_unit
# Loading work.control_rom
# Loading work.regfile_sv_unit
# Loading work.regfile
# Loading work.adj_sv_unit
# Loading work.adj
# Loading work.sext
# Loading work.zext
# Loading work.mux8
# Loading work.alu_sv_unit
# Loading work.alu
# Loading work.srmask_sv_unit
# Loading work.srmask
# Loading work.zext_shift
# Loading work.mdrmask_sv_unit
# Loading work.mdrmask
# Loading work.ldi_sti_control_sv_unit
# Loading work.ldi_sti_control
# Loading work.cccomp_sv_unit
# Loading work.cccomp
# Loading work.gencc_sv_unit
# Loading work.gencc
# Loading work.br_ctrl_sv_unit
# Loading work.br_ctrl
# Loading work.mem_enable_ctrl_sv_unit
# Loading work.mem_enable_ctrl
# Loading work.cache_sv_unit
# Loading work.cache
# Loading work.cache_control
# Loading work.cache_datapath_sv_unit
# Loading work.cache_datapath
# Loading work.array_sv_unit
# Loading work.array
# Loading work.cpudatainmux_sv_unit
# Loading work.cpudatainmux
# Loading work.cache_interconnect_sv_unit
# Loading work.cache_interconnect
# Loading work.cache_interconnect_control
# Loading work.cache_interconnect_datapath_sv_unit
# Loading work.cache_interconnect_datapath
# Loading work.l2cache_sv_unit
# Loading work.l2cache
# Loading work.l2cache_control
# Loading work.l2cache_datapath_sv_unit
# Loading work.l2cache_datapath
# Loading work.l2array_sv_unit
# Loading work.l2array
# Loading work.physical_memory
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 20000 ns
# ** Error: (vsim-3601) Iteration limit reached at time 595 ns.
# Error in macro ./mp3_run_msim_rtl_verilog.do line 47
# invalid command name "IsSystemVerilogDPIInDesign"
#     while executing
# "::tcl_unknown IsSystemVerilogDPIInDesign"
#     ("uplevel" body line 1)
#     invoked from within
# "uplevel 1 ::tcl_unknown $args"
do mp3_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim LE vmap 10.3d Lib Mapping Utility 2014.10 Oct  7 2014
# vmap -modelsim_quiet work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/l2cache_control.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:57:29 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/l2cache_control.sv 
# -- Compiling module l2cache_control
# 
# Top level modules:
# 	l2cache_control
# End time: 18:57:29 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache_interconnect_control.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:57:29 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache_interconnect_control.sv 
# -- Compiling module cache_interconnect_control
# 
# Top level modules:
# 	cache_interconnect_control
# End time: 18:57:29 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache_control.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:57:29 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache_control.sv 
# -- Compiling module cache_control
# 
# Top level modules:
# 	cache_control
# End time: 18:57:29 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/wishbone.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:57:29 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/wishbone.sv 
# -- Compiling interface wishbone
# 
# Top level modules:
# 	--none--
# End time: 18:57:29 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/lc3b_types.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:57:29 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/lc3b_types.sv 
# -- Compiling package lc3b_types
# 
# Top level modules:
# 	--none--
# End time: 18:57:29 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/plus2.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:57:29 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/plus2.sv 
# -- Compiling module plus2
# 
# Top level modules:
# 	plus2
# End time: 18:57:29 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/register.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:57:29 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 18:57:29 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/mux.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:57:29 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/mux.sv 
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module mux8
# 
# Top level modules:
# 	mux2
# 	mux4
# 	mux8
# End time: 18:57:29 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/l2array.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:57:29 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/l2array.sv 
# -- Compiling package l2array_sv_unit
# -- Importing package lc3b_types
# -- Compiling module l2array
# 
# Top level modules:
# 	l2array
# End time: 18:57:29 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cpudatainmux.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:57:29 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cpudatainmux.sv 
# -- Compiling package cpudatainmux_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cpudatainmux
# 
# Top level modules:
# 	cpudatainmux
# End time: 18:57:29 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache_interconnect_datapath.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:57:29 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache_interconnect_datapath.sv 
# -- Compiling package cache_interconnect_datapath_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cache_interconnect_datapath
# 
# Top level modules:
# 	cache_interconnect_datapath
# End time: 18:57:29 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/adj.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:57:29 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/adj.sv 
# -- Compiling package adj_sv_unit
# -- Importing package lc3b_types
# -- Compiling module adj
# -- Compiling module sext
# -- Compiling module zext
# -- Compiling module zext_shift
# 
# Top level modules:
# 	adj
# 	sext
# 	zext
# 	zext_shift
# End time: 18:57:29 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/alu.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:57:29 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/alu.sv 
# -- Compiling package alu_sv_unit
# -- Importing package lc3b_types
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 18:57:30 on Mar 17,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/control.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:57:30 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/control.sv 
# -- Compiling package control_sv_unit
# -- Importing package lc3b_types
# -- Compiling module control_rom
# 
# Top level modules:
# 	control_rom
# End time: 18:57:30 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/gencc.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:57:30 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/gencc.sv 
# -- Compiling package gencc_sv_unit
# -- Importing package lc3b_types
# -- Compiling module gencc
# 
# Top level modules:
# 	gencc
# End time: 18:57:30 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/mp3.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:57:30 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/mp3.sv 
# -- Compiling package mp3_sv_unit
# -- Importing package lc3b_types
# -- Compiling module mp3
# 
# Top level modules:
# 	mp3
# End time: 18:57:30 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/regfile.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:57:30 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/regfile.sv 
# -- Compiling package regfile_sv_unit
# -- Importing package lc3b_types
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 18:57:30 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cccomp.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:57:30 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cccomp.sv 
# -- Compiling package cccomp_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cccomp
# 
# Top level modules:
# 	cccomp
# End time: 18:57:30 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/br_ctrl.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:57:30 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/br_ctrl.sv 
# -- Compiling package br_ctrl_sv_unit
# -- Importing package lc3b_types
# -- Compiling module br_ctrl
# 
# Top level modules:
# 	br_ctrl
# End time: 18:57:30 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/mdrmask.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:57:30 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/mdrmask.sv 
# -- Compiling package mdrmask_sv_unit
# -- Importing package lc3b_types
# -- Compiling module mdrmask
# 
# Top level modules:
# 	mdrmask
# End time: 18:57:30 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/srmask.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:57:30 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/srmask.sv 
# -- Compiling package srmask_sv_unit
# -- Importing package lc3b_types
# -- Compiling module srmask
# 
# Top level modules:
# 	srmask
# End time: 18:57:30 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/mem_enable_ctrl.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:57:30 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/mem_enable_ctrl.sv 
# -- Compiling package mem_enable_ctrl_sv_unit
# -- Importing package lc3b_types
# -- Compiling module mem_enable_ctrl
# 
# Top level modules:
# 	mem_enable_ctrl
# End time: 18:57:30 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/ldi_sti_control.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:57:30 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/ldi_sti_control.sv 
# -- Compiling package ldi_sti_control_sv_unit
# -- Importing package lc3b_types
# -- Compiling module ldi_sti_control
# 
# Top level modules:
# 	ldi_sti_control
# End time: 18:57:30 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/array.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:57:30 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/array.sv 
# -- Compiling package array_sv_unit
# -- Importing package lc3b_types
# -- Compiling module array
# 
# Top level modules:
# 	array
# End time: 18:57:30 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/l2cache_datapath.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:57:30 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/l2cache_datapath.sv 
# -- Compiling package l2cache_datapath_sv_unit
# -- Importing package lc3b_types
# -- Compiling module l2cache_datapath
# 
# Top level modules:
# 	l2cache_datapath
# End time: 18:57:30 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache_datapath.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:57:30 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache_datapath.sv 
# -- Compiling package cache_datapath_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cache_datapath
# 
# Top level modules:
# 	cache_datapath
# End time: 18:57:30 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache_interconnect.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:57:30 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache_interconnect.sv 
# -- Compiling package cache_interconnect_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cache_interconnect
# 
# Top level modules:
# 	cache_interconnect
# End time: 18:57:30 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/datapath.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:57:30 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/datapath.sv 
# -- Compiling package datapath_sv_unit
# -- Importing package lc3b_types
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 18:57:30 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/l2cache.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:57:30 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/l2cache.sv 
# -- Compiling package l2cache_sv_unit
# -- Importing package lc3b_types
# -- Compiling module l2cache
# 
# Top level modules:
# 	l2cache
# End time: 18:57:31 on Mar 17,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:57:31 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache.sv 
# -- Compiling package cache_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cache
# 
# Top level modules:
# 	cache
# End time: 18:57:31 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/mp3_tb.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:57:31 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/mp3_tb.sv 
# -- Compiling module mp3_tb
# 
# Top level modules:
# 	mp3_tb
# End time: 18:57:31 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/physical_memory.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:57:31 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/physical_memory.sv 
# -- Compiling module physical_memory
# 
# Top level modules:
# 	physical_memory
# End time: 18:57:31 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  mp3_tb
# vsim 
# Start time: 18:57:31 on Mar 17,2018
# Loading sv_std.std
# Loading work.mp3_tb
# Loading work.wishbone
# Loading work.lc3b_types
# Loading work.mp3_sv_unit
# Loading work.mp3
# Loading work.datapath_sv_unit
# Loading work.datapath
# Loading work.mux4
# Loading work.register
# Loading work.mux2
# Loading work.plus2
# Loading work.control_sv_unit
# Loading work.control_rom
# Loading work.regfile_sv_unit
# Loading work.regfile
# Loading work.adj_sv_unit
# Loading work.adj
# Loading work.sext
# Loading work.zext
# Loading work.mux8
# Loading work.alu_sv_unit
# Loading work.alu
# Loading work.srmask_sv_unit
# Loading work.srmask
# Loading work.zext_shift
# Loading work.mdrmask_sv_unit
# Loading work.mdrmask
# Loading work.ldi_sti_control_sv_unit
# Loading work.ldi_sti_control
# Loading work.cccomp_sv_unit
# Loading work.cccomp
# Loading work.gencc_sv_unit
# Loading work.gencc
# Loading work.br_ctrl_sv_unit
# Loading work.br_ctrl
# Loading work.mem_enable_ctrl_sv_unit
# Loading work.mem_enable_ctrl
# Loading work.cache_sv_unit
# Loading work.cache
# Loading work.cache_control
# Loading work.cache_datapath_sv_unit
# Loading work.cache_datapath
# Loading work.array_sv_unit
# Loading work.array
# Loading work.cpudatainmux_sv_unit
# Loading work.cpudatainmux
# Loading work.cache_interconnect_sv_unit
# Loading work.cache_interconnect
# Loading work.cache_interconnect_control
# Loading work.cache_interconnect_datapath_sv_unit
# Loading work.cache_interconnect_datapath
# Loading work.l2cache_sv_unit
# Loading work.l2cache
# Loading work.l2cache_control
# Loading work.l2cache_datapath_sv_unit
# Loading work.l2cache_datapath
# Loading work.l2array_sv_unit
# Loading work.l2array
# Loading work.physical_memory
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 20000 ns
# ** Error: (vsim-3601) Iteration limit reached at time 595 ns.
# Error in macro ./mp3_run_msim_rtl_verilog.do line 47
# invalid command name "IsSystemVerilogDPIInDesign"
#     while executing
# "::tcl_unknown IsSystemVerilogDPIInDesign"
#     ("uplevel" body line 1)
#     invoked from within
# "uplevel 1 ::tcl_unknown $args"
do mp3_run_msim_rtl_verilog.do -profile
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim LE vmap 10.3d Lib Mapping Utility 2014.10 Oct  7 2014
# vmap -modelsim_quiet work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/l2cache_control.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:58:49 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/l2cache_control.sv 
# -- Compiling module l2cache_control
# 
# Top level modules:
# 	l2cache_control
# End time: 18:58:50 on Mar 17,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache_interconnect_control.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:58:50 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache_interconnect_control.sv 
# -- Compiling module cache_interconnect_control
# 
# Top level modules:
# 	cache_interconnect_control
# End time: 18:58:50 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache_control.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:58:50 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache_control.sv 
# -- Compiling module cache_control
# 
# Top level modules:
# 	cache_control
# End time: 18:58:50 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/wishbone.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:58:50 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/wishbone.sv 
# -- Compiling interface wishbone
# 
# Top level modules:
# 	--none--
# End time: 18:58:50 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/lc3b_types.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:58:50 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/lc3b_types.sv 
# -- Compiling package lc3b_types
# 
# Top level modules:
# 	--none--
# End time: 18:58:50 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/plus2.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:58:50 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/plus2.sv 
# -- Compiling module plus2
# 
# Top level modules:
# 	plus2
# End time: 18:58:50 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/register.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:58:50 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 18:58:50 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/mux.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:58:50 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/mux.sv 
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module mux8
# 
# Top level modules:
# 	mux2
# 	mux4
# 	mux8
# End time: 18:58:50 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/l2array.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:58:50 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/l2array.sv 
# -- Compiling package l2array_sv_unit
# -- Importing package lc3b_types
# -- Compiling module l2array
# 
# Top level modules:
# 	l2array
# End time: 18:58:50 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cpudatainmux.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:58:50 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cpudatainmux.sv 
# -- Compiling package cpudatainmux_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cpudatainmux
# 
# Top level modules:
# 	cpudatainmux
# End time: 18:58:50 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache_interconnect_datapath.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:58:50 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache_interconnect_datapath.sv 
# -- Compiling package cache_interconnect_datapath_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cache_interconnect_datapath
# 
# Top level modules:
# 	cache_interconnect_datapath
# End time: 18:58:50 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/adj.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:58:50 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/adj.sv 
# -- Compiling package adj_sv_unit
# -- Importing package lc3b_types
# -- Compiling module adj
# -- Compiling module sext
# -- Compiling module zext
# -- Compiling module zext_shift
# 
# Top level modules:
# 	adj
# 	sext
# 	zext
# 	zext_shift
# End time: 18:58:50 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/alu.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:58:50 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/alu.sv 
# -- Compiling package alu_sv_unit
# -- Importing package lc3b_types
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 18:58:50 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/control.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:58:50 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/control.sv 
# -- Compiling package control_sv_unit
# -- Importing package lc3b_types
# -- Compiling module control_rom
# 
# Top level modules:
# 	control_rom
# End time: 18:58:50 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/gencc.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:58:50 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/gencc.sv 
# -- Compiling package gencc_sv_unit
# -- Importing package lc3b_types
# -- Compiling module gencc
# 
# Top level modules:
# 	gencc
# End time: 18:58:50 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/mp3.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:58:50 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/mp3.sv 
# -- Compiling package mp3_sv_unit
# -- Importing package lc3b_types
# -- Compiling module mp3
# 
# Top level modules:
# 	mp3
# End time: 18:58:51 on Mar 17,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/regfile.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:58:51 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/regfile.sv 
# -- Compiling package regfile_sv_unit
# -- Importing package lc3b_types
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 18:58:51 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cccomp.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:58:51 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cccomp.sv 
# -- Compiling package cccomp_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cccomp
# 
# Top level modules:
# 	cccomp
# End time: 18:58:51 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/br_ctrl.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:58:51 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/br_ctrl.sv 
# -- Compiling package br_ctrl_sv_unit
# -- Importing package lc3b_types
# -- Compiling module br_ctrl
# 
# Top level modules:
# 	br_ctrl
# End time: 18:58:51 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/mdrmask.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:58:51 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/mdrmask.sv 
# -- Compiling package mdrmask_sv_unit
# -- Importing package lc3b_types
# -- Compiling module mdrmask
# 
# Top level modules:
# 	mdrmask
# End time: 18:58:51 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/srmask.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:58:51 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/srmask.sv 
# -- Compiling package srmask_sv_unit
# -- Importing package lc3b_types
# -- Compiling module srmask
# 
# Top level modules:
# 	srmask
# End time: 18:58:51 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/mem_enable_ctrl.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:58:51 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/mem_enable_ctrl.sv 
# -- Compiling package mem_enable_ctrl_sv_unit
# -- Importing package lc3b_types
# -- Compiling module mem_enable_ctrl
# 
# Top level modules:
# 	mem_enable_ctrl
# End time: 18:58:51 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/ldi_sti_control.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:58:51 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/ldi_sti_control.sv 
# -- Compiling package ldi_sti_control_sv_unit
# -- Importing package lc3b_types
# -- Compiling module ldi_sti_control
# 
# Top level modules:
# 	ldi_sti_control
# End time: 18:58:51 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/array.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:58:51 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/array.sv 
# -- Compiling package array_sv_unit
# -- Importing package lc3b_types
# -- Compiling module array
# 
# Top level modules:
# 	array
# End time: 18:58:51 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/l2cache_datapath.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:58:51 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/l2cache_datapath.sv 
# -- Compiling package l2cache_datapath_sv_unit
# -- Importing package lc3b_types
# -- Compiling module l2cache_datapath
# 
# Top level modules:
# 	l2cache_datapath
# End time: 18:58:51 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache_datapath.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:58:51 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache_datapath.sv 
# -- Compiling package cache_datapath_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cache_datapath
# 
# Top level modules:
# 	cache_datapath
# End time: 18:58:51 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache_interconnect.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:58:51 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache_interconnect.sv 
# -- Compiling package cache_interconnect_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cache_interconnect
# 
# Top level modules:
# 	cache_interconnect
# End time: 18:58:51 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/datapath.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:58:51 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/datapath.sv 
# -- Compiling package datapath_sv_unit
# -- Importing package lc3b_types
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 18:58:51 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/l2cache.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:58:51 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/l2cache.sv 
# -- Compiling package l2cache_sv_unit
# -- Importing package lc3b_types
# -- Compiling module l2cache
# 
# Top level modules:
# 	l2cache
# End time: 18:58:51 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:58:51 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache.sv 
# -- Compiling package cache_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cache
# 
# Top level modules:
# 	cache
# End time: 18:58:51 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/mp3_tb.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:58:51 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/mp3_tb.sv 
# -- Compiling module mp3_tb
# 
# Top level modules:
# 	mp3_tb
# End time: 18:58:51 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/physical_memory.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:58:51 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/physical_memory.sv 
# -- Compiling module physical_memory
# 
# Top level modules:
# 	physical_memory
# End time: 18:58:51 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  mp3_tb
# vsim 
# Start time: 18:58:52 on Mar 17,2018
# Loading sv_std.std
# Loading work.mp3_tb
# Loading work.wishbone
# Loading work.lc3b_types
# Loading work.mp3_sv_unit
# Loading work.mp3
# Loading work.datapath_sv_unit
# Loading work.datapath
# Loading work.mux4
# Loading work.register
# Loading work.mux2
# Loading work.plus2
# Loading work.control_sv_unit
# Loading work.control_rom
# Loading work.regfile_sv_unit
# Loading work.regfile
# Loading work.adj_sv_unit
# Loading work.adj
# Loading work.sext
# Loading work.zext
# Loading work.mux8
# Loading work.alu_sv_unit
# Loading work.alu
# Loading work.srmask_sv_unit
# Loading work.srmask
# Loading work.zext_shift
# Loading work.mdrmask_sv_unit
# Loading work.mdrmask
# Loading work.ldi_sti_control_sv_unit
# Loading work.ldi_sti_control
# Loading work.cccomp_sv_unit
# Loading work.cccomp
# Loading work.gencc_sv_unit
# Loading work.gencc
# Loading work.br_ctrl_sv_unit
# Loading work.br_ctrl
# Loading work.mem_enable_ctrl_sv_unit
# Loading work.mem_enable_ctrl
# Loading work.cache_sv_unit
# Loading work.cache
# Loading work.cache_control
# Loading work.cache_datapath_sv_unit
# Loading work.cache_datapath
# Loading work.array_sv_unit
# Loading work.array
# Loading work.cpudatainmux_sv_unit
# Loading work.cpudatainmux
# Loading work.cache_interconnect_sv_unit
# Loading work.cache_interconnect
# Loading work.cache_interconnect_control
# Loading work.cache_interconnect_datapath_sv_unit
# Loading work.cache_interconnect_datapath
# Loading work.l2cache_sv_unit
# Loading work.l2cache
# Loading work.l2cache_control
# Loading work.l2cache_datapath_sv_unit
# Loading work.l2cache_datapath
# Loading work.l2array_sv_unit
# Loading work.l2array
# Loading work.physical_memory
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 20000 ns
# ** Error: (vsim-3601) Iteration limit reached at time 595 ns.
# Error in macro ./mp3_run_msim_rtl_verilog.do line 47
# invalid command name "IsSystemVerilogDPIInDesign"
#     while executing
# "::tcl_unknown IsSystemVerilogDPIInDesign"
#     ("uplevel" body line 1)
#     invoked from within
# "uplevel 1 ::tcl_unknown $args"
do mp3_run_msim_rtl_verilog.do -profile
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim LE vmap 10.3d Lib Mapping Utility 2014.10 Oct  7 2014
# vmap -modelsim_quiet work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/l2cache_control.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 19:09:09 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/l2cache_control.sv 
# -- Compiling module l2cache_control
# 
# Top level modules:
# 	l2cache_control
# End time: 19:09:09 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache_interconnect_control.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 19:09:09 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache_interconnect_control.sv 
# -- Compiling module cache_interconnect_control
# 
# Top level modules:
# 	cache_interconnect_control
# End time: 19:09:09 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache_control.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 19:09:09 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache_control.sv 
# -- Compiling module cache_control
# 
# Top level modules:
# 	cache_control
# End time: 19:09:09 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/wishbone.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 19:09:09 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/wishbone.sv 
# -- Compiling interface wishbone
# 
# Top level modules:
# 	--none--
# End time: 19:09:09 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/lc3b_types.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 19:09:09 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/lc3b_types.sv 
# -- Compiling package lc3b_types
# 
# Top level modules:
# 	--none--
# End time: 19:09:09 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/plus2.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 19:09:09 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/plus2.sv 
# -- Compiling module plus2
# 
# Top level modules:
# 	plus2
# End time: 19:09:09 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/register.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 19:09:09 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 19:09:10 on Mar 17,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/mux.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 19:09:10 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/mux.sv 
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module mux8
# 
# Top level modules:
# 	mux2
# 	mux4
# 	mux8
# End time: 19:09:10 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/l2array.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 19:09:10 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/l2array.sv 
# -- Compiling package l2array_sv_unit
# -- Importing package lc3b_types
# -- Compiling module l2array
# 
# Top level modules:
# 	l2array
# End time: 19:09:10 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cpudatainmux.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 19:09:10 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cpudatainmux.sv 
# -- Compiling package cpudatainmux_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cpudatainmux
# 
# Top level modules:
# 	cpudatainmux
# End time: 19:09:10 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache_interconnect_datapath.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 19:09:10 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache_interconnect_datapath.sv 
# -- Compiling package cache_interconnect_datapath_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cache_interconnect_datapath
# 
# Top level modules:
# 	cache_interconnect_datapath
# End time: 19:09:10 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/adj.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 19:09:10 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/adj.sv 
# -- Compiling package adj_sv_unit
# -- Importing package lc3b_types
# -- Compiling module adj
# -- Compiling module sext
# -- Compiling module zext
# -- Compiling module zext_shift
# 
# Top level modules:
# 	adj
# 	sext
# 	zext
# 	zext_shift
# End time: 19:09:10 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/alu.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 19:09:10 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/alu.sv 
# -- Compiling package alu_sv_unit
# -- Importing package lc3b_types
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 19:09:10 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/control.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 19:09:10 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/control.sv 
# -- Compiling package control_sv_unit
# -- Importing package lc3b_types
# -- Compiling module control_rom
# 
# Top level modules:
# 	control_rom
# End time: 19:09:10 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/gencc.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 19:09:10 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/gencc.sv 
# -- Compiling package gencc_sv_unit
# -- Importing package lc3b_types
# -- Compiling module gencc
# 
# Top level modules:
# 	gencc
# End time: 19:09:10 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/mp3.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 19:09:10 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/mp3.sv 
# -- Compiling package mp3_sv_unit
# -- Importing package lc3b_types
# -- Compiling module mp3
# 
# Top level modules:
# 	mp3
# End time: 19:09:10 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/regfile.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 19:09:10 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/regfile.sv 
# -- Compiling package regfile_sv_unit
# -- Importing package lc3b_types
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 19:09:10 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cccomp.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 19:09:10 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cccomp.sv 
# -- Compiling package cccomp_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cccomp
# 
# Top level modules:
# 	cccomp
# End time: 19:09:10 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/br_ctrl.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 19:09:10 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/br_ctrl.sv 
# -- Compiling package br_ctrl_sv_unit
# -- Importing package lc3b_types
# -- Compiling module br_ctrl
# 
# Top level modules:
# 	br_ctrl
# End time: 19:09:10 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/mdrmask.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 19:09:10 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/mdrmask.sv 
# -- Compiling package mdrmask_sv_unit
# -- Importing package lc3b_types
# -- Compiling module mdrmask
# 
# Top level modules:
# 	mdrmask
# End time: 19:09:10 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/srmask.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 19:09:10 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/srmask.sv 
# -- Compiling package srmask_sv_unit
# -- Importing package lc3b_types
# -- Compiling module srmask
# 
# Top level modules:
# 	srmask
# End time: 19:09:10 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/mem_enable_ctrl.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 19:09:10 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/mem_enable_ctrl.sv 
# -- Compiling package mem_enable_ctrl_sv_unit
# -- Importing package lc3b_types
# -- Compiling module mem_enable_ctrl
# 
# Top level modules:
# 	mem_enable_ctrl
# End time: 19:09:10 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/ldi_sti_control.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 19:09:10 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/ldi_sti_control.sv 
# -- Compiling package ldi_sti_control_sv_unit
# -- Importing package lc3b_types
# -- Compiling module ldi_sti_control
# 
# Top level modules:
# 	ldi_sti_control
# End time: 19:09:11 on Mar 17,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/array.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 19:09:11 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/array.sv 
# -- Compiling package array_sv_unit
# -- Importing package lc3b_types
# -- Compiling module array
# 
# Top level modules:
# 	array
# End time: 19:09:11 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/l2cache_datapath.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 19:09:11 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/l2cache_datapath.sv 
# -- Compiling package l2cache_datapath_sv_unit
# -- Importing package lc3b_types
# -- Compiling module l2cache_datapath
# 
# Top level modules:
# 	l2cache_datapath
# End time: 19:09:11 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache_datapath.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 19:09:11 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache_datapath.sv 
# -- Compiling package cache_datapath_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cache_datapath
# 
# Top level modules:
# 	cache_datapath
# End time: 19:09:11 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache_interconnect.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 19:09:11 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache_interconnect.sv 
# -- Compiling package cache_interconnect_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cache_interconnect
# 
# Top level modules:
# 	cache_interconnect
# End time: 19:09:11 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/datapath.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 19:09:11 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/datapath.sv 
# -- Compiling package datapath_sv_unit
# -- Importing package lc3b_types
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 19:09:11 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/l2cache.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 19:09:11 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/l2cache.sv 
# -- Compiling package l2cache_sv_unit
# -- Importing package lc3b_types
# -- Compiling module l2cache
# 
# Top level modules:
# 	l2cache
# End time: 19:09:11 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 19:09:11 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache.sv 
# -- Compiling package cache_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cache
# 
# Top level modules:
# 	cache
# End time: 19:09:11 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/mp3_tb.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 19:09:11 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/mp3_tb.sv 
# -- Compiling module mp3_tb
# 
# Top level modules:
# 	mp3_tb
# End time: 19:09:11 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/physical_memory.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 19:09:11 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/physical_memory.sv 
# -- Compiling module physical_memory
# 
# Top level modules:
# 	physical_memory
# End time: 19:09:11 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  mp3_tb
# vsim 
# Start time: 19:09:12 on Mar 17,2018
# Loading sv_std.std
# Loading work.mp3_tb
# Loading work.wishbone
# Loading work.lc3b_types
# Loading work.mp3_sv_unit
# Loading work.mp3
# Loading work.datapath_sv_unit
# Loading work.datapath
# Loading work.mux4
# Loading work.register
# Loading work.mux2
# Loading work.plus2
# Loading work.control_sv_unit
# Loading work.control_rom
# Loading work.regfile_sv_unit
# Loading work.regfile
# Loading work.adj_sv_unit
# Loading work.adj
# Loading work.sext
# Loading work.zext
# Loading work.mux8
# Loading work.alu_sv_unit
# Loading work.alu
# Loading work.srmask_sv_unit
# Loading work.srmask
# Loading work.zext_shift
# Loading work.mdrmask_sv_unit
# Loading work.mdrmask
# Loading work.ldi_sti_control_sv_unit
# Loading work.ldi_sti_control
# Loading work.cccomp_sv_unit
# Loading work.cccomp
# Loading work.gencc_sv_unit
# Loading work.gencc
# Loading work.br_ctrl_sv_unit
# Loading work.br_ctrl
# Loading work.mem_enable_ctrl_sv_unit
# Loading work.mem_enable_ctrl
# Loading work.cache_sv_unit
# Loading work.cache
# Loading work.cache_control
# Loading work.cache_datapath_sv_unit
# Loading work.cache_datapath
# Loading work.array_sv_unit
# Loading work.array
# Loading work.cpudatainmux_sv_unit
# Loading work.cpudatainmux
# Loading work.cache_interconnect_sv_unit
# Loading work.cache_interconnect
# Loading work.cache_interconnect_control
# Loading work.cache_interconnect_datapath_sv_unit
# Loading work.cache_interconnect_datapath
# Loading work.l2cache_sv_unit
# Loading work.l2cache
# Loading work.l2cache_control
# Loading work.l2cache_datapath_sv_unit
# Loading work.l2cache_datapath
# Loading work.l2array_sv_unit
# Loading work.l2array
# Loading work.physical_memory
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 20000 ns
# ** Error: (vsim-3601) Iteration limit reached at time 15845 ns.
# Error in macro ./mp3_run_msim_rtl_verilog.do line 47
# invalid command name "IsSystemVerilogDPIInDesign"
#     while executing
# "::tcl_unknown IsSystemVerilogDPIInDesign"
#     ("uplevel" body line 1)
#     invoked from within
# "uplevel 1 ::tcl_unknown $args"
do mp3_run_msim_rtl_verilog.do -profile
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim LE vmap 10.3d Lib Mapping Utility 2014.10 Oct  7 2014
# vmap -modelsim_quiet work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/l2cache_control.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 19:10:18 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/l2cache_control.sv 
# -- Compiling module l2cache_control
# 
# Top level modules:
# 	l2cache_control
# End time: 19:10:18 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache_interconnect_control.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 19:10:18 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache_interconnect_control.sv 
# -- Compiling module cache_interconnect_control
# 
# Top level modules:
# 	cache_interconnect_control
# End time: 19:10:18 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache_control.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 19:10:18 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache_control.sv 
# -- Compiling module cache_control
# 
# Top level modules:
# 	cache_control
# End time: 19:10:18 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/wishbone.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 19:10:18 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/wishbone.sv 
# -- Compiling interface wishbone
# 
# Top level modules:
# 	--none--
# End time: 19:10:18 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/lc3b_types.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 19:10:18 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/lc3b_types.sv 
# -- Compiling package lc3b_types
# 
# Top level modules:
# 	--none--
# End time: 19:10:18 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/plus2.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 19:10:18 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/plus2.sv 
# -- Compiling module plus2
# 
# Top level modules:
# 	plus2
# End time: 19:10:18 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/register.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 19:10:18 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 19:10:19 on Mar 17,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/mux.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 19:10:19 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/mux.sv 
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module mux8
# 
# Top level modules:
# 	mux2
# 	mux4
# 	mux8
# End time: 19:10:19 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/l2array.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 19:10:19 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/l2array.sv 
# -- Compiling package l2array_sv_unit
# -- Importing package lc3b_types
# -- Compiling module l2array
# 
# Top level modules:
# 	l2array
# End time: 19:10:19 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cpudatainmux.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 19:10:19 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cpudatainmux.sv 
# -- Compiling package cpudatainmux_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cpudatainmux
# 
# Top level modules:
# 	cpudatainmux
# End time: 19:10:19 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache_interconnect_datapath.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 19:10:19 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache_interconnect_datapath.sv 
# -- Compiling package cache_interconnect_datapath_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cache_interconnect_datapath
# 
# Top level modules:
# 	cache_interconnect_datapath
# End time: 19:10:19 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/adj.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 19:10:19 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/adj.sv 
# -- Compiling package adj_sv_unit
# -- Importing package lc3b_types
# -- Compiling module adj
# -- Compiling module sext
# -- Compiling module zext
# -- Compiling module zext_shift
# 
# Top level modules:
# 	adj
# 	sext
# 	zext
# 	zext_shift
# End time: 19:10:19 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/alu.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 19:10:19 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/alu.sv 
# -- Compiling package alu_sv_unit
# -- Importing package lc3b_types
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 19:10:19 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/control.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 19:10:19 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/control.sv 
# -- Compiling package control_sv_unit
# -- Importing package lc3b_types
# -- Compiling module control_rom
# 
# Top level modules:
# 	control_rom
# End time: 19:10:19 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/gencc.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 19:10:19 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/gencc.sv 
# -- Compiling package gencc_sv_unit
# -- Importing package lc3b_types
# -- Compiling module gencc
# 
# Top level modules:
# 	gencc
# End time: 19:10:19 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/mp3.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 19:10:19 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/mp3.sv 
# -- Compiling package mp3_sv_unit
# -- Importing package lc3b_types
# -- Compiling module mp3
# 
# Top level modules:
# 	mp3
# End time: 19:10:19 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/regfile.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 19:10:19 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/regfile.sv 
# -- Compiling package regfile_sv_unit
# -- Importing package lc3b_types
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 19:10:19 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cccomp.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 19:10:19 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cccomp.sv 
# -- Compiling package cccomp_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cccomp
# 
# Top level modules:
# 	cccomp
# End time: 19:10:19 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/br_ctrl.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 19:10:19 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/br_ctrl.sv 
# -- Compiling package br_ctrl_sv_unit
# -- Importing package lc3b_types
# -- Compiling module br_ctrl
# 
# Top level modules:
# 	br_ctrl
# End time: 19:10:19 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/mdrmask.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 19:10:19 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/mdrmask.sv 
# -- Compiling package mdrmask_sv_unit
# -- Importing package lc3b_types
# -- Compiling module mdrmask
# 
# Top level modules:
# 	mdrmask
# End time: 19:10:19 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/srmask.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 19:10:19 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/srmask.sv 
# -- Compiling package srmask_sv_unit
# -- Importing package lc3b_types
# -- Compiling module srmask
# 
# Top level modules:
# 	srmask
# End time: 19:10:19 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/mem_enable_ctrl.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 19:10:19 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/mem_enable_ctrl.sv 
# -- Compiling package mem_enable_ctrl_sv_unit
# -- Importing package lc3b_types
# -- Compiling module mem_enable_ctrl
# 
# Top level modules:
# 	mem_enable_ctrl
# End time: 19:10:19 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/ldi_sti_control.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 19:10:19 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/ldi_sti_control.sv 
# -- Compiling package ldi_sti_control_sv_unit
# -- Importing package lc3b_types
# -- Compiling module ldi_sti_control
# 
# Top level modules:
# 	ldi_sti_control
# End time: 19:10:19 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/array.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 19:10:19 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/array.sv 
# -- Compiling package array_sv_unit
# -- Importing package lc3b_types
# -- Compiling module array
# 
# Top level modules:
# 	array
# End time: 19:10:20 on Mar 17,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/l2cache_datapath.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 19:10:20 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/l2cache_datapath.sv 
# -- Compiling package l2cache_datapath_sv_unit
# -- Importing package lc3b_types
# -- Compiling module l2cache_datapath
# 
# Top level modules:
# 	l2cache_datapath
# End time: 19:10:20 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache_datapath.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 19:10:20 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache_datapath.sv 
# -- Compiling package cache_datapath_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cache_datapath
# 
# Top level modules:
# 	cache_datapath
# End time: 19:10:20 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache_interconnect.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 19:10:20 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache_interconnect.sv 
# -- Compiling package cache_interconnect_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cache_interconnect
# 
# Top level modules:
# 	cache_interconnect
# End time: 19:10:20 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/datapath.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 19:10:20 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/datapath.sv 
# -- Compiling package datapath_sv_unit
# -- Importing package lc3b_types
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 19:10:20 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/l2cache.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 19:10:20 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/l2cache.sv 
# -- Compiling package l2cache_sv_unit
# -- Importing package lc3b_types
# -- Compiling module l2cache
# 
# Top level modules:
# 	l2cache
# End time: 19:10:20 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/cache.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 19:10:20 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/cache.sv 
# -- Compiling package cache_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cache
# 
# Top level modules:
# 	cache
# End time: 19:10:20 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/mp3_tb.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 19:10:20 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/mp3_tb.sv 
# -- Compiling module mp3_tb
# 
# Top level modules:
# 	mp3_tb
# End time: 19:10:20 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/rding4/ece411/cachemoneyrecords {/home/rding4/ece411/cachemoneyrecords/physical_memory.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 19:10:20 on Mar 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rding4/ece411/cachemoneyrecords" /home/rding4/ece411/cachemoneyrecords/physical_memory.sv 
# -- Compiling module physical_memory
# 
# Top level modules:
# 	physical_memory
# End time: 19:10:20 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  mp3_tb
# vsim 
# Start time: 19:10:20 on Mar 17,2018
# Loading sv_std.std
# Loading work.mp3_tb
# Loading work.wishbone
# Loading work.lc3b_types
# Loading work.mp3_sv_unit
# Loading work.mp3
# Loading work.datapath_sv_unit
# Loading work.datapath
# Loading work.mux4
# Loading work.register
# Loading work.plus2
# Loading work.mux2
# Loading work.control_sv_unit
# Loading work.control_rom
# Loading work.regfile_sv_unit
# Loading work.regfile
# Loading work.adj_sv_unit
# Loading work.adj
# Loading work.sext
# Loading work.zext
# Loading work.mux8
# Loading work.alu_sv_unit
# Loading work.alu
# Loading work.srmask_sv_unit
# Loading work.srmask
# Loading work.zext_shift
# Loading work.mdrmask_sv_unit
# Loading work.mdrmask
# Loading work.ldi_sti_control_sv_unit
# Loading work.ldi_sti_control
# Loading work.cccomp_sv_unit
# Loading work.cccomp
# Loading work.gencc_sv_unit
# Loading work.gencc
# Loading work.br_ctrl_sv_unit
# Loading work.br_ctrl
# Loading work.mem_enable_ctrl_sv_unit
# Loading work.mem_enable_ctrl
# Loading work.cache_sv_unit
# Loading work.cache
# Loading work.cache_control
# Loading work.cache_datapath_sv_unit
# Loading work.cache_datapath
# Loading work.array_sv_unit
# Loading work.array
# Loading work.cpudatainmux_sv_unit
# Loading work.cpudatainmux
# Loading work.cache_interconnect_sv_unit
# Loading work.cache_interconnect
# Loading work.cache_interconnect_control
# Loading work.cache_interconnect_datapath_sv_unit
# Loading work.cache_interconnect_datapath
# Loading work.l2cache_sv_unit
# Loading work.l2cache
# Loading work.l2cache_control
# Loading work.l2cache_datapath_sv_unit
# Loading work.l2cache_datapath
# Loading work.l2array_sv_unit
# Loading work.l2array
# Loading work.physical_memory
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 20000 ns
do wave.do
# ** Error: (vish-4014) No objects found matching '/mp3_tb/dut/datapath/pcmar/load'.
# Executing ONERROR command at macro ./wave.do line 6
# ** Error: (vish-4014) No objects found matching '/mp3_tb/dut/datapath/pcmar/in'.
# Executing ONERROR command at macro ./wave.do line 7
# ** Error: (vish-4014) No objects found matching '/mp3_tb/dut/datapath/pcmar/out'.
# Executing ONERROR command at macro ./wave.do line 8
restart -f; run 8000ns
# Loading sv_std.std
# Loading work.mp3_tb
# Loading work.wishbone
# Loading work.lc3b_types
# Loading work.mp3_sv_unit
# Loading work.mp3
# Loading work.datapath_sv_unit
# Loading work.datapath
# Loading work.mux4
# Loading work.register
# Loading work.plus2
# Loading work.mux2
# Loading work.control_sv_unit
# Loading work.control_rom
# Loading work.regfile_sv_unit
# Loading work.regfile
# Loading work.adj_sv_unit
# Loading work.adj
# Loading work.sext
# Loading work.zext
# Loading work.mux8
# Loading work.alu_sv_unit
# Loading work.alu
# Loading work.srmask_sv_unit
# Loading work.srmask
# Loading work.zext_shift
# Loading work.mdrmask_sv_unit
# Loading work.mdrmask
# Loading work.ldi_sti_control_sv_unit
# Loading work.ldi_sti_control
# Loading work.cccomp_sv_unit
# Loading work.cccomp
# Loading work.gencc_sv_unit
# Loading work.gencc
# Loading work.br_ctrl_sv_unit
# Loading work.br_ctrl
# Loading work.mem_enable_ctrl_sv_unit
# Loading work.mem_enable_ctrl
# Loading work.cache_sv_unit
# Loading work.cache
# Loading work.cache_control
# Loading work.cache_datapath_sv_unit
# Loading work.cache_datapath
# Loading work.array_sv_unit
# Loading work.array
# Loading work.cpudatainmux_sv_unit
# Loading work.cpudatainmux
# Loading work.cache_interconnect_sv_unit
# Loading work.cache_interconnect
# Loading work.cache_interconnect_control
# Loading work.cache_interconnect_datapath_sv_unit
# Loading work.cache_interconnect_datapath
# Loading work.l2cache_sv_unit
# Loading work.l2cache
# Loading work.l2cache_control
# Loading work.l2cache_datapath_sv_unit
# Loading work.l2cache_datapath
# Loading work.l2array_sv_unit
# Loading work.l2array
# Loading work.physical_memory
restart -f; run 80000ns
# Loading sv_std.std
# Loading work.mp3_tb
# Loading work.wishbone
# Loading work.lc3b_types
# Loading work.mp3_sv_unit
# Loading work.mp3
# Loading work.datapath_sv_unit
# Loading work.datapath
# Loading work.mux4
# Loading work.register
# Loading work.plus2
# Loading work.mux2
# Loading work.control_sv_unit
# Loading work.control_rom
# Loading work.regfile_sv_unit
# Loading work.regfile
# Loading work.adj_sv_unit
# Loading work.adj
# Loading work.sext
# Loading work.zext
# Loading work.mux8
# Loading work.alu_sv_unit
# Loading work.alu
# Loading work.srmask_sv_unit
# Loading work.srmask
# Loading work.zext_shift
# Loading work.mdrmask_sv_unit
# Loading work.mdrmask
# Loading work.ldi_sti_control_sv_unit
# Loading work.ldi_sti_control
# Loading work.cccomp_sv_unit
# Loading work.cccomp
# Loading work.gencc_sv_unit
# Loading work.gencc
# Loading work.br_ctrl_sv_unit
# Loading work.br_ctrl
# Loading work.mem_enable_ctrl_sv_unit
# Loading work.mem_enable_ctrl
# Loading work.cache_sv_unit
# Loading work.cache
# Loading work.cache_control
# Loading work.cache_datapath_sv_unit
# Loading work.cache_datapath
# Loading work.array_sv_unit
# Loading work.array
# Loading work.cpudatainmux_sv_unit
# Loading work.cpudatainmux
# Loading work.cache_interconnect_sv_unit
# Loading work.cache_interconnect
# Loading work.cache_interconnect_control
# Loading work.cache_interconnect_datapath_sv_unit
# Loading work.cache_interconnect_datapath
# Loading work.l2cache_sv_unit
# Loading work.l2cache
# Loading work.l2cache_control
# Loading work.l2cache_datapath_sv_unit
# Loading work.l2cache_datapath
# Loading work.l2array_sv_unit
# Loading work.l2array
# Loading work.physical_memory
