

================================================================
== Vitis HLS Report for 'mm'
================================================================
* Date:           Mon Mar 11 09:38:32 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        proj_gemm_no_taffo
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7v585t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  25.714 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |      583|      583|  14.991 us|  14.991 us|  584|  584|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------+---------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                        |                                             |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                        Instance                        |                    Module                   |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------------------------------+---------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6_fu_120  |mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6  |      262|      262|  5.240 us|  5.240 us|  262|  262|       no|
        |grp_mm_Pipeline_VITIS_LOOP_81_7_fu_156                  |mm_Pipeline_VITIS_LOOP_81_7                  |       55|       55|  1.100 us|  1.100 us|   55|   55|       no|
        |grp_mm_Pipeline_VITIS_LOOP_97_10_fu_192                 |mm_Pipeline_VITIS_LOOP_97_10                 |      259|      259|  6.660 us|  6.660 us|  259|  259|       no|
        +--------------------------------------------------------+---------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       -|       -|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        8|  1588|  113012|   99842|    -|
|Memory           |        0|     -|    1024|     128|    0|
|Multiplexer      |        -|     -|       -|    1227|    -|
|Register         |        -|     -|      11|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        8|  1588|  114047|  101197|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1590|  1260|  728400|  364200|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|   126|      15|      27|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------+---------------------------------------------+---------+------+--------+-------+-----+
    |                        Instance                        |                    Module                   | BRAM_18K|  DSP |   FF   |  LUT  | URAM|
    +--------------------------------------------------------+---------------------------------------------+---------+------+--------+-------+-----+
    |fmul_32ns_32ns_32_2_max_dsp_1_U682                      |fmul_32ns_32ns_32_2_max_dsp_1                |        0|     3|     128|    135|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U683                      |fmul_32ns_32ns_32_2_max_dsp_1                |        0|     3|     128|    135|    0|
    |grp_mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6_fu_120  |mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6  |        0|     0|     231|    237|    0|
    |grp_mm_Pipeline_VITIS_LOOP_81_7_fu_156                  |mm_Pipeline_VITIS_LOOP_81_7                  |        8|  1582|  111860|  98688|    0|
    |grp_mm_Pipeline_VITIS_LOOP_97_10_fu_192                 |mm_Pipeline_VITIS_LOOP_97_10                 |        0|     0|     665|    647|    0|
    +--------------------------------------------------------+---------------------------------------------+---------+------+--------+-------+-----+
    |Total                                                   |                                             |        8|  1588|  113012|  99842|    0|
    +--------------------------------------------------------+---------------------------------------------+---------+------+--------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------+-----------------+---------+----+----+-----+------+-----+------+-------------+
    | Memory |      Module     | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------+-----------------+---------+----+----+-----+------+-----+------+-------------+
    |D_U     |D_RAM_AUTO_1R1W  |        0|  64|   8|    0|    16|   32|     1|          512|
    |D_1_U   |D_RAM_AUTO_1R1W  |        0|  64|   8|    0|    16|   32|     1|          512|
    |D_2_U   |D_RAM_AUTO_1R1W  |        0|  64|   8|    0|    16|   32|     1|          512|
    |D_3_U   |D_RAM_AUTO_1R1W  |        0|  64|   8|    0|    16|   32|     1|          512|
    |D_4_U   |D_RAM_AUTO_1R1W  |        0|  64|   8|    0|    16|   32|     1|          512|
    |D_5_U   |D_RAM_AUTO_1R1W  |        0|  64|   8|    0|    16|   32|     1|          512|
    |D_6_U   |D_RAM_AUTO_1R1W  |        0|  64|   8|    0|    16|   32|     1|          512|
    |D_7_U   |D_RAM_AUTO_1R1W  |        0|  64|   8|    0|    16|   32|     1|          512|
    |D_8_U   |D_RAM_AUTO_1R1W  |        0|  64|   8|    0|    16|   32|     1|          512|
    |D_9_U   |D_RAM_AUTO_1R1W  |        0|  64|   8|    0|    16|   32|     1|          512|
    |D_10_U  |D_RAM_AUTO_1R1W  |        0|  64|   8|    0|    16|   32|     1|          512|
    |D_11_U  |D_RAM_AUTO_1R1W  |        0|  64|   8|    0|    16|   32|     1|          512|
    |D_12_U  |D_RAM_AUTO_1R1W  |        0|  64|   8|    0|    16|   32|     1|          512|
    |D_13_U  |D_RAM_AUTO_1R1W  |        0|  64|   8|    0|    16|   32|     1|          512|
    |D_14_U  |D_RAM_AUTO_1R1W  |        0|  64|   8|    0|    16|   32|     1|          512|
    |D_15_U  |D_RAM_AUTO_1R1W  |        0|  64|   8|    0|    16|   32|     1|          512|
    +--------+-----------------+---------+----+----+-----+------+-----+------+-------------+
    |Total   |                 |        0|1024| 128|    0|   256|  512|    16|         8192|
    +--------+-----------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |D_10_address0  |  17|          4|    4|         16|
    |D_10_ce0       |  17|          4|    1|          4|
    |D_10_ce1       |   9|          2|    1|          2|
    |D_10_d0        |  13|          3|   32|         96|
    |D_10_we0       |  13|          3|    1|          3|
    |D_11_address0  |  17|          4|    4|         16|
    |D_11_ce0       |  17|          4|    1|          4|
    |D_11_ce1       |   9|          2|    1|          2|
    |D_11_d0        |  13|          3|   32|         96|
    |D_11_we0       |  13|          3|    1|          3|
    |D_12_address0  |  17|          4|    4|         16|
    |D_12_ce0       |  17|          4|    1|          4|
    |D_12_ce1       |   9|          2|    1|          2|
    |D_12_d0        |  13|          3|   32|         96|
    |D_12_we0       |  13|          3|    1|          3|
    |D_13_address0  |  17|          4|    4|         16|
    |D_13_ce0       |  17|          4|    1|          4|
    |D_13_ce1       |   9|          2|    1|          2|
    |D_13_d0        |  13|          3|   32|         96|
    |D_13_we0       |  13|          3|    1|          3|
    |D_14_address0  |  17|          4|    4|         16|
    |D_14_ce0       |  17|          4|    1|          4|
    |D_14_ce1       |   9|          2|    1|          2|
    |D_14_d0        |  13|          3|   32|         96|
    |D_14_we0       |  13|          3|    1|          3|
    |D_15_address0  |  17|          4|    4|         16|
    |D_15_ce0       |  17|          4|    1|          4|
    |D_15_ce1       |   9|          2|    1|          2|
    |D_15_d0        |  13|          3|   32|         96|
    |D_15_we0       |  13|          3|    1|          3|
    |D_1_address0   |  17|          4|    4|         16|
    |D_1_ce0        |  17|          4|    1|          4|
    |D_1_ce1        |   9|          2|    1|          2|
    |D_1_d0         |  13|          3|   32|         96|
    |D_1_we0        |  13|          3|    1|          3|
    |D_2_address0   |  17|          4|    4|         16|
    |D_2_ce0        |  17|          4|    1|          4|
    |D_2_ce1        |   9|          2|    1|          2|
    |D_2_d0         |  13|          3|   32|         96|
    |D_2_we0        |  13|          3|    1|          3|
    |D_3_address0   |  17|          4|    4|         16|
    |D_3_ce0        |  17|          4|    1|          4|
    |D_3_ce1        |   9|          2|    1|          2|
    |D_3_d0         |  13|          3|   32|         96|
    |D_3_we0        |  13|          3|    1|          3|
    |D_4_address0   |  17|          4|    4|         16|
    |D_4_ce0        |  17|          4|    1|          4|
    |D_4_ce1        |   9|          2|    1|          2|
    |D_4_d0         |  13|          3|   32|         96|
    |D_4_we0        |  13|          3|    1|          3|
    |D_5_address0   |  17|          4|    4|         16|
    |D_5_ce0        |  17|          4|    1|          4|
    |D_5_ce1        |   9|          2|    1|          2|
    |D_5_d0         |  13|          3|   32|         96|
    |D_5_we0        |  13|          3|    1|          3|
    |D_6_address0   |  17|          4|    4|         16|
    |D_6_ce0        |  17|          4|    1|          4|
    |D_6_ce1        |   9|          2|    1|          2|
    |D_6_d0         |  13|          3|   32|         96|
    |D_6_we0        |  13|          3|    1|          3|
    |D_7_address0   |  17|          4|    4|         16|
    |D_7_ce0        |  17|          4|    1|          4|
    |D_7_ce1        |   9|          2|    1|          2|
    |D_7_d0         |  13|          3|   32|         96|
    |D_7_we0        |  13|          3|    1|          3|
    |D_8_address0   |  17|          4|    4|         16|
    |D_8_ce0        |  17|          4|    1|          4|
    |D_8_ce1        |   9|          2|    1|          2|
    |D_8_d0         |  13|          3|   32|         96|
    |D_8_we0        |  13|          3|    1|          3|
    |D_9_address0   |  17|          4|    4|         16|
    |D_9_ce0        |  17|          4|    1|          4|
    |D_9_ce1        |   9|          2|    1|          2|
    |D_9_d0         |  13|          3|   32|         96|
    |D_9_we0        |  13|          3|    1|          3|
    |D_address0     |  17|          4|    4|         16|
    |D_ce0          |  17|          4|    1|          4|
    |D_ce1          |   9|          2|    1|          2|
    |D_d0           |  13|          3|   32|         96|
    |D_we0          |  13|          3|    1|          3|
    |ap_NS_fsm      |  37|          9|    1|          9|
    |grp_fu_213_ce  |  13|          3|    1|          3|
    |grp_fu_213_p0  |  17|          4|   32|        128|
    |grp_fu_213_p1  |  17|          4|   32|        128|
    |grp_fu_236_ce  |  13|          3|    1|          3|
    |grp_fu_236_p0  |  13|          3|   32|         96|
    |grp_fu_236_p1  |  13|          3|   32|         96|
    +---------------+----+-----------+-----+-----------+
    |Total          |1227|        285|  755|       2399|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------+---+----+-----+-----------+
    |                                 Name                                | FF| LUT| Bits| Const Bits|
    +---------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                            |  8|   0|    8|          0|
    |grp_mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6_fu_120_ap_start_reg  |  1|   0|    1|          0|
    |grp_mm_Pipeline_VITIS_LOOP_81_7_fu_156_ap_start_reg                  |  1|   0|    1|          0|
    |grp_mm_Pipeline_VITIS_LOOP_97_10_fu_192_ap_start_reg                 |  1|   0|    1|          0|
    +---------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                | 11|   0|   11|          0|
    +---------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|            mm|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|            mm|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|            mm|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|            mm|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|            mm|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|            mm|  return value|
|ap_return  |  out|   32|  ap_ctrl_hs|            mm|  return value|
|gamma      |   in|   32|     ap_none|         gamma|        scalar|
+-----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.14>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sum_loc = alloca i64 1"   --->   Operation 9 'alloca' 'sum_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.14ns)   --->   "%D = alloca i64 1" [gemm_no_taffoin2.c:52]   --->   Operation 10 'alloca' 'D' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 11 [1/1] (1.14ns)   --->   "%D_1 = alloca i64 1" [gemm_no_taffoin2.c:52]   --->   Operation 11 'alloca' 'D_1' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 12 [1/1] (1.14ns)   --->   "%D_2 = alloca i64 1" [gemm_no_taffoin2.c:52]   --->   Operation 12 'alloca' 'D_2' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 13 [1/1] (1.14ns)   --->   "%D_3 = alloca i64 1" [gemm_no_taffoin2.c:52]   --->   Operation 13 'alloca' 'D_3' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 14 [1/1] (1.14ns)   --->   "%D_4 = alloca i64 1" [gemm_no_taffoin2.c:52]   --->   Operation 14 'alloca' 'D_4' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 15 [1/1] (1.14ns)   --->   "%D_5 = alloca i64 1" [gemm_no_taffoin2.c:52]   --->   Operation 15 'alloca' 'D_5' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 16 [1/1] (1.14ns)   --->   "%D_6 = alloca i64 1" [gemm_no_taffoin2.c:52]   --->   Operation 16 'alloca' 'D_6' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 17 [1/1] (1.14ns)   --->   "%D_7 = alloca i64 1" [gemm_no_taffoin2.c:52]   --->   Operation 17 'alloca' 'D_7' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 18 [1/1] (1.14ns)   --->   "%D_8 = alloca i64 1" [gemm_no_taffoin2.c:52]   --->   Operation 18 'alloca' 'D_8' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 19 [1/1] (1.14ns)   --->   "%D_9 = alloca i64 1" [gemm_no_taffoin2.c:52]   --->   Operation 19 'alloca' 'D_9' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 20 [1/1] (1.14ns)   --->   "%D_10 = alloca i64 1" [gemm_no_taffoin2.c:52]   --->   Operation 20 'alloca' 'D_10' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 21 [1/1] (1.14ns)   --->   "%D_11 = alloca i64 1" [gemm_no_taffoin2.c:52]   --->   Operation 21 'alloca' 'D_11' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 22 [1/1] (1.14ns)   --->   "%D_12 = alloca i64 1" [gemm_no_taffoin2.c:52]   --->   Operation 22 'alloca' 'D_12' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 23 [1/1] (1.14ns)   --->   "%D_13 = alloca i64 1" [gemm_no_taffoin2.c:52]   --->   Operation 23 'alloca' 'D_13' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 24 [1/1] (1.14ns)   --->   "%D_14 = alloca i64 1" [gemm_no_taffoin2.c:52]   --->   Operation 24 'alloca' 'D_14' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 25 [1/1] (1.14ns)   --->   "%D_15 = alloca i64 1" [gemm_no_taffoin2.c:52]   --->   Operation 25 'alloca' 'D_15' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 26 [2/2] (0.00ns)   --->   "%call_ln0 = call void @mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6, i32 %D, i32 %D_1, i32 %D_2, i32 %D_3, i32 %D_4, i32 %D_5, i32 %D_6, i32 %D_7, i32 %D_8, i32 %D_9, i32 %D_10, i32 %D_11, i32 %D_12, i32 %D_13, i32 %D_14, i32 %D_15"   --->   Operation 26 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 27 [1/2] (0.00ns)   --->   "%call_ln0 = call void @mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6, i32 %D, i32 %D_1, i32 %D_2, i32 %D_3, i32 %D_4, i32 %D_5, i32 %D_6, i32 %D_7, i32 %D_8, i32 %D_9, i32 %D_10, i32 %D_11, i32 %D_12, i32 %D_13, i32 %D_14, i32 %D_15"   --->   Operation 27 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 28 [2/2] (0.00ns)   --->   "%call_ln0 = call void @mm_Pipeline_VITIS_LOOP_81_7, i32 %D_15, i32 %D_14, i32 %D_13, i32 %D_12, i32 %D_11, i32 %D_10, i32 %D_9, i32 %D_8, i32 %D_7, i32 %D_6, i32 %D_5, i32 %D_4, i32 %D_3, i32 %D_2, i32 %D_1, i32 %D, i32 %A_0, i32 %A_1, i32 %A_2, i32 %A_3, i32 %A_4, i32 %A_5, i32 %A_6, i32 %A_7"   --->   Operation 28 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 29 [1/2] (0.00ns)   --->   "%call_ln0 = call void @mm_Pipeline_VITIS_LOOP_81_7, i32 %D_15, i32 %D_14, i32 %D_13, i32 %D_12, i32 %D_11, i32 %D_10, i32 %D_9, i32 %D_8, i32 %D_7, i32 %D_6, i32 %D_5, i32 %D_4, i32 %D_3, i32 %D_2, i32 %D_1, i32 %D, i32 %A_0, i32 %A_1, i32 %A_2, i32 %A_3, i32 %A_4, i32 %A_5, i32 %A_6, i32 %A_7"   --->   Operation 29 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 30 [2/2] (0.00ns)   --->   "%call_ln0 = call void @mm_Pipeline_VITIS_LOOP_97_10, i32 %D, i32 %D_1, i32 %D_2, i32 %D_3, i32 %D_4, i32 %D_5, i32 %D_6, i32 %D_7, i32 %D_8, i32 %D_9, i32 %D_10, i32 %D_11, i32 %D_12, i32 %D_13, i32 %D_14, i32 %D_15, i32 %sum_loc"   --->   Operation 30 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 31 [1/2] (0.00ns)   --->   "%call_ln0 = call void @mm_Pipeline_VITIS_LOOP_97_10, i32 %D, i32 %D_1, i32 %D_2, i32 %D_3, i32 %D_4, i32 %D_5, i32 %D_6, i32 %D_7, i32 %D_8, i32 %D_9, i32 %D_10, i32 %D_11, i32 %D_12, i32 %D_13, i32 %D_14, i32 %D_15, i32 %sum_loc"   --->   Operation 31 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 8.46>
ST_7 : Operation 32 [1/1] (0.00ns)   --->   "%gamma_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %gamma"   --->   Operation 32 'read' 'gamma_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 33 [1/1] (0.00ns)   --->   "%sum_loc_load = load i32 %sum_loc"   --->   Operation 33 'load' 'sum_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 34 [2/2] (8.46ns)   --->   "%mul4 = fmul i32 %sum_loc_load, i32 %gamma_read" [gemm_no_taffoin2.c:106]   --->   Operation 34 'fmul' 'mul4' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 8.46>
ST_8 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 36 [1/1] (0.00ns)   --->   "%spectopmodule_ln42 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [gemm_no_taffoin2.c:42]   --->   Operation 36 'spectopmodule' 'spectopmodule_ln42' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gamma"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gamma, void @empty_4, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 39 [1/2] (8.46ns)   --->   "%mul4 = fmul i32 %sum_loc_load, i32 %gamma_read" [gemm_no_taffoin2.c:106]   --->   Operation 39 'fmul' 'mul4' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 40 [1/1] (0.00ns)   --->   "%ret_ln106 = ret i32 %mul4" [gemm_no_taffoin2.c:106]   --->   Operation 40 'ret' 'ret_ln106' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gamma]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ A_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ A_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ A_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ A_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ A_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ A_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ A_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
sum_loc            (alloca       ) [ 001111110]
D                  (alloca       ) [ 001111100]
D_1                (alloca       ) [ 001111100]
D_2                (alloca       ) [ 001111100]
D_3                (alloca       ) [ 001111100]
D_4                (alloca       ) [ 001111100]
D_5                (alloca       ) [ 001111100]
D_6                (alloca       ) [ 001111100]
D_7                (alloca       ) [ 001111100]
D_8                (alloca       ) [ 001111100]
D_9                (alloca       ) [ 001111100]
D_10               (alloca       ) [ 001111100]
D_11               (alloca       ) [ 001111100]
D_12               (alloca       ) [ 001111100]
D_13               (alloca       ) [ 001111100]
D_14               (alloca       ) [ 001111100]
D_15               (alloca       ) [ 001111100]
call_ln0           (call         ) [ 000000000]
call_ln0           (call         ) [ 000000000]
call_ln0           (call         ) [ 000000000]
gamma_read         (read         ) [ 000000001]
sum_loc_load       (load         ) [ 000000001]
specbitsmap_ln0    (specbitsmap  ) [ 000000000]
spectopmodule_ln42 (spectopmodule) [ 000000000]
specbitsmap_ln0    (specbitsmap  ) [ 000000000]
specinterface_ln0  (specinterface) [ 000000000]
mul4               (fmul         ) [ 000000000]
ret_ln106          (ret          ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gamma">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gamma"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="A_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="A_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="A_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_2"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="A_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_3"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="A_4">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_4"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="A_5">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_5"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="A_6">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_6"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="A_7">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_7"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mm_Pipeline_VITIS_LOOP_81_7"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mm_Pipeline_VITIS_LOOP_97_10"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="sum_loc_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_loc/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="D_alloca_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="D/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="D_1_alloca_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="D_1/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="D_2_alloca_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="D_2/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="D_3_alloca_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="D_3/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="D_4_alloca_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="D_4/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="D_5_alloca_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="D_5/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="D_6_alloca_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="D_6/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="D_7_alloca_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="D_7/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="D_8_alloca_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="D_8/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="D_9_alloca_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="D_9/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="D_10_alloca_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="D_10/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="D_11_alloca_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="D_11/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="D_12_alloca_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="D_12/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="D_13_alloca_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="D_13/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="D_14_alloca_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="D_14/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="D_15_alloca_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="D_15/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="gamma_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gamma_read/7 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="0" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="0" index="2" bw="32" slack="0"/>
<pin id="124" dir="0" index="3" bw="32" slack="0"/>
<pin id="125" dir="0" index="4" bw="32" slack="0"/>
<pin id="126" dir="0" index="5" bw="32" slack="0"/>
<pin id="127" dir="0" index="6" bw="32" slack="0"/>
<pin id="128" dir="0" index="7" bw="32" slack="0"/>
<pin id="129" dir="0" index="8" bw="32" slack="0"/>
<pin id="130" dir="0" index="9" bw="32" slack="0"/>
<pin id="131" dir="0" index="10" bw="32" slack="0"/>
<pin id="132" dir="0" index="11" bw="32" slack="0"/>
<pin id="133" dir="0" index="12" bw="32" slack="0"/>
<pin id="134" dir="0" index="13" bw="32" slack="0"/>
<pin id="135" dir="0" index="14" bw="32" slack="0"/>
<pin id="136" dir="0" index="15" bw="32" slack="0"/>
<pin id="137" dir="0" index="16" bw="32" slack="0"/>
<pin id="138" dir="1" index="17" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_mm_Pipeline_VITIS_LOOP_81_7_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="0" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="159" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="160" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="161" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="162" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="163" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="164" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="165" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="166" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="167" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="168" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="169" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="170" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="171" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="172" dir="0" index="15" bw="32" slack="2147483647"/>
<pin id="173" dir="0" index="16" bw="32" slack="2147483647"/>
<pin id="174" dir="0" index="17" bw="32" slack="0"/>
<pin id="175" dir="0" index="18" bw="32" slack="0"/>
<pin id="176" dir="0" index="19" bw="32" slack="0"/>
<pin id="177" dir="0" index="20" bw="32" slack="0"/>
<pin id="178" dir="0" index="21" bw="32" slack="0"/>
<pin id="179" dir="0" index="22" bw="32" slack="0"/>
<pin id="180" dir="0" index="23" bw="32" slack="0"/>
<pin id="181" dir="0" index="24" bw="32" slack="0"/>
<pin id="182" dir="1" index="25" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="192" class="1004" name="grp_mm_Pipeline_VITIS_LOOP_97_10_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="0" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="195" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="196" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="197" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="198" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="199" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="200" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="201" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="202" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="203" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="204" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="205" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="206" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="207" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="208" dir="0" index="15" bw="32" slack="2147483647"/>
<pin id="209" dir="0" index="16" bw="32" slack="2147483647"/>
<pin id="210" dir="0" index="17" bw="32" slack="4"/>
<pin id="211" dir="1" index="18" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/5 "/>
</bind>
</comp>

<comp id="213" class="1004" name="grp_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="0"/>
<pin id="215" dir="0" index="1" bw="32" slack="0"/>
<pin id="216" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul4/7 mul3/3 mul/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="sum_loc_load_load_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="6"/>
<pin id="220" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_loc_load/7 "/>
</bind>
</comp>

<comp id="222" class="1005" name="sum_loc_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="4"/>
<pin id="224" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="sum_loc "/>
</bind>
</comp>

<comp id="228" class="1005" name="gamma_read_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="1"/>
<pin id="230" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gamma_read "/>
</bind>
</comp>

<comp id="236" class="1004" name="grp_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="238" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="239" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="div/5 z/4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="18" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="18" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="18" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="18" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="18" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="18" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="18" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="18" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="18" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="18" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="18" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="18" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="18" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="18" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="18" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="18" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="18" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="118"><net_src comp="26" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="0" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="139"><net_src comp="20" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="140"><net_src comp="50" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="141"><net_src comp="54" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="142"><net_src comp="58" pin="1"/><net_sink comp="120" pin=3"/></net>

<net id="143"><net_src comp="62" pin="1"/><net_sink comp="120" pin=4"/></net>

<net id="144"><net_src comp="66" pin="1"/><net_sink comp="120" pin=5"/></net>

<net id="145"><net_src comp="70" pin="1"/><net_sink comp="120" pin=6"/></net>

<net id="146"><net_src comp="74" pin="1"/><net_sink comp="120" pin=7"/></net>

<net id="147"><net_src comp="78" pin="1"/><net_sink comp="120" pin=8"/></net>

<net id="148"><net_src comp="82" pin="1"/><net_sink comp="120" pin=9"/></net>

<net id="149"><net_src comp="86" pin="1"/><net_sink comp="120" pin=10"/></net>

<net id="150"><net_src comp="90" pin="1"/><net_sink comp="120" pin=11"/></net>

<net id="151"><net_src comp="94" pin="1"/><net_sink comp="120" pin=12"/></net>

<net id="152"><net_src comp="98" pin="1"/><net_sink comp="120" pin=13"/></net>

<net id="153"><net_src comp="102" pin="1"/><net_sink comp="120" pin=14"/></net>

<net id="154"><net_src comp="106" pin="1"/><net_sink comp="120" pin=15"/></net>

<net id="155"><net_src comp="110" pin="1"/><net_sink comp="120" pin=16"/></net>

<net id="183"><net_src comp="22" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="184"><net_src comp="2" pin="0"/><net_sink comp="156" pin=17"/></net>

<net id="185"><net_src comp="4" pin="0"/><net_sink comp="156" pin=18"/></net>

<net id="186"><net_src comp="6" pin="0"/><net_sink comp="156" pin=19"/></net>

<net id="187"><net_src comp="8" pin="0"/><net_sink comp="156" pin=20"/></net>

<net id="188"><net_src comp="10" pin="0"/><net_sink comp="156" pin=21"/></net>

<net id="189"><net_src comp="12" pin="0"/><net_sink comp="156" pin=22"/></net>

<net id="190"><net_src comp="14" pin="0"/><net_sink comp="156" pin=23"/></net>

<net id="191"><net_src comp="16" pin="0"/><net_sink comp="156" pin=24"/></net>

<net id="212"><net_src comp="24" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="217"><net_src comp="114" pin="2"/><net_sink comp="213" pin=1"/></net>

<net id="221"><net_src comp="218" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="225"><net_src comp="46" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="192" pin=17"/></net>

<net id="227"><net_src comp="222" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="231"><net_src comp="114" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="213" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: mm : gamma | {7 }
	Port: mm : A_0 | {3 4 }
	Port: mm : A_1 | {3 4 }
	Port: mm : A_2 | {3 4 }
	Port: mm : A_3 | {3 4 }
	Port: mm : A_4 | {3 4 }
	Port: mm : A_5 | {3 4 }
	Port: mm : A_6 | {3 4 }
	Port: mm : A_7 | {3 4 }
  - Chain level:
	State 1
		call_ln0 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
		mul4 : 1
	State 8
		ret_ln106 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------------|---------|---------|---------|---------|
| Operation|                     Functional Unit                    |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
|          | grp_mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6_fu_120 |    6    |  0.844  |   381   |   377   |
|   call   |         grp_mm_Pipeline_VITIS_LOOP_81_7_fu_156         |   1588  | 157.828 |  111793 |  99893  |
|          |         grp_mm_Pipeline_VITIS_LOOP_97_10_fu_192        |    0    | 15.7773 |   806   |   639   |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
|   fmul   |                       grp_fu_213                       |    3    |    0    |   128   |   135   |
|          |                       grp_fu_236                       |    3    |    0    |   128   |   135   |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
|   read   |                 gamma_read_read_fu_114                 |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                        |   1600  | 174.449 |  113236 |  101179 |
|----------|--------------------------------------------------------|---------|---------|---------|---------|

Memories:
+----+--------+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |  URAM  |
+----+--------+--------+--------+--------+
| A_0|    1   |    0   |    0   |    -   |
| A_1|    1   |    0   |    0   |    -   |
| A_2|    1   |    0   |    0   |    -   |
| A_3|    1   |    0   |    0   |    -   |
| A_4|    1   |    0   |    0   |    -   |
| A_5|    1   |    0   |    0   |    -   |
| A_6|    1   |    0   |    0   |    -   |
| A_7|    1   |    0   |    0   |    -   |
|  D |    0   |   64   |    8   |    0   |
| D_1|    0   |   64   |    8   |    0   |
|D_10|    0   |   64   |    8   |    0   |
|D_11|    0   |   64   |    8   |    0   |
|D_12|    0   |   64   |    8   |    0   |
|D_13|    0   |   64   |    8   |    0   |
|D_14|    0   |   64   |    8   |    0   |
|D_15|    0   |   64   |    8   |    0   |
| D_2|    0   |   64   |    8   |    0   |
| D_3|    0   |   64   |    8   |    0   |
| D_4|    0   |   64   |    8   |    0   |
| D_5|    0   |   64   |    8   |    0   |
| D_6|    0   |   64   |    8   |    0   |
| D_7|    0   |   64   |    8   |    0   |
| D_8|    0   |   64   |    8   |    0   |
| D_9|    0   |   64   |    8   |    0   |
+----+--------+--------+--------+--------+
|Total|    8   |  1024  |   128  |    0   |
+----+--------+--------+--------+--------+

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|gamma_read_reg_228|   32   |
|  sum_loc_reg_222 |   32   |
+------------------+--------+
|       Total      |   64   |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_213 |  p1  |   2  |  32  |   64   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   64   ||  0.844  ||    9    |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |  1600  |   174  | 113236 | 101179 |    -   |
|   Memory  |    8   |    -   |    -   |  1024  |   128  |    0   |
|Multiplexer|    -   |    -   |    0   |    -   |    9   |    -   |
|  Register |    -   |    -   |    -   |   64   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    8   |  1600  |   175  | 114324 | 101316 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
