==================Clock Cycle:   1==================
lw $at $t0 1000 issued. Memory address : 0 - 3

==================Clock Cycle:   2==================
lw $v0 $zero 1004 issued. Memory address : 4 - 7

==================Clock Cycle:   3==================
lw $v1 $zero 1008 issued. Memory address : 8 - 11

==================Clock Cycle:   4==================
lw $a0 $zero 10012 issued. Memory address : 12 - 15

==================Clock Cycle:   5==================
addi $t0 $t0 101 issued. Memory address : 16 - 19
Register Modified: $8 == $t0 == 101

==================Clock Cycle:   6==================
sw $t0 $zero 960 issued. Memory address : 20 - 23

==================Clock Cycle:   7==================
lw $t4 $zero 960 issued. Memory address : 24 - 27

==================Clock Cycle:   8==================
sw $t1 $zero 500 issued. Memory address : 28 - 31

==================Clock Cycle:   9==================

==================Clock Cycle:  10==================

==================Clock Cycle:  11==================
DRAM Activity: Copied Row 0 to Row Buffer

==================Clock Cycle:  12==================

==================Clock Cycle:  13==================
Register Modified: $1 == $at == 0

==================Clock Cycle:  14==================

==================Clock Cycle:  15==================
Register Modified: $3 == $v1 == 0

==================Clock Cycle:  16==================

==================Clock Cycle:  17==================
Memory Location Modified: Address == 500 Value == 0

==================Clock Cycle:  18==================

==================Clock Cycle:  19==================
Memory Location Modified: Address == 960 Value == 101

==================Clock Cycle:  20==================

==================Clock Cycle:  21==================
Register Modified: $12 == $t4 == 101

==================Clock Cycle:  22==================
sw $t4 $zero 800 issued. Memory address : 32 - 35

==================Clock Cycle:  23==================
sw $t2 $zero 600 issued. Memory address : 36 - 39
Register Modified: $2 == $v0 == 0

==================Clock Cycle:  24==================
lw $t4 $zero 1028 issued. Memory address : 40 - 43

==================Clock Cycle:  25==================
lw $t5 $zero 1032 issued. Memory address : 44 - 47
Memory Location Modified: Address == 800 Value == 101

==================Clock Cycle:  26==================
lw $t6 $zero 1036 issued. Memory address : 48 - 51

==================Clock Cycle:  27==================
Memory Location Modified: Address == 600 Value == 0

==================Clock Cycle:  28==================

==================Clock Cycle:  29==================

==================Clock Cycle:  30==================

==================Clock Cycle:  31==================

==================Clock Cycle:  32==================

==================Clock Cycle:  33==================

==================Clock Cycle:  34==================

==================Clock Cycle:  35==================

==================Clock Cycle:  36==================

==================Clock Cycle:  37==================
DRAM Activity: Writeback Row 0 to Main Memory

==================Clock Cycle:  38==================

==================Clock Cycle:  39==================

==================Clock Cycle:  40==================

==================Clock Cycle:  41==================

==================Clock Cycle:  42==================

==================Clock Cycle:  43==================

==================Clock Cycle:  44==================

==================Clock Cycle:  45==================

==================Clock Cycle:  46==================

==================Clock Cycle:  47==================
DRAM Activity: Copied Row 1 to Row Buffer

==================Clock Cycle:  48==================

==================Clock Cycle:  49==================
Register Modified: $13 == $t5 == 0

==================Clock Cycle:  50==================

==================Clock Cycle:  51==================
Register Modified: $12 == $t4 == 0

==================Clock Cycle:  52==================

==================Clock Cycle:  53==================
Register Modified: $14 == $t6 == 0

==================Clock Cycle:  54==================

==================Clock Cycle:  55==================

==================Clock Cycle:  56==================

==================Clock Cycle:  57==================

==================Clock Cycle:  58==================

==================Clock Cycle:  59==================

==================Clock Cycle:  60==================

==================Clock Cycle:  61==================

==================Clock Cycle:  62==================

==================Clock Cycle:  63==================
DRAM Activity: Writeback Row 1 to Main Memory

==================Clock Cycle:  64==================

==================Clock Cycle:  65==================

==================Clock Cycle:  66==================

==================Clock Cycle:  67==================

==================Clock Cycle:  68==================

==================Clock Cycle:  69==================

==================Clock Cycle:  70==================

==================Clock Cycle:  71==================

==================Clock Cycle:  72==================

==================Clock Cycle:  73==================
DRAM Activity: Copied Row 9 to Row Buffer

==================Clock Cycle:  74==================

==================Clock Cycle:  75==================
Register Modified: $4 == $a0 == 0


====================================================
  Register contents at the end of the execution:
====================================================
Reg no.   Reg name    Content-Dec    Content-Hex
     0       zero              0            0x0
     1         at              0            0x0
     2         v0              0            0x0
     3         v1              0            0x0
     4         a0              0            0x0
     5         a1              0            0x0
     6         a2              0            0x0
     7         a3              0            0x0
     8         t0            101           0x65
     9         t1              0            0x0
    10         t2              0            0x0
    11         t3              0            0x0
    12         t4              0            0x0
    13         t5              0            0x0
    14         t6              0            0x0
    15         t7              0            0x0
    16         s0              0            0x0
    17         s1              0            0x0
    18         s2              0            0x0
    19         s3              0            0x0
    20         s4              0            0x0
    21         s5              0            0x0
    22         s6              0            0x0
    23         s7              0            0x0
    24         t8              0            0x0
    25         t9              0            0x0
    26         k0              0            0x0
    27         k1              0            0x0
    28         gp              0            0x0
    29         sp              0            0x0
    30         fp              0            0x0
    31         ra              0            0x0
====================================================
Accessed memory content at the end of the execution:
====================================================
     Memory address:         Memory content:
           500 - 503          0x0          0
           600 - 603          0x0          0
           800 - 803         0x65        101
           960 - 963         0x65        101
         1000 - 1003          0x0          0
         1004 - 1007          0x0          0
         1008 - 1011          0x0          0
         1028 - 1031          0x0          0
         1032 - 1035          0x0          0
         1036 - 1039          0x0          0
       10012 - 10015          0x0          0
====================================================

   Total number of clock cycles :          75
   Number of row buffer updates :           7

===================================================
   Number of times each instruction was executed:
===================================================
       Instruction          Executed
                lw        8  time(s)
                sw        4  time(s)
               add        0  time(s)
               sub        0  time(s)
               mul        0  time(s)
              addi        1  time(s)
                 j        0  time(s)
               beq        0  time(s)
               bne        0  time(s)
               slt        0  time(s)
====================================================
