<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4117" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4117{left:776px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t2_4117{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_4117{left:669px;bottom:1141px;letter-spacing:-0.14px;}
#t4_4117{left:70px;bottom:1083px;letter-spacing:0.15px;word-spacing:0.01px;}
#t5_4117{left:360px;bottom:939px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t6_4117{left:70px;bottom:851px;letter-spacing:0.13px;}
#t7_4117{left:70px;bottom:826px;letter-spacing:-0.15px;word-spacing:-1.03px;}
#t8_4117{left:70px;bottom:810px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t9_4117{left:70px;bottom:793px;letter-spacing:-0.16px;word-spacing:-1.13px;}
#ta_4117{left:70px;bottom:776px;letter-spacing:-0.18px;word-spacing:-0.45px;}
#tb_4117{left:387px;bottom:783px;}
#tc_4117{left:70px;bottom:752px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#td_4117{left:70px;bottom:712px;letter-spacing:0.13px;}
#te_4117{left:70px;bottom:681px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tf_4117{left:91px;bottom:663px;letter-spacing:-0.14px;}
#tg_4117{left:70px;bottom:645px;letter-spacing:-0.12px;}
#th_4117{left:91px;bottom:626px;letter-spacing:-0.13px;}
#ti_4117{left:70px;bottom:608px;letter-spacing:-0.12px;}
#tj_4117{left:131px;bottom:607px;}
#tk_4117{left:143px;bottom:608px;}
#tl_4117{left:91px;bottom:590px;letter-spacing:-0.13px;}
#tm_4117{left:91px;bottom:571px;letter-spacing:-0.11px;}
#tn_4117{left:118px;bottom:553px;letter-spacing:-0.11px;word-spacing:0.48px;}
#to_4117{left:118px;bottom:535px;letter-spacing:-0.11px;}
#tp_4117{left:118px;bottom:516px;letter-spacing:-0.11px;}
#tq_4117{left:427px;bottom:523px;}
#tr_4117{left:146px;bottom:498px;letter-spacing:-0.12px;}
#ts_4117{left:118px;bottom:480px;letter-spacing:-0.12px;}
#tt_4117{left:146px;bottom:461px;letter-spacing:-0.13px;}
#tu_4117{left:146px;bottom:443px;letter-spacing:-0.11px;}
#tv_4117{left:173px;bottom:425px;letter-spacing:-0.11px;word-spacing:0.43px;}
#tw_4117{left:173px;bottom:406px;letter-spacing:-0.1px;}
#tx_4117{left:245px;bottom:406px;}
#ty_4117{left:256px;bottom:406px;letter-spacing:-0.11px;}
#tz_4117{left:173px;bottom:388px;letter-spacing:-0.12px;}
#t10_4117{left:201px;bottom:370px;letter-spacing:-0.12px;}
#t11_4117{left:201px;bottom:351px;letter-spacing:-0.11px;}
#t12_4117{left:228px;bottom:333px;letter-spacing:-0.12px;word-spacing:1.13px;}
#t13_4117{left:228px;bottom:315px;letter-spacing:-0.13px;}
#t14_4117{left:173px;bottom:296px;letter-spacing:-0.07px;}
#t15_4117{left:118px;bottom:278px;letter-spacing:-0.07px;}
#t16_4117{left:70px;bottom:260px;letter-spacing:-0.11px;}
#t17_4117{left:70px;bottom:220px;letter-spacing:0.13px;word-spacing:0.02px;}
#t18_4117{left:70px;bottom:195px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t19_4117{left:77px;bottom:1050px;letter-spacing:-0.16px;}
#t1a_4117{left:77px;bottom:1034px;letter-spacing:-0.12px;}
#t1b_4117{left:294px;bottom:1050px;letter-spacing:-0.15px;}
#t1c_4117{left:365px;bottom:1050px;letter-spacing:-0.12px;}
#t1d_4117{left:77px;bottom:1011px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1e_4117{left:77px;bottom:990px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t1f_4117{left:294px;bottom:1011px;}
#t1g_4117{left:365px;bottom:1011px;letter-spacing:-0.12px;}
#t1h_4117{left:93px;bottom:918px;letter-spacing:-0.14px;}
#t1i_4117{left:205px;bottom:918px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1j_4117{left:375px;bottom:918px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t1k_4117{left:550px;bottom:918px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t1l_4117{left:731px;bottom:918px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t1m_4117{left:106px;bottom:894px;}
#t1n_4117{left:195px;bottom:894px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1o_4117{left:397px;bottom:894px;letter-spacing:-0.11px;}
#t1p_4117{left:572px;bottom:894px;letter-spacing:-0.2px;}
#t1q_4117{left:753px;bottom:894px;letter-spacing:-0.2px;}
#t1r_4117{left:70px;bottom:154px;letter-spacing:-0.14px;}
#t1s_4117{left:92px;bottom:154px;letter-spacing:-0.12px;}
#t1t_4117{left:92px;bottom:137px;letter-spacing:-0.11px;}
#t1u_4117{left:70px;bottom:116px;letter-spacing:-0.16px;}
#t1v_4117{left:92px;bottom:116px;letter-spacing:-0.11px;}

.s1_4117{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4117{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4117{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_4117{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4117{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s6_4117{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s7_4117{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s8_4117{font-size:15px;font-family:NeoSansIntel_6wv3;color:#000;}
.s9_4117{font-size:11px;font-family:NeoSansIntel_6wv3;color:#000;}
.sa_4117{font-size:14px;font-family:Symbol_b5z;color:#000;}
.sb_4117{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4117" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Symbol_b5z;
	src: url("fonts/Symbol_b5z.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4117Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4117" style="-webkit-user-select: none;"><object width="935" height="1210" data="4117/4117.svg" type="image/svg+xml" id="pdf4117" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4117" class="t s1_4117">Vol. 3C </span><span id="t2_4117" class="t s1_4117">31-17 </span>
<span id="t3_4117" class="t s2_4117">VMX INSTRUCTION REFERENCE </span>
<span id="t4_4117" class="t s3_4117">VMPTRLD—Load Pointer to Virtual-Machine Control Structure </span>
<span id="t5_4117" class="t s4_4117">Instruction Operand Encoding </span>
<span id="t6_4117" class="t s4_4117">Description </span>
<span id="t7_4117" class="t s5_4117">Marks the current-VMCS pointer valid and loads it with the physical address in the instruction operand. The instruc- </span>
<span id="t8_4117" class="t s5_4117">tion fails if its operand is not properly aligned, sets unsupported physical-address bits, or is equal to the VMXON </span>
<span id="t9_4117" class="t s5_4117">pointer. In addition, the instruction fails if the 32 bits in memory referenced by the operand do not match the VMCS </span>
<span id="ta_4117" class="t s5_4117">revision identifier supported by this processor. </span>
<span id="tb_4117" class="t s6_4117">1 </span>
<span id="tc_4117" class="t s5_4117">The operand of this instruction is always 64 bits and is always in memory. </span>
<span id="td_4117" class="t s4_4117">Operation </span>
<span id="te_4117" class="t s7_4117">IF (register operand) or (not in VMX operation) or (CR0.PE = 0) or (RFLAGS.VM = 1) or (IA32_EFER.LMA = 1 and CS.L = 0) </span>
<span id="tf_4117" class="t s7_4117">THEN #UD; </span>
<span id="tg_4117" class="t s7_4117">ELSIF in VMX non-root operation </span>
<span id="th_4117" class="t s7_4117">THEN VMexit; </span>
<span id="ti_4117" class="t s7_4117">ELSIF CPL </span><span id="tj_4117" class="t s8_4117">&gt; </span><span id="tk_4117" class="t s7_4117">0 </span>
<span id="tl_4117" class="t s7_4117">THEN #GP(0); </span>
<span id="tm_4117" class="t s7_4117">ELSE </span>
<span id="tn_4117" class="t s7_4117">addr := contents of 64-bit in-memory source operand; </span>
<span id="to_4117" class="t s7_4117">IF addr is not 4KB-aligned OR </span>
<span id="tp_4117" class="t s7_4117">addr sets any bits beyond the physical-address width </span>
<span id="tq_4117" class="t s9_4117">2 </span>
<span id="tr_4117" class="t s7_4117">THEN VMfail(VMPTRLD with invalid physical address); </span>
<span id="ts_4117" class="t s7_4117">ELSIF addr = VMXON pointer </span>
<span id="tt_4117" class="t s7_4117">THEN VMfail(VMPTRLD with VMXON pointer); </span>
<span id="tu_4117" class="t s7_4117">ELSE </span>
<span id="tv_4117" class="t s7_4117">rev := 32 bits located at physical address addr; </span>
<span id="tw_4117" class="t s7_4117">IF rev[30:0] </span><span id="tx_4117" class="t sa_4117">≠ </span><span id="ty_4117" class="t s7_4117">VMCS revision identifier supported by processor OR </span>
<span id="tz_4117" class="t s7_4117">rev[31] = 1 AND processor does not support 1-setting of “VMCS shadowing” </span>
<span id="t10_4117" class="t s7_4117">THEN VMfail(VMPTRLD with incorrect VMCS revision identifier); </span>
<span id="t11_4117" class="t s7_4117">ELSE </span>
<span id="t12_4117" class="t s7_4117">current-VMCS pointer := addr; </span>
<span id="t13_4117" class="t s7_4117">VMsucceed; </span>
<span id="t14_4117" class="t s7_4117">FI; </span>
<span id="t15_4117" class="t s7_4117">FI; </span>
<span id="t16_4117" class="t s7_4117">FI; </span>
<span id="t17_4117" class="t s4_4117">Flags Affected </span>
<span id="t18_4117" class="t s5_4117">See the operation section and Section 31.2. </span>
<span id="t19_4117" class="t sb_4117">Opcode/ </span>
<span id="t1a_4117" class="t sb_4117">Instruction </span>
<span id="t1b_4117" class="t sb_4117">Op/En </span><span id="t1c_4117" class="t sb_4117">Description </span>
<span id="t1d_4117" class="t s7_4117">NP 0F C7 /6 </span>
<span id="t1e_4117" class="t s7_4117">VMPTRLD m64 </span>
<span id="t1f_4117" class="t s7_4117">M </span><span id="t1g_4117" class="t s7_4117">Loads the current VMCS pointer from memory. </span>
<span id="t1h_4117" class="t s7_4117">Op/En </span><span id="t1i_4117" class="t s7_4117">Operand 1 </span><span id="t1j_4117" class="t s7_4117">Operand 2 </span><span id="t1k_4117" class="t s7_4117">Operand 3 </span><span id="t1l_4117" class="t s7_4117">Operand 4 </span>
<span id="t1m_4117" class="t s7_4117">M </span><span id="t1n_4117" class="t s7_4117">ModRM:r/m (r) </span><span id="t1o_4117" class="t s7_4117">NA </span><span id="t1p_4117" class="t s7_4117">NA </span><span id="t1q_4117" class="t s7_4117">NA </span>
<span id="t1r_4117" class="t s7_4117">1. </span><span id="t1s_4117" class="t s7_4117">Software should consult the VMX capability MSR VMX_BASIC to discover the VMCS revision identifier supported by this processor </span>
<span id="t1t_4117" class="t s7_4117">(see Appendix A, “VMX Capability Reporting Facility”). </span>
<span id="t1u_4117" class="t s7_4117">2. </span><span id="t1v_4117" class="t s7_4117">If IA32_VMX_BASIC[48] is read as 1, VMfail occurs if addr sets any bits in the range 63:32; see Appendix A.1. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
