
*** Running vivado
    with args -log design_1_IP_AXI_Encoder_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_IP_AXI_Encoder_0_0.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source design_1_IP_AXI_Encoder_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/GITEA/GitHub/ES/IP_cores'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'.
Command: synth_design -top design_1_IP_AXI_Encoder_0_0 -part xc7a50tftg256-3 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a50t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a50t'
INFO: [Device 21-403] Loading part xc7a50tftg256-3
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6476 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 805.086 ; gain = 177.977
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_IP_AXI_Encoder_0_0' [d:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ip/design_1_IP_AXI_Encoder_0_0/synth/design_1_IP_AXI_Encoder_0_0.vhd:88]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'IP_AXI_Encoder_v1_0' declared at 'd:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ipshared/f42d/hdl/IP_AXI_Encoder_v1_0.vhd:5' bound to instance 'U0' of component 'IP_AXI_Encoder_v1_0' [d:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ip/design_1_IP_AXI_Encoder_0_0/synth/design_1_IP_AXI_Encoder_0_0.vhd:158]
INFO: [Synth 8-638] synthesizing module 'IP_AXI_Encoder_v1_0' [d:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ipshared/f42d/hdl/IP_AXI_Encoder_v1_0.vhd:54]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'IP_AXI_Encoder_v1_0_S00_AXI' declared at 'd:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ipshared/f42d/hdl/IP_AXI_Encoder_v1_0_S00_AXI.vhd:6' bound to instance 'IP_AXI_Encoder_v1_0_S00_AXI_inst' of component 'IP_AXI_Encoder_v1_0_S00_AXI' [d:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ipshared/f42d/hdl/IP_AXI_Encoder_v1_0.vhd:98]
INFO: [Synth 8-638] synthesizing module 'IP_AXI_Encoder_v1_0_S00_AXI' [d:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ipshared/f42d/hdl/IP_AXI_Encoder_v1_0_S00_AXI.vhd:92]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-226] default block is never used [d:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ipshared/f42d/hdl/IP_AXI_Encoder_v1_0_S00_AXI.vhd:265]
INFO: [Synth 8-226] default block is never used [d:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ipshared/f42d/hdl/IP_AXI_Encoder_v1_0_S00_AXI.vhd:431]
WARNING: [Synth 8-614] signal 'get_counter_S0_current' is read in the process but is not in the sensitivity list [d:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ipshared/f42d/hdl/IP_AXI_Encoder_v1_0_S00_AXI.vhd:426]
WARNING: [Synth 8-614] signal 'reset_counter_S0_current' is read in the process but is not in the sensitivity list [d:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ipshared/f42d/hdl/IP_AXI_Encoder_v1_0_S00_AXI.vhd:426]
WARNING: [Synth 8-614] signal 'get_counter_S0_inv_current' is read in the process but is not in the sensitivity list [d:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ipshared/f42d/hdl/IP_AXI_Encoder_v1_0_S00_AXI.vhd:426]
WARNING: [Synth 8-614] signal 'reset_counter_S0_inv_current' is read in the process but is not in the sensitivity list [d:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ipshared/f42d/hdl/IP_AXI_Encoder_v1_0_S00_AXI.vhd:426]
WARNING: [Synth 8-6014] Unused sequential element axi_awaddr_reg was removed.  [d:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ipshared/f42d/hdl/IP_AXI_Encoder_v1_0_S00_AXI.vhd:206]
WARNING: [Synth 8-6014] Unused sequential element slv_reg0_reg was removed.  [d:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ipshared/f42d/hdl/IP_AXI_Encoder_v1_0_S00_AXI.vhd:254]
WARNING: [Synth 8-6014] Unused sequential element slv_reg1_reg was removed.  [d:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ipshared/f42d/hdl/IP_AXI_Encoder_v1_0_S00_AXI.vhd:255]
WARNING: [Synth 8-6014] Unused sequential element slv_reg2_reg was removed.  [d:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ipshared/f42d/hdl/IP_AXI_Encoder_v1_0_S00_AXI.vhd:256]
WARNING: [Synth 8-6014] Unused sequential element slv_reg3_reg was removed.  [d:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ipshared/f42d/hdl/IP_AXI_Encoder_v1_0_S00_AXI.vhd:257]
WARNING: [Synth 8-6014] Unused sequential element slv_reg4_reg was removed.  [d:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ipshared/f42d/hdl/IP_AXI_Encoder_v1_0_S00_AXI.vhd:258]
WARNING: [Synth 8-6014] Unused sequential element slv_reg5_reg was removed.  [d:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ipshared/f42d/hdl/IP_AXI_Encoder_v1_0_S00_AXI.vhd:259]
WARNING: [Synth 8-6014] Unused sequential element slv_reg6_reg was removed.  [d:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ipshared/f42d/hdl/IP_AXI_Encoder_v1_0_S00_AXI.vhd:260]
WARNING: [Synth 8-6014] Unused sequential element slv_reg7_reg was removed.  [d:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ipshared/f42d/hdl/IP_AXI_Encoder_v1_0_S00_AXI.vhd:261]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [d:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ipshared/f42d/hdl/IP_AXI_Encoder_v1_0_S00_AXI.vhd:263]
INFO: [Synth 8-256] done synthesizing module 'IP_AXI_Encoder_v1_0_S00_AXI' (1#1) [d:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ipshared/f42d/hdl/IP_AXI_Encoder_v1_0_S00_AXI.vhd:92]
INFO: [Synth 8-256] done synthesizing module 'IP_AXI_Encoder_v1_0' (2#1) [d:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ipshared/f42d/hdl/IP_AXI_Encoder_v1_0.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'design_1_IP_AXI_Encoder_0_0' (3#1) [d:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ip/design_1_IP_AXI_Encoder_0_0/synth/design_1_IP_AXI_Encoder_0_0.vhd:88]
WARNING: [Synth 8-3331] design IP_AXI_Encoder_v1_0_S00_AXI has unconnected port S_AXI_AWADDR[4]
WARNING: [Synth 8-3331] design IP_AXI_Encoder_v1_0_S00_AXI has unconnected port S_AXI_AWADDR[3]
WARNING: [Synth 8-3331] design IP_AXI_Encoder_v1_0_S00_AXI has unconnected port S_AXI_AWADDR[2]
WARNING: [Synth 8-3331] design IP_AXI_Encoder_v1_0_S00_AXI has unconnected port S_AXI_AWADDR[1]
WARNING: [Synth 8-3331] design IP_AXI_Encoder_v1_0_S00_AXI has unconnected port S_AXI_AWADDR[0]
WARNING: [Synth 8-3331] design IP_AXI_Encoder_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design IP_AXI_Encoder_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design IP_AXI_Encoder_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design IP_AXI_Encoder_v1_0_S00_AXI has unconnected port S_AXI_WDATA[31]
WARNING: [Synth 8-3331] design IP_AXI_Encoder_v1_0_S00_AXI has unconnected port S_AXI_WDATA[30]
WARNING: [Synth 8-3331] design IP_AXI_Encoder_v1_0_S00_AXI has unconnected port S_AXI_WDATA[29]
WARNING: [Synth 8-3331] design IP_AXI_Encoder_v1_0_S00_AXI has unconnected port S_AXI_WDATA[28]
WARNING: [Synth 8-3331] design IP_AXI_Encoder_v1_0_S00_AXI has unconnected port S_AXI_WDATA[27]
WARNING: [Synth 8-3331] design IP_AXI_Encoder_v1_0_S00_AXI has unconnected port S_AXI_WDATA[26]
WARNING: [Synth 8-3331] design IP_AXI_Encoder_v1_0_S00_AXI has unconnected port S_AXI_WDATA[25]
WARNING: [Synth 8-3331] design IP_AXI_Encoder_v1_0_S00_AXI has unconnected port S_AXI_WDATA[24]
WARNING: [Synth 8-3331] design IP_AXI_Encoder_v1_0_S00_AXI has unconnected port S_AXI_WDATA[23]
WARNING: [Synth 8-3331] design IP_AXI_Encoder_v1_0_S00_AXI has unconnected port S_AXI_WDATA[22]
WARNING: [Synth 8-3331] design IP_AXI_Encoder_v1_0_S00_AXI has unconnected port S_AXI_WDATA[21]
WARNING: [Synth 8-3331] design IP_AXI_Encoder_v1_0_S00_AXI has unconnected port S_AXI_WDATA[20]
WARNING: [Synth 8-3331] design IP_AXI_Encoder_v1_0_S00_AXI has unconnected port S_AXI_WDATA[19]
WARNING: [Synth 8-3331] design IP_AXI_Encoder_v1_0_S00_AXI has unconnected port S_AXI_WDATA[18]
WARNING: [Synth 8-3331] design IP_AXI_Encoder_v1_0_S00_AXI has unconnected port S_AXI_WDATA[17]
WARNING: [Synth 8-3331] design IP_AXI_Encoder_v1_0_S00_AXI has unconnected port S_AXI_WDATA[16]
WARNING: [Synth 8-3331] design IP_AXI_Encoder_v1_0_S00_AXI has unconnected port S_AXI_WDATA[15]
WARNING: [Synth 8-3331] design IP_AXI_Encoder_v1_0_S00_AXI has unconnected port S_AXI_WDATA[14]
WARNING: [Synth 8-3331] design IP_AXI_Encoder_v1_0_S00_AXI has unconnected port S_AXI_WDATA[13]
WARNING: [Synth 8-3331] design IP_AXI_Encoder_v1_0_S00_AXI has unconnected port S_AXI_WDATA[12]
WARNING: [Synth 8-3331] design IP_AXI_Encoder_v1_0_S00_AXI has unconnected port S_AXI_WDATA[11]
WARNING: [Synth 8-3331] design IP_AXI_Encoder_v1_0_S00_AXI has unconnected port S_AXI_WDATA[10]
WARNING: [Synth 8-3331] design IP_AXI_Encoder_v1_0_S00_AXI has unconnected port S_AXI_WDATA[9]
WARNING: [Synth 8-3331] design IP_AXI_Encoder_v1_0_S00_AXI has unconnected port S_AXI_WDATA[8]
WARNING: [Synth 8-3331] design IP_AXI_Encoder_v1_0_S00_AXI has unconnected port S_AXI_WDATA[7]
WARNING: [Synth 8-3331] design IP_AXI_Encoder_v1_0_S00_AXI has unconnected port S_AXI_WDATA[6]
WARNING: [Synth 8-3331] design IP_AXI_Encoder_v1_0_S00_AXI has unconnected port S_AXI_WDATA[5]
WARNING: [Synth 8-3331] design IP_AXI_Encoder_v1_0_S00_AXI has unconnected port S_AXI_WDATA[4]
WARNING: [Synth 8-3331] design IP_AXI_Encoder_v1_0_S00_AXI has unconnected port S_AXI_WDATA[3]
WARNING: [Synth 8-3331] design IP_AXI_Encoder_v1_0_S00_AXI has unconnected port S_AXI_WDATA[2]
WARNING: [Synth 8-3331] design IP_AXI_Encoder_v1_0_S00_AXI has unconnected port S_AXI_WDATA[1]
WARNING: [Synth 8-3331] design IP_AXI_Encoder_v1_0_S00_AXI has unconnected port S_AXI_WDATA[0]
WARNING: [Synth 8-3331] design IP_AXI_Encoder_v1_0_S00_AXI has unconnected port S_AXI_WSTRB[3]
WARNING: [Synth 8-3331] design IP_AXI_Encoder_v1_0_S00_AXI has unconnected port S_AXI_WSTRB[2]
WARNING: [Synth 8-3331] design IP_AXI_Encoder_v1_0_S00_AXI has unconnected port S_AXI_WSTRB[1]
WARNING: [Synth 8-3331] design IP_AXI_Encoder_v1_0_S00_AXI has unconnected port S_AXI_WSTRB[0]
WARNING: [Synth 8-3331] design IP_AXI_Encoder_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design IP_AXI_Encoder_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design IP_AXI_Encoder_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 873.625 ; gain = 246.516
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 873.625 ; gain = 246.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 873.625 ; gain = 246.516
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 983.762 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.094 . Memory (MB): peak = 985.750 ; gain = 1.988
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 985.750 ; gain = 358.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a50tftg256-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 985.750 ; gain = 358.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 985.750 ; gain = 358.641
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ipshared/f42d/hdl/IP_AXI_Encoder_v1_0_S00_AXI.vhd:579]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ipshared/f42d/hdl/IP_AXI_Encoder_v1_0_S00_AXI.vhd:557]
WARNING: [Synth 8-327] inferring latch for variable 'data_overwrite_permission_latch_reg' [d:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ipshared/f42d/hdl/IP_AXI_Encoder_v1_0_S00_AXI.vhd:440]
WARNING: [Synth 8-327] inferring latch for variable 'reset_counter_S0_current_reg' [d:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ipshared/f42d/hdl/IP_AXI_Encoder_v1_0_S00_AXI.vhd:450]
WARNING: [Synth 8-327] inferring latch for variable 'reset_counter_S0_inv_current_reg' [d:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ipshared/f42d/hdl/IP_AXI_Encoder_v1_0_S00_AXI.vhd:453]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 985.750 ; gain = 358.641
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 5     
	               10 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
	   8 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module IP_AXI_Encoder_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 5     
	               10 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
	   8 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design design_1_IP_AXI_Encoder_0_0 has unconnected port s00_axi_awaddr[4]
WARNING: [Synth 8-3331] design design_1_IP_AXI_Encoder_0_0 has unconnected port s00_axi_awaddr[3]
WARNING: [Synth 8-3331] design design_1_IP_AXI_Encoder_0_0 has unconnected port s00_axi_awaddr[2]
WARNING: [Synth 8-3331] design design_1_IP_AXI_Encoder_0_0 has unconnected port s00_axi_awaddr[1]
WARNING: [Synth 8-3331] design design_1_IP_AXI_Encoder_0_0 has unconnected port s00_axi_awaddr[0]
WARNING: [Synth 8-3331] design design_1_IP_AXI_Encoder_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design design_1_IP_AXI_Encoder_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design design_1_IP_AXI_Encoder_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design design_1_IP_AXI_Encoder_0_0 has unconnected port s00_axi_wdata[31]
WARNING: [Synth 8-3331] design design_1_IP_AXI_Encoder_0_0 has unconnected port s00_axi_wdata[30]
WARNING: [Synth 8-3331] design design_1_IP_AXI_Encoder_0_0 has unconnected port s00_axi_wdata[29]
WARNING: [Synth 8-3331] design design_1_IP_AXI_Encoder_0_0 has unconnected port s00_axi_wdata[28]
WARNING: [Synth 8-3331] design design_1_IP_AXI_Encoder_0_0 has unconnected port s00_axi_wdata[27]
WARNING: [Synth 8-3331] design design_1_IP_AXI_Encoder_0_0 has unconnected port s00_axi_wdata[26]
WARNING: [Synth 8-3331] design design_1_IP_AXI_Encoder_0_0 has unconnected port s00_axi_wdata[25]
WARNING: [Synth 8-3331] design design_1_IP_AXI_Encoder_0_0 has unconnected port s00_axi_wdata[24]
WARNING: [Synth 8-3331] design design_1_IP_AXI_Encoder_0_0 has unconnected port s00_axi_wdata[23]
WARNING: [Synth 8-3331] design design_1_IP_AXI_Encoder_0_0 has unconnected port s00_axi_wdata[22]
WARNING: [Synth 8-3331] design design_1_IP_AXI_Encoder_0_0 has unconnected port s00_axi_wdata[21]
WARNING: [Synth 8-3331] design design_1_IP_AXI_Encoder_0_0 has unconnected port s00_axi_wdata[20]
WARNING: [Synth 8-3331] design design_1_IP_AXI_Encoder_0_0 has unconnected port s00_axi_wdata[19]
WARNING: [Synth 8-3331] design design_1_IP_AXI_Encoder_0_0 has unconnected port s00_axi_wdata[18]
WARNING: [Synth 8-3331] design design_1_IP_AXI_Encoder_0_0 has unconnected port s00_axi_wdata[17]
WARNING: [Synth 8-3331] design design_1_IP_AXI_Encoder_0_0 has unconnected port s00_axi_wdata[16]
WARNING: [Synth 8-3331] design design_1_IP_AXI_Encoder_0_0 has unconnected port s00_axi_wdata[15]
WARNING: [Synth 8-3331] design design_1_IP_AXI_Encoder_0_0 has unconnected port s00_axi_wdata[14]
WARNING: [Synth 8-3331] design design_1_IP_AXI_Encoder_0_0 has unconnected port s00_axi_wdata[13]
WARNING: [Synth 8-3331] design design_1_IP_AXI_Encoder_0_0 has unconnected port s00_axi_wdata[12]
WARNING: [Synth 8-3331] design design_1_IP_AXI_Encoder_0_0 has unconnected port s00_axi_wdata[11]
WARNING: [Synth 8-3331] design design_1_IP_AXI_Encoder_0_0 has unconnected port s00_axi_wdata[10]
WARNING: [Synth 8-3331] design design_1_IP_AXI_Encoder_0_0 has unconnected port s00_axi_wdata[9]
WARNING: [Synth 8-3331] design design_1_IP_AXI_Encoder_0_0 has unconnected port s00_axi_wdata[8]
WARNING: [Synth 8-3331] design design_1_IP_AXI_Encoder_0_0 has unconnected port s00_axi_wdata[7]
WARNING: [Synth 8-3331] design design_1_IP_AXI_Encoder_0_0 has unconnected port s00_axi_wdata[6]
WARNING: [Synth 8-3331] design design_1_IP_AXI_Encoder_0_0 has unconnected port s00_axi_wdata[5]
WARNING: [Synth 8-3331] design design_1_IP_AXI_Encoder_0_0 has unconnected port s00_axi_wdata[4]
WARNING: [Synth 8-3331] design design_1_IP_AXI_Encoder_0_0 has unconnected port s00_axi_wdata[3]
WARNING: [Synth 8-3331] design design_1_IP_AXI_Encoder_0_0 has unconnected port s00_axi_wdata[2]
WARNING: [Synth 8-3331] design design_1_IP_AXI_Encoder_0_0 has unconnected port s00_axi_wdata[1]
WARNING: [Synth 8-3331] design design_1_IP_AXI_Encoder_0_0 has unconnected port s00_axi_wdata[0]
WARNING: [Synth 8-3331] design design_1_IP_AXI_Encoder_0_0 has unconnected port s00_axi_wstrb[3]
WARNING: [Synth 8-3331] design design_1_IP_AXI_Encoder_0_0 has unconnected port s00_axi_wstrb[2]
WARNING: [Synth 8-3331] design design_1_IP_AXI_Encoder_0_0 has unconnected port s00_axi_wstrb[1]
WARNING: [Synth 8-3331] design design_1_IP_AXI_Encoder_0_0 has unconnected port s00_axi_wstrb[0]
WARNING: [Synth 8-3331] design design_1_IP_AXI_Encoder_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design design_1_IP_AXI_Encoder_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design design_1_IP_AXI_Encoder_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'U0/IP_AXI_Encoder_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'U0/IP_AXI_Encoder_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/IP_AXI_Encoder_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/IP_AXI_Encoder_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'U0/IP_AXI_Encoder_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/IP_AXI_Encoder_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 985.750 ; gain = 358.641
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 985.750 ; gain = 358.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 985.750 ; gain = 358.641
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 985.750 ; gain = 358.641
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 989.449 ; gain = 362.340
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 989.449 ; gain = 362.340
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 989.449 ; gain = 362.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 989.449 ; gain = 362.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 989.449 ; gain = 362.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 989.449 ; gain = 362.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    54|
|2     |LUT1   |    16|
|3     |LUT2   |    21|
|4     |LUT3   |    74|
|5     |LUT4   |    10|
|6     |LUT6   |    68|
|7     |MUXF7  |    10|
|8     |FDRE   |   387|
|9     |FDSE   |     4|
|10    |LD     |     3|
+------+-------+------+

Report Instance Areas: 
+------+-------------------------------------+----------------------------+------+
|      |Instance                             |Module                      |Cells |
+------+-------------------------------------+----------------------------+------+
|1     |top                                  |                            |   647|
|2     |  U0                                 |IP_AXI_Encoder_v1_0         |   647|
|3     |    IP_AXI_Encoder_v1_0_S00_AXI_inst |IP_AXI_Encoder_v1_0_S00_AXI |   647|
+------+-------------------------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 989.449 ; gain = 362.340
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 50 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:25 . Memory (MB): peak = 989.449 ; gain = 250.215
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 989.449 ; gain = 362.340
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 67 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1010.188 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  LD => LDCE: 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 112 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 1010.188 ; gain = 622.609
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1010.188 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.runs/design_1_IP_AXI_Encoder_0_0_synth_1/design_1_IP_AXI_Encoder_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_IP_AXI_Encoder_0_0, cache-ID = 34551d66995a614d
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1010.188 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.runs/design_1_IP_AXI_Encoder_0_0_synth_1/design_1_IP_AXI_Encoder_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_IP_AXI_Encoder_0_0_utilization_synth.rpt -pb design_1_IP_AXI_Encoder_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Apr 27 18:37:21 2023...
