<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="http://www.clifford.at/yosys/" target="_blank">yosys-sv</a></h3>
<pre class="test-passed">
description: Test imported from ivtest
rc: 0 (means success: 1)
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/pr2865563.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr2865563.v</a>
defines: 
time_elapsed: 0.010s
ram usage: 9428 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmp5ipvoyk0/run.sh
+ cat /tmpfs/tmp/tmp5ipvoyk0/scr.ys
read_verilog -sv  -I /tmpfs/src/github/sv-tests/third_party/tests/ivtest -I /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests  <a href="../../../../third_party/tests/ivtest/ivltests/pr2865563.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr2865563.v</a>
+ antmicro-yosys -Q -T /tmpfs/tmp/tmp5ipvoyk0/scr.ys

-- Executing script file `/tmpfs/tmp/tmp5ipvoyk0/scr.ys&#39; --

1. Executing Verilog-2005 frontend: <a href="../../../../third_party/tests/ivtest/ivltests/pr2865563.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr2865563.v</a>
Parsing SystemVerilog input from `<a href="../../../../third_party/tests/ivtest/ivltests/pr2865563.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr2865563.v</a>&#39; to AST representation.
Generating RTLIL representation for module `\foo&#39;.
PASSED
FAILED
<a href="../../../../third_party/tests/ivtest/ivltests/pr2865563.v.html#l-17" target="file-frame">third_party/tests/ivtest/ivltests/pr2865563.v:17</a>: Warning: converting real value -2.502000e+07 to binary 32&#39;11111110100000100011100110100010.
<a href="../../../../third_party/tests/ivtest/ivltests/pr2865563.v.html#l-18" target="file-frame">third_party/tests/ivtest/ivltests/pr2865563.v:18</a>: Warning: converting real value -2.502000e+07 to binary 32&#39;11111110100000100011100110100010.
Successfully finished Verilog frontend.

</pre>
</body>