<stg><name>flat</name>


<trans_list>

<trans id="583" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="584" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="585" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="616" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="587" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="588" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="589" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="590" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="591" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="592" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="593" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="594" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="595" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="596" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="597" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="598" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="599" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="600" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="601" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="602" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="603" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="604" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="605" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="606" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="607" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="608" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="609" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="610" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="611" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="612" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="613" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="614" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="615" from="32" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="512">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([25 x i512]* %max_pool_out), !map !7

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="1024">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([13 x i1024]* %flat_array), !map !89

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecTopModule([5 x i8]* @flat_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %1

]]></Node>
<StgValue><ssdm name="br_ln6"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0  %r_0 = phi i3 [ 0, %0 ], [ %r, %LOOP_1_end ]

]]></Node>
<StgValue><ssdm name="r_0"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:1  %i_0 = phi i9 [ 0, %0 ], [ %i, %LOOP_1_end ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2  %icmp_ln6 = icmp eq i3 %r_0, -3

]]></Node>
<StgValue><ssdm name="icmp_ln6"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:4  %r = add i3 %r_0, 1

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln6, label %4, label %LOOP_1_begin

]]></Node>
<StgValue><ssdm name="br_ln6"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
LOOP_1_begin:0  call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln7"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
LOOP_1_begin:1  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
LOOP_1_begin:2  %i = add i9 %i_0, 80

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="6" op_0_bw="3">
<![CDATA[
LOOP_1_begin:3  %zext_ln14 = zext i3 %r_0 to i6

]]></Node>
<StgValue><ssdm name="zext_ln14"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
LOOP_1_begin:4  %tmp_s = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %r_0, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="6" op_0_bw="5">
<![CDATA[
LOOP_1_begin:5  %zext_ln14_1 = zext i5 %tmp_s to i6

]]></Node>
<StgValue><ssdm name="zext_ln14_1"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
LOOP_1_begin:6  %add_ln14_22 = add i6 %zext_ln14, %zext_ln14_1

]]></Node>
<StgValue><ssdm name="add_ln14_22"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0">
<![CDATA[
LOOP_1_begin:7  br label %2

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln19"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %i_1 = phi i9 [ %i_0, %LOOP_1_begin ], [ %add_ln15, %3 ]

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:1  %c_0 = phi i3 [ 0, %LOOP_1_begin ], [ %c, %3 ]

]]></Node>
<StgValue><ssdm name="c_0"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2  %icmp_ln9 = icmp eq i3 %c_0, -3

]]></Node>
<StgValue><ssdm name="icmp_ln9"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:4  %c = add i3 %c_0, 1

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln9, label %LOOP_1_end, label %3

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="6" op_0_bw="3">
<![CDATA[
:2  %zext_ln14_3 = zext i3 %c_0 to i6

]]></Node>
<StgValue><ssdm name="zext_ln14_3"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3  %add_ln14_23 = add i6 %add_ln14_22, %zext_ln14_3

]]></Node>
<StgValue><ssdm name="add_ln14_23"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="6">
<![CDATA[
:4  %zext_ln14_4 = zext i6 %add_ln14_23 to i64

]]></Node>
<StgValue><ssdm name="zext_ln14_4"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %max_pool_out_addr = getelementptr [25 x i512]* %max_pool_out, i64 0, i64 %zext_ln14_4

]]></Node>
<StgValue><ssdm name="max_pool_out_addr"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="512" op_0_bw="5">
<![CDATA[
:6  %max_pool_out_load = load i512* %max_pool_out_addr, align 8

]]></Node>
<StgValue><ssdm name="max_pool_out_load"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="4" op_0_bw="4" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:8  %lshr_ln = call i4 @_ssdm_op_PartSelect.i4.i9.i32.i32(i9 %i_1, i32 5, i32 8)

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="4">
<![CDATA[
:10  %zext_ln14_2 = zext i4 %lshr_ln to i64

]]></Node>
<StgValue><ssdm name="zext_ln14_2"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="4" op_0_bw="1024" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %flat_array_addr = getelementptr [13 x i1024]* %flat_array, i64 0, i64 %zext_ln14_2

]]></Node>
<StgValue><ssdm name="flat_array_addr"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="1024" op_0_bw="4">
<![CDATA[
:12  %flat_array_load = load i1024* %flat_array_addr, align 8

]]></Node>
<StgValue><ssdm name="flat_array_load"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
LOOP_1_end:0  %empty_27 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str3, i32 %tmp) nounwind

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="0" op_0_bw="0">
<![CDATA[
LOOP_1_end:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln6"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="69" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="512" op_0_bw="5">
<![CDATA[
:6  %max_pool_out_load = load i512* %max_pool_out_addr, align 8

]]></Node>
<StgValue><ssdm name="max_pool_out_load"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="512">
<![CDATA[
:7  %trunc_ln14 = trunc i512 %max_pool_out_load to i32

]]></Node>
<StgValue><ssdm name="trunc_ln14"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="5" op_0_bw="9">
<![CDATA[
:9  %trunc_ln14_1 = trunc i9 %i_1 to i5

]]></Node>
<StgValue><ssdm name="trunc_ln14_1"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1024" op_0_bw="4">
<![CDATA[
:12  %flat_array_load = load i1024* %flat_array_addr, align 8

]]></Node>
<StgValue><ssdm name="flat_array_load"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
:13  %shl_ln = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %trunc_ln14_1, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:14  %empty_11 = or i10 %shl_ln, 31

]]></Node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:15  %icmp_ln14 = icmp ugt i10 %shl_ln, %empty_11

]]></Node>
<StgValue><ssdm name="icmp_ln14"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="11" op_0_bw="10">
<![CDATA[
:16  %zext_ln14_7 = zext i10 %shl_ln to i11

]]></Node>
<StgValue><ssdm name="zext_ln14_7"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="11" op_0_bw="10">
<![CDATA[
:17  %zext_ln14_9 = zext i10 %empty_11 to i11

]]></Node>
<StgValue><ssdm name="zext_ln14_9"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1024" op_0_bw="32">
<![CDATA[
:18  %zext_ln14_13 = zext i32 %trunc_ln14 to i1024

]]></Node>
<StgValue><ssdm name="zext_ln14_13"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:19  %xor_ln14 = xor i11 %zext_ln14_7, 1023

]]></Node>
<StgValue><ssdm name="xor_ln14"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
:20  %select_ln14 = select i1 %icmp_ln14, i11 %zext_ln14_7, i11 %zext_ln14_9

]]></Node>
<StgValue><ssdm name="select_ln14"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
:21  %select_ln14_1 = select i1 %icmp_ln14, i11 %zext_ln14_9, i11 %zext_ln14_7

]]></Node>
<StgValue><ssdm name="select_ln14_1"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
:22  %select_ln14_2 = select i1 %icmp_ln14, i11 %xor_ln14, i11 %zext_ln14_7

]]></Node>
<StgValue><ssdm name="select_ln14_2"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:23  %xor_ln14_1 = xor i11 %select_ln14, 1023

]]></Node>
<StgValue><ssdm name="xor_ln14_1"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1024" op_0_bw="11">
<![CDATA[
:24  %zext_ln14_14 = zext i11 %select_ln14_2 to i1024

]]></Node>
<StgValue><ssdm name="zext_ln14_14"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1024" op_0_bw="11">
<![CDATA[
:25  %zext_ln14_16 = zext i11 %select_ln14_1 to i1024

]]></Node>
<StgValue><ssdm name="zext_ln14_16"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1024" op_0_bw="11">
<![CDATA[
:26  %zext_ln14_18 = zext i11 %xor_ln14_1 to i1024

]]></Node>
<StgValue><ssdm name="zext_ln14_18"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
:27  %shl_ln14 = shl i1024 %zext_ln14_13, %zext_ln14_14

]]></Node>
<StgValue><ssdm name="shl_ln14"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1024" op_0_bw="1024" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
:28  %tmp_1 = call i1024 @llvm.part.select.i1024(i1024 %shl_ln14, i32 1023, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1024" op_0_bw="1" op_1_bw="1024" op_2_bw="1024">
<![CDATA[
:29  %select_ln14_3 = select i1 %icmp_ln14, i1024 %tmp_1, i1024 %shl_ln14

]]></Node>
<StgValue><ssdm name="select_ln14_3"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
:30  %shl_ln14_15 = shl i1024 -1, %zext_ln14_16

]]></Node>
<StgValue><ssdm name="shl_ln14_15"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
:31  %lshr_ln14 = lshr i1024 -1, %zext_ln14_18

]]></Node>
<StgValue><ssdm name="lshr_ln14"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
:32  %and_ln14 = and i1024 %shl_ln14_15, %lshr_ln14

]]></Node>
<StgValue><ssdm name="and_ln14"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
:33  %xor_ln14_2 = xor i1024 %and_ln14, -1

]]></Node>
<StgValue><ssdm name="xor_ln14_2"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
:34  %and_ln14_1 = and i1024 %flat_array_load, %xor_ln14_2

]]></Node>
<StgValue><ssdm name="and_ln14_1"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
:35  %and_ln14_2 = and i1024 %select_ln14_3, %and_ln14

]]></Node>
<StgValue><ssdm name="and_ln14_2"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
:36  %or_ln14_6 = or i1024 %and_ln14_1, %and_ln14_2

]]></Node>
<StgValue><ssdm name="or_ln14_6"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:37  %tmp_3 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %max_pool_out_load, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:40  %or_ln14_1 = or i5 %trunc_ln14_1, 1

]]></Node>
<StgValue><ssdm name="or_ln14_1"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
:41  %shl_ln14_1 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %or_ln14_1, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln14_1"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:42  %empty_12 = or i10 %shl_ln14_1, 31

]]></Node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:43  %icmp_ln14_1 = icmp ugt i10 %shl_ln14_1, %empty_12

]]></Node>
<StgValue><ssdm name="icmp_ln14_1"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="11" op_0_bw="10">
<![CDATA[
:44  %zext_ln14_22 = zext i10 %shl_ln14_1 to i11

]]></Node>
<StgValue><ssdm name="zext_ln14_22"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="11" op_0_bw="10">
<![CDATA[
:45  %zext_ln14_24 = zext i10 %empty_12 to i11

]]></Node>
<StgValue><ssdm name="zext_ln14_24"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1024" op_0_bw="32">
<![CDATA[
:46  %zext_ln14_26 = zext i32 %tmp_3 to i1024

]]></Node>
<StgValue><ssdm name="zext_ln14_26"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:47  %xor_ln14_3 = xor i11 %zext_ln14_22, 1023

]]></Node>
<StgValue><ssdm name="xor_ln14_3"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
:48  %select_ln14_4 = select i1 %icmp_ln14_1, i11 %zext_ln14_22, i11 %zext_ln14_24

]]></Node>
<StgValue><ssdm name="select_ln14_4"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
:49  %select_ln14_5 = select i1 %icmp_ln14_1, i11 %zext_ln14_24, i11 %zext_ln14_22

]]></Node>
<StgValue><ssdm name="select_ln14_5"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
:50  %select_ln14_6 = select i1 %icmp_ln14_1, i11 %xor_ln14_3, i11 %zext_ln14_22

]]></Node>
<StgValue><ssdm name="select_ln14_6"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:51  %xor_ln14_4 = xor i11 %select_ln14_4, 1023

]]></Node>
<StgValue><ssdm name="xor_ln14_4"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1024" op_0_bw="11">
<![CDATA[
:52  %zext_ln14_28 = zext i11 %select_ln14_6 to i1024

]]></Node>
<StgValue><ssdm name="zext_ln14_28"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1024" op_0_bw="11">
<![CDATA[
:53  %zext_ln14_29 = zext i11 %select_ln14_5 to i1024

]]></Node>
<StgValue><ssdm name="zext_ln14_29"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1024" op_0_bw="11">
<![CDATA[
:54  %zext_ln14_30 = zext i11 %xor_ln14_4 to i1024

]]></Node>
<StgValue><ssdm name="zext_ln14_30"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
:55  %shl_ln14_16 = shl i1024 %zext_ln14_26, %zext_ln14_28

]]></Node>
<StgValue><ssdm name="shl_ln14_16"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1024" op_0_bw="1024" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
:56  %tmp_2 = call i1024 @llvm.part.select.i1024(i1024 %shl_ln14_16, i32 1023, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1024" op_0_bw="1" op_1_bw="1024" op_2_bw="1024">
<![CDATA[
:57  %select_ln14_7 = select i1 %icmp_ln14_1, i1024 %tmp_2, i1024 %shl_ln14_16

]]></Node>
<StgValue><ssdm name="select_ln14_7"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
:58  %shl_ln14_17 = shl i1024 -1, %zext_ln14_29

]]></Node>
<StgValue><ssdm name="shl_ln14_17"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
:59  %lshr_ln14_11 = lshr i1024 -1, %zext_ln14_30

]]></Node>
<StgValue><ssdm name="lshr_ln14_11"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
:60  %and_ln14_3 = and i1024 %shl_ln14_17, %lshr_ln14_11

]]></Node>
<StgValue><ssdm name="and_ln14_3"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
:61  %xor_ln14_5 = xor i1024 %and_ln14_3, -1

]]></Node>
<StgValue><ssdm name="xor_ln14_5"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
:62  %and_ln14_4 = and i1024 %or_ln14_6, %xor_ln14_5

]]></Node>
<StgValue><ssdm name="and_ln14_4"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
:63  %and_ln14_5 = and i1024 %select_ln14_7, %and_ln14_3

]]></Node>
<StgValue><ssdm name="and_ln14_5"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
:64  %or_ln14_7 = or i1024 %and_ln14_4, %and_ln14_5

]]></Node>
<StgValue><ssdm name="or_ln14_7"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="1024" op_1_bw="4" op_2_bw="1024">
<![CDATA[
:65  store i1024 %or_ln14_7, i1024* %flat_array_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:66  %tmp_5 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %max_pool_out_load, i32 64, i32 95)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:69  %add_ln14_11 = add i5 1, %or_ln14_1

]]></Node>
<StgValue><ssdm name="add_ln14_11"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
:73  %shl_ln14_2 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln14_11, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln14_2"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:74  %empty_13 = or i10 %shl_ln14_2, 31

]]></Node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:75  %icmp_ln14_2 = icmp ugt i10 %shl_ln14_2, %empty_13

]]></Node>
<StgValue><ssdm name="icmp_ln14_2"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="11" op_0_bw="10">
<![CDATA[
:76  %zext_ln14_31 = zext i10 %shl_ln14_2 to i11

]]></Node>
<StgValue><ssdm name="zext_ln14_31"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1024" op_0_bw="32">
<![CDATA[
:78  %zext_ln14_33 = zext i32 %tmp_5 to i1024

]]></Node>
<StgValue><ssdm name="zext_ln14_33"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:79  %xor_ln14_6 = xor i11 %zext_ln14_31, 1023

]]></Node>
<StgValue><ssdm name="xor_ln14_6"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
:82  %select_ln14_10 = select i1 %icmp_ln14_2, i11 %xor_ln14_6, i11 %zext_ln14_31

]]></Node>
<StgValue><ssdm name="select_ln14_10"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1024" op_0_bw="11">
<![CDATA[
:84  %zext_ln14_34 = zext i11 %select_ln14_10 to i1024

]]></Node>
<StgValue><ssdm name="zext_ln14_34"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
:87  %shl_ln14_18 = shl i1024 %zext_ln14_33, %zext_ln14_34

]]></Node>
<StgValue><ssdm name="shl_ln14_18"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:98  %tmp_7 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %max_pool_out_load, i32 96, i32 127)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:101  %or_ln14_3 = or i5 %trunc_ln14_1, 3

]]></Node>
<StgValue><ssdm name="or_ln14_3"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
:103  %shl_ln14_3 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %or_ln14_3, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln14_3"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:104  %empty_14 = or i10 %shl_ln14_3, 31

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:105  %icmp_ln14_3 = icmp ugt i10 %shl_ln14_3, %empty_14

]]></Node>
<StgValue><ssdm name="icmp_ln14_3"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="11" op_0_bw="10">
<![CDATA[
:106  %zext_ln14_37 = zext i10 %shl_ln14_3 to i11

]]></Node>
<StgValue><ssdm name="zext_ln14_37"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1024" op_0_bw="32">
<![CDATA[
:108  %zext_ln14_39 = zext i32 %tmp_7 to i1024

]]></Node>
<StgValue><ssdm name="zext_ln14_39"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:109  %xor_ln14_9 = xor i11 %zext_ln14_37, 1023

]]></Node>
<StgValue><ssdm name="xor_ln14_9"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
:112  %select_ln14_14 = select i1 %icmp_ln14_3, i11 %xor_ln14_9, i11 %zext_ln14_37

]]></Node>
<StgValue><ssdm name="select_ln14_14"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="1024" op_0_bw="11">
<![CDATA[
:114  %zext_ln14_40 = zext i11 %select_ln14_14 to i1024

]]></Node>
<StgValue><ssdm name="zext_ln14_40"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
:117  %shl_ln14_20 = shl i1024 %zext_ln14_39, %zext_ln14_40

]]></Node>
<StgValue><ssdm name="shl_ln14_20"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:128  %tmp_9 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %max_pool_out_load, i32 128, i32 159)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:131  %add_ln14_12 = add i5 1, %or_ln14_3

]]></Node>
<StgValue><ssdm name="add_ln14_12"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
:135  %shl_ln14_4 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln14_12, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln14_4"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:136  %empty_15 = or i10 %shl_ln14_4, 31

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:137  %icmp_ln14_4 = icmp ugt i10 %shl_ln14_4, %empty_15

]]></Node>
<StgValue><ssdm name="icmp_ln14_4"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="11" op_0_bw="10">
<![CDATA[
:138  %zext_ln14_43 = zext i10 %shl_ln14_4 to i11

]]></Node>
<StgValue><ssdm name="zext_ln14_43"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="1024" op_0_bw="32">
<![CDATA[
:140  %zext_ln14_45 = zext i32 %tmp_9 to i1024

]]></Node>
<StgValue><ssdm name="zext_ln14_45"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:141  %xor_ln14_12 = xor i11 %zext_ln14_43, 1023

]]></Node>
<StgValue><ssdm name="xor_ln14_12"/></StgValue>
</operation>

<operation id="154" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
:144  %select_ln14_18 = select i1 %icmp_ln14_4, i11 %xor_ln14_12, i11 %zext_ln14_43

]]></Node>
<StgValue><ssdm name="select_ln14_18"/></StgValue>
</operation>

<operation id="155" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="1024" op_0_bw="11">
<![CDATA[
:146  %zext_ln14_46 = zext i11 %select_ln14_18 to i1024

]]></Node>
<StgValue><ssdm name="zext_ln14_46"/></StgValue>
</operation>

<operation id="156" st_id="4" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
:149  %shl_ln14_22 = shl i1024 %zext_ln14_45, %zext_ln14_46

]]></Node>
<StgValue><ssdm name="shl_ln14_22"/></StgValue>
</operation>

<operation id="157" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:160  %tmp_10 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %max_pool_out_load, i32 160, i32 191)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="158" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:163  %add_ln14_13 = add i5 2, %or_ln14_3

]]></Node>
<StgValue><ssdm name="add_ln14_13"/></StgValue>
</operation>

<operation id="159" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
:167  %shl_ln14_5 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln14_13, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln14_5"/></StgValue>
</operation>

<operation id="160" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:168  %empty_16 = or i10 %shl_ln14_5, 31

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="161" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:169  %icmp_ln14_5 = icmp ugt i10 %shl_ln14_5, %empty_16

]]></Node>
<StgValue><ssdm name="icmp_ln14_5"/></StgValue>
</operation>

<operation id="162" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="11" op_0_bw="10">
<![CDATA[
:170  %zext_ln14_49 = zext i10 %shl_ln14_5 to i11

]]></Node>
<StgValue><ssdm name="zext_ln14_49"/></StgValue>
</operation>

<operation id="163" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1024" op_0_bw="32">
<![CDATA[
:172  %zext_ln14_51 = zext i32 %tmp_10 to i1024

]]></Node>
<StgValue><ssdm name="zext_ln14_51"/></StgValue>
</operation>

<operation id="164" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:173  %xor_ln14_15 = xor i11 %zext_ln14_49, 1023

]]></Node>
<StgValue><ssdm name="xor_ln14_15"/></StgValue>
</operation>

<operation id="165" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
:176  %select_ln14_22 = select i1 %icmp_ln14_5, i11 %xor_ln14_15, i11 %zext_ln14_49

]]></Node>
<StgValue><ssdm name="select_ln14_22"/></StgValue>
</operation>

<operation id="166" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="1024" op_0_bw="11">
<![CDATA[
:178  %zext_ln14_52 = zext i11 %select_ln14_22 to i1024

]]></Node>
<StgValue><ssdm name="zext_ln14_52"/></StgValue>
</operation>

<operation id="167" st_id="4" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
:181  %shl_ln14_24 = shl i1024 %zext_ln14_51, %zext_ln14_52

]]></Node>
<StgValue><ssdm name="shl_ln14_24"/></StgValue>
</operation>

<operation id="168" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:192  %tmp_12 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %max_pool_out_load, i32 192, i32 223)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="169" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:195  %add_ln14_14 = add i5 3, %or_ln14_3

]]></Node>
<StgValue><ssdm name="add_ln14_14"/></StgValue>
</operation>

<operation id="170" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
:199  %shl_ln14_6 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln14_14, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln14_6"/></StgValue>
</operation>

<operation id="171" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:200  %empty_17 = or i10 %shl_ln14_6, 31

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="172" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:201  %icmp_ln14_6 = icmp ugt i10 %shl_ln14_6, %empty_17

]]></Node>
<StgValue><ssdm name="icmp_ln14_6"/></StgValue>
</operation>

<operation id="173" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="11" op_0_bw="10">
<![CDATA[
:202  %zext_ln14_55 = zext i10 %shl_ln14_6 to i11

]]></Node>
<StgValue><ssdm name="zext_ln14_55"/></StgValue>
</operation>

<operation id="174" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="1024" op_0_bw="32">
<![CDATA[
:204  %zext_ln14_57 = zext i32 %tmp_12 to i1024

]]></Node>
<StgValue><ssdm name="zext_ln14_57"/></StgValue>
</operation>

<operation id="175" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:205  %xor_ln14_18 = xor i11 %zext_ln14_55, 1023

]]></Node>
<StgValue><ssdm name="xor_ln14_18"/></StgValue>
</operation>

<operation id="176" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
:208  %select_ln14_26 = select i1 %icmp_ln14_6, i11 %xor_ln14_18, i11 %zext_ln14_55

]]></Node>
<StgValue><ssdm name="select_ln14_26"/></StgValue>
</operation>

<operation id="177" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="1024" op_0_bw="11">
<![CDATA[
:210  %zext_ln14_58 = zext i11 %select_ln14_26 to i1024

]]></Node>
<StgValue><ssdm name="zext_ln14_58"/></StgValue>
</operation>

<operation id="178" st_id="4" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
:213  %shl_ln14_26 = shl i1024 %zext_ln14_57, %zext_ln14_58

]]></Node>
<StgValue><ssdm name="shl_ln14_26"/></StgValue>
</operation>

<operation id="179" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:224  %tmp_14 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %max_pool_out_load, i32 224, i32 255)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="180" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:227  %or_ln14_5 = or i5 %trunc_ln14_1, 7

]]></Node>
<StgValue><ssdm name="or_ln14_5"/></StgValue>
</operation>

<operation id="181" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
:229  %shl_ln14_7 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %or_ln14_5, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln14_7"/></StgValue>
</operation>

<operation id="182" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:230  %empty_18 = or i10 %shl_ln14_7, 31

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="183" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:231  %icmp_ln14_7 = icmp ugt i10 %shl_ln14_7, %empty_18

]]></Node>
<StgValue><ssdm name="icmp_ln14_7"/></StgValue>
</operation>

<operation id="184" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="11" op_0_bw="10">
<![CDATA[
:232  %zext_ln14_61 = zext i10 %shl_ln14_7 to i11

]]></Node>
<StgValue><ssdm name="zext_ln14_61"/></StgValue>
</operation>

<operation id="185" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="1024" op_0_bw="32">
<![CDATA[
:234  %zext_ln14_63 = zext i32 %tmp_14 to i1024

]]></Node>
<StgValue><ssdm name="zext_ln14_63"/></StgValue>
</operation>

<operation id="186" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:235  %xor_ln14_21 = xor i11 %zext_ln14_61, 1023

]]></Node>
<StgValue><ssdm name="xor_ln14_21"/></StgValue>
</operation>

<operation id="187" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
:238  %select_ln14_30 = select i1 %icmp_ln14_7, i11 %xor_ln14_21, i11 %zext_ln14_61

]]></Node>
<StgValue><ssdm name="select_ln14_30"/></StgValue>
</operation>

<operation id="188" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="1024" op_0_bw="11">
<![CDATA[
:240  %zext_ln14_64 = zext i11 %select_ln14_30 to i1024

]]></Node>
<StgValue><ssdm name="zext_ln14_64"/></StgValue>
</operation>

<operation id="189" st_id="4" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
:243  %shl_ln14_28 = shl i1024 %zext_ln14_63, %zext_ln14_64

]]></Node>
<StgValue><ssdm name="shl_ln14_28"/></StgValue>
</operation>

<operation id="190" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:254  %tmp_16 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %max_pool_out_load, i32 256, i32 287)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="191" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:257  %add_ln14_15 = add i5 1, %or_ln14_5

]]></Node>
<StgValue><ssdm name="add_ln14_15"/></StgValue>
</operation>

<operation id="192" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
:261  %shl_ln14_8 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln14_15, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln14_8"/></StgValue>
</operation>

<operation id="193" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:262  %empty_19 = or i10 %shl_ln14_8, 31

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="194" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:263  %icmp_ln14_8 = icmp ugt i10 %shl_ln14_8, %empty_19

]]></Node>
<StgValue><ssdm name="icmp_ln14_8"/></StgValue>
</operation>

<operation id="195" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="11" op_0_bw="10">
<![CDATA[
:264  %zext_ln14_67 = zext i10 %shl_ln14_8 to i11

]]></Node>
<StgValue><ssdm name="zext_ln14_67"/></StgValue>
</operation>

<operation id="196" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="1024" op_0_bw="32">
<![CDATA[
:266  %zext_ln14_69 = zext i32 %tmp_16 to i1024

]]></Node>
<StgValue><ssdm name="zext_ln14_69"/></StgValue>
</operation>

<operation id="197" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:267  %xor_ln14_24 = xor i11 %zext_ln14_67, 1023

]]></Node>
<StgValue><ssdm name="xor_ln14_24"/></StgValue>
</operation>

<operation id="198" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
:270  %select_ln14_34 = select i1 %icmp_ln14_8, i11 %xor_ln14_24, i11 %zext_ln14_67

]]></Node>
<StgValue><ssdm name="select_ln14_34"/></StgValue>
</operation>

<operation id="199" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="1024" op_0_bw="11">
<![CDATA[
:272  %zext_ln14_70 = zext i11 %select_ln14_34 to i1024

]]></Node>
<StgValue><ssdm name="zext_ln14_70"/></StgValue>
</operation>

<operation id="200" st_id="4" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
:275  %shl_ln14_30 = shl i1024 %zext_ln14_69, %zext_ln14_70

]]></Node>
<StgValue><ssdm name="shl_ln14_30"/></StgValue>
</operation>

<operation id="201" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:286  %tmp_18 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %max_pool_out_load, i32 288, i32 319)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="202" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:289  %add_ln14_16 = add i5 2, %or_ln14_5

]]></Node>
<StgValue><ssdm name="add_ln14_16"/></StgValue>
</operation>

<operation id="203" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
:293  %shl_ln14_9 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln14_16, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln14_9"/></StgValue>
</operation>

<operation id="204" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:294  %empty_20 = or i10 %shl_ln14_9, 31

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="205" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:295  %icmp_ln14_9 = icmp ugt i10 %shl_ln14_9, %empty_20

]]></Node>
<StgValue><ssdm name="icmp_ln14_9"/></StgValue>
</operation>

<operation id="206" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="11" op_0_bw="10">
<![CDATA[
:296  %zext_ln14_73 = zext i10 %shl_ln14_9 to i11

]]></Node>
<StgValue><ssdm name="zext_ln14_73"/></StgValue>
</operation>

<operation id="207" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="1024" op_0_bw="32">
<![CDATA[
:298  %zext_ln14_75 = zext i32 %tmp_18 to i1024

]]></Node>
<StgValue><ssdm name="zext_ln14_75"/></StgValue>
</operation>

<operation id="208" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:299  %xor_ln14_27 = xor i11 %zext_ln14_73, 1023

]]></Node>
<StgValue><ssdm name="xor_ln14_27"/></StgValue>
</operation>

<operation id="209" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
:302  %select_ln14_38 = select i1 %icmp_ln14_9, i11 %xor_ln14_27, i11 %zext_ln14_73

]]></Node>
<StgValue><ssdm name="select_ln14_38"/></StgValue>
</operation>

<operation id="210" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="1024" op_0_bw="11">
<![CDATA[
:304  %zext_ln14_76 = zext i11 %select_ln14_38 to i1024

]]></Node>
<StgValue><ssdm name="zext_ln14_76"/></StgValue>
</operation>

<operation id="211" st_id="4" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
:307  %shl_ln14_32 = shl i1024 %zext_ln14_75, %zext_ln14_76

]]></Node>
<StgValue><ssdm name="shl_ln14_32"/></StgValue>
</operation>

<operation id="212" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:318  %tmp_20 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %max_pool_out_load, i32 320, i32 351)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="213" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:321  %add_ln14_17 = add i5 3, %or_ln14_5

]]></Node>
<StgValue><ssdm name="add_ln14_17"/></StgValue>
</operation>

<operation id="214" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
:325  %shl_ln14_s = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln14_17, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln14_s"/></StgValue>
</operation>

<operation id="215" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:326  %empty_21 = or i10 %shl_ln14_s, 31

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="216" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:327  %icmp_ln14_10 = icmp ugt i10 %shl_ln14_s, %empty_21

]]></Node>
<StgValue><ssdm name="icmp_ln14_10"/></StgValue>
</operation>

<operation id="217" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="11" op_0_bw="10">
<![CDATA[
:328  %zext_ln14_79 = zext i10 %shl_ln14_s to i11

]]></Node>
<StgValue><ssdm name="zext_ln14_79"/></StgValue>
</operation>

<operation id="218" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="1024" op_0_bw="32">
<![CDATA[
:330  %zext_ln14_81 = zext i32 %tmp_20 to i1024

]]></Node>
<StgValue><ssdm name="zext_ln14_81"/></StgValue>
</operation>

<operation id="219" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:331  %xor_ln14_30 = xor i11 %zext_ln14_79, 1023

]]></Node>
<StgValue><ssdm name="xor_ln14_30"/></StgValue>
</operation>

<operation id="220" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
:334  %select_ln14_42 = select i1 %icmp_ln14_10, i11 %xor_ln14_30, i11 %zext_ln14_79

]]></Node>
<StgValue><ssdm name="select_ln14_42"/></StgValue>
</operation>

<operation id="221" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="1024" op_0_bw="11">
<![CDATA[
:336  %zext_ln14_82 = zext i11 %select_ln14_42 to i1024

]]></Node>
<StgValue><ssdm name="zext_ln14_82"/></StgValue>
</operation>

<operation id="222" st_id="4" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
:339  %shl_ln14_34 = shl i1024 %zext_ln14_81, %zext_ln14_82

]]></Node>
<StgValue><ssdm name="shl_ln14_34"/></StgValue>
</operation>

<operation id="223" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:350  %tmp_22 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %max_pool_out_load, i32 352, i32 383)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="224" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:353  %add_ln14_18 = add i5 4, %or_ln14_5

]]></Node>
<StgValue><ssdm name="add_ln14_18"/></StgValue>
</operation>

<operation id="225" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
:357  %shl_ln14_10 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln14_18, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln14_10"/></StgValue>
</operation>

<operation id="226" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:358  %empty_22 = or i10 %shl_ln14_10, 31

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="227" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:359  %icmp_ln14_11 = icmp ugt i10 %shl_ln14_10, %empty_22

]]></Node>
<StgValue><ssdm name="icmp_ln14_11"/></StgValue>
</operation>

<operation id="228" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="11" op_0_bw="10">
<![CDATA[
:360  %zext_ln14_85 = zext i10 %shl_ln14_10 to i11

]]></Node>
<StgValue><ssdm name="zext_ln14_85"/></StgValue>
</operation>

<operation id="229" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="1024" op_0_bw="32">
<![CDATA[
:362  %zext_ln14_87 = zext i32 %tmp_22 to i1024

]]></Node>
<StgValue><ssdm name="zext_ln14_87"/></StgValue>
</operation>

<operation id="230" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:363  %xor_ln14_33 = xor i11 %zext_ln14_85, 1023

]]></Node>
<StgValue><ssdm name="xor_ln14_33"/></StgValue>
</operation>

<operation id="231" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
:366  %select_ln14_46 = select i1 %icmp_ln14_11, i11 %xor_ln14_33, i11 %zext_ln14_85

]]></Node>
<StgValue><ssdm name="select_ln14_46"/></StgValue>
</operation>

<operation id="232" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="1024" op_0_bw="11">
<![CDATA[
:368  %zext_ln14_88 = zext i11 %select_ln14_46 to i1024

]]></Node>
<StgValue><ssdm name="zext_ln14_88"/></StgValue>
</operation>

<operation id="233" st_id="4" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
:371  %shl_ln14_36 = shl i1024 %zext_ln14_87, %zext_ln14_88

]]></Node>
<StgValue><ssdm name="shl_ln14_36"/></StgValue>
</operation>

<operation id="234" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:382  %tmp_24 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %max_pool_out_load, i32 384, i32 415)

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="235" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:385  %add_ln14_19 = add i5 5, %or_ln14_5

]]></Node>
<StgValue><ssdm name="add_ln14_19"/></StgValue>
</operation>

<operation id="236" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
:389  %shl_ln14_11 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln14_19, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln14_11"/></StgValue>
</operation>

<operation id="237" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:390  %empty_23 = or i10 %shl_ln14_11, 31

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="238" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:391  %icmp_ln14_12 = icmp ugt i10 %shl_ln14_11, %empty_23

]]></Node>
<StgValue><ssdm name="icmp_ln14_12"/></StgValue>
</operation>

<operation id="239" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="11" op_0_bw="10">
<![CDATA[
:392  %zext_ln14_91 = zext i10 %shl_ln14_11 to i11

]]></Node>
<StgValue><ssdm name="zext_ln14_91"/></StgValue>
</operation>

<operation id="240" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="1024" op_0_bw="32">
<![CDATA[
:394  %zext_ln14_93 = zext i32 %tmp_24 to i1024

]]></Node>
<StgValue><ssdm name="zext_ln14_93"/></StgValue>
</operation>

<operation id="241" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:395  %xor_ln14_36 = xor i11 %zext_ln14_91, 1023

]]></Node>
<StgValue><ssdm name="xor_ln14_36"/></StgValue>
</operation>

<operation id="242" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
:398  %select_ln14_50 = select i1 %icmp_ln14_12, i11 %xor_ln14_36, i11 %zext_ln14_91

]]></Node>
<StgValue><ssdm name="select_ln14_50"/></StgValue>
</operation>

<operation id="243" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="1024" op_0_bw="11">
<![CDATA[
:400  %zext_ln14_94 = zext i11 %select_ln14_50 to i1024

]]></Node>
<StgValue><ssdm name="zext_ln14_94"/></StgValue>
</operation>

<operation id="244" st_id="4" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
:403  %shl_ln14_38 = shl i1024 %zext_ln14_93, %zext_ln14_94

]]></Node>
<StgValue><ssdm name="shl_ln14_38"/></StgValue>
</operation>

<operation id="245" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:414  %tmp_26 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %max_pool_out_load, i32 416, i32 447)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="246" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:417  %add_ln14_20 = add i5 6, %or_ln14_5

]]></Node>
<StgValue><ssdm name="add_ln14_20"/></StgValue>
</operation>

<operation id="247" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
:421  %shl_ln14_12 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln14_20, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln14_12"/></StgValue>
</operation>

<operation id="248" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:422  %empty_24 = or i10 %shl_ln14_12, 31

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="249" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:423  %icmp_ln14_13 = icmp ugt i10 %shl_ln14_12, %empty_24

]]></Node>
<StgValue><ssdm name="icmp_ln14_13"/></StgValue>
</operation>

<operation id="250" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="11" op_0_bw="10">
<![CDATA[
:424  %zext_ln14_97 = zext i10 %shl_ln14_12 to i11

]]></Node>
<StgValue><ssdm name="zext_ln14_97"/></StgValue>
</operation>

<operation id="251" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="1024" op_0_bw="32">
<![CDATA[
:426  %zext_ln14_99 = zext i32 %tmp_26 to i1024

]]></Node>
<StgValue><ssdm name="zext_ln14_99"/></StgValue>
</operation>

<operation id="252" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:427  %xor_ln14_39 = xor i11 %zext_ln14_97, 1023

]]></Node>
<StgValue><ssdm name="xor_ln14_39"/></StgValue>
</operation>

<operation id="253" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
:430  %select_ln14_54 = select i1 %icmp_ln14_13, i11 %xor_ln14_39, i11 %zext_ln14_97

]]></Node>
<StgValue><ssdm name="select_ln14_54"/></StgValue>
</operation>

<operation id="254" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="1024" op_0_bw="11">
<![CDATA[
:432  %zext_ln14_100 = zext i11 %select_ln14_54 to i1024

]]></Node>
<StgValue><ssdm name="zext_ln14_100"/></StgValue>
</operation>

<operation id="255" st_id="4" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
:435  %shl_ln14_40 = shl i1024 %zext_ln14_99, %zext_ln14_100

]]></Node>
<StgValue><ssdm name="shl_ln14_40"/></StgValue>
</operation>

<operation id="256" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:446  %tmp_28 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %max_pool_out_load, i32 448, i32 479)

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="257" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:449  %add_ln14_21 = add i5 7, %or_ln14_5

]]></Node>
<StgValue><ssdm name="add_ln14_21"/></StgValue>
</operation>

<operation id="258" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
:453  %shl_ln14_13 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln14_21, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln14_13"/></StgValue>
</operation>

<operation id="259" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:454  %empty_25 = or i10 %shl_ln14_13, 31

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="260" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:455  %icmp_ln14_14 = icmp ugt i10 %shl_ln14_13, %empty_25

]]></Node>
<StgValue><ssdm name="icmp_ln14_14"/></StgValue>
</operation>

<operation id="261" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="11" op_0_bw="10">
<![CDATA[
:456  %zext_ln14_103 = zext i10 %shl_ln14_13 to i11

]]></Node>
<StgValue><ssdm name="zext_ln14_103"/></StgValue>
</operation>

<operation id="262" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="1024" op_0_bw="32">
<![CDATA[
:458  %zext_ln14_105 = zext i32 %tmp_28 to i1024

]]></Node>
<StgValue><ssdm name="zext_ln14_105"/></StgValue>
</operation>

<operation id="263" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:459  %xor_ln14_42 = xor i11 %zext_ln14_103, 1023

]]></Node>
<StgValue><ssdm name="xor_ln14_42"/></StgValue>
</operation>

<operation id="264" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
:462  %select_ln14_58 = select i1 %icmp_ln14_14, i11 %xor_ln14_42, i11 %zext_ln14_103

]]></Node>
<StgValue><ssdm name="select_ln14_58"/></StgValue>
</operation>

<operation id="265" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="1024" op_0_bw="11">
<![CDATA[
:464  %zext_ln14_106 = zext i11 %select_ln14_58 to i1024

]]></Node>
<StgValue><ssdm name="zext_ln14_106"/></StgValue>
</operation>

<operation id="266" st_id="4" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
:467  %shl_ln14_42 = shl i1024 %zext_ln14_105, %zext_ln14_106

]]></Node>
<StgValue><ssdm name="shl_ln14_42"/></StgValue>
</operation>

<operation id="267" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:478  %tmp_30 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %max_pool_out_load, i32 480, i32 511)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="268" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:480  %or_ln1432 = or i5 %trunc_ln14_1, 15

]]></Node>
<StgValue><ssdm name="or_ln1432"/></StgValue>
</operation>

<operation id="269" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
:481  %shl_ln14_14 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %or_ln1432, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln14_14"/></StgValue>
</operation>

<operation id="270" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:482  %empty_26 = or i10 %shl_ln14_14, 31

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="271" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:483  %icmp_ln14_15 = icmp ugt i10 %shl_ln14_14, %empty_26

]]></Node>
<StgValue><ssdm name="icmp_ln14_15"/></StgValue>
</operation>

<operation id="272" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="11" op_0_bw="10">
<![CDATA[
:484  %zext_ln14_109 = zext i10 %shl_ln14_14 to i11

]]></Node>
<StgValue><ssdm name="zext_ln14_109"/></StgValue>
</operation>

<operation id="273" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="1024" op_0_bw="32">
<![CDATA[
:486  %zext_ln14_111 = zext i32 %tmp_30 to i1024

]]></Node>
<StgValue><ssdm name="zext_ln14_111"/></StgValue>
</operation>

<operation id="274" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:487  %xor_ln14_45 = xor i11 %zext_ln14_109, 1023

]]></Node>
<StgValue><ssdm name="xor_ln14_45"/></StgValue>
</operation>

<operation id="275" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
:490  %select_ln14_62 = select i1 %icmp_ln14_15, i11 %xor_ln14_45, i11 %zext_ln14_109

]]></Node>
<StgValue><ssdm name="select_ln14_62"/></StgValue>
</operation>

<operation id="276" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="1024" op_0_bw="11">
<![CDATA[
:492  %zext_ln14_112 = zext i11 %select_ln14_62 to i1024

]]></Node>
<StgValue><ssdm name="zext_ln14_112"/></StgValue>
</operation>

<operation id="277" st_id="4" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
:495  %shl_ln14_44 = shl i1024 %zext_ln14_111, %zext_ln14_112

]]></Node>
<StgValue><ssdm name="shl_ln14_44"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="278" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:38  %or_ln14 = or i9 %i_1, 1

]]></Node>
<StgValue><ssdm name="or_ln14"/></StgValue>
</operation>

<operation id="279" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="10" op_0_bw="9">
<![CDATA[
:39  %zext_ln14_6 = zext i9 %or_ln14 to i10

]]></Node>
<StgValue><ssdm name="zext_ln14_6"/></StgValue>
</operation>

<operation id="280" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:67  %add_ln14 = add i10 1, %zext_ln14_6

]]></Node>
<StgValue><ssdm name="add_ln14"/></StgValue>
</operation>

<operation id="281" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="5" op_0_bw="5" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
:68  %lshr_ln14_1 = call i5 @_ssdm_op_PartSelect.i5.i10.i32.i32(i10 %add_ln14, i32 5, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln14_1"/></StgValue>
</operation>

<operation id="282" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="5">
<![CDATA[
:70  %zext_ln14_5 = zext i5 %lshr_ln14_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln14_5"/></StgValue>
</operation>

<operation id="283" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="4" op_0_bw="1024" op_1_bw="64" op_2_bw="64">
<![CDATA[
:71  %flat_array_addr_1 = getelementptr [13 x i1024]* %flat_array, i64 0, i64 %zext_ln14_5

]]></Node>
<StgValue><ssdm name="flat_array_addr_1"/></StgValue>
</operation>

<operation id="284" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1024" op_0_bw="4" op_1_bw="0">
<![CDATA[
:72  %flat_array_load_1 = load i1024* %flat_array_addr_1, align 8

]]></Node>
<StgValue><ssdm name="flat_array_load_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="285" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1024" op_0_bw="4" op_1_bw="0">
<![CDATA[
:72  %flat_array_load_1 = load i1024* %flat_array_addr_1, align 8

]]></Node>
<StgValue><ssdm name="flat_array_load_1"/></StgValue>
</operation>

<operation id="286" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="11" op_0_bw="10">
<![CDATA[
:77  %zext_ln14_32 = zext i10 %empty_13 to i11

]]></Node>
<StgValue><ssdm name="zext_ln14_32"/></StgValue>
</operation>

<operation id="287" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
:80  %select_ln14_8 = select i1 %icmp_ln14_2, i11 %zext_ln14_31, i11 %zext_ln14_32

]]></Node>
<StgValue><ssdm name="select_ln14_8"/></StgValue>
</operation>

<operation id="288" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
:81  %select_ln14_9 = select i1 %icmp_ln14_2, i11 %zext_ln14_32, i11 %zext_ln14_31

]]></Node>
<StgValue><ssdm name="select_ln14_9"/></StgValue>
</operation>

<operation id="289" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:83  %xor_ln14_7 = xor i11 %select_ln14_8, 1023

]]></Node>
<StgValue><ssdm name="xor_ln14_7"/></StgValue>
</operation>

<operation id="290" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1024" op_0_bw="11">
<![CDATA[
:85  %zext_ln14_35 = zext i11 %select_ln14_9 to i1024

]]></Node>
<StgValue><ssdm name="zext_ln14_35"/></StgValue>
</operation>

<operation id="291" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1024" op_0_bw="11">
<![CDATA[
:86  %zext_ln14_36 = zext i11 %xor_ln14_7 to i1024

]]></Node>
<StgValue><ssdm name="zext_ln14_36"/></StgValue>
</operation>

<operation id="292" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="1024" op_0_bw="1024" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
:88  %tmp_4 = call i1024 @llvm.part.select.i1024(i1024 %shl_ln14_18, i32 1023, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="293" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1024" op_0_bw="1" op_1_bw="1024" op_2_bw="1024">
<![CDATA[
:89  %select_ln14_11 = select i1 %icmp_ln14_2, i1024 %tmp_4, i1024 %shl_ln14_18

]]></Node>
<StgValue><ssdm name="select_ln14_11"/></StgValue>
</operation>

<operation id="294" st_id="6" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
:90  %shl_ln14_19 = shl i1024 -1, %zext_ln14_35

]]></Node>
<StgValue><ssdm name="shl_ln14_19"/></StgValue>
</operation>

<operation id="295" st_id="6" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
:91  %lshr_ln14_12 = lshr i1024 -1, %zext_ln14_36

]]></Node>
<StgValue><ssdm name="lshr_ln14_12"/></StgValue>
</operation>

<operation id="296" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
:92  %and_ln14_6 = and i1024 %shl_ln14_19, %lshr_ln14_12

]]></Node>
<StgValue><ssdm name="and_ln14_6"/></StgValue>
</operation>

<operation id="297" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
:93  %xor_ln14_8 = xor i1024 %and_ln14_6, -1

]]></Node>
<StgValue><ssdm name="xor_ln14_8"/></StgValue>
</operation>

<operation id="298" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
:94  %and_ln14_7 = and i1024 %flat_array_load_1, %xor_ln14_8

]]></Node>
<StgValue><ssdm name="and_ln14_7"/></StgValue>
</operation>

<operation id="299" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
:95  %and_ln14_8 = and i1024 %select_ln14_11, %and_ln14_6

]]></Node>
<StgValue><ssdm name="and_ln14_8"/></StgValue>
</operation>

<operation id="300" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
:96  %or_ln14_8 = or i1024 %and_ln14_7, %and_ln14_8

]]></Node>
<StgValue><ssdm name="or_ln14_8"/></StgValue>
</operation>

<operation id="301" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="1024" op_1_bw="4" op_2_bw="1024">
<![CDATA[
:97  store i1024 %or_ln14_8, i1024* %flat_array_addr_1, align 8

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="302" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="1024" op_0_bw="4" op_1_bw="0">
<![CDATA[
:102  %flat_array_load_2 = load i1024* %flat_array_addr, align 8

]]></Node>
<StgValue><ssdm name="flat_array_load_2"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="303" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="1024" op_0_bw="4" op_1_bw="0">
<![CDATA[
:102  %flat_array_load_2 = load i1024* %flat_array_addr, align 8

]]></Node>
<StgValue><ssdm name="flat_array_load_2"/></StgValue>
</operation>

<operation id="304" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="11" op_0_bw="10">
<![CDATA[
:107  %zext_ln14_38 = zext i10 %empty_14 to i11

]]></Node>
<StgValue><ssdm name="zext_ln14_38"/></StgValue>
</operation>

<operation id="305" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
:110  %select_ln14_12 = select i1 %icmp_ln14_3, i11 %zext_ln14_37, i11 %zext_ln14_38

]]></Node>
<StgValue><ssdm name="select_ln14_12"/></StgValue>
</operation>

<operation id="306" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
:111  %select_ln14_13 = select i1 %icmp_ln14_3, i11 %zext_ln14_38, i11 %zext_ln14_37

]]></Node>
<StgValue><ssdm name="select_ln14_13"/></StgValue>
</operation>

<operation id="307" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:113  %xor_ln14_10 = xor i11 %select_ln14_12, 1023

]]></Node>
<StgValue><ssdm name="xor_ln14_10"/></StgValue>
</operation>

<operation id="308" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="1024" op_0_bw="11">
<![CDATA[
:115  %zext_ln14_41 = zext i11 %select_ln14_13 to i1024

]]></Node>
<StgValue><ssdm name="zext_ln14_41"/></StgValue>
</operation>

<operation id="309" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="1024" op_0_bw="11">
<![CDATA[
:116  %zext_ln14_42 = zext i11 %xor_ln14_10 to i1024

]]></Node>
<StgValue><ssdm name="zext_ln14_42"/></StgValue>
</operation>

<operation id="310" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="1024" op_0_bw="1024" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
:118  %tmp_6 = call i1024 @llvm.part.select.i1024(i1024 %shl_ln14_20, i32 1023, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="311" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1024" op_0_bw="1" op_1_bw="1024" op_2_bw="1024">
<![CDATA[
:119  %select_ln14_15 = select i1 %icmp_ln14_3, i1024 %tmp_6, i1024 %shl_ln14_20

]]></Node>
<StgValue><ssdm name="select_ln14_15"/></StgValue>
</operation>

<operation id="312" st_id="8" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
:120  %shl_ln14_21 = shl i1024 -1, %zext_ln14_41

]]></Node>
<StgValue><ssdm name="shl_ln14_21"/></StgValue>
</operation>

<operation id="313" st_id="8" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
:121  %lshr_ln14_13 = lshr i1024 -1, %zext_ln14_42

]]></Node>
<StgValue><ssdm name="lshr_ln14_13"/></StgValue>
</operation>

<operation id="314" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
:122  %and_ln14_9 = and i1024 %shl_ln14_21, %lshr_ln14_13

]]></Node>
<StgValue><ssdm name="and_ln14_9"/></StgValue>
</operation>

<operation id="315" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
:123  %xor_ln14_11 = xor i1024 %and_ln14_9, -1

]]></Node>
<StgValue><ssdm name="xor_ln14_11"/></StgValue>
</operation>

<operation id="316" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
:124  %and_ln14_10 = and i1024 %flat_array_load_2, %xor_ln14_11

]]></Node>
<StgValue><ssdm name="and_ln14_10"/></StgValue>
</operation>

<operation id="317" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
:125  %and_ln14_11 = and i1024 %select_ln14_15, %and_ln14_9

]]></Node>
<StgValue><ssdm name="and_ln14_11"/></StgValue>
</operation>

<operation id="318" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
:126  %or_ln14_9 = or i1024 %and_ln14_10, %and_ln14_11

]]></Node>
<StgValue><ssdm name="or_ln14_9"/></StgValue>
</operation>

<operation id="319" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="1024" op_1_bw="4" op_2_bw="1024">
<![CDATA[
:127  store i1024 %or_ln14_9, i1024* %flat_array_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="320" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:99  %or_ln14_2 = or i9 %i_1, 3

]]></Node>
<StgValue><ssdm name="or_ln14_2"/></StgValue>
</operation>

<operation id="321" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="10" op_0_bw="9">
<![CDATA[
:100  %zext_ln14_11 = zext i9 %or_ln14_2 to i10

]]></Node>
<StgValue><ssdm name="zext_ln14_11"/></StgValue>
</operation>

<operation id="322" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:129  %add_ln14_1 = add i10 1, %zext_ln14_11

]]></Node>
<StgValue><ssdm name="add_ln14_1"/></StgValue>
</operation>

<operation id="323" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="5" op_0_bw="5" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
:130  %lshr_ln14_2 = call i5 @_ssdm_op_PartSelect.i5.i10.i32.i32(i10 %add_ln14_1, i32 5, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln14_2"/></StgValue>
</operation>

<operation id="324" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="5">
<![CDATA[
:132  %zext_ln14_8 = zext i5 %lshr_ln14_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln14_8"/></StgValue>
</operation>

<operation id="325" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="4" op_0_bw="1024" op_1_bw="64" op_2_bw="64">
<![CDATA[
:133  %flat_array_addr_2 = getelementptr [13 x i1024]* %flat_array, i64 0, i64 %zext_ln14_8

]]></Node>
<StgValue><ssdm name="flat_array_addr_2"/></StgValue>
</operation>

<operation id="326" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="1024" op_0_bw="4" op_1_bw="0">
<![CDATA[
:134  %flat_array_load_3 = load i1024* %flat_array_addr_2, align 8

]]></Node>
<StgValue><ssdm name="flat_array_load_3"/></StgValue>
</operation>

<operation id="327" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:161  %add_ln14_2 = add i10 2, %zext_ln14_11

]]></Node>
<StgValue><ssdm name="add_ln14_2"/></StgValue>
</operation>

<operation id="328" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="5" op_0_bw="5" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
:162  %lshr_ln14_3 = call i5 @_ssdm_op_PartSelect.i5.i10.i32.i32(i10 %add_ln14_2, i32 5, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln14_3"/></StgValue>
</operation>

<operation id="329" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="64" op_0_bw="5">
<![CDATA[
:164  %zext_ln14_10 = zext i5 %lshr_ln14_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln14_10"/></StgValue>
</operation>

<operation id="330" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="4" op_0_bw="1024" op_1_bw="64" op_2_bw="64">
<![CDATA[
:165  %flat_array_addr_3 = getelementptr [13 x i1024]* %flat_array, i64 0, i64 %zext_ln14_10

]]></Node>
<StgValue><ssdm name="flat_array_addr_3"/></StgValue>
</operation>

<operation id="331" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:193  %add_ln14_3 = add i10 3, %zext_ln14_11

]]></Node>
<StgValue><ssdm name="add_ln14_3"/></StgValue>
</operation>

<operation id="332" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="5" op_0_bw="5" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
:194  %lshr_ln14_4 = call i5 @_ssdm_op_PartSelect.i5.i10.i32.i32(i10 %add_ln14_3, i32 5, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln14_4"/></StgValue>
</operation>

<operation id="333" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="64" op_0_bw="5">
<![CDATA[
:196  %zext_ln14_12 = zext i5 %lshr_ln14_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln14_12"/></StgValue>
</operation>

<operation id="334" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="4" op_0_bw="1024" op_1_bw="64" op_2_bw="64">
<![CDATA[
:197  %flat_array_addr_4 = getelementptr [13 x i1024]* %flat_array, i64 0, i64 %zext_ln14_12

]]></Node>
<StgValue><ssdm name="flat_array_addr_4"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="335" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="1024" op_0_bw="4" op_1_bw="0">
<![CDATA[
:134  %flat_array_load_3 = load i1024* %flat_array_addr_2, align 8

]]></Node>
<StgValue><ssdm name="flat_array_load_3"/></StgValue>
</operation>

<operation id="336" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="11" op_0_bw="10">
<![CDATA[
:139  %zext_ln14_44 = zext i10 %empty_15 to i11

]]></Node>
<StgValue><ssdm name="zext_ln14_44"/></StgValue>
</operation>

<operation id="337" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
:142  %select_ln14_16 = select i1 %icmp_ln14_4, i11 %zext_ln14_43, i11 %zext_ln14_44

]]></Node>
<StgValue><ssdm name="select_ln14_16"/></StgValue>
</operation>

<operation id="338" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
:143  %select_ln14_17 = select i1 %icmp_ln14_4, i11 %zext_ln14_44, i11 %zext_ln14_43

]]></Node>
<StgValue><ssdm name="select_ln14_17"/></StgValue>
</operation>

<operation id="339" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:145  %xor_ln14_13 = xor i11 %select_ln14_16, 1023

]]></Node>
<StgValue><ssdm name="xor_ln14_13"/></StgValue>
</operation>

<operation id="340" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="1024" op_0_bw="11">
<![CDATA[
:147  %zext_ln14_47 = zext i11 %select_ln14_17 to i1024

]]></Node>
<StgValue><ssdm name="zext_ln14_47"/></StgValue>
</operation>

<operation id="341" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="1024" op_0_bw="11">
<![CDATA[
:148  %zext_ln14_48 = zext i11 %xor_ln14_13 to i1024

]]></Node>
<StgValue><ssdm name="zext_ln14_48"/></StgValue>
</operation>

<operation id="342" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="1024" op_0_bw="1024" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
:150  %tmp_8 = call i1024 @llvm.part.select.i1024(i1024 %shl_ln14_22, i32 1023, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="343" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1024" op_0_bw="1" op_1_bw="1024" op_2_bw="1024">
<![CDATA[
:151  %select_ln14_19 = select i1 %icmp_ln14_4, i1024 %tmp_8, i1024 %shl_ln14_22

]]></Node>
<StgValue><ssdm name="select_ln14_19"/></StgValue>
</operation>

<operation id="344" st_id="10" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
:152  %shl_ln14_23 = shl i1024 -1, %zext_ln14_47

]]></Node>
<StgValue><ssdm name="shl_ln14_23"/></StgValue>
</operation>

<operation id="345" st_id="10" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
:153  %lshr_ln14_14 = lshr i1024 -1, %zext_ln14_48

]]></Node>
<StgValue><ssdm name="lshr_ln14_14"/></StgValue>
</operation>

<operation id="346" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
:154  %and_ln14_12 = and i1024 %shl_ln14_23, %lshr_ln14_14

]]></Node>
<StgValue><ssdm name="and_ln14_12"/></StgValue>
</operation>

<operation id="347" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
:155  %xor_ln14_14 = xor i1024 %and_ln14_12, -1

]]></Node>
<StgValue><ssdm name="xor_ln14_14"/></StgValue>
</operation>

<operation id="348" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
:156  %and_ln14_13 = and i1024 %flat_array_load_3, %xor_ln14_14

]]></Node>
<StgValue><ssdm name="and_ln14_13"/></StgValue>
</operation>

<operation id="349" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
:157  %and_ln14_14 = and i1024 %select_ln14_19, %and_ln14_12

]]></Node>
<StgValue><ssdm name="and_ln14_14"/></StgValue>
</operation>

<operation id="350" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
:158  %or_ln14_10 = or i1024 %and_ln14_13, %and_ln14_14

]]></Node>
<StgValue><ssdm name="or_ln14_10"/></StgValue>
</operation>

<operation id="351" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="1024" op_1_bw="4" op_2_bw="1024">
<![CDATA[
:159  store i1024 %or_ln14_10, i1024* %flat_array_addr_2, align 8

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="352" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="1024" op_0_bw="4" op_1_bw="0">
<![CDATA[
:166  %flat_array_load_4 = load i1024* %flat_array_addr_3, align 8

]]></Node>
<StgValue><ssdm name="flat_array_load_4"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="353" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="1024" op_0_bw="4" op_1_bw="0">
<![CDATA[
:166  %flat_array_load_4 = load i1024* %flat_array_addr_3, align 8

]]></Node>
<StgValue><ssdm name="flat_array_load_4"/></StgValue>
</operation>

<operation id="354" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="11" op_0_bw="10">
<![CDATA[
:171  %zext_ln14_50 = zext i10 %empty_16 to i11

]]></Node>
<StgValue><ssdm name="zext_ln14_50"/></StgValue>
</operation>

<operation id="355" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
:174  %select_ln14_20 = select i1 %icmp_ln14_5, i11 %zext_ln14_49, i11 %zext_ln14_50

]]></Node>
<StgValue><ssdm name="select_ln14_20"/></StgValue>
</operation>

<operation id="356" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
:175  %select_ln14_21 = select i1 %icmp_ln14_5, i11 %zext_ln14_50, i11 %zext_ln14_49

]]></Node>
<StgValue><ssdm name="select_ln14_21"/></StgValue>
</operation>

<operation id="357" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:177  %xor_ln14_16 = xor i11 %select_ln14_20, 1023

]]></Node>
<StgValue><ssdm name="xor_ln14_16"/></StgValue>
</operation>

<operation id="358" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="1024" op_0_bw="11">
<![CDATA[
:179  %zext_ln14_53 = zext i11 %select_ln14_21 to i1024

]]></Node>
<StgValue><ssdm name="zext_ln14_53"/></StgValue>
</operation>

<operation id="359" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="1024" op_0_bw="11">
<![CDATA[
:180  %zext_ln14_54 = zext i11 %xor_ln14_16 to i1024

]]></Node>
<StgValue><ssdm name="zext_ln14_54"/></StgValue>
</operation>

<operation id="360" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="1024" op_0_bw="1024" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
:182  %tmp_11 = call i1024 @llvm.part.select.i1024(i1024 %shl_ln14_24, i32 1023, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="361" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="1024" op_0_bw="1" op_1_bw="1024" op_2_bw="1024">
<![CDATA[
:183  %select_ln14_23 = select i1 %icmp_ln14_5, i1024 %tmp_11, i1024 %shl_ln14_24

]]></Node>
<StgValue><ssdm name="select_ln14_23"/></StgValue>
</operation>

<operation id="362" st_id="12" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
:184  %shl_ln14_25 = shl i1024 -1, %zext_ln14_53

]]></Node>
<StgValue><ssdm name="shl_ln14_25"/></StgValue>
</operation>

<operation id="363" st_id="12" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
:185  %lshr_ln14_15 = lshr i1024 -1, %zext_ln14_54

]]></Node>
<StgValue><ssdm name="lshr_ln14_15"/></StgValue>
</operation>

<operation id="364" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
:186  %and_ln14_15 = and i1024 %shl_ln14_25, %lshr_ln14_15

]]></Node>
<StgValue><ssdm name="and_ln14_15"/></StgValue>
</operation>

<operation id="365" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
:187  %xor_ln14_17 = xor i1024 %and_ln14_15, -1

]]></Node>
<StgValue><ssdm name="xor_ln14_17"/></StgValue>
</operation>

<operation id="366" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
:188  %and_ln14_16 = and i1024 %flat_array_load_4, %xor_ln14_17

]]></Node>
<StgValue><ssdm name="and_ln14_16"/></StgValue>
</operation>

<operation id="367" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
:189  %and_ln14_17 = and i1024 %select_ln14_23, %and_ln14_15

]]></Node>
<StgValue><ssdm name="and_ln14_17"/></StgValue>
</operation>

<operation id="368" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
:190  %or_ln14_11 = or i1024 %and_ln14_16, %and_ln14_17

]]></Node>
<StgValue><ssdm name="or_ln14_11"/></StgValue>
</operation>

<operation id="369" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="1024" op_1_bw="4" op_2_bw="1024">
<![CDATA[
:191  store i1024 %or_ln14_11, i1024* %flat_array_addr_3, align 8

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="370" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="1024" op_0_bw="4" op_1_bw="0">
<![CDATA[
:198  %flat_array_load_5 = load i1024* %flat_array_addr_4, align 8

]]></Node>
<StgValue><ssdm name="flat_array_load_5"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="371" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="1024" op_0_bw="4" op_1_bw="0">
<![CDATA[
:198  %flat_array_load_5 = load i1024* %flat_array_addr_4, align 8

]]></Node>
<StgValue><ssdm name="flat_array_load_5"/></StgValue>
</operation>

<operation id="372" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="11" op_0_bw="10">
<![CDATA[
:203  %zext_ln14_56 = zext i10 %empty_17 to i11

]]></Node>
<StgValue><ssdm name="zext_ln14_56"/></StgValue>
</operation>

<operation id="373" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
:206  %select_ln14_24 = select i1 %icmp_ln14_6, i11 %zext_ln14_55, i11 %zext_ln14_56

]]></Node>
<StgValue><ssdm name="select_ln14_24"/></StgValue>
</operation>

<operation id="374" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
:207  %select_ln14_25 = select i1 %icmp_ln14_6, i11 %zext_ln14_56, i11 %zext_ln14_55

]]></Node>
<StgValue><ssdm name="select_ln14_25"/></StgValue>
</operation>

<operation id="375" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:209  %xor_ln14_19 = xor i11 %select_ln14_24, 1023

]]></Node>
<StgValue><ssdm name="xor_ln14_19"/></StgValue>
</operation>

<operation id="376" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="1024" op_0_bw="11">
<![CDATA[
:211  %zext_ln14_59 = zext i11 %select_ln14_25 to i1024

]]></Node>
<StgValue><ssdm name="zext_ln14_59"/></StgValue>
</operation>

<operation id="377" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="1024" op_0_bw="11">
<![CDATA[
:212  %zext_ln14_60 = zext i11 %xor_ln14_19 to i1024

]]></Node>
<StgValue><ssdm name="zext_ln14_60"/></StgValue>
</operation>

<operation id="378" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="1024" op_0_bw="1024" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
:214  %tmp_13 = call i1024 @llvm.part.select.i1024(i1024 %shl_ln14_26, i32 1023, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="379" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="1024" op_0_bw="1" op_1_bw="1024" op_2_bw="1024">
<![CDATA[
:215  %select_ln14_27 = select i1 %icmp_ln14_6, i1024 %tmp_13, i1024 %shl_ln14_26

]]></Node>
<StgValue><ssdm name="select_ln14_27"/></StgValue>
</operation>

<operation id="380" st_id="14" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
:216  %shl_ln14_27 = shl i1024 -1, %zext_ln14_59

]]></Node>
<StgValue><ssdm name="shl_ln14_27"/></StgValue>
</operation>

<operation id="381" st_id="14" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
:217  %lshr_ln14_16 = lshr i1024 -1, %zext_ln14_60

]]></Node>
<StgValue><ssdm name="lshr_ln14_16"/></StgValue>
</operation>

<operation id="382" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
:218  %and_ln14_18 = and i1024 %shl_ln14_27, %lshr_ln14_16

]]></Node>
<StgValue><ssdm name="and_ln14_18"/></StgValue>
</operation>

<operation id="383" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
:219  %xor_ln14_20 = xor i1024 %and_ln14_18, -1

]]></Node>
<StgValue><ssdm name="xor_ln14_20"/></StgValue>
</operation>

<operation id="384" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
:220  %and_ln14_19 = and i1024 %flat_array_load_5, %xor_ln14_20

]]></Node>
<StgValue><ssdm name="and_ln14_19"/></StgValue>
</operation>

<operation id="385" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
:221  %and_ln14_20 = and i1024 %select_ln14_27, %and_ln14_18

]]></Node>
<StgValue><ssdm name="and_ln14_20"/></StgValue>
</operation>

<operation id="386" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
:222  %or_ln14_12 = or i1024 %and_ln14_19, %and_ln14_20

]]></Node>
<StgValue><ssdm name="or_ln14_12"/></StgValue>
</operation>

<operation id="387" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="1024" op_1_bw="4" op_2_bw="1024">
<![CDATA[
:223  store i1024 %or_ln14_12, i1024* %flat_array_addr_4, align 8

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="388" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="1024" op_0_bw="4" op_1_bw="0">
<![CDATA[
:228  %flat_array_load_6 = load i1024* %flat_array_addr, align 8

]]></Node>
<StgValue><ssdm name="flat_array_load_6"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="389" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="1024" op_0_bw="4" op_1_bw="0">
<![CDATA[
:228  %flat_array_load_6 = load i1024* %flat_array_addr, align 8

]]></Node>
<StgValue><ssdm name="flat_array_load_6"/></StgValue>
</operation>

<operation id="390" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="11" op_0_bw="10">
<![CDATA[
:233  %zext_ln14_62 = zext i10 %empty_18 to i11

]]></Node>
<StgValue><ssdm name="zext_ln14_62"/></StgValue>
</operation>

<operation id="391" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
:236  %select_ln14_28 = select i1 %icmp_ln14_7, i11 %zext_ln14_61, i11 %zext_ln14_62

]]></Node>
<StgValue><ssdm name="select_ln14_28"/></StgValue>
</operation>

<operation id="392" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
:237  %select_ln14_29 = select i1 %icmp_ln14_7, i11 %zext_ln14_62, i11 %zext_ln14_61

]]></Node>
<StgValue><ssdm name="select_ln14_29"/></StgValue>
</operation>

<operation id="393" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:239  %xor_ln14_22 = xor i11 %select_ln14_28, 1023

]]></Node>
<StgValue><ssdm name="xor_ln14_22"/></StgValue>
</operation>

<operation id="394" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="1024" op_0_bw="11">
<![CDATA[
:241  %zext_ln14_65 = zext i11 %select_ln14_29 to i1024

]]></Node>
<StgValue><ssdm name="zext_ln14_65"/></StgValue>
</operation>

<operation id="395" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="1024" op_0_bw="11">
<![CDATA[
:242  %zext_ln14_66 = zext i11 %xor_ln14_22 to i1024

]]></Node>
<StgValue><ssdm name="zext_ln14_66"/></StgValue>
</operation>

<operation id="396" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="1024" op_0_bw="1024" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
:244  %tmp_15 = call i1024 @llvm.part.select.i1024(i1024 %shl_ln14_28, i32 1023, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="397" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="1024" op_0_bw="1" op_1_bw="1024" op_2_bw="1024">
<![CDATA[
:245  %select_ln14_31 = select i1 %icmp_ln14_7, i1024 %tmp_15, i1024 %shl_ln14_28

]]></Node>
<StgValue><ssdm name="select_ln14_31"/></StgValue>
</operation>

<operation id="398" st_id="16" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
:246  %shl_ln14_29 = shl i1024 -1, %zext_ln14_65

]]></Node>
<StgValue><ssdm name="shl_ln14_29"/></StgValue>
</operation>

<operation id="399" st_id="16" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
:247  %lshr_ln14_17 = lshr i1024 -1, %zext_ln14_66

]]></Node>
<StgValue><ssdm name="lshr_ln14_17"/></StgValue>
</operation>

<operation id="400" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
:248  %and_ln14_21 = and i1024 %shl_ln14_29, %lshr_ln14_17

]]></Node>
<StgValue><ssdm name="and_ln14_21"/></StgValue>
</operation>

<operation id="401" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
:249  %xor_ln14_23 = xor i1024 %and_ln14_21, -1

]]></Node>
<StgValue><ssdm name="xor_ln14_23"/></StgValue>
</operation>

<operation id="402" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
:250  %and_ln14_22 = and i1024 %flat_array_load_6, %xor_ln14_23

]]></Node>
<StgValue><ssdm name="and_ln14_22"/></StgValue>
</operation>

<operation id="403" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
:251  %and_ln14_23 = and i1024 %select_ln14_31, %and_ln14_21

]]></Node>
<StgValue><ssdm name="and_ln14_23"/></StgValue>
</operation>

<operation id="404" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
:252  %or_ln14_13 = or i1024 %and_ln14_22, %and_ln14_23

]]></Node>
<StgValue><ssdm name="or_ln14_13"/></StgValue>
</operation>

<operation id="405" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="1024" op_1_bw="4" op_2_bw="1024">
<![CDATA[
:253  store i1024 %or_ln14_13, i1024* %flat_array_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="406" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %add_ln15 = add i9 16, %i_1

]]></Node>
<StgValue><ssdm name="add_ln15"/></StgValue>
</operation>

<operation id="407" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:225  %or_ln14_4 = or i9 %i_1, 7

]]></Node>
<StgValue><ssdm name="or_ln14_4"/></StgValue>
</operation>

<operation id="408" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="10" op_0_bw="9">
<![CDATA[
:226  %zext_ln14_20 = zext i9 %or_ln14_4 to i10

]]></Node>
<StgValue><ssdm name="zext_ln14_20"/></StgValue>
</operation>

<operation id="409" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:255  %add_ln14_4 = add i10 1, %zext_ln14_20

]]></Node>
<StgValue><ssdm name="add_ln14_4"/></StgValue>
</operation>

<operation id="410" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="5" op_0_bw="5" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
:256  %lshr_ln14_5 = call i5 @_ssdm_op_PartSelect.i5.i10.i32.i32(i10 %add_ln14_4, i32 5, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln14_5"/></StgValue>
</operation>

<operation id="411" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="64" op_0_bw="5">
<![CDATA[
:258  %zext_ln14_15 = zext i5 %lshr_ln14_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln14_15"/></StgValue>
</operation>

<operation id="412" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="4" op_0_bw="1024" op_1_bw="64" op_2_bw="64">
<![CDATA[
:259  %flat_array_addr_5 = getelementptr [13 x i1024]* %flat_array, i64 0, i64 %zext_ln14_15

]]></Node>
<StgValue><ssdm name="flat_array_addr_5"/></StgValue>
</operation>

<operation id="413" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="1024" op_0_bw="4" op_1_bw="0">
<![CDATA[
:260  %flat_array_load_7 = load i1024* %flat_array_addr_5, align 8

]]></Node>
<StgValue><ssdm name="flat_array_load_7"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="414" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="1024" op_0_bw="4" op_1_bw="0">
<![CDATA[
:260  %flat_array_load_7 = load i1024* %flat_array_addr_5, align 8

]]></Node>
<StgValue><ssdm name="flat_array_load_7"/></StgValue>
</operation>

<operation id="415" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="11" op_0_bw="10">
<![CDATA[
:265  %zext_ln14_68 = zext i10 %empty_19 to i11

]]></Node>
<StgValue><ssdm name="zext_ln14_68"/></StgValue>
</operation>

<operation id="416" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
:268  %select_ln14_32 = select i1 %icmp_ln14_8, i11 %zext_ln14_67, i11 %zext_ln14_68

]]></Node>
<StgValue><ssdm name="select_ln14_32"/></StgValue>
</operation>

<operation id="417" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
:269  %select_ln14_33 = select i1 %icmp_ln14_8, i11 %zext_ln14_68, i11 %zext_ln14_67

]]></Node>
<StgValue><ssdm name="select_ln14_33"/></StgValue>
</operation>

<operation id="418" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:271  %xor_ln14_25 = xor i11 %select_ln14_32, 1023

]]></Node>
<StgValue><ssdm name="xor_ln14_25"/></StgValue>
</operation>

<operation id="419" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1024" op_0_bw="11">
<![CDATA[
:273  %zext_ln14_71 = zext i11 %select_ln14_33 to i1024

]]></Node>
<StgValue><ssdm name="zext_ln14_71"/></StgValue>
</operation>

<operation id="420" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="1024" op_0_bw="11">
<![CDATA[
:274  %zext_ln14_72 = zext i11 %xor_ln14_25 to i1024

]]></Node>
<StgValue><ssdm name="zext_ln14_72"/></StgValue>
</operation>

<operation id="421" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="1024" op_0_bw="1024" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
:276  %tmp_17 = call i1024 @llvm.part.select.i1024(i1024 %shl_ln14_30, i32 1023, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="422" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="1024" op_0_bw="1" op_1_bw="1024" op_2_bw="1024">
<![CDATA[
:277  %select_ln14_35 = select i1 %icmp_ln14_8, i1024 %tmp_17, i1024 %shl_ln14_30

]]></Node>
<StgValue><ssdm name="select_ln14_35"/></StgValue>
</operation>

<operation id="423" st_id="18" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
:278  %shl_ln14_31 = shl i1024 -1, %zext_ln14_71

]]></Node>
<StgValue><ssdm name="shl_ln14_31"/></StgValue>
</operation>

<operation id="424" st_id="18" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
:279  %lshr_ln14_18 = lshr i1024 -1, %zext_ln14_72

]]></Node>
<StgValue><ssdm name="lshr_ln14_18"/></StgValue>
</operation>

<operation id="425" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
:280  %and_ln14_24 = and i1024 %shl_ln14_31, %lshr_ln14_18

]]></Node>
<StgValue><ssdm name="and_ln14_24"/></StgValue>
</operation>

<operation id="426" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
:281  %xor_ln14_26 = xor i1024 %and_ln14_24, -1

]]></Node>
<StgValue><ssdm name="xor_ln14_26"/></StgValue>
</operation>

<operation id="427" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
:282  %and_ln14_25 = and i1024 %flat_array_load_7, %xor_ln14_26

]]></Node>
<StgValue><ssdm name="and_ln14_25"/></StgValue>
</operation>

<operation id="428" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
:283  %and_ln14_26 = and i1024 %select_ln14_35, %and_ln14_24

]]></Node>
<StgValue><ssdm name="and_ln14_26"/></StgValue>
</operation>

<operation id="429" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
:284  %or_ln14_14 = or i1024 %and_ln14_25, %and_ln14_26

]]></Node>
<StgValue><ssdm name="or_ln14_14"/></StgValue>
</operation>

<operation id="430" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="1024" op_1_bw="4" op_2_bw="1024">
<![CDATA[
:285  store i1024 %or_ln14_14, i1024* %flat_array_addr_5, align 8

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="431" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:287  %add_ln14_5 = add i10 2, %zext_ln14_20

]]></Node>
<StgValue><ssdm name="add_ln14_5"/></StgValue>
</operation>

<operation id="432" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="5" op_0_bw="5" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
:288  %lshr_ln14_6 = call i5 @_ssdm_op_PartSelect.i5.i10.i32.i32(i10 %add_ln14_5, i32 5, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln14_6"/></StgValue>
</operation>

<operation id="433" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="64" op_0_bw="5">
<![CDATA[
:290  %zext_ln14_17 = zext i5 %lshr_ln14_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln14_17"/></StgValue>
</operation>

<operation id="434" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="4" op_0_bw="1024" op_1_bw="64" op_2_bw="64">
<![CDATA[
:291  %flat_array_addr_6 = getelementptr [13 x i1024]* %flat_array, i64 0, i64 %zext_ln14_17

]]></Node>
<StgValue><ssdm name="flat_array_addr_6"/></StgValue>
</operation>

<operation id="435" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="1024" op_0_bw="4" op_1_bw="0">
<![CDATA[
:292  %flat_array_load_8 = load i1024* %flat_array_addr_6, align 8

]]></Node>
<StgValue><ssdm name="flat_array_load_8"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="436" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="1024" op_0_bw="4" op_1_bw="0">
<![CDATA[
:292  %flat_array_load_8 = load i1024* %flat_array_addr_6, align 8

]]></Node>
<StgValue><ssdm name="flat_array_load_8"/></StgValue>
</operation>

<operation id="437" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="11" op_0_bw="10">
<![CDATA[
:297  %zext_ln14_74 = zext i10 %empty_20 to i11

]]></Node>
<StgValue><ssdm name="zext_ln14_74"/></StgValue>
</operation>

<operation id="438" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
:300  %select_ln14_36 = select i1 %icmp_ln14_9, i11 %zext_ln14_73, i11 %zext_ln14_74

]]></Node>
<StgValue><ssdm name="select_ln14_36"/></StgValue>
</operation>

<operation id="439" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
:301  %select_ln14_37 = select i1 %icmp_ln14_9, i11 %zext_ln14_74, i11 %zext_ln14_73

]]></Node>
<StgValue><ssdm name="select_ln14_37"/></StgValue>
</operation>

<operation id="440" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:303  %xor_ln14_28 = xor i11 %select_ln14_36, 1023

]]></Node>
<StgValue><ssdm name="xor_ln14_28"/></StgValue>
</operation>

<operation id="441" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="1024" op_0_bw="11">
<![CDATA[
:305  %zext_ln14_77 = zext i11 %select_ln14_37 to i1024

]]></Node>
<StgValue><ssdm name="zext_ln14_77"/></StgValue>
</operation>

<operation id="442" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="1024" op_0_bw="11">
<![CDATA[
:306  %zext_ln14_78 = zext i11 %xor_ln14_28 to i1024

]]></Node>
<StgValue><ssdm name="zext_ln14_78"/></StgValue>
</operation>

<operation id="443" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="1024" op_0_bw="1024" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
:308  %tmp_19 = call i1024 @llvm.part.select.i1024(i1024 %shl_ln14_32, i32 1023, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="444" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="1024" op_0_bw="1" op_1_bw="1024" op_2_bw="1024">
<![CDATA[
:309  %select_ln14_39 = select i1 %icmp_ln14_9, i1024 %tmp_19, i1024 %shl_ln14_32

]]></Node>
<StgValue><ssdm name="select_ln14_39"/></StgValue>
</operation>

<operation id="445" st_id="20" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
:310  %shl_ln14_33 = shl i1024 -1, %zext_ln14_77

]]></Node>
<StgValue><ssdm name="shl_ln14_33"/></StgValue>
</operation>

<operation id="446" st_id="20" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
:311  %lshr_ln14_19 = lshr i1024 -1, %zext_ln14_78

]]></Node>
<StgValue><ssdm name="lshr_ln14_19"/></StgValue>
</operation>

<operation id="447" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
:312  %and_ln14_27 = and i1024 %shl_ln14_33, %lshr_ln14_19

]]></Node>
<StgValue><ssdm name="and_ln14_27"/></StgValue>
</operation>

<operation id="448" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
:313  %xor_ln14_29 = xor i1024 %and_ln14_27, -1

]]></Node>
<StgValue><ssdm name="xor_ln14_29"/></StgValue>
</operation>

<operation id="449" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
:314  %and_ln14_28 = and i1024 %flat_array_load_8, %xor_ln14_29

]]></Node>
<StgValue><ssdm name="and_ln14_28"/></StgValue>
</operation>

<operation id="450" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
:315  %and_ln14_29 = and i1024 %select_ln14_39, %and_ln14_27

]]></Node>
<StgValue><ssdm name="and_ln14_29"/></StgValue>
</operation>

<operation id="451" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
:316  %or_ln14_15 = or i1024 %and_ln14_28, %and_ln14_29

]]></Node>
<StgValue><ssdm name="or_ln14_15"/></StgValue>
</operation>

<operation id="452" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="1024" op_1_bw="4" op_2_bw="1024">
<![CDATA[
:317  store i1024 %or_ln14_15, i1024* %flat_array_addr_6, align 8

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="453" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:319  %add_ln14_6 = add i10 3, %zext_ln14_20

]]></Node>
<StgValue><ssdm name="add_ln14_6"/></StgValue>
</operation>

<operation id="454" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="5" op_0_bw="5" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
:320  %lshr_ln14_7 = call i5 @_ssdm_op_PartSelect.i5.i10.i32.i32(i10 %add_ln14_6, i32 5, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln14_7"/></StgValue>
</operation>

<operation id="455" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="64" op_0_bw="5">
<![CDATA[
:322  %zext_ln14_19 = zext i5 %lshr_ln14_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln14_19"/></StgValue>
</operation>

<operation id="456" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="4" op_0_bw="1024" op_1_bw="64" op_2_bw="64">
<![CDATA[
:323  %flat_array_addr_7 = getelementptr [13 x i1024]* %flat_array, i64 0, i64 %zext_ln14_19

]]></Node>
<StgValue><ssdm name="flat_array_addr_7"/></StgValue>
</operation>

<operation id="457" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="1024" op_0_bw="4" op_1_bw="0">
<![CDATA[
:324  %flat_array_load_9 = load i1024* %flat_array_addr_7, align 8

]]></Node>
<StgValue><ssdm name="flat_array_load_9"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="458" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="1024" op_0_bw="4" op_1_bw="0">
<![CDATA[
:324  %flat_array_load_9 = load i1024* %flat_array_addr_7, align 8

]]></Node>
<StgValue><ssdm name="flat_array_load_9"/></StgValue>
</operation>

<operation id="459" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="11" op_0_bw="10">
<![CDATA[
:329  %zext_ln14_80 = zext i10 %empty_21 to i11

]]></Node>
<StgValue><ssdm name="zext_ln14_80"/></StgValue>
</operation>

<operation id="460" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
:332  %select_ln14_40 = select i1 %icmp_ln14_10, i11 %zext_ln14_79, i11 %zext_ln14_80

]]></Node>
<StgValue><ssdm name="select_ln14_40"/></StgValue>
</operation>

<operation id="461" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
:333  %select_ln14_41 = select i1 %icmp_ln14_10, i11 %zext_ln14_80, i11 %zext_ln14_79

]]></Node>
<StgValue><ssdm name="select_ln14_41"/></StgValue>
</operation>

<operation id="462" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:335  %xor_ln14_31 = xor i11 %select_ln14_40, 1023

]]></Node>
<StgValue><ssdm name="xor_ln14_31"/></StgValue>
</operation>

<operation id="463" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="1024" op_0_bw="11">
<![CDATA[
:337  %zext_ln14_83 = zext i11 %select_ln14_41 to i1024

]]></Node>
<StgValue><ssdm name="zext_ln14_83"/></StgValue>
</operation>

<operation id="464" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="1024" op_0_bw="11">
<![CDATA[
:338  %zext_ln14_84 = zext i11 %xor_ln14_31 to i1024

]]></Node>
<StgValue><ssdm name="zext_ln14_84"/></StgValue>
</operation>

<operation id="465" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="1024" op_0_bw="1024" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
:340  %tmp_21 = call i1024 @llvm.part.select.i1024(i1024 %shl_ln14_34, i32 1023, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="466" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1024" op_0_bw="1" op_1_bw="1024" op_2_bw="1024">
<![CDATA[
:341  %select_ln14_43 = select i1 %icmp_ln14_10, i1024 %tmp_21, i1024 %shl_ln14_34

]]></Node>
<StgValue><ssdm name="select_ln14_43"/></StgValue>
</operation>

<operation id="467" st_id="22" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
:342  %shl_ln14_35 = shl i1024 -1, %zext_ln14_83

]]></Node>
<StgValue><ssdm name="shl_ln14_35"/></StgValue>
</operation>

<operation id="468" st_id="22" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
:343  %lshr_ln14_20 = lshr i1024 -1, %zext_ln14_84

]]></Node>
<StgValue><ssdm name="lshr_ln14_20"/></StgValue>
</operation>

<operation id="469" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
:344  %and_ln14_30 = and i1024 %shl_ln14_35, %lshr_ln14_20

]]></Node>
<StgValue><ssdm name="and_ln14_30"/></StgValue>
</operation>

<operation id="470" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
:345  %xor_ln14_32 = xor i1024 %and_ln14_30, -1

]]></Node>
<StgValue><ssdm name="xor_ln14_32"/></StgValue>
</operation>

<operation id="471" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
:346  %and_ln14_31 = and i1024 %flat_array_load_9, %xor_ln14_32

]]></Node>
<StgValue><ssdm name="and_ln14_31"/></StgValue>
</operation>

<operation id="472" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
:347  %and_ln14_32 = and i1024 %select_ln14_43, %and_ln14_30

]]></Node>
<StgValue><ssdm name="and_ln14_32"/></StgValue>
</operation>

<operation id="473" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
:348  %or_ln14_16 = or i1024 %and_ln14_31, %and_ln14_32

]]></Node>
<StgValue><ssdm name="or_ln14_16"/></StgValue>
</operation>

<operation id="474" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="1024" op_1_bw="4" op_2_bw="1024">
<![CDATA[
:349  store i1024 %or_ln14_16, i1024* %flat_array_addr_7, align 8

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="475" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:351  %add_ln14_7 = add i10 4, %zext_ln14_20

]]></Node>
<StgValue><ssdm name="add_ln14_7"/></StgValue>
</operation>

<operation id="476" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="5" op_0_bw="5" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
:352  %lshr_ln14_8 = call i5 @_ssdm_op_PartSelect.i5.i10.i32.i32(i10 %add_ln14_7, i32 5, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln14_8"/></StgValue>
</operation>

<operation id="477" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="64" op_0_bw="5">
<![CDATA[
:354  %zext_ln14_21 = zext i5 %lshr_ln14_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln14_21"/></StgValue>
</operation>

<operation id="478" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="4" op_0_bw="1024" op_1_bw="64" op_2_bw="64">
<![CDATA[
:355  %flat_array_addr_8 = getelementptr [13 x i1024]* %flat_array, i64 0, i64 %zext_ln14_21

]]></Node>
<StgValue><ssdm name="flat_array_addr_8"/></StgValue>
</operation>

<operation id="479" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="1024" op_0_bw="4" op_1_bw="0">
<![CDATA[
:356  %flat_array_load_10 = load i1024* %flat_array_addr_8, align 8

]]></Node>
<StgValue><ssdm name="flat_array_load_10"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="480" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="1024" op_0_bw="4" op_1_bw="0">
<![CDATA[
:356  %flat_array_load_10 = load i1024* %flat_array_addr_8, align 8

]]></Node>
<StgValue><ssdm name="flat_array_load_10"/></StgValue>
</operation>

<operation id="481" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="11" op_0_bw="10">
<![CDATA[
:361  %zext_ln14_86 = zext i10 %empty_22 to i11

]]></Node>
<StgValue><ssdm name="zext_ln14_86"/></StgValue>
</operation>

<operation id="482" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
:364  %select_ln14_44 = select i1 %icmp_ln14_11, i11 %zext_ln14_85, i11 %zext_ln14_86

]]></Node>
<StgValue><ssdm name="select_ln14_44"/></StgValue>
</operation>

<operation id="483" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
:365  %select_ln14_45 = select i1 %icmp_ln14_11, i11 %zext_ln14_86, i11 %zext_ln14_85

]]></Node>
<StgValue><ssdm name="select_ln14_45"/></StgValue>
</operation>

<operation id="484" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:367  %xor_ln14_34 = xor i11 %select_ln14_44, 1023

]]></Node>
<StgValue><ssdm name="xor_ln14_34"/></StgValue>
</operation>

<operation id="485" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="1024" op_0_bw="11">
<![CDATA[
:369  %zext_ln14_89 = zext i11 %select_ln14_45 to i1024

]]></Node>
<StgValue><ssdm name="zext_ln14_89"/></StgValue>
</operation>

<operation id="486" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="1024" op_0_bw="11">
<![CDATA[
:370  %zext_ln14_90 = zext i11 %xor_ln14_34 to i1024

]]></Node>
<StgValue><ssdm name="zext_ln14_90"/></StgValue>
</operation>

<operation id="487" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="1024" op_0_bw="1024" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
:372  %tmp_23 = call i1024 @llvm.part.select.i1024(i1024 %shl_ln14_36, i32 1023, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="488" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="1024" op_0_bw="1" op_1_bw="1024" op_2_bw="1024">
<![CDATA[
:373  %select_ln14_47 = select i1 %icmp_ln14_11, i1024 %tmp_23, i1024 %shl_ln14_36

]]></Node>
<StgValue><ssdm name="select_ln14_47"/></StgValue>
</operation>

<operation id="489" st_id="24" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
:374  %shl_ln14_37 = shl i1024 -1, %zext_ln14_89

]]></Node>
<StgValue><ssdm name="shl_ln14_37"/></StgValue>
</operation>

<operation id="490" st_id="24" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
:375  %lshr_ln14_21 = lshr i1024 -1, %zext_ln14_90

]]></Node>
<StgValue><ssdm name="lshr_ln14_21"/></StgValue>
</operation>

<operation id="491" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
:376  %and_ln14_33 = and i1024 %shl_ln14_37, %lshr_ln14_21

]]></Node>
<StgValue><ssdm name="and_ln14_33"/></StgValue>
</operation>

<operation id="492" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
:377  %xor_ln14_35 = xor i1024 %and_ln14_33, -1

]]></Node>
<StgValue><ssdm name="xor_ln14_35"/></StgValue>
</operation>

<operation id="493" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
:378  %and_ln14_34 = and i1024 %flat_array_load_10, %xor_ln14_35

]]></Node>
<StgValue><ssdm name="and_ln14_34"/></StgValue>
</operation>

<operation id="494" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
:379  %and_ln14_35 = and i1024 %select_ln14_47, %and_ln14_33

]]></Node>
<StgValue><ssdm name="and_ln14_35"/></StgValue>
</operation>

<operation id="495" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
:380  %or_ln14_17 = or i1024 %and_ln14_34, %and_ln14_35

]]></Node>
<StgValue><ssdm name="or_ln14_17"/></StgValue>
</operation>

<operation id="496" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="1024" op_1_bw="4" op_2_bw="1024">
<![CDATA[
:381  store i1024 %or_ln14_17, i1024* %flat_array_addr_8, align 8

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="497" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:383  %add_ln14_8 = add i10 5, %zext_ln14_20

]]></Node>
<StgValue><ssdm name="add_ln14_8"/></StgValue>
</operation>

<operation id="498" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="5" op_0_bw="5" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
:384  %lshr_ln14_9 = call i5 @_ssdm_op_PartSelect.i5.i10.i32.i32(i10 %add_ln14_8, i32 5, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln14_9"/></StgValue>
</operation>

<operation id="499" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="64" op_0_bw="5">
<![CDATA[
:386  %zext_ln14_23 = zext i5 %lshr_ln14_9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln14_23"/></StgValue>
</operation>

<operation id="500" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="4" op_0_bw="1024" op_1_bw="64" op_2_bw="64">
<![CDATA[
:387  %flat_array_addr_9 = getelementptr [13 x i1024]* %flat_array, i64 0, i64 %zext_ln14_23

]]></Node>
<StgValue><ssdm name="flat_array_addr_9"/></StgValue>
</operation>

<operation id="501" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="1024" op_0_bw="4" op_1_bw="0">
<![CDATA[
:388  %flat_array_load_11 = load i1024* %flat_array_addr_9, align 8

]]></Node>
<StgValue><ssdm name="flat_array_load_11"/></StgValue>
</operation>

<operation id="502" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:415  %add_ln14_9 = add i10 6, %zext_ln14_20

]]></Node>
<StgValue><ssdm name="add_ln14_9"/></StgValue>
</operation>

<operation id="503" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="5" op_0_bw="5" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
:416  %lshr_ln14_s = call i5 @_ssdm_op_PartSelect.i5.i10.i32.i32(i10 %add_ln14_9, i32 5, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln14_s"/></StgValue>
</operation>

<operation id="504" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="64" op_0_bw="5">
<![CDATA[
:418  %zext_ln14_25 = zext i5 %lshr_ln14_s to i64

]]></Node>
<StgValue><ssdm name="zext_ln14_25"/></StgValue>
</operation>

<operation id="505" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="4" op_0_bw="1024" op_1_bw="64" op_2_bw="64">
<![CDATA[
:419  %flat_array_addr_10 = getelementptr [13 x i1024]* %flat_array, i64 0, i64 %zext_ln14_25

]]></Node>
<StgValue><ssdm name="flat_array_addr_10"/></StgValue>
</operation>

<operation id="506" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:447  %add_ln14_10 = add i10 7, %zext_ln14_20

]]></Node>
<StgValue><ssdm name="add_ln14_10"/></StgValue>
</operation>

<operation id="507" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="5" op_0_bw="5" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
:448  %lshr_ln14_10 = call i5 @_ssdm_op_PartSelect.i5.i10.i32.i32(i10 %add_ln14_10, i32 5, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln14_10"/></StgValue>
</operation>

<operation id="508" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="64" op_0_bw="5">
<![CDATA[
:450  %zext_ln14_27 = zext i5 %lshr_ln14_10 to i64

]]></Node>
<StgValue><ssdm name="zext_ln14_27"/></StgValue>
</operation>

<operation id="509" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="4" op_0_bw="1024" op_1_bw="64" op_2_bw="64">
<![CDATA[
:451  %flat_array_addr_11 = getelementptr [13 x i1024]* %flat_array, i64 0, i64 %zext_ln14_27

]]></Node>
<StgValue><ssdm name="flat_array_addr_11"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="510" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="1024" op_0_bw="4" op_1_bw="0">
<![CDATA[
:388  %flat_array_load_11 = load i1024* %flat_array_addr_9, align 8

]]></Node>
<StgValue><ssdm name="flat_array_load_11"/></StgValue>
</operation>

<operation id="511" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="11" op_0_bw="10">
<![CDATA[
:393  %zext_ln14_92 = zext i10 %empty_23 to i11

]]></Node>
<StgValue><ssdm name="zext_ln14_92"/></StgValue>
</operation>

<operation id="512" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
:396  %select_ln14_48 = select i1 %icmp_ln14_12, i11 %zext_ln14_91, i11 %zext_ln14_92

]]></Node>
<StgValue><ssdm name="select_ln14_48"/></StgValue>
</operation>

<operation id="513" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
:397  %select_ln14_49 = select i1 %icmp_ln14_12, i11 %zext_ln14_92, i11 %zext_ln14_91

]]></Node>
<StgValue><ssdm name="select_ln14_49"/></StgValue>
</operation>

<operation id="514" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:399  %xor_ln14_37 = xor i11 %select_ln14_48, 1023

]]></Node>
<StgValue><ssdm name="xor_ln14_37"/></StgValue>
</operation>

<operation id="515" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="1024" op_0_bw="11">
<![CDATA[
:401  %zext_ln14_95 = zext i11 %select_ln14_49 to i1024

]]></Node>
<StgValue><ssdm name="zext_ln14_95"/></StgValue>
</operation>

<operation id="516" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="1024" op_0_bw="11">
<![CDATA[
:402  %zext_ln14_96 = zext i11 %xor_ln14_37 to i1024

]]></Node>
<StgValue><ssdm name="zext_ln14_96"/></StgValue>
</operation>

<operation id="517" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="1024" op_0_bw="1024" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
:404  %tmp_25 = call i1024 @llvm.part.select.i1024(i1024 %shl_ln14_38, i32 1023, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="518" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="1024" op_0_bw="1" op_1_bw="1024" op_2_bw="1024">
<![CDATA[
:405  %select_ln14_51 = select i1 %icmp_ln14_12, i1024 %tmp_25, i1024 %shl_ln14_38

]]></Node>
<StgValue><ssdm name="select_ln14_51"/></StgValue>
</operation>

<operation id="519" st_id="26" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
:406  %shl_ln14_39 = shl i1024 -1, %zext_ln14_95

]]></Node>
<StgValue><ssdm name="shl_ln14_39"/></StgValue>
</operation>

<operation id="520" st_id="26" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
:407  %lshr_ln14_22 = lshr i1024 -1, %zext_ln14_96

]]></Node>
<StgValue><ssdm name="lshr_ln14_22"/></StgValue>
</operation>

<operation id="521" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
:408  %and_ln14_36 = and i1024 %shl_ln14_39, %lshr_ln14_22

]]></Node>
<StgValue><ssdm name="and_ln14_36"/></StgValue>
</operation>

<operation id="522" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
:409  %xor_ln14_38 = xor i1024 %and_ln14_36, -1

]]></Node>
<StgValue><ssdm name="xor_ln14_38"/></StgValue>
</operation>

<operation id="523" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
:410  %and_ln14_37 = and i1024 %flat_array_load_11, %xor_ln14_38

]]></Node>
<StgValue><ssdm name="and_ln14_37"/></StgValue>
</operation>

<operation id="524" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
:411  %and_ln14_38 = and i1024 %select_ln14_51, %and_ln14_36

]]></Node>
<StgValue><ssdm name="and_ln14_38"/></StgValue>
</operation>

<operation id="525" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
:412  %or_ln14_18 = or i1024 %and_ln14_37, %and_ln14_38

]]></Node>
<StgValue><ssdm name="or_ln14_18"/></StgValue>
</operation>

<operation id="526" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="0" op_0_bw="1024" op_1_bw="4" op_2_bw="1024">
<![CDATA[
:413  store i1024 %or_ln14_18, i1024* %flat_array_addr_9, align 8

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="527" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="1024" op_0_bw="4" op_1_bw="0">
<![CDATA[
:420  %flat_array_load_12 = load i1024* %flat_array_addr_10, align 8

]]></Node>
<StgValue><ssdm name="flat_array_load_12"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="528" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="1024" op_0_bw="4" op_1_bw="0">
<![CDATA[
:420  %flat_array_load_12 = load i1024* %flat_array_addr_10, align 8

]]></Node>
<StgValue><ssdm name="flat_array_load_12"/></StgValue>
</operation>

<operation id="529" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="11" op_0_bw="10">
<![CDATA[
:425  %zext_ln14_98 = zext i10 %empty_24 to i11

]]></Node>
<StgValue><ssdm name="zext_ln14_98"/></StgValue>
</operation>

<operation id="530" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
:428  %select_ln14_52 = select i1 %icmp_ln14_13, i11 %zext_ln14_97, i11 %zext_ln14_98

]]></Node>
<StgValue><ssdm name="select_ln14_52"/></StgValue>
</operation>

<operation id="531" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
:429  %select_ln14_53 = select i1 %icmp_ln14_13, i11 %zext_ln14_98, i11 %zext_ln14_97

]]></Node>
<StgValue><ssdm name="select_ln14_53"/></StgValue>
</operation>

<operation id="532" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:431  %xor_ln14_40 = xor i11 %select_ln14_52, 1023

]]></Node>
<StgValue><ssdm name="xor_ln14_40"/></StgValue>
</operation>

<operation id="533" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="1024" op_0_bw="11">
<![CDATA[
:433  %zext_ln14_101 = zext i11 %select_ln14_53 to i1024

]]></Node>
<StgValue><ssdm name="zext_ln14_101"/></StgValue>
</operation>

<operation id="534" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="1024" op_0_bw="11">
<![CDATA[
:434  %zext_ln14_102 = zext i11 %xor_ln14_40 to i1024

]]></Node>
<StgValue><ssdm name="zext_ln14_102"/></StgValue>
</operation>

<operation id="535" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="1024" op_0_bw="1024" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
:436  %tmp_27 = call i1024 @llvm.part.select.i1024(i1024 %shl_ln14_40, i32 1023, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="536" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="1024" op_0_bw="1" op_1_bw="1024" op_2_bw="1024">
<![CDATA[
:437  %select_ln14_55 = select i1 %icmp_ln14_13, i1024 %tmp_27, i1024 %shl_ln14_40

]]></Node>
<StgValue><ssdm name="select_ln14_55"/></StgValue>
</operation>

<operation id="537" st_id="28" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
:438  %shl_ln14_41 = shl i1024 -1, %zext_ln14_101

]]></Node>
<StgValue><ssdm name="shl_ln14_41"/></StgValue>
</operation>

<operation id="538" st_id="28" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
:439  %lshr_ln14_23 = lshr i1024 -1, %zext_ln14_102

]]></Node>
<StgValue><ssdm name="lshr_ln14_23"/></StgValue>
</operation>

<operation id="539" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
:440  %and_ln14_39 = and i1024 %shl_ln14_41, %lshr_ln14_23

]]></Node>
<StgValue><ssdm name="and_ln14_39"/></StgValue>
</operation>

<operation id="540" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
:441  %xor_ln14_41 = xor i1024 %and_ln14_39, -1

]]></Node>
<StgValue><ssdm name="xor_ln14_41"/></StgValue>
</operation>

<operation id="541" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
:442  %and_ln14_40 = and i1024 %flat_array_load_12, %xor_ln14_41

]]></Node>
<StgValue><ssdm name="and_ln14_40"/></StgValue>
</operation>

<operation id="542" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
:443  %and_ln14_41 = and i1024 %select_ln14_55, %and_ln14_39

]]></Node>
<StgValue><ssdm name="and_ln14_41"/></StgValue>
</operation>

<operation id="543" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
:444  %or_ln14_19 = or i1024 %and_ln14_40, %and_ln14_41

]]></Node>
<StgValue><ssdm name="or_ln14_19"/></StgValue>
</operation>

<operation id="544" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="1024" op_1_bw="4" op_2_bw="1024">
<![CDATA[
:445  store i1024 %or_ln14_19, i1024* %flat_array_addr_10, align 8

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="545" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="1024" op_0_bw="4" op_1_bw="0">
<![CDATA[
:452  %flat_array_load_13 = load i1024* %flat_array_addr_11, align 8

]]></Node>
<StgValue><ssdm name="flat_array_load_13"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="546" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="1024" op_0_bw="4" op_1_bw="0">
<![CDATA[
:452  %flat_array_load_13 = load i1024* %flat_array_addr_11, align 8

]]></Node>
<StgValue><ssdm name="flat_array_load_13"/></StgValue>
</operation>

<operation id="547" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="11" op_0_bw="10">
<![CDATA[
:457  %zext_ln14_104 = zext i10 %empty_25 to i11

]]></Node>
<StgValue><ssdm name="zext_ln14_104"/></StgValue>
</operation>

<operation id="548" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
:460  %select_ln14_56 = select i1 %icmp_ln14_14, i11 %zext_ln14_103, i11 %zext_ln14_104

]]></Node>
<StgValue><ssdm name="select_ln14_56"/></StgValue>
</operation>

<operation id="549" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
:461  %select_ln14_57 = select i1 %icmp_ln14_14, i11 %zext_ln14_104, i11 %zext_ln14_103

]]></Node>
<StgValue><ssdm name="select_ln14_57"/></StgValue>
</operation>

<operation id="550" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:463  %xor_ln14_43 = xor i11 %select_ln14_56, 1023

]]></Node>
<StgValue><ssdm name="xor_ln14_43"/></StgValue>
</operation>

<operation id="551" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="1024" op_0_bw="11">
<![CDATA[
:465  %zext_ln14_107 = zext i11 %select_ln14_57 to i1024

]]></Node>
<StgValue><ssdm name="zext_ln14_107"/></StgValue>
</operation>

<operation id="552" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="1024" op_0_bw="11">
<![CDATA[
:466  %zext_ln14_108 = zext i11 %xor_ln14_43 to i1024

]]></Node>
<StgValue><ssdm name="zext_ln14_108"/></StgValue>
</operation>

<operation id="553" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="1024" op_0_bw="1024" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
:468  %tmp_29 = call i1024 @llvm.part.select.i1024(i1024 %shl_ln14_42, i32 1023, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="554" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="1024" op_0_bw="1" op_1_bw="1024" op_2_bw="1024">
<![CDATA[
:469  %select_ln14_59 = select i1 %icmp_ln14_14, i1024 %tmp_29, i1024 %shl_ln14_42

]]></Node>
<StgValue><ssdm name="select_ln14_59"/></StgValue>
</operation>

<operation id="555" st_id="30" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
:470  %shl_ln14_43 = shl i1024 -1, %zext_ln14_107

]]></Node>
<StgValue><ssdm name="shl_ln14_43"/></StgValue>
</operation>

<operation id="556" st_id="30" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
:471  %lshr_ln14_24 = lshr i1024 -1, %zext_ln14_108

]]></Node>
<StgValue><ssdm name="lshr_ln14_24"/></StgValue>
</operation>

<operation id="557" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
:472  %and_ln14_42 = and i1024 %shl_ln14_43, %lshr_ln14_24

]]></Node>
<StgValue><ssdm name="and_ln14_42"/></StgValue>
</operation>

<operation id="558" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
:473  %xor_ln14_44 = xor i1024 %and_ln14_42, -1

]]></Node>
<StgValue><ssdm name="xor_ln14_44"/></StgValue>
</operation>

<operation id="559" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
:474  %and_ln14_43 = and i1024 %flat_array_load_13, %xor_ln14_44

]]></Node>
<StgValue><ssdm name="and_ln14_43"/></StgValue>
</operation>

<operation id="560" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
:475  %and_ln14_44 = and i1024 %select_ln14_59, %and_ln14_42

]]></Node>
<StgValue><ssdm name="and_ln14_44"/></StgValue>
</operation>

<operation id="561" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
:476  %or_ln14_20 = or i1024 %and_ln14_43, %and_ln14_44

]]></Node>
<StgValue><ssdm name="or_ln14_20"/></StgValue>
</operation>

<operation id="562" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="0" op_0_bw="1024" op_1_bw="4" op_2_bw="1024">
<![CDATA[
:477  store i1024 %or_ln14_20, i1024* %flat_array_addr_11, align 8

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="563" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="1024" op_0_bw="4" op_1_bw="0">
<![CDATA[
:479  %flat_array_load_14 = load i1024* %flat_array_addr, align 8

]]></Node>
<StgValue><ssdm name="flat_array_load_14"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="564" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln10"/></StgValue>
</operation>

<operation id="565" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="1024" op_0_bw="4" op_1_bw="0">
<![CDATA[
:479  %flat_array_load_14 = load i1024* %flat_array_addr, align 8

]]></Node>
<StgValue><ssdm name="flat_array_load_14"/></StgValue>
</operation>

<operation id="566" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="11" op_0_bw="10">
<![CDATA[
:485  %zext_ln14_110 = zext i10 %empty_26 to i11

]]></Node>
<StgValue><ssdm name="zext_ln14_110"/></StgValue>
</operation>

<operation id="567" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
:488  %select_ln14_60 = select i1 %icmp_ln14_15, i11 %zext_ln14_109, i11 %zext_ln14_110

]]></Node>
<StgValue><ssdm name="select_ln14_60"/></StgValue>
</operation>

<operation id="568" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
:489  %select_ln14_61 = select i1 %icmp_ln14_15, i11 %zext_ln14_110, i11 %zext_ln14_109

]]></Node>
<StgValue><ssdm name="select_ln14_61"/></StgValue>
</operation>

<operation id="569" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:491  %xor_ln14_46 = xor i11 %select_ln14_60, 1023

]]></Node>
<StgValue><ssdm name="xor_ln14_46"/></StgValue>
</operation>

<operation id="570" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="1024" op_0_bw="11">
<![CDATA[
:493  %zext_ln14_113 = zext i11 %select_ln14_61 to i1024

]]></Node>
<StgValue><ssdm name="zext_ln14_113"/></StgValue>
</operation>

<operation id="571" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="1024" op_0_bw="11">
<![CDATA[
:494  %zext_ln14_114 = zext i11 %xor_ln14_46 to i1024

]]></Node>
<StgValue><ssdm name="zext_ln14_114"/></StgValue>
</operation>

<operation id="572" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="1024" op_0_bw="1024" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
:496  %tmp_31 = call i1024 @llvm.part.select.i1024(i1024 %shl_ln14_44, i32 1023, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="573" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="1024" op_0_bw="1" op_1_bw="1024" op_2_bw="1024">
<![CDATA[
:497  %select_ln14_63 = select i1 %icmp_ln14_15, i1024 %tmp_31, i1024 %shl_ln14_44

]]></Node>
<StgValue><ssdm name="select_ln14_63"/></StgValue>
</operation>

<operation id="574" st_id="32" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
:498  %shl_ln14_45 = shl i1024 -1, %zext_ln14_113

]]></Node>
<StgValue><ssdm name="shl_ln14_45"/></StgValue>
</operation>

<operation id="575" st_id="32" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
:499  %lshr_ln14_25 = lshr i1024 -1, %zext_ln14_114

]]></Node>
<StgValue><ssdm name="lshr_ln14_25"/></StgValue>
</operation>

<operation id="576" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
:500  %and_ln14_45 = and i1024 %shl_ln14_45, %lshr_ln14_25

]]></Node>
<StgValue><ssdm name="and_ln14_45"/></StgValue>
</operation>

<operation id="577" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
:501  %xor_ln14_47 = xor i1024 %and_ln14_45, -1

]]></Node>
<StgValue><ssdm name="xor_ln14_47"/></StgValue>
</operation>

<operation id="578" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
:502  %and_ln14_46 = and i1024 %flat_array_load_14, %xor_ln14_47

]]></Node>
<StgValue><ssdm name="and_ln14_46"/></StgValue>
</operation>

<operation id="579" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
:503  %and_ln14_47 = and i1024 %select_ln14_63, %and_ln14_45

]]></Node>
<StgValue><ssdm name="and_ln14_47"/></StgValue>
</operation>

<operation id="580" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
:504  %or_ln14_21 = or i1024 %and_ln14_46, %and_ln14_47

]]></Node>
<StgValue><ssdm name="or_ln14_21"/></StgValue>
</operation>

<operation id="581" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="0" op_0_bw="1024" op_1_bw="4" op_2_bw="1024">
<![CDATA[
:505  store i1024 %or_ln14_21, i1024* %flat_array_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>

<operation id="582" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="0" op_0_bw="0">
<![CDATA[
:506  br label %2

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
