# riscv-pipeline-verification
A modular and scalable SystemVerilog testbench framework for verifying individual components of a RISC-V pipelined processor. Includes unit tests for instruction fetch, decode, execute, memory access, and writeback stages.
