

================================================================
== Vivado HLS Report for 'network'
================================================================
* Date:           Tue Dec 17 20:27:51 2019

* Version:        2018.3.1 (Build 2489210 on Tue Mar 26 04:40:43 MDT 2019)
* Project:        HLS
* Solution:       network
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.570|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+---------+--------+---------+---------+
    |      Latency     |     Interval     | Pipeline|
    |   min  |   max   |   min  |   max   |   Type  |
    +--------+---------+--------+---------+---------+
    |  704056|  1921537|  704056|  1921537|   none  |
    +--------+---------+--------+---------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------+------------------------+--------+--------+--------+--------+---------+
        |                                   |                        |     Latency     |     Interval    | Pipeline|
        |              Instance             |         Module         |   min  |   max  |   min  |   max  |   Type  |
        +-----------------------------------+------------------------+--------+--------+--------+--------+---------+
        |grp_padding2d_fix16_fu_297         |padding2d_fix16         |     157|   28354|     157|   28354|   none  |
        |grp_depthwise_conv2d_fix_2_fu_315  |depthwise_conv2d_fix_2  |  141601|  565409|  141601|  565409|   none  |
        |grp_depthwise_conv2d_fix_1_fu_339  |depthwise_conv2d_fix_1  |   17769|   70801|   17769|   70801|   none  |
        |grp_max_pooling2d_fix16_fu_363     |max_pooling2d_fix16     |    5617|   44385|    5617|   44385|   none  |
        |grp_pointwise_conv2d_fix_3_fu_384  |pointwise_conv2d_fix_3  |  107121|  107121|  107121|  107121|   none  |
        |grp_pointwise_conv2d_fix_1_fu_394  |pointwise_conv2d_fix_1  |  103737|  103737|  103737|  103737|   none  |
        |grp_pointwise_conv2d_fix_2_fu_404  |pointwise_conv2d_fix_2  |   13465|   13465|   13465|   13465|   none  |
        |grp_up_sampling2d_fix16_fu_414     |up_sampling2d_fix16     |    3377|   26017|    3377|   26017|   none  |
        |grp_depthwise_conv2d_fix_fu_435    |depthwise_conv2d_fix    |   34553|   34553|   34553|   34553|   none  |
        |grp_pointwise_conv2d_fix_4_fu_443  |pointwise_conv2d_fix_4  |   51801|   51801|   51801|   51801|   none  |
        |grp_pointwise_conv2d_fix_fu_451    |pointwise_conv2d_fix    |   51121|   51121|   51121|   51121|   none  |
        +-----------------------------------+------------------------+--------+--------+--------+--------+---------+

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |   784|   784|         1|          -|          -|   784|    no    |
        |- Loop 2  |  1568|  1568|         2|          -|          -|   784|    no    |
        |- Loop 3  |  2352|  2352|         3|          -|          -|   784|    no    |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    159|
|FIFO             |        -|      -|       -|      -|
|Instance         |        2|      8|    2482|   4900|
|Memory           |       37|      -|     128|     12|
|Multiplexer      |        -|      -|       -|   1273|
|Register         |        -|      -|     216|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       39|      8|    2826|   6344|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |       13|      3|       2|     11|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------------------------+------------------------+---------+-------+-----+-----+
    |              Instance             |         Module         | BRAM_18K| DSP48E|  FF | LUT |
    +-----------------------------------+------------------------+---------+-------+-----+-----+
    |grp_depthwise_conv2d_fix_fu_435    |depthwise_conv2d_fix    |        0|      1|  159|  324|
    |grp_depthwise_conv2d_fix_1_fu_339  |depthwise_conv2d_fix_1  |        0|      1|  212|  498|
    |grp_depthwise_conv2d_fix_2_fu_315  |depthwise_conv2d_fix_2  |        0|      1|  240|  558|
    |grp_max_pooling2d_fix16_fu_363     |max_pooling2d_fix16     |        0|      0|  157|  468|
    |network_AXILiteS_s_axi_U           |network_AXILiteS_s_axi  |        0|      0|   68|  104|
    |grp_padding2d_fix16_fu_297         |padding2d_fix16         |        0|      0|  457|  962|
    |grp_pointwise_conv2d_fix_fu_451    |pointwise_conv2d_fix    |        0|      1|  210|  270|
    |grp_pointwise_conv2d_fix_1_fu_394  |pointwise_conv2d_fix_1  |        1|      1|  226|  355|
    |grp_pointwise_conv2d_fix_2_fu_404  |pointwise_conv2d_fix_2  |        0|      1|  218|  373|
    |grp_pointwise_conv2d_fix_3_fu_384  |pointwise_conv2d_fix_3  |        1|      1|  229|  358|
    |grp_pointwise_conv2d_fix_4_fu_443  |pointwise_conv2d_fix_4  |        0|      1|  175|  291|
    |grp_up_sampling2d_fix16_fu_414     |up_sampling2d_fix16     |        0|      0|  131|  339|
    +-----------------------------------+------------------------+---------+-------+-----+-----+
    |Total                              |                        |        2|      8| 2482| 4900|
    +-----------------------------------+------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +-------------------------+-------------------------------+---------+----+----+-------+-----+------+-------------+
    |          Memory         |             Module            | BRAM_18K| FF | LUT| Words | Bits| Banks| W*Bits*Banks|
    +-------------------------+-------------------------------+---------+----+----+-------+-----+------+-------------+
    |MemBank_A_U              |network_MemBank_A              |       16|   0|   0|  14400|   16|     1|       230400|
    |MemBank_B_U              |network_MemBank_A              |       16|   0|   0|  14400|   16|     1|       230400|
    |MemBank_Out_U            |network_MemBank_Out            |        1|   0|   0|    784|   16|     1|        12544|
    |SeparableConv2D_1_b_1_U  |network_SeparableConv2D_1_b_1  |        0|  32|   4|     16|   16|     1|          256|
    |SeparableConv2D_4_b_s_U  |network_SeparableConv2D_1_b_1  |        0|  32|   4|     16|   16|     1|          256|
    |SeparableConv2D_1_w_1_U  |network_SeparableConv2D_1_w_1  |        1|   0|   0|    144|   16|     1|         2304|
    |SeparableConv2D_2_b_1_U  |network_SeparableConv2D_2_b_1  |        0|  32|   2|      8|   16|     1|          128|
    |SeparableConv2D_3_b_1_U  |network_SeparableConv2D_2_b_1  |        0|  32|   2|      8|   16|     1|          128|
    |SeparableConv2D_2_w_1_U  |network_SeparableConv2D_2_w_1  |        1|   0|   0|     72|   16|     1|         1152|
    |SeparableConv2D_3_w_1_U  |network_SeparableConv2D_3_w_1  |        1|   0|   0|     72|   16|     1|         1152|
    |SeparableConv2D_4_w_1_U  |network_SeparableConv2D_4_w_1  |        1|   0|   0|    144|   16|     1|         2304|
    +-------------------------+-------------------------------+---------+----+----+-------+-----+------+-------------+
    |Total                    |                               |       37| 128|  12|  30064|  176|    11|       481024|
    +-------------------------+-------------------------------+---------+----+----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |             Variable Name             | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_467_p2                          |     +    |      0|  0|  14|          10|           1|
    |i_2_fu_489_p2                          |     +    |      0|  0|  14|          10|           1|
    |i_3_fu_511_p2                          |     +    |      0|  0|  14|          10|           1|
    |ap_block_state2                        |    and   |      0|  0|   2|           1|           1|
    |input_data_V_data_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |input_data_V_data_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |output_data_V_data_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |output_data_V_data_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |output_data_V_last_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |output_data_V_last_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |output_data_V_user_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |output_data_V_user_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |exitcond_fu_461_p2                     |   icmp   |      0|  0|  13|          10|           9|
    |input_data_V_data_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |output_data_V_data_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |output_data_V_last_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |output_data_V_user_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |tmp_50_fu_483_p2                       |   icmp   |      0|  0|  13|          10|           9|
    |tmp_52_fu_505_p2                       |   icmp   |      0|  0|  13|          10|           9|
    |tmp_last_V_fu_523_p2                   |   icmp   |      0|  0|  13|          10|           9|
    |tmp_user_V_fu_517_p2                   |   icmp   |      0|  0|  13|          10|           1|
    |ap_block_state45                       |    or    |      0|  0|   2|           1|           1|
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                  |          |      0|  0| 159|          98|          54|
    +---------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------------+-----+-----------+-----+-----------+
    |                       Name                      | LUT | Input Size| Bits| Total Bits|
    +-------------------------------------------------+-----+-----------+-----+-----------+
    |MemBank_A_address0                               |   56|         13|   14|        182|
    |MemBank_A_ce0                                    |   56|         13|    1|         13|
    |MemBank_A_d0                                     |   38|          7|   16|        112|
    |MemBank_A_we0                                    |   38|          7|    1|          7|
    |MemBank_B_address0                               |   56|         13|   14|        182|
    |MemBank_B_ce0                                    |   56|         13|    1|         13|
    |MemBank_B_d0                                     |   38|          7|   16|        112|
    |MemBank_B_we0                                    |   38|          7|    1|          7|
    |MemBank_Out_address0                             |   15|          3|   10|         30|
    |SeparableConv2D_1_b_1_ce0                        |    9|          2|    1|          2|
    |SeparableConv2D_1_w_1_ce0                        |    9|          2|    1|          2|
    |SeparableConv2D_2_b_1_ce0                        |    9|          2|    1|          2|
    |SeparableConv2D_2_w_1_ce0                        |    9|          2|    1|          2|
    |SeparableConv2D_3_b_1_ce0                        |    9|          2|    1|          2|
    |SeparableConv2D_3_w_1_ce0                        |    9|          2|    1|          2|
    |SeparableConv2D_4_b_s_ce0                        |    9|          2|    1|          2|
    |SeparableConv2D_4_w_1_ce0                        |    9|          2|    1|          2|
    |ap_NS_fsm                                        |  201|         46|    1|         46|
    |grp_depthwise_conv2d_fix_1_fu_339_bias_q0        |   15|          3|   16|         48|
    |grp_depthwise_conv2d_fix_1_fu_339_input_height   |   15|          3|    6|         18|
    |grp_depthwise_conv2d_fix_1_fu_339_input_width    |   15|          3|    6|         18|
    |grp_depthwise_conv2d_fix_1_fu_339_kernel_0_q0    |   15|          3|   16|         48|
    |grp_depthwise_conv2d_fix_1_fu_339_output_height  |   15|          3|    5|         15|
    |grp_depthwise_conv2d_fix_1_fu_339_output_width   |   15|          3|    5|         15|
    |grp_depthwise_conv2d_fix_2_fu_315_bias_q0        |   15|          3|   16|         48|
    |grp_depthwise_conv2d_fix_2_fu_315_input_height   |   15|          3|    7|         21|
    |grp_depthwise_conv2d_fix_2_fu_315_input_width    |   15|          3|    6|         18|
    |grp_depthwise_conv2d_fix_2_fu_315_kernel_0_q0    |   15|          3|   16|         48|
    |grp_depthwise_conv2d_fix_2_fu_315_output_height  |   15|          3|    6|         18|
    |grp_depthwise_conv2d_fix_2_fu_315_output_width   |   15|          3|    6|         18|
    |grp_max_pooling2d_fix16_fu_363_input_height      |   15|          3|    7|         21|
    |grp_max_pooling2d_fix16_fu_363_input_width       |   15|          3|    6|         18|
    |grp_max_pooling2d_fix16_fu_363_output_depth      |   15|          3|    6|         18|
    |grp_max_pooling2d_fix16_fu_363_output_height     |   15|          3|    5|         15|
    |grp_max_pooling2d_fix16_fu_363_output_width      |   15|          3|    5|         15|
    |grp_padding2d_fix16_fu_297_input_depth           |   21|          4|    7|         28|
    |grp_padding2d_fix16_fu_297_input_height          |   21|          4|    6|         24|
    |grp_padding2d_fix16_fu_297_input_width           |   21|          4|    6|         24|
    |grp_up_sampling2d_fix16_fu_414_input_height      |   15|          3|    5|         15|
    |grp_up_sampling2d_fix16_fu_414_input_width       |   15|          3|    5|         15|
    |grp_up_sampling2d_fix16_fu_414_output_depth      |   15|          3|    6|         18|
    |grp_up_sampling2d_fix16_fu_414_output_height     |   15|          3|    6|         18|
    |grp_up_sampling2d_fix16_fu_414_output_width      |   15|          3|    6|         18|
    |i1_reg_275                                       |    9|          2|   10|         20|
    |i2_reg_286                                       |    9|          2|   10|         20|
    |i_reg_264                                        |    9|          2|   10|         20|
    |input_data_TDATA_blk_n                           |    9|          2|    1|          2|
    |input_data_V_data_V_0_data_out                   |    9|          2|   16|         32|
    |input_data_V_data_V_0_state                      |   15|          3|    2|          6|
    |input_data_V_dest_V_0_state                      |   15|          3|    2|          6|
    |output_data_TDATA_blk_n                          |    9|          2|    1|          2|
    |output_data_V_data_V_1_data_out                  |    9|          2|   16|         32|
    |output_data_V_data_V_1_state                     |   15|          3|    2|          6|
    |output_data_V_dest_V_1_state                     |   15|          3|    2|          6|
    |output_data_V_id_V_1_state                       |   15|          3|    2|          6|
    |output_data_V_keep_V_1_state                     |   15|          3|    2|          6|
    |output_data_V_last_V_1_data_out                  |    9|          2|    1|          2|
    |output_data_V_last_V_1_state                     |   15|          3|    2|          6|
    |output_data_V_strb_V_1_state                     |   15|          3|    2|          6|
    |output_data_V_user_V_1_data_out                  |    9|          2|    1|          2|
    |output_data_V_user_V_1_state                     |   15|          3|    2|          6|
    +-------------------------------------------------+-----+-----------+-----+-----------+
    |Total                                            | 1273|        268|  354|       1486|
    +-------------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------+----+----+-----+-----------+
    |                      Name                      | FF | LUT| Bits| Const Bits|
    +------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                       |  45|   0|   45|          0|
    |grp_depthwise_conv2d_fix_1_fu_339_ap_start_reg  |   1|   0|    1|          0|
    |grp_depthwise_conv2d_fix_2_fu_315_ap_start_reg  |   1|   0|    1|          0|
    |grp_depthwise_conv2d_fix_fu_435_ap_start_reg    |   1|   0|    1|          0|
    |grp_max_pooling2d_fix16_fu_363_ap_start_reg     |   1|   0|    1|          0|
    |grp_padding2d_fix16_fu_297_ap_start_reg         |   1|   0|    1|          0|
    |grp_pointwise_conv2d_fix_1_fu_394_ap_start_reg  |   1|   0|    1|          0|
    |grp_pointwise_conv2d_fix_2_fu_404_ap_start_reg  |   1|   0|    1|          0|
    |grp_pointwise_conv2d_fix_3_fu_384_ap_start_reg  |   1|   0|    1|          0|
    |grp_pointwise_conv2d_fix_4_fu_443_ap_start_reg  |   1|   0|    1|          0|
    |grp_pointwise_conv2d_fix_fu_451_ap_start_reg    |   1|   0|    1|          0|
    |grp_up_sampling2d_fix16_fu_414_ap_start_reg     |   1|   0|    1|          0|
    |i1_reg_275                                      |  10|   0|   10|          0|
    |i2_reg_286                                      |  10|   0|   10|          0|
    |i_2_reg_540                                     |  10|   0|   10|          0|
    |i_3_reg_558                                     |  10|   0|   10|          0|
    |i_reg_264                                       |  10|   0|   10|          0|
    |input_data_V_data_V_0_payload_A                 |  16|   0|   16|          0|
    |input_data_V_data_V_0_payload_B                 |  16|   0|   16|          0|
    |input_data_V_data_V_0_sel_rd                    |   1|   0|    1|          0|
    |input_data_V_data_V_0_sel_wr                    |   1|   0|    1|          0|
    |input_data_V_data_V_0_state                     |   2|   0|    2|          0|
    |input_data_V_dest_V_0_state                     |   2|   0|    2|          0|
    |output_data_V_data_V_1_payload_A                |  16|   0|   16|          0|
    |output_data_V_data_V_1_payload_B                |  16|   0|   16|          0|
    |output_data_V_data_V_1_sel_rd                   |   1|   0|    1|          0|
    |output_data_V_data_V_1_sel_wr                   |   1|   0|    1|          0|
    |output_data_V_data_V_1_state                    |   2|   0|    2|          0|
    |output_data_V_dest_V_1_sel_rd                   |   1|   0|    1|          0|
    |output_data_V_dest_V_1_state                    |   2|   0|    2|          0|
    |output_data_V_id_V_1_sel_rd                     |   1|   0|    1|          0|
    |output_data_V_id_V_1_state                      |   2|   0|    2|          0|
    |output_data_V_keep_V_1_sel_rd                   |   1|   0|    1|          0|
    |output_data_V_keep_V_1_state                    |   2|   0|    2|          0|
    |output_data_V_last_V_1_payload_A                |   1|   0|    1|          0|
    |output_data_V_last_V_1_payload_B                |   1|   0|    1|          0|
    |output_data_V_last_V_1_sel_rd                   |   1|   0|    1|          0|
    |output_data_V_last_V_1_sel_wr                   |   1|   0|    1|          0|
    |output_data_V_last_V_1_state                    |   2|   0|    2|          0|
    |output_data_V_strb_V_1_sel_rd                   |   1|   0|    1|          0|
    |output_data_V_strb_V_1_state                    |   2|   0|    2|          0|
    |output_data_V_user_V_1_payload_A                |   1|   0|    1|          0|
    |output_data_V_user_V_1_payload_B                |   1|   0|    1|          0|
    |output_data_V_user_V_1_sel_rd                   |   1|   0|    1|          0|
    |output_data_V_user_V_1_sel_wr                   |   1|   0|    1|          0|
    |output_data_V_user_V_1_state                    |   2|   0|    2|          0|
    |tmp_51_reg_545                                  |  10|   0|   64|         54|
    |tmp_last_V_reg_568                              |   1|   0|    1|          0|
    |tmp_user_V_reg_563                              |   1|   0|    1|          0|
    +------------------------------------------------+----+----+-----+-----------+
    |Total                                           | 216|   0|  270|         54|
    +------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+----------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+------------------------+-----+-----+------------+----------------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |       AXILiteS       | return value |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |       AXILiteS       | return value |
|s_axi_AXILiteS_AWADDR   |  in |    5|    s_axi   |       AXILiteS       | return value |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |       AXILiteS       | return value |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |       AXILiteS       | return value |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |       AXILiteS       | return value |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |       AXILiteS       | return value |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |       AXILiteS       | return value |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |       AXILiteS       | return value |
|s_axi_AXILiteS_ARADDR   |  in |    5|    s_axi   |       AXILiteS       | return value |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |       AXILiteS       | return value |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |       AXILiteS       | return value |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |       AXILiteS       | return value |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |       AXILiteS       | return value |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |       AXILiteS       | return value |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |       AXILiteS       | return value |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |       AXILiteS       | return value |
|ap_clk                  |  in |    1| ap_ctrl_hs |        network       | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |        network       | return value |
|interrupt               | out |    1| ap_ctrl_hs |        network       | return value |
|input_data_TDATA        |  in |   16|    axis    |  input_data_V_data_V |    pointer   |
|input_data_TVALID       |  in |    1|    axis    |  input_data_V_dest_V |    pointer   |
|input_data_TREADY       | out |    1|    axis    |  input_data_V_dest_V |    pointer   |
|input_data_TDEST        |  in |    1|    axis    |  input_data_V_dest_V |    pointer   |
|input_data_TKEEP        |  in |    2|    axis    |  input_data_V_keep_V |    pointer   |
|input_data_TSTRB        |  in |    2|    axis    |  input_data_V_strb_V |    pointer   |
|input_data_TUSER        |  in |    1|    axis    |  input_data_V_user_V |    pointer   |
|input_data_TLAST        |  in |    1|    axis    |  input_data_V_last_V |    pointer   |
|input_data_TID          |  in |    1|    axis    |   input_data_V_id_V  |    pointer   |
|output_data_TDATA       | out |   16|    axis    | output_data_V_data_V |    pointer   |
|output_data_TREADY      |  in |    1|    axis    | output_data_V_data_V |    pointer   |
|output_data_TVALID      | out |    1|    axis    | output_data_V_dest_V |    pointer   |
|output_data_TDEST       | out |    1|    axis    | output_data_V_dest_V |    pointer   |
|output_data_TKEEP       | out |    2|    axis    | output_data_V_keep_V |    pointer   |
|output_data_TSTRB       | out |    2|    axis    | output_data_V_strb_V |    pointer   |
|output_data_TUSER       | out |    1|    axis    | output_data_V_user_V |    pointer   |
|output_data_TLAST       | out |    1|    axis    | output_data_V_last_V |    pointer   |
|output_data_TID         | out |    1|    axis    |  output_data_V_id_V  |    pointer   |
+------------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 2
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 45
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (exitcond)
	2  / (!exitcond)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / (!tmp_50)
	42  / (tmp_50)
41 --> 
	40  / true
42 --> 
	43  / (!tmp_52)
	45  / (tmp_52)
43 --> 
	44  / true
44 --> 
	42  / true
45 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %input_data_V_data_V), !map !121"   --->   Operation 46 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %input_data_V_keep_V), !map !125"   --->   Operation 47 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %input_data_V_strb_V), !map !129"   --->   Operation 48 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_data_V_user_V), !map !133"   --->   Operation 49 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_data_V_last_V), !map !137"   --->   Operation 50 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_data_V_id_V), !map !141"   --->   Operation 51 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_data_V_dest_V), !map !145"   --->   Operation 52 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %output_data_V_data_V), !map !149"   --->   Operation 53 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %output_data_V_keep_V), !map !153"   --->   Operation 54 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %output_data_V_strb_V), !map !157"   --->   Operation 55 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_data_V_user_V), !map !161"   --->   Operation 56 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_data_V_last_V), !map !165"   --->   Operation 57 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_data_V_id_V), !map !169"   --->   Operation 58 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_data_V_dest_V), !map !173"   --->   Operation 59 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !177"   --->   Operation 60 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @network_str) nounwind"   --->   Operation 61 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (3.25ns)   --->   "%MemBank_A = alloca [14400 x i16], align 16" [mnist_AXI_Stream.cpp:34]   --->   Operation 62 'alloca' 'MemBank_A' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_1 : Operation 63 [1/1] (3.25ns)   --->   "%MemBank_B = alloca [14400 x i16], align 16" [mnist_AXI_Stream.cpp:34]   --->   Operation 63 'alloca' 'MemBank_B' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_1 : Operation 64 [1/1] (3.25ns)   --->   "%MemBank_Out = alloca [784 x i16], align 16" [mnist_AXI_Stream.cpp:34]   --->   Operation 64 'alloca' 'MemBank_Out' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %input_data_V_data_V, i2* %input_data_V_keep_V, i2* %input_data_V_strb_V, i1* %input_data_V_user_V, i1* %input_data_V_last_V, i1* %input_data_V_id_V, i1* %input_data_V_dest_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str14, i32 0, i32 0, [1 x i8]* @p_str25, [1 x i8]* @p_str25, [1 x i8]* @p_str25, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str25, [1 x i8]* @p_str25) nounwind" [mnist_AXI_Stream.cpp:28]   --->   Operation 65 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %output_data_V_data_V, i2* %output_data_V_keep_V, i2* %output_data_V_strb_V, i1* %output_data_V_user_V, i1* %output_data_V_last_V, i1* %output_data_V_id_V, i1* %output_data_V_dest_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str14, i32 0, i32 0, [1 x i8]* @p_str25, [1 x i8]* @p_str25, [1 x i8]* @p_str25, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str25, [1 x i8]* @p_str25) nounwind" [mnist_AXI_Stream.cpp:29]   --->   Operation 66 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str36, i32 1, i32 1, [1 x i8]* @p_str25, i32 0, i32 0, [1 x i8]* @p_str25, [1 x i8]* @p_str25, [1 x i8]* @p_str25, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str25, [1 x i8]* @p_str25) nounwind" [mnist_AXI_Stream.cpp:30]   --->   Operation 67 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (1.76ns)   --->   "br label %1" [mnist_AXI_Stream.cpp:43]   --->   Operation 68 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 8.57>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%i = phi i10 [ 0, %0 ], [ %i_1, %2 ]"   --->   Operation 69 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (1.77ns)   --->   "%exitcond = icmp eq i10 %i, -240" [mnist_AXI_Stream.cpp:43]   --->   Operation 70 'icmp' 'exitcond' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 71 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (1.73ns)   --->   "%i_1 = add i10 %i, 1" [mnist_AXI_Stream.cpp:43]   --->   Operation 72 'add' 'i_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %3, label %2" [mnist_AXI_Stream.cpp:43]   --->   Operation 73 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%empty_30 = call { i16, i2, i2, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i16P.i2P.i2P.i1P.i1P.i1P.i1P(i16* %input_data_V_data_V, i2* %input_data_V_keep_V, i2* %input_data_V_strb_V, i1* %input_data_V_user_V, i1* %input_data_V_last_V, i1* %input_data_V_id_V, i1* %input_data_V_dest_V)" [mnist_AXI_Stream.cpp:44]   --->   Operation 74 'read' 'empty_30' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue { i16, i2, i2, i1, i1, i1, i1 } %empty_30, 0" [mnist_AXI_Stream.cpp:44]   --->   Operation 75 'extractvalue' 'tmp_data_V' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_s = zext i10 %i to i64" [mnist_AXI_Stream.cpp:45]   --->   Operation 76 'zext' 'tmp_s' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%MemBank_A_addr = getelementptr inbounds [14400 x i16]* %MemBank_A, i64 0, i64 %tmp_s" [mnist_AXI_Stream.cpp:45]   --->   Operation 77 'getelementptr' 'MemBank_A_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (3.25ns)   --->   "store i16 %tmp_data_V, i16* %MemBank_A_addr, align 2" [mnist_AXI_Stream.cpp:45]   --->   Operation 78 'store' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "br label %1" [mnist_AXI_Stream.cpp:43]   --->   Operation 79 'br' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 80 [2/2] (8.57ns)   --->   "call fastcc void @padding2d_fix16(i7 zeroext 1, i6 zeroext 28, i6 zeroext 28, [14400 x i16]* %MemBank_A, [14400 x i16]* %MemBank_B)" [mnist_AXI_Stream.cpp:48]   --->   Operation 80 'call' <Predicate = (exitcond)> <Delay = 8.57> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 81 [1/2] (0.00ns)   --->   "call fastcc void @padding2d_fix16(i7 zeroext 1, i6 zeroext 28, i6 zeroext 28, [14400 x i16]* %MemBank_A, [14400 x i16]* %MemBank_B)" [mnist_AXI_Stream.cpp:48]   --->   Operation 81 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 82 [2/2] (0.00ns)   --->   "call fastcc void @depthwise_conv2d_fix([14400 x i16]* %MemBank_B, [14400 x i16]* %MemBank_A)" [mnist_AXI_Stream.cpp:52]   --->   Operation 82 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 83 [1/2] (0.00ns)   --->   "call fastcc void @depthwise_conv2d_fix([14400 x i16]* %MemBank_B, [14400 x i16]* %MemBank_A)" [mnist_AXI_Stream.cpp:52]   --->   Operation 83 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 84 [2/2] (0.00ns)   --->   "call fastcc void @pointwise_conv2d_fix([14400 x i16]* %MemBank_A, [14400 x i16]* %MemBank_B)" [mnist_AXI_Stream.cpp:57]   --->   Operation 84 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 85 [1/2] (0.00ns)   --->   "call fastcc void @pointwise_conv2d_fix([14400 x i16]* %MemBank_A, [14400 x i16]* %MemBank_B)" [mnist_AXI_Stream.cpp:57]   --->   Operation 85 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 1.76>
ST_8 : Operation 86 [2/2] (1.76ns)   --->   "call fastcc void @max_pooling2d_fix16(i7 zeroext 28, i6 zeroext 28, [14400 x i16]* %MemBank_B, i6 zeroext 16, i5 zeroext 14, i5 zeroext 14, [14400 x i16]* %MemBank_A)" [mnist_AXI_Stream.cpp:62]   --->   Operation 86 'call' <Predicate = true> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 87 [1/2] (0.00ns)   --->   "call fastcc void @max_pooling2d_fix16(i7 zeroext 28, i6 zeroext 28, [14400 x i16]* %MemBank_B, i6 zeroext 16, i5 zeroext 14, i5 zeroext 14, [14400 x i16]* %MemBank_A)" [mnist_AXI_Stream.cpp:62]   --->   Operation 87 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 8.57>
ST_10 : Operation 88 [2/2] (8.57ns)   --->   "call fastcc void @padding2d_fix16(i7 zeroext 16, i6 zeroext 14, i6 zeroext 14, [14400 x i16]* %MemBank_A, [14400 x i16]* %MemBank_B)" [mnist_AXI_Stream.cpp:66]   --->   Operation 88 'call' <Predicate = true> <Delay = 8.57> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 89 [1/2] (0.00ns)   --->   "call fastcc void @padding2d_fix16(i7 zeroext 16, i6 zeroext 14, i6 zeroext 14, [14400 x i16]* %MemBank_A, [14400 x i16]* %MemBank_B)" [mnist_AXI_Stream.cpp:66]   --->   Operation 89 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 1.76>
ST_12 : Operation 90 [2/2] (1.76ns)   --->   "call fastcc void @depthwise_conv2d_fix.2(i7 16, i6 16, [14400 x i16]* %MemBank_B, i6 14, i6 14, [14400 x i16]* %MemBank_A, [16 x i16]* @SeparableConv2D_1_b_1, [144 x i16]* @SeparableConv2D_1_w_1)" [mnist_AXI_Stream.cpp:70]   --->   Operation 90 'call' <Predicate = true> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 91 [1/2] (0.00ns)   --->   "call fastcc void @depthwise_conv2d_fix.2(i7 16, i6 16, [14400 x i16]* %MemBank_B, i6 14, i6 14, [14400 x i16]* %MemBank_A, [16 x i16]* @SeparableConv2D_1_b_1, [144 x i16]* @SeparableConv2D_1_w_1)" [mnist_AXI_Stream.cpp:70]   --->   Operation 91 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 92 [2/2] (0.00ns)   --->   "call fastcc void @pointwise_conv2d_fix.1([14400 x i16]* %MemBank_A, [14400 x i16]* %MemBank_B)" [mnist_AXI_Stream.cpp:75]   --->   Operation 92 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 93 [1/2] (0.00ns)   --->   "call fastcc void @pointwise_conv2d_fix.1([14400 x i16]* %MemBank_A, [14400 x i16]* %MemBank_B)" [mnist_AXI_Stream.cpp:75]   --->   Operation 93 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 1.76>
ST_16 : Operation 94 [2/2] (1.76ns)   --->   "call fastcc void @max_pooling2d_fix16(i7 zeroext 14, i6 zeroext 14, [14400 x i16]* %MemBank_B, i6 zeroext 8, i5 zeroext 7, i5 zeroext 7, [14400 x i16]* %MemBank_A)" [mnist_AXI_Stream.cpp:80]   --->   Operation 94 'call' <Predicate = true> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 95 [1/2] (0.00ns)   --->   "call fastcc void @max_pooling2d_fix16(i7 zeroext 14, i6 zeroext 14, [14400 x i16]* %MemBank_B, i6 zeroext 8, i5 zeroext 7, i5 zeroext 7, [14400 x i16]* %MemBank_A)" [mnist_AXI_Stream.cpp:80]   --->   Operation 95 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 8.57>
ST_18 : Operation 96 [2/2] (8.57ns)   --->   "call fastcc void @padding2d_fix16(i7 zeroext 8, i6 zeroext 7, i6 zeroext 7, [14400 x i16]* %MemBank_A, [14400 x i16]* %MemBank_B)" [mnist_AXI_Stream.cpp:84]   --->   Operation 96 'call' <Predicate = true> <Delay = 8.57> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 0.00>
ST_19 : Operation 97 [1/2] (0.00ns)   --->   "call fastcc void @padding2d_fix16(i7 zeroext 8, i6 zeroext 7, i6 zeroext 7, [14400 x i16]* %MemBank_A, [14400 x i16]* %MemBank_B)" [mnist_AXI_Stream.cpp:84]   --->   Operation 97 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 1.76>
ST_20 : Operation 98 [2/2] (1.76ns)   --->   "call fastcc void @depthwise_conv2d_fix.1(i6 9, i6 9, [14400 x i16]* %MemBank_B, i5 7, i5 7, [14400 x i16]* %MemBank_A, [8 x i16]* @SeparableConv2D_2_b_1, [72 x i16]* @SeparableConv2D_2_w_1)" [mnist_AXI_Stream.cpp:88]   --->   Operation 98 'call' <Predicate = true> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 0.00>
ST_21 : Operation 99 [1/2] (0.00ns)   --->   "call fastcc void @depthwise_conv2d_fix.1(i6 9, i6 9, [14400 x i16]* %MemBank_B, i5 7, i5 7, [14400 x i16]* %MemBank_A, [8 x i16]* @SeparableConv2D_2_b_1, [72 x i16]* @SeparableConv2D_2_w_1)" [mnist_AXI_Stream.cpp:88]   --->   Operation 99 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 0.00>
ST_22 : Operation 100 [2/2] (0.00ns)   --->   "call fastcc void @pointwise_conv2d_fix.2([14400 x i16]* %MemBank_A, [14400 x i16]* %MemBank_B)" [mnist_AXI_Stream.cpp:93]   --->   Operation 100 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 0.00>
ST_23 : Operation 101 [1/2] (0.00ns)   --->   "call fastcc void @pointwise_conv2d_fix.2([14400 x i16]* %MemBank_A, [14400 x i16]* %MemBank_B)" [mnist_AXI_Stream.cpp:93]   --->   Operation 101 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 1.76>
ST_24 : Operation 102 [2/2] (1.76ns)   --->   "call fastcc void @up_sampling2d_fix16(i5 zeroext 7, i5 zeroext 7, [14400 x i16]* %MemBank_B, i6 zeroext 8, i6 zeroext 14, i6 zeroext 14, [14400 x i16]* %MemBank_A)" [mnist_AXI_Stream.cpp:98]   --->   Operation 102 'call' <Predicate = true> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 0.00>
ST_25 : Operation 103 [1/2] (0.00ns)   --->   "call fastcc void @up_sampling2d_fix16(i5 zeroext 7, i5 zeroext 7, [14400 x i16]* %MemBank_B, i6 zeroext 8, i6 zeroext 14, i6 zeroext 14, [14400 x i16]* %MemBank_A)" [mnist_AXI_Stream.cpp:98]   --->   Operation 103 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 8.57>
ST_26 : Operation 104 [2/2] (8.57ns)   --->   "call fastcc void @padding2d_fix16(i7 zeroext 8, i6 zeroext 14, i6 zeroext 14, [14400 x i16]* %MemBank_A, [14400 x i16]* %MemBank_B)" [mnist_AXI_Stream.cpp:102]   --->   Operation 104 'call' <Predicate = true> <Delay = 8.57> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 0.00>
ST_27 : Operation 105 [1/2] (0.00ns)   --->   "call fastcc void @padding2d_fix16(i7 zeroext 8, i6 zeroext 14, i6 zeroext 14, [14400 x i16]* %MemBank_A, [14400 x i16]* %MemBank_B)" [mnist_AXI_Stream.cpp:102]   --->   Operation 105 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 1.76>
ST_28 : Operation 106 [2/2] (1.76ns)   --->   "call fastcc void @depthwise_conv2d_fix.1(i6 16, i6 16, [14400 x i16]* %MemBank_B, i5 14, i5 14, [14400 x i16]* %MemBank_A, [8 x i16]* @SeparableConv2D_3_b_1, [72 x i16]* @SeparableConv2D_3_w_1)" [mnist_AXI_Stream.cpp:106]   --->   Operation 106 'call' <Predicate = true> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 28> <Delay = 0.00>
ST_29 : Operation 107 [1/2] (0.00ns)   --->   "call fastcc void @depthwise_conv2d_fix.1(i6 16, i6 16, [14400 x i16]* %MemBank_B, i5 14, i5 14, [14400 x i16]* %MemBank_A, [8 x i16]* @SeparableConv2D_3_b_1, [72 x i16]* @SeparableConv2D_3_w_1)" [mnist_AXI_Stream.cpp:106]   --->   Operation 107 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 29> <Delay = 0.00>
ST_30 : Operation 108 [2/2] (0.00ns)   --->   "call fastcc void @pointwise_conv2d_fix.3([14400 x i16]* %MemBank_A, [14400 x i16]* %MemBank_B)" [mnist_AXI_Stream.cpp:111]   --->   Operation 108 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 30> <Delay = 0.00>
ST_31 : Operation 109 [1/2] (0.00ns)   --->   "call fastcc void @pointwise_conv2d_fix.3([14400 x i16]* %MemBank_A, [14400 x i16]* %MemBank_B)" [mnist_AXI_Stream.cpp:111]   --->   Operation 109 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 31> <Delay = 1.76>
ST_32 : Operation 110 [2/2] (1.76ns)   --->   "call fastcc void @up_sampling2d_fix16(i5 zeroext 14, i5 zeroext 14, [14400 x i16]* %MemBank_B, i6 zeroext 16, i6 zeroext 28, i6 zeroext 28, [14400 x i16]* %MemBank_A)" [mnist_AXI_Stream.cpp:116]   --->   Operation 110 'call' <Predicate = true> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 32> <Delay = 0.00>
ST_33 : Operation 111 [1/2] (0.00ns)   --->   "call fastcc void @up_sampling2d_fix16(i5 zeroext 14, i5 zeroext 14, [14400 x i16]* %MemBank_B, i6 zeroext 16, i6 zeroext 28, i6 zeroext 28, [14400 x i16]* %MemBank_A)" [mnist_AXI_Stream.cpp:116]   --->   Operation 111 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 33> <Delay = 8.57>
ST_34 : Operation 112 [2/2] (8.57ns)   --->   "call fastcc void @padding2d_fix16(i7 zeroext 16, i6 zeroext 28, i6 zeroext 28, [14400 x i16]* %MemBank_A, [14400 x i16]* %MemBank_B)" [mnist_AXI_Stream.cpp:120]   --->   Operation 112 'call' <Predicate = true> <Delay = 8.57> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 34> <Delay = 0.00>
ST_35 : Operation 113 [1/2] (0.00ns)   --->   "call fastcc void @padding2d_fix16(i7 zeroext 16, i6 zeroext 28, i6 zeroext 28, [14400 x i16]* %MemBank_A, [14400 x i16]* %MemBank_B)" [mnist_AXI_Stream.cpp:120]   --->   Operation 113 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 35> <Delay = 1.76>
ST_36 : Operation 114 [2/2] (1.76ns)   --->   "call fastcc void @depthwise_conv2d_fix.2(i7 30, i6 30, [14400 x i16]* %MemBank_B, i6 28, i6 28, [14400 x i16]* %MemBank_A, [16 x i16]* @SeparableConv2D_4_b_s, [144 x i16]* @SeparableConv2D_4_w_1)" [mnist_AXI_Stream.cpp:124]   --->   Operation 114 'call' <Predicate = true> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 36> <Delay = 0.00>
ST_37 : Operation 115 [1/2] (0.00ns)   --->   "call fastcc void @depthwise_conv2d_fix.2(i7 30, i6 30, [14400 x i16]* %MemBank_B, i6 28, i6 28, [14400 x i16]* %MemBank_A, [16 x i16]* @SeparableConv2D_4_b_s, [144 x i16]* @SeparableConv2D_4_w_1)" [mnist_AXI_Stream.cpp:124]   --->   Operation 115 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 38 <SV = 37> <Delay = 0.00>
ST_38 : Operation 116 [2/2] (0.00ns)   --->   "call fastcc void @pointwise_conv2d_fix.4([14400 x i16]* %MemBank_A, [14400 x i16]* %MemBank_B)" [mnist_AXI_Stream.cpp:129]   --->   Operation 116 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 39 <SV = 38> <Delay = 1.76>
ST_39 : Operation 117 [1/2] (0.00ns)   --->   "call fastcc void @pointwise_conv2d_fix.4([14400 x i16]* %MemBank_A, [14400 x i16]* %MemBank_B)" [mnist_AXI_Stream.cpp:129]   --->   Operation 117 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_39 : Operation 118 [1/1] (1.76ns)   --->   "br label %4" [mnist_AXI_Stream.cpp:134]   --->   Operation 118 'br' <Predicate = true> <Delay = 1.76>

State 40 <SV = 39> <Delay = 3.25>
ST_40 : Operation 119 [1/1] (0.00ns)   --->   "%i1 = phi i10 [ 0, %3 ], [ %i_2, %5 ]"   --->   Operation 119 'phi' 'i1' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 120 [1/1] (1.77ns)   --->   "%tmp_50 = icmp eq i10 %i1, -240" [mnist_AXI_Stream.cpp:134]   --->   Operation 120 'icmp' 'tmp_50' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 121 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 121 'speclooptripcount' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 122 [1/1] (1.73ns)   --->   "%i_2 = add i10 %i1, 1" [mnist_AXI_Stream.cpp:134]   --->   Operation 122 'add' 'i_2' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 123 [1/1] (0.00ns)   --->   "br i1 %tmp_50, label %.preheader.preheader, label %5" [mnist_AXI_Stream.cpp:134]   --->   Operation 123 'br' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_51 = zext i10 %i1 to i64" [mnist_AXI_Stream.cpp:136]   --->   Operation 124 'zext' 'tmp_51' <Predicate = (!tmp_50)> <Delay = 0.00>
ST_40 : Operation 125 [1/1] (0.00ns)   --->   "%MemBank_B_addr = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 %tmp_51" [mnist_AXI_Stream.cpp:136]   --->   Operation 125 'getelementptr' 'MemBank_B_addr' <Predicate = (!tmp_50)> <Delay = 0.00>
ST_40 : Operation 126 [2/2] (3.25ns)   --->   "%MemBank_B_load = load i16* %MemBank_B_addr, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 126 'load' 'MemBank_B_load' <Predicate = (!tmp_50)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_40 : Operation 127 [1/1] (1.76ns)   --->   "br label %.preheader" [mnist_AXI_Stream.cpp:139]   --->   Operation 127 'br' <Predicate = (tmp_50)> <Delay = 1.76>

State 41 <SV = 40> <Delay = 6.50>
ST_41 : Operation 128 [1/2] (3.25ns)   --->   "%MemBank_B_load = load i16* %MemBank_B_addr, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 128 'load' 'MemBank_B_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_41 : Operation 129 [1/1] (0.00ns)   --->   "%MemBank_Out_addr = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 %tmp_51" [mnist_AXI_Stream.cpp:136]   --->   Operation 129 'getelementptr' 'MemBank_Out_addr' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 130 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load, i16* %MemBank_Out_addr, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 130 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_41 : Operation 131 [1/1] (0.00ns)   --->   "br label %4" [mnist_AXI_Stream.cpp:134]   --->   Operation 131 'br' <Predicate = true> <Delay = 0.00>

State 42 <SV = 40> <Delay = 3.25>
ST_42 : Operation 132 [1/1] (0.00ns)   --->   "%i2 = phi i10 [ %i_3, %6 ], [ 0, %.preheader.preheader ]"   --->   Operation 132 'phi' 'i2' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 133 [1/1] (0.00ns)   --->   "%i2_cast1 = zext i10 %i2 to i64" [mnist_AXI_Stream.cpp:139]   --->   Operation 133 'zext' 'i2_cast1' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 134 [1/1] (1.77ns)   --->   "%tmp_52 = icmp eq i10 %i2, -240" [mnist_AXI_Stream.cpp:139]   --->   Operation 134 'icmp' 'tmp_52' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 135 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 135 'speclooptripcount' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 136 [1/1] (1.73ns)   --->   "%i_3 = add i10 %i2, 1" [mnist_AXI_Stream.cpp:139]   --->   Operation 136 'add' 'i_3' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 137 [1/1] (0.00ns)   --->   "br i1 %tmp_52, label %7, label %6" [mnist_AXI_Stream.cpp:139]   --->   Operation 137 'br' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 138 [1/1] (1.77ns)   --->   "%tmp_user_V = icmp eq i10 %i2, 0" [mnist_AXI_Stream.cpp:148]   --->   Operation 138 'icmp' 'tmp_user_V' <Predicate = (!tmp_52)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 139 [1/1] (1.77ns)   --->   "%tmp_last_V = icmp eq i10 %i2, -241" [mnist_AXI_Stream.cpp:151]   --->   Operation 139 'icmp' 'tmp_last_V' <Predicate = (!tmp_52)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 140 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_1 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 %i2_cast1" [mnist_AXI_Stream.cpp:154]   --->   Operation 140 'getelementptr' 'MemBank_Out_addr_1' <Predicate = (!tmp_52)> <Delay = 0.00>
ST_42 : Operation 141 [2/2] (3.25ns)   --->   "%tmp_data_V_1 = load i16* %MemBank_Out_addr_1, align 2" [mnist_AXI_Stream.cpp:154]   --->   Operation 141 'load' 'tmp_data_V_1' <Predicate = (!tmp_52)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_42 : Operation 142 [2/2] (0.00ns)   --->   "ret i32 0" [mnist_AXI_Stream.cpp:157]   --->   Operation 142 'ret' <Predicate = (tmp_52)> <Delay = 0.00>

State 43 <SV = 41> <Delay = 3.25>
ST_43 : Operation 143 [1/2] (3.25ns)   --->   "%tmp_data_V_1 = load i16* %MemBank_Out_addr_1, align 2" [mnist_AXI_Stream.cpp:154]   --->   Operation 143 'load' 'tmp_data_V_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_43 : Operation 144 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P.i2P.i2P.i1P.i1P.i1P.i1P(i16* %output_data_V_data_V, i2* %output_data_V_keep_V, i2* %output_data_V_strb_V, i1* %output_data_V_user_V, i1* %output_data_V_last_V, i1* %output_data_V_id_V, i1* %output_data_V_dest_V, i16 %tmp_data_V_1, i2 0, i2 0, i1 %tmp_user_V, i1 %tmp_last_V, i1 false, i1 false)" [mnist_AXI_Stream.cpp:155]   --->   Operation 144 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 44 <SV = 42> <Delay = 0.00>
ST_44 : Operation 145 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P.i2P.i2P.i1P.i1P.i1P.i1P(i16* %output_data_V_data_V, i2* %output_data_V_keep_V, i2* %output_data_V_strb_V, i1* %output_data_V_user_V, i1* %output_data_V_last_V, i1* %output_data_V_id_V, i1* %output_data_V_dest_V, i16 %tmp_data_V_1, i2 0, i2 0, i1 %tmp_user_V, i1 %tmp_last_V, i1 false, i1 false)" [mnist_AXI_Stream.cpp:155]   --->   Operation 145 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_44 : Operation 146 [1/1] (0.00ns)   --->   "br label %.preheader" [mnist_AXI_Stream.cpp:139]   --->   Operation 146 'br' <Predicate = true> <Delay = 0.00>

State 45 <SV = 41> <Delay = 0.00>
ST_45 : Operation 147 [1/2] (0.00ns)   --->   "ret i32 0" [mnist_AXI_Stream.cpp:157]   --->   Operation 147 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 0; IO mode=ap_ctrl_hs:ce=0
Port [ input_data_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_data_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_data_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_data_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_data_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_data_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_data_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_data_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_data_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_data_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_data_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_data_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_data_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_data_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ SeparableConv2D_0_w_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ SeparableConv2D_0_b_s]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ SeparableConv2D_0_w_s]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ SeparableConv2D_1_b_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ SeparableConv2D_1_w_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ SeparableConv2D_1_b_s]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ SeparableConv2D_1_w_s]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ SeparableConv2D_2_b_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ SeparableConv2D_2_w_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ SeparableConv2D_2_b_s]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ SeparableConv2D_2_w_s]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ SeparableConv2D_3_b_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ SeparableConv2D_3_w_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ SeparableConv2D_3_b_s]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ SeparableConv2D_3_w_s]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ SeparableConv2D_4_b_s]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ SeparableConv2D_4_w_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ SeparableConv2D_4_w_s]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_46        (specbitsmap      ) [ 0000000000000000000000000000000000000000000000]
StgValue_47        (specbitsmap      ) [ 0000000000000000000000000000000000000000000000]
StgValue_48        (specbitsmap      ) [ 0000000000000000000000000000000000000000000000]
StgValue_49        (specbitsmap      ) [ 0000000000000000000000000000000000000000000000]
StgValue_50        (specbitsmap      ) [ 0000000000000000000000000000000000000000000000]
StgValue_51        (specbitsmap      ) [ 0000000000000000000000000000000000000000000000]
StgValue_52        (specbitsmap      ) [ 0000000000000000000000000000000000000000000000]
StgValue_53        (specbitsmap      ) [ 0000000000000000000000000000000000000000000000]
StgValue_54        (specbitsmap      ) [ 0000000000000000000000000000000000000000000000]
StgValue_55        (specbitsmap      ) [ 0000000000000000000000000000000000000000000000]
StgValue_56        (specbitsmap      ) [ 0000000000000000000000000000000000000000000000]
StgValue_57        (specbitsmap      ) [ 0000000000000000000000000000000000000000000000]
StgValue_58        (specbitsmap      ) [ 0000000000000000000000000000000000000000000000]
StgValue_59        (specbitsmap      ) [ 0000000000000000000000000000000000000000000000]
StgValue_60        (specbitsmap      ) [ 0000000000000000000000000000000000000000000000]
StgValue_61        (spectopmodule    ) [ 0000000000000000000000000000000000000000000000]
MemBank_A          (alloca           ) [ 0011111111111111111111111111111111111111000000]
MemBank_B          (alloca           ) [ 0011111111111111111111111111111111111111110000]
MemBank_Out        (alloca           ) [ 0011111111111111111111111111111111111111111110]
StgValue_65        (specinterface    ) [ 0000000000000000000000000000000000000000000000]
StgValue_66        (specinterface    ) [ 0000000000000000000000000000000000000000000000]
StgValue_67        (specinterface    ) [ 0000000000000000000000000000000000000000000000]
StgValue_68        (br               ) [ 0110000000000000000000000000000000000000000000]
i                  (phi              ) [ 0010000000000000000000000000000000000000000000]
exitcond           (icmp             ) [ 0010000000000000000000000000000000000000000000]
empty              (speclooptripcount) [ 0000000000000000000000000000000000000000000000]
i_1                (add              ) [ 0110000000000000000000000000000000000000000000]
StgValue_73        (br               ) [ 0000000000000000000000000000000000000000000000]
empty_30           (read             ) [ 0000000000000000000000000000000000000000000000]
tmp_data_V         (extractvalue     ) [ 0000000000000000000000000000000000000000000000]
tmp_s              (zext             ) [ 0000000000000000000000000000000000000000000000]
MemBank_A_addr     (getelementptr    ) [ 0000000000000000000000000000000000000000000000]
StgValue_78        (store            ) [ 0000000000000000000000000000000000000000000000]
StgValue_79        (br               ) [ 0110000000000000000000000000000000000000000000]
StgValue_81        (call             ) [ 0000000000000000000000000000000000000000000000]
StgValue_83        (call             ) [ 0000000000000000000000000000000000000000000000]
StgValue_85        (call             ) [ 0000000000000000000000000000000000000000000000]
StgValue_87        (call             ) [ 0000000000000000000000000000000000000000000000]
StgValue_89        (call             ) [ 0000000000000000000000000000000000000000000000]
StgValue_91        (call             ) [ 0000000000000000000000000000000000000000000000]
StgValue_93        (call             ) [ 0000000000000000000000000000000000000000000000]
StgValue_95        (call             ) [ 0000000000000000000000000000000000000000000000]
StgValue_97        (call             ) [ 0000000000000000000000000000000000000000000000]
StgValue_99        (call             ) [ 0000000000000000000000000000000000000000000000]
StgValue_101       (call             ) [ 0000000000000000000000000000000000000000000000]
StgValue_103       (call             ) [ 0000000000000000000000000000000000000000000000]
StgValue_105       (call             ) [ 0000000000000000000000000000000000000000000000]
StgValue_107       (call             ) [ 0000000000000000000000000000000000000000000000]
StgValue_109       (call             ) [ 0000000000000000000000000000000000000000000000]
StgValue_111       (call             ) [ 0000000000000000000000000000000000000000000000]
StgValue_113       (call             ) [ 0000000000000000000000000000000000000000000000]
StgValue_115       (call             ) [ 0000000000000000000000000000000000000000000000]
StgValue_117       (call             ) [ 0000000000000000000000000000000000000000000000]
StgValue_118       (br               ) [ 0000000000000000000000000000000000000001110000]
i1                 (phi              ) [ 0000000000000000000000000000000000000000100000]
tmp_50             (icmp             ) [ 0000000000000000000000000000000000000000110000]
empty_31           (speclooptripcount) [ 0000000000000000000000000000000000000000000000]
i_2                (add              ) [ 0000000000000000000000000000000000000001110000]
StgValue_123       (br               ) [ 0000000000000000000000000000000000000000000000]
tmp_51             (zext             ) [ 0000000000000000000000000000000000000000010000]
MemBank_B_addr     (getelementptr    ) [ 0000000000000000000000000000000000000000010000]
StgValue_127       (br               ) [ 0000000000000000000000000000000000000000111110]
MemBank_B_load     (load             ) [ 0000000000000000000000000000000000000000000000]
MemBank_Out_addr   (getelementptr    ) [ 0000000000000000000000000000000000000000000000]
StgValue_130       (store            ) [ 0000000000000000000000000000000000000000000000]
StgValue_131       (br               ) [ 0000000000000000000000000000000000000001110000]
i2                 (phi              ) [ 0000000000000000000000000000000000000000001000]
i2_cast1           (zext             ) [ 0000000000000000000000000000000000000000000000]
tmp_52             (icmp             ) [ 0000000000000000000000000000000000000000001110]
empty_32           (speclooptripcount) [ 0000000000000000000000000000000000000000000000]
i_3                (add              ) [ 0000000000000000000000000000000000000000101110]
StgValue_137       (br               ) [ 0000000000000000000000000000000000000000000000]
tmp_user_V         (icmp             ) [ 0000000000000000000000000000000000000000000110]
tmp_last_V         (icmp             ) [ 0000000000000000000000000000000000000000000110]
MemBank_Out_addr_1 (getelementptr    ) [ 0000000000000000000000000000000000000000000100]
tmp_data_V_1       (load             ) [ 0000000000000000000000000000000000000000000010]
StgValue_145       (write            ) [ 0000000000000000000000000000000000000000000000]
StgValue_146       (br               ) [ 0000000000000000000000000000000000000000101110]
StgValue_147       (ret              ) [ 0000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_data_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_data_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_data_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_data_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_data_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_data_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_data_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_data_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="input_data_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_data_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="input_data_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_data_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="input_data_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_data_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="output_data_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_data_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="output_data_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_data_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="output_data_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_data_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="output_data_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_data_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="output_data_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_data_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="output_data_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_data_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="output_data_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_data_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="SeparableConv2D_0_w_1">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_0_w_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="SeparableConv2D_0_b_s">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_0_b_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="SeparableConv2D_0_w_s">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_0_w_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="SeparableConv2D_1_b_1">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_1_b_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="SeparableConv2D_1_w_1">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_1_w_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="SeparableConv2D_1_b_s">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_1_b_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="SeparableConv2D_1_w_s">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_1_w_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="SeparableConv2D_2_b_1">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_2_b_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="SeparableConv2D_2_w_1">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_2_w_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="SeparableConv2D_2_b_s">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_2_b_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="SeparableConv2D_2_w_s">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_2_w_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="SeparableConv2D_3_b_1">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_3_b_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="SeparableConv2D_3_w_1">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_3_w_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="SeparableConv2D_3_b_s">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_3_b_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="SeparableConv2D_3_w_s">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_3_w_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="SeparableConv2D_4_b_s">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_4_b_s"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="SeparableConv2D_4_w_1">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_4_w_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="SeparableConv2D_4_w_s">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_4_w_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="network_str"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str14"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str25"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str36"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i16P.i2P.i2P.i1P.i1P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="padding2d_fix16"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="depthwise_conv2d_fix"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pointwise_conv2d_fix"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pooling2d_fix16"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="depthwise_conv2d_fix.2"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pointwise_conv2d_fix.1"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="depthwise_conv2d_fix.1"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pointwise_conv2d_fix.2"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="up_sampling2d_fix16"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pointwise_conv2d_fix.3"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pointwise_conv2d_fix.4"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i16P.i2P.i2P.i1P.i1P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1004" name="MemBank_A_alloca_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="MemBank_A/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="MemBank_B_alloca_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="MemBank_B/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="MemBank_Out_alloca_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="MemBank_Out/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="empty_30_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="24" slack="0"/>
<pin id="174" dir="0" index="1" bw="16" slack="0"/>
<pin id="175" dir="0" index="2" bw="2" slack="0"/>
<pin id="176" dir="0" index="3" bw="2" slack="0"/>
<pin id="177" dir="0" index="4" bw="1" slack="0"/>
<pin id="178" dir="0" index="5" bw="1" slack="0"/>
<pin id="179" dir="0" index="6" bw="1" slack="0"/>
<pin id="180" dir="0" index="7" bw="1" slack="0"/>
<pin id="181" dir="1" index="8" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_30/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="grp_write_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="0" slack="0"/>
<pin id="192" dir="0" index="1" bw="16" slack="0"/>
<pin id="193" dir="0" index="2" bw="2" slack="0"/>
<pin id="194" dir="0" index="3" bw="2" slack="0"/>
<pin id="195" dir="0" index="4" bw="1" slack="0"/>
<pin id="196" dir="0" index="5" bw="1" slack="0"/>
<pin id="197" dir="0" index="6" bw="1" slack="0"/>
<pin id="198" dir="0" index="7" bw="1" slack="0"/>
<pin id="199" dir="0" index="8" bw="16" slack="0"/>
<pin id="200" dir="0" index="9" bw="1" slack="0"/>
<pin id="201" dir="0" index="10" bw="1" slack="0"/>
<pin id="202" dir="0" index="11" bw="1" slack="1"/>
<pin id="203" dir="0" index="12" bw="1" slack="1"/>
<pin id="204" dir="0" index="13" bw="1" slack="0"/>
<pin id="205" dir="0" index="14" bw="1" slack="0"/>
<pin id="206" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_144/43 "/>
</bind>
</comp>

<comp id="219" class="1004" name="MemBank_A_addr_gep_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="0" index="2" bw="10" slack="0"/>
<pin id="223" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MemBank_A_addr/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="StgValue_78_access_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="14" slack="0"/>
<pin id="227" dir="0" index="1" bw="16" slack="0"/>
<pin id="228" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="229" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_78/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="MemBank_B_addr_gep_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="0" index="2" bw="10" slack="0"/>
<pin id="235" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MemBank_B_addr/40 "/>
</bind>
</comp>

<comp id="237" class="1004" name="grp_access_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="14" slack="0"/>
<pin id="239" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="240" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="241" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="MemBank_B_load/40 "/>
</bind>
</comp>

<comp id="243" class="1004" name="MemBank_Out_addr_gep_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="245" dir="0" index="1" bw="1" slack="0"/>
<pin id="246" dir="0" index="2" bw="10" slack="1"/>
<pin id="247" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MemBank_Out_addr/41 "/>
</bind>
</comp>

<comp id="249" class="1004" name="grp_access_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="10" slack="0"/>
<pin id="251" dir="0" index="1" bw="16" slack="0"/>
<pin id="252" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="253" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_130/41 tmp_data_V_1/42 "/>
</bind>
</comp>

<comp id="256" class="1004" name="MemBank_Out_addr_1_gep_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="0" index="2" bw="10" slack="0"/>
<pin id="260" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MemBank_Out_addr_1/42 "/>
</bind>
</comp>

<comp id="264" class="1005" name="i_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="10" slack="1"/>
<pin id="266" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="268" class="1004" name="i_phi_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="1"/>
<pin id="270" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="271" dir="0" index="2" bw="10" slack="0"/>
<pin id="272" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="273" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="275" class="1005" name="i1_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="10" slack="1"/>
<pin id="277" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i1 (phireg) "/>
</bind>
</comp>

<comp id="279" class="1004" name="i1_phi_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="1"/>
<pin id="281" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="282" dir="0" index="2" bw="10" slack="0"/>
<pin id="283" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="284" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1/40 "/>
</bind>
</comp>

<comp id="286" class="1005" name="i2_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="10" slack="1"/>
<pin id="288" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i2 (phireg) "/>
</bind>
</comp>

<comp id="290" class="1004" name="i2_phi_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="10" slack="0"/>
<pin id="292" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="293" dir="0" index="2" bw="1" slack="1"/>
<pin id="294" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="295" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i2/42 "/>
</bind>
</comp>

<comp id="297" class="1004" name="grp_padding2d_fix16_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="0" slack="0"/>
<pin id="299" dir="0" index="1" bw="6" slack="0"/>
<pin id="300" dir="0" index="2" bw="6" slack="0"/>
<pin id="301" dir="0" index="3" bw="6" slack="0"/>
<pin id="302" dir="0" index="4" bw="16" slack="2147483647"/>
<pin id="303" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="304" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_80/2 StgValue_88/10 StgValue_96/18 StgValue_104/26 StgValue_112/34 "/>
</bind>
</comp>

<comp id="315" class="1004" name="grp_depthwise_conv2d_fix_2_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="0" slack="0"/>
<pin id="317" dir="0" index="1" bw="6" slack="0"/>
<pin id="318" dir="0" index="2" bw="6" slack="0"/>
<pin id="319" dir="0" index="3" bw="16" slack="2147483647"/>
<pin id="320" dir="0" index="4" bw="6" slack="0"/>
<pin id="321" dir="0" index="5" bw="6" slack="0"/>
<pin id="322" dir="0" index="6" bw="16" slack="2147483647"/>
<pin id="323" dir="0" index="7" bw="16" slack="0"/>
<pin id="324" dir="0" index="8" bw="16" slack="0"/>
<pin id="325" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_90/12 StgValue_114/36 "/>
</bind>
</comp>

<comp id="339" class="1004" name="grp_depthwise_conv2d_fix_1_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="0" slack="0"/>
<pin id="341" dir="0" index="1" bw="6" slack="0"/>
<pin id="342" dir="0" index="2" bw="6" slack="0"/>
<pin id="343" dir="0" index="3" bw="16" slack="2147483647"/>
<pin id="344" dir="0" index="4" bw="5" slack="0"/>
<pin id="345" dir="0" index="5" bw="5" slack="0"/>
<pin id="346" dir="0" index="6" bw="16" slack="2147483647"/>
<pin id="347" dir="0" index="7" bw="16" slack="0"/>
<pin id="348" dir="0" index="8" bw="16" slack="0"/>
<pin id="349" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_98/20 StgValue_106/28 "/>
</bind>
</comp>

<comp id="363" class="1004" name="grp_max_pooling2d_fix16_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="0" slack="0"/>
<pin id="365" dir="0" index="1" bw="6" slack="0"/>
<pin id="366" dir="0" index="2" bw="6" slack="0"/>
<pin id="367" dir="0" index="3" bw="16" slack="2147483647"/>
<pin id="368" dir="0" index="4" bw="6" slack="0"/>
<pin id="369" dir="0" index="5" bw="5" slack="0"/>
<pin id="370" dir="0" index="6" bw="5" slack="0"/>
<pin id="371" dir="0" index="7" bw="16" slack="2147483647"/>
<pin id="372" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_86/8 StgValue_94/16 "/>
</bind>
</comp>

<comp id="384" class="1004" name="grp_pointwise_conv2d_fix_3_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="0" slack="0"/>
<pin id="386" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="387" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="388" dir="0" index="3" bw="14" slack="0"/>
<pin id="389" dir="0" index="4" bw="15" slack="0"/>
<pin id="390" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_108/30 "/>
</bind>
</comp>

<comp id="394" class="1004" name="grp_pointwise_conv2d_fix_1_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="0" slack="0"/>
<pin id="396" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="397" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="398" dir="0" index="3" bw="13" slack="0"/>
<pin id="399" dir="0" index="4" bw="15" slack="0"/>
<pin id="400" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_92/14 "/>
</bind>
</comp>

<comp id="404" class="1004" name="grp_pointwise_conv2d_fix_2_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="0" slack="0"/>
<pin id="406" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="407" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="408" dir="0" index="3" bw="13" slack="0"/>
<pin id="409" dir="0" index="4" bw="15" slack="0"/>
<pin id="410" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_100/22 "/>
</bind>
</comp>

<comp id="414" class="1004" name="grp_up_sampling2d_fix16_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="0" slack="0"/>
<pin id="416" dir="0" index="1" bw="5" slack="0"/>
<pin id="417" dir="0" index="2" bw="5" slack="0"/>
<pin id="418" dir="0" index="3" bw="16" slack="2147483647"/>
<pin id="419" dir="0" index="4" bw="6" slack="0"/>
<pin id="420" dir="0" index="5" bw="6" slack="0"/>
<pin id="421" dir="0" index="6" bw="6" slack="0"/>
<pin id="422" dir="0" index="7" bw="16" slack="2147483647"/>
<pin id="423" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_102/24 StgValue_110/32 "/>
</bind>
</comp>

<comp id="435" class="1004" name="grp_depthwise_conv2d_fix_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="0" slack="0"/>
<pin id="437" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="438" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="439" dir="0" index="3" bw="15" slack="0"/>
<pin id="440" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_82/4 "/>
</bind>
</comp>

<comp id="443" class="1004" name="grp_pointwise_conv2d_fix_4_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="0" slack="0"/>
<pin id="445" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="446" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="447" dir="0" index="3" bw="15" slack="0"/>
<pin id="448" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_116/38 "/>
</bind>
</comp>

<comp id="451" class="1004" name="grp_pointwise_conv2d_fix_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="0" slack="0"/>
<pin id="453" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="454" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="455" dir="0" index="3" bw="13" slack="0"/>
<pin id="456" dir="0" index="4" bw="15" slack="0"/>
<pin id="457" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_84/6 "/>
</bind>
</comp>

<comp id="461" class="1004" name="exitcond_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="10" slack="0"/>
<pin id="463" dir="0" index="1" bw="10" slack="0"/>
<pin id="464" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="467" class="1004" name="i_1_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="10" slack="0"/>
<pin id="469" dir="0" index="1" bw="1" slack="0"/>
<pin id="470" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="473" class="1004" name="tmp_data_V_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="24" slack="0"/>
<pin id="475" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/2 "/>
</bind>
</comp>

<comp id="478" class="1004" name="tmp_s_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="10" slack="0"/>
<pin id="480" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="483" class="1004" name="tmp_50_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="10" slack="0"/>
<pin id="485" dir="0" index="1" bw="10" slack="0"/>
<pin id="486" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_50/40 "/>
</bind>
</comp>

<comp id="489" class="1004" name="i_2_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="10" slack="0"/>
<pin id="491" dir="0" index="1" bw="1" slack="0"/>
<pin id="492" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/40 "/>
</bind>
</comp>

<comp id="495" class="1004" name="tmp_51_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="10" slack="0"/>
<pin id="497" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_51/40 "/>
</bind>
</comp>

<comp id="500" class="1004" name="i2_cast1_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="10" slack="0"/>
<pin id="502" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i2_cast1/42 "/>
</bind>
</comp>

<comp id="505" class="1004" name="tmp_52_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="10" slack="0"/>
<pin id="507" dir="0" index="1" bw="10" slack="0"/>
<pin id="508" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_52/42 "/>
</bind>
</comp>

<comp id="511" class="1004" name="i_3_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="10" slack="0"/>
<pin id="513" dir="0" index="1" bw="1" slack="0"/>
<pin id="514" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/42 "/>
</bind>
</comp>

<comp id="517" class="1004" name="tmp_user_V_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="10" slack="0"/>
<pin id="519" dir="0" index="1" bw="10" slack="0"/>
<pin id="520" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_user_V/42 "/>
</bind>
</comp>

<comp id="523" class="1004" name="tmp_last_V_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="10" slack="0"/>
<pin id="525" dir="0" index="1" bw="10" slack="0"/>
<pin id="526" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_last_V/42 "/>
</bind>
</comp>

<comp id="532" class="1005" name="i_1_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="10" slack="0"/>
<pin id="534" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="540" class="1005" name="i_2_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="10" slack="0"/>
<pin id="542" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="545" class="1005" name="tmp_51_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="64" slack="1"/>
<pin id="547" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_51 "/>
</bind>
</comp>

<comp id="550" class="1005" name="MemBank_B_addr_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="14" slack="1"/>
<pin id="552" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="MemBank_B_addr "/>
</bind>
</comp>

<comp id="558" class="1005" name="i_3_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="10" slack="0"/>
<pin id="560" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="563" class="1005" name="tmp_user_V_reg_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="1" slack="1"/>
<pin id="565" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_user_V "/>
</bind>
</comp>

<comp id="568" class="1005" name="tmp_last_V_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="1" slack="1"/>
<pin id="570" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="573" class="1005" name="MemBank_Out_addr_1_reg_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="10" slack="1"/>
<pin id="575" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="MemBank_Out_addr_1 "/>
</bind>
</comp>

<comp id="578" class="1005" name="tmp_data_V_1_reg_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="16" slack="1"/>
<pin id="580" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="163"><net_src comp="72" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="72" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="72" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="182"><net_src comp="96" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="183"><net_src comp="0" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="184"><net_src comp="2" pin="0"/><net_sink comp="172" pin=2"/></net>

<net id="185"><net_src comp="4" pin="0"/><net_sink comp="172" pin=3"/></net>

<net id="186"><net_src comp="6" pin="0"/><net_sink comp="172" pin=4"/></net>

<net id="187"><net_src comp="8" pin="0"/><net_sink comp="172" pin=5"/></net>

<net id="188"><net_src comp="10" pin="0"/><net_sink comp="172" pin=6"/></net>

<net id="189"><net_src comp="12" pin="0"/><net_sink comp="172" pin=7"/></net>

<net id="207"><net_src comp="154" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="208"><net_src comp="14" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="209"><net_src comp="16" pin="0"/><net_sink comp="190" pin=2"/></net>

<net id="210"><net_src comp="18" pin="0"/><net_sink comp="190" pin=3"/></net>

<net id="211"><net_src comp="20" pin="0"/><net_sink comp="190" pin=4"/></net>

<net id="212"><net_src comp="22" pin="0"/><net_sink comp="190" pin=5"/></net>

<net id="213"><net_src comp="24" pin="0"/><net_sink comp="190" pin=6"/></net>

<net id="214"><net_src comp="26" pin="0"/><net_sink comp="190" pin=7"/></net>

<net id="215"><net_src comp="156" pin="0"/><net_sink comp="190" pin=9"/></net>

<net id="216"><net_src comp="156" pin="0"/><net_sink comp="190" pin=10"/></net>

<net id="217"><net_src comp="158" pin="0"/><net_sink comp="190" pin=13"/></net>

<net id="218"><net_src comp="158" pin="0"/><net_sink comp="190" pin=14"/></net>

<net id="224"><net_src comp="98" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="230"><net_src comp="219" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="236"><net_src comp="98" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="242"><net_src comp="231" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="248"><net_src comp="98" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="254"><net_src comp="237" pin="3"/><net_sink comp="249" pin=1"/></net>

<net id="255"><net_src comp="243" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="261"><net_src comp="98" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="262"><net_src comp="249" pin="3"/><net_sink comp="190" pin=8"/></net>

<net id="263"><net_src comp="256" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="267"><net_src comp="86" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="274"><net_src comp="264" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="278"><net_src comp="86" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="285"><net_src comp="275" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="289"><net_src comp="86" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="296"><net_src comp="286" pin="1"/><net_sink comp="290" pin=2"/></net>

<net id="305"><net_src comp="100" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="306"><net_src comp="102" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="307"><net_src comp="104" pin="0"/><net_sink comp="297" pin=2"/></net>

<net id="308"><net_src comp="104" pin="0"/><net_sink comp="297" pin=3"/></net>

<net id="309"><net_src comp="118" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="310"><net_src comp="120" pin="0"/><net_sink comp="297" pin=2"/></net>

<net id="311"><net_src comp="120" pin="0"/><net_sink comp="297" pin=3"/></net>

<net id="312"><net_src comp="132" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="313"><net_src comp="134" pin="0"/><net_sink comp="297" pin=2"/></net>

<net id="314"><net_src comp="134" pin="0"/><net_sink comp="297" pin=3"/></net>

<net id="326"><net_src comp="122" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="327"><net_src comp="118" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="328"><net_src comp="114" pin="0"/><net_sink comp="315" pin=2"/></net>

<net id="329"><net_src comp="120" pin="0"/><net_sink comp="315" pin=4"/></net>

<net id="330"><net_src comp="120" pin="0"/><net_sink comp="315" pin=5"/></net>

<net id="331"><net_src comp="34" pin="0"/><net_sink comp="315" pin=7"/></net>

<net id="332"><net_src comp="36" pin="0"/><net_sink comp="315" pin=8"/></net>

<net id="333"><net_src comp="146" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="334"><net_src comp="148" pin="0"/><net_sink comp="315" pin=2"/></net>

<net id="335"><net_src comp="104" pin="0"/><net_sink comp="315" pin=4"/></net>

<net id="336"><net_src comp="104" pin="0"/><net_sink comp="315" pin=5"/></net>

<net id="337"><net_src comp="58" pin="0"/><net_sink comp="315" pin=7"/></net>

<net id="338"><net_src comp="60" pin="0"/><net_sink comp="315" pin=8"/></net>

<net id="350"><net_src comp="136" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="351"><net_src comp="138" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="352"><net_src comp="138" pin="0"/><net_sink comp="339" pin=2"/></net>

<net id="353"><net_src comp="130" pin="0"/><net_sink comp="339" pin=4"/></net>

<net id="354"><net_src comp="130" pin="0"/><net_sink comp="339" pin=5"/></net>

<net id="355"><net_src comp="42" pin="0"/><net_sink comp="339" pin=7"/></net>

<net id="356"><net_src comp="44" pin="0"/><net_sink comp="339" pin=8"/></net>

<net id="357"><net_src comp="114" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="358"><net_src comp="114" pin="0"/><net_sink comp="339" pin=2"/></net>

<net id="359"><net_src comp="116" pin="0"/><net_sink comp="339" pin=4"/></net>

<net id="360"><net_src comp="116" pin="0"/><net_sink comp="339" pin=5"/></net>

<net id="361"><net_src comp="50" pin="0"/><net_sink comp="339" pin=7"/></net>

<net id="362"><net_src comp="52" pin="0"/><net_sink comp="339" pin=8"/></net>

<net id="373"><net_src comp="110" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="374"><net_src comp="112" pin="0"/><net_sink comp="363" pin=1"/></net>

<net id="375"><net_src comp="104" pin="0"/><net_sink comp="363" pin=2"/></net>

<net id="376"><net_src comp="114" pin="0"/><net_sink comp="363" pin=4"/></net>

<net id="377"><net_src comp="116" pin="0"/><net_sink comp="363" pin=5"/></net>

<net id="378"><net_src comp="116" pin="0"/><net_sink comp="363" pin=6"/></net>

<net id="379"><net_src comp="126" pin="0"/><net_sink comp="363" pin=1"/></net>

<net id="380"><net_src comp="120" pin="0"/><net_sink comp="363" pin=2"/></net>

<net id="381"><net_src comp="128" pin="0"/><net_sink comp="363" pin=4"/></net>

<net id="382"><net_src comp="130" pin="0"/><net_sink comp="363" pin=5"/></net>

<net id="383"><net_src comp="130" pin="0"/><net_sink comp="363" pin=6"/></net>

<net id="391"><net_src comp="144" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="392"><net_src comp="54" pin="0"/><net_sink comp="384" pin=3"/></net>

<net id="393"><net_src comp="56" pin="0"/><net_sink comp="384" pin=4"/></net>

<net id="401"><net_src comp="124" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="402"><net_src comp="38" pin="0"/><net_sink comp="394" pin=3"/></net>

<net id="403"><net_src comp="40" pin="0"/><net_sink comp="394" pin=4"/></net>

<net id="411"><net_src comp="140" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="412"><net_src comp="46" pin="0"/><net_sink comp="404" pin=3"/></net>

<net id="413"><net_src comp="48" pin="0"/><net_sink comp="404" pin=4"/></net>

<net id="424"><net_src comp="142" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="425"><net_src comp="130" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="426"><net_src comp="130" pin="0"/><net_sink comp="414" pin=2"/></net>

<net id="427"><net_src comp="128" pin="0"/><net_sink comp="414" pin=4"/></net>

<net id="428"><net_src comp="120" pin="0"/><net_sink comp="414" pin=5"/></net>

<net id="429"><net_src comp="120" pin="0"/><net_sink comp="414" pin=6"/></net>

<net id="430"><net_src comp="116" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="431"><net_src comp="116" pin="0"/><net_sink comp="414" pin=2"/></net>

<net id="432"><net_src comp="114" pin="0"/><net_sink comp="414" pin=4"/></net>

<net id="433"><net_src comp="104" pin="0"/><net_sink comp="414" pin=5"/></net>

<net id="434"><net_src comp="104" pin="0"/><net_sink comp="414" pin=6"/></net>

<net id="441"><net_src comp="106" pin="0"/><net_sink comp="435" pin=0"/></net>

<net id="442"><net_src comp="28" pin="0"/><net_sink comp="435" pin=3"/></net>

<net id="449"><net_src comp="150" pin="0"/><net_sink comp="443" pin=0"/></net>

<net id="450"><net_src comp="62" pin="0"/><net_sink comp="443" pin=3"/></net>

<net id="458"><net_src comp="108" pin="0"/><net_sink comp="451" pin=0"/></net>

<net id="459"><net_src comp="30" pin="0"/><net_sink comp="451" pin=3"/></net>

<net id="460"><net_src comp="32" pin="0"/><net_sink comp="451" pin=4"/></net>

<net id="465"><net_src comp="268" pin="4"/><net_sink comp="461" pin=0"/></net>

<net id="466"><net_src comp="88" pin="0"/><net_sink comp="461" pin=1"/></net>

<net id="471"><net_src comp="268" pin="4"/><net_sink comp="467" pin=0"/></net>

<net id="472"><net_src comp="94" pin="0"/><net_sink comp="467" pin=1"/></net>

<net id="476"><net_src comp="172" pin="8"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="481"><net_src comp="268" pin="4"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="487"><net_src comp="279" pin="4"/><net_sink comp="483" pin=0"/></net>

<net id="488"><net_src comp="88" pin="0"/><net_sink comp="483" pin=1"/></net>

<net id="493"><net_src comp="279" pin="4"/><net_sink comp="489" pin=0"/></net>

<net id="494"><net_src comp="94" pin="0"/><net_sink comp="489" pin=1"/></net>

<net id="498"><net_src comp="279" pin="4"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="503"><net_src comp="290" pin="4"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="509"><net_src comp="290" pin="4"/><net_sink comp="505" pin=0"/></net>

<net id="510"><net_src comp="88" pin="0"/><net_sink comp="505" pin=1"/></net>

<net id="515"><net_src comp="290" pin="4"/><net_sink comp="511" pin=0"/></net>

<net id="516"><net_src comp="94" pin="0"/><net_sink comp="511" pin=1"/></net>

<net id="521"><net_src comp="290" pin="4"/><net_sink comp="517" pin=0"/></net>

<net id="522"><net_src comp="86" pin="0"/><net_sink comp="517" pin=1"/></net>

<net id="527"><net_src comp="290" pin="4"/><net_sink comp="523" pin=0"/></net>

<net id="528"><net_src comp="152" pin="0"/><net_sink comp="523" pin=1"/></net>

<net id="535"><net_src comp="467" pin="2"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="543"><net_src comp="489" pin="2"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="279" pin=2"/></net>

<net id="548"><net_src comp="495" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="553"><net_src comp="231" pin="3"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="561"><net_src comp="511" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="566"><net_src comp="517" pin="2"/><net_sink comp="563" pin=0"/></net>

<net id="567"><net_src comp="563" pin="1"/><net_sink comp="190" pin=11"/></net>

<net id="571"><net_src comp="523" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="190" pin=12"/></net>

<net id="576"><net_src comp="256" pin="3"/><net_sink comp="573" pin=0"/></net>

<net id="577"><net_src comp="573" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="581"><net_src comp="249" pin="3"/><net_sink comp="578" pin=0"/></net>

<net id="582"><net_src comp="578" pin="1"/><net_sink comp="190" pin=8"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_data_V_data_V | {44 }
	Port: output_data_V_keep_V | {44 }
	Port: output_data_V_strb_V | {44 }
	Port: output_data_V_user_V | {44 }
	Port: output_data_V_last_V | {44 }
	Port: output_data_V_id_V | {44 }
	Port: output_data_V_dest_V | {44 }
 - Input state : 
	Port: network : input_data_V_data_V | {2 }
	Port: network : input_data_V_keep_V | {2 }
	Port: network : input_data_V_strb_V | {2 }
	Port: network : input_data_V_user_V | {2 }
	Port: network : input_data_V_last_V | {2 }
	Port: network : input_data_V_id_V | {2 }
	Port: network : input_data_V_dest_V | {2 }
	Port: network : SeparableConv2D_0_w_1 | {4 5 }
	Port: network : SeparableConv2D_0_b_s | {6 7 }
	Port: network : SeparableConv2D_0_w_s | {6 7 }
	Port: network : SeparableConv2D_1_b_1 | {12 13 }
	Port: network : SeparableConv2D_1_w_1 | {12 13 }
	Port: network : SeparableConv2D_1_b_s | {14 15 }
	Port: network : SeparableConv2D_1_w_s | {14 15 }
	Port: network : SeparableConv2D_2_b_1 | {20 21 }
	Port: network : SeparableConv2D_2_w_1 | {20 21 }
	Port: network : SeparableConv2D_2_b_s | {22 23 }
	Port: network : SeparableConv2D_2_w_s | {22 23 }
	Port: network : SeparableConv2D_3_b_1 | {28 29 }
	Port: network : SeparableConv2D_3_w_1 | {28 29 }
	Port: network : SeparableConv2D_3_b_s | {30 31 }
	Port: network : SeparableConv2D_3_w_s | {30 31 }
	Port: network : SeparableConv2D_4_b_s | {36 37 }
	Port: network : SeparableConv2D_4_w_1 | {36 37 }
	Port: network : SeparableConv2D_4_w_s | {38 39 }
  - Chain level:
	State 1
	State 2
		exitcond : 1
		i_1 : 1
		StgValue_73 : 2
		tmp_s : 1
		MemBank_A_addr : 2
		StgValue_78 : 3
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
		tmp_50 : 1
		i_2 : 1
		StgValue_123 : 2
		tmp_51 : 1
		MemBank_B_addr : 2
		MemBank_B_load : 3
	State 41
		StgValue_130 : 1
	State 42
		i2_cast1 : 1
		tmp_52 : 1
		i_3 : 1
		StgValue_137 : 2
		tmp_user_V : 1
		tmp_last_V : 1
		MemBank_Out_addr_1 : 2
		tmp_data_V_1 : 3
	State 43
		StgValue_144 : 1
	State 44
	State 45


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|---------|---------|
| Operation|          Functional Unit          |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|---------|---------|
|          |     grp_padding2d_fix16_fu_297    |    0    |  8.9365 |   711   |   768   |
|          | grp_depthwise_conv2d_fix_2_fu_315 |    1    |  12.383 |   330   |   488   |
|          | grp_depthwise_conv2d_fix_1_fu_339 |    1    |  12.383 |   291   |   426   |
|          |   grp_max_pooling2d_fix16_fu_363  |    0    |  5.307  |   220   |   389   |
|          | grp_pointwise_conv2d_fix_3_fu_384 |    1    |  5.307  |   265   |   265   |
|   call   | grp_pointwise_conv2d_fix_1_fu_394 |    1    |  5.307  |   264   |   264   |
|          | grp_pointwise_conv2d_fix_2_fu_404 |    1    |  5.307  |   234   |   271   |
|          |   grp_up_sampling2d_fix16_fu_414  |    0    |  5.307  |   179   |   288   |
|          |  grp_depthwise_conv2d_fix_fu_435  |    1    |  8.845  |   179   |   268   |
|          | grp_pointwise_conv2d_fix_4_fu_443 |    1    |  5.307  |   206   |   227   |
|          |  grp_pointwise_conv2d_fix_fu_451  |    1    |  5.307  |   199   |   208   |
|----------|-----------------------------------|---------|---------|---------|---------|
|          |          exitcond_fu_461          |    0    |    0    |    0    |    13   |
|          |           tmp_50_fu_483           |    0    |    0    |    0    |    13   |
|   icmp   |           tmp_52_fu_505           |    0    |    0    |    0    |    13   |
|          |         tmp_user_V_fu_517         |    0    |    0    |    0    |    13   |
|          |         tmp_last_V_fu_523         |    0    |    0    |    0    |    13   |
|----------|-----------------------------------|---------|---------|---------|---------|
|          |             i_1_fu_467            |    0    |    0    |    0    |    14   |
|    add   |             i_2_fu_489            |    0    |    0    |    0    |    14   |
|          |             i_3_fu_511            |    0    |    0    |    0    |    14   |
|----------|-----------------------------------|---------|---------|---------|---------|
|   read   |        empty_30_read_fu_172       |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|
|   write  |          grp_write_fu_190         |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|
|extractvalue|         tmp_data_V_fu_473         |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|
|          |            tmp_s_fu_478           |    0    |    0    |    0    |    0    |
|   zext   |           tmp_51_fu_495           |    0    |    0    |    0    |    0    |
|          |          i2_cast1_fu_500          |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|
|   Total  |                                   |    8    | 79.6965 |   3078  |   3969  |
|----------|-----------------------------------|---------|---------|---------|---------|

Memories:
+---------------------+--------+--------+--------+
|                     |  BRAM  |   FF   |   LUT  |
+---------------------+--------+--------+--------+
|      MemBank_A      |   16   |    0   |    0   |
|      MemBank_B      |   16   |    0   |    0   |
|     MemBank_Out     |    1   |    0   |    0   |
|SeparableConv2D_0_b_s|    0   |   13   |    4   |
|SeparableConv2D_0_w_1|    0   |   15   |    3   |
|SeparableConv2D_0_w_s|    0   |   15   |    4   |
|SeparableConv2D_1_b_1|    0   |   32   |    4   |
|SeparableConv2D_1_b_s|    0   |   13   |    2   |
|SeparableConv2D_1_w_1|    1   |    0   |    0   |
|SeparableConv2D_1_w_s|    1   |    0   |    0   |
|SeparableConv2D_2_b_1|    0   |   32   |    2   |
|SeparableConv2D_2_b_s|    0   |   13   |    2   |
|SeparableConv2D_2_w_1|    1   |    0   |    0   |
|SeparableConv2D_2_w_s|    0   |   15   |   15   |
|SeparableConv2D_3_b_1|    0   |   32   |    2   |
|SeparableConv2D_3_b_s|    0   |   14   |    4   |
|SeparableConv2D_3_w_1|    1   |    0   |    0   |
|SeparableConv2D_3_w_s|    1   |    0   |    0   |
|SeparableConv2D_4_b_s|    0   |   32   |    4   |
|SeparableConv2D_4_w_1|    1   |    0   |    0   |
|SeparableConv2D_4_w_s|    0   |   15   |    4   |
+---------------------+--------+--------+--------+
|        Total        |   39   |   241  |   50   |
+---------------------+--------+--------+--------+

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|  MemBank_B_addr_reg_550  |   14   |
|MemBank_Out_addr_1_reg_573|   10   |
|        i1_reg_275        |   10   |
|        i2_reg_286        |   10   |
|        i_1_reg_532       |   10   |
|        i_2_reg_540       |   10   |
|        i_3_reg_558       |   10   |
|         i_reg_264        |   10   |
|      tmp_51_reg_545      |   64   |
|   tmp_data_V_1_reg_578   |   16   |
|    tmp_last_V_reg_568    |    1   |
|    tmp_user_V_reg_563    |    1   |
+--------------------------+--------+
|           Total          |   166  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------------|------|------|------|--------||---------||---------|
|                Comp               |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------------|------|------|------|--------||---------||---------|
|          grp_write_fu_190         |  p8  |   2  |  16  |   32   ||    9    |
|         grp_access_fu_237         |  p0  |   2  |  14  |   28   ||    9    |
|         grp_access_fu_249         |  p0  |   3  |  10  |   30   ||    15   |
|     grp_padding2d_fix16_fu_297    |  p1  |   3  |   6  |   18   |
|     grp_padding2d_fix16_fu_297    |  p2  |   3  |   6  |   18   |
|     grp_padding2d_fix16_fu_297    |  p3  |   3  |   6  |   18   |
| grp_depthwise_conv2d_fix_2_fu_315 |  p1  |   2  |   6  |   12   |
| grp_depthwise_conv2d_fix_2_fu_315 |  p2  |   2  |   6  |   12   |
| grp_depthwise_conv2d_fix_2_fu_315 |  p4  |   2  |   6  |   12   |
| grp_depthwise_conv2d_fix_2_fu_315 |  p5  |   2  |   6  |   12   |
| grp_depthwise_conv2d_fix_2_fu_315 |  p7  |   2  |  16  |   32   ||    9    |
| grp_depthwise_conv2d_fix_2_fu_315 |  p8  |   2  |  16  |   32   ||    9    |
| grp_depthwise_conv2d_fix_1_fu_339 |  p1  |   2  |   6  |   12   |
| grp_depthwise_conv2d_fix_1_fu_339 |  p2  |   2  |   6  |   12   |
| grp_depthwise_conv2d_fix_1_fu_339 |  p4  |   2  |   5  |   10   |
| grp_depthwise_conv2d_fix_1_fu_339 |  p5  |   2  |   5  |   10   |
| grp_depthwise_conv2d_fix_1_fu_339 |  p7  |   2  |  16  |   32   ||    9    |
| grp_depthwise_conv2d_fix_1_fu_339 |  p8  |   2  |  16  |   32   ||    9    |
|   grp_max_pooling2d_fix16_fu_363  |  p1  |   2  |   6  |   12   |
|   grp_max_pooling2d_fix16_fu_363  |  p2  |   2  |   6  |   12   |
|   grp_max_pooling2d_fix16_fu_363  |  p4  |   2  |   6  |   12   |
|   grp_max_pooling2d_fix16_fu_363  |  p5  |   2  |   5  |   10   |
|   grp_max_pooling2d_fix16_fu_363  |  p6  |   2  |   5  |   10   |
|   grp_up_sampling2d_fix16_fu_414  |  p1  |   2  |   5  |   10   |
|   grp_up_sampling2d_fix16_fu_414  |  p2  |   2  |   5  |   10   |
|   grp_up_sampling2d_fix16_fu_414  |  p4  |   2  |   6  |   12   |
|   grp_up_sampling2d_fix16_fu_414  |  p5  |   2  |   6  |   12   |
|   grp_up_sampling2d_fix16_fu_414  |  p6  |   2  |   6  |   12   |
|-----------------------------------|------|------|------|--------||---------||---------|
|               Total               |      |      |      |   476  ||  49.715 ||    69   |
|-----------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    8   |   79   |  3078  |  3969  |
|   Memory  |   39   |    -   |    -   |   241  |   50   |
|Multiplexer|    -   |    -   |   49   |    -   |   69   |
|  Register |    -   |    -   |    -   |   166  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   39   |    8   |   129  |  3485  |  4088  |
+-----------+--------+--------+--------+--------+--------+
