 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 2
        -max_paths 5
Design : counter
Version: S-2021.06-SP2
Date   : Wed Nov 30 23:27:59 2022
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: WC0D72COM   Library: tcbn65gpluswc0d72
Wire Load Model Mode: Inactive.

  Startpoint: count_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: count_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  count_reg[1]/CP (DFCNQD1)                0.00       0.00 r
  count_reg[1]/Q (DFCNQD1)                 0.18       0.18 f
  U12/CO (FA1D0)                           0.16 *     0.35 f
  U11/CO (FA1D0)                           0.09 *     0.43 f
  U10/CO (FA1D0)                           0.09 *     0.53 f
  U9/CO (FA1D0)                            0.09 *     0.62 f
  U8/CO (FA1D0)                            0.09 *     0.71 f
  U7/CO (FA1D0)                            0.09 *     0.80 f
  U6/Z (XOR2D0)                            0.08 *     0.88 r
  count_reg[7]/D (DFCNQD1)                 0.00 *     0.88 r
  data arrival time                                   0.88

  clock clk (rise edge)                  100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.05      99.95
  count_reg[7]/CP (DFCNQD1)                0.00      99.95 r
  library setup time                      -0.01      99.94
  data required time                                 99.94
  -----------------------------------------------------------
  data required time                                 99.94
  data arrival time                                  -0.88
  -----------------------------------------------------------
  slack (MET)                                        99.06


  Startpoint: count_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: count_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  count_reg[1]/CP (DFCNQD1)                0.00       0.00 r
  count_reg[1]/Q (DFCNQD1)                 0.18       0.18 f
  U12/CO (FA1D0)                           0.16 *     0.35 f
  U11/CO (FA1D0)                           0.09 *     0.43 f
  U10/CO (FA1D0)                           0.09 *     0.53 f
  U9/CO (FA1D0)                            0.09 *     0.62 f
  U8/CO (FA1D0)                            0.09 *     0.71 f
  U7/CO (FA1D0)                            0.09 *     0.80 f
  U6/Z (XOR2D0)                            0.08 *     0.88 r
  count_reg[7]/D (DFCNQD1)                 0.00 *     0.88 r
  data arrival time                                   0.88

  clock clk (rise edge)                  100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.05      99.95
  count_reg[7]/CP (DFCNQD1)                0.00      99.95 r
  library setup time                      -0.01      99.94
  data required time                                 99.94
  -----------------------------------------------------------
  data required time                                 99.94
  data arrival time                                  -0.88
  -----------------------------------------------------------
  slack (MET)                                        99.06


  Startpoint: count_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: count_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  count_reg[1]/CP (DFCNQD1)                0.00       0.00 r
  count_reg[1]/Q (DFCNQD1)                 0.18       0.18 f
  U12/CO (FA1D0)                           0.16 *     0.35 f
  U11/CO (FA1D0)                           0.09 *     0.43 f
  U10/CO (FA1D0)                           0.09 *     0.53 f
  U9/CO (FA1D0)                            0.09 *     0.62 f
  U8/CO (FA1D0)                            0.09 *     0.71 f
  U7/S (FA1D0)                             0.10 *     0.81 r
  count_reg[6]/D (DFCNQD1)                 0.00 *     0.81 r
  data arrival time                                   0.81

  clock clk (rise edge)                  100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.05      99.95
  count_reg[6]/CP (DFCNQD1)                0.00      99.95 r
  library setup time                      -0.01      99.94
  data required time                                 99.94
  -----------------------------------------------------------
  data required time                                 99.94
  data arrival time                                  -0.81
  -----------------------------------------------------------
  slack (MET)                                        99.13


  Startpoint: count_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: count_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  count_reg[1]/CP (DFCNQD1)                0.00       0.00 r
  count_reg[1]/Q (DFCNQD1)                 0.18       0.18 f
  U12/CO (FA1D0)                           0.16 *     0.35 f
  U11/CO (FA1D0)                           0.09 *     0.43 f
  U10/CO (FA1D0)                           0.09 *     0.53 f
  U9/CO (FA1D0)                            0.09 *     0.62 f
  U8/CO (FA1D0)                            0.09 *     0.71 f
  U7/S (FA1D0)                             0.10 *     0.81 r
  count_reg[6]/D (DFCNQD1)                 0.00 *     0.81 r
  data arrival time                                   0.81

  clock clk (rise edge)                  100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.05      99.95
  count_reg[6]/CP (DFCNQD1)                0.00      99.95 r
  library setup time                      -0.01      99.94
  data required time                                 99.94
  -----------------------------------------------------------
  data required time                                 99.94
  data arrival time                                  -0.81
  -----------------------------------------------------------
  slack (MET)                                        99.13


  Startpoint: count_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: count_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  count_reg[1]/CP (DFCNQD1)                0.00       0.00 r
  count_reg[1]/Q (DFCNQD1)                 0.18       0.18 f
  U12/CO (FA1D0)                           0.16 *     0.35 f
  U11/CO (FA1D0)                           0.09 *     0.43 f
  U10/CO (FA1D0)                           0.09 *     0.53 f
  U9/CO (FA1D0)                            0.09 *     0.62 f
  U8/S (FA1D0)                             0.11 *     0.73 r
  count_reg[5]/D (DFCNQD1)                 0.00 *     0.73 r
  data arrival time                                   0.73

  clock clk (rise edge)                  100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.05      99.95
  count_reg[5]/CP (DFCNQD1)                0.00      99.95 r
  library setup time                      -0.02      99.93
  data required time                                 99.93
  -----------------------------------------------------------
  data required time                                 99.93
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                        99.21


1
