// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _gradient_weight_y_HH_
#define _gradient_weight_y_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "gradient_weight_yg8j.h"
#include "gradient_weight_yhbi.h"

namespace ap_rtl {

struct gradient_weight_y : public sc_module {
    // Port declarations 28
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_in< sc_logic > start_full_n;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > start_out;
    sc_out< sc_logic > start_write;
    sc_in< sc_lv<32> > gradient_x_V_dout;
    sc_in< sc_logic > gradient_x_V_empty_n;
    sc_out< sc_logic > gradient_x_V_read;
    sc_in< sc_lv<32> > gradient_y_V_dout;
    sc_in< sc_logic > gradient_y_V_empty_n;
    sc_out< sc_logic > gradient_y_V_read;
    sc_in< sc_lv<32> > gradient_z_V_dout;
    sc_in< sc_logic > gradient_z_V_empty_n;
    sc_out< sc_logic > gradient_z_V_read;
    sc_out< sc_lv<1> > y_filtered_x_V_din;
    sc_in< sc_logic > y_filtered_x_V_full_n;
    sc_out< sc_logic > y_filtered_x_V_write;
    sc_out< sc_lv<1> > y_filtered_y_V_din;
    sc_in< sc_logic > y_filtered_y_V_full_n;
    sc_out< sc_logic > y_filtered_y_V_write;
    sc_out< sc_lv<1> > y_filtered_z_V_din;
    sc_in< sc_logic > y_filtered_z_V_full_n;
    sc_out< sc_logic > y_filtered_z_V_write;


    // Module declarations
    gradient_weight_y(sc_module_name name);
    SC_HAS_PROCESS(gradient_weight_y);

    ~gradient_weight_y();

    sc_trace_file* mVcdFile;

    gradient_weight_yg8j* buf_val_1_x_V_U;
    gradient_weight_yhbi* buf_val_2_x_V_U;
    gradient_weight_yhbi* buf_val_3_x_V_U;
    gradient_weight_yhbi* buf_val_4_x_V_U;
    gradient_weight_yhbi* buf_val_5_x_V_U;
    gradient_weight_yhbi* buf_val_6_x_V_U;
    gradient_weight_yg8j* buf_val_1_y_V_U;
    gradient_weight_yhbi* buf_val_2_y_V_U;
    gradient_weight_yhbi* buf_val_3_y_V_U;
    gradient_weight_yhbi* buf_val_4_y_V_U;
    gradient_weight_yhbi* buf_val_5_y_V_U;
    gradient_weight_yhbi* buf_val_6_y_V_U;
    gradient_weight_yg8j* buf_val_1_z_V_U;
    gradient_weight_yhbi* buf_val_2_z_V_U;
    gradient_weight_yhbi* buf_val_3_z_V_U;
    gradient_weight_yhbi* buf_val_4_z_V_U;
    gradient_weight_yhbi* buf_val_5_z_V_U;
    gradient_weight_yhbi* buf_val_6_z_V_U;
    sc_signal< sc_logic > real_start;
    sc_signal< sc_logic > start_once_reg;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<3> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > internal_ap_ready;
    sc_signal< sc_logic > gradient_x_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_650;
    sc_signal< sc_lv<1> > tmp_i_mid2_reg_659;
    sc_signal< sc_logic > gradient_y_V_blk_n;
    sc_signal< sc_logic > gradient_z_V_blk_n;
    sc_signal< sc_logic > y_filtered_x_V_blk_n;
    sc_signal< sc_lv<1> > tmp_47_i_mid2_reg_663;
    sc_signal< sc_logic > y_filtered_y_V_blk_n;
    sc_signal< sc_logic > y_filtered_z_V_blk_n;
    sc_signal< sc_lv<7> > indvar_flatten_reg_473;
    sc_signal< sc_lv<4> > r_i_reg_484;
    sc_signal< sc_lv<4> > col_assign_reg_495;
    sc_signal< sc_lv<1> > exitcond_flatten_fu_545_p2;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_predicate_op119_read_state3;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<7> > indvar_flatten_next_fu_551_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<1> > tmp_i_mid2_fu_589_p3;
    sc_signal< sc_lv<1> > tmp_47_i_mid2_fu_609_p3;
    sc_signal< sc_lv<4> > r_i_mid2_fu_617_p3;
    sc_signal< sc_lv<64> > tmp_50_i_fu_625_p1;
    sc_signal< sc_lv<64> > tmp_50_i_reg_672;
    sc_signal< sc_lv<4> > buf_val_2_x_V_addr_reg_679;
    sc_signal< sc_lv<4> > buf_val_2_y_V_addr_reg_685;
    sc_signal< sc_lv<4> > buf_val_2_z_V_addr_reg_691;
    sc_signal< sc_lv<4> > buf_val_3_x_V_addr_reg_697;
    sc_signal< sc_lv<4> > buf_val_3_y_V_addr_reg_703;
    sc_signal< sc_lv<4> > buf_val_3_z_V_addr_reg_709;
    sc_signal< sc_lv<4> > buf_val_4_x_V_addr_reg_715;
    sc_signal< sc_lv<4> > buf_val_4_y_V_addr_reg_721;
    sc_signal< sc_lv<4> > buf_val_4_z_V_addr_reg_727;
    sc_signal< sc_lv<4> > buf_val_5_x_V_addr_reg_733;
    sc_signal< sc_lv<4> > buf_val_5_y_V_addr_reg_739;
    sc_signal< sc_lv<4> > buf_val_5_z_V_addr_reg_745;
    sc_signal< sc_lv<4> > buf_val_6_x_V_addr_reg_751;
    sc_signal< sc_lv<4> > buf_val_6_y_V_addr_reg_757;
    sc_signal< sc_lv<4> > buf_val_6_z_V_addr_reg_763;
    sc_signal< sc_lv<4> > c_fu_644_p2;
    sc_signal< bool > ap_block_state1;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< sc_lv<4> > buf_val_1_x_V_address0;
    sc_signal< sc_logic > buf_val_1_x_V_ce0;
    sc_signal< sc_logic > buf_val_1_x_V_we0;
    sc_signal< sc_lv<4> > buf_val_2_x_V_address0;
    sc_signal< sc_logic > buf_val_2_x_V_ce0;
    sc_signal< sc_lv<32> > buf_val_2_x_V_q0;
    sc_signal< sc_logic > buf_val_2_x_V_ce1;
    sc_signal< sc_logic > buf_val_2_x_V_we1;
    sc_signal< sc_lv<4> > buf_val_3_x_V_address0;
    sc_signal< sc_logic > buf_val_3_x_V_ce0;
    sc_signal< sc_lv<32> > buf_val_3_x_V_q0;
    sc_signal< sc_logic > buf_val_3_x_V_ce1;
    sc_signal< sc_logic > buf_val_3_x_V_we1;
    sc_signal< sc_lv<4> > buf_val_4_x_V_address0;
    sc_signal< sc_logic > buf_val_4_x_V_ce0;
    sc_signal< sc_lv<32> > buf_val_4_x_V_q0;
    sc_signal< sc_logic > buf_val_4_x_V_ce1;
    sc_signal< sc_logic > buf_val_4_x_V_we1;
    sc_signal< sc_lv<4> > buf_val_5_x_V_address0;
    sc_signal< sc_logic > buf_val_5_x_V_ce0;
    sc_signal< sc_lv<32> > buf_val_5_x_V_q0;
    sc_signal< sc_logic > buf_val_5_x_V_ce1;
    sc_signal< sc_logic > buf_val_5_x_V_we1;
    sc_signal< sc_lv<4> > buf_val_6_x_V_address0;
    sc_signal< sc_logic > buf_val_6_x_V_ce0;
    sc_signal< sc_lv<32> > buf_val_6_x_V_q0;
    sc_signal< sc_logic > buf_val_6_x_V_ce1;
    sc_signal< sc_logic > buf_val_6_x_V_we1;
    sc_signal< sc_lv<4> > buf_val_1_y_V_address0;
    sc_signal< sc_logic > buf_val_1_y_V_ce0;
    sc_signal< sc_logic > buf_val_1_y_V_we0;
    sc_signal< sc_lv<4> > buf_val_2_y_V_address0;
    sc_signal< sc_logic > buf_val_2_y_V_ce0;
    sc_signal< sc_lv<32> > buf_val_2_y_V_q0;
    sc_signal< sc_logic > buf_val_2_y_V_ce1;
    sc_signal< sc_logic > buf_val_2_y_V_we1;
    sc_signal< sc_lv<4> > buf_val_3_y_V_address0;
    sc_signal< sc_logic > buf_val_3_y_V_ce0;
    sc_signal< sc_lv<32> > buf_val_3_y_V_q0;
    sc_signal< sc_logic > buf_val_3_y_V_ce1;
    sc_signal< sc_logic > buf_val_3_y_V_we1;
    sc_signal< sc_lv<4> > buf_val_4_y_V_address0;
    sc_signal< sc_logic > buf_val_4_y_V_ce0;
    sc_signal< sc_lv<32> > buf_val_4_y_V_q0;
    sc_signal< sc_logic > buf_val_4_y_V_ce1;
    sc_signal< sc_logic > buf_val_4_y_V_we1;
    sc_signal< sc_lv<4> > buf_val_5_y_V_address0;
    sc_signal< sc_logic > buf_val_5_y_V_ce0;
    sc_signal< sc_lv<32> > buf_val_5_y_V_q0;
    sc_signal< sc_logic > buf_val_5_y_V_ce1;
    sc_signal< sc_logic > buf_val_5_y_V_we1;
    sc_signal< sc_lv<4> > buf_val_6_y_V_address0;
    sc_signal< sc_logic > buf_val_6_y_V_ce0;
    sc_signal< sc_lv<32> > buf_val_6_y_V_q0;
    sc_signal< sc_logic > buf_val_6_y_V_ce1;
    sc_signal< sc_logic > buf_val_6_y_V_we1;
    sc_signal< sc_lv<4> > buf_val_1_z_V_address0;
    sc_signal< sc_logic > buf_val_1_z_V_ce0;
    sc_signal< sc_logic > buf_val_1_z_V_we0;
    sc_signal< sc_lv<4> > buf_val_2_z_V_address0;
    sc_signal< sc_logic > buf_val_2_z_V_ce0;
    sc_signal< sc_lv<32> > buf_val_2_z_V_q0;
    sc_signal< sc_logic > buf_val_2_z_V_ce1;
    sc_signal< sc_logic > buf_val_2_z_V_we1;
    sc_signal< sc_lv<4> > buf_val_3_z_V_address0;
    sc_signal< sc_logic > buf_val_3_z_V_ce0;
    sc_signal< sc_lv<32> > buf_val_3_z_V_q0;
    sc_signal< sc_logic > buf_val_3_z_V_ce1;
    sc_signal< sc_logic > buf_val_3_z_V_we1;
    sc_signal< sc_lv<4> > buf_val_4_z_V_address0;
    sc_signal< sc_logic > buf_val_4_z_V_ce0;
    sc_signal< sc_lv<32> > buf_val_4_z_V_q0;
    sc_signal< sc_logic > buf_val_4_z_V_ce1;
    sc_signal< sc_logic > buf_val_4_z_V_we1;
    sc_signal< sc_lv<4> > buf_val_5_z_V_address0;
    sc_signal< sc_logic > buf_val_5_z_V_ce0;
    sc_signal< sc_lv<32> > buf_val_5_z_V_q0;
    sc_signal< sc_logic > buf_val_5_z_V_ce1;
    sc_signal< sc_logic > buf_val_5_z_V_we1;
    sc_signal< sc_lv<4> > buf_val_6_z_V_address0;
    sc_signal< sc_logic > buf_val_6_z_V_ce0;
    sc_signal< sc_lv<32> > buf_val_6_z_V_q0;
    sc_signal< sc_logic > buf_val_6_z_V_ce1;
    sc_signal< sc_logic > buf_val_6_z_V_we1;
    sc_signal< sc_lv<32> > ap_phi_mux_storemerge3_phi_fu_510_p4;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter1_storemerge3_reg_506;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter0_storemerge3_reg_506;
    sc_signal< sc_lv<32> > ap_phi_mux_storemerge2_phi_fu_523_p4;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter1_storemerge2_reg_519;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter0_storemerge2_reg_519;
    sc_signal< sc_lv<32> > ap_phi_mux_storemerge_phi_fu_536_p4;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter1_storemerge_reg_532;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter0_storemerge_reg_532;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<1> > exitcond1_i_fu_557_p2;
    sc_signal< sc_lv<4> > r6_fu_571_p2;
    sc_signal< sc_lv<1> > tmp_i_mid1_fu_577_p2;
    sc_signal< sc_lv<1> > tmp_i8_fu_583_p2;
    sc_signal< sc_lv<1> > tmp_47_i_mid1_fu_597_p2;
    sc_signal< sc_lv<1> > tmp_47_i7_fu_603_p2;
    sc_signal< sc_lv<4> > col_assign_mid2_fu_563_p3;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<3> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< bool > ap_condition_137;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<3> ap_ST_fsm_state1;
    static const sc_lv<3> ap_ST_fsm_pp0_stage0;
    static const sc_lv<3> ap_ST_fsm_state4;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<7> ap_const_lv7_50;
    static const sc_lv<7> ap_const_lv7_1;
    static const sc_lv<4> ap_const_lv4_A;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<4> ap_const_lv4_5;
    static const sc_lv<4> ap_const_lv4_2;
    static const sc_lv<32> ap_const_lv32_2;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state4();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage0_iter1();
    void thread_ap_condition_137();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_storemerge2_phi_fu_523_p4();
    void thread_ap_phi_mux_storemerge3_phi_fu_510_p4();
    void thread_ap_phi_mux_storemerge_phi_fu_536_p4();
    void thread_ap_phi_reg_pp0_iter0_storemerge2_reg_519();
    void thread_ap_phi_reg_pp0_iter0_storemerge3_reg_506();
    void thread_ap_phi_reg_pp0_iter0_storemerge_reg_532();
    void thread_ap_predicate_op119_read_state3();
    void thread_ap_ready();
    void thread_buf_val_1_x_V_address0();
    void thread_buf_val_1_x_V_ce0();
    void thread_buf_val_1_x_V_we0();
    void thread_buf_val_1_y_V_address0();
    void thread_buf_val_1_y_V_ce0();
    void thread_buf_val_1_y_V_we0();
    void thread_buf_val_1_z_V_address0();
    void thread_buf_val_1_z_V_ce0();
    void thread_buf_val_1_z_V_we0();
    void thread_buf_val_2_x_V_address0();
    void thread_buf_val_2_x_V_ce0();
    void thread_buf_val_2_x_V_ce1();
    void thread_buf_val_2_x_V_we1();
    void thread_buf_val_2_y_V_address0();
    void thread_buf_val_2_y_V_ce0();
    void thread_buf_val_2_y_V_ce1();
    void thread_buf_val_2_y_V_we1();
    void thread_buf_val_2_z_V_address0();
    void thread_buf_val_2_z_V_ce0();
    void thread_buf_val_2_z_V_ce1();
    void thread_buf_val_2_z_V_we1();
    void thread_buf_val_3_x_V_address0();
    void thread_buf_val_3_x_V_ce0();
    void thread_buf_val_3_x_V_ce1();
    void thread_buf_val_3_x_V_we1();
    void thread_buf_val_3_y_V_address0();
    void thread_buf_val_3_y_V_ce0();
    void thread_buf_val_3_y_V_ce1();
    void thread_buf_val_3_y_V_we1();
    void thread_buf_val_3_z_V_address0();
    void thread_buf_val_3_z_V_ce0();
    void thread_buf_val_3_z_V_ce1();
    void thread_buf_val_3_z_V_we1();
    void thread_buf_val_4_x_V_address0();
    void thread_buf_val_4_x_V_ce0();
    void thread_buf_val_4_x_V_ce1();
    void thread_buf_val_4_x_V_we1();
    void thread_buf_val_4_y_V_address0();
    void thread_buf_val_4_y_V_ce0();
    void thread_buf_val_4_y_V_ce1();
    void thread_buf_val_4_y_V_we1();
    void thread_buf_val_4_z_V_address0();
    void thread_buf_val_4_z_V_ce0();
    void thread_buf_val_4_z_V_ce1();
    void thread_buf_val_4_z_V_we1();
    void thread_buf_val_5_x_V_address0();
    void thread_buf_val_5_x_V_ce0();
    void thread_buf_val_5_x_V_ce1();
    void thread_buf_val_5_x_V_we1();
    void thread_buf_val_5_y_V_address0();
    void thread_buf_val_5_y_V_ce0();
    void thread_buf_val_5_y_V_ce1();
    void thread_buf_val_5_y_V_we1();
    void thread_buf_val_5_z_V_address0();
    void thread_buf_val_5_z_V_ce0();
    void thread_buf_val_5_z_V_ce1();
    void thread_buf_val_5_z_V_we1();
    void thread_buf_val_6_x_V_address0();
    void thread_buf_val_6_x_V_ce0();
    void thread_buf_val_6_x_V_ce1();
    void thread_buf_val_6_x_V_we1();
    void thread_buf_val_6_y_V_address0();
    void thread_buf_val_6_y_V_ce0();
    void thread_buf_val_6_y_V_ce1();
    void thread_buf_val_6_y_V_we1();
    void thread_buf_val_6_z_V_address0();
    void thread_buf_val_6_z_V_ce0();
    void thread_buf_val_6_z_V_ce1();
    void thread_buf_val_6_z_V_we1();
    void thread_c_fu_644_p2();
    void thread_col_assign_mid2_fu_563_p3();
    void thread_exitcond1_i_fu_557_p2();
    void thread_exitcond_flatten_fu_545_p2();
    void thread_gradient_x_V_blk_n();
    void thread_gradient_x_V_read();
    void thread_gradient_y_V_blk_n();
    void thread_gradient_y_V_read();
    void thread_gradient_z_V_blk_n();
    void thread_gradient_z_V_read();
    void thread_indvar_flatten_next_fu_551_p2();
    void thread_internal_ap_ready();
    void thread_r6_fu_571_p2();
    void thread_r_i_mid2_fu_617_p3();
    void thread_real_start();
    void thread_start_out();
    void thread_start_write();
    void thread_tmp_47_i7_fu_603_p2();
    void thread_tmp_47_i_mid1_fu_597_p2();
    void thread_tmp_47_i_mid2_fu_609_p3();
    void thread_tmp_50_i_fu_625_p1();
    void thread_tmp_i8_fu_583_p2();
    void thread_tmp_i_mid1_fu_577_p2();
    void thread_tmp_i_mid2_fu_589_p3();
    void thread_y_filtered_x_V_blk_n();
    void thread_y_filtered_x_V_din();
    void thread_y_filtered_x_V_write();
    void thread_y_filtered_y_V_blk_n();
    void thread_y_filtered_y_V_din();
    void thread_y_filtered_y_V_write();
    void thread_y_filtered_z_V_blk_n();
    void thread_y_filtered_z_V_din();
    void thread_y_filtered_z_V_write();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
