{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 01 18:30:15 2014 " "Info: Processing started: Wed Oct 01 18:30:15 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off warmup -c warmup " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off warmup -c warmup" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_k.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ula_k.v" { { "Info" "ISGN_ENTITY_NAME" "1 ula_k " "Info: Found entity 1: ula_k" {  } { { "ula_k.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/ula_k.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart-Behavioral " "Info: Found design unit 1: uart-Behavioral" {  } { { "uart.vhd" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/uart.vhd" 34 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 uart " "Info: Found entity 1: uart" {  } { { "uart.vhd" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/uart.vhd" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tb.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file uart_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_tb-Behavioral " "Info: Found design unit 1: uart_tb-Behavioral" {  } { { "uart_tb.vhd" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/uart_tb.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 uart_tb " "Info: Found entity 1: uart_tb" {  } { { "uart_tb.vhd" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/uart_tb.vhd" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "warmup.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file warmup.v" { { "Info" "ISGN_ENTITY_NAME" "1 warmup " "Info: Found entity 1: warmup" {  } { { "warmup.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/warmup.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs232_test.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file rs232_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 rs232_test " "Info: Found entity 1: rs232_test" {  } { { "rs232_test.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/rs232_test.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_tb.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ula_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ula_tb " "Info: Found entity 1: ula_tb" {  } { { "ula_tb.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/ula_tb.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Main.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Main.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Main " "Info: Found entity 1: Main" {  } { { "Main.bdf" "" { Schematic "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/Main.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hu3.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file hu3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 hu3 " "Info: Found entity 1: hu3" {  } { { "hu3.bdf" "" { Schematic "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/hu3.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/warmup.bdf " "Warning: Can't analyze file -- file C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/warmup.bdf is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Teste.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Teste.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Teste " "Info: Found entity 1: Teste" {  } { { "Teste.bdf" "" { Schematic "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/Teste.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "hu3 " "Info: Elaborating entity \"hu3\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula_k ula_k:inst4 " "Info: Elaborating entity \"ula_k\" for hierarchy \"ula_k:inst4\"" {  } { { "hu3.bdf" "inst4" { Schematic "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/hu3.bdf" { { 136 776 1008 248 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "operation_alu ula_k.v(14) " "Warning (10235): Verilog HDL Always Construct warning at ula_k.v(14): variable \"operation_alu\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ula_k.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/ula_k.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ula_k.v(14) " "Warning (10270): Verilog HDL Case Statement warning at ula_k.v(14): incomplete case statement has no default case item" {  } { { "ula_k.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/ula_k.v" 14 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "operation_alu ula_k.v(26) " "Warning (10235): Verilog HDL Always Construct warning at ula_k.v(26): variable \"operation_alu\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ula_k.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/ula_k.v" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "operation_alu ula_k.v(28) " "Warning (10235): Verilog HDL Always Construct warning at ula_k.v(28): variable \"operation_alu\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ula_k.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/ula_k.v" 28 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "operation_alu ula_k.v(30) " "Warning (10235): Verilog HDL Always Construct warning at ula_k.v(30): variable \"operation_alu\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ula_k.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/ula_k.v" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "operation_alu ula_k.v(32) " "Warning (10235): Verilog HDL Always Construct warning at ula_k.v(32): variable \"operation_alu\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ula_k.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/ula_k.v" 32 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result_alu ula_k.v(10) " "Warning (10240): Verilog HDL Always Construct warning at ula_k.v(10): inferring latch(es) for variable \"result_alu\", which holds its previous value in one or more paths through the always construct" {  } { { "ula_k.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/ula_k.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_alu\[0\] ula_k.v(10) " "Info (10041): Inferred latch for \"result_alu\[0\]\" at ula_k.v(10)" {  } { { "ula_k.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/ula_k.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_alu\[1\] ula_k.v(10) " "Info (10041): Inferred latch for \"result_alu\[1\]\" at ula_k.v(10)" {  } { { "ula_k.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/ula_k.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_alu\[2\] ula_k.v(10) " "Info (10041): Inferred latch for \"result_alu\[2\]\" at ula_k.v(10)" {  } { { "ula_k.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/ula_k.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_alu\[3\] ula_k.v(10) " "Info (10041): Inferred latch for \"result_alu\[3\]\" at ula_k.v(10)" {  } { { "ula_k.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/ula_k.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_alu\[4\] ula_k.v(10) " "Info (10041): Inferred latch for \"result_alu\[4\]\" at ula_k.v(10)" {  } { { "ula_k.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/ula_k.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_alu\[5\] ula_k.v(10) " "Info (10041): Inferred latch for \"result_alu\[5\]\" at ula_k.v(10)" {  } { { "ula_k.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/ula_k.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_alu\[6\] ula_k.v(10) " "Info (10041): Inferred latch for \"result_alu\[6\]\" at ula_k.v(10)" {  } { { "ula_k.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/ula_k.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_alu\[7\] ula_k.v(10) " "Info (10041): Inferred latch for \"result_alu\[7\]\" at ula_k.v(10)" {  } { { "ula_k.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/ula_k.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "Interface_Control.v 1 1 " "Warning: Using design file Interface_Control.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Interface_Control " "Info: Found entity 1: Interface_Control" {  } { { "Interface_Control.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/Interface_Control.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Interface_Control Interface_Control:inst1 " "Info: Elaborating entity \"Interface_Control\" for hierarchy \"Interface_Control:inst1\"" {  } { { "hu3.bdf" "inst1" { Schematic "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/hu3.bdf" { { 136 456 704 248 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Interface_Control.v(23) " "Warning (10230): Verilog HDL assignment warning at Interface_Control.v(23): truncated value with size 32 to match size of target (2)" {  } { { "Interface_Control.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/Interface_Control.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart uart:inst " "Info: Elaborating entity \"uart\" for hierarchy \"uart:inst\"" {  } { { "hu3.bdf" "inst" { Schematic "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/hu3.bdf" { { 136 152 352 280 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Info: Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "ula_k:inst4\|Mult0 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ula_k:inst4\|Mult0\"" {  } { { "ula_k.v" "Mult0" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/ula_k.v" 20 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ula_k:inst4\|Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ula_k:inst4\|Div0\"" {  } { { "ula_k.v" "Div0" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/ula_k.v" 21 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ula_k:inst4\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"ula_k:inst4\|lpm_mult:Mult0\"" {  } { { "ula_k.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/ula_k.v" 20 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ula_k:inst4\|lpm_mult:Mult0 " "Info: Instantiated megafunction \"ula_k:inst4\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Info: Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Info: Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Info: Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Info: Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY AUTO " "Info: Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ula_k.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/ula_k.v" 20 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_lv01.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_lv01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_lv01 " "Info: Found entity 1: mult_lv01" {  } { { "db/mult_lv01.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/db/mult_lv01.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ula_k:inst4\|lpm_divide:Div0 " "Info: Elaborated megafunction instantiation \"ula_k:inst4\|lpm_divide:Div0\"" {  } { { "ula_k.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/ula_k.v" 21 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ula_k:inst4\|lpm_divide:Div0 " "Info: Instantiated megafunction \"ula_k:inst4\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Info: Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Info: Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ula_k.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/ula_k.v" 21 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_egm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_egm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_egm " "Info: Found entity 1: lpm_divide_egm" {  } { { "db/lpm_divide_egm.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/db/lpm_divide_egm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fkh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fkh " "Info: Found entity 1: sign_div_unsign_fkh" {  } { { "db/sign_div_unsign_fkh.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/db/sign_div_unsign_fkh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_93f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_93f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_93f " "Info: Found entity 1: alt_u_div_93f" {  } { { "db/alt_u_div_93f.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/db/alt_u_div_93f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_unc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_unc " "Info: Found entity 1: add_sub_unc" {  } { { "db/add_sub_unc.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/db/add_sub_unc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vnc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vnc " "Info: Found entity 1: add_sub_vnc" {  } { { "db/add_sub_vnc.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/db/add_sub_vnc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ula_k:inst4\|result_alu\[7\] " "Warning: Latch ula_k:inst4\|result_alu\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Interface_Control:inst1\|rx_dataOperation\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal Interface_Control:inst1\|rx_dataOperation\[2\]" {  } { { "Interface_Control.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/Interface_Control.v" 20 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ula_k.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/ula_k.v" 10 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ula_k:inst4\|result_alu\[6\] " "Warning: Latch ula_k:inst4\|result_alu\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Interface_Control:inst1\|rx_dataOperation\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal Interface_Control:inst1\|rx_dataOperation\[2\]" {  } { { "Interface_Control.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/Interface_Control.v" 20 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ula_k.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/ula_k.v" 10 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ula_k:inst4\|result_alu\[5\] " "Warning: Latch ula_k:inst4\|result_alu\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Interface_Control:inst1\|rx_dataOperation\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal Interface_Control:inst1\|rx_dataOperation\[2\]" {  } { { "Interface_Control.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/Interface_Control.v" 20 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ula_k.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/ula_k.v" 10 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ula_k:inst4\|result_alu\[4\] " "Warning: Latch ula_k:inst4\|result_alu\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Interface_Control:inst1\|rx_dataOperation\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal Interface_Control:inst1\|rx_dataOperation\[2\]" {  } { { "Interface_Control.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/Interface_Control.v" 20 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ula_k.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/ula_k.v" 10 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ula_k:inst4\|result_alu\[3\] " "Warning: Latch ula_k:inst4\|result_alu\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Interface_Control:inst1\|rx_dataOperation\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal Interface_Control:inst1\|rx_dataOperation\[2\]" {  } { { "Interface_Control.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/Interface_Control.v" 20 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ula_k.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/ula_k.v" 10 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ula_k:inst4\|result_alu\[2\] " "Warning: Latch ula_k:inst4\|result_alu\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Interface_Control:inst1\|rx_dataOperation\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal Interface_Control:inst1\|rx_dataOperation\[2\]" {  } { { "Interface_Control.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/Interface_Control.v" 20 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ula_k.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/ula_k.v" 10 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ula_k:inst4\|result_alu\[1\] " "Warning: Latch ula_k:inst4\|result_alu\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Interface_Control:inst1\|rx_dataOperation\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal Interface_Control:inst1\|rx_dataOperation\[2\]" {  } { { "Interface_Control.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/Interface_Control.v" 20 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ula_k.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/ula_k.v" 10 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ula_k:inst4\|result_alu\[0\] " "Warning: Latch ula_k:inst4\|result_alu\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Interface_Control:inst1\|rx_dataOperation\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal Interface_Control:inst1\|rx_dataOperation\[2\]" {  } { { "Interface_Control.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/Interface_Control.v" 20 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ula_k.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/ula_k.v" 10 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "22 22 " "Info: 22 registers lost all their fanouts during netlist optimizations. The first 22 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "uart:inst\|tx_clk_en " "Info: Register \"uart:inst\|tx_clk_en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "uart:inst\|tx_data_cnt\[0\] " "Info: Register \"uart:inst\|tx_data_cnt\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "uart:inst\|tx_data_cnt\[1\] " "Info: Register \"uart:inst\|tx_data_cnt\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "uart:inst\|tx_data_cnt\[2\] " "Info: Register \"uart:inst\|tx_data_cnt\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "uart:inst\|\\tx_clk_gen:counter\[0\] " "Info: Register \"uart:inst\|\\tx_clk_gen:counter\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "uart:inst\|\\tx_clk_gen:counter\[1\] " "Info: Register \"uart:inst\|\\tx_clk_gen:counter\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "uart:inst\|\\tx_clk_gen:counter\[2\] " "Info: Register \"uart:inst\|\\tx_clk_gen:counter\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "uart:inst\|\\tx_clk_gen:counter\[3\] " "Info: Register \"uart:inst\|\\tx_clk_gen:counter\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "uart:inst\|\\tx_clk_gen:counter\[4\] " "Info: Register \"uart:inst\|\\tx_clk_gen:counter\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "uart:inst\|\\tx_clk_gen:counter\[5\] " "Info: Register \"uart:inst\|\\tx_clk_gen:counter\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "uart:inst\|\\tx_clk_gen:counter\[6\] " "Info: Register \"uart:inst\|\\tx_clk_gen:counter\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "uart:inst\|\\tx_clk_gen:counter\[7\] " "Info: Register \"uart:inst\|\\tx_clk_gen:counter\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "uart:inst\|\\tx_clk_gen:counter\[8\] " "Info: Register \"uart:inst\|\\tx_clk_gen:counter\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "uart:inst\|\\tx_clk_gen:counter\[9\] " "Info: Register \"uart:inst\|\\tx_clk_gen:counter\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "uart:inst\|\\tx_clk_gen:counter\[10\] " "Info: Register \"uart:inst\|\\tx_clk_gen:counter\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "uart:inst\|\\tx_clk_gen:counter\[11\] " "Info: Register \"uart:inst\|\\tx_clk_gen:counter\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "uart:inst\|\\tx_clk_gen:counter\[12\] " "Info: Register \"uart:inst\|\\tx_clk_gen:counter\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "uart:inst\|tx_fsm.idle " "Info: Register \"uart:inst\|tx_fsm.idle\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "uart:inst\|tx_fsm.data " "Info: Register \"uart:inst\|tx_fsm.data\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "uart:inst\|tx_fsm.parity " "Info: Register \"uart:inst\|tx_fsm.parity\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "uart:inst\|tx_fsm.stop1 " "Info: Register \"uart:inst\|tx_fsm.stop1\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "uart:inst\|tx_fsm.stop2 " "Info: Register \"uart:inst\|tx_fsm.stop2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "260 " "Info: Implemented 260 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Info: Implemented 9 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "247 " "Info: Implemented 247 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Info: Implemented 1 DSP elements" {  } {  } 0 0 "Implemented %1!d! DSP elements" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "190 " "Info: Peak virtual memory: 190 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 01 18:30:21 2014 " "Info: Processing ended: Wed Oct 01 18:30:21 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 01 18:30:22 2014 " "Info: Processing started: Wed Oct 01 18:30:22 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off warmup -c warmup " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off warmup -c warmup" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "warmup EP3C25F324I7 " "Info: Selected device EP3C25F324I7 for design \"warmup\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Info: Low junction temperature is -40 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "Info: High junction temperature is 100 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C25F324C7 " "Info: Device EP3C25F324C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C25F324A7 " "Info: Device EP3C25F324A7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F324C7 " "Info: Device EP3C40F324C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F324I7 " "Info: Device EP3C40F324I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F324A7 " "Info: Device EP3C40F324A7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info: Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H4 " "Info: Pin ~ALTERA_DCLK~ is reserved at location H4" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H3 " "Info: Pin ~ALTERA_DATA0~ is reserved at location H3" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ E18 " "Info: Pin ~ALTERA_nCEO~ is reserved at location E18" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Fitter is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "inst4\|result_alu\[7\]\|combout " "Warning: Node \"inst4\|result_alu\[7\]\|combout\" is a latch" {  } { { "ula_k.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/ula_k.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst4\|result_alu\[6\]\|combout " "Warning: Node \"inst4\|result_alu\[6\]\|combout\" is a latch" {  } { { "ula_k.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/ula_k.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst4\|result_alu\[5\]\|combout " "Warning: Node \"inst4\|result_alu\[5\]\|combout\" is a latch" {  } { { "ula_k.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/ula_k.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst4\|result_alu\[4\]\|combout " "Warning: Node \"inst4\|result_alu\[4\]\|combout\" is a latch" {  } { { "ula_k.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/ula_k.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst4\|result_alu\[3\]\|combout " "Warning: Node \"inst4\|result_alu\[3\]\|combout\" is a latch" {  } { { "ula_k.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/ula_k.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst4\|result_alu\[2\]\|combout " "Warning: Node \"inst4\|result_alu\[2\]\|combout\" is a latch" {  } { { "ula_k.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/ula_k.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst4\|result_alu\[1\]\|combout " "Warning: Node \"inst4\|result_alu\[1\]\|combout\" is a latch" {  } { { "ula_k.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/ula_k.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst4\|result_alu\[0\]\|combout " "Warning: Node \"inst4\|result_alu\[0\]\|combout\" is a latch" {  } { { "ula_k.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/ula_k.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "warmup.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'warmup.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design." {  } {  } 0 0 "No user constrained %1!s! found in the design." 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clock (Rise) clock (Rise) setup and hold " "Critical Warning: From clock (Rise) to clock (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clock (Rise) Interface_Control:inst1\|rx_dataOperation\[1\] (Rise) setup and hold " "Critical Warning: From clock (Rise) to Interface_Control:inst1\|rx_dataOperation\[1\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Interface_Control:inst1\|rx_dataOperation\[1\] (Rise) Interface_Control:inst1\|rx_dataOperation\[1\] (Rise) setup and hold " "Critical Warning: From Interface_Control:inst1\|rx_dataOperation\[1\] (Rise) to Interface_Control:inst1\|rx_dataOperation\[1\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Interface_Control:inst1\|rx_dataOperation\[1\] (Fall) Interface_Control:inst1\|rx_dataOperation\[1\] (Rise) setup and hold " "Critical Warning: From Interface_Control:inst1\|rx_dataOperation\[1\] (Fall) to Interface_Control:inst1\|rx_dataOperation\[1\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clock (Rise) Interface_Control:inst1\|rx_dataOperation\[1\] (Fall) setup and hold " "Critical Warning: From clock (Rise) to Interface_Control:inst1\|rx_dataOperation\[1\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 0 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock~input (placed in PIN B9 (CLK11, DIFFCLK_4p)) " "Info: Automatically promoted node clock~input (placed in PIN B9 (CLK11, DIFFCLK_4p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Interface_Control:inst1\|rx_dataOperation\[7\] " "Info: Destination node Interface_Control:inst1\|rx_dataOperation\[7\]" {  } { { "Interface_Control.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/Interface_Control.v" 20 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Interface_Control:inst1|rx_dataOperation[7] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Interface_Control:inst1\|rx_dataOperation\[6\] " "Info: Destination node Interface_Control:inst1\|rx_dataOperation\[6\]" {  } { { "Interface_Control.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/Interface_Control.v" 20 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Interface_Control:inst1|rx_dataOperation[6] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Interface_Control:inst1\|rx_dataOperation\[5\] " "Info: Destination node Interface_Control:inst1\|rx_dataOperation\[5\]" {  } { { "Interface_Control.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/Interface_Control.v" 20 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Interface_Control:inst1|rx_dataOperation[5] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Interface_Control:inst1\|rx_dataOperation\[4\] " "Info: Destination node Interface_Control:inst1\|rx_dataOperation\[4\]" {  } { { "Interface_Control.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/Interface_Control.v" 20 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Interface_Control:inst1|rx_dataOperation[4] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Interface_Control:inst1\|rx_dataOperation\[3\] " "Info: Destination node Interface_Control:inst1\|rx_dataOperation\[3\]" {  } { { "Interface_Control.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/Interface_Control.v" 20 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Interface_Control:inst1|rx_dataOperation[3] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Interface_Control:inst1\|rx_dataOperation\[2\] " "Info: Destination node Interface_Control:inst1\|rx_dataOperation\[2\]" {  } { { "Interface_Control.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/Interface_Control.v" 20 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Interface_Control:inst1|rx_dataOperation[2] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "hu3.bdf" "" { Schematic "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/hu3.bdf" { { 104 -80 88 120 "clock" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock~input } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ula_k:inst4\|WideOr0~1  " "Info: Automatically promoted node ula_k:inst4\|WideOr0~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "ula_k.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/ula_k.v" 14 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ula_k:inst4|WideOr0~1 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 Embedded multiplier block " "Extra Info: Packed 16 registers into blocks of type Embedded multiplier block" {  } {  } 1 0 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "16 " "Extra Info: Created 16 register duplicates" {  } {  } 1 0 "Created %1!d! register duplicates" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -13.312 " "Info: Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -13.312" { { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "Info: -setup" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 1 " "Info: -npaths 1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -13.312 (VIOLATED) " "Info: Path #1: Setup slack is -13.312 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Interface_Control:inst1\|rx_dataB\[3\]~_Duplicate_1 " "Info: From Node    : Interface_Control:inst1\|rx_dataB\[3\]~_Duplicate_1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ula_k:inst4\|result_alu\[0\] " "Info: To Node      : ula_k:inst4\|result_alu\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clock " "Info: Launch Clock : clock" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Interface_Control:inst1\|rx_dataOperation\[1\] " "Info: Latch Clock  : Interface_Control:inst1\|rx_dataOperation\[1\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "Info:      0.000      0.000           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.643      2.643  R        clock network delay " "Info:      2.643      2.643  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.875      0.232     uTco  Interface_Control:inst1\|rx_dataB\[3\]~_Duplicate_1 " "Info:      2.875      0.232     uTco  Interface_Control:inst1\|rx_dataB\[3\]~_Duplicate_1" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Interface_Control:inst1|rx_dataB[3]~_Duplicate_1 } "NODE_NAME" } } { "Interface_Control.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/Interface_Control.v" 20 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.875      0.000 FF  CELL  inst1\|rx_dataB\[3\]~_Duplicate_1\|q " "Info:      2.875      0.000 FF  CELL  inst1\|rx_dataB\[3\]~_Duplicate_1\|q" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Interface_Control:inst1|rx_dataB[3]~_Duplicate_1 } "NODE_NAME" } } { "Interface_Control.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/Interface_Control.v" 20 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.542      0.667 FF    IC  inst4\|Div0\|auto_generated\|divider\|divider\|StageOut\[8\]~130\|datac " "Info:      3.542      0.667 FF    IC  inst4\|Div0\|auto_generated\|divider\|divider\|StageOut\[8\]~130\|datac" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ula_k:inst4|lpm_divide:Div0|lpm_divide_egm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|StageOut[8]~130 } "NODE_NAME" } } { "db/alt_u_div_93f.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/db/alt_u_div_93f.tdf" 78 10 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.824      0.282 FF  CELL  inst4\|Div0\|auto_generated\|divider\|divider\|StageOut\[8\]~130\|combout " "Info:      3.824      0.282 FF  CELL  inst4\|Div0\|auto_generated\|divider\|divider\|StageOut\[8\]~130\|combout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ula_k:inst4|lpm_divide:Div0|lpm_divide_egm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|StageOut[8]~130 } "NODE_NAME" } } { "db/alt_u_div_93f.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/db/alt_u_div_93f.tdf" 78 10 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.574      0.750 FF    IC  inst4\|Div0\|auto_generated\|divider\|divider\|StageOut\[8\]~131\|datad " "Info:      4.574      0.750 FF    IC  inst4\|Div0\|auto_generated\|divider\|divider\|StageOut\[8\]~131\|datad" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ula_k:inst4|lpm_divide:Div0|lpm_divide_egm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|StageOut[8]~131 } "NODE_NAME" } } { "db/alt_u_div_93f.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/db/alt_u_div_93f.tdf" 78 10 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.701      0.127 FF  CELL  inst4\|Div0\|auto_generated\|divider\|divider\|StageOut\[8\]~131\|combout " "Info:      4.701      0.127 FF  CELL  inst4\|Div0\|auto_generated\|divider\|divider\|StageOut\[8\]~131\|combout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ula_k:inst4|lpm_divide:Div0|lpm_divide_egm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|StageOut[8]~131 } "NODE_NAME" } } { "db/alt_u_div_93f.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/db/alt_u_div_93f.tdf" 78 10 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.905      0.204 FF    IC  inst4\|Div0\|auto_generated\|divider\|divider\|add_sub_2_result_int\[1\]~2\|dataa " "Info:      4.905      0.204 FF    IC  inst4\|Div0\|auto_generated\|divider\|divider\|add_sub_2_result_int\[1\]~2\|dataa" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ula_k:inst4|lpm_divide:Div0|lpm_divide_egm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_2_result_int[1]~2 } "NODE_NAME" } } { "db/alt_u_div_93f.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/db/alt_u_div_93f.tdf" 36 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.409      0.504 FR  CELL  inst4\|Div0\|auto_generated\|divider\|divider\|add_sub_2_result_int\[1\]~2\|cout " "Info:      5.409      0.504 FR  CELL  inst4\|Div0\|auto_generated\|divider\|divider\|add_sub_2_result_int\[1\]~2\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ula_k:inst4|lpm_divide:Div0|lpm_divide_egm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_2_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_93f.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/db/alt_u_div_93f.tdf" 36 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.409      0.000 RR    IC  inst4\|Div0\|auto_generated\|divider\|divider\|add_sub_2_result_int\[2\]~4\|cin " "Info:      5.409      0.000 RR    IC  inst4\|Div0\|auto_generated\|divider\|divider\|add_sub_2_result_int\[2\]~4\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ula_k:inst4|lpm_divide:Div0|lpm_divide_egm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_2_result_int[2]~4 } "NODE_NAME" } } { "db/alt_u_div_93f.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/db/alt_u_div_93f.tdf" 36 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.476      0.067 RF  CELL  inst4\|Div0\|auto_generated\|divider\|divider\|add_sub_2_result_int\[2\]~4\|cout " "Info:      5.476      0.067 RF  CELL  inst4\|Div0\|auto_generated\|divider\|divider\|add_sub_2_result_int\[2\]~4\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ula_k:inst4|lpm_divide:Div0|lpm_divide_egm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_2_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_93f.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/db/alt_u_div_93f.tdf" 36 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.476      0.000 FF    IC  inst4\|Div0\|auto_generated\|divider\|divider\|add_sub_2_result_int\[3\]~6\|cin " "Info:      5.476      0.000 FF    IC  inst4\|Div0\|auto_generated\|divider\|divider\|add_sub_2_result_int\[3\]~6\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ula_k:inst4|lpm_divide:Div0|lpm_divide_egm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_2_result_int[3]~6 } "NODE_NAME" } } { "db/alt_u_div_93f.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/db/alt_u_div_93f.tdf" 36 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.883      0.407 FR  CELL  inst4\|Div0\|auto_generated\|divider\|divider\|add_sub_2_result_int\[3\]~6\|combout " "Info:      5.883      0.407 FR  CELL  inst4\|Div0\|auto_generated\|divider\|divider\|add_sub_2_result_int\[3\]~6\|combout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ula_k:inst4|lpm_divide:Div0|lpm_divide_egm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_2_result_int[3]~6 } "NODE_NAME" } } { "db/alt_u_div_93f.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/db/alt_u_div_93f.tdf" 36 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.953      0.070 RR    IC  inst4\|Div0\|auto_generated\|divider\|divider\|selnose\[18\]\|datac " "Info:      5.953      0.070 RR    IC  inst4\|Div0\|auto_generated\|divider\|divider\|selnose\[18\]\|datac" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ula_k:inst4|lpm_divide:Div0|lpm_divide_egm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|selnose[18] } "NODE_NAME" } } { "db/alt_u_div_93f.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/db/alt_u_div_93f.tdf" 75 9 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.240      0.287 RR  CELL  inst4\|Div0\|auto_generated\|divider\|divider\|selnose\[18\]\|combout " "Info:      6.240      0.287 RR  CELL  inst4\|Div0\|auto_generated\|divider\|divider\|selnose\[18\]\|combout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ula_k:inst4|lpm_divide:Div0|lpm_divide_egm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|selnose[18] } "NODE_NAME" } } { "db/alt_u_div_93f.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/db/alt_u_div_93f.tdf" 75 9 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.444      0.204 RR    IC  inst4\|Div0\|auto_generated\|divider\|divider\|StageOut\[18\]~132\|datad " "Info:      6.444      0.204 RR    IC  inst4\|Div0\|auto_generated\|divider\|divider\|StageOut\[18\]~132\|datad" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ula_k:inst4|lpm_divide:Div0|lpm_divide_egm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|StageOut[18]~132 } "NODE_NAME" } } { "db/alt_u_div_93f.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/db/alt_u_div_93f.tdf" 78 10 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.584      0.140 RF  CELL  inst4\|Div0\|auto_generated\|divider\|divider\|StageOut\[18\]~132\|combout " "Info:      6.584      0.140 RF  CELL  inst4\|Div0\|auto_generated\|divider\|divider\|StageOut\[18\]~132\|combout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ula_k:inst4|lpm_divide:Div0|lpm_divide_egm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|StageOut[18]~132 } "NODE_NAME" } } { "db/alt_u_div_93f.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/db/alt_u_div_93f.tdf" 78 10 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.788      0.204 FF    IC  inst4\|Div0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~6\|dataa " "Info:      6.788      0.204 FF    IC  inst4\|Div0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~6\|dataa" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ula_k:inst4|lpm_divide:Div0|lpm_divide_egm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_3_result_int[3]~6 } "NODE_NAME" } } { "db/alt_u_div_93f.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/db/alt_u_div_93f.tdf" 41 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.292      0.504 FR  CELL  inst4\|Div0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~6\|cout " "Info:      7.292      0.504 FR  CELL  inst4\|Div0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~6\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ula_k:inst4|lpm_divide:Div0|lpm_divide_egm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_3_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_93f.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/db/alt_u_div_93f.tdf" 41 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.292      0.000 RR    IC  inst4\|Div0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[4\]~8\|cin " "Info:      7.292      0.000 RR    IC  inst4\|Div0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[4\]~8\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ula_k:inst4|lpm_divide:Div0|lpm_divide_egm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_3_result_int[4]~8 } "NODE_NAME" } } { "db/alt_u_div_93f.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/db/alt_u_div_93f.tdf" 41 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.831      0.539 RR  CELL  inst4\|Div0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[4\]~8\|combout " "Info:      7.831      0.539 RR  CELL  inst4\|Div0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[4\]~8\|combout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ula_k:inst4|lpm_divide:Div0|lpm_divide_egm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_3_result_int[4]~8 } "NODE_NAME" } } { "db/alt_u_div_93f.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/db/alt_u_div_93f.tdf" 41 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.744     -0.087 RR    IC  inst4\|Div0\|auto_generated\|divider\|divider\|selnose\[27\]\|datab " "Info:      7.744     -0.087 RR    IC  inst4\|Div0\|auto_generated\|divider\|divider\|selnose\[27\]\|datab" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ula_k:inst4|lpm_divide:Div0|lpm_divide_egm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|selnose[27] } "NODE_NAME" } } { "db/alt_u_div_93f.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/db/alt_u_div_93f.tdf" 75 9 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.107      0.363 RR  CELL  inst4\|Div0\|auto_generated\|divider\|divider\|selnose\[27\]\|combout " "Info:      8.107      0.363 RR  CELL  inst4\|Div0\|auto_generated\|divider\|divider\|selnose\[27\]\|combout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ula_k:inst4|lpm_divide:Div0|lpm_divide_egm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|selnose[27] } "NODE_NAME" } } { "db/alt_u_div_93f.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/db/alt_u_div_93f.tdf" 75 9 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.857      0.750 RR    IC  inst4\|Div0\|auto_generated\|divider\|divider\|StageOut\[25\]~138\|datad " "Info:      8.857      0.750 RR    IC  inst4\|Div0\|auto_generated\|divider\|divider\|StageOut\[25\]~138\|datad" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ula_k:inst4|lpm_divide:Div0|lpm_divide_egm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|StageOut[25]~138 } "NODE_NAME" } } { "db/alt_u_div_93f.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/db/alt_u_div_93f.tdf" 78 10 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.012      0.155 RR  CELL  inst4\|Div0\|auto_generated\|divider\|divider\|StageOut\[25\]~138\|combout " "Info:      9.012      0.155 RR  CELL  inst4\|Div0\|auto_generated\|divider\|divider\|StageOut\[25\]~138\|combout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ula_k:inst4|lpm_divide:Div0|lpm_divide_egm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|StageOut[25]~138 } "NODE_NAME" } } { "db/alt_u_div_93f.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/db/alt_u_div_93f.tdf" 78 10 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.216      0.204 RR    IC  inst4\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~4\|dataa " "Info:      9.216      0.204 RR    IC  inst4\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~4\|dataa" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ula_k:inst4|lpm_divide:Div0|lpm_divide_egm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_4_result_int[2]~4 } "NODE_NAME" } } { "db/alt_u_div_93f.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/db/alt_u_div_93f.tdf" 46 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.688      0.472 RR  CELL  inst4\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~4\|cout " "Info:      9.688      0.472 RR  CELL  inst4\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~4\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ula_k:inst4|lpm_divide:Div0|lpm_divide_egm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_4_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_93f.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/db/alt_u_div_93f.tdf" 46 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.688      0.000 RR    IC  inst4\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~6\|cin " "Info:      9.688      0.000 RR    IC  inst4\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~6\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ula_k:inst4|lpm_divide:Div0|lpm_divide_egm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_4_result_int[3]~6 } "NODE_NAME" } } { "db/alt_u_div_93f.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/db/alt_u_div_93f.tdf" 46 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.755      0.067 RF  CELL  inst4\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~6\|cout " "Info:      9.755      0.067 RF  CELL  inst4\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~6\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ula_k:inst4|lpm_divide:Div0|lpm_divide_egm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_4_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_93f.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/db/alt_u_div_93f.tdf" 46 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.755      0.000 FF    IC  inst4\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[4\]~8\|cin " "Info:      9.755      0.000 FF    IC  inst4\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[4\]~8\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ula_k:inst4|lpm_divide:Div0|lpm_divide_egm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_4_result_int[4]~8 } "NODE_NAME" } } { "db/alt_u_div_93f.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/db/alt_u_div_93f.tdf" 46 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.822      0.067 FR  CELL  inst4\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[4\]~8\|cout " "Info:      9.822      0.067 FR  CELL  inst4\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[4\]~8\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ula_k:inst4|lpm_divide:Div0|lpm_divide_egm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_4_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_93f.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/db/alt_u_div_93f.tdf" 46 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.822      0.000 RR    IC  inst4\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[5\]~10\|cin " "Info:      9.822      0.000 RR    IC  inst4\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[5\]~10\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ula_k:inst4|lpm_divide:Div0|lpm_divide_egm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_4_result_int[5]~10 } "NODE_NAME" } } { "db/alt_u_div_93f.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/db/alt_u_div_93f.tdf" 46 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.337      0.515 RF  CELL  inst4\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[5\]~10\|combout " "Info:     10.337      0.515 RF  CELL  inst4\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[5\]~10\|combout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ula_k:inst4|lpm_divide:Div0|lpm_divide_egm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_4_result_int[5]~10 } "NODE_NAME" } } { "db/alt_u_div_93f.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/db/alt_u_div_93f.tdf" 46 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.541      0.204 FF    IC  inst4\|Div0\|auto_generated\|divider\|divider\|StageOut\[32\]~145\|datad " "Info:     10.541      0.204 FF    IC  inst4\|Div0\|auto_generated\|divider\|divider\|StageOut\[32\]~145\|datad" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ula_k:inst4|lpm_divide:Div0|lpm_divide_egm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|StageOut[32]~145 } "NODE_NAME" } } { "db/alt_u_div_93f.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/db/alt_u_div_93f.tdf" 78 10 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.668      0.127 FF  CELL  inst4\|Div0\|auto_generated\|divider\|divider\|StageOut\[32\]~145\|combout " "Info:     10.668      0.127 FF  CELL  inst4\|Div0\|auto_generated\|divider\|divider\|StageOut\[32\]~145\|combout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ula_k:inst4|lpm_divide:Div0|lpm_divide_egm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|StageOut[32]~145 } "NODE_NAME" } } { "db/alt_u_div_93f.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/db/alt_u_div_93f.tdf" 78 10 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.112      0.444 FF    IC  inst4\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~2\|dataa " "Info:     11.112      0.444 FF    IC  inst4\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~2\|dataa" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ula_k:inst4|lpm_divide:Div0|lpm_divide_egm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_5_result_int[1]~2 } "NODE_NAME" } } { "db/alt_u_div_93f.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/db/alt_u_div_93f.tdf" 51 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.616      0.504 FR  CELL  inst4\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~2\|cout " "Info:     11.616      0.504 FR  CELL  inst4\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~2\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ula_k:inst4|lpm_divide:Div0|lpm_divide_egm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_5_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_93f.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/db/alt_u_div_93f.tdf" 51 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.616      0.000 RR    IC  inst4\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~4\|cin " "Info:     11.616      0.000 RR    IC  inst4\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~4\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ula_k:inst4|lpm_divide:Div0|lpm_divide_egm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_5_result_int[2]~4 } "NODE_NAME" } } { "db/alt_u_div_93f.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/db/alt_u_div_93f.tdf" 51 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.683      0.067 RF  CELL  inst4\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~4\|cout " "Info:     11.683      0.067 RF  CELL  inst4\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~4\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ula_k:inst4|lpm_divide:Div0|lpm_divide_egm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_5_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_93f.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/db/alt_u_div_93f.tdf" 51 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.683      0.000 FF    IC  inst4\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~6\|cin " "Info:     11.683      0.000 FF    IC  inst4\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~6\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ula_k:inst4|lpm_divide:Div0|lpm_divide_egm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_5_result_int[3]~6 } "NODE_NAME" } } { "db/alt_u_div_93f.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/db/alt_u_div_93f.tdf" 51 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.750      0.067 FR  CELL  inst4\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~6\|cout " "Info:     11.750      0.067 FR  CELL  inst4\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~6\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ula_k:inst4|lpm_divide:Div0|lpm_divide_egm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_5_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_93f.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/db/alt_u_div_93f.tdf" 51 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.750      0.000 RR    IC  inst4\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[4\]~8\|cin " "Info:     11.750      0.000 RR    IC  inst4\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[4\]~8\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ula_k:inst4|lpm_divide:Div0|lpm_divide_egm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_5_result_int[4]~8 } "NODE_NAME" } } { "db/alt_u_div_93f.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/db/alt_u_div_93f.tdf" 51 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.817      0.067 RF  CELL  inst4\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[4\]~8\|cout " "Info:     11.817      0.067 RF  CELL  inst4\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[4\]~8\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ula_k:inst4|lpm_divide:Div0|lpm_divide_egm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_5_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_93f.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/db/alt_u_div_93f.tdf" 51 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.817      0.000 FF    IC  inst4\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[5\]~10\|cin " "Info:     11.817      0.000 FF    IC  inst4\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[5\]~10\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ula_k:inst4|lpm_divide:Div0|lpm_divide_egm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_5_result_int[5]~10 } "NODE_NAME" } } { "db/alt_u_div_93f.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/db/alt_u_div_93f.tdf" 51 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.884      0.067 FR  CELL  inst4\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[5\]~10\|cout " "Info:     11.884      0.067 FR  CELL  inst4\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[5\]~10\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ula_k:inst4|lpm_divide:Div0|lpm_divide_egm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_5_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_93f.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/db/alt_u_div_93f.tdf" 51 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.884      0.000 RR    IC  inst4\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[6\]~12\|cin " "Info:     11.884      0.000 RR    IC  inst4\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[6\]~12\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ula_k:inst4|lpm_divide:Div0|lpm_divide_egm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_5_result_int[6]~12 } "NODE_NAME" } } { "db/alt_u_div_93f.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/db/alt_u_div_93f.tdf" 51 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.423      0.539 RR  CELL  inst4\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[6\]~12\|combout " "Info:     12.423      0.539 RR  CELL  inst4\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[6\]~12\|combout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ula_k:inst4|lpm_divide:Div0|lpm_divide_egm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_5_result_int[6]~12 } "NODE_NAME" } } { "db/alt_u_div_93f.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/db/alt_u_div_93f.tdf" 51 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.493      0.070 RR    IC  inst4\|Div0\|auto_generated\|divider\|divider\|selnose\[45\]\|datac " "Info:     12.493      0.070 RR    IC  inst4\|Div0\|auto_generated\|divider\|divider\|selnose\[45\]\|datac" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ula_k:inst4|lpm_divide:Div0|lpm_divide_egm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|selnose[45] } "NODE_NAME" } } { "db/alt_u_div_93f.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/db/alt_u_div_93f.tdf" 75 9 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.782      0.289 RR  CELL  inst4\|Div0\|auto_generated\|divider\|divider\|selnose\[45\]\|combout " "Info:     12.782      0.289 RR  CELL  inst4\|Div0\|auto_generated\|divider\|divider\|selnose\[45\]\|combout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ula_k:inst4|lpm_divide:Div0|lpm_divide_egm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|selnose[45] } "NODE_NAME" } } { "db/alt_u_div_93f.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/db/alt_u_div_93f.tdf" 75 9 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.986      0.204 RR    IC  inst4\|Div0\|auto_generated\|divider\|divider\|StageOut\[41\]~150\|datad " "Info:     12.986      0.204 RR    IC  inst4\|Div0\|auto_generated\|divider\|divider\|StageOut\[41\]~150\|datad" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ula_k:inst4|lpm_divide:Div0|lpm_divide_egm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|StageOut[41]~150 } "NODE_NAME" } } { "db/alt_u_div_93f.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/db/alt_u_div_93f.tdf" 78 10 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.141      0.155 RR  CELL  inst4\|Div0\|auto_generated\|divider\|divider\|StageOut\[41\]~150\|combout " "Info:     13.141      0.155 RR  CELL  inst4\|Div0\|auto_generated\|divider\|divider\|StageOut\[41\]~150\|combout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ula_k:inst4|lpm_divide:Div0|lpm_divide_egm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|StageOut[41]~150 } "NODE_NAME" } } { "db/alt_u_div_93f.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/db/alt_u_div_93f.tdf" 78 10 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.863      0.722 RR    IC  inst4\|Div0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~4\|dataa " "Info:     13.863      0.722 RR    IC  inst4\|Div0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~4\|dataa" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ula_k:inst4|lpm_divide:Div0|lpm_divide_egm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_6_result_int[2]~4 } "NODE_NAME" } } { "db/alt_u_div_93f.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/db/alt_u_div_93f.tdf" 56 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.335      0.472 RR  CELL  inst4\|Div0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~4\|cout " "Info:     14.335      0.472 RR  CELL  inst4\|Div0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~4\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ula_k:inst4|lpm_divide:Div0|lpm_divide_egm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_6_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_93f.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/db/alt_u_div_93f.tdf" 56 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.335      0.000 RR    IC  inst4\|Div0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~6\|cin " "Info:     14.335      0.000 RR    IC  inst4\|Div0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~6\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ula_k:inst4|lpm_divide:Div0|lpm_divide_egm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_6_result_int[3]~6 } "NODE_NAME" } } { "db/alt_u_div_93f.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/db/alt_u_div_93f.tdf" 56 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.402      0.067 RF  CELL  inst4\|Div0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~6\|cout " "Info:     14.402      0.067 RF  CELL  inst4\|Div0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~6\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ula_k:inst4|lpm_divide:Div0|lpm_divide_egm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_6_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_93f.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/db/alt_u_div_93f.tdf" 56 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.402      0.000 FF    IC  inst4\|Div0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[4\]~8\|cin " "Info:     14.402      0.000 FF    IC  inst4\|Div0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[4\]~8\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ula_k:inst4|lpm_divide:Div0|lpm_divide_egm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_6_result_int[4]~8 } "NODE_NAME" } } { "db/alt_u_div_93f.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/db/alt_u_div_93f.tdf" 56 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.469      0.067 FR  CELL  inst4\|Div0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[4\]~8\|cout " "Info:     14.469      0.067 FR  CELL  inst4\|Div0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[4\]~8\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ula_k:inst4|lpm_divide:Div0|lpm_divide_egm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_6_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_93f.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/db/alt_u_div_93f.tdf" 56 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.469      0.000 RR    IC  inst4\|Div0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[5\]~10\|cin " "Info:     14.469      0.000 RR    IC  inst4\|Div0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[5\]~10\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ula_k:inst4|lpm_divide:Div0|lpm_divide_egm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_6_result_int[5]~10 } "NODE_NAME" } } { "db/alt_u_div_93f.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/db/alt_u_div_93f.tdf" 56 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.536      0.067 RF  CELL  inst4\|Div0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[5\]~10\|cout " "Info:     14.536      0.067 RF  CELL  inst4\|Div0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[5\]~10\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ula_k:inst4|lpm_divide:Div0|lpm_divide_egm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_6_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_93f.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/db/alt_u_div_93f.tdf" 56 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.536      0.000 FF    IC  inst4\|Div0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[6\]~12\|cin " "Info:     14.536      0.000 FF    IC  inst4\|Div0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[6\]~12\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ula_k:inst4|lpm_divide:Div0|lpm_divide_egm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_6_result_int[6]~12 } "NODE_NAME" } } { "db/alt_u_div_93f.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/db/alt_u_div_93f.tdf" 56 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.603      0.067 FR  CELL  inst4\|Div0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[6\]~12\|cout " "Info:     14.603      0.067 FR  CELL  inst4\|Div0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[6\]~12\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ula_k:inst4|lpm_divide:Div0|lpm_divide_egm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_6_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_93f.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/db/alt_u_div_93f.tdf" 56 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.603      0.000 RR    IC  inst4\|Div0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[7\]~14\|cin " "Info:     14.603      0.000 RR    IC  inst4\|Div0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[7\]~14\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ula_k:inst4|lpm_divide:Div0|lpm_divide_egm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_6_result_int[7]~14 } "NODE_NAME" } } { "db/alt_u_div_93f.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/db/alt_u_div_93f.tdf" 56 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.118      0.515 RF  CELL  inst4\|Div0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[7\]~14\|combout " "Info:     15.118      0.515 RF  CELL  inst4\|Div0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[7\]~14\|combout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ula_k:inst4|lpm_divide:Div0|lpm_divide_egm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_6_result_int[7]~14 } "NODE_NAME" } } { "db/alt_u_div_93f.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/db/alt_u_div_93f.tdf" 56 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.322      0.204 FF    IC  inst4\|Div0\|auto_generated\|divider\|divider\|StageOut\[48\]~159\|datad " "Info:     15.322      0.204 FF    IC  inst4\|Div0\|auto_generated\|divider\|divider\|StageOut\[48\]~159\|datad" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ula_k:inst4|lpm_divide:Div0|lpm_divide_egm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|StageOut[48]~159 } "NODE_NAME" } } { "db/alt_u_div_93f.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/db/alt_u_div_93f.tdf" 78 10 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.449      0.127 FF  CELL  inst4\|Div0\|auto_generated\|divider\|divider\|StageOut\[48\]~159\|combout " "Info:     15.449      0.127 FF  CELL  inst4\|Div0\|auto_generated\|divider\|divider\|StageOut\[48\]~159\|combout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ula_k:inst4|lpm_divide:Div0|lpm_divide_egm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|StageOut[48]~159 } "NODE_NAME" } } { "db/alt_u_div_93f.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/db/alt_u_div_93f.tdf" 78 10 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.893      0.444 FF    IC  inst4\|Div0\|auto_generated\|divider\|divider\|add_sub_7_result_int\[1\]~3\|dataa " "Info:     15.893      0.444 FF    IC  inst4\|Div0\|auto_generated\|divider\|divider\|add_sub_7_result_int\[1\]~3\|dataa" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ula_k:inst4|lpm_divide:Div0|lpm_divide_egm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_7_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_93f.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/db/alt_u_div_93f.tdf" 61 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.397      0.504 FR  CELL  inst4\|Div0\|auto_generated\|divider\|divider\|add_sub_7_result_int\[1\]~3\|cout " "Info:     16.397      0.504 FR  CELL  inst4\|Div0\|auto_generated\|divider\|divider\|add_sub_7_result_int\[1\]~3\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ula_k:inst4|lpm_divide:Div0|lpm_divide_egm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_7_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_93f.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/db/alt_u_div_93f.tdf" 61 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.397      0.000 RR    IC  inst4\|Div0\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~5\|cin " "Info:     16.397      0.000 RR    IC  inst4\|Div0\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~5\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ula_k:inst4|lpm_divide:Div0|lpm_divide_egm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_7_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_93f.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/db/alt_u_div_93f.tdf" 61 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.464      0.067 RF  CELL  inst4\|Div0\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~5\|cout " "Info:     16.464      0.067 RF  CELL  inst4\|Div0\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~5\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ula_k:inst4|lpm_divide:Div0|lpm_divide_egm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_7_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_93f.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/db/alt_u_div_93f.tdf" 61 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.464      0.000 FF    IC  inst4\|Div0\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~7\|cin " "Info:     16.464      0.000 FF    IC  inst4\|Div0\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~7\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ula_k:inst4|lpm_divide:Div0|lpm_divide_egm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_7_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_93f.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/db/alt_u_div_93f.tdf" 61 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.531      0.067 FR  CELL  inst4\|Div0\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~7\|cout " "Info:     16.531      0.067 FR  CELL  inst4\|Div0\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~7\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ula_k:inst4|lpm_divide:Div0|lpm_divide_egm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_7_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_93f.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/db/alt_u_div_93f.tdf" 61 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.531      0.000 RR    IC  inst4\|Div0\|auto_generated\|divider\|divider\|add_sub_7_result_int\[4\]~9\|cin " "Info:     16.531      0.000 RR    IC  inst4\|Div0\|auto_generated\|divider\|divider\|add_sub_7_result_int\[4\]~9\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ula_k:inst4|lpm_divide:Div0|lpm_divide_egm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_7_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_93f.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/db/alt_u_div_93f.tdf" 61 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.598      0.067 RF  CELL  inst4\|Div0\|auto_generated\|divider\|divider\|add_sub_7_result_int\[4\]~9\|cout " "Info:     16.598      0.067 RF  CELL  inst4\|Div0\|auto_generated\|divider\|divider\|add_sub_7_result_int\[4\]~9\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ula_k:inst4|lpm_divide:Div0|lpm_divide_egm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_7_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_93f.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/db/alt_u_div_93f.tdf" 61 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.598      0.000 FF    IC  inst4\|Div0\|auto_generated\|divider\|divider\|add_sub_7_result_int\[5\]~11\|cin " "Info:     16.598      0.000 FF    IC  inst4\|Div0\|auto_generated\|divider\|divider\|add_sub_7_result_int\[5\]~11\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ula_k:inst4|lpm_divide:Div0|lpm_divide_egm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_7_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_93f.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/db/alt_u_div_93f.tdf" 61 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.665      0.067 FR  CELL  inst4\|Div0\|auto_generated\|divider\|divider\|add_sub_7_result_int\[5\]~11\|cout " "Info:     16.665      0.067 FR  CELL  inst4\|Div0\|auto_generated\|divider\|divider\|add_sub_7_result_int\[5\]~11\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ula_k:inst4|lpm_divide:Div0|lpm_divide_egm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_7_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_93f.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/db/alt_u_div_93f.tdf" 61 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.665      0.000 RR    IC  inst4\|Div0\|auto_generated\|divider\|divider\|add_sub_7_result_int\[6\]~13\|cin " "Info:     16.665      0.000 RR    IC  inst4\|Div0\|auto_generated\|divider\|divider\|add_sub_7_result_int\[6\]~13\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ula_k:inst4|lpm_divide:Div0|lpm_divide_egm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_7_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_93f.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/db/alt_u_div_93f.tdf" 61 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.732      0.067 RF  CELL  inst4\|Div0\|auto_generated\|divider\|divider\|add_sub_7_result_int\[6\]~13\|cout " "Info:     16.732      0.067 RF  CELL  inst4\|Div0\|auto_generated\|divider\|divider\|add_sub_7_result_int\[6\]~13\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ula_k:inst4|lpm_divide:Div0|lpm_divide_egm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_7_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_93f.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/db/alt_u_div_93f.tdf" 61 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.732      0.000 FF    IC  inst4\|Div0\|auto_generated\|divider\|divider\|add_sub_7_result_int\[7\]~15\|cin " "Info:     16.732      0.000 FF    IC  inst4\|Div0\|auto_generated\|divider\|divider\|add_sub_7_result_int\[7\]~15\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ula_k:inst4|lpm_divide:Div0|lpm_divide_egm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_7_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_93f.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/db/alt_u_div_93f.tdf" 61 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.799      0.067 FR  CELL  inst4\|Div0\|auto_generated\|divider\|divider\|add_sub_7_result_int\[7\]~15\|cout " "Info:     16.799      0.067 FR  CELL  inst4\|Div0\|auto_generated\|divider\|divider\|add_sub_7_result_int\[7\]~15\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ula_k:inst4|lpm_divide:Div0|lpm_divide_egm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_7_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_93f.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/db/alt_u_div_93f.tdf" 61 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.799      0.000 RR    IC  inst4\|Div0\|auto_generated\|divider\|divider\|add_sub_7_result_int\[8\]~16\|cin " "Info:     16.799      0.000 RR    IC  inst4\|Div0\|auto_generated\|divider\|divider\|add_sub_7_result_int\[8\]~16\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ula_k:inst4|lpm_divide:Div0|lpm_divide_egm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_7_result_int[8]~16 } "NODE_NAME" } } { "db/alt_u_div_93f.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/db/alt_u_div_93f.tdf" 61 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.338      0.539 RR  CELL  inst4\|Div0\|auto_generated\|divider\|divider\|add_sub_7_result_int\[8\]~16\|combout " "Info:     17.338      0.539 RR  CELL  inst4\|Div0\|auto_generated\|divider\|divider\|add_sub_7_result_int\[8\]~16\|combout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ula_k:inst4|lpm_divide:Div0|lpm_divide_egm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_7_result_int[8]~16 } "NODE_NAME" } } { "db/alt_u_div_93f.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/db/alt_u_div_93f.tdf" 61 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.251     -0.087 RR    IC  inst4\|Selector0~2\|datab " "Info:     17.251     -0.087 RR    IC  inst4\|Selector0~2\|datab" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ula_k:inst4|Selector0~2 } "NODE_NAME" } } { "ula_k.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/ula_k.v" 14 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.632      0.381 RF  CELL  inst4\|Selector0~2\|combout " "Info:     17.632      0.381 RF  CELL  inst4\|Selector0~2\|combout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ula_k:inst4|Selector0~2 } "NODE_NAME" } } { "ula_k.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/ula_k.v" 14 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.550     -0.082 FF    IC  inst4\|Selector0~4\|dataa " "Info:     17.550     -0.082 FF    IC  inst4\|Selector0~4\|dataa" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ula_k:inst4|Selector0~4 } "NODE_NAME" } } { "ula_k.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/ula_k.v" 14 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.953      0.403 FF  CELL  inst4\|Selector0~4\|combout " "Info:     17.953      0.403 FF  CELL  inst4\|Selector0~4\|combout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ula_k:inst4|Selector0~4 } "NODE_NAME" } } { "ula_k.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/ula_k.v" 14 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.866     -0.087 FF    IC  inst4\|result_alu\[0\]\|datab " "Info:     17.866     -0.087 FF    IC  inst4\|result_alu\[0\]\|datab" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ula_k:inst4|result_alu[0] } "NODE_NAME" } } { "ula_k.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/ula_k.v" 10 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.296      0.430 FF  CELL  ula_k:inst4\|result_alu\[0\] " "Info:     18.296      0.430 FF  CELL  ula_k:inst4\|result_alu\[0\]" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ula_k:inst4|result_alu[0] } "NODE_NAME" } } { "ula_k.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/ula_k.v" 10 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.000      1.000           latch edge time " "Info:      1.000      1.000           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.606      4.606  R        clock network delay " "Info:      5.606      4.606  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.984     -0.622     uTsu  ula_k:inst4\|result_alu\[0\] " "Info:      4.984     -0.622     uTsu  ula_k:inst4\|result_alu\[0\]" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ula_k:inst4|result_alu[0] } "NODE_NAME" } } { "ula_k.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/ula_k.v" 10 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    18.296 " "Info: Data Arrival Time  :    18.296" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     4.984 " "Info: Data Required Time :     4.984" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :   -13.312 (VIOLATED) " "Info: Slack              :   -13.312 (VIOLATED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X32_Y11 X42_Y22 " "Info: Peak interconnect usage is 2% of the available device resources in the region that extends from location X32_Y11 to location X42_Y22" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 18 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "248 " "Info: Peak virtual memory: 248 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 01 18:30:38 2014 " "Info: Processing ended: Wed Oct 01 18:30:38 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Info: Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Info: Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 01 18:30:39 2014 " "Info: Processing started: Wed Oct 01 18:30:39 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off warmup -c warmup " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off warmup -c warmup" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "195 " "Info: Peak virtual memory: 195 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 01 18:30:45 2014 " "Info: Processing ended: Wed Oct 01 18:30:45 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II " "Info: Running Quartus II TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 01 18:30:47 2014 " "Info: Processing started: Wed Oct 01 18:30:47 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta warmup -c warmup " "Info: Command: quartus_sta warmup -c warmup" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Info: Low junction temperature is -40 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "Info: High junction temperature is 100 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "inst4\|result_alu\[7\]\|combout " "Warning: Node \"inst4\|result_alu\[7\]\|combout\" is a latch" {  } { { "ula_k.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/ula_k.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst4\|result_alu\[6\]\|combout " "Warning: Node \"inst4\|result_alu\[6\]\|combout\" is a latch" {  } { { "ula_k.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/ula_k.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst4\|result_alu\[5\]\|combout " "Warning: Node \"inst4\|result_alu\[5\]\|combout\" is a latch" {  } { { "ula_k.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/ula_k.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst4\|result_alu\[4\]\|combout " "Warning: Node \"inst4\|result_alu\[4\]\|combout\" is a latch" {  } { { "ula_k.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/ula_k.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst4\|result_alu\[3\]\|combout " "Warning: Node \"inst4\|result_alu\[3\]\|combout\" is a latch" {  } { { "ula_k.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/ula_k.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst4\|result_alu\[2\]\|combout " "Warning: Node \"inst4\|result_alu\[2\]\|combout\" is a latch" {  } { { "ula_k.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/ula_k.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst4\|result_alu\[1\]\|combout " "Warning: Node \"inst4\|result_alu\[1\]\|combout\" is a latch" {  } { { "ula_k.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/ula_k.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst4\|result_alu\[0\]\|combout " "Warning: Node \"inst4\|result_alu\[0\]\|combout\" is a latch" {  } { { "ula_k.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/ula_k.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "warmup.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'warmup.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info: No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Info: Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "Info: create_clock -period 1.000 -name clock clock" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Interface_Control:inst1\|rx_dataOperation\[1\] Interface_Control:inst1\|rx_dataOperation\[1\] " "Info: create_clock -period 1.000 -name Interface_Control:inst1\|rx_dataOperation\[1\] Interface_Control:inst1\|rx_dataOperation\[1\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clock (Rise) clock (Rise) setup and hold " "Critical Warning: From clock (Rise) to clock (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clock (Rise) Interface_Control:inst1\|rx_dataOperation\[1\] (Rise) setup and hold " "Critical Warning: From clock (Rise) to Interface_Control:inst1\|rx_dataOperation\[1\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Interface_Control:inst1\|rx_dataOperation\[1\] (Rise) Interface_Control:inst1\|rx_dataOperation\[1\] (Rise) setup and hold " "Critical Warning: From Interface_Control:inst1\|rx_dataOperation\[1\] (Rise) to Interface_Control:inst1\|rx_dataOperation\[1\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Interface_Control:inst1\|rx_dataOperation\[1\] (Fall) Interface_Control:inst1\|rx_dataOperation\[1\] (Rise) setup and hold " "Critical Warning: From Interface_Control:inst1\|rx_dataOperation\[1\] (Fall) to Interface_Control:inst1\|rx_dataOperation\[1\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clock (Rise) Interface_Control:inst1\|rx_dataOperation\[1\] (Fall) setup and hold " "Critical Warning: From clock (Rise) to Interface_Control:inst1\|rx_dataOperation\[1\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 0 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 100C Model" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -14.723 " "Info: Worst-case setup slack is -14.723" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.723       -71.689 Interface_Control:inst1\|rx_dataOperation\[1\]  " "Info:   -14.723       -71.689 Interface_Control:inst1\|rx_dataOperation\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.809      -187.481 clock  " "Info:    -2.809      -187.481 clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.680 " "Info: Worst-case hold slack is -1.680" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.680       -12.416 Interface_Control:inst1\|rx_dataOperation\[1\]  " "Info:    -1.680       -12.416 Interface_Control:inst1\|rx_dataOperation\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.398         0.000 clock  " "Info:     0.398         0.000 clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "recovery " "Info: No recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "removal " "Info: No removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_MIN_PULSE_WIDTH_TIMING_NOT_MET" "" "Critical Warning: Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." {  } {  } 1 0 "Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_HAS_DISABLED_SETTINGS" "" "Info: The Metastability Analysis global option is set to OFF." {  } {  } 0 0 "The Metastability Analysis global option is set to OFF." 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_IS_EMPTY" "" "Info: No synchronizer chains to report." {  } {  } 0 0 "No synchronizer chains to report." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1200mV -40C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clock (Rise) clock (Rise) setup and hold " "Critical Warning: From clock (Rise) to clock (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clock (Rise) Interface_Control:inst1\|rx_dataOperation\[1\] (Rise) setup and hold " "Critical Warning: From clock (Rise) to Interface_Control:inst1\|rx_dataOperation\[1\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Interface_Control:inst1\|rx_dataOperation\[1\] (Rise) Interface_Control:inst1\|rx_dataOperation\[1\] (Rise) setup and hold " "Critical Warning: From Interface_Control:inst1\|rx_dataOperation\[1\] (Rise) to Interface_Control:inst1\|rx_dataOperation\[1\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Interface_Control:inst1\|rx_dataOperation\[1\] (Fall) Interface_Control:inst1\|rx_dataOperation\[1\] (Rise) setup and hold " "Critical Warning: From Interface_Control:inst1\|rx_dataOperation\[1\] (Fall) to Interface_Control:inst1\|rx_dataOperation\[1\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clock (Rise) Interface_Control:inst1\|rx_dataOperation\[1\] (Fall) setup and hold " "Critical Warning: From clock (Rise) to Interface_Control:inst1\|rx_dataOperation\[1\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 0 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.526 " "Info: Worst-case setup slack is -12.526" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.526       -61.730 Interface_Control:inst1\|rx_dataOperation\[1\]  " "Info:   -12.526       -61.730 Interface_Control:inst1\|rx_dataOperation\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.465      -158.390 clock  " "Info:    -2.465      -158.390 clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.495 " "Info: Worst-case hold slack is -1.495" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.495       -10.518 Interface_Control:inst1\|rx_dataOperation\[1\]  " "Info:    -1.495       -10.518 Interface_Control:inst1\|rx_dataOperation\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.331         0.000 clock  " "Info:     0.331         0.000 clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "recovery " "Info: No recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "removal " "Info: No removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_MIN_PULSE_WIDTH_TIMING_NOT_MET" "" "Critical Warning: Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." {  } {  } 1 0 "Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_HAS_DISABLED_SETTINGS" "" "Info: The Metastability Analysis global option is set to OFF." {  } {  } 0 0 "The Metastability Analysis global option is set to OFF." 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_IS_EMPTY" "" "Info: No synchronizer chains to report." {  } {  } 0 0 "No synchronizer chains to report." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast 1200mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1200mV -40C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clock (Rise) clock (Rise) setup and hold " "Critical Warning: From clock (Rise) to clock (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clock (Rise) Interface_Control:inst1\|rx_dataOperation\[1\] (Rise) setup and hold " "Critical Warning: From clock (Rise) to Interface_Control:inst1\|rx_dataOperation\[1\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Interface_Control:inst1\|rx_dataOperation\[1\] (Rise) Interface_Control:inst1\|rx_dataOperation\[1\] (Rise) setup and hold " "Critical Warning: From Interface_Control:inst1\|rx_dataOperation\[1\] (Rise) to Interface_Control:inst1\|rx_dataOperation\[1\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Interface_Control:inst1\|rx_dataOperation\[1\] (Fall) Interface_Control:inst1\|rx_dataOperation\[1\] (Rise) setup and hold " "Critical Warning: From Interface_Control:inst1\|rx_dataOperation\[1\] (Fall) to Interface_Control:inst1\|rx_dataOperation\[1\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clock (Rise) Interface_Control:inst1\|rx_dataOperation\[1\] (Fall) setup and hold " "Critical Warning: From clock (Rise) to Interface_Control:inst1\|rx_dataOperation\[1\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 0 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.108 " "Info: Worst-case setup slack is -6.108" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.108       -29.025 Interface_Control:inst1\|rx_dataOperation\[1\]  " "Info:    -6.108       -29.025 Interface_Control:inst1\|rx_dataOperation\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.824       -39.944 clock  " "Info:    -0.824       -39.944 clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.878 " "Info: Worst-case hold slack is -0.878" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.878        -5.870 Interface_Control:inst1\|rx_dataOperation\[1\]  " "Info:    -0.878        -5.870 Interface_Control:inst1\|rx_dataOperation\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.084         0.000 clock  " "Info:     0.084         0.000 clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "recovery " "Info: No recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "removal " "Info: No removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_MIN_PULSE_WIDTH_TIMING_NOT_MET" "" "Critical Warning: Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." {  } {  } 1 0 "Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_HAS_DISABLED_SETTINGS" "" "Info: The Metastability Analysis global option is set to OFF." {  } {  } 0 0 "The Metastability Analysis global option is set to OFF." 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_IS_EMPTY" "" "Info: No synchronizer chains to report." {  } {  } 0 0 "No synchronizer chains to report." 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 34 s Quartus II " "Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "201 " "Info: Peak virtual memory: 201 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 01 18:30:52 2014 " "Info: Processing ended: Wed Oct 01 18:30:52 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II " "Info: Running Quartus II EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 01 18:30:54 2014 " "Info: Processing started: Wed Oct 01 18:30:54 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off warmup -c warmup " "Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off warmup -c warmup" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "warmup_7_1200mv_100c_slow.vo C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/simulation/modelsim/ simulation " "Info: Generated file warmup_7_1200mv_100c_slow.vo in folder \"C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "warmup_7_1200mv_-40c_slow.vo C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/simulation/modelsim/ simulation " "Info: Generated file warmup_7_1200mv_-40c_slow.vo in folder \"C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "warmup_min_1200mv_-40c_fast.vo C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/simulation/modelsim/ simulation " "Info: Generated file warmup_min_1200mv_-40c_fast.vo in folder \"C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "warmup.vo C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/simulation/modelsim/ simulation " "Info: Generated file warmup.vo in folder \"C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "warmup_7_1200mv_100c_v_slow.sdo C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/simulation/modelsim/ simulation " "Info: Generated file warmup_7_1200mv_100c_v_slow.sdo in folder \"C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "warmup_7_1200mv_-40c_v_slow.sdo C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/simulation/modelsim/ simulation " "Info: Generated file warmup_7_1200mv_-40c_v_slow.sdo in folder \"C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "warmup_min_1200mv_-40c_v_fast.sdo C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/simulation/modelsim/ simulation " "Info: Generated file warmup_min_1200mv_-40c_v_fast.sdo in folder \"C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "warmup_v.sdo C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/simulation/modelsim/ simulation " "Info: Generated file warmup_v.sdo in folder \"C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II " "Info: Quartus II EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "132 " "Info: Peak virtual memory: 132 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 01 18:30:56 2014 " "Info: Processing ended: Wed Oct 01 18:30:56 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 78 s " "Info: Quartus II Full Compilation was successful. 0 errors, 78 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
