{"Source Block": ["hdl/library/jesd204/jesd204_tx/jesd204_tx.v@130:140@HdlIdDef", "reg [DATA_PATH_WIDTH-1:0] tx_eof_early1;\nreg [DATA_PATH_WIDTH-1:0] tx_somf_early1;\nreg [DATA_PATH_WIDTH-1:0] tx_eomf_early1;\nwire [DATA_PATH_WIDTH-1:0] tx_sof_early2;\nwire [DATA_PATH_WIDTH-1:0] tx_eof_early2;\nwire [DATA_PATH_WIDTH-1:0] tx_somf_early2;\nwire [DATA_PATH_WIDTH-1:0] tx_eomf_early2;\nwire lmc_edge;\nwire lmc_quarter_edge;\nwire eoemb;\n\n"], "Clone Blocks": [["hdl/library/jesd204/jesd204_tx/jesd204_tx.v@124:134", "wire eof_gen_reset;\nreg tx_ready_64b;\nwire frame_mark_reset;\nreg [DATA_PATH_WIDTH-1:0] tx_somf;\nreg [DATA_PATH_WIDTH-1:0] tx_eomf;\nreg [DATA_PATH_WIDTH-1:0] tx_sof_early1;\nreg [DATA_PATH_WIDTH-1:0] tx_eof_early1;\nreg [DATA_PATH_WIDTH-1:0] tx_somf_early1;\nreg [DATA_PATH_WIDTH-1:0] tx_eomf_early1;\nwire [DATA_PATH_WIDTH-1:0] tx_sof_early2;\nwire [DATA_PATH_WIDTH-1:0] tx_eof_early2;\n"], ["hdl/library/jesd204/jesd204_tx/jesd204_tx.v@122:132", "wire [HW-1:0] phy_header_r;\n\nwire eof_gen_reset;\nreg tx_ready_64b;\nwire frame_mark_reset;\nreg [DATA_PATH_WIDTH-1:0] tx_somf;\nreg [DATA_PATH_WIDTH-1:0] tx_eomf;\nreg [DATA_PATH_WIDTH-1:0] tx_sof_early1;\nreg [DATA_PATH_WIDTH-1:0] tx_eof_early1;\nreg [DATA_PATH_WIDTH-1:0] tx_somf_early1;\nreg [DATA_PATH_WIDTH-1:0] tx_eomf_early1;\n"], ["hdl/library/jesd204/jesd204_tx/jesd204_tx.v@123:133", "\nwire eof_gen_reset;\nreg tx_ready_64b;\nwire frame_mark_reset;\nreg [DATA_PATH_WIDTH-1:0] tx_somf;\nreg [DATA_PATH_WIDTH-1:0] tx_eomf;\nreg [DATA_PATH_WIDTH-1:0] tx_sof_early1;\nreg [DATA_PATH_WIDTH-1:0] tx_eof_early1;\nreg [DATA_PATH_WIDTH-1:0] tx_somf_early1;\nreg [DATA_PATH_WIDTH-1:0] tx_eomf_early1;\nwire [DATA_PATH_WIDTH-1:0] tx_sof_early2;\n"], ["hdl/library/jesd204/jesd204_tx/jesd204_tx.v@126:136", "wire frame_mark_reset;\nreg [DATA_PATH_WIDTH-1:0] tx_somf;\nreg [DATA_PATH_WIDTH-1:0] tx_eomf;\nreg [DATA_PATH_WIDTH-1:0] tx_sof_early1;\nreg [DATA_PATH_WIDTH-1:0] tx_eof_early1;\nreg [DATA_PATH_WIDTH-1:0] tx_somf_early1;\nreg [DATA_PATH_WIDTH-1:0] tx_eomf_early1;\nwire [DATA_PATH_WIDTH-1:0] tx_sof_early2;\nwire [DATA_PATH_WIDTH-1:0] tx_eof_early2;\nwire [DATA_PATH_WIDTH-1:0] tx_somf_early2;\nwire [DATA_PATH_WIDTH-1:0] tx_eomf_early2;\n"], ["hdl/library/jesd204/jesd204_tx/jesd204_tx.v@128:138", "reg [DATA_PATH_WIDTH-1:0] tx_eomf;\nreg [DATA_PATH_WIDTH-1:0] tx_sof_early1;\nreg [DATA_PATH_WIDTH-1:0] tx_eof_early1;\nreg [DATA_PATH_WIDTH-1:0] tx_somf_early1;\nreg [DATA_PATH_WIDTH-1:0] tx_eomf_early1;\nwire [DATA_PATH_WIDTH-1:0] tx_sof_early2;\nwire [DATA_PATH_WIDTH-1:0] tx_eof_early2;\nwire [DATA_PATH_WIDTH-1:0] tx_somf_early2;\nwire [DATA_PATH_WIDTH-1:0] tx_eomf_early2;\nwire lmc_edge;\nwire lmc_quarter_edge;\n"], ["hdl/library/jesd204/jesd204_tx/jesd204_tx.v@131:141", "reg [DATA_PATH_WIDTH-1:0] tx_somf_early1;\nreg [DATA_PATH_WIDTH-1:0] tx_eomf_early1;\nwire [DATA_PATH_WIDTH-1:0] tx_sof_early2;\nwire [DATA_PATH_WIDTH-1:0] tx_eof_early2;\nwire [DATA_PATH_WIDTH-1:0] tx_somf_early2;\nwire [DATA_PATH_WIDTH-1:0] tx_eomf_early2;\nwire lmc_edge;\nwire lmc_quarter_edge;\nwire eoemb;\n\njesd204_lmfc #(\n"], ["hdl/library/jesd204/jesd204_tx/jesd204_tx.v@133:143", "wire [DATA_PATH_WIDTH-1:0] tx_sof_early2;\nwire [DATA_PATH_WIDTH-1:0] tx_eof_early2;\nwire [DATA_PATH_WIDTH-1:0] tx_somf_early2;\nwire [DATA_PATH_WIDTH-1:0] tx_eomf_early2;\nwire lmc_edge;\nwire lmc_quarter_edge;\nwire eoemb;\n\njesd204_lmfc #(\n  .LINK_MODE(LINK_MODE),\n  .DATA_PATH_WIDTH(DATA_PATH_WIDTH)\n"], ["hdl/library/jesd204/jesd204_tx/jesd204_tx.v@125:135", "reg tx_ready_64b;\nwire frame_mark_reset;\nreg [DATA_PATH_WIDTH-1:0] tx_somf;\nreg [DATA_PATH_WIDTH-1:0] tx_eomf;\nreg [DATA_PATH_WIDTH-1:0] tx_sof_early1;\nreg [DATA_PATH_WIDTH-1:0] tx_eof_early1;\nreg [DATA_PATH_WIDTH-1:0] tx_somf_early1;\nreg [DATA_PATH_WIDTH-1:0] tx_eomf_early1;\nwire [DATA_PATH_WIDTH-1:0] tx_sof_early2;\nwire [DATA_PATH_WIDTH-1:0] tx_eof_early2;\nwire [DATA_PATH_WIDTH-1:0] tx_somf_early2;\n"], ["hdl/library/jesd204/jesd204_tx/jesd204_tx.v@127:137", "reg [DATA_PATH_WIDTH-1:0] tx_somf;\nreg [DATA_PATH_WIDTH-1:0] tx_eomf;\nreg [DATA_PATH_WIDTH-1:0] tx_sof_early1;\nreg [DATA_PATH_WIDTH-1:0] tx_eof_early1;\nreg [DATA_PATH_WIDTH-1:0] tx_somf_early1;\nreg [DATA_PATH_WIDTH-1:0] tx_eomf_early1;\nwire [DATA_PATH_WIDTH-1:0] tx_sof_early2;\nwire [DATA_PATH_WIDTH-1:0] tx_eof_early2;\nwire [DATA_PATH_WIDTH-1:0] tx_somf_early2;\nwire [DATA_PATH_WIDTH-1:0] tx_eomf_early2;\nwire lmc_edge;\n"], ["hdl/library/jesd204/jesd204_tx/jesd204_tx.v@132:142", "reg [DATA_PATH_WIDTH-1:0] tx_eomf_early1;\nwire [DATA_PATH_WIDTH-1:0] tx_sof_early2;\nwire [DATA_PATH_WIDTH-1:0] tx_eof_early2;\nwire [DATA_PATH_WIDTH-1:0] tx_somf_early2;\nwire [DATA_PATH_WIDTH-1:0] tx_eomf_early2;\nwire lmc_edge;\nwire lmc_quarter_edge;\nwire eoemb;\n\njesd204_lmfc #(\n  .LINK_MODE(LINK_MODE),\n"], ["hdl/library/jesd204/jesd204_tx/jesd204_tx.v@129:139", "reg [DATA_PATH_WIDTH-1:0] tx_sof_early1;\nreg [DATA_PATH_WIDTH-1:0] tx_eof_early1;\nreg [DATA_PATH_WIDTH-1:0] tx_somf_early1;\nreg [DATA_PATH_WIDTH-1:0] tx_eomf_early1;\nwire [DATA_PATH_WIDTH-1:0] tx_sof_early2;\nwire [DATA_PATH_WIDTH-1:0] tx_eof_early2;\nwire [DATA_PATH_WIDTH-1:0] tx_somf_early2;\nwire [DATA_PATH_WIDTH-1:0] tx_eomf_early2;\nwire lmc_edge;\nwire lmc_quarter_edge;\nwire eoemb;\n"]], "Diff Content": {"Delete": [[135, "wire [DATA_PATH_WIDTH-1:0] tx_somf_early2;\n"]], "Add": []}}