- status: 0 - openlane design prep
  runtime_s: 13.5
  runtime_ts: 0h0m13s502ms
- status: 1 - synthesis - yosys
  runtime_s: 14.55
  runtime_ts: 0h0m14s554ms
- status: 2 - sta - openroad
  runtime_s: 1.43
  runtime_ts: 0h0m1s425ms
- status: 3 - floorplan initialization - openroad
  runtime_s: 2.24
  runtime_ts: 0h0m2s235ms
- status: 4 - io_place - openlane
  runtime_s: 1.15
  runtime_ts: 0h0m1s147ms
- status: 5 - tap/decap insertion - openroad
  runtime_s: 0.8
  runtime_ts: 0h0m0s797ms
- status: 6 - pdn generation - openroad
  runtime_s: 1.69
  runtime_ts: 0h0m1s686ms
- status: 7 - global placement - openroad
  runtime_s: 4.29
  runtime_ts: 0h0m4s293ms
- status: 8 - detailed placement - openroad
  runtime_s: 0.81
  runtime_ts: 0h0m0s807ms
- status: 9 - detailed placement - openroad
  runtime_s: 0.96
  runtime_ts: 0h0m0s962ms
- status: 10 - global routing - openroad
  runtime_s: 2.76
  runtime_ts: 0h0m2s764ms
- status: 11 - fill insertion - openroad
  runtime_s: 0.91
  runtime_ts: 0h0m0s907ms
- status: 12 - write verilog - openroad
  runtime_s: 0.7
  runtime_ts: 0h0m0s699ms
- status: 13 - detailed_routing - openroad
  runtime_s: 8.93
  runtime_ts: 0h0m8s932ms
- status: 14 - write verilog - openroad
  runtime_s: 0.86
  runtime_ts: 0h0m0s856ms
- status: 16 - write verilog - openroad
  runtime_s: 1.14
  runtime_ts: 0h0m1s139ms
- status: 16 - write powered verilog - openlane
  runtime_s: 1.28
  runtime_ts: 0h0m1s280ms
- status: 17 - gdsii - magic
  runtime_s: 8.4
  runtime_ts: 0h0m8s397ms
- status: 18 - spice extraction - magic
  runtime_s: 6.53
  runtime_ts: 0h0m6s525ms
- status: 19 - drc - magic
  runtime_s: 11.24
  runtime_ts: 0h0m11s239ms
- status: 21 - write verilog - openroad
  runtime_s: 0.82
  runtime_ts: 0h0m0s824ms
- status: 21 - write powered verilog - openlane
  runtime_s: 0.99
  runtime_ts: 0h0m0s989ms
- status: 22 - lvs - netgen
  runtime_s: 1.24
  runtime_ts: 0h0m1s244ms
- status: 23 - antenna check - openroad
  runtime_s: 1.73
  runtime_ts: 0h0m1s733ms
