In figure 2-24 (view A), the outputs of two OR gates are being applied as the input to third OR gate.
The output for gate 1 is R+S, and the output for gate 2 is T+V. With these inputs, the output expression of
gate 3 is (R+S)+(T+V).