vhdl work "ipcore_dir/s6_icon.vhd"
vhdl work "../src/KLM_SCROD_baseline/time_order/source/time_order_pkg.vhd"
vhdl work "../src/aurora_interfaces/base_resources/aurora_interface_0_aurora_pkg.vhd"
vhdl work "../src/KLM_SCROD_baseline/time_order/source/tom_2_to_1.vhd"
vhdl work "../src/aurora_interfaces/gt/aurora_interface_0_tile.vhd"
vhdl work "../src/aurora_interfaces/base_resources/aurora_interface_0_sym_gen_4byte.vhd"
vhdl work "../src/aurora_interfaces/base_resources/aurora_interface_0_sym_dec_4byte.vhd"
vhdl work "../src/aurora_interfaces/base_resources/aurora_interface_0_lane_init_sm_4byte.vhd"
vhdl work "../src/aurora_interfaces/base_resources/aurora_interface_0_idle_and_ver_gen.vhd"
vhdl work "../src/aurora_interfaces/base_resources/aurora_interface_0_err_detect_4byte.vhd"
vhdl work "../src/aurora_interfaces/base_resources/aurora_interface_0_chbond_count_dec_4byte.vhd"
vhdl work "../src/aurora_interfaces/base_resources/aurora_interface_0_channel_init_sm.vhd"
vhdl work "../src/aurora_interfaces/base_resources/aurora_interface_0_channel_err_detect.vhd"
verilog work "../src/usb_interfaces/USB_IFCLK_XC3S400.v"
vhdl work "../src/KLM_SCROD_baseline/time_order/source/tom_4_to_1.vhd"
vhdl work "../src/KLM_SCROD_baseline/time_order/source/tom_3_to_1.vhd"
vhdl work "../src/KLM_SCROD_baseline/tdc/source/tdc_pkg.vhd"
vhdl work "../src/KLM_SCROD_baseline/tdc/source/tdc_fifo.vhd"
vhdl work "../src/KLM_SCROD_baseline/klm_aurora/source/tx_ll_datapath.vhd"
vhdl work "../src/KLM_SCROD_baseline/klm_aurora/source/tx_ll_control.vhd"
vhdl work "../src/KLM_SCROD_baseline/klm_aurora/source/sym_gen.vhd"
vhdl work "../src/KLM_SCROD_baseline/klm_aurora/source/sym_dec.vhd"
vhdl work "../src/KLM_SCROD_baseline/klm_aurora/source/rx_ll_pdu_datapath.vhd"
vhdl work "../src/KLM_SCROD_baseline/klm_aurora/source/lane_init_sm.vhd"
vhdl work "../src/KLM_SCROD_baseline/klm_aurora/source/idle_and_ver_gen.vhd"
vhdl work "../src/KLM_SCROD_baseline/klm_aurora/source/err_detect.vhd"
vhdl work "../src/KLM_SCROD_baseline/klm_aurora/source/chbond_count_dec.vhd"
vhdl work "../src/KLM_SCROD_baseline/klm_aurora/source/channel_init_sm.vhd"
vhdl work "../src/KLM_SCROD_baseline/klm_aurora/source/channel_err_detect.vhd"
vhdl work "../src/KLM_SCROD_baseline/klm_aurora/source/aurora_tile.vhd"
vhdl work "../src/aurora_interfaces/gt/aurora_interface_0_transceiver_wrapper.vhd"
vhdl work "../src/aurora_interfaces/base_resources/aurora_interface_0_tx_stream.vhd"
vhdl work "../src/aurora_interfaces/base_resources/aurora_interface_0_rx_stream.vhd"
vhdl work "../src/aurora_interfaces/base_resources/aurora_interface_0_ll_to_axi.vhd"
vhdl work "../src/aurora_interfaces/base_resources/aurora_interface_0_global_logic.vhd"
vhdl work "../src/aurora_interfaces/base_resources/aurora_interface_0_axi_to_ll.vhd"
vhdl work "../src/aurora_interfaces/base_resources/aurora_interface_0_aurora_lane_4byte.vhd"
verilog work "../src/usb_interfaces/usb_slave_fifo_interface_io.v"
verilog work "../src/usb_interfaces/usb_slave_fifo_interface.v"
verilog work "../src/usb_interfaces/usb_init.v"
vhdl work "../src/KLM_SCROD_baseline/time_order/source/tom_10_to_1.vhd"
vhdl work "../src/KLM_SCROD_baseline/tdc/source/tdc_channel.vhd"
vhdl work "../src/KLM_SCROD_baseline/klm_aurora/source/tx_ll.vhd"
vhdl work "../src/KLM_SCROD_baseline/klm_aurora/source/transceiver_wrapper.vhd"
vhdl work "../src/KLM_SCROD_baseline/klm_aurora/source/rx_ll.vhd"
vhdl work "../src/KLM_SCROD_baseline/klm_aurora/source/global_logic.vhd"
vhdl work "../src/KLM_SCROD_baseline/klm_aurora/source/aurora_lane.vhd"
vhdl work "../src/KLM_SCROD_baseline/b2tt/b2tt/b2tt_symbols.vhd"
vhdl work "../src/KLM_SCROD_baseline/b2tt/b2tt/b2tt_ddr_s6.vhd"
vhdl work "../src/KLM_SCROD_baseline/b2tt/b2tt/b2tt_8b10b.vhd"
vhdl work "../src/aurora_interfaces/clock_module/aurora_interface_0_clock_module.vhd"
vhdl work "../src/aurora_interfaces/cc_manager/aurora_interface_0_standard_cc_module.vhd"
vhdl work "../src/aurora_interfaces/aurora_interface_0.vhd"
vhdl work "ipcore_dir/s6_vio.vhd"
vhdl work "../src/utilities/utilities.vhd"
verilog work "../src/usb_interfaces/usb_top.v"
vhdl work "../src/KLM_SCROD_baseline/time_order/source/time_order.vhd"
vhdl work "../src/KLM_SCROD_baseline/tdc/source/tdc.vhd"
vhdl work "../src/KLM_SCROD_baseline/klm_scrod/source/timing_ctrl_pkg.vhd"
vhdl work "../src/KLM_SCROD_baseline/klm_aurora/source/standard_cc_module.vhd"
vhdl work "../src/KLM_SCROD_baseline/klm_aurora/source/klm_aurora.vhd"
vhdl work "../src/KLM_SCROD_baseline/conc_intfc/source/trig_chan_calc.vhd"
vhdl work "../src/KLM_SCROD_baseline/conc_intfc/source/conc_intfc_pkg.vhd"
vhdl work "../src/KLM_SCROD_baseline/b2tt/b2tt/b2tt_fifo_s6.vhd"
vhdl work "../src/KLM_SCROD_baseline/b2tt/b2tt/b2tt_encode.vhd"
vhdl work "../src/KLM_SCROD_baseline/b2tt/b2tt/b2tt_decode.vhd"
vhdl work "../src/KLM_SCROD_baseline/b2tt/b2tt/b2tt_clk_s6.vhd"
vhdl work "../src/detect_usb.vhd"
vhdl work "../src/aurora_interfaces/two_lane_aurora_interface.vhd"
vhdl work "../src/asic_interfaces/asic_definitions_irs2_carrier_revA.vhd"
vhdl work "ipcore_dir/trig_fifo.vhd"
vhdl work "ipcore_dir/fifo_wr32_rd16.vhd"
vhdl work "ipcore_dir/fifo_wr16_rd32.vhd"
vhdl work "ipcore_dir/FIFO_OUT_1.vhd"
vhdl work "ipcore_dir/FIFO_OUT_0.vhd"
vhdl work "ipcore_dir/FIFO_INP_0.vhd"
vhdl work "ipcore_dir/daq_fifo.vhd"
vhdl work "../src/utilities/edge_to_pulse_converter.vhd"
vhdl work "../src/utilities/clock_enable_generator.vhd"
vhdl work "../src/TDC_MPPC_DAC.vhd"
vhdl work "../src/readout_definitions.vhd"
vhdl work "../src/picoblaze/kcpsm6.vhd"
vhdl work "../src/picoblaze/command_interpreter/command_interpreter.vhd"
vhdl work "../src/KLM_SCROD_baseline/klm_scrod/source/timing_ctrl.vhd"
vhdl work "../src/KLM_SCROD_baseline/klm_scrod/source/sfp_stat_ctrl.vhd"
vhdl work "../src/KLM_SCROD_baseline/klm_scrod/source/run_ctrl.vhd"
vhdl work "../src/KLM_SCROD_baseline/klm_scrod/source/klm_scrod_pkg.vhd"
vhdl work "../src/KLM_SCROD_baseline/klm_scrod/source/frame_gen.vhd"
vhdl work "../src/KLM_SCROD_baseline/klm_aurora/source/klm_aurora_intfc.vhd"
vhdl work "../src/KLM_SCROD_baseline/conc_intfc/source/conc_intfc.vhd"
vhdl work "../src/KLM_SCROD_baseline/b2tt/b2tt/b2tt.vhd"
vhdl work "../src/edge_detect.vhd"
vhdl work "../src/daq_fifo_layer.vhd"
vhdl work "../src/TARGET6_DAC_CONTROL.vhd"
vhdl work "../src/SerialDataRout.vhd"
vhdl work "../src/SamplingLgc.vhd"
vhdl work "../src/readout_interface.vhd"
vhdl work "../src/ReadoutControl.vhd"
vhdl work "../src/pulse_transition.vhd"
vhdl work "../src/peripherals/Module_ADC_MCP3221_I2C_new.vhd"
vhdl work "../src/OutputBufferControl.vhd"
vhdl work "../src/mppc_dacs.vhd"
vhdl work "../src/KLM_SCROD_baseline/klm_scrod/source/klm_scrod.vhd"
vhdl work "../src/DigitizingLgcTX.vhd"
vhdl work "../src/clocking/clock_gen.vhd"
vhdl work "../src/asic_interfaces/trigger_scalers.vhd"
vhdl work "../src/asic_interfaces/event_builder.vhd"
vhdl work "ipcore_dir/waveform_fifo_wr32_rd32.vhd"
vhdl work "ipcore_dir/buffer_fifo_wr32_rd32.vhd"
vhdl work "../src/scrod_top.vhd"
vhdl work "ipcore_dir/clockgen/example_design/clockgen_exdes.vhd"
vhdl work "ipcore_dir/clockgen_asic_A/example_design/clockgen_asic_A_exdes.vhd"
verilog work "C:/Xilinx/13.2/ISE_DS/ISE//verilog/src/glbl.v"
