{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701201039439 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701201039439 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 28 14:50:39 2023 " "Processing started: Tue Nov 28 14:50:39 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701201039439 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201039439 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off gpu -c gpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off gpu -c gpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201039439 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701201039904 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701201039904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shapetypelut.v 1 1 " "Found 1 design units, including 1 entities, in source file shapetypelut.v" { { "Info" "ISGN_ENTITY_NAME" "1 shapeTypeLUT " "Found entity 1: shapeTypeLUT" {  } { { "shapeTypeLUT.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/shapeTypeLUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701201046720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201046720 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "y Y gpu.v(130) " "Verilog HDL Declaration information at gpu.v(130): object \"y\" differs only in case from object \"Y\" in the same scope" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 130 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701201046720 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "gpu.v(486) " "Verilog HDL information at gpu.v(486): always construct contains both blocking and non-blocking assignments" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 486 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1701201046720 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Y y gpu.v(468) " "Verilog HDL Declaration information at gpu.v(468): object \"Y\" differs only in case from object \"y\" in the same scope" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 468 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701201046720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpu.v 4 4 " "Found 4 design units, including 4 entities, in source file gpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 gpu " "Found entity 1: gpu" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701201046720 ""} { "Info" "ISGN_ENTITY_NAME" "2 decodeAndMap " "Found entity 2: decodeAndMap" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701201046720 ""} { "Info" "ISGN_ENTITY_NAME" "3 incrementalRotation " "Found entity 3: incrementalRotation" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 396 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701201046720 ""} { "Info" "ISGN_ENTITY_NAME" "4 connectVerticies " "Found entity 4: connectVerticies" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 456 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701201046720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201046720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_adapter/vga_pll.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/vga_adapter/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701201046728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201046728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_adapter/vga_controller.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/vga_adapter/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701201046730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201046730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701201046730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201046730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_adapter/vga_adapter.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/vga_adapter/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701201046730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201046730 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "gpu " "Elaborating entity \"gpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701201046801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter vga_adapter:VGA " "Elaborating entity \"vga_adapter\" for hierarchy \"vga_adapter:VGA\"" {  } { { "gpu.v" "VGA" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701201046809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator vga_adapter:VGA\|vga_address_translator:user_input_translator " "Elaborating entity \"vga_address_translator\" for hierarchy \"vga_adapter:VGA\|vga_address_translator:user_input_translator\"" {  } { { "vga_adapter/vga_adapter.v" "user_input_translator" { Text "C:/Users/henvill1/verilog-gpu/src/vga_adapter/vga_adapter.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701201046809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborating entity \"altsyncram\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "VideoMemory" { Text "C:/Users/henvill1/verilog-gpu/src/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701201046852 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborated megafunction instantiation \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701201046860 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|altsyncram:VideoMemory " "Instantiated megafunction \"vga_adapter:VGA\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701201046860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 3 " "Parameter \"WIDTH_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701201046860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701201046860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701201046860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 17 " "Parameter \"WIDTHAD_A\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701201046860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 76800 " "Parameter \"NUMWORDS_A\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701201046860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 17 " "Parameter \"WIDTHAD_B\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701201046860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 76800 " "Parameter \"NUMWORDS_B\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701201046860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701201046860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701201046860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701201046860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701201046860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701201046860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701201046860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE black.mif " "Parameter \"INIT_FILE\" = \"black.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701201046860 ""}  } { { "vga_adapter/vga_adapter.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701201046860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c7m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c7m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c7m1 " "Found entity 1: altsyncram_c7m1" {  } { { "db/altsyncram_c7m1.tdf" "" { Text "C:/Users/henvill1/verilog-gpu/src/db/altsyncram_c7m1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701201046903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201046903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c7m1 vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_c7m1:auto_generated " "Elaborating entity \"altsyncram_c7m1\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_c7m1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701201046903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_nma.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_nma.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_nma " "Found entity 1: decode_nma" {  } { { "db/decode_nma.tdf" "" { Text "C:/Users/henvill1/verilog-gpu/src/db/decode_nma.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701201046944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201046944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_nma vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_c7m1:auto_generated\|decode_nma:decode2 " "Elaborating entity \"decode_nma\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_c7m1:auto_generated\|decode_nma:decode2\"" {  } { { "db/altsyncram_c7m1.tdf" "decode2" { Text "C:/Users/henvill1/verilog-gpu/src/db/altsyncram_c7m1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701201046944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_g2a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_g2a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_g2a " "Found entity 1: decode_g2a" {  } { { "db/decode_g2a.tdf" "" { Text "C:/Users/henvill1/verilog-gpu/src/db/decode_g2a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701201046983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201046983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_g2a vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_c7m1:auto_generated\|decode_g2a:rden_decode_b " "Elaborating entity \"decode_g2a\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_c7m1:auto_generated\|decode_g2a:rden_decode_b\"" {  } { { "db/altsyncram_c7m1.tdf" "rden_decode_b" { Text "C:/Users/henvill1/verilog-gpu/src/db/altsyncram_c7m1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701201046983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_2hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_2hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2hb " "Found entity 1: mux_2hb" {  } { { "db/mux_2hb.tdf" "" { Text "C:/Users/henvill1/verilog-gpu/src/db/mux_2hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701201047015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2hb vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_c7m1:auto_generated\|mux_2hb:mux3 " "Elaborating entity \"mux_2hb\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_c7m1:auto_generated\|mux_2hb:mux3\"" {  } { { "db/altsyncram_c7m1.tdf" "mux3" { Text "C:/Users/henvill1/verilog-gpu/src/db/altsyncram_c7m1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701201047015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_adapter:VGA\|vga_pll:mypll " "Elaborating entity \"vga_pll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\"" {  } { { "vga_adapter/vga_adapter.v" "mypll" { Text "C:/Users/henvill1/verilog-gpu/src/vga_adapter/vga_adapter.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701201047077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "altpll_component" { Text "C:/Users/henvill1/verilog-gpu/src/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701201047107 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701201047107 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Instantiated megafunction \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701201047107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701201047107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701201047107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701201047107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701201047107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701201047107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701201047107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701201047107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701201047107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701201047107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701201047107 ""}  } { { "vga_adapter/vga_pll.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701201047107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_80u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_80u " "Found entity 1: altpll_80u" {  } { { "db/altpll_80u.tdf" "" { Text "C:/Users/henvill1/verilog-gpu/src/db/altpll_80u.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701201047148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_80u vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated " "Elaborating entity \"altpll_80u\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701201047148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_adapter:VGA\|vga_controller:controller " "Elaborating entity \"vga_controller\" for hierarchy \"vga_adapter:VGA\|vga_controller:controller\"" {  } { { "vga_adapter/vga_adapter.v" "controller" { Text "C:/Users/henvill1/verilog-gpu/src/vga_adapter/vga_adapter.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701201047158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodeAndMap decodeAndMap:d0 " "Elaborating entity \"decodeAndMap\" for hierarchy \"decodeAndMap:d0\"" {  } { { "gpu.v" "d0" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701201047158 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "doneDrawingShape gpu.v(133) " "Verilog HDL or VHDL warning at gpu.v(133): object \"doneDrawingShape\" assigned a value but never read" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 133 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701201047158 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "doNext gpu.v(371) " "Verilog HDL or VHDL warning at gpu.v(371): object \"doNext\" assigned a value but never read" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 371 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701201047158 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 gpu.v(143) " "Verilog HDL assignment warning at gpu.v(143): truncated value with size 32 to match size of target (11)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701201047158 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 gpu.v(144) " "Verilog HDL assignment warning at gpu.v(144): truncated value with size 32 to match size of target (11)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701201047158 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 gpu.v(145) " "Verilog HDL assignment warning at gpu.v(145): truncated value with size 32 to match size of target (11)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701201047158 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 gpu.v(146) " "Verilog HDL assignment warning at gpu.v(146): truncated value with size 32 to match size of target (11)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701201047158 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 11 gpu.v(152) " "Verilog HDL assignment warning at gpu.v(152): truncated value with size 16 to match size of target (11)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701201047166 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 11 gpu.v(153) " "Verilog HDL assignment warning at gpu.v(153): truncated value with size 16 to match size of target (11)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701201047166 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 gpu.v(159) " "Verilog HDL assignment warning at gpu.v(159): truncated value with size 32 to match size of target (11)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701201047166 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 gpu.v(160) " "Verilog HDL assignment warning at gpu.v(160): truncated value with size 32 to match size of target (11)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701201047166 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 gpu.v(166) " "Verilog HDL assignment warning at gpu.v(166): truncated value with size 32 to match size of target (11)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701201047166 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 gpu.v(167) " "Verilog HDL assignment warning at gpu.v(167): truncated value with size 32 to match size of target (11)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701201047166 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 gpu.v(173) " "Verilog HDL assignment warning at gpu.v(173): truncated value with size 32 to match size of target (11)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701201047166 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 gpu.v(174) " "Verilog HDL assignment warning at gpu.v(174): truncated value with size 32 to match size of target (11)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701201047166 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 gpu.v(175) " "Verilog HDL assignment warning at gpu.v(175): truncated value with size 32 to match size of target (11)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701201047166 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 gpu.v(176) " "Verilog HDL assignment warning at gpu.v(176): truncated value with size 32 to match size of target (11)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701201047166 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 gpu.v(182) " "Verilog HDL assignment warning at gpu.v(182): truncated value with size 32 to match size of target (11)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701201047166 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 gpu.v(183) " "Verilog HDL assignment warning at gpu.v(183): truncated value with size 32 to match size of target (11)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701201047166 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 gpu.v(189) " "Verilog HDL assignment warning at gpu.v(189): truncated value with size 32 to match size of target (11)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701201047166 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 gpu.v(190) " "Verilog HDL assignment warning at gpu.v(190): truncated value with size 32 to match size of target (11)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701201047166 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 gpu.v(196) " "Verilog HDL assignment warning at gpu.v(196): truncated value with size 32 to match size of target (11)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701201047166 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 gpu.v(197) " "Verilog HDL assignment warning at gpu.v(197): truncated value with size 32 to match size of target (11)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701201047166 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 gpu.v(202) " "Verilog HDL assignment warning at gpu.v(202): truncated value with size 32 to match size of target (11)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701201047166 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 gpu.v(203) " "Verilog HDL assignment warning at gpu.v(203): truncated value with size 32 to match size of target (11)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701201047166 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 gpu.v(208) " "Verilog HDL assignment warning at gpu.v(208): truncated value with size 32 to match size of target (11)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701201047166 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 gpu.v(209) " "Verilog HDL assignment warning at gpu.v(209): truncated value with size 32 to match size of target (11)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701201047166 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 gpu.v(214) " "Verilog HDL assignment warning at gpu.v(214): truncated value with size 32 to match size of target (11)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701201047166 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 gpu.v(215) " "Verilog HDL assignment warning at gpu.v(215): truncated value with size 32 to match size of target (11)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701201047168 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 gpu.v(220) " "Verilog HDL assignment warning at gpu.v(220): truncated value with size 32 to match size of target (11)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701201047168 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 gpu.v(221) " "Verilog HDL assignment warning at gpu.v(221): truncated value with size 32 to match size of target (11)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701201047168 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 gpu.v(228) " "Verilog HDL assignment warning at gpu.v(228): truncated value with size 32 to match size of target (6)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701201047168 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 gpu.v(233) " "Verilog HDL assignment warning at gpu.v(233): truncated value with size 32 to match size of target (6)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701201047168 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "gpu.v(139) " "Verilog HDL Case Statement warning at gpu.v(139): incomplete case statement has no default case item" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 139 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1701201047168 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 gpu.v(258) " "Verilog HDL assignment warning at gpu.v(258): truncated value with size 32 to match size of target (11)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701201047168 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 gpu.v(259) " "Verilog HDL assignment warning at gpu.v(259): truncated value with size 32 to match size of target (11)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701201047168 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 gpu.v(260) " "Verilog HDL assignment warning at gpu.v(260): truncated value with size 32 to match size of target (11)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701201047168 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 gpu.v(261) " "Verilog HDL assignment warning at gpu.v(261): truncated value with size 32 to match size of target (11)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 261 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701201047168 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 gpu.v(267) " "Verilog HDL assignment warning at gpu.v(267): truncated value with size 32 to match size of target (11)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701201047168 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 gpu.v(268) " "Verilog HDL assignment warning at gpu.v(268): truncated value with size 32 to match size of target (11)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 268 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701201047168 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 gpu.v(269) " "Verilog HDL assignment warning at gpu.v(269): truncated value with size 32 to match size of target (11)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701201047168 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 gpu.v(270) " "Verilog HDL assignment warning at gpu.v(270): truncated value with size 32 to match size of target (11)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 270 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701201047168 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 gpu.v(276) " "Verilog HDL assignment warning at gpu.v(276): truncated value with size 32 to match size of target (11)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 276 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701201047168 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 gpu.v(277) " "Verilog HDL assignment warning at gpu.v(277): truncated value with size 32 to match size of target (11)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 277 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701201047168 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 gpu.v(278) " "Verilog HDL assignment warning at gpu.v(278): truncated value with size 32 to match size of target (11)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 278 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701201047168 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 gpu.v(279) " "Verilog HDL assignment warning at gpu.v(279): truncated value with size 32 to match size of target (11)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 279 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701201047168 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 gpu.v(285) " "Verilog HDL assignment warning at gpu.v(285): truncated value with size 32 to match size of target (11)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 285 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701201047168 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 gpu.v(286) " "Verilog HDL assignment warning at gpu.v(286): truncated value with size 32 to match size of target (11)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 286 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701201047168 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 gpu.v(287) " "Verilog HDL assignment warning at gpu.v(287): truncated value with size 32 to match size of target (11)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 287 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701201047168 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 gpu.v(288) " "Verilog HDL assignment warning at gpu.v(288): truncated value with size 32 to match size of target (11)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 288 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701201047168 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 gpu.v(294) " "Verilog HDL assignment warning at gpu.v(294): truncated value with size 32 to match size of target (11)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 294 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701201047168 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 gpu.v(295) " "Verilog HDL assignment warning at gpu.v(295): truncated value with size 32 to match size of target (11)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 295 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701201047168 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 gpu.v(296) " "Verilog HDL assignment warning at gpu.v(296): truncated value with size 32 to match size of target (11)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 296 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701201047168 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 gpu.v(297) " "Verilog HDL assignment warning at gpu.v(297): truncated value with size 32 to match size of target (11)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 297 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701201047168 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 gpu.v(303) " "Verilog HDL assignment warning at gpu.v(303): truncated value with size 32 to match size of target (11)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 303 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701201047168 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 gpu.v(304) " "Verilog HDL assignment warning at gpu.v(304): truncated value with size 32 to match size of target (11)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 304 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701201047168 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 gpu.v(305) " "Verilog HDL assignment warning at gpu.v(305): truncated value with size 32 to match size of target (11)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 305 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701201047168 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 gpu.v(306) " "Verilog HDL assignment warning at gpu.v(306): truncated value with size 32 to match size of target (11)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 306 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701201047168 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 gpu.v(313) " "Verilog HDL assignment warning at gpu.v(313): truncated value with size 32 to match size of target (6)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 313 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701201047168 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 gpu.v(318) " "Verilog HDL assignment warning at gpu.v(318): truncated value with size 32 to match size of target (6)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 318 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701201047168 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "gpu.v(254) " "Verilog HDL Case Statement warning at gpu.v(254): incomplete case statement has no default case item" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 254 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1701201047168 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Y gpu.v(137) " "Verilog HDL Always Construct warning at gpu.v(137): inferring latch(es) for variable \"Y\", which holds its previous value in one or more paths through the always construct" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701201047178 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "activate gpu.v(137) " "Verilog HDL Always Construct warning at gpu.v(137): inferring latch(es) for variable \"activate\", which holds its previous value in one or more paths through the always construct" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701201047178 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "currentStartX gpu.v(137) " "Verilog HDL Always Construct warning at gpu.v(137): inferring latch(es) for variable \"currentStartX\", which holds its previous value in one or more paths through the always construct" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701201047178 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "currentStartY gpu.v(137) " "Verilog HDL Always Construct warning at gpu.v(137): inferring latch(es) for variable \"currentStartY\", which holds its previous value in one or more paths through the always construct" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701201047178 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "WE gpu.v(137) " "Verilog HDL Always Construct warning at gpu.v(137): inferring latch(es) for variable \"WE\", which holds its previous value in one or more paths through the always construct" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701201047178 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "lastConnectState gpu.v(137) " "Verilog HDL Always Construct warning at gpu.v(137): inferring latch(es) for variable \"lastConnectState\", which holds its previous value in one or more paths through the always construct" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701201047178 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "currentEndX gpu.v(137) " "Verilog HDL Always Construct warning at gpu.v(137): inferring latch(es) for variable \"currentEndX\", which holds its previous value in one or more paths through the always construct" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701201047178 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "currentEndY gpu.v(137) " "Verilog HDL Always Construct warning at gpu.v(137): inferring latch(es) for variable \"currentEndY\", which holds its previous value in one or more paths through the always construct" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701201047178 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "enableSingleRotation gpu.v(137) " "Verilog HDL Always Construct warning at gpu.v(137): inferring latch(es) for variable \"enableSingleRotation\", which holds its previous value in one or more paths through the always construct" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701201047178 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "v0 gpu.v(137) " "Verilog HDL Always Construct warning at gpu.v(137): inferring latch(es) for variable \"v0\", which holds its previous value in one or more paths through the always construct" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701201047178 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "v1 gpu.v(137) " "Verilog HDL Always Construct warning at gpu.v(137): inferring latch(es) for variable \"v1\", which holds its previous value in one or more paths through the always construct" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701201047178 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "v2 gpu.v(137) " "Verilog HDL Always Construct warning at gpu.v(137): inferring latch(es) for variable \"v2\", which holds its previous value in one or more paths through the always construct" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701201047178 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "v3 gpu.v(137) " "Verilog HDL Always Construct warning at gpu.v(137): inferring latch(es) for variable \"v3\", which holds its previous value in one or more paths through the always construct" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701201047178 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "v4 gpu.v(137) " "Verilog HDL Always Construct warning at gpu.v(137): inferring latch(es) for variable \"v4\", which holds its previous value in one or more paths through the always construct" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701201047178 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "v5 gpu.v(137) " "Verilog HDL Always Construct warning at gpu.v(137): inferring latch(es) for variable \"v5\", which holds its previous value in one or more paths through the always construct" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701201047178 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "v6 gpu.v(137) " "Verilog HDL Always Construct warning at gpu.v(137): inferring latch(es) for variable \"v6\", which holds its previous value in one or more paths through the always construct" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701201047178 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "v7 gpu.v(137) " "Verilog HDL Always Construct warning at gpu.v(137): inferring latch(es) for variable \"v7\", which holds its previous value in one or more paths through the always construct" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701201047178 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "v8 gpu.v(137) " "Verilog HDL Always Construct warning at gpu.v(137): inferring latch(es) for variable \"v8\", which holds its previous value in one or more paths through the always construct" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701201047178 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "v9 gpu.v(137) " "Verilog HDL Always Construct warning at gpu.v(137): inferring latch(es) for variable \"v9\", which holds its previous value in one or more paths through the always construct" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701201047178 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "v10 gpu.v(137) " "Verilog HDL Always Construct warning at gpu.v(137): inferring latch(es) for variable \"v10\", which holds its previous value in one or more paths through the always construct" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701201047178 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "v11 gpu.v(137) " "Verilog HDL Always Construct warning at gpu.v(137): inferring latch(es) for variable \"v11\", which holds its previous value in one or more paths through the always construct" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701201047178 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v11\[0\] gpu.v(137) " "Inferred latch for \"v11\[0\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047188 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v11\[1\] gpu.v(137) " "Inferred latch for \"v11\[1\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047188 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v11\[2\] gpu.v(137) " "Inferred latch for \"v11\[2\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047188 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v11\[3\] gpu.v(137) " "Inferred latch for \"v11\[3\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047188 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v11\[4\] gpu.v(137) " "Inferred latch for \"v11\[4\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047188 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v11\[5\] gpu.v(137) " "Inferred latch for \"v11\[5\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047188 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v11\[6\] gpu.v(137) " "Inferred latch for \"v11\[6\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047188 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v11\[7\] gpu.v(137) " "Inferred latch for \"v11\[7\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047188 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v11\[8\] gpu.v(137) " "Inferred latch for \"v11\[8\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047188 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v11\[9\] gpu.v(137) " "Inferred latch for \"v11\[9\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047188 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v11\[10\] gpu.v(137) " "Inferred latch for \"v11\[10\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047188 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v11\[11\] gpu.v(137) " "Inferred latch for \"v11\[11\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047188 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v11\[12\] gpu.v(137) " "Inferred latch for \"v11\[12\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047188 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v11\[13\] gpu.v(137) " "Inferred latch for \"v11\[13\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047188 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v11\[14\] gpu.v(137) " "Inferred latch for \"v11\[14\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047188 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v11\[15\] gpu.v(137) " "Inferred latch for \"v11\[15\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047188 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v11\[16\] gpu.v(137) " "Inferred latch for \"v11\[16\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047188 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v11\[17\] gpu.v(137) " "Inferred latch for \"v11\[17\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047188 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v11\[18\] gpu.v(137) " "Inferred latch for \"v11\[18\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047188 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v11\[19\] gpu.v(137) " "Inferred latch for \"v11\[19\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047188 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v11\[20\] gpu.v(137) " "Inferred latch for \"v11\[20\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047188 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v11\[21\] gpu.v(137) " "Inferred latch for \"v11\[21\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047188 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v11\[22\] gpu.v(137) " "Inferred latch for \"v11\[22\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047188 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v11\[23\] gpu.v(137) " "Inferred latch for \"v11\[23\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047188 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v11\[24\] gpu.v(137) " "Inferred latch for \"v11\[24\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047188 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v11\[25\] gpu.v(137) " "Inferred latch for \"v11\[25\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047188 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v11\[26\] gpu.v(137) " "Inferred latch for \"v11\[26\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047188 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v11\[27\] gpu.v(137) " "Inferred latch for \"v11\[27\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047188 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v11\[28\] gpu.v(137) " "Inferred latch for \"v11\[28\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047188 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v11\[29\] gpu.v(137) " "Inferred latch for \"v11\[29\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047188 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v11\[30\] gpu.v(137) " "Inferred latch for \"v11\[30\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047188 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v11\[31\] gpu.v(137) " "Inferred latch for \"v11\[31\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047188 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v11\[32\] gpu.v(137) " "Inferred latch for \"v11\[32\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047188 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v11\[33\] gpu.v(137) " "Inferred latch for \"v11\[33\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047188 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v11\[34\] gpu.v(137) " "Inferred latch for \"v11\[34\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047188 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v11\[35\] gpu.v(137) " "Inferred latch for \"v11\[35\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047188 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v11\[36\] gpu.v(137) " "Inferred latch for \"v11\[36\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047188 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v11\[37\] gpu.v(137) " "Inferred latch for \"v11\[37\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047188 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v11\[38\] gpu.v(137) " "Inferred latch for \"v11\[38\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047188 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v11\[39\] gpu.v(137) " "Inferred latch for \"v11\[39\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047188 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v11\[40\] gpu.v(137) " "Inferred latch for \"v11\[40\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047188 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v11\[41\] gpu.v(137) " "Inferred latch for \"v11\[41\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047188 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v11\[42\] gpu.v(137) " "Inferred latch for \"v11\[42\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047188 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v11\[43\] gpu.v(137) " "Inferred latch for \"v11\[43\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047188 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v11\[44\] gpu.v(137) " "Inferred latch for \"v11\[44\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047188 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v11\[45\] gpu.v(137) " "Inferred latch for \"v11\[45\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047188 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v11\[46\] gpu.v(137) " "Inferred latch for \"v11\[46\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047188 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v11\[47\] gpu.v(137) " "Inferred latch for \"v11\[47\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047188 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v10\[0\] gpu.v(137) " "Inferred latch for \"v10\[0\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047188 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v10\[1\] gpu.v(137) " "Inferred latch for \"v10\[1\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047188 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v10\[2\] gpu.v(137) " "Inferred latch for \"v10\[2\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047188 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v10\[3\] gpu.v(137) " "Inferred latch for \"v10\[3\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047188 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v10\[4\] gpu.v(137) " "Inferred latch for \"v10\[4\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047188 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v10\[5\] gpu.v(137) " "Inferred latch for \"v10\[5\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047188 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v10\[6\] gpu.v(137) " "Inferred latch for \"v10\[6\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047188 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v10\[7\] gpu.v(137) " "Inferred latch for \"v10\[7\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047188 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v10\[8\] gpu.v(137) " "Inferred latch for \"v10\[8\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047188 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v10\[9\] gpu.v(137) " "Inferred latch for \"v10\[9\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047188 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v10\[10\] gpu.v(137) " "Inferred latch for \"v10\[10\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047188 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v10\[11\] gpu.v(137) " "Inferred latch for \"v10\[11\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047188 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v10\[12\] gpu.v(137) " "Inferred latch for \"v10\[12\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047188 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v10\[13\] gpu.v(137) " "Inferred latch for \"v10\[13\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047188 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v10\[14\] gpu.v(137) " "Inferred latch for \"v10\[14\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047188 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v10\[15\] gpu.v(137) " "Inferred latch for \"v10\[15\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047188 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v10\[16\] gpu.v(137) " "Inferred latch for \"v10\[16\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047188 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v10\[17\] gpu.v(137) " "Inferred latch for \"v10\[17\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047188 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v10\[18\] gpu.v(137) " "Inferred latch for \"v10\[18\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047188 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v10\[19\] gpu.v(137) " "Inferred latch for \"v10\[19\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047188 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v10\[20\] gpu.v(137) " "Inferred latch for \"v10\[20\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047188 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v10\[21\] gpu.v(137) " "Inferred latch for \"v10\[21\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047188 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v10\[22\] gpu.v(137) " "Inferred latch for \"v10\[22\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047188 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v10\[23\] gpu.v(137) " "Inferred latch for \"v10\[23\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047188 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v10\[24\] gpu.v(137) " "Inferred latch for \"v10\[24\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047188 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v10\[25\] gpu.v(137) " "Inferred latch for \"v10\[25\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047188 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v10\[26\] gpu.v(137) " "Inferred latch for \"v10\[26\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047188 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v10\[27\] gpu.v(137) " "Inferred latch for \"v10\[27\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047188 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v10\[28\] gpu.v(137) " "Inferred latch for \"v10\[28\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047188 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v10\[29\] gpu.v(137) " "Inferred latch for \"v10\[29\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047188 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v10\[30\] gpu.v(137) " "Inferred latch for \"v10\[30\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047188 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v10\[31\] gpu.v(137) " "Inferred latch for \"v10\[31\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047188 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v10\[32\] gpu.v(137) " "Inferred latch for \"v10\[32\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047188 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v10\[33\] gpu.v(137) " "Inferred latch for \"v10\[33\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047188 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v10\[34\] gpu.v(137) " "Inferred latch for \"v10\[34\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047188 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v10\[35\] gpu.v(137) " "Inferred latch for \"v10\[35\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047188 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v10\[36\] gpu.v(137) " "Inferred latch for \"v10\[36\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047188 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v10\[37\] gpu.v(137) " "Inferred latch for \"v10\[37\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047188 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v10\[38\] gpu.v(137) " "Inferred latch for \"v10\[38\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047188 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v10\[39\] gpu.v(137) " "Inferred latch for \"v10\[39\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047188 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v10\[40\] gpu.v(137) " "Inferred latch for \"v10\[40\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047188 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v10\[41\] gpu.v(137) " "Inferred latch for \"v10\[41\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047188 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v10\[42\] gpu.v(137) " "Inferred latch for \"v10\[42\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047188 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v10\[43\] gpu.v(137) " "Inferred latch for \"v10\[43\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047188 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v10\[44\] gpu.v(137) " "Inferred latch for \"v10\[44\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047188 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v10\[45\] gpu.v(137) " "Inferred latch for \"v10\[45\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047188 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v10\[46\] gpu.v(137) " "Inferred latch for \"v10\[46\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047188 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v10\[47\] gpu.v(137) " "Inferred latch for \"v10\[47\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047188 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v9\[0\] gpu.v(137) " "Inferred latch for \"v9\[0\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047188 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v9\[1\] gpu.v(137) " "Inferred latch for \"v9\[1\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047188 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v9\[2\] gpu.v(137) " "Inferred latch for \"v9\[2\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047188 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v9\[3\] gpu.v(137) " "Inferred latch for \"v9\[3\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047188 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v9\[4\] gpu.v(137) " "Inferred latch for \"v9\[4\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047188 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v9\[5\] gpu.v(137) " "Inferred latch for \"v9\[5\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047188 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v9\[6\] gpu.v(137) " "Inferred latch for \"v9\[6\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047188 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v9\[7\] gpu.v(137) " "Inferred latch for \"v9\[7\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047188 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v9\[8\] gpu.v(137) " "Inferred latch for \"v9\[8\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047188 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v9\[9\] gpu.v(137) " "Inferred latch for \"v9\[9\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047188 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v9\[10\] gpu.v(137) " "Inferred latch for \"v9\[10\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047188 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v9\[11\] gpu.v(137) " "Inferred latch for \"v9\[11\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047188 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v9\[12\] gpu.v(137) " "Inferred latch for \"v9\[12\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047188 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v9\[13\] gpu.v(137) " "Inferred latch for \"v9\[13\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047188 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v9\[14\] gpu.v(137) " "Inferred latch for \"v9\[14\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047188 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v9\[15\] gpu.v(137) " "Inferred latch for \"v9\[15\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047188 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v9\[16\] gpu.v(137) " "Inferred latch for \"v9\[16\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047188 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v9\[17\] gpu.v(137) " "Inferred latch for \"v9\[17\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047188 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v9\[18\] gpu.v(137) " "Inferred latch for \"v9\[18\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047188 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v9\[19\] gpu.v(137) " "Inferred latch for \"v9\[19\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047196 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v9\[20\] gpu.v(137) " "Inferred latch for \"v9\[20\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047196 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v9\[21\] gpu.v(137) " "Inferred latch for \"v9\[21\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047196 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v9\[22\] gpu.v(137) " "Inferred latch for \"v9\[22\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047196 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v9\[23\] gpu.v(137) " "Inferred latch for \"v9\[23\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047196 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v9\[24\] gpu.v(137) " "Inferred latch for \"v9\[24\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047196 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v9\[25\] gpu.v(137) " "Inferred latch for \"v9\[25\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047196 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v9\[26\] gpu.v(137) " "Inferred latch for \"v9\[26\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047196 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v9\[27\] gpu.v(137) " "Inferred latch for \"v9\[27\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047196 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v9\[28\] gpu.v(137) " "Inferred latch for \"v9\[28\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047196 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v9\[29\] gpu.v(137) " "Inferred latch for \"v9\[29\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047196 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v9\[30\] gpu.v(137) " "Inferred latch for \"v9\[30\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047196 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v9\[31\] gpu.v(137) " "Inferred latch for \"v9\[31\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047196 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v9\[32\] gpu.v(137) " "Inferred latch for \"v9\[32\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047196 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v9\[33\] gpu.v(137) " "Inferred latch for \"v9\[33\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047196 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v9\[34\] gpu.v(137) " "Inferred latch for \"v9\[34\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047196 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v9\[35\] gpu.v(137) " "Inferred latch for \"v9\[35\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047196 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v9\[36\] gpu.v(137) " "Inferred latch for \"v9\[36\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047196 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v9\[37\] gpu.v(137) " "Inferred latch for \"v9\[37\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047196 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v9\[38\] gpu.v(137) " "Inferred latch for \"v9\[38\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047196 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v9\[39\] gpu.v(137) " "Inferred latch for \"v9\[39\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047196 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v9\[40\] gpu.v(137) " "Inferred latch for \"v9\[40\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047196 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v9\[41\] gpu.v(137) " "Inferred latch for \"v9\[41\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047196 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v9\[42\] gpu.v(137) " "Inferred latch for \"v9\[42\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047196 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v9\[43\] gpu.v(137) " "Inferred latch for \"v9\[43\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047196 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v9\[44\] gpu.v(137) " "Inferred latch for \"v9\[44\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047196 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v9\[45\] gpu.v(137) " "Inferred latch for \"v9\[45\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047196 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v9\[46\] gpu.v(137) " "Inferred latch for \"v9\[46\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047196 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v9\[47\] gpu.v(137) " "Inferred latch for \"v9\[47\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047196 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v8\[0\] gpu.v(137) " "Inferred latch for \"v8\[0\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047196 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v8\[1\] gpu.v(137) " "Inferred latch for \"v8\[1\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047196 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v8\[2\] gpu.v(137) " "Inferred latch for \"v8\[2\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047196 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v8\[3\] gpu.v(137) " "Inferred latch for \"v8\[3\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047196 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v8\[4\] gpu.v(137) " "Inferred latch for \"v8\[4\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047196 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v8\[5\] gpu.v(137) " "Inferred latch for \"v8\[5\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047196 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v8\[6\] gpu.v(137) " "Inferred latch for \"v8\[6\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047196 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v8\[7\] gpu.v(137) " "Inferred latch for \"v8\[7\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047196 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v8\[8\] gpu.v(137) " "Inferred latch for \"v8\[8\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047196 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v8\[9\] gpu.v(137) " "Inferred latch for \"v8\[9\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047196 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v8\[10\] gpu.v(137) " "Inferred latch for \"v8\[10\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047196 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v8\[11\] gpu.v(137) " "Inferred latch for \"v8\[11\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047196 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v8\[12\] gpu.v(137) " "Inferred latch for \"v8\[12\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047196 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v8\[13\] gpu.v(137) " "Inferred latch for \"v8\[13\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047198 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v8\[14\] gpu.v(137) " "Inferred latch for \"v8\[14\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047198 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v8\[15\] gpu.v(137) " "Inferred latch for \"v8\[15\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047198 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v8\[16\] gpu.v(137) " "Inferred latch for \"v8\[16\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047198 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v8\[17\] gpu.v(137) " "Inferred latch for \"v8\[17\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047198 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v8\[18\] gpu.v(137) " "Inferred latch for \"v8\[18\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047198 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v8\[19\] gpu.v(137) " "Inferred latch for \"v8\[19\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047198 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v8\[20\] gpu.v(137) " "Inferred latch for \"v8\[20\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047198 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v8\[21\] gpu.v(137) " "Inferred latch for \"v8\[21\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047198 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v8\[22\] gpu.v(137) " "Inferred latch for \"v8\[22\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047198 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v8\[23\] gpu.v(137) " "Inferred latch for \"v8\[23\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047198 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v8\[24\] gpu.v(137) " "Inferred latch for \"v8\[24\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047198 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v8\[25\] gpu.v(137) " "Inferred latch for \"v8\[25\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047198 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v8\[26\] gpu.v(137) " "Inferred latch for \"v8\[26\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047198 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v8\[27\] gpu.v(137) " "Inferred latch for \"v8\[27\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047198 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v8\[28\] gpu.v(137) " "Inferred latch for \"v8\[28\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047198 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v8\[29\] gpu.v(137) " "Inferred latch for \"v8\[29\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047198 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v8\[30\] gpu.v(137) " "Inferred latch for \"v8\[30\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047198 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v8\[31\] gpu.v(137) " "Inferred latch for \"v8\[31\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047198 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v8\[32\] gpu.v(137) " "Inferred latch for \"v8\[32\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047198 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v8\[33\] gpu.v(137) " "Inferred latch for \"v8\[33\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047198 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v8\[34\] gpu.v(137) " "Inferred latch for \"v8\[34\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047198 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v8\[35\] gpu.v(137) " "Inferred latch for \"v8\[35\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047198 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v8\[36\] gpu.v(137) " "Inferred latch for \"v8\[36\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047198 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v8\[37\] gpu.v(137) " "Inferred latch for \"v8\[37\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047198 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v8\[38\] gpu.v(137) " "Inferred latch for \"v8\[38\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047198 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v8\[39\] gpu.v(137) " "Inferred latch for \"v8\[39\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047198 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v8\[40\] gpu.v(137) " "Inferred latch for \"v8\[40\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047198 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v8\[41\] gpu.v(137) " "Inferred latch for \"v8\[41\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047198 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v8\[42\] gpu.v(137) " "Inferred latch for \"v8\[42\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047198 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v8\[43\] gpu.v(137) " "Inferred latch for \"v8\[43\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047198 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v8\[44\] gpu.v(137) " "Inferred latch for \"v8\[44\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047198 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v8\[45\] gpu.v(137) " "Inferred latch for \"v8\[45\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047198 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v8\[46\] gpu.v(137) " "Inferred latch for \"v8\[46\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047198 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v8\[47\] gpu.v(137) " "Inferred latch for \"v8\[47\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047198 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v7\[0\] gpu.v(137) " "Inferred latch for \"v7\[0\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047198 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v7\[1\] gpu.v(137) " "Inferred latch for \"v7\[1\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047198 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v7\[2\] gpu.v(137) " "Inferred latch for \"v7\[2\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047198 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v7\[3\] gpu.v(137) " "Inferred latch for \"v7\[3\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047198 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v7\[4\] gpu.v(137) " "Inferred latch for \"v7\[4\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047198 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v7\[5\] gpu.v(137) " "Inferred latch for \"v7\[5\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047198 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v7\[6\] gpu.v(137) " "Inferred latch for \"v7\[6\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047198 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v7\[7\] gpu.v(137) " "Inferred latch for \"v7\[7\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047198 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v7\[8\] gpu.v(137) " "Inferred latch for \"v7\[8\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047198 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v7\[9\] gpu.v(137) " "Inferred latch for \"v7\[9\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047198 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v7\[10\] gpu.v(137) " "Inferred latch for \"v7\[10\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047198 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v7\[11\] gpu.v(137) " "Inferred latch for \"v7\[11\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047198 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v7\[12\] gpu.v(137) " "Inferred latch for \"v7\[12\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047198 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v7\[13\] gpu.v(137) " "Inferred latch for \"v7\[13\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047198 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v7\[14\] gpu.v(137) " "Inferred latch for \"v7\[14\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047198 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v7\[15\] gpu.v(137) " "Inferred latch for \"v7\[15\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047198 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v7\[16\] gpu.v(137) " "Inferred latch for \"v7\[16\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047198 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v7\[17\] gpu.v(137) " "Inferred latch for \"v7\[17\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047198 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v7\[18\] gpu.v(137) " "Inferred latch for \"v7\[18\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047198 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v7\[19\] gpu.v(137) " "Inferred latch for \"v7\[19\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047198 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v7\[20\] gpu.v(137) " "Inferred latch for \"v7\[20\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047198 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v7\[21\] gpu.v(137) " "Inferred latch for \"v7\[21\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047198 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v7\[22\] gpu.v(137) " "Inferred latch for \"v7\[22\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047198 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v7\[23\] gpu.v(137) " "Inferred latch for \"v7\[23\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047198 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v7\[24\] gpu.v(137) " "Inferred latch for \"v7\[24\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047198 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v7\[25\] gpu.v(137) " "Inferred latch for \"v7\[25\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047198 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v7\[26\] gpu.v(137) " "Inferred latch for \"v7\[26\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047198 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v7\[27\] gpu.v(137) " "Inferred latch for \"v7\[27\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047198 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v7\[28\] gpu.v(137) " "Inferred latch for \"v7\[28\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047198 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v7\[29\] gpu.v(137) " "Inferred latch for \"v7\[29\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047198 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v7\[30\] gpu.v(137) " "Inferred latch for \"v7\[30\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047198 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v7\[31\] gpu.v(137) " "Inferred latch for \"v7\[31\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047198 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v7\[32\] gpu.v(137) " "Inferred latch for \"v7\[32\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047198 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v7\[33\] gpu.v(137) " "Inferred latch for \"v7\[33\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047198 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v7\[34\] gpu.v(137) " "Inferred latch for \"v7\[34\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047198 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v7\[35\] gpu.v(137) " "Inferred latch for \"v7\[35\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047198 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v7\[36\] gpu.v(137) " "Inferred latch for \"v7\[36\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047198 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v7\[37\] gpu.v(137) " "Inferred latch for \"v7\[37\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047198 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v7\[38\] gpu.v(137) " "Inferred latch for \"v7\[38\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047198 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v7\[39\] gpu.v(137) " "Inferred latch for \"v7\[39\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047198 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v7\[40\] gpu.v(137) " "Inferred latch for \"v7\[40\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047198 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v7\[41\] gpu.v(137) " "Inferred latch for \"v7\[41\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047198 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v7\[42\] gpu.v(137) " "Inferred latch for \"v7\[42\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047198 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v7\[43\] gpu.v(137) " "Inferred latch for \"v7\[43\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047198 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v7\[44\] gpu.v(137) " "Inferred latch for \"v7\[44\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047198 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v7\[45\] gpu.v(137) " "Inferred latch for \"v7\[45\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047198 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v7\[46\] gpu.v(137) " "Inferred latch for \"v7\[46\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047198 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v7\[47\] gpu.v(137) " "Inferred latch for \"v7\[47\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047198 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v6\[0\] gpu.v(137) " "Inferred latch for \"v6\[0\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047198 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v6\[1\] gpu.v(137) " "Inferred latch for \"v6\[1\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047198 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v6\[2\] gpu.v(137) " "Inferred latch for \"v6\[2\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047198 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v6\[3\] gpu.v(137) " "Inferred latch for \"v6\[3\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047198 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v6\[4\] gpu.v(137) " "Inferred latch for \"v6\[4\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047198 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v6\[5\] gpu.v(137) " "Inferred latch for \"v6\[5\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047198 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v6\[6\] gpu.v(137) " "Inferred latch for \"v6\[6\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047198 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v6\[7\] gpu.v(137) " "Inferred latch for \"v6\[7\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047198 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v6\[8\] gpu.v(137) " "Inferred latch for \"v6\[8\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047198 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v6\[9\] gpu.v(137) " "Inferred latch for \"v6\[9\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047198 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v6\[10\] gpu.v(137) " "Inferred latch for \"v6\[10\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047198 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v6\[11\] gpu.v(137) " "Inferred latch for \"v6\[11\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047198 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v6\[12\] gpu.v(137) " "Inferred latch for \"v6\[12\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047198 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v6\[13\] gpu.v(137) " "Inferred latch for \"v6\[13\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047198 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v6\[14\] gpu.v(137) " "Inferred latch for \"v6\[14\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047198 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v6\[15\] gpu.v(137) " "Inferred latch for \"v6\[15\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047198 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v6\[16\] gpu.v(137) " "Inferred latch for \"v6\[16\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047198 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v6\[17\] gpu.v(137) " "Inferred latch for \"v6\[17\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047198 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v6\[18\] gpu.v(137) " "Inferred latch for \"v6\[18\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047198 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v6\[19\] gpu.v(137) " "Inferred latch for \"v6\[19\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047198 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v6\[20\] gpu.v(137) " "Inferred latch for \"v6\[20\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047198 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v6\[21\] gpu.v(137) " "Inferred latch for \"v6\[21\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047198 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v6\[22\] gpu.v(137) " "Inferred latch for \"v6\[22\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047198 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v6\[23\] gpu.v(137) " "Inferred latch for \"v6\[23\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047198 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v6\[24\] gpu.v(137) " "Inferred latch for \"v6\[24\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047198 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v6\[25\] gpu.v(137) " "Inferred latch for \"v6\[25\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047198 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v6\[26\] gpu.v(137) " "Inferred latch for \"v6\[26\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047198 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v6\[27\] gpu.v(137) " "Inferred latch for \"v6\[27\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047198 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v6\[28\] gpu.v(137) " "Inferred latch for \"v6\[28\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047198 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v6\[29\] gpu.v(137) " "Inferred latch for \"v6\[29\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047198 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v6\[30\] gpu.v(137) " "Inferred latch for \"v6\[30\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047198 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v6\[31\] gpu.v(137) " "Inferred latch for \"v6\[31\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047198 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v6\[32\] gpu.v(137) " "Inferred latch for \"v6\[32\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047198 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v6\[33\] gpu.v(137) " "Inferred latch for \"v6\[33\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047198 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v6\[34\] gpu.v(137) " "Inferred latch for \"v6\[34\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047198 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v6\[35\] gpu.v(137) " "Inferred latch for \"v6\[35\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047198 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v6\[36\] gpu.v(137) " "Inferred latch for \"v6\[36\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047198 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v6\[37\] gpu.v(137) " "Inferred latch for \"v6\[37\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047198 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v6\[38\] gpu.v(137) " "Inferred latch for \"v6\[38\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047198 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v6\[39\] gpu.v(137) " "Inferred latch for \"v6\[39\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047198 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v6\[40\] gpu.v(137) " "Inferred latch for \"v6\[40\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047198 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v6\[41\] gpu.v(137) " "Inferred latch for \"v6\[41\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047198 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v6\[42\] gpu.v(137) " "Inferred latch for \"v6\[42\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047198 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v6\[43\] gpu.v(137) " "Inferred latch for \"v6\[43\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047198 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v6\[44\] gpu.v(137) " "Inferred latch for \"v6\[44\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047198 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v6\[45\] gpu.v(137) " "Inferred latch for \"v6\[45\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047198 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v6\[46\] gpu.v(137) " "Inferred latch for \"v6\[46\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047198 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v6\[47\] gpu.v(137) " "Inferred latch for \"v6\[47\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047198 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v5\[0\] gpu.v(137) " "Inferred latch for \"v5\[0\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047198 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v5\[1\] gpu.v(137) " "Inferred latch for \"v5\[1\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047198 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v5\[2\] gpu.v(137) " "Inferred latch for \"v5\[2\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047198 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v5\[3\] gpu.v(137) " "Inferred latch for \"v5\[3\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047198 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v5\[4\] gpu.v(137) " "Inferred latch for \"v5\[4\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047198 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v5\[5\] gpu.v(137) " "Inferred latch for \"v5\[5\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047198 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v5\[6\] gpu.v(137) " "Inferred latch for \"v5\[6\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047198 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v5\[7\] gpu.v(137) " "Inferred latch for \"v5\[7\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047198 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v5\[8\] gpu.v(137) " "Inferred latch for \"v5\[8\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047198 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v5\[9\] gpu.v(137) " "Inferred latch for \"v5\[9\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047198 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v5\[10\] gpu.v(137) " "Inferred latch for \"v5\[10\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047198 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v5\[11\] gpu.v(137) " "Inferred latch for \"v5\[11\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047198 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v5\[12\] gpu.v(137) " "Inferred latch for \"v5\[12\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047198 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v5\[13\] gpu.v(137) " "Inferred latch for \"v5\[13\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047198 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v5\[14\] gpu.v(137) " "Inferred latch for \"v5\[14\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047198 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v5\[15\] gpu.v(137) " "Inferred latch for \"v5\[15\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047198 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v5\[16\] gpu.v(137) " "Inferred latch for \"v5\[16\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047198 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v5\[17\] gpu.v(137) " "Inferred latch for \"v5\[17\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047207 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v5\[18\] gpu.v(137) " "Inferred latch for \"v5\[18\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047207 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v5\[19\] gpu.v(137) " "Inferred latch for \"v5\[19\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047207 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v5\[20\] gpu.v(137) " "Inferred latch for \"v5\[20\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047207 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v5\[21\] gpu.v(137) " "Inferred latch for \"v5\[21\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047207 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v5\[22\] gpu.v(137) " "Inferred latch for \"v5\[22\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047207 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v5\[23\] gpu.v(137) " "Inferred latch for \"v5\[23\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047207 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v5\[24\] gpu.v(137) " "Inferred latch for \"v5\[24\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047207 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v5\[25\] gpu.v(137) " "Inferred latch for \"v5\[25\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047207 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v5\[26\] gpu.v(137) " "Inferred latch for \"v5\[26\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047207 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v5\[27\] gpu.v(137) " "Inferred latch for \"v5\[27\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047207 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v5\[28\] gpu.v(137) " "Inferred latch for \"v5\[28\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047207 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v5\[29\] gpu.v(137) " "Inferred latch for \"v5\[29\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047207 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v5\[30\] gpu.v(137) " "Inferred latch for \"v5\[30\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047207 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v5\[31\] gpu.v(137) " "Inferred latch for \"v5\[31\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047207 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v5\[32\] gpu.v(137) " "Inferred latch for \"v5\[32\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047207 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v5\[33\] gpu.v(137) " "Inferred latch for \"v5\[33\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047207 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v5\[34\] gpu.v(137) " "Inferred latch for \"v5\[34\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047207 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v5\[35\] gpu.v(137) " "Inferred latch for \"v5\[35\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047207 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v5\[36\] gpu.v(137) " "Inferred latch for \"v5\[36\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047207 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v5\[37\] gpu.v(137) " "Inferred latch for \"v5\[37\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047207 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v5\[38\] gpu.v(137) " "Inferred latch for \"v5\[38\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047207 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v5\[39\] gpu.v(137) " "Inferred latch for \"v5\[39\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047207 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v5\[40\] gpu.v(137) " "Inferred latch for \"v5\[40\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047207 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v5\[41\] gpu.v(137) " "Inferred latch for \"v5\[41\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047207 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v5\[42\] gpu.v(137) " "Inferred latch for \"v5\[42\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047207 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v5\[43\] gpu.v(137) " "Inferred latch for \"v5\[43\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047207 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v5\[44\] gpu.v(137) " "Inferred latch for \"v5\[44\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047207 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v5\[45\] gpu.v(137) " "Inferred latch for \"v5\[45\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047207 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v5\[46\] gpu.v(137) " "Inferred latch for \"v5\[46\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047207 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v5\[47\] gpu.v(137) " "Inferred latch for \"v5\[47\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047207 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v4\[0\] gpu.v(137) " "Inferred latch for \"v4\[0\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047209 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v4\[1\] gpu.v(137) " "Inferred latch for \"v4\[1\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047209 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v4\[2\] gpu.v(137) " "Inferred latch for \"v4\[2\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047209 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v4\[3\] gpu.v(137) " "Inferred latch for \"v4\[3\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047209 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v4\[4\] gpu.v(137) " "Inferred latch for \"v4\[4\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047209 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v4\[5\] gpu.v(137) " "Inferred latch for \"v4\[5\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047209 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v4\[6\] gpu.v(137) " "Inferred latch for \"v4\[6\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047209 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v4\[7\] gpu.v(137) " "Inferred latch for \"v4\[7\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047209 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v4\[8\] gpu.v(137) " "Inferred latch for \"v4\[8\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047209 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v4\[9\] gpu.v(137) " "Inferred latch for \"v4\[9\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047209 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v4\[10\] gpu.v(137) " "Inferred latch for \"v4\[10\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047209 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v4\[11\] gpu.v(137) " "Inferred latch for \"v4\[11\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047209 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v4\[12\] gpu.v(137) " "Inferred latch for \"v4\[12\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047209 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v4\[13\] gpu.v(137) " "Inferred latch for \"v4\[13\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047209 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v4\[14\] gpu.v(137) " "Inferred latch for \"v4\[14\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047209 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v4\[15\] gpu.v(137) " "Inferred latch for \"v4\[15\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047209 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v4\[16\] gpu.v(137) " "Inferred latch for \"v4\[16\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047209 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v4\[17\] gpu.v(137) " "Inferred latch for \"v4\[17\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047209 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v4\[18\] gpu.v(137) " "Inferred latch for \"v4\[18\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047209 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v4\[19\] gpu.v(137) " "Inferred latch for \"v4\[19\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047209 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v4\[20\] gpu.v(137) " "Inferred latch for \"v4\[20\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047209 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v4\[21\] gpu.v(137) " "Inferred latch for \"v4\[21\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047209 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v4\[22\] gpu.v(137) " "Inferred latch for \"v4\[22\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047209 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v4\[23\] gpu.v(137) " "Inferred latch for \"v4\[23\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047209 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v4\[24\] gpu.v(137) " "Inferred latch for \"v4\[24\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047209 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v4\[25\] gpu.v(137) " "Inferred latch for \"v4\[25\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047209 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v4\[26\] gpu.v(137) " "Inferred latch for \"v4\[26\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047209 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v4\[27\] gpu.v(137) " "Inferred latch for \"v4\[27\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047209 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v4\[28\] gpu.v(137) " "Inferred latch for \"v4\[28\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047209 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v4\[29\] gpu.v(137) " "Inferred latch for \"v4\[29\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047209 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v4\[30\] gpu.v(137) " "Inferred latch for \"v4\[30\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047209 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v4\[31\] gpu.v(137) " "Inferred latch for \"v4\[31\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047209 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v4\[32\] gpu.v(137) " "Inferred latch for \"v4\[32\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047209 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v4\[33\] gpu.v(137) " "Inferred latch for \"v4\[33\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047209 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v4\[34\] gpu.v(137) " "Inferred latch for \"v4\[34\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047209 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v4\[35\] gpu.v(137) " "Inferred latch for \"v4\[35\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047209 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v4\[36\] gpu.v(137) " "Inferred latch for \"v4\[36\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047209 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v4\[37\] gpu.v(137) " "Inferred latch for \"v4\[37\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047209 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v4\[38\] gpu.v(137) " "Inferred latch for \"v4\[38\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047209 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v4\[39\] gpu.v(137) " "Inferred latch for \"v4\[39\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047209 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v4\[40\] gpu.v(137) " "Inferred latch for \"v4\[40\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047209 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v4\[41\] gpu.v(137) " "Inferred latch for \"v4\[41\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047209 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v4\[42\] gpu.v(137) " "Inferred latch for \"v4\[42\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047209 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v4\[43\] gpu.v(137) " "Inferred latch for \"v4\[43\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047209 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v4\[44\] gpu.v(137) " "Inferred latch for \"v4\[44\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047209 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v4\[45\] gpu.v(137) " "Inferred latch for \"v4\[45\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047209 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v4\[46\] gpu.v(137) " "Inferred latch for \"v4\[46\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047209 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v4\[47\] gpu.v(137) " "Inferred latch for \"v4\[47\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047209 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v3\[0\] gpu.v(137) " "Inferred latch for \"v3\[0\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047209 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v3\[1\] gpu.v(137) " "Inferred latch for \"v3\[1\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047209 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v3\[2\] gpu.v(137) " "Inferred latch for \"v3\[2\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047209 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v3\[3\] gpu.v(137) " "Inferred latch for \"v3\[3\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047209 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v3\[4\] gpu.v(137) " "Inferred latch for \"v3\[4\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047209 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v3\[5\] gpu.v(137) " "Inferred latch for \"v3\[5\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047209 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v3\[6\] gpu.v(137) " "Inferred latch for \"v3\[6\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047209 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v3\[7\] gpu.v(137) " "Inferred latch for \"v3\[7\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047209 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v3\[8\] gpu.v(137) " "Inferred latch for \"v3\[8\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047209 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v3\[9\] gpu.v(137) " "Inferred latch for \"v3\[9\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047209 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v3\[10\] gpu.v(137) " "Inferred latch for \"v3\[10\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047209 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v3\[11\] gpu.v(137) " "Inferred latch for \"v3\[11\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047209 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v3\[12\] gpu.v(137) " "Inferred latch for \"v3\[12\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047209 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v3\[13\] gpu.v(137) " "Inferred latch for \"v3\[13\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047209 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v3\[14\] gpu.v(137) " "Inferred latch for \"v3\[14\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047209 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v3\[15\] gpu.v(137) " "Inferred latch for \"v3\[15\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047209 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v3\[16\] gpu.v(137) " "Inferred latch for \"v3\[16\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047209 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v3\[17\] gpu.v(137) " "Inferred latch for \"v3\[17\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047209 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v3\[18\] gpu.v(137) " "Inferred latch for \"v3\[18\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047209 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v3\[19\] gpu.v(137) " "Inferred latch for \"v3\[19\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047209 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v3\[20\] gpu.v(137) " "Inferred latch for \"v3\[20\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047209 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v3\[21\] gpu.v(137) " "Inferred latch for \"v3\[21\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047209 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v3\[22\] gpu.v(137) " "Inferred latch for \"v3\[22\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047209 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v3\[23\] gpu.v(137) " "Inferred latch for \"v3\[23\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047209 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v3\[24\] gpu.v(137) " "Inferred latch for \"v3\[24\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047209 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v3\[25\] gpu.v(137) " "Inferred latch for \"v3\[25\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047209 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v3\[26\] gpu.v(137) " "Inferred latch for \"v3\[26\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047209 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v3\[27\] gpu.v(137) " "Inferred latch for \"v3\[27\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047209 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v3\[28\] gpu.v(137) " "Inferred latch for \"v3\[28\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047209 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v3\[29\] gpu.v(137) " "Inferred latch for \"v3\[29\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047209 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v3\[30\] gpu.v(137) " "Inferred latch for \"v3\[30\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047209 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v3\[31\] gpu.v(137) " "Inferred latch for \"v3\[31\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047209 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v3\[32\] gpu.v(137) " "Inferred latch for \"v3\[32\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047209 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v3\[33\] gpu.v(137) " "Inferred latch for \"v3\[33\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047209 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v3\[34\] gpu.v(137) " "Inferred latch for \"v3\[34\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047209 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v3\[35\] gpu.v(137) " "Inferred latch for \"v3\[35\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047209 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v3\[36\] gpu.v(137) " "Inferred latch for \"v3\[36\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047209 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v3\[37\] gpu.v(137) " "Inferred latch for \"v3\[37\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047209 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v3\[38\] gpu.v(137) " "Inferred latch for \"v3\[38\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047209 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v3\[39\] gpu.v(137) " "Inferred latch for \"v3\[39\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047209 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v3\[40\] gpu.v(137) " "Inferred latch for \"v3\[40\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047209 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v3\[41\] gpu.v(137) " "Inferred latch for \"v3\[41\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047209 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v3\[42\] gpu.v(137) " "Inferred latch for \"v3\[42\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047209 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v3\[43\] gpu.v(137) " "Inferred latch for \"v3\[43\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047209 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v3\[44\] gpu.v(137) " "Inferred latch for \"v3\[44\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047209 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v3\[45\] gpu.v(137) " "Inferred latch for \"v3\[45\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047209 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v3\[46\] gpu.v(137) " "Inferred latch for \"v3\[46\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047209 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v3\[47\] gpu.v(137) " "Inferred latch for \"v3\[47\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047209 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v2\[0\] gpu.v(137) " "Inferred latch for \"v2\[0\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047209 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v2\[1\] gpu.v(137) " "Inferred latch for \"v2\[1\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047209 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v2\[2\] gpu.v(137) " "Inferred latch for \"v2\[2\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047209 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v2\[3\] gpu.v(137) " "Inferred latch for \"v2\[3\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047209 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v2\[4\] gpu.v(137) " "Inferred latch for \"v2\[4\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047209 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v2\[5\] gpu.v(137) " "Inferred latch for \"v2\[5\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047209 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v2\[6\] gpu.v(137) " "Inferred latch for \"v2\[6\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047209 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v2\[7\] gpu.v(137) " "Inferred latch for \"v2\[7\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047209 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v2\[8\] gpu.v(137) " "Inferred latch for \"v2\[8\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047209 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v2\[9\] gpu.v(137) " "Inferred latch for \"v2\[9\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047209 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v2\[10\] gpu.v(137) " "Inferred latch for \"v2\[10\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047209 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v2\[11\] gpu.v(137) " "Inferred latch for \"v2\[11\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047209 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v2\[12\] gpu.v(137) " "Inferred latch for \"v2\[12\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047209 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v2\[13\] gpu.v(137) " "Inferred latch for \"v2\[13\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047209 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v2\[14\] gpu.v(137) " "Inferred latch for \"v2\[14\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047209 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v2\[15\] gpu.v(137) " "Inferred latch for \"v2\[15\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047209 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v2\[16\] gpu.v(137) " "Inferred latch for \"v2\[16\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047209 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v2\[17\] gpu.v(137) " "Inferred latch for \"v2\[17\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047209 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v2\[18\] gpu.v(137) " "Inferred latch for \"v2\[18\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047209 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v2\[19\] gpu.v(137) " "Inferred latch for \"v2\[19\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047209 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v2\[20\] gpu.v(137) " "Inferred latch for \"v2\[20\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047209 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v2\[21\] gpu.v(137) " "Inferred latch for \"v2\[21\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047209 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v2\[22\] gpu.v(137) " "Inferred latch for \"v2\[22\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047209 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v2\[23\] gpu.v(137) " "Inferred latch for \"v2\[23\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047209 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v2\[24\] gpu.v(137) " "Inferred latch for \"v2\[24\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047209 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v2\[25\] gpu.v(137) " "Inferred latch for \"v2\[25\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047209 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v2\[26\] gpu.v(137) " "Inferred latch for \"v2\[26\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047209 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v2\[27\] gpu.v(137) " "Inferred latch for \"v2\[27\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047209 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v2\[28\] gpu.v(137) " "Inferred latch for \"v2\[28\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047209 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v2\[29\] gpu.v(137) " "Inferred latch for \"v2\[29\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047209 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v2\[30\] gpu.v(137) " "Inferred latch for \"v2\[30\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047209 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v2\[31\] gpu.v(137) " "Inferred latch for \"v2\[31\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047209 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v2\[32\] gpu.v(137) " "Inferred latch for \"v2\[32\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047209 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v2\[33\] gpu.v(137) " "Inferred latch for \"v2\[33\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047209 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v2\[34\] gpu.v(137) " "Inferred latch for \"v2\[34\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047209 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v2\[35\] gpu.v(137) " "Inferred latch for \"v2\[35\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047209 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v2\[36\] gpu.v(137) " "Inferred latch for \"v2\[36\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047209 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v2\[37\] gpu.v(137) " "Inferred latch for \"v2\[37\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047209 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v2\[38\] gpu.v(137) " "Inferred latch for \"v2\[38\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047209 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v2\[39\] gpu.v(137) " "Inferred latch for \"v2\[39\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047209 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v2\[40\] gpu.v(137) " "Inferred latch for \"v2\[40\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047217 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v2\[41\] gpu.v(137) " "Inferred latch for \"v2\[41\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047217 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v2\[42\] gpu.v(137) " "Inferred latch for \"v2\[42\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047217 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v2\[43\] gpu.v(137) " "Inferred latch for \"v2\[43\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047217 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v2\[44\] gpu.v(137) " "Inferred latch for \"v2\[44\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047217 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v2\[45\] gpu.v(137) " "Inferred latch for \"v2\[45\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047217 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v2\[46\] gpu.v(137) " "Inferred latch for \"v2\[46\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047217 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v2\[47\] gpu.v(137) " "Inferred latch for \"v2\[47\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047217 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v1\[0\] gpu.v(137) " "Inferred latch for \"v1\[0\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047217 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v1\[1\] gpu.v(137) " "Inferred latch for \"v1\[1\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047217 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v1\[2\] gpu.v(137) " "Inferred latch for \"v1\[2\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047217 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v1\[3\] gpu.v(137) " "Inferred latch for \"v1\[3\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047217 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v1\[4\] gpu.v(137) " "Inferred latch for \"v1\[4\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047217 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v1\[5\] gpu.v(137) " "Inferred latch for \"v1\[5\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047217 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v1\[6\] gpu.v(137) " "Inferred latch for \"v1\[6\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047217 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v1\[7\] gpu.v(137) " "Inferred latch for \"v1\[7\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047217 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v1\[8\] gpu.v(137) " "Inferred latch for \"v1\[8\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047217 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v1\[9\] gpu.v(137) " "Inferred latch for \"v1\[9\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047217 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v1\[10\] gpu.v(137) " "Inferred latch for \"v1\[10\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047217 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v1\[11\] gpu.v(137) " "Inferred latch for \"v1\[11\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047217 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v1\[12\] gpu.v(137) " "Inferred latch for \"v1\[12\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047217 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v1\[13\] gpu.v(137) " "Inferred latch for \"v1\[13\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047217 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v1\[14\] gpu.v(137) " "Inferred latch for \"v1\[14\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047217 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v1\[15\] gpu.v(137) " "Inferred latch for \"v1\[15\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047217 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v1\[16\] gpu.v(137) " "Inferred latch for \"v1\[16\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047217 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v1\[17\] gpu.v(137) " "Inferred latch for \"v1\[17\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047217 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v1\[18\] gpu.v(137) " "Inferred latch for \"v1\[18\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047217 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v1\[19\] gpu.v(137) " "Inferred latch for \"v1\[19\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047217 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v1\[20\] gpu.v(137) " "Inferred latch for \"v1\[20\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047217 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v1\[21\] gpu.v(137) " "Inferred latch for \"v1\[21\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047217 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v1\[22\] gpu.v(137) " "Inferred latch for \"v1\[22\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047217 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v1\[23\] gpu.v(137) " "Inferred latch for \"v1\[23\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047217 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v1\[24\] gpu.v(137) " "Inferred latch for \"v1\[24\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047217 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v1\[25\] gpu.v(137) " "Inferred latch for \"v1\[25\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047217 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v1\[26\] gpu.v(137) " "Inferred latch for \"v1\[26\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047217 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v1\[27\] gpu.v(137) " "Inferred latch for \"v1\[27\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047217 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v1\[28\] gpu.v(137) " "Inferred latch for \"v1\[28\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047217 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v1\[29\] gpu.v(137) " "Inferred latch for \"v1\[29\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047219 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v1\[30\] gpu.v(137) " "Inferred latch for \"v1\[30\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047219 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v1\[31\] gpu.v(137) " "Inferred latch for \"v1\[31\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047219 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v1\[32\] gpu.v(137) " "Inferred latch for \"v1\[32\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047219 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v1\[33\] gpu.v(137) " "Inferred latch for \"v1\[33\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047219 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v1\[34\] gpu.v(137) " "Inferred latch for \"v1\[34\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047219 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v1\[35\] gpu.v(137) " "Inferred latch for \"v1\[35\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047219 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v1\[36\] gpu.v(137) " "Inferred latch for \"v1\[36\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047219 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v1\[37\] gpu.v(137) " "Inferred latch for \"v1\[37\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047219 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v1\[38\] gpu.v(137) " "Inferred latch for \"v1\[38\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047219 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v1\[39\] gpu.v(137) " "Inferred latch for \"v1\[39\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047219 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v1\[40\] gpu.v(137) " "Inferred latch for \"v1\[40\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047219 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v1\[41\] gpu.v(137) " "Inferred latch for \"v1\[41\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047219 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v1\[42\] gpu.v(137) " "Inferred latch for \"v1\[42\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047219 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v1\[43\] gpu.v(137) " "Inferred latch for \"v1\[43\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047219 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v1\[44\] gpu.v(137) " "Inferred latch for \"v1\[44\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047219 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v1\[45\] gpu.v(137) " "Inferred latch for \"v1\[45\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047219 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v1\[46\] gpu.v(137) " "Inferred latch for \"v1\[46\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047219 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v1\[47\] gpu.v(137) " "Inferred latch for \"v1\[47\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047219 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v0\[0\] gpu.v(137) " "Inferred latch for \"v0\[0\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047219 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v0\[1\] gpu.v(137) " "Inferred latch for \"v0\[1\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047219 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v0\[2\] gpu.v(137) " "Inferred latch for \"v0\[2\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047219 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v0\[3\] gpu.v(137) " "Inferred latch for \"v0\[3\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047219 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v0\[4\] gpu.v(137) " "Inferred latch for \"v0\[4\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047219 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v0\[5\] gpu.v(137) " "Inferred latch for \"v0\[5\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047219 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v0\[6\] gpu.v(137) " "Inferred latch for \"v0\[6\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047219 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v0\[7\] gpu.v(137) " "Inferred latch for \"v0\[7\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047219 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v0\[8\] gpu.v(137) " "Inferred latch for \"v0\[8\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047219 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v0\[9\] gpu.v(137) " "Inferred latch for \"v0\[9\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047219 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v0\[10\] gpu.v(137) " "Inferred latch for \"v0\[10\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047219 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v0\[11\] gpu.v(137) " "Inferred latch for \"v0\[11\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047219 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v0\[12\] gpu.v(137) " "Inferred latch for \"v0\[12\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047219 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v0\[13\] gpu.v(137) " "Inferred latch for \"v0\[13\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047219 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v0\[14\] gpu.v(137) " "Inferred latch for \"v0\[14\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047219 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v0\[15\] gpu.v(137) " "Inferred latch for \"v0\[15\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047219 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v0\[16\] gpu.v(137) " "Inferred latch for \"v0\[16\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047219 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v0\[17\] gpu.v(137) " "Inferred latch for \"v0\[17\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047219 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v0\[18\] gpu.v(137) " "Inferred latch for \"v0\[18\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047219 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v0\[19\] gpu.v(137) " "Inferred latch for \"v0\[19\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047219 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v0\[20\] gpu.v(137) " "Inferred latch for \"v0\[20\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047219 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v0\[21\] gpu.v(137) " "Inferred latch for \"v0\[21\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047219 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v0\[22\] gpu.v(137) " "Inferred latch for \"v0\[22\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047219 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v0\[23\] gpu.v(137) " "Inferred latch for \"v0\[23\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047219 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v0\[24\] gpu.v(137) " "Inferred latch for \"v0\[24\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047219 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v0\[25\] gpu.v(137) " "Inferred latch for \"v0\[25\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047219 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v0\[26\] gpu.v(137) " "Inferred latch for \"v0\[26\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047219 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v0\[27\] gpu.v(137) " "Inferred latch for \"v0\[27\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047219 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v0\[28\] gpu.v(137) " "Inferred latch for \"v0\[28\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047219 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v0\[29\] gpu.v(137) " "Inferred latch for \"v0\[29\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047219 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v0\[30\] gpu.v(137) " "Inferred latch for \"v0\[30\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047219 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v0\[31\] gpu.v(137) " "Inferred latch for \"v0\[31\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047219 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v0\[32\] gpu.v(137) " "Inferred latch for \"v0\[32\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047219 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v0\[33\] gpu.v(137) " "Inferred latch for \"v0\[33\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047219 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v0\[34\] gpu.v(137) " "Inferred latch for \"v0\[34\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047219 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v0\[35\] gpu.v(137) " "Inferred latch for \"v0\[35\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047219 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v0\[36\] gpu.v(137) " "Inferred latch for \"v0\[36\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047219 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v0\[37\] gpu.v(137) " "Inferred latch for \"v0\[37\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047219 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v0\[38\] gpu.v(137) " "Inferred latch for \"v0\[38\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047219 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v0\[39\] gpu.v(137) " "Inferred latch for \"v0\[39\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047219 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v0\[40\] gpu.v(137) " "Inferred latch for \"v0\[40\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047219 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v0\[41\] gpu.v(137) " "Inferred latch for \"v0\[41\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047219 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v0\[42\] gpu.v(137) " "Inferred latch for \"v0\[42\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047219 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v0\[43\] gpu.v(137) " "Inferred latch for \"v0\[43\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047219 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v0\[44\] gpu.v(137) " "Inferred latch for \"v0\[44\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047219 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v0\[45\] gpu.v(137) " "Inferred latch for \"v0\[45\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047219 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v0\[46\] gpu.v(137) " "Inferred latch for \"v0\[46\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047219 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v0\[47\] gpu.v(137) " "Inferred latch for \"v0\[47\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047219 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enableSingleRotation gpu.v(137) " "Inferred latch for \"enableSingleRotation\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047219 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentEndY\[0\] gpu.v(137) " "Inferred latch for \"currentEndY\[0\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047219 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentEndY\[1\] gpu.v(137) " "Inferred latch for \"currentEndY\[1\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047219 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentEndY\[2\] gpu.v(137) " "Inferred latch for \"currentEndY\[2\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047219 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentEndY\[3\] gpu.v(137) " "Inferred latch for \"currentEndY\[3\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047219 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentEndY\[4\] gpu.v(137) " "Inferred latch for \"currentEndY\[4\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047219 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentEndY\[5\] gpu.v(137) " "Inferred latch for \"currentEndY\[5\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047219 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentEndY\[6\] gpu.v(137) " "Inferred latch for \"currentEndY\[6\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047219 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentEndY\[7\] gpu.v(137) " "Inferred latch for \"currentEndY\[7\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047219 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentEndY\[8\] gpu.v(137) " "Inferred latch for \"currentEndY\[8\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047219 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentEndY\[9\] gpu.v(137) " "Inferred latch for \"currentEndY\[9\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047219 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentEndY\[10\] gpu.v(137) " "Inferred latch for \"currentEndY\[10\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047219 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentEndX\[0\] gpu.v(137) " "Inferred latch for \"currentEndX\[0\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047219 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentEndX\[1\] gpu.v(137) " "Inferred latch for \"currentEndX\[1\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047219 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentEndX\[2\] gpu.v(137) " "Inferred latch for \"currentEndX\[2\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047219 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentEndX\[3\] gpu.v(137) " "Inferred latch for \"currentEndX\[3\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047219 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentEndX\[4\] gpu.v(137) " "Inferred latch for \"currentEndX\[4\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047219 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentEndX\[5\] gpu.v(137) " "Inferred latch for \"currentEndX\[5\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047219 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentEndX\[6\] gpu.v(137) " "Inferred latch for \"currentEndX\[6\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047219 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentEndX\[7\] gpu.v(137) " "Inferred latch for \"currentEndX\[7\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047219 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentEndX\[8\] gpu.v(137) " "Inferred latch for \"currentEndX\[8\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047219 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentEndX\[9\] gpu.v(137) " "Inferred latch for \"currentEndX\[9\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047219 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentEndX\[10\] gpu.v(137) " "Inferred latch for \"currentEndX\[10\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047219 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lastConnectState\[0\] gpu.v(137) " "Inferred latch for \"lastConnectState\[0\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047219 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lastConnectState\[1\] gpu.v(137) " "Inferred latch for \"lastConnectState\[1\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047219 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lastConnectState\[2\] gpu.v(137) " "Inferred latch for \"lastConnectState\[2\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047219 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lastConnectState\[3\] gpu.v(137) " "Inferred latch for \"lastConnectState\[3\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047219 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lastConnectState\[4\] gpu.v(137) " "Inferred latch for \"lastConnectState\[4\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047219 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lastConnectState\[5\] gpu.v(137) " "Inferred latch for \"lastConnectState\[5\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047219 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WE gpu.v(137) " "Inferred latch for \"WE\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047219 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentStartY\[0\] gpu.v(137) " "Inferred latch for \"currentStartY\[0\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047219 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentStartY\[1\] gpu.v(137) " "Inferred latch for \"currentStartY\[1\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047219 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentStartY\[2\] gpu.v(137) " "Inferred latch for \"currentStartY\[2\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047219 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentStartY\[3\] gpu.v(137) " "Inferred latch for \"currentStartY\[3\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047219 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentStartY\[4\] gpu.v(137) " "Inferred latch for \"currentStartY\[4\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047219 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentStartY\[5\] gpu.v(137) " "Inferred latch for \"currentStartY\[5\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047219 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentStartY\[6\] gpu.v(137) " "Inferred latch for \"currentStartY\[6\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047219 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentStartY\[7\] gpu.v(137) " "Inferred latch for \"currentStartY\[7\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047219 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentStartY\[8\] gpu.v(137) " "Inferred latch for \"currentStartY\[8\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047219 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentStartY\[9\] gpu.v(137) " "Inferred latch for \"currentStartY\[9\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047219 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentStartY\[10\] gpu.v(137) " "Inferred latch for \"currentStartY\[10\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047219 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentStartX\[0\] gpu.v(137) " "Inferred latch for \"currentStartX\[0\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047219 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentStartX\[1\] gpu.v(137) " "Inferred latch for \"currentStartX\[1\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047219 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentStartX\[2\] gpu.v(137) " "Inferred latch for \"currentStartX\[2\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047219 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentStartX\[3\] gpu.v(137) " "Inferred latch for \"currentStartX\[3\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047219 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentStartX\[4\] gpu.v(137) " "Inferred latch for \"currentStartX\[4\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047219 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentStartX\[5\] gpu.v(137) " "Inferred latch for \"currentStartX\[5\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047219 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentStartX\[6\] gpu.v(137) " "Inferred latch for \"currentStartX\[6\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047219 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentStartX\[7\] gpu.v(137) " "Inferred latch for \"currentStartX\[7\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047219 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentStartX\[8\] gpu.v(137) " "Inferred latch for \"currentStartX\[8\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047219 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentStartX\[9\] gpu.v(137) " "Inferred latch for \"currentStartX\[9\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047219 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentStartX\[10\] gpu.v(137) " "Inferred latch for \"currentStartX\[10\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047219 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "activate gpu.v(137) " "Inferred latch for \"activate\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047219 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[0\] gpu.v(137) " "Inferred latch for \"Y\[0\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047219 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[1\] gpu.v(137) " "Inferred latch for \"Y\[1\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047219 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[2\] gpu.v(137) " "Inferred latch for \"Y\[2\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047219 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[3\] gpu.v(137) " "Inferred latch for \"Y\[3\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047227 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[4\] gpu.v(137) " "Inferred latch for \"Y\[4\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047227 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[5\] gpu.v(137) " "Inferred latch for \"Y\[5\]\" at gpu.v(137)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201047227 "|gpu|decodeAndMap:d0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shapeTypeLUT decodeAndMap:d0\|shapeTypeLUT:s0 " "Elaborating entity \"shapeTypeLUT\" for hierarchy \"decodeAndMap:d0\|shapeTypeLUT:s0\"" {  } { { "gpu.v" "s0" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701201047320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "connectVerticies decodeAndMap:d0\|connectVerticies:c0 " "Elaborating entity \"connectVerticies\" for hierarchy \"decodeAndMap:d0\|connectVerticies:c0\"" {  } { { "gpu.v" "c0" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701201047328 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "up gpu.v(476) " "Verilog HDL or VHDL warning at gpu.v(476): object \"up\" assigned a value but never read" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 476 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701201047330 "|gpu|decodeAndMap:d0|connectVerticies:c0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "right gpu.v(476) " "Verilog HDL or VHDL warning at gpu.v(476): object \"right\" assigned a value but never read" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 476 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701201047330 "|gpu|decodeAndMap:d0|connectVerticies:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 gpu.v(526) " "Verilog HDL assignment warning at gpu.v(526): truncated value with size 10 to match size of target (9)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 526 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701201047330 "|gpu|decodeAndMap:d0|connectVerticies:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 gpu.v(527) " "Verilog HDL assignment warning at gpu.v(527): truncated value with size 10 to match size of target (9)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 527 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701201047330 "|gpu|decodeAndMap:d0|connectVerticies:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 gpu.v(531) " "Verilog HDL assignment warning at gpu.v(531): truncated value with size 10 to match size of target (9)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 531 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701201047330 "|gpu|decodeAndMap:d0|connectVerticies:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 gpu.v(532) " "Verilog HDL assignment warning at gpu.v(532): truncated value with size 10 to match size of target (9)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 532 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701201047330 "|gpu|decodeAndMap:d0|connectVerticies:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 gpu.v(538) " "Verilog HDL assignment warning at gpu.v(538): truncated value with size 32 to match size of target (9)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 538 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701201047330 "|gpu|decodeAndMap:d0|connectVerticies:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 gpu.v(542) " "Verilog HDL assignment warning at gpu.v(542): truncated value with size 32 to match size of target (9)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 542 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701201047330 "|gpu|decodeAndMap:d0|connectVerticies:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 gpu.v(546) " "Verilog HDL assignment warning at gpu.v(546): truncated value with size 32 to match size of target (9)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 546 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701201047330 "|gpu|decodeAndMap:d0|connectVerticies:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 gpu.v(547) " "Verilog HDL assignment warning at gpu.v(547): truncated value with size 32 to match size of target (9)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 547 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701201047330 "|gpu|decodeAndMap:d0|connectVerticies:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 gpu.v(551) " "Verilog HDL assignment warning at gpu.v(551): truncated value with size 10 to match size of target (9)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 551 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701201047330 "|gpu|decodeAndMap:d0|connectVerticies:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 gpu.v(552) " "Verilog HDL assignment warning at gpu.v(552): truncated value with size 10 to match size of target (9)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 552 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701201047330 "|gpu|decodeAndMap:d0|connectVerticies:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "incrementalRotation decodeAndMap:d0\|incrementalRotation:i0 " "Elaborating entity \"incrementalRotation\" for hierarchy \"decodeAndMap:d0\|incrementalRotation:i0\"" {  } { { "gpu.v" "i0" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701201047340 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "96 48 gpu.v(426) " "Verilog HDL assignment warning at gpu.v(426): truncated value with size 96 to match size of target (48)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 426 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701201047340 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "96 48 gpu.v(427) " "Verilog HDL assignment warning at gpu.v(427): truncated value with size 96 to match size of target (48)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 427 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701201047340 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "96 48 gpu.v(428) " "Verilog HDL assignment warning at gpu.v(428): truncated value with size 96 to match size of target (48)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 428 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701201047340 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "96 48 gpu.v(429) " "Verilog HDL assignment warning at gpu.v(429): truncated value with size 96 to match size of target (48)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 429 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701201047340 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "96 48 gpu.v(430) " "Verilog HDL assignment warning at gpu.v(430): truncated value with size 96 to match size of target (48)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 430 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701201047340 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "96 48 gpu.v(431) " "Verilog HDL assignment warning at gpu.v(431): truncated value with size 96 to match size of target (48)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 431 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701201047348 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "96 48 gpu.v(432) " "Verilog HDL assignment warning at gpu.v(432): truncated value with size 96 to match size of target (48)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 432 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701201047348 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "96 48 gpu.v(433) " "Verilog HDL assignment warning at gpu.v(433): truncated value with size 96 to match size of target (48)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 433 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701201047348 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "96 48 gpu.v(434) " "Verilog HDL assignment warning at gpu.v(434): truncated value with size 96 to match size of target (48)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 434 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701201047348 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "96 48 gpu.v(435) " "Verilog HDL assignment warning at gpu.v(435): truncated value with size 96 to match size of target (48)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 435 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701201047350 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "96 48 gpu.v(436) " "Verilog HDL assignment warning at gpu.v(436): truncated value with size 96 to match size of target (48)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 436 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701201047350 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "96 48 gpu.v(437) " "Verilog HDL assignment warning at gpu.v(437): truncated value with size 96 to match size of target (48)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 437 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701201047350 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1701201048948 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|WE " "Latch decodeAndMap:d0\|WE has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048969 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048969 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|currentStartX\[6\] " "Latch decodeAndMap:d0\|currentStartX\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048969 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048969 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|currentEndX\[6\] " "Latch decodeAndMap:d0\|currentEndX\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048969 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048969 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|currentEndY\[9\] " "Latch decodeAndMap:d0\|currentEndY\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048969 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048969 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|currentStartY\[9\] " "Latch decodeAndMap:d0\|currentStartY\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048969 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048969 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|currentEndY\[8\] " "Latch decodeAndMap:d0\|currentEndY\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048969 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048969 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|currentStartY\[8\] " "Latch decodeAndMap:d0\|currentStartY\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048969 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048969 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|currentEndY\[7\] " "Latch decodeAndMap:d0\|currentEndY\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048969 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048969 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|currentStartY\[7\] " "Latch decodeAndMap:d0\|currentStartY\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048977 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|currentEndY\[6\] " "Latch decodeAndMap:d0\|currentEndY\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048977 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|currentStartY\[6\] " "Latch decodeAndMap:d0\|currentStartY\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048977 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|currentEndY\[5\] " "Latch decodeAndMap:d0\|currentEndY\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048977 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|currentStartY\[5\] " "Latch decodeAndMap:d0\|currentStartY\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048977 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|currentEndY\[4\] " "Latch decodeAndMap:d0\|currentEndY\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048977 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|currentStartY\[4\] " "Latch decodeAndMap:d0\|currentStartY\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048977 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|currentEndY\[3\] " "Latch decodeAndMap:d0\|currentEndY\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048977 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|currentStartY\[3\] " "Latch decodeAndMap:d0\|currentStartY\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048977 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|currentEndY\[2\] " "Latch decodeAndMap:d0\|currentEndY\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048977 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|currentStartY\[2\] " "Latch decodeAndMap:d0\|currentStartY\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048977 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|currentEndY\[1\] " "Latch decodeAndMap:d0\|currentEndY\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048977 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|currentStartY\[1\] " "Latch decodeAndMap:d0\|currentStartY\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048977 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|currentEndY\[0\] " "Latch decodeAndMap:d0\|currentEndY\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048977 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|currentStartY\[0\] " "Latch decodeAndMap:d0\|currentStartY\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048977 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|currentEndX\[9\] " "Latch decodeAndMap:d0\|currentEndX\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048977 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|currentStartX\[9\] " "Latch decodeAndMap:d0\|currentStartX\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048977 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|currentEndX\[8\] " "Latch decodeAndMap:d0\|currentEndX\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048977 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|currentStartX\[8\] " "Latch decodeAndMap:d0\|currentStartX\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048977 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|currentEndX\[7\] " "Latch decodeAndMap:d0\|currentEndX\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048977 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|currentStartX\[7\] " "Latch decodeAndMap:d0\|currentStartX\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048977 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|currentEndX\[5\] " "Latch decodeAndMap:d0\|currentEndX\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048977 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|currentStartX\[5\] " "Latch decodeAndMap:d0\|currentStartX\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048977 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|currentEndX\[4\] " "Latch decodeAndMap:d0\|currentEndX\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048977 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|currentStartX\[4\] " "Latch decodeAndMap:d0\|currentStartX\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048977 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|currentEndX\[3\] " "Latch decodeAndMap:d0\|currentEndX\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048977 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|currentStartX\[3\] " "Latch decodeAndMap:d0\|currentStartX\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048977 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|currentEndX\[2\] " "Latch decodeAndMap:d0\|currentEndX\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048977 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|currentStartX\[2\] " "Latch decodeAndMap:d0\|currentStartX\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048977 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|currentEndX\[1\] " "Latch decodeAndMap:d0\|currentEndX\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048977 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|currentStartX\[1\] " "Latch decodeAndMap:d0\|currentStartX\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048977 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|currentEndX\[0\] " "Latch decodeAndMap:d0\|currentEndX\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048977 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|currentStartX\[0\] " "Latch decodeAndMap:d0\|currentStartX\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048977 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|Y\[4\] " "Latch decodeAndMap:d0\|Y\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048977 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|Y\[3\] " "Latch decodeAndMap:d0\|Y\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048977 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|Y\[2\] " "Latch decodeAndMap:d0\|Y\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048977 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|Y\[1\] " "Latch decodeAndMap:d0\|Y\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048979 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|Y\[0\] " "Latch decodeAndMap:d0\|Y\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048979 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v0\[40\] " "Latch decodeAndMap:d0\|v0\[40\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048979 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v0\[41\] " "Latch decodeAndMap:d0\|v0\[41\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048979 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v1\[40\] " "Latch decodeAndMap:d0\|v1\[40\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048979 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v1\[41\] " "Latch decodeAndMap:d0\|v1\[41\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048979 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v2\[40\] " "Latch decodeAndMap:d0\|v2\[40\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048979 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v2\[41\] " "Latch decodeAndMap:d0\|v2\[41\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048979 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v3\[40\] " "Latch decodeAndMap:d0\|v3\[40\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048979 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v3\[41\] " "Latch decodeAndMap:d0\|v3\[41\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048979 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v5\[40\] " "Latch decodeAndMap:d0\|v5\[40\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048979 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v4\[40\] " "Latch decodeAndMap:d0\|v4\[40\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048979 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v5\[41\] " "Latch decodeAndMap:d0\|v5\[41\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048979 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v4\[41\] " "Latch decodeAndMap:d0\|v4\[41\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048979 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v1\[21\] " "Latch decodeAndMap:d0\|v1\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048979 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v2\[21\] " "Latch decodeAndMap:d0\|v2\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048979 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v3\[21\] " "Latch decodeAndMap:d0\|v3\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048979 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v5\[21\] " "Latch decodeAndMap:d0\|v5\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048979 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v4\[21\] " "Latch decodeAndMap:d0\|v4\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048979 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v0\[21\] " "Latch decodeAndMap:d0\|v0\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048979 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v1\[20\] " "Latch decodeAndMap:d0\|v1\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048979 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v2\[20\] " "Latch decodeAndMap:d0\|v2\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048979 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v3\[20\] " "Latch decodeAndMap:d0\|v3\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048979 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v5\[20\] " "Latch decodeAndMap:d0\|v5\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048979 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v4\[20\] " "Latch decodeAndMap:d0\|v4\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048979 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v0\[20\] " "Latch decodeAndMap:d0\|v0\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048979 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v1\[19\] " "Latch decodeAndMap:d0\|v1\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048979 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v2\[19\] " "Latch decodeAndMap:d0\|v2\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048979 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v3\[19\] " "Latch decodeAndMap:d0\|v3\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048979 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v5\[19\] " "Latch decodeAndMap:d0\|v5\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048979 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v4\[19\] " "Latch decodeAndMap:d0\|v4\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048979 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v0\[19\] " "Latch decodeAndMap:d0\|v0\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048979 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v1\[44\] " "Latch decodeAndMap:d0\|v1\[44\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048979 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v1\[43\] " "Latch decodeAndMap:d0\|v1\[43\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048979 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v1\[42\] " "Latch decodeAndMap:d0\|v1\[42\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048979 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v2\[44\] " "Latch decodeAndMap:d0\|v2\[44\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048979 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v2\[43\] " "Latch decodeAndMap:d0\|v2\[43\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048979 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v2\[42\] " "Latch decodeAndMap:d0\|v2\[42\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048979 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v3\[44\] " "Latch decodeAndMap:d0\|v3\[44\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048979 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v3\[43\] " "Latch decodeAndMap:d0\|v3\[43\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048979 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v3\[42\] " "Latch decodeAndMap:d0\|v3\[42\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048979 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v5\[42\] " "Latch decodeAndMap:d0\|v5\[42\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048979 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v4\[42\] " "Latch decodeAndMap:d0\|v4\[42\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048979 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v5\[43\] " "Latch decodeAndMap:d0\|v5\[43\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048979 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v4\[43\] " "Latch decodeAndMap:d0\|v4\[43\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048979 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v5\[44\] " "Latch decodeAndMap:d0\|v5\[44\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048979 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v4\[44\] " "Latch decodeAndMap:d0\|v4\[44\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048979 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v0\[44\] " "Latch decodeAndMap:d0\|v0\[44\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048979 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v0\[43\] " "Latch decodeAndMap:d0\|v0\[43\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048979 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v0\[42\] " "Latch decodeAndMap:d0\|v0\[42\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048979 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v1\[39\] " "Latch decodeAndMap:d0\|v1\[39\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048979 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v2\[39\] " "Latch decodeAndMap:d0\|v2\[39\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048979 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v3\[39\] " "Latch decodeAndMap:d0\|v3\[39\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048979 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v5\[39\] " "Latch decodeAndMap:d0\|v5\[39\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048979 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v4\[39\] " "Latch decodeAndMap:d0\|v4\[39\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048979 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v0\[39\] " "Latch decodeAndMap:d0\|v0\[39\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048979 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v1\[38\] " "Latch decodeAndMap:d0\|v1\[38\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048979 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v2\[38\] " "Latch decodeAndMap:d0\|v2\[38\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048979 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v3\[38\] " "Latch decodeAndMap:d0\|v3\[38\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048979 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v5\[38\] " "Latch decodeAndMap:d0\|v5\[38\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048979 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v4\[38\] " "Latch decodeAndMap:d0\|v4\[38\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048979 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v0\[38\] " "Latch decodeAndMap:d0\|v0\[38\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048979 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v1\[37\] " "Latch decodeAndMap:d0\|v1\[37\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048979 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v2\[37\] " "Latch decodeAndMap:d0\|v2\[37\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048979 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v3\[37\] " "Latch decodeAndMap:d0\|v3\[37\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048979 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v5\[37\] " "Latch decodeAndMap:d0\|v5\[37\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048979 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v4\[37\] " "Latch decodeAndMap:d0\|v4\[37\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048979 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v0\[37\] " "Latch decodeAndMap:d0\|v0\[37\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048979 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v1\[36\] " "Latch decodeAndMap:d0\|v1\[36\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048979 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v2\[36\] " "Latch decodeAndMap:d0\|v2\[36\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048979 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v3\[36\] " "Latch decodeAndMap:d0\|v3\[36\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048979 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v5\[36\] " "Latch decodeAndMap:d0\|v5\[36\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048979 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v4\[36\] " "Latch decodeAndMap:d0\|v4\[36\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048979 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v0\[36\] " "Latch decodeAndMap:d0\|v0\[36\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048979 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v1\[35\] " "Latch decodeAndMap:d0\|v1\[35\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048979 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v2\[35\] " "Latch decodeAndMap:d0\|v2\[35\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048979 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v3\[35\] " "Latch decodeAndMap:d0\|v3\[35\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048979 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v5\[35\] " "Latch decodeAndMap:d0\|v5\[35\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048979 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v4\[35\] " "Latch decodeAndMap:d0\|v4\[35\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048979 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v0\[35\] " "Latch decodeAndMap:d0\|v0\[35\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048979 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|activate " "Latch decodeAndMap:d0\|activate has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048979 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 123 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|lastConnectState\[3\] " "Latch decodeAndMap:d0\|lastConnectState\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048979 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|lastConnectState\[2\] " "Latch decodeAndMap:d0\|lastConnectState\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048979 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|lastConnectState\[0\] " "Latch decodeAndMap:d0\|lastConnectState\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048979 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|lastConnectState\[1\] " "Latch decodeAndMap:d0\|lastConnectState\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048979 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|enableSingleRotation " "Latch decodeAndMap:d0\|enableSingleRotation has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048979 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 124 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v1\[28\] " "Latch decodeAndMap:d0\|v1\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048979 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v2\[28\] " "Latch decodeAndMap:d0\|v2\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048979 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v3\[28\] " "Latch decodeAndMap:d0\|v3\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048979 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v5\[28\] " "Latch decodeAndMap:d0\|v5\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048979 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v4\[28\] " "Latch decodeAndMap:d0\|v4\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048979 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v0\[28\] " "Latch decodeAndMap:d0\|v0\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048979 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v1\[27\] " "Latch decodeAndMap:d0\|v1\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048979 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v2\[27\] " "Latch decodeAndMap:d0\|v2\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048979 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v3\[27\] " "Latch decodeAndMap:d0\|v3\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048979 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v5\[27\] " "Latch decodeAndMap:d0\|v5\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048979 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v4\[27\] " "Latch decodeAndMap:d0\|v4\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048979 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v0\[27\] " "Latch decodeAndMap:d0\|v0\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048979 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v1\[26\] " "Latch decodeAndMap:d0\|v1\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048979 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v2\[26\] " "Latch decodeAndMap:d0\|v2\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048979 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v3\[26\] " "Latch decodeAndMap:d0\|v3\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048979 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v5\[26\] " "Latch decodeAndMap:d0\|v5\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048979 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v4\[26\] " "Latch decodeAndMap:d0\|v4\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048979 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v0\[26\] " "Latch decodeAndMap:d0\|v0\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048979 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v1\[25\] " "Latch decodeAndMap:d0\|v1\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048979 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v2\[25\] " "Latch decodeAndMap:d0\|v2\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048979 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v3\[25\] " "Latch decodeAndMap:d0\|v3\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048979 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v5\[25\] " "Latch decodeAndMap:d0\|v5\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048979 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v4\[25\] " "Latch decodeAndMap:d0\|v4\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048979 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v0\[25\] " "Latch decodeAndMap:d0\|v0\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048979 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v1\[24\] " "Latch decodeAndMap:d0\|v1\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048979 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v2\[24\] " "Latch decodeAndMap:d0\|v2\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048979 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v3\[24\] " "Latch decodeAndMap:d0\|v3\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048979 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v5\[24\] " "Latch decodeAndMap:d0\|v5\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048979 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v4\[24\] " "Latch decodeAndMap:d0\|v4\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048979 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v0\[24\] " "Latch decodeAndMap:d0\|v0\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048979 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v1\[23\] " "Latch decodeAndMap:d0\|v1\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048979 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v2\[23\] " "Latch decodeAndMap:d0\|v2\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048979 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v3\[23\] " "Latch decodeAndMap:d0\|v3\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048979 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v5\[23\] " "Latch decodeAndMap:d0\|v5\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048979 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v4\[23\] " "Latch decodeAndMap:d0\|v4\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048979 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v0\[23\] " "Latch decodeAndMap:d0\|v0\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048979 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v1\[22\] " "Latch decodeAndMap:d0\|v1\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048979 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v2\[22\] " "Latch decodeAndMap:d0\|v2\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048979 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v3\[22\] " "Latch decodeAndMap:d0\|v3\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048979 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v5\[22\] " "Latch decodeAndMap:d0\|v5\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048979 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v4\[22\] " "Latch decodeAndMap:d0\|v4\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048979 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v0\[22\] " "Latch decodeAndMap:d0\|v0\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048979 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v1\[31\] " "Latch decodeAndMap:d0\|v1\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048979 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v2\[31\] " "Latch decodeAndMap:d0\|v2\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048979 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v3\[31\] " "Latch decodeAndMap:d0\|v3\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048979 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v5\[31\] " "Latch decodeAndMap:d0\|v5\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048979 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v4\[31\] " "Latch decodeAndMap:d0\|v4\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048979 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v0\[31\] " "Latch decodeAndMap:d0\|v0\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048979 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v1\[30\] " "Latch decodeAndMap:d0\|v1\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048979 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v2\[30\] " "Latch decodeAndMap:d0\|v2\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048979 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v3\[30\] " "Latch decodeAndMap:d0\|v3\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048979 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v5\[30\] " "Latch decodeAndMap:d0\|v5\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048979 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v4\[30\] " "Latch decodeAndMap:d0\|v4\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048979 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v0\[30\] " "Latch decodeAndMap:d0\|v0\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048979 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v1\[29\] " "Latch decodeAndMap:d0\|v1\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048979 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v2\[29\] " "Latch decodeAndMap:d0\|v2\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048979 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v3\[29\] " "Latch decodeAndMap:d0\|v3\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048979 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v5\[29\] " "Latch decodeAndMap:d0\|v5\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048987 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048987 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v4\[29\] " "Latch decodeAndMap:d0\|v4\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048987 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048987 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v0\[29\] " "Latch decodeAndMap:d0\|v0\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048987 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048987 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v0\[15\] " "Latch decodeAndMap:d0\|v0\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048987 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048987 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v0\[46\] " "Latch decodeAndMap:d0\|v0\[46\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048987 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048987 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v0\[47\] " "Latch decodeAndMap:d0\|v0\[47\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048987 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048987 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v1\[15\] " "Latch decodeAndMap:d0\|v1\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048987 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048987 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v1\[46\] " "Latch decodeAndMap:d0\|v1\[46\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048987 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048987 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v1\[47\] " "Latch decodeAndMap:d0\|v1\[47\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048987 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048987 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v2\[15\] " "Latch decodeAndMap:d0\|v2\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048987 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048987 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v2\[46\] " "Latch decodeAndMap:d0\|v2\[46\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048987 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048987 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v2\[47\] " "Latch decodeAndMap:d0\|v2\[47\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048987 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048987 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v3\[15\] " "Latch decodeAndMap:d0\|v3\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048987 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048987 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v3\[46\] " "Latch decodeAndMap:d0\|v3\[46\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048987 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048987 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v3\[47\] " "Latch decodeAndMap:d0\|v3\[47\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048987 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048987 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v5\[15\] " "Latch decodeAndMap:d0\|v5\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048987 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048987 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v5\[46\] " "Latch decodeAndMap:d0\|v5\[46\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048987 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048987 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v4\[15\] " "Latch decodeAndMap:d0\|v4\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048987 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048987 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v4\[46\] " "Latch decodeAndMap:d0\|v4\[46\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048987 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048987 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v5\[47\] " "Latch decodeAndMap:d0\|v5\[47\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048987 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048987 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v4\[47\] " "Latch decodeAndMap:d0\|v4\[47\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048987 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048987 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v1\[14\] " "Latch decodeAndMap:d0\|v1\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048987 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048987 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v1\[45\] " "Latch decodeAndMap:d0\|v1\[45\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048987 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048987 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v2\[14\] " "Latch decodeAndMap:d0\|v2\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048987 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048987 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v2\[45\] " "Latch decodeAndMap:d0\|v2\[45\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048987 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048987 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v3\[14\] " "Latch decodeAndMap:d0\|v3\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048987 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048987 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v3\[45\] " "Latch decodeAndMap:d0\|v3\[45\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048987 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048987 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v5\[14\] " "Latch decodeAndMap:d0\|v5\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048987 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048987 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v5\[45\] " "Latch decodeAndMap:d0\|v5\[45\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048987 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048987 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v4\[14\] " "Latch decodeAndMap:d0\|v4\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048987 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048987 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v4\[45\] " "Latch decodeAndMap:d0\|v4\[45\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048987 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048987 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v0\[14\] " "Latch decodeAndMap:d0\|v0\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048987 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048987 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v0\[45\] " "Latch decodeAndMap:d0\|v0\[45\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048987 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048987 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v1\[13\] " "Latch decodeAndMap:d0\|v1\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048987 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048987 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v2\[13\] " "Latch decodeAndMap:d0\|v2\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048987 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048987 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v3\[13\] " "Latch decodeAndMap:d0\|v3\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048989 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v5\[13\] " "Latch decodeAndMap:d0\|v5\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048989 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v4\[13\] " "Latch decodeAndMap:d0\|v4\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048989 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v0\[13\] " "Latch decodeAndMap:d0\|v0\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048989 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v1\[12\] " "Latch decodeAndMap:d0\|v1\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048989 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v2\[12\] " "Latch decodeAndMap:d0\|v2\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048989 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v3\[12\] " "Latch decodeAndMap:d0\|v3\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048989 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v5\[12\] " "Latch decodeAndMap:d0\|v5\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048989 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v4\[12\] " "Latch decodeAndMap:d0\|v4\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048989 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v0\[12\] " "Latch decodeAndMap:d0\|v0\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048989 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v1\[11\] " "Latch decodeAndMap:d0\|v1\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048989 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v2\[11\] " "Latch decodeAndMap:d0\|v2\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048989 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v3\[11\] " "Latch decodeAndMap:d0\|v3\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048989 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v5\[11\] " "Latch decodeAndMap:d0\|v5\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048989 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v4\[11\] " "Latch decodeAndMap:d0\|v4\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048989 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v0\[11\] " "Latch decodeAndMap:d0\|v0\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048989 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v1\[10\] " "Latch decodeAndMap:d0\|v1\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048989 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v2\[10\] " "Latch decodeAndMap:d0\|v2\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048989 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v3\[10\] " "Latch decodeAndMap:d0\|v3\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048989 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v5\[10\] " "Latch decodeAndMap:d0\|v5\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048989 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v4\[10\] " "Latch decodeAndMap:d0\|v4\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048989 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v0\[10\] " "Latch decodeAndMap:d0\|v0\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048989 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v1\[18\] " "Latch decodeAndMap:d0\|v1\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048989 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v1\[9\] " "Latch decodeAndMap:d0\|v1\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048989 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v2\[18\] " "Latch decodeAndMap:d0\|v2\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048989 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v2\[9\] " "Latch decodeAndMap:d0\|v2\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048989 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v3\[18\] " "Latch decodeAndMap:d0\|v3\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048989 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v3\[9\] " "Latch decodeAndMap:d0\|v3\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048989 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v5\[18\] " "Latch decodeAndMap:d0\|v5\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048989 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v5\[9\] " "Latch decodeAndMap:d0\|v5\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048989 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v4\[18\] " "Latch decodeAndMap:d0\|v4\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048989 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v4\[9\] " "Latch decodeAndMap:d0\|v4\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048989 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v0\[18\] " "Latch decodeAndMap:d0\|v0\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048989 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v0\[9\] " "Latch decodeAndMap:d0\|v0\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048989 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v1\[17\] " "Latch decodeAndMap:d0\|v1\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048989 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v1\[8\] " "Latch decodeAndMap:d0\|v1\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048989 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v2\[17\] " "Latch decodeAndMap:d0\|v2\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048989 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v2\[8\] " "Latch decodeAndMap:d0\|v2\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048989 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v3\[17\] " "Latch decodeAndMap:d0\|v3\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048989 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v3\[8\] " "Latch decodeAndMap:d0\|v3\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048989 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v5\[17\] " "Latch decodeAndMap:d0\|v5\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048989 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v5\[8\] " "Latch decodeAndMap:d0\|v5\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048989 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v4\[17\] " "Latch decodeAndMap:d0\|v4\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048989 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v4\[8\] " "Latch decodeAndMap:d0\|v4\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048989 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v0\[17\] " "Latch decodeAndMap:d0\|v0\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048989 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v0\[8\] " "Latch decodeAndMap:d0\|v0\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048989 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v1\[16\] " "Latch decodeAndMap:d0\|v1\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048989 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v1\[7\] " "Latch decodeAndMap:d0\|v1\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048989 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v2\[16\] " "Latch decodeAndMap:d0\|v2\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048989 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v2\[7\] " "Latch decodeAndMap:d0\|v2\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048989 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v3\[16\] " "Latch decodeAndMap:d0\|v3\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048989 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v3\[7\] " "Latch decodeAndMap:d0\|v3\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048989 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v5\[16\] " "Latch decodeAndMap:d0\|v5\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048989 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v5\[7\] " "Latch decodeAndMap:d0\|v5\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048989 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v4\[16\] " "Latch decodeAndMap:d0\|v4\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048989 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v4\[7\] " "Latch decodeAndMap:d0\|v4\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048989 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v0\[16\] " "Latch decodeAndMap:d0\|v0\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048989 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v0\[7\] " "Latch decodeAndMap:d0\|v0\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048989 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v1\[6\] " "Latch decodeAndMap:d0\|v1\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048989 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v2\[6\] " "Latch decodeAndMap:d0\|v2\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048989 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v3\[6\] " "Latch decodeAndMap:d0\|v3\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048989 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v5\[6\] " "Latch decodeAndMap:d0\|v5\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048989 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v4\[6\] " "Latch decodeAndMap:d0\|v4\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048989 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v0\[6\] " "Latch decodeAndMap:d0\|v0\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048989 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v1\[5\] " "Latch decodeAndMap:d0\|v1\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048989 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v2\[5\] " "Latch decodeAndMap:d0\|v2\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048989 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v3\[5\] " "Latch decodeAndMap:d0\|v3\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048989 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v5\[5\] " "Latch decodeAndMap:d0\|v5\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048989 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v4\[5\] " "Latch decodeAndMap:d0\|v4\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048989 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v0\[5\] " "Latch decodeAndMap:d0\|v0\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048989 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v1\[4\] " "Latch decodeAndMap:d0\|v1\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048989 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v2\[4\] " "Latch decodeAndMap:d0\|v2\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048989 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v3\[4\] " "Latch decodeAndMap:d0\|v3\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048989 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v5\[4\] " "Latch decodeAndMap:d0\|v5\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048989 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v4\[4\] " "Latch decodeAndMap:d0\|v4\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048989 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v0\[4\] " "Latch decodeAndMap:d0\|v0\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048989 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v1\[3\] " "Latch decodeAndMap:d0\|v1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048989 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v1\[34\] " "Latch decodeAndMap:d0\|v1\[34\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048989 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v2\[3\] " "Latch decodeAndMap:d0\|v2\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048989 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v2\[34\] " "Latch decodeAndMap:d0\|v2\[34\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048989 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v3\[3\] " "Latch decodeAndMap:d0\|v3\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048989 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v3\[34\] " "Latch decodeAndMap:d0\|v3\[34\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048989 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v5\[3\] " "Latch decodeAndMap:d0\|v5\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048989 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v5\[34\] " "Latch decodeAndMap:d0\|v5\[34\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048989 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v4\[3\] " "Latch decodeAndMap:d0\|v4\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048989 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v4\[34\] " "Latch decodeAndMap:d0\|v4\[34\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048989 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v0\[3\] " "Latch decodeAndMap:d0\|v0\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048989 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v0\[34\] " "Latch decodeAndMap:d0\|v0\[34\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048989 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v1\[2\] " "Latch decodeAndMap:d0\|v1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048989 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v1\[33\] " "Latch decodeAndMap:d0\|v1\[33\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048989 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v2\[2\] " "Latch decodeAndMap:d0\|v2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048989 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v2\[33\] " "Latch decodeAndMap:d0\|v2\[33\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048989 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v3\[2\] " "Latch decodeAndMap:d0\|v3\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048989 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v3\[33\] " "Latch decodeAndMap:d0\|v3\[33\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048989 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v5\[2\] " "Latch decodeAndMap:d0\|v5\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048989 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v5\[33\] " "Latch decodeAndMap:d0\|v5\[33\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048989 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v4\[2\] " "Latch decodeAndMap:d0\|v4\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048989 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v4\[33\] " "Latch decodeAndMap:d0\|v4\[33\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048989 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v0\[2\] " "Latch decodeAndMap:d0\|v0\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048989 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v0\[33\] " "Latch decodeAndMap:d0\|v0\[33\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048989 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v1\[1\] " "Latch decodeAndMap:d0\|v1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048989 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v1\[32\] " "Latch decodeAndMap:d0\|v1\[32\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048989 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v2\[1\] " "Latch decodeAndMap:d0\|v2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048989 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v2\[32\] " "Latch decodeAndMap:d0\|v2\[32\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048989 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v3\[1\] " "Latch decodeAndMap:d0\|v3\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048989 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v3\[32\] " "Latch decodeAndMap:d0\|v3\[32\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048989 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v5\[1\] " "Latch decodeAndMap:d0\|v5\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048989 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v5\[32\] " "Latch decodeAndMap:d0\|v5\[32\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048989 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v4\[1\] " "Latch decodeAndMap:d0\|v4\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048989 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v4\[32\] " "Latch decodeAndMap:d0\|v4\[32\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048989 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v0\[1\] " "Latch decodeAndMap:d0\|v0\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048989 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v0\[32\] " "Latch decodeAndMap:d0\|v0\[32\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048989 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v1\[0\] " "Latch decodeAndMap:d0\|v1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048989 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v2\[0\] " "Latch decodeAndMap:d0\|v2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048989 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v3\[0\] " "Latch decodeAndMap:d0\|v3\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048989 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v5\[0\] " "Latch decodeAndMap:d0\|v5\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048989 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v4\[0\] " "Latch decodeAndMap:d0\|v4\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048989 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v0\[0\] " "Latch decodeAndMap:d0\|v0\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701201048989 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701201048989 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N VCC " "Pin \"VGA_SYNC_N\" is stuck at VCC" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701201050264 "|gpu|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1701201050264 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1701201050373 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701201050966 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE1_SoC 385 " "Ignored 385 assignments for entity \"DE1_SoC\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_CS_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_CS_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_DIN -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_DIN -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_DOUT -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_DOUT -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_SCLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_SCLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_ADCDAT -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_ADCDAT -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_ADCLRCK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_ADCLRCK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_BCLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_BCLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_DACDAT -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_DACDAT -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_DACLRCK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_DACLRCK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_XCK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_XCK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK2_50 -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK2_50 -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK3_50 -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK3_50 -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK4_50 -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK4_50 -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK_50 -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK_50 -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[10\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[10\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[11\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[11\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[12\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[12\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[8\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[8\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[9\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[9\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CAS_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CAS_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CKE -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CKE -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CS_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CS_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[10\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[10\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[11\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[11\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[12\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[12\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[13\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[13\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[14\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[14\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[15\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[15\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[8\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[8\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[9\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[9\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_LDQM -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_LDQM -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_RAS_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_RAS_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_UDQM -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_UDQM -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_WE_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_WE_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FAN_CTRL -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FAN_CTRL -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FPGA_I2C_SCLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FPGA_I2C_SCLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FPGA_I2C_SDAT -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FPGA_I2C_SDAT -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[10\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[10\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[11\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[11\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[12\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[12\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[13\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[13\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[14\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[14\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[15\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[15\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[16\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[16\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[17\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[17\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[18\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[18\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[19\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[19\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[20\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[20\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[21\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[21\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[22\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[22\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[23\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[23\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[24\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[24\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[25\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[25\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[26\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[26\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[27\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[27\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[28\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[28\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[29\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[29\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[30\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[30\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[31\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[31\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[32\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[32\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[33\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[33\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[34\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[34\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[35\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[35\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[8\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[8\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[9\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[9\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[10\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[10\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[11\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[11\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[12\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[12\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[13\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[13\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[14\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[14\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[15\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[15\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[16\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[16\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[17\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[17\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[18\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[18\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[19\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[19\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[20\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[20\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[21\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[21\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[22\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[22\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[23\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[23\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[24\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[24\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[25\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[25\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[26\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[26\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[27\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[27\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[28\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[28\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[29\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[29\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[30\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[30\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[31\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[31\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[32\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[32\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[33\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[33\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[34\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[34\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[35\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[35\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[8\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[8\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[9\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[9\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_CONV_USB_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_CONV_USB_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[10\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[10\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[11\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[11\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[12\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[12\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[13\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[13\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[14\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[14\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[8\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[8\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[9\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[9\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_BA\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_BA\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_BA\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_BA\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_BA\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_BA\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_CAS_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_CAS_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_CKE -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_CKE -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_CK_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_CK_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_CK_P -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_CK_P -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_CS_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_CS_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DM\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DM\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DM\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DM\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DM\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DM\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DM\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DM\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_N\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_N\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_N\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_N\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_N\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_N\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_N\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_N\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_P\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_P\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_P\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_P\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_P\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_P\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_P\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_P\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[10\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[10\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[11\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[11\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[12\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[12\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[13\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[13\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[14\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[14\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[15\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[15\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[16\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[16\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[17\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[17\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[18\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[18\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[19\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[19\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[20\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[20\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[21\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[21\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[22\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[22\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[23\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[23\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[24\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[24\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[25\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[25\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[26\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[26\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[27\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[27\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[28\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[28\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[29\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[29\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[30\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[30\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[31\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[31\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[8\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[8\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[9\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[9\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ODT -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ODT -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_RAS_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_RAS_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_RESET_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_RESET_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"1.5 V\" -to HPS_DDR3_RZQ -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"1.5 V\" -to HPS_DDR3_RZQ -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_WE_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_WE_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_GTX_CLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_GTX_CLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_INT_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_INT_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_MDC -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_MDC -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_MDIO -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_MDIO -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_CLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_CLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DATA\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DATA\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DATA\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DATA\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DATA\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DATA\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DATA\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DATA\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DV -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DV -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_DATA\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_DATA\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_DATA\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_DATA\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_DATA\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_DATA\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_DATA\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_DATA\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_EN -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_EN -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DATA\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DATA\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DATA\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DATA\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DATA\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DATA\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DATA\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DATA\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DCLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DCLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_NCSO -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_NCSO -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_GSENSOR_INT -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_GSENSOR_INT -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C1_SCLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C1_SCLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C1_SDAT -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C1_SDAT -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C2_SCLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C2_SCLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C2_SDAT -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C2_SDAT -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C_CONTROL -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C_CONTROL -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_KEY -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_KEY -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_LED -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_LED -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_LTC_GPIO -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_LTC_GPIO -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_CLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_CLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_CMD -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_CMD -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_DATA\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_DATA\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_DATA\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_DATA\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_DATA\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_DATA\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_DATA\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_DATA\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SPIM_CLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SPIM_CLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SPIM_MISO -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SPIM_MISO -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SPIM_MOSI -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SPIM_MOSI -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SPIM_SS -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SPIM_SS -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_UART_RX -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_UART_RX -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_UART_TX -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_UART_TX -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_CLKOUT -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_CLKOUT -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DIR -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DIR -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_NXT -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_NXT -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_STP -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_STP -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to IRDA_RXD -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to IRDA_RXD -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to IRDA_TXD -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to IRDA_TXD -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[8\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[8\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[9\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[9\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_CLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_CLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_CLK2 -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_CLK2 -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_DAT -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_DAT -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_DAT2 -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_DAT2 -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[8\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[8\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[9\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[9\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_CLK27 -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_CLK27 -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_HS -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_HS -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_RESET_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_RESET_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_VS -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_VS -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_CLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_CLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_EMPTY -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_EMPTY -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_FULL -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_FULL -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_OE_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_OE_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_RD_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_RD_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_RESET_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_RESET_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_SCL -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_SCL -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_SDA -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_SDA -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_WR_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_WR_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_BLANK_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_BLANK_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_CLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_CLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_HS -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_HS -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_SYNC_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_SYNC_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_VS -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_VS -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701201051007 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1701201051007 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/henvill1/verilog-gpu/src/output_files/gpu.map.smsg " "Generated suppressed messages file C:/Users/henvill1/verilog-gpu/src/output_files/gpu.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201051106 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "5 0 1 0 0 " "Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701201051358 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701201051358 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1 " "RST port on the PLL is not properly connected on instance vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1701201051405 ""}  } { { "db/altpll_80u.tdf" "" { Text "C:/Users/henvill1/verilog-gpu/src/db/altpll_80u.tdf" 33 2 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1701201051405 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701201051490 "|gpu|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701201051490 "|gpu|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701201051490 "|gpu|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701201051490 "|gpu|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701201051490 "|gpu|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701201051490 "|gpu|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701201051490 "|gpu|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701201051490 "|gpu|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1701201051490 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1988 " "Implemented 1988 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701201051506 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701201051506 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1913 " "Implemented 1913 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701201051506 ""} { "Info" "ICUT_CUT_TM_RAMS" "30 " "Implemented 30 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1701201051506 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1701201051506 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701201051506 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1185 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1185 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4883 " "Peak virtual memory: 4883 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701201051559 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 28 14:50:51 2023 " "Processing ended: Tue Nov 28 14:50:51 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701201051559 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701201051559 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701201051559 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701201051559 ""}
