
../repos/coreutils/src/test:     file format elf32-littlearm


Disassembly of section .init:

00010bb8 <.init>:
   10bb8:	push	{r3, lr}
   10bbc:	bl	10e6c <__lxstat64@plt+0x48>
   10bc0:	pop	{r3, pc}

Disassembly of section .plt:

00010bc4 <calloc@plt-0x14>:
   10bc4:	push	{lr}		; (str lr, [sp, #-4]!)
   10bc8:	ldr	lr, [pc, #4]	; 10bd4 <calloc@plt-0x4>
   10bcc:	add	lr, pc, lr
   10bd0:	ldr	pc, [lr, #8]!
   10bd4:	andeq	r6, r1, ip, lsr #8

00010bd8 <calloc@plt>:
   10bd8:	add	ip, pc, #0, 12
   10bdc:	add	ip, ip, #90112	; 0x16000
   10be0:	ldr	pc, [ip, #1068]!	; 0x42c

00010be4 <fputs_unlocked@plt>:
   10be4:	add	ip, pc, #0, 12
   10be8:	add	ip, ip, #90112	; 0x16000
   10bec:	ldr	pc, [ip, #1060]!	; 0x424

00010bf0 <raise@plt>:
   10bf0:	add	ip, pc, #0, 12
   10bf4:	add	ip, ip, #90112	; 0x16000
   10bf8:	ldr	pc, [ip, #1052]!	; 0x41c

00010bfc <strcmp@plt>:
   10bfc:	add	ip, pc, #0, 12
   10c00:	add	ip, ip, #90112	; 0x16000
   10c04:	ldr	pc, [ip, #1044]!	; 0x414

00010c08 <strtol@plt>:
   10c08:	add	ip, pc, #0, 12
   10c0c:	add	ip, ip, #90112	; 0x16000
   10c10:	ldr	pc, [ip, #1036]!	; 0x40c

00010c14 <fflush@plt>:
   10c14:	add	ip, pc, #0, 12
   10c18:	add	ip, ip, #90112	; 0x16000
   10c1c:	ldr	pc, [ip, #1028]!	; 0x404

00010c20 <free@plt>:
   10c20:	add	ip, pc, #0, 12
   10c24:	add	ip, ip, #90112	; 0x16000
   10c28:	ldr	pc, [ip, #1020]!	; 0x3fc

00010c2c <_exit@plt>:
   10c2c:	add	ip, pc, #0, 12
   10c30:	add	ip, ip, #90112	; 0x16000
   10c34:	ldr	pc, [ip, #1012]!	; 0x3f4

00010c38 <memcpy@plt>:
   10c38:	add	ip, pc, #0, 12
   10c3c:	add	ip, ip, #90112	; 0x16000
   10c40:	ldr	pc, [ip, #1004]!	; 0x3ec

00010c44 <mbsinit@plt>:
   10c44:	add	ip, pc, #0, 12
   10c48:	add	ip, ip, #90112	; 0x16000
   10c4c:	ldr	pc, [ip, #996]!	; 0x3e4

00010c50 <memcmp@plt>:
   10c50:	add	ip, pc, #0, 12
   10c54:	add	ip, ip, #90112	; 0x16000
   10c58:	ldr	pc, [ip, #988]!	; 0x3dc

00010c5c <dcgettext@plt>:
   10c5c:	add	ip, pc, #0, 12
   10c60:	add	ip, ip, #90112	; 0x16000
   10c64:	ldr	pc, [ip, #980]!	; 0x3d4

00010c68 <realloc@plt>:
   10c68:	add	ip, pc, #0, 12
   10c6c:	add	ip, ip, #90112	; 0x16000
   10c70:	ldr	pc, [ip, #972]!	; 0x3cc

00010c74 <textdomain@plt>:
   10c74:	add	ip, pc, #0, 12
   10c78:	add	ip, ip, #90112	; 0x16000
   10c7c:	ldr	pc, [ip, #964]!	; 0x3c4

00010c80 <geteuid@plt>:
   10c80:	add	ip, pc, #0, 12
   10c84:	add	ip, ip, #90112	; 0x16000
   10c88:	ldr	pc, [ip, #956]!	; 0x3bc

00010c8c <iswprint@plt>:
   10c8c:	add	ip, pc, #0, 12
   10c90:	add	ip, ip, #90112	; 0x16000
   10c94:	ldr	pc, [ip, #948]!	; 0x3b4

00010c98 <getegid@plt>:
   10c98:	add	ip, pc, #0, 12
   10c9c:	add	ip, ip, #90112	; 0x16000
   10ca0:	ldr	pc, [ip, #940]!	; 0x3ac

00010ca4 <fwrite@plt>:
   10ca4:	add	ip, pc, #0, 12
   10ca8:	add	ip, ip, #90112	; 0x16000
   10cac:	ldr	pc, [ip, #932]!	; 0x3a4

00010cb0 <lseek64@plt>:
   10cb0:	add	ip, pc, #0, 12
   10cb4:	add	ip, ip, #90112	; 0x16000
   10cb8:	ldr	pc, [ip, #924]!	; 0x39c

00010cbc <__ctype_get_mb_cur_max@plt>:
   10cbc:	add	ip, pc, #0, 12
   10cc0:	add	ip, ip, #90112	; 0x16000
   10cc4:	ldr	pc, [ip, #916]!	; 0x394

00010cc8 <__fpending@plt>:
   10cc8:	add	ip, pc, #0, 12
   10ccc:	add	ip, ip, #90112	; 0x16000
   10cd0:	ldr	pc, [ip, #908]!	; 0x38c

00010cd4 <mbrtowc@plt>:
   10cd4:	add	ip, pc, #0, 12
   10cd8:	add	ip, ip, #90112	; 0x16000
   10cdc:	ldr	pc, [ip, #900]!	; 0x384

00010ce0 <error@plt>:
   10ce0:	add	ip, pc, #0, 12
   10ce4:	add	ip, ip, #90112	; 0x16000
   10ce8:	ldr	pc, [ip, #892]!	; 0x37c

00010cec <malloc@plt>:
   10cec:	add	ip, pc, #0, 12
   10cf0:	add	ip, ip, #90112	; 0x16000
   10cf4:	ldr	pc, [ip, #884]!	; 0x374

00010cf8 <error_at_line@plt>:
   10cf8:	add	ip, pc, #0, 12
   10cfc:	add	ip, ip, #90112	; 0x16000
   10d00:	ldr	pc, [ip, #876]!	; 0x36c

00010d04 <__libc_start_main@plt>:
   10d04:	add	ip, pc, #0, 12
   10d08:	add	ip, ip, #90112	; 0x16000
   10d0c:	ldr	pc, [ip, #868]!	; 0x364

00010d10 <__freading@plt>:
   10d10:	add	ip, pc, #0, 12
   10d14:	add	ip, ip, #90112	; 0x16000
   10d18:	ldr	pc, [ip, #860]!	; 0x35c

00010d1c <__gmon_start__@plt>:
   10d1c:	add	ip, pc, #0, 12
   10d20:	add	ip, ip, #90112	; 0x16000
   10d24:	ldr	pc, [ip, #852]!	; 0x354

00010d28 <__ctype_b_loc@plt>:
   10d28:	add	ip, pc, #0, 12
   10d2c:	add	ip, ip, #90112	; 0x16000
   10d30:	ldr	pc, [ip, #844]!	; 0x34c

00010d34 <exit@plt>:
   10d34:	add	ip, pc, #0, 12
   10d38:	add	ip, ip, #90112	; 0x16000
   10d3c:	ldr	pc, [ip, #836]!	; 0x344

00010d40 <strlen@plt>:
   10d40:	add	ip, pc, #0, 12
   10d44:	add	ip, ip, #90112	; 0x16000
   10d48:	ldr	pc, [ip, #828]!	; 0x33c

00010d4c <__errno_location@plt>:
   10d4c:	add	ip, pc, #0, 12
   10d50:	add	ip, ip, #90112	; 0x16000
   10d54:	ldr	pc, [ip, #820]!	; 0x334

00010d58 <__cxa_atexit@plt>:
   10d58:	add	ip, pc, #0, 12
   10d5c:	add	ip, ip, #90112	; 0x16000
   10d60:	ldr	pc, [ip, #812]!	; 0x32c

00010d64 <__vasprintf_chk@plt>:
   10d64:	add	ip, pc, #0, 12
   10d68:	add	ip, ip, #90112	; 0x16000
   10d6c:	ldr	pc, [ip, #804]!	; 0x324

00010d70 <memset@plt>:
   10d70:	add	ip, pc, #0, 12
   10d74:	add	ip, ip, #90112	; 0x16000
   10d78:	ldr	pc, [ip, #796]!	; 0x31c

00010d7c <__printf_chk@plt>:
   10d7c:	add	ip, pc, #0, 12
   10d80:	add	ip, ip, #90112	; 0x16000
   10d84:	ldr	pc, [ip, #788]!	; 0x314

00010d88 <fileno@plt>:
   10d88:	add	ip, pc, #0, 12
   10d8c:	add	ip, ip, #90112	; 0x16000
   10d90:	ldr	pc, [ip, #780]!	; 0x30c

00010d94 <__fprintf_chk@plt>:
   10d94:	add	ip, pc, #0, 12
   10d98:	add	ip, ip, #90112	; 0x16000
   10d9c:	ldr	pc, [ip, #772]!	; 0x304

00010da0 <fclose@plt>:
   10da0:	add	ip, pc, #0, 12
   10da4:	add	ip, ip, #90112	; 0x16000
   10da8:	ldr	pc, [ip, #764]!	; 0x2fc

00010dac <fseeko64@plt>:
   10dac:	add	ip, pc, #0, 12
   10db0:	add	ip, ip, #90112	; 0x16000
   10db4:	ldr	pc, [ip, #756]!	; 0x2f4

00010db8 <setlocale@plt>:
   10db8:	add	ip, pc, #0, 12
   10dbc:	add	ip, ip, #90112	; 0x16000
   10dc0:	ldr	pc, [ip, #748]!	; 0x2ec

00010dc4 <strrchr@plt>:
   10dc4:	add	ip, pc, #0, 12
   10dc8:	add	ip, ip, #90112	; 0x16000
   10dcc:	ldr	pc, [ip, #740]!	; 0x2e4

00010dd0 <nl_langinfo@plt>:
   10dd0:	add	ip, pc, #0, 12
   10dd4:	add	ip, ip, #90112	; 0x16000
   10dd8:	ldr	pc, [ip, #732]!	; 0x2dc

00010ddc <euidaccess@plt>:
   10ddc:	add	ip, pc, #0, 12
   10de0:	add	ip, ip, #90112	; 0x16000
   10de4:	ldr	pc, [ip, #724]!	; 0x2d4

00010de8 <bindtextdomain@plt>:
   10de8:	add	ip, pc, #0, 12
   10dec:	add	ip, ip, #90112	; 0x16000
   10df0:	ldr	pc, [ip, #716]!	; 0x2cc

00010df4 <__xstat64@plt>:
   10df4:	add	ip, pc, #0, 12
   10df8:	add	ip, ip, #90112	; 0x16000
   10dfc:	ldr	pc, [ip, #708]!	; 0x2c4

00010e00 <isatty@plt>:
   10e00:	add	ip, pc, #0, 12
   10e04:	add	ip, ip, #90112	; 0x16000
   10e08:	ldr	pc, [ip, #700]!	; 0x2bc

00010e0c <strncmp@plt>:
   10e0c:	add	ip, pc, #0, 12
   10e10:	add	ip, ip, #90112	; 0x16000
   10e14:	ldr	pc, [ip, #692]!	; 0x2b4

00010e18 <abort@plt>:
   10e18:	add	ip, pc, #0, 12
   10e1c:	add	ip, ip, #90112	; 0x16000
   10e20:	ldr	pc, [ip, #684]!	; 0x2ac

00010e24 <__lxstat64@plt>:
   10e24:	add	ip, pc, #0, 12
   10e28:	add	ip, ip, #90112	; 0x16000
   10e2c:	ldr	pc, [ip, #676]!	; 0x2a4

Disassembly of section .text:

00010e30 <.text>:
   10e30:	mov	fp, #0
   10e34:	mov	lr, #0
   10e38:	pop	{r1}		; (ldr r1, [sp], #4)
   10e3c:	mov	r2, sp
   10e40:	push	{r2}		; (str r2, [sp, #-4]!)
   10e44:	push	{r0}		; (str r0, [sp, #-4]!)
   10e48:	ldr	ip, [pc, #16]	; 10e60 <__lxstat64@plt+0x3c>
   10e4c:	push	{ip}		; (str ip, [sp, #-4]!)
   10e50:	ldr	r0, [pc, #12]	; 10e64 <__lxstat64@plt+0x40>
   10e54:	ldr	r3, [pc, #12]	; 10e68 <__lxstat64@plt+0x44>
   10e58:	bl	10d04 <__libc_start_main@plt>
   10e5c:	bl	10e18 <abort@plt>
   10e60:	andeq	r5, r1, ip, lsr sp
   10e64:	andeq	r2, r1, r8, asr #18
   10e68:	ldrdeq	r5, [r1], -ip
   10e6c:	ldr	r3, [pc, #20]	; 10e88 <__lxstat64@plt+0x64>
   10e70:	ldr	r2, [pc, #20]	; 10e8c <__lxstat64@plt+0x68>
   10e74:	add	r3, pc, r3
   10e78:	ldr	r2, [r3, r2]
   10e7c:	cmp	r2, #0
   10e80:	bxeq	lr
   10e84:	b	10d1c <__gmon_start__@plt>
   10e88:	andeq	r6, r1, r4, lsl #3
   10e8c:	ldrdeq	r0, [r0], -r4
   10e90:	ldr	r3, [pc, #28]	; 10eb4 <__lxstat64@plt+0x90>
   10e94:	ldr	r0, [pc, #28]	; 10eb8 <__lxstat64@plt+0x94>
   10e98:	sub	r3, r3, r0
   10e9c:	cmp	r3, #6
   10ea0:	bxls	lr
   10ea4:	ldr	r3, [pc, #16]	; 10ebc <__lxstat64@plt+0x98>
   10ea8:	cmp	r3, #0
   10eac:	bxeq	lr
   10eb0:	bx	r3
   10eb4:	andeq	r7, r2, r7, lsr #2
   10eb8:	andeq	r7, r2, r4, lsr #2
   10ebc:	andeq	r0, r0, r0
   10ec0:	ldr	r1, [pc, #36]	; 10eec <__lxstat64@plt+0xc8>
   10ec4:	ldr	r0, [pc, #36]	; 10ef0 <__lxstat64@plt+0xcc>
   10ec8:	sub	r1, r1, r0
   10ecc:	asr	r1, r1, #2
   10ed0:	add	r1, r1, r1, lsr #31
   10ed4:	asrs	r1, r1, #1
   10ed8:	bxeq	lr
   10edc:	ldr	r3, [pc, #16]	; 10ef4 <__lxstat64@plt+0xd0>
   10ee0:	cmp	r3, #0
   10ee4:	bxeq	lr
   10ee8:	bx	r3
   10eec:	andeq	r7, r2, r4, lsr #2
   10ef0:	andeq	r7, r2, r4, lsr #2
   10ef4:	andeq	r0, r0, r0
   10ef8:	push	{r4, lr}
   10efc:	ldr	r4, [pc, #24]	; 10f1c <__lxstat64@plt+0xf8>
   10f00:	ldrb	r3, [r4]
   10f04:	cmp	r3, #0
   10f08:	popne	{r4, pc}
   10f0c:	bl	10e90 <__lxstat64@plt+0x6c>
   10f10:	mov	r3, #1
   10f14:	strb	r3, [r4]
   10f18:	pop	{r4, pc}
   10f1c:	andeq	r7, r2, r8, lsr r1
   10f20:	ldr	r0, [pc, #40]	; 10f50 <__lxstat64@plt+0x12c>
   10f24:	ldr	r3, [r0]
   10f28:	cmp	r3, #0
   10f2c:	bne	10f34 <__lxstat64@plt+0x110>
   10f30:	b	10ec0 <__lxstat64@plt+0x9c>
   10f34:	ldr	r3, [pc, #24]	; 10f54 <__lxstat64@plt+0x130>
   10f38:	cmp	r3, #0
   10f3c:	beq	10f30 <__lxstat64@plt+0x10c>
   10f40:	push	{r4, lr}
   10f44:	blx	r3
   10f48:	pop	{r4, lr}
   10f4c:	b	10ec0 <__lxstat64@plt+0x9c>
   10f50:	andeq	r6, r2, r4, lsl pc
   10f54:	andeq	r0, r0, r0
   10f58:	ldr	r3, [pc, #32]	; 10f80 <__lxstat64@plt+0x15c>
   10f5c:	ldr	r1, [r3]
   10f60:	ldr	r2, [r3, #4]
   10f64:	add	r0, r2, #1
   10f68:	str	r0, [r3, #4]
   10f6c:	ldr	r3, [r1, r2, lsl #2]
   10f70:	ldrb	r0, [r3]
   10f74:	adds	r0, r0, #0
   10f78:	movne	r0, #1
   10f7c:	bx	lr
   10f80:	andeq	r7, r2, ip, lsr r1
   10f84:	push	{r4, lr}
   10f88:	mov	r4, r0
   10f8c:	ldr	r1, [pc, #320]	; 110d4 <__lxstat64@plt+0x2b0>
   10f90:	bl	10bfc <strcmp@plt>
   10f94:	cmp	r0, #0
   10f98:	beq	1107c <__lxstat64@plt+0x258>
   10f9c:	ldr	r1, [pc, #308]	; 110d8 <__lxstat64@plt+0x2b4>
   10fa0:	mov	r0, r4
   10fa4:	bl	10bfc <strcmp@plt>
   10fa8:	cmp	r0, #0
   10fac:	beq	11084 <__lxstat64@plt+0x260>
   10fb0:	ldr	r1, [pc, #292]	; 110dc <__lxstat64@plt+0x2b8>
   10fb4:	mov	r0, r4
   10fb8:	bl	10bfc <strcmp@plt>
   10fbc:	cmp	r0, #0
   10fc0:	beq	1108c <__lxstat64@plt+0x268>
   10fc4:	ldr	r1, [pc, #276]	; 110e0 <__lxstat64@plt+0x2bc>
   10fc8:	mov	r0, r4
   10fcc:	bl	10bfc <strcmp@plt>
   10fd0:	cmp	r0, #0
   10fd4:	beq	11094 <__lxstat64@plt+0x270>
   10fd8:	ldr	r1, [pc, #260]	; 110e4 <__lxstat64@plt+0x2c0>
   10fdc:	mov	r0, r4
   10fe0:	bl	10bfc <strcmp@plt>
   10fe4:	cmp	r0, #0
   10fe8:	beq	1109c <__lxstat64@plt+0x278>
   10fec:	ldr	r1, [pc, #244]	; 110e8 <__lxstat64@plt+0x2c4>
   10ff0:	mov	r0, r4
   10ff4:	bl	10bfc <strcmp@plt>
   10ff8:	cmp	r0, #0
   10ffc:	beq	110a4 <__lxstat64@plt+0x280>
   11000:	ldr	r1, [pc, #228]	; 110ec <__lxstat64@plt+0x2c8>
   11004:	mov	r0, r4
   11008:	bl	10bfc <strcmp@plt>
   1100c:	cmp	r0, #0
   11010:	beq	110ac <__lxstat64@plt+0x288>
   11014:	ldr	r1, [pc, #212]	; 110f0 <__lxstat64@plt+0x2cc>
   11018:	mov	r0, r4
   1101c:	bl	10bfc <strcmp@plt>
   11020:	cmp	r0, #0
   11024:	beq	110b4 <__lxstat64@plt+0x290>
   11028:	ldr	r1, [pc, #196]	; 110f4 <__lxstat64@plt+0x2d0>
   1102c:	mov	r0, r4
   11030:	bl	10bfc <strcmp@plt>
   11034:	cmp	r0, #0
   11038:	beq	110bc <__lxstat64@plt+0x298>
   1103c:	ldr	r1, [pc, #180]	; 110f8 <__lxstat64@plt+0x2d4>
   11040:	mov	r0, r4
   11044:	bl	10bfc <strcmp@plt>
   11048:	cmp	r0, #0
   1104c:	beq	110c4 <__lxstat64@plt+0x2a0>
   11050:	ldr	r1, [pc, #164]	; 110fc <__lxstat64@plt+0x2d8>
   11054:	mov	r0, r4
   11058:	bl	10bfc <strcmp@plt>
   1105c:	cmp	r0, #0
   11060:	beq	110cc <__lxstat64@plt+0x2a8>
   11064:	ldr	r1, [pc, #148]	; 11100 <__lxstat64@plt+0x2dc>
   11068:	mov	r0, r4
   1106c:	bl	10bfc <strcmp@plt>
   11070:	clz	r0, r0
   11074:	lsr	r0, r0, #5
   11078:	pop	{r4, pc}
   1107c:	mov	r0, #1
   11080:	pop	{r4, pc}
   11084:	mov	r0, #1
   11088:	pop	{r4, pc}
   1108c:	mov	r0, #1
   11090:	pop	{r4, pc}
   11094:	mov	r0, #1
   11098:	pop	{r4, pc}
   1109c:	mov	r0, #1
   110a0:	pop	{r4, pc}
   110a4:	mov	r0, #1
   110a8:	pop	{r4, pc}
   110ac:	mov	r0, #1
   110b0:	pop	{r4, pc}
   110b4:	mov	r0, #1
   110b8:	pop	{r4, pc}
   110bc:	mov	r0, #1
   110c0:	pop	{r4, pc}
   110c4:	mov	r0, #1
   110c8:	pop	{r4, pc}
   110cc:	mov	r0, #1
   110d0:	pop	{r4, pc}
   110d4:	muleq	r1, ip, sp
   110d8:	andeq	r5, r1, r0, lsr #27
   110dc:	andeq	r5, r1, r4, lsr #27
   110e0:	andeq	r5, r1, r8, lsr #27
   110e4:	andeq	r5, r1, ip, lsr #27
   110e8:			; <UNDEFINED> instruction: 0x00015db0
   110ec:			; <UNDEFINED> instruction: 0x00015db4
   110f0:			; <UNDEFINED> instruction: 0x00015db8
   110f4:			; <UNDEFINED> instruction: 0x00015dbc
   110f8:	andeq	r5, r1, r0, asr #27
   110fc:	andeq	r5, r1, r4, asr #27
   11100:	andeq	r5, r1, r8, asr #27
   11104:	push	{r4, lr}
   11108:	sub	sp, sp, #104	; 0x68
   1110c:	mov	r4, r1
   11110:	mov	r2, sp
   11114:	mov	r1, r0
   11118:	mov	r0, #3
   1111c:	bl	10df4 <__xstat64@plt>
   11120:	cmp	r0, #0
   11124:	moveq	r0, #1
   11128:	movne	r0, #0
   1112c:	ldreq	r3, [sp, #80]	; 0x50
   11130:	streq	r3, [r4]
   11134:	ldreq	r3, [sp, #84]	; 0x54
   11138:	streq	r3, [r4, #4]
   1113c:	add	sp, sp, #104	; 0x68
   11140:	pop	{r4, pc}
   11144:	push	{r0, r1, r2, r3}
   11148:	push	{lr}		; (str lr, [sp, #-4]!)
   1114c:	sub	sp, sp, #12
   11150:	add	r3, sp, #20
   11154:	str	r3, [sp, #4]
   11158:	ldr	r2, [sp, #16]
   1115c:	mov	r1, #0
   11160:	mov	r0, r1
   11164:	bl	14a50 <__lxstat64@plt+0x3c2c>
   11168:	mov	r0, #2
   1116c:	bl	10d34 <exit@plt>
   11170:	push	{r4, r5, r6, lr}
   11174:	mov	r4, r0
   11178:	bl	10d28 <__ctype_b_loc@plt>
   1117c:	ldr	ip, [r0]
   11180:	mov	r2, r4
   11184:	mov	r0, r2
   11188:	ldrb	r3, [r2], #1
   1118c:	lsl	r1, r3, #1
   11190:	ldrh	r1, [ip, r1]
   11194:	tst	r1, #1
   11198:	bne	11184 <__lxstat64@plt+0x360>
   1119c:	cmp	r3, #43	; 0x2b
   111a0:	moveq	r0, r2
   111a4:	beq	111b4 <__lxstat64@plt+0x390>
   111a8:	cmp	r3, #45	; 0x2d
   111ac:	movne	r2, r0
   111b0:	addeq	r2, r0, #1
   111b4:	add	r3, r2, #1
   111b8:	ldrb	r1, [r2]
   111bc:	sub	r1, r1, #48	; 0x30
   111c0:	cmp	r1, #9
   111c4:	bhi	11218 <__lxstat64@plt+0x3f4>
   111c8:	ldrb	r2, [r2, #1]
   111cc:	sub	r2, r2, #48	; 0x30
   111d0:	cmp	r2, #9
   111d4:	bhi	111e8 <__lxstat64@plt+0x3c4>
   111d8:	ldrb	r2, [r3, #1]!
   111dc:	sub	r2, r2, #48	; 0x30
   111e0:	cmp	r2, #9
   111e4:	bls	111d8 <__lxstat64@plt+0x3b4>
   111e8:	ldrb	r2, [r3]
   111ec:	lsl	r1, r2, #1
   111f0:	ldrh	r1, [ip, r1]
   111f4:	tst	r1, #1
   111f8:	beq	11210 <__lxstat64@plt+0x3ec>
   111fc:	ldrb	r2, [r3, #1]!
   11200:	lsl	r1, r2, #1
   11204:	ldrh	r1, [ip, r1]
   11208:	tst	r1, #1
   1120c:	bne	111fc <__lxstat64@plt+0x3d8>
   11210:	cmp	r2, #0
   11214:	popeq	{r4, r5, r6, pc}
   11218:	mov	r2, #5
   1121c:	ldr	r1, [pc, #28]	; 11240 <__lxstat64@plt+0x41c>
   11220:	mov	r0, #0
   11224:	bl	10c5c <dcgettext@plt>
   11228:	mov	r5, r0
   1122c:	mov	r0, r4
   11230:	bl	146f8 <__lxstat64@plt+0x38d4>
   11234:	mov	r1, r0
   11238:	mov	r0, r5
   1123c:	bl	11144 <__lxstat64@plt+0x320>
   11240:	andeq	r5, r1, ip, asr #27
   11244:	push	{r4, lr}
   11248:	mov	r2, #5
   1124c:	ldr	r1, [pc, #44]	; 11280 <__lxstat64@plt+0x45c>
   11250:	mov	r0, #0
   11254:	bl	10c5c <dcgettext@plt>
   11258:	mov	r4, r0
   1125c:	ldr	r2, [pc, #32]	; 11284 <__lxstat64@plt+0x460>
   11260:	ldr	r3, [r2, #8]
   11264:	sub	r3, r3, #-1073741823	; 0xc0000001
   11268:	ldr	r2, [r2]
   1126c:	ldr	r0, [r2, r3, lsl #2]
   11270:	bl	146f8 <__lxstat64@plt+0x38d4>
   11274:	mov	r1, r0
   11278:	mov	r0, r4
   1127c:	bl	11144 <__lxstat64@plt+0x320>
   11280:	andeq	r5, r1, r0, ror #27
   11284:	andeq	r7, r2, ip, lsr r1
   11288:	ldr	r2, [pc, #40]	; 112b8 <__lxstat64@plt+0x494>
   1128c:	ldr	r3, [r2, #4]
   11290:	add	r3, r3, #1
   11294:	str	r3, [r2, #4]
   11298:	cmp	r0, #0
   1129c:	beq	112ac <__lxstat64@plt+0x488>
   112a0:	ldr	r2, [r2, #8]
   112a4:	cmp	r3, r2
   112a8:	bge	112b0 <__lxstat64@plt+0x48c>
   112ac:	bx	lr
   112b0:	push	{r4, lr}
   112b4:	bl	11244 <__lxstat64@plt+0x420>
   112b8:	andeq	r7, r2, ip, lsr r1
   112bc:	push	{r4, lr}
   112c0:	mov	r0, #1
   112c4:	bl	11288 <__lxstat64@plt+0x464>
   112c8:	ldr	r2, [pc, #12]	; 112dc <__lxstat64@plt+0x4b8>
   112cc:	ldr	r3, [r2, #4]
   112d0:	add	r3, r3, #1
   112d4:	str	r3, [r2, #4]
   112d8:	pop	{r4, pc}
   112dc:	andeq	r7, r2, ip, lsr r1
   112e0:	push	{r4, r5, r6, r7, r8, lr}
   112e4:	sub	sp, sp, #256	; 0x100
   112e8:	subs	r6, r0, #0
   112ec:	bne	11398 <__lxstat64@plt+0x574>
   112f0:	ldr	r3, [pc, #1296]	; 11808 <__lxstat64@plt+0x9e4>
   112f4:	ldr	r4, [r3, #4]
   112f8:	add	r4, r4, #1
   112fc:	ldr	r3, [r3, #8]
   11300:	sub	r3, r3, #2
   11304:	cmp	r4, r3
   11308:	movge	r8, #0
   1130c:	bge	11334 <__lxstat64@plt+0x510>
   11310:	add	r3, r4, #1
   11314:	ldr	r2, [pc, #1260]	; 11808 <__lxstat64@plt+0x9e4>
   11318:	ldr	r2, [r2]
   1131c:	ldr	r1, [pc, #1256]	; 1180c <__lxstat64@plt+0x9e8>
   11320:	ldr	r0, [r2, r3, lsl #2]
   11324:	bl	10bfc <strcmp@plt>
   11328:	cmp	r0, #0
   1132c:	movne	r8, #0
   11330:	beq	113a4 <__lxstat64@plt+0x580>
   11334:	ldr	r3, [pc, #1228]	; 11808 <__lxstat64@plt+0x9e4>
   11338:	ldr	r5, [r3]
   1133c:	lsl	r7, r4, #2
   11340:	ldr	r0, [r5, r4, lsl #2]
   11344:	ldrb	r3, [r0]
   11348:	cmp	r3, #45	; 0x2d
   1134c:	beq	113b0 <__lxstat64@plt+0x58c>
   11350:	cmp	r3, #61	; 0x3d
   11354:	beq	11798 <__lxstat64@plt+0x974>
   11358:	ldr	r1, [pc, #1200]	; 11810 <__lxstat64@plt+0x9ec>
   1135c:	bl	10bfc <strcmp@plt>
   11360:	cmp	r0, #0
   11364:	bne	117e4 <__lxstat64@plt+0x9c0>
   11368:	ldr	r6, [pc, #1176]	; 11808 <__lxstat64@plt+0x9e4>
   1136c:	ldr	r4, [r6, #4]
   11370:	add	r3, r5, r4, lsl #2
   11374:	ldr	r1, [r3, #8]
   11378:	ldr	r0, [r5, r4, lsl #2]
   1137c:	bl	10bfc <strcmp@plt>
   11380:	adds	r0, r0, #0
   11384:	movne	r0, #1
   11388:	add	r4, r4, #3
   1138c:	str	r4, [r6, #4]
   11390:	add	sp, sp, #256	; 0x100
   11394:	pop	{r4, r5, r6, r7, r8, pc}
   11398:	mov	r0, #0
   1139c:	bl	11288 <__lxstat64@plt+0x464>
   113a0:	b	112f0 <__lxstat64@plt+0x4cc>
   113a4:	bl	11288 <__lxstat64@plt+0x464>
   113a8:	mov	r8, #1
   113ac:	b	11334 <__lxstat64@plt+0x510>
   113b0:	ldrb	r3, [r0, #1]
   113b4:	cmp	r3, #103	; 0x67
   113b8:	cmpne	r3, #108	; 0x6c
   113bc:	bne	113d0 <__lxstat64@plt+0x5ac>
   113c0:	ldrb	r2, [r0, #2]
   113c4:	cmp	r2, #116	; 0x74
   113c8:	cmpne	r2, #101	; 0x65
   113cc:	beq	1154c <__lxstat64@plt+0x728>
   113d0:	cmp	r3, #101	; 0x65
   113d4:	beq	11420 <__lxstat64@plt+0x5fc>
   113d8:	cmp	r3, #110	; 0x6e
   113dc:	beq	11484 <__lxstat64@plt+0x660>
   113e0:	cmp	r3, #110	; 0x6e
   113e4:	beq	11490 <__lxstat64@plt+0x66c>
   113e8:	cmp	r3, #111	; 0x6f
   113ec:	beq	116d0 <__lxstat64@plt+0x8ac>
   113f0:	cmp	r3, #101	; 0x65
   113f4:	beq	1142c <__lxstat64@plt+0x608>
   113f8:	mov	r2, #5
   113fc:	ldr	r1, [pc, #1040]	; 11814 <__lxstat64@plt+0x9f0>
   11400:	mov	r0, #0
   11404:	bl	10c5c <dcgettext@plt>
   11408:	mov	r6, r0
   1140c:	ldr	r0, [r5, r4, lsl #2]
   11410:	bl	146f8 <__lxstat64@plt+0x38d4>
   11414:	mov	r1, r0
   11418:	mov	r0, r6
   1141c:	bl	11144 <__lxstat64@plt+0x320>
   11420:	ldrb	r3, [r0, #2]
   11424:	cmp	r3, #113	; 0x71
   11428:	beq	117f8 <__lxstat64@plt+0x9d4>
   1142c:	ldrb	r3, [r0, #2]
   11430:	cmp	r3, #102	; 0x66
   11434:	bne	113f8 <__lxstat64@plt+0x5d4>
   11438:	ldrb	r3, [r0, #3]
   1143c:	cmp	r3, #0
   11440:	bne	113f8 <__lxstat64@plt+0x5d4>
   11444:	ldr	r2, [pc, #956]	; 11808 <__lxstat64@plt+0x9e4>
   11448:	ldr	r3, [r2, #4]
   1144c:	add	r3, r3, #3
   11450:	str	r3, [r2, #4]
   11454:	orrs	r3, r8, r6
   11458:	bne	1166c <__lxstat64@plt+0x848>
   1145c:	add	r3, r5, r7
   11460:	add	r2, sp, #152	; 0x98
   11464:	ldr	r1, [r3, #-4]
   11468:	mov	r0, #3
   1146c:	bl	10df4 <__xstat64@plt>
   11470:	subs	r4, r0, #0
   11474:	movne	r4, #0
   11478:	beq	11680 <__lxstat64@plt+0x85c>
   1147c:	and	r0, r4, #1
   11480:	b	11390 <__lxstat64@plt+0x56c>
   11484:	ldrb	r3, [r0, #2]
   11488:	cmp	r3, #101	; 0x65
   1148c:	beq	117e8 <__lxstat64@plt+0x9c4>
   11490:	ldrb	r3, [r0, #2]
   11494:	cmp	r3, #116	; 0x74
   11498:	bne	113f8 <__lxstat64@plt+0x5d4>
   1149c:	ldrb	r3, [r0, #3]
   114a0:	cmp	r3, #0
   114a4:	bne	113f8 <__lxstat64@plt+0x5d4>
   114a8:	ldr	r2, [pc, #856]	; 11808 <__lxstat64@plt+0x9e4>
   114ac:	ldr	r3, [r2, #4]
   114b0:	add	r3, r3, #3
   114b4:	str	r3, [r2, #4]
   114b8:	orrs	r3, r8, r6
   114bc:	bne	11658 <__lxstat64@plt+0x834>
   114c0:	add	r5, r5, r7
   114c4:	mov	r1, sp
   114c8:	ldr	r0, [r5, #-4]
   114cc:	bl	11104 <__lxstat64@plt+0x2e0>
   114d0:	mov	r4, r0
   114d4:	add	r1, sp, #24
   114d8:	ldr	r0, [r5, #4]
   114dc:	bl	11104 <__lxstat64@plt+0x2e0>
   114e0:	cmp	r4, #0
   114e4:	moveq	r0, #0
   114e8:	beq	11390 <__lxstat64@plt+0x56c>
   114ec:	cmp	r0, #0
   114f0:	moveq	r0, #1
   114f4:	beq	11390 <__lxstat64@plt+0x56c>
   114f8:	ldr	r3, [sp]
   114fc:	ldr	r2, [sp, #24]
   11500:	cmp	r2, r3
   11504:	movlt	r0, #1
   11508:	movge	r0, #0
   1150c:	movgt	r3, #1
   11510:	movle	r3, #0
   11514:	sub	r3, r0, r3
   11518:	ldr	r2, [sp, #4]
   1151c:	ldr	r1, [sp, #28]
   11520:	cmp	r1, r2
   11524:	movlt	r0, #1
   11528:	movge	r0, #0
   1152c:	movgt	r2, #1
   11530:	movle	r2, #0
   11534:	sub	r0, r0, r2
   11538:	add	r0, r0, r3, lsl #1
   1153c:	cmp	r0, #0
   11540:	movle	r0, #0
   11544:	movgt	r0, #1
   11548:	b	11390 <__lxstat64@plt+0x56c>
   1154c:	ldrb	r2, [r0, #3]
   11550:	cmp	r2, #0
   11554:	bne	113e0 <__lxstat64@plt+0x5bc>
   11558:	cmp	r6, #0
   1155c:	beq	11604 <__lxstat64@plt+0x7e0>
   11560:	add	r5, r5, r7
   11564:	ldr	r0, [r5, #-4]
   11568:	bl	10d40 <strlen@plt>
   1156c:	mov	r2, sp
   11570:	mov	r1, #0
   11574:	bl	12b40 <__lxstat64@plt+0x1d1c>
   11578:	mov	r5, r0
   1157c:	cmp	r8, #0
   11580:	beq	11618 <__lxstat64@plt+0x7f4>
   11584:	ldr	r3, [pc, #636]	; 11808 <__lxstat64@plt+0x9e4>
   11588:	ldr	r3, [r3]
   1158c:	add	r7, r3, r7
   11590:	ldr	r0, [r7, #8]
   11594:	bl	10d40 <strlen@plt>
   11598:	add	r2, sp, #24
   1159c:	mov	r1, #0
   115a0:	bl	12b40 <__lxstat64@plt+0x1d1c>
   115a4:	mov	r1, r0
   115a8:	mov	r0, r5
   115ac:	bl	1470c <__lxstat64@plt+0x38e8>
   115b0:	ldr	r2, [pc, #592]	; 11808 <__lxstat64@plt+0x9e4>
   115b4:	ldr	r3, [r2]
   115b8:	ldr	ip, [r3, r4, lsl #2]
   115bc:	ldrb	r3, [ip, #2]
   115c0:	cmp	r3, #101	; 0x65
   115c4:	movne	r3, #0
   115c8:	moveq	r3, #1
   115cc:	ldr	r1, [r2, #4]
   115d0:	add	r1, r1, #3
   115d4:	str	r1, [r2, #4]
   115d8:	ldrb	r2, [ip, #1]
   115dc:	cmp	r2, #108	; 0x6c
   115e0:	beq	11634 <__lxstat64@plt+0x810>
   115e4:	cmp	r2, #103	; 0x67
   115e8:	beq	11644 <__lxstat64@plt+0x820>
   115ec:	adds	r0, r0, #0
   115f0:	movne	r0, #1
   115f4:	cmp	r0, r3
   115f8:	movne	r0, #0
   115fc:	moveq	r0, #1
   11600:	b	11390 <__lxstat64@plt+0x56c>
   11604:	add	r5, r5, r7
   11608:	ldr	r0, [r5, #-4]
   1160c:	bl	11170 <__lxstat64@plt+0x34c>
   11610:	mov	r5, r0
   11614:	b	1157c <__lxstat64@plt+0x758>
   11618:	ldr	r3, [pc, #488]	; 11808 <__lxstat64@plt+0x9e4>
   1161c:	ldr	r3, [r3]
   11620:	add	r7, r3, r7
   11624:	ldr	r0, [r7, #4]
   11628:	bl	11170 <__lxstat64@plt+0x34c>
   1162c:	mov	r1, r0
   11630:	b	115a8 <__lxstat64@plt+0x784>
   11634:	cmp	r0, r3
   11638:	movge	r0, #0
   1163c:	movlt	r0, #1
   11640:	b	11390 <__lxstat64@plt+0x56c>
   11644:	rsb	r3, r3, #0
   11648:	cmp	r0, r3
   1164c:	movle	r0, #0
   11650:	movgt	r0, #1
   11654:	b	11390 <__lxstat64@plt+0x56c>
   11658:	mov	r2, #5
   1165c:	ldr	r1, [pc, #436]	; 11818 <__lxstat64@plt+0x9f4>
   11660:	mov	r0, #0
   11664:	bl	10c5c <dcgettext@plt>
   11668:	bl	11144 <__lxstat64@plt+0x320>
   1166c:	mov	r2, #5
   11670:	ldr	r1, [pc, #420]	; 1181c <__lxstat64@plt+0x9f8>
   11674:	mov	r0, #0
   11678:	bl	10c5c <dcgettext@plt>
   1167c:	bl	11144 <__lxstat64@plt+0x320>
   11680:	add	r5, r5, r7
   11684:	add	r2, sp, #48	; 0x30
   11688:	ldr	r1, [r5, #4]
   1168c:	mov	r0, #3
   11690:	bl	10df4 <__xstat64@plt>
   11694:	cmp	r0, #0
   11698:	bne	1147c <__lxstat64@plt+0x658>
   1169c:	ldrd	r2, [sp, #48]	; 0x30
   116a0:	ldrd	r4, [sp, #152]	; 0x98
   116a4:	cmp	r5, r3
   116a8:	cmpeq	r4, r2
   116ac:	movne	r4, r0
   116b0:	bne	1147c <__lxstat64@plt+0x658>
   116b4:	ldrd	r2, [sp, #144]	; 0x90
   116b8:	ldrd	r0, [sp, #248]	; 0xf8
   116bc:	cmp	r1, r3
   116c0:	cmpeq	r0, r2
   116c4:	moveq	r4, #1
   116c8:	movne	r4, #0
   116cc:	b	1147c <__lxstat64@plt+0x658>
   116d0:	ldrb	r3, [r0, #2]
   116d4:	cmp	r3, #116	; 0x74
   116d8:	bne	113f8 <__lxstat64@plt+0x5d4>
   116dc:	ldrb	r3, [r0, #3]
   116e0:	cmp	r3, #0
   116e4:	bne	113f8 <__lxstat64@plt+0x5d4>
   116e8:	ldr	r2, [pc, #280]	; 11808 <__lxstat64@plt+0x9e4>
   116ec:	ldr	r3, [r2, #4]
   116f0:	add	r3, r3, #3
   116f4:	str	r3, [r2, #4]
   116f8:	orrs	r3, r8, r6
   116fc:	bne	11784 <__lxstat64@plt+0x960>
   11700:	add	r5, r5, r7
   11704:	mov	r1, sp
   11708:	ldr	r0, [r5, #-4]
   1170c:	bl	11104 <__lxstat64@plt+0x2e0>
   11710:	mov	r4, r0
   11714:	add	r1, sp, #24
   11718:	ldr	r0, [r5, #4]
   1171c:	bl	11104 <__lxstat64@plt+0x2e0>
   11720:	cmp	r0, #0
   11724:	moveq	r0, #0
   11728:	beq	11390 <__lxstat64@plt+0x56c>
   1172c:	cmp	r4, #0
   11730:	moveq	r0, #1
   11734:	beq	11390 <__lxstat64@plt+0x56c>
   11738:	ldr	r3, [sp]
   1173c:	ldr	r2, [sp, #24]
   11740:	cmp	r2, r3
   11744:	movlt	r0, #1
   11748:	movge	r0, #0
   1174c:	movgt	r3, #1
   11750:	movle	r3, #0
   11754:	sub	r3, r0, r3
   11758:	ldr	r2, [sp, #4]
   1175c:	ldr	r1, [sp, #28]
   11760:	cmp	r1, r2
   11764:	movlt	r0, #1
   11768:	movge	r0, #0
   1176c:	movgt	r2, #1
   11770:	movle	r2, #0
   11774:	sub	r0, r0, r2
   11778:	add	r0, r0, r3, lsl #1
   1177c:	lsr	r0, r0, #31
   11780:	b	11390 <__lxstat64@plt+0x56c>
   11784:	mov	r2, #5
   11788:	ldr	r1, [pc, #144]	; 11820 <__lxstat64@plt+0x9fc>
   1178c:	mov	r0, #0
   11790:	bl	10c5c <dcgettext@plt>
   11794:	bl	11144 <__lxstat64@plt+0x320>
   11798:	ldrb	r3, [r0, #1]
   1179c:	cmp	r3, #0
   117a0:	beq	117b8 <__lxstat64@plt+0x994>
   117a4:	cmp	r3, #61	; 0x3d
   117a8:	bne	11358 <__lxstat64@plt+0x534>
   117ac:	ldrb	r3, [r0, #2]
   117b0:	cmp	r3, #0
   117b4:	bne	11358 <__lxstat64@plt+0x534>
   117b8:	ldr	r6, [pc, #72]	; 11808 <__lxstat64@plt+0x9e4>
   117bc:	ldr	r4, [r6, #4]
   117c0:	add	r3, r5, r4, lsl #2
   117c4:	ldr	r1, [r3, #8]
   117c8:	ldr	r0, [r5, r4, lsl #2]
   117cc:	bl	10bfc <strcmp@plt>
   117d0:	clz	r0, r0
   117d4:	lsr	r0, r0, #5
   117d8:	add	r4, r4, #3
   117dc:	str	r4, [r6, #4]
   117e0:	b	11390 <__lxstat64@plt+0x56c>
   117e4:	bl	10e18 <abort@plt>
   117e8:	ldrb	r3, [r0, #3]
   117ec:	cmp	r3, #0
   117f0:	beq	11558 <__lxstat64@plt+0x734>
   117f4:	b	113f8 <__lxstat64@plt+0x5d4>
   117f8:	ldrb	r3, [r0, #3]
   117fc:	cmp	r3, #0
   11800:	beq	11558 <__lxstat64@plt+0x734>
   11804:	b	113f8 <__lxstat64@plt+0x5d4>
   11808:	andeq	r7, r2, ip, lsr r1
   1180c:	andeq	r5, r1, r8, lsr #28
   11810:	andeq	r5, r1, r0, lsr #27
   11814:	andeq	r5, r1, r4, asr #28
   11818:	strdeq	r5, [r1], -ip
   1181c:	andeq	r5, r1, r4, lsl lr
   11820:	andeq	r5, r1, ip, lsr #28
   11824:	push	{r4, r5, r6, lr}
   11828:	sub	sp, sp, #104	; 0x68
   1182c:	ldr	r3, [pc, #1684]	; 11ec8 <__lxstat64@plt+0x10a4>
   11830:	ldr	r4, [r3]
   11834:	ldr	r5, [r3, #4]
   11838:	ldr	r3, [r4, r5, lsl #2]
   1183c:	ldrb	r3, [r3, #1]
   11840:	sub	r3, r3, #71	; 0x47
   11844:	cmp	r3, #51	; 0x33
   11848:	ldrls	pc, [pc, r3, lsl #2]
   1184c:	b	11920 <__lxstat64@plt+0xafc>
   11850:	andeq	r1, r1, r0, ror #21
   11854:	andeq	r1, r1, r0, lsr #18
   11858:	andeq	r1, r1, r0, lsr #18
   1185c:	andeq	r1, r1, r0, lsr #18
   11860:	andeq	r1, r1, r0, lsr #18
   11864:	andeq	r1, r1, ip, lsr #26
   11868:	andeq	r1, r1, r0, lsr #18
   1186c:	strdeq	r1, [r1], -r0
   11870:	andeq	r1, r1, r0, ror sl
   11874:	andeq	r1, r1, r0, lsr #18
   11878:	andeq	r1, r1, r0, lsr #18
   1187c:	andeq	r1, r1, r0, lsr #18
   11880:	andeq	r1, r1, ip, lsl ip
   11884:	andeq	r1, r1, r0, lsr #18
   11888:	andeq	r1, r1, r0, lsr #18
   1188c:	andeq	r1, r1, r0, lsr #18
   11890:	andeq	r1, r1, r0, lsr #18
   11894:	andeq	r1, r1, r0, lsr #18
   11898:	andeq	r1, r1, r0, lsr #18
   1189c:	andeq	r1, r1, r0, lsr #18
   118a0:	andeq	r1, r1, r0, lsr #18
   118a4:	andeq	r1, r1, r0, lsr #18
   118a8:	andeq	r1, r1, r0, lsr #18
   118ac:	andeq	r1, r1, r0, lsr #18
   118b0:	andeq	r1, r1, r0, lsr #18
   118b4:	andeq	r1, r1, r0, lsr #18
   118b8:	andeq	r1, r1, r0, lsr #18
   118bc:	andeq	r1, r1, r4, lsr #25
   118c0:	andeq	r1, r1, r0, ror #24
   118c4:	muleq	r1, r4, fp
   118c8:	andeq	r1, r1, r8, asr #18
   118cc:	andeq	r1, r1, r0, asr fp
   118d0:	andeq	r1, r1, r8, lsr #27
   118d4:	andeq	r1, r1, ip, lsr #26
   118d8:	andeq	r1, r1, r0, lsr #18
   118dc:	andeq	r1, r1, r0, lsr #18
   118e0:	andeq	r1, r1, r0, ror #27
   118e4:	andeq	r1, r1, r0, lsr #18
   118e8:	andeq	r1, r1, r0, lsr #18
   118ec:	andeq	r1, r1, r0, lsl #29
   118f0:	andeq	r1, r1, r0, lsr #18
   118f4:	andeq	r1, r1, r8, ror #25
   118f8:	andeq	r1, r1, r0, lsr #18
   118fc:	andeq	r1, r1, r8, ror r9
   11900:	ldrdeq	r1, [r1], -r8
   11904:	andeq	r1, r1, r8, lsl lr
   11908:	andeq	r1, r1, r0, ror sp
   1190c:	andeq	r1, r1, r0, lsr #18
   11910:	andeq	r1, r1, r0, lsr #19
   11914:	andeq	r1, r1, r8, asr #19
   11918:	andeq	r1, r1, r0, lsr #18
   1191c:	andeq	r1, r1, r4, lsr #29
   11920:	mov	r2, #5
   11924:	ldr	r1, [pc, #1440]	; 11ecc <__lxstat64@plt+0x10a8>
   11928:	mov	r0, #0
   1192c:	bl	10c5c <dcgettext@plt>
   11930:	mov	r6, r0
   11934:	ldr	r0, [r4, r5, lsl #2]
   11938:	bl	146f8 <__lxstat64@plt+0x38d4>
   1193c:	mov	r1, r0
   11940:	mov	r0, r6
   11944:	bl	11144 <__lxstat64@plt+0x320>
   11948:	bl	112bc <__lxstat64@plt+0x498>
   1194c:	ldr	r3, [pc, #1396]	; 11ec8 <__lxstat64@plt+0x10a4>
   11950:	ldr	r3, [r3, #4]
   11954:	sub	r3, r3, #-1073741823	; 0xc0000001
   11958:	mov	r2, sp
   1195c:	ldr	r1, [r4, r3, lsl #2]
   11960:	mov	r0, #3
   11964:	bl	10df4 <__xstat64@plt>
   11968:	clz	r0, r0
   1196c:	lsr	r0, r0, #5
   11970:	add	sp, sp, #104	; 0x68
   11974:	pop	{r4, r5, r6, pc}
   11978:	bl	112bc <__lxstat64@plt+0x498>
   1197c:	ldr	r3, [pc, #1348]	; 11ec8 <__lxstat64@plt+0x10a4>
   11980:	ldr	r3, [r3, #4]
   11984:	sub	r3, r3, #-1073741823	; 0xc0000001
   11988:	mov	r1, #4
   1198c:	ldr	r0, [r4, r3, lsl #2]
   11990:	bl	10ddc <euidaccess@plt>
   11994:	clz	r0, r0
   11998:	lsr	r0, r0, #5
   1199c:	b	11970 <__lxstat64@plt+0xb4c>
   119a0:	bl	112bc <__lxstat64@plt+0x498>
   119a4:	ldr	r3, [pc, #1308]	; 11ec8 <__lxstat64@plt+0x10a4>
   119a8:	ldr	r3, [r3, #4]
   119ac:	sub	r3, r3, #-1073741823	; 0xc0000001
   119b0:	mov	r1, #2
   119b4:	ldr	r0, [r4, r3, lsl #2]
   119b8:	bl	10ddc <euidaccess@plt>
   119bc:	clz	r0, r0
   119c0:	lsr	r0, r0, #5
   119c4:	b	11970 <__lxstat64@plt+0xb4c>
   119c8:	bl	112bc <__lxstat64@plt+0x498>
   119cc:	ldr	r3, [pc, #1268]	; 11ec8 <__lxstat64@plt+0x10a4>
   119d0:	ldr	r3, [r3, #4]
   119d4:	sub	r3, r3, #-1073741823	; 0xc0000001
   119d8:	mov	r1, #1
   119dc:	ldr	r0, [r4, r3, lsl #2]
   119e0:	bl	10ddc <euidaccess@plt>
   119e4:	clz	r0, r0
   119e8:	lsr	r0, r0, #5
   119ec:	b	11970 <__lxstat64@plt+0xb4c>
   119f0:	bl	112bc <__lxstat64@plt+0x498>
   119f4:	ldr	r3, [pc, #1228]	; 11ec8 <__lxstat64@plt+0x10a4>
   119f8:	ldr	r3, [r3, #4]
   119fc:	sub	r3, r3, #-1073741823	; 0xc0000001
   11a00:	mov	r2, sp
   11a04:	ldr	r1, [r4, r3, lsl #2]
   11a08:	mov	r0, #3
   11a0c:	bl	10df4 <__xstat64@plt>
   11a10:	cmp	r0, #0
   11a14:	movne	r0, #0
   11a18:	bne	11970 <__lxstat64@plt+0xb4c>
   11a1c:	ldr	r3, [sp, #80]	; 0x50
   11a20:	ldr	r2, [sp, #72]	; 0x48
   11a24:	cmp	r2, r3
   11a28:	movlt	r0, #1
   11a2c:	movge	r0, #0
   11a30:	movgt	r3, #1
   11a34:	movle	r3, #0
   11a38:	sub	r3, r0, r3
   11a3c:	ldr	r2, [sp, #84]	; 0x54
   11a40:	ldr	r1, [sp, #76]	; 0x4c
   11a44:	cmp	r1, r2
   11a48:	movlt	r0, #1
   11a4c:	movge	r0, #0
   11a50:	movgt	r2, #1
   11a54:	movle	r2, #0
   11a58:	sub	r0, r0, r2
   11a5c:	add	r0, r0, r3, lsl #1
   11a60:	cmp	r0, #0
   11a64:	movle	r0, #0
   11a68:	movgt	r0, #1
   11a6c:	b	11970 <__lxstat64@plt+0xb4c>
   11a70:	bl	112bc <__lxstat64@plt+0x498>
   11a74:	ldr	r3, [pc, #1100]	; 11ec8 <__lxstat64@plt+0x10a4>
   11a78:	ldr	r3, [r3, #4]
   11a7c:	sub	r3, r3, #-1073741823	; 0xc0000001
   11a80:	mov	r2, sp
   11a84:	ldr	r1, [r4, r3, lsl #2]
   11a88:	mov	r0, #3
   11a8c:	bl	10df4 <__xstat64@plt>
   11a90:	subs	r4, r0, #0
   11a94:	movne	r0, #0
   11a98:	bne	11970 <__lxstat64@plt+0xb4c>
   11a9c:	bl	10d4c <__errno_location@plt>
   11aa0:	mov	r5, r0
   11aa4:	mov	r3, #0
   11aa8:	str	r3, [r0]
   11aac:	bl	10c80 <geteuid@plt>
   11ab0:	cmn	r0, #1
   11ab4:	beq	11ad0 <__lxstat64@plt+0xcac>
   11ab8:	ldr	r4, [sp, #24]
   11abc:	cmp	r4, r0
   11ac0:	movne	r4, #0
   11ac4:	moveq	r4, #1
   11ac8:	and	r0, r4, #1
   11acc:	b	11970 <__lxstat64@plt+0xb4c>
   11ad0:	ldr	r3, [r5]
   11ad4:	cmp	r3, #0
   11ad8:	bne	11ac8 <__lxstat64@plt+0xca4>
   11adc:	b	11ab8 <__lxstat64@plt+0xc94>
   11ae0:	bl	112bc <__lxstat64@plt+0x498>
   11ae4:	ldr	r3, [pc, #988]	; 11ec8 <__lxstat64@plt+0x10a4>
   11ae8:	ldr	r3, [r3, #4]
   11aec:	sub	r3, r3, #-1073741823	; 0xc0000001
   11af0:	mov	r2, sp
   11af4:	ldr	r1, [r4, r3, lsl #2]
   11af8:	mov	r0, #3
   11afc:	bl	10df4 <__xstat64@plt>
   11b00:	subs	r4, r0, #0
   11b04:	movne	r0, #0
   11b08:	bne	11970 <__lxstat64@plt+0xb4c>
   11b0c:	bl	10d4c <__errno_location@plt>
   11b10:	mov	r5, r0
   11b14:	mov	r3, #0
   11b18:	str	r3, [r0]
   11b1c:	bl	10c98 <getegid@plt>
   11b20:	cmn	r0, #1
   11b24:	beq	11b40 <__lxstat64@plt+0xd1c>
   11b28:	ldr	r4, [sp, #28]
   11b2c:	cmp	r4, r0
   11b30:	movne	r4, #0
   11b34:	moveq	r4, #1
   11b38:	and	r0, r4, #1
   11b3c:	b	11970 <__lxstat64@plt+0xb4c>
   11b40:	ldr	r3, [r5]
   11b44:	cmp	r3, #0
   11b48:	bne	11b38 <__lxstat64@plt+0xd14>
   11b4c:	b	11b28 <__lxstat64@plt+0xd04>
   11b50:	bl	112bc <__lxstat64@plt+0x498>
   11b54:	ldr	r3, [pc, #876]	; 11ec8 <__lxstat64@plt+0x10a4>
   11b58:	ldr	r3, [r3, #4]
   11b5c:	sub	r3, r3, #-1073741823	; 0xc0000001
   11b60:	mov	r2, sp
   11b64:	ldr	r1, [r4, r3, lsl #2]
   11b68:	mov	r0, #3
   11b6c:	bl	10df4 <__xstat64@plt>
   11b70:	cmp	r0, #0
   11b74:	movne	r0, #0
   11b78:	bne	11970 <__lxstat64@plt+0xb4c>
   11b7c:	ldr	r0, [sp, #16]
   11b80:	and	r0, r0, #61440	; 0xf000
   11b84:	cmp	r0, #32768	; 0x8000
   11b88:	movne	r0, #0
   11b8c:	moveq	r0, #1
   11b90:	b	11970 <__lxstat64@plt+0xb4c>
   11b94:	bl	112bc <__lxstat64@plt+0x498>
   11b98:	ldr	r3, [pc, #808]	; 11ec8 <__lxstat64@plt+0x10a4>
   11b9c:	ldr	r3, [r3, #4]
   11ba0:	sub	r3, r3, #-1073741823	; 0xc0000001
   11ba4:	mov	r2, sp
   11ba8:	ldr	r1, [r4, r3, lsl #2]
   11bac:	mov	r0, #3
   11bb0:	bl	10df4 <__xstat64@plt>
   11bb4:	cmp	r0, #0
   11bb8:	movne	r0, #0
   11bbc:	bne	11970 <__lxstat64@plt+0xb4c>
   11bc0:	ldr	r0, [sp, #16]
   11bc4:	and	r0, r0, #61440	; 0xf000
   11bc8:	cmp	r0, #16384	; 0x4000
   11bcc:	movne	r0, #0
   11bd0:	moveq	r0, #1
   11bd4:	b	11970 <__lxstat64@plt+0xb4c>
   11bd8:	bl	112bc <__lxstat64@plt+0x498>
   11bdc:	ldr	r3, [pc, #740]	; 11ec8 <__lxstat64@plt+0x10a4>
   11be0:	ldr	r3, [r3, #4]
   11be4:	sub	r3, r3, #-1073741823	; 0xc0000001
   11be8:	mov	r2, sp
   11bec:	ldr	r1, [r4, r3, lsl #2]
   11bf0:	mov	r0, #3
   11bf4:	bl	10df4 <__xstat64@plt>
   11bf8:	cmp	r0, #0
   11bfc:	movne	r0, #0
   11c00:	bne	11970 <__lxstat64@plt+0xb4c>
   11c04:	ldrd	r2, [sp, #48]	; 0x30
   11c08:	cmp	r2, #1
   11c0c:	sbcs	r3, r3, #0
   11c10:	movge	r0, #1
   11c14:	movlt	r0, #0
   11c18:	b	11970 <__lxstat64@plt+0xb4c>
   11c1c:	bl	112bc <__lxstat64@plt+0x498>
   11c20:	ldr	r3, [pc, #672]	; 11ec8 <__lxstat64@plt+0x10a4>
   11c24:	ldr	r3, [r3, #4]
   11c28:	sub	r3, r3, #-1073741823	; 0xc0000001
   11c2c:	mov	r2, sp
   11c30:	ldr	r1, [r4, r3, lsl #2]
   11c34:	mov	r0, #3
   11c38:	bl	10df4 <__xstat64@plt>
   11c3c:	cmp	r0, #0
   11c40:	movne	r0, #0
   11c44:	bne	11970 <__lxstat64@plt+0xb4c>
   11c48:	ldr	r0, [sp, #16]
   11c4c:	and	r0, r0, #61440	; 0xf000
   11c50:	cmp	r0, #49152	; 0xc000
   11c54:	movne	r0, #0
   11c58:	moveq	r0, #1
   11c5c:	b	11970 <__lxstat64@plt+0xb4c>
   11c60:	bl	112bc <__lxstat64@plt+0x498>
   11c64:	ldr	r3, [pc, #604]	; 11ec8 <__lxstat64@plt+0x10a4>
   11c68:	ldr	r3, [r3, #4]
   11c6c:	sub	r3, r3, #-1073741823	; 0xc0000001
   11c70:	mov	r2, sp
   11c74:	ldr	r1, [r4, r3, lsl #2]
   11c78:	mov	r0, #3
   11c7c:	bl	10df4 <__xstat64@plt>
   11c80:	cmp	r0, #0
   11c84:	movne	r0, #0
   11c88:	bne	11970 <__lxstat64@plt+0xb4c>
   11c8c:	ldr	r0, [sp, #16]
   11c90:	and	r0, r0, #61440	; 0xf000
   11c94:	cmp	r0, #8192	; 0x2000
   11c98:	movne	r0, #0
   11c9c:	moveq	r0, #1
   11ca0:	b	11970 <__lxstat64@plt+0xb4c>
   11ca4:	bl	112bc <__lxstat64@plt+0x498>
   11ca8:	ldr	r3, [pc, #536]	; 11ec8 <__lxstat64@plt+0x10a4>
   11cac:	ldr	r3, [r3, #4]
   11cb0:	sub	r3, r3, #-1073741823	; 0xc0000001
   11cb4:	mov	r2, sp
   11cb8:	ldr	r1, [r4, r3, lsl #2]
   11cbc:	mov	r0, #3
   11cc0:	bl	10df4 <__xstat64@plt>
   11cc4:	cmp	r0, #0
   11cc8:	movne	r0, #0
   11ccc:	bne	11970 <__lxstat64@plt+0xb4c>
   11cd0:	ldr	r0, [sp, #16]
   11cd4:	and	r0, r0, #61440	; 0xf000
   11cd8:	cmp	r0, #24576	; 0x6000
   11cdc:	movne	r0, #0
   11ce0:	moveq	r0, #1
   11ce4:	b	11970 <__lxstat64@plt+0xb4c>
   11ce8:	bl	112bc <__lxstat64@plt+0x498>
   11cec:	ldr	r3, [pc, #468]	; 11ec8 <__lxstat64@plt+0x10a4>
   11cf0:	ldr	r3, [r3, #4]
   11cf4:	sub	r3, r3, #-1073741823	; 0xc0000001
   11cf8:	mov	r2, sp
   11cfc:	ldr	r1, [r4, r3, lsl #2]
   11d00:	mov	r0, #3
   11d04:	bl	10df4 <__xstat64@plt>
   11d08:	cmp	r0, #0
   11d0c:	movne	r0, #0
   11d10:	bne	11970 <__lxstat64@plt+0xb4c>
   11d14:	ldr	r0, [sp, #16]
   11d18:	and	r0, r0, #61440	; 0xf000
   11d1c:	cmp	r0, #4096	; 0x1000
   11d20:	movne	r0, #0
   11d24:	moveq	r0, #1
   11d28:	b	11970 <__lxstat64@plt+0xb4c>
   11d2c:	bl	112bc <__lxstat64@plt+0x498>
   11d30:	ldr	r3, [pc, #400]	; 11ec8 <__lxstat64@plt+0x10a4>
   11d34:	ldr	r3, [r3, #4]
   11d38:	sub	r3, r3, #-1073741823	; 0xc0000001
   11d3c:	mov	r2, sp
   11d40:	ldr	r1, [r4, r3, lsl #2]
   11d44:	mov	r0, #3
   11d48:	bl	10e24 <__lxstat64@plt>
   11d4c:	cmp	r0, #0
   11d50:	movne	r0, #0
   11d54:	bne	11970 <__lxstat64@plt+0xb4c>
   11d58:	ldr	r0, [sp, #16]
   11d5c:	and	r0, r0, #61440	; 0xf000
   11d60:	cmp	r0, #40960	; 0xa000
   11d64:	movne	r0, #0
   11d68:	moveq	r0, #1
   11d6c:	b	11970 <__lxstat64@plt+0xb4c>
   11d70:	bl	112bc <__lxstat64@plt+0x498>
   11d74:	ldr	r3, [pc, #332]	; 11ec8 <__lxstat64@plt+0x10a4>
   11d78:	ldr	r3, [r3, #4]
   11d7c:	sub	r3, r3, #-1073741823	; 0xc0000001
   11d80:	mov	r2, sp
   11d84:	ldr	r1, [r4, r3, lsl #2]
   11d88:	mov	r0, #3
   11d8c:	bl	10df4 <__xstat64@plt>
   11d90:	cmp	r0, #0
   11d94:	ldreq	r0, [sp, #16]
   11d98:	lsreq	r0, r0, #11
   11d9c:	andeq	r0, r0, #1
   11da0:	movne	r0, #0
   11da4:	b	11970 <__lxstat64@plt+0xb4c>
   11da8:	bl	112bc <__lxstat64@plt+0x498>
   11dac:	ldr	r3, [pc, #276]	; 11ec8 <__lxstat64@plt+0x10a4>
   11db0:	ldr	r3, [r3, #4]
   11db4:	sub	r3, r3, #-1073741823	; 0xc0000001
   11db8:	mov	r2, sp
   11dbc:	ldr	r1, [r4, r3, lsl #2]
   11dc0:	mov	r0, #3
   11dc4:	bl	10df4 <__xstat64@plt>
   11dc8:	cmp	r0, #0
   11dcc:	ldreq	r0, [sp, #16]
   11dd0:	lsreq	r0, r0, #10
   11dd4:	andeq	r0, r0, #1
   11dd8:	movne	r0, #0
   11ddc:	b	11970 <__lxstat64@plt+0xb4c>
   11de0:	bl	112bc <__lxstat64@plt+0x498>
   11de4:	ldr	r3, [pc, #220]	; 11ec8 <__lxstat64@plt+0x10a4>
   11de8:	ldr	r3, [r3, #4]
   11dec:	sub	r3, r3, #-1073741823	; 0xc0000001
   11df0:	mov	r2, sp
   11df4:	ldr	r1, [r4, r3, lsl #2]
   11df8:	mov	r0, #3
   11dfc:	bl	10df4 <__xstat64@plt>
   11e00:	cmp	r0, #0
   11e04:	ldreq	r0, [sp, #16]
   11e08:	lsreq	r0, r0, #9
   11e0c:	andeq	r0, r0, #1
   11e10:	movne	r0, #0
   11e14:	b	11970 <__lxstat64@plt+0xb4c>
   11e18:	bl	112bc <__lxstat64@plt+0x498>
   11e1c:	ldr	r3, [pc, #164]	; 11ec8 <__lxstat64@plt+0x10a4>
   11e20:	ldr	r3, [r3, #4]
   11e24:	sub	r3, r3, #-1073741823	; 0xc0000001
   11e28:	ldr	r0, [r4, r3, lsl #2]
   11e2c:	bl	11170 <__lxstat64@plt+0x34c>
   11e30:	mov	r5, r0
   11e34:	bl	10d4c <__errno_location@plt>
   11e38:	mov	r4, r0
   11e3c:	mov	r1, #0
   11e40:	str	r1, [r0]
   11e44:	mov	r2, #10
   11e48:	mov	r0, r5
   11e4c:	bl	10c08 <strtol@plt>
   11e50:	ldr	r3, [r4]
   11e54:	subs	r3, r3, #34	; 0x22
   11e58:	movne	r3, #1
   11e5c:	cmp	r0, #0
   11e60:	movlt	r3, #0
   11e64:	cmp	r3, #0
   11e68:	moveq	r0, #0
   11e6c:	beq	11970 <__lxstat64@plt+0xb4c>
   11e70:	bl	10e00 <isatty@plt>
   11e74:	adds	r0, r0, #0
   11e78:	movne	r0, #1
   11e7c:	b	11970 <__lxstat64@plt+0xb4c>
   11e80:	bl	112bc <__lxstat64@plt+0x498>
   11e84:	ldr	r3, [pc, #60]	; 11ec8 <__lxstat64@plt+0x10a4>
   11e88:	ldr	r3, [r3, #4]
   11e8c:	sub	r3, r3, #-1073741823	; 0xc0000001
   11e90:	ldr	r3, [r4, r3, lsl #2]
   11e94:	ldrb	r0, [r3]
   11e98:	adds	r0, r0, #0
   11e9c:	movne	r0, #1
   11ea0:	b	11970 <__lxstat64@plt+0xb4c>
   11ea4:	bl	112bc <__lxstat64@plt+0x498>
   11ea8:	ldr	r3, [pc, #24]	; 11ec8 <__lxstat64@plt+0x10a4>
   11eac:	ldr	r3, [r3, #4]
   11eb0:	sub	r3, r3, #-1073741823	; 0xc0000001
   11eb4:	ldr	r3, [r4, r3, lsl #2]
   11eb8:	ldrb	r0, [r3]
   11ebc:	clz	r0, r0
   11ec0:	lsr	r0, r0, #5
   11ec4:	b	11970 <__lxstat64@plt+0xb4c>
   11ec8:	andeq	r7, r2, ip, lsr r1
   11ecc:	andeq	r5, r1, r0, ror #28
   11ed0:	push	{r4, lr}
   11ed4:	ldr	r3, [pc, #96]	; 11f3c <__lxstat64@plt+0x1118>
   11ed8:	ldr	r2, [r3, #4]
   11edc:	ldr	r3, [r3]
   11ee0:	ldr	r4, [r3, r2, lsl #2]
   11ee4:	ldr	r1, [pc, #84]	; 11f40 <__lxstat64@plt+0x111c>
   11ee8:	mov	r0, r4
   11eec:	bl	10bfc <strcmp@plt>
   11ef0:	cmp	r0, #0
   11ef4:	beq	11f24 <__lxstat64@plt+0x1100>
   11ef8:	ldrb	r3, [r4]
   11efc:	cmp	r3, #45	; 0x2d
   11f00:	bne	11f38 <__lxstat64@plt+0x1114>
   11f04:	ldrb	r3, [r4, #1]
   11f08:	cmp	r3, #0
   11f0c:	beq	11f38 <__lxstat64@plt+0x1114>
   11f10:	ldrb	r3, [r4, #2]
   11f14:	cmp	r3, #0
   11f18:	bne	11f38 <__lxstat64@plt+0x1114>
   11f1c:	bl	11824 <__lxstat64@plt+0xa00>
   11f20:	pop	{r4, pc}
   11f24:	bl	11288 <__lxstat64@plt+0x464>
   11f28:	bl	10f58 <__lxstat64@plt+0x134>
   11f2c:	eor	r0, r0, #1
   11f30:	uxtb	r0, r0
   11f34:	pop	{r4, pc}
   11f38:	bl	11244 <__lxstat64@plt+0x420>
   11f3c:	andeq	r7, r2, ip, lsr r1
   11f40:	andeq	r5, r1, ip, ror lr
   11f44:	push	{r4, r5, r6, lr}
   11f48:	sub	r3, r0, #1
   11f4c:	cmp	r3, #3
   11f50:	ldrls	pc, [pc, r3, lsl #2]
   11f54:	b	12010 <__lxstat64@plt+0x11ec>
   11f58:	andeq	r1, r1, r8, ror #30
   11f5c:	andeq	r1, r1, r4, ror pc
   11f60:	andeq	r1, r1, r0, lsl #31
   11f64:	andeq	r1, r1, ip, lsl #31
   11f68:	bl	10f58 <__lxstat64@plt+0x134>
   11f6c:	mov	r4, r0
   11f70:	b	12034 <__lxstat64@plt+0x1210>
   11f74:	bl	11ed0 <__lxstat64@plt+0x10ac>
   11f78:	mov	r4, r0
   11f7c:	b	12034 <__lxstat64@plt+0x1210>
   11f80:	bl	12378 <__lxstat64@plt+0x1554>
   11f84:	mov	r4, r0
   11f88:	b	12034 <__lxstat64@plt+0x1210>
   11f8c:	ldr	r3, [pc, #176]	; 12044 <__lxstat64@plt+0x1220>
   11f90:	ldr	r4, [r3]
   11f94:	ldr	r3, [r3, #4]
   11f98:	lsl	r6, r3, #2
   11f9c:	ldr	r5, [r4, r3, lsl #2]
   11fa0:	ldr	r1, [pc, #160]	; 12048 <__lxstat64@plt+0x1224>
   11fa4:	mov	r0, r5
   11fa8:	bl	10bfc <strcmp@plt>
   11fac:	cmp	r0, #0
   11fb0:	beq	11ff8 <__lxstat64@plt+0x11d4>
   11fb4:	ldr	r1, [pc, #144]	; 1204c <__lxstat64@plt+0x1228>
   11fb8:	mov	r0, r5
   11fbc:	bl	10bfc <strcmp@plt>
   11fc0:	cmp	r0, #0
   11fc4:	bne	12018 <__lxstat64@plt+0x11f4>
   11fc8:	add	r4, r4, r6
   11fcc:	ldr	r1, [pc, #124]	; 12050 <__lxstat64@plt+0x122c>
   11fd0:	ldr	r0, [r4, #12]
   11fd4:	bl	10bfc <strcmp@plt>
   11fd8:	cmp	r0, #0
   11fdc:	bne	12018 <__lxstat64@plt+0x11f4>
   11fe0:	bl	11288 <__lxstat64@plt+0x464>
   11fe4:	bl	11ed0 <__lxstat64@plt+0x10ac>
   11fe8:	mov	r4, r0
   11fec:	mov	r0, #0
   11ff0:	bl	11288 <__lxstat64@plt+0x464>
   11ff4:	b	12034 <__lxstat64@plt+0x1210>
   11ff8:	mov	r0, #1
   11ffc:	bl	11288 <__lxstat64@plt+0x464>
   12000:	bl	12378 <__lxstat64@plt+0x1554>
   12004:	eor	r0, r0, #1
   12008:	uxtb	r4, r0
   1200c:	b	12034 <__lxstat64@plt+0x1210>
   12010:	cmp	r0, #0
   12014:	ble	1203c <__lxstat64@plt+0x1218>
   12018:	ldr	r3, [pc, #36]	; 12044 <__lxstat64@plt+0x1220>
   1201c:	ldr	r2, [r3, #4]
   12020:	ldr	r3, [r3, #8]
   12024:	cmp	r2, r3
   12028:	bge	12040 <__lxstat64@plt+0x121c>
   1202c:	bl	12054 <__lxstat64@plt+0x1230>
   12030:	mov	r4, r0
   12034:	mov	r0, r4
   12038:	pop	{r4, r5, r6, pc}
   1203c:	bl	10e18 <abort@plt>
   12040:	bl	11244 <__lxstat64@plt+0x420>
   12044:	andeq	r7, r2, ip, lsr r1
   12048:	andeq	r5, r1, ip, ror lr
   1204c:	andeq	r5, r1, r0, lsl #29
   12050:	andeq	r5, r1, r4, lsl #29
   12054:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12058:	sub	sp, sp, #12
   1205c:	mov	r3, #0
   12060:	str	r3, [sp, #4]
   12064:	ldr	r6, [pc, #752]	; 1235c <__lxstat64@plt+0x1538>
   12068:	b	1234c <__lxstat64@plt+0x1528>
   1206c:	ldrb	r2, [r9, #1]
   12070:	cmp	r2, #0
   12074:	bne	121f0 <__lxstat64@plt+0x13cc>
   12078:	mov	r0, #1
   1207c:	bl	11288 <__lxstat64@plt+0x464>
   12080:	ldr	r9, [r6, #4]
   12084:	add	r3, r9, #1
   12088:	cmp	r3, r7
   1208c:	bge	12114 <__lxstat64@plt+0x12f0>
   12090:	mov	sl, r9
   12094:	add	r5, r5, r9, lsl #2
   12098:	mov	r8, #1
   1209c:	ldr	r1, [pc, #700]	; 12360 <__lxstat64@plt+0x153c>
   120a0:	ldr	r0, [r5, #4]!
   120a4:	bl	10bfc <strcmp@plt>
   120a8:	cmp	r0, #0
   120ac:	beq	120d0 <__lxstat64@plt+0x12ac>
   120b0:	cmp	r8, #4
   120b4:	beq	120cc <__lxstat64@plt+0x12a8>
   120b8:	add	r8, r8, #1
   120bc:	add	r3, r8, sl
   120c0:	cmp	r7, r3
   120c4:	bgt	1209c <__lxstat64@plt+0x1278>
   120c8:	b	120d0 <__lxstat64@plt+0x12ac>
   120cc:	sub	r8, r7, r9
   120d0:	mov	r0, r8
   120d4:	bl	11f44 <__lxstat64@plt+0x1120>
   120d8:	mov	r8, r0
   120dc:	ldr	r2, [r6, #4]
   120e0:	ldr	r3, [r6]
   120e4:	ldr	r3, [r3, r2, lsl #2]
   120e8:	cmp	r3, #0
   120ec:	beq	1211c <__lxstat64@plt+0x12f8>
   120f0:	ldrb	r2, [r3]
   120f4:	cmp	r2, #41	; 0x29
   120f8:	bne	12144 <__lxstat64@plt+0x1320>
   120fc:	ldrb	r3, [r3, #1]
   12100:	cmp	r3, #0
   12104:	bne	12144 <__lxstat64@plt+0x1320>
   12108:	mov	r0, #0
   1210c:	bl	11288 <__lxstat64@plt+0x464>
   12110:	b	12258 <__lxstat64@plt+0x1434>
   12114:	mov	r8, #1
   12118:	b	120d0 <__lxstat64@plt+0x12ac>
   1211c:	mov	r2, #5
   12120:	ldr	r1, [pc, #572]	; 12364 <__lxstat64@plt+0x1540>
   12124:	mov	r0, #0
   12128:	bl	10c5c <dcgettext@plt>
   1212c:	mov	r4, r0
   12130:	ldr	r0, [pc, #552]	; 12360 <__lxstat64@plt+0x153c>
   12134:	bl	146f8 <__lxstat64@plt+0x38d4>
   12138:	mov	r1, r0
   1213c:	mov	r0, r4
   12140:	bl	11144 <__lxstat64@plt+0x320>
   12144:	mov	r2, #5
   12148:	ldr	r1, [pc, #536]	; 12368 <__lxstat64@plt+0x1544>
   1214c:	mov	r0, #0
   12150:	bl	10c5c <dcgettext@plt>
   12154:	mov	r4, r0
   12158:	ldr	r1, [pc, #512]	; 12360 <__lxstat64@plt+0x153c>
   1215c:	mov	r0, #0
   12160:	bl	146e8 <__lxstat64@plt+0x38c4>
   12164:	mov	r5, r0
   12168:	ldr	r3, [pc, #492]	; 1235c <__lxstat64@plt+0x1538>
   1216c:	ldr	r2, [r3, #4]
   12170:	ldr	r3, [r3]
   12174:	ldr	r1, [r3, r2, lsl #2]
   12178:	mov	r0, #1
   1217c:	bl	146e8 <__lxstat64@plt+0x38c4>
   12180:	mov	r2, r0
   12184:	mov	r1, r5
   12188:	mov	r0, r4
   1218c:	bl	11144 <__lxstat64@plt+0x320>
   12190:	mov	r0, #1
   12194:	bl	112e0 <__lxstat64@plt+0x4bc>
   12198:	mov	r8, r0
   1219c:	b	12258 <__lxstat64@plt+0x1434>
   121a0:	mov	r0, #0
   121a4:	bl	112e0 <__lxstat64@plt+0x4bc>
   121a8:	mov	r8, r0
   121ac:	b	12258 <__lxstat64@plt+0x1434>
   121b0:	ldrb	r3, [r9, #1]
   121b4:	cmp	r3, #0
   121b8:	beq	12248 <__lxstat64@plt+0x1424>
   121bc:	ldrb	r3, [r9, #2]
   121c0:	cmp	r3, #0
   121c4:	bne	12248 <__lxstat64@plt+0x1424>
   121c8:	bl	11824 <__lxstat64@plt+0xa00>
   121cc:	mov	r8, r0
   121d0:	b	12258 <__lxstat64@plt+0x1434>
   121d4:	bl	11244 <__lxstat64@plt+0x420>
   121d8:	mov	r4, #0
   121dc:	lsl	sl, r3, #2
   121e0:	ldr	r9, [r5, r3, lsl #2]
   121e4:	ldrb	r8, [r9]
   121e8:	cmp	r8, #40	; 0x28
   121ec:	beq	1206c <__lxstat64@plt+0x1248>
   121f0:	sub	r7, r7, r3
   121f4:	cmp	r7, #3
   121f8:	ble	12224 <__lxstat64@plt+0x1400>
   121fc:	ldr	r1, [pc, #360]	; 1236c <__lxstat64@plt+0x1548>
   12200:	mov	r0, r9
   12204:	bl	10bfc <strcmp@plt>
   12208:	cmp	r0, #0
   1220c:	bne	12224 <__lxstat64@plt+0x1400>
   12210:	add	r3, r5, sl
   12214:	ldr	r0, [r3, #8]
   12218:	bl	10f84 <__lxstat64@plt+0x160>
   1221c:	cmp	r0, #0
   12220:	bne	12190 <__lxstat64@plt+0x136c>
   12224:	cmp	r7, #2
   12228:	ble	12240 <__lxstat64@plt+0x141c>
   1222c:	add	r5, r5, sl
   12230:	ldr	r0, [r5, #4]
   12234:	bl	10f84 <__lxstat64@plt+0x160>
   12238:	cmp	r0, #0
   1223c:	bne	121a0 <__lxstat64@plt+0x137c>
   12240:	cmp	r8, #45	; 0x2d
   12244:	beq	121b0 <__lxstat64@plt+0x138c>
   12248:	adds	r8, r8, #0
   1224c:	movne	r8, #1
   12250:	mov	r0, #0
   12254:	bl	11288 <__lxstat64@plt+0x464>
   12258:	cmp	r8, r4
   1225c:	moveq	fp, #0
   12260:	andne	fp, fp, #1
   12264:	ldr	r3, [r6, #4]
   12268:	ldr	r2, [r6, #8]
   1226c:	cmp	r3, r2
   12270:	bge	1230c <__lxstat64@plt+0x14e8>
   12274:	ldr	r2, [r6]
   12278:	ldr	r4, [r2, r3, lsl #2]
   1227c:	ldr	r1, [pc, #236]	; 12370 <__lxstat64@plt+0x154c>
   12280:	mov	r0, r4
   12284:	bl	10bfc <strcmp@plt>
   12288:	cmp	r0, #0
   1228c:	bne	12324 <__lxstat64@plt+0x1500>
   12290:	bl	11288 <__lxstat64@plt+0x464>
   12294:	ldr	r3, [r6, #4]
   12298:	ldr	r7, [r6, #8]
   1229c:	cmp	r3, r7
   122a0:	bge	121d4 <__lxstat64@plt+0x13b0>
   122a4:	ldr	r5, [r6]
   122a8:	ldr	r2, [r5, r3, lsl #2]
   122ac:	ldrb	r1, [r2]
   122b0:	cmp	r1, #33	; 0x21
   122b4:	bne	121d8 <__lxstat64@plt+0x13b4>
   122b8:	ldrb	r2, [r2, #1]
   122bc:	cmp	r2, #0
   122c0:	bne	12354 <__lxstat64@plt+0x1530>
   122c4:	mov	r4, #0
   122c8:	mov	r0, #1
   122cc:	bl	11288 <__lxstat64@plt+0x464>
   122d0:	eor	r4, r4, #1
   122d4:	ldr	r3, [r6, #4]
   122d8:	cmp	r3, r7
   122dc:	bge	121d4 <__lxstat64@plt+0x13b0>
   122e0:	ldr	r2, [r5, r3, lsl #2]
   122e4:	ldrb	r1, [r2]
   122e8:	cmp	r1, #33	; 0x21
   122ec:	bne	121dc <__lxstat64@plt+0x13b8>
   122f0:	ldrb	r2, [r2, #1]
   122f4:	cmp	r2, #0
   122f8:	beq	122c8 <__lxstat64@plt+0x14a4>
   122fc:	lsl	sl, r3, #2
   12300:	ldr	r9, [r5, r3, lsl #2]
   12304:	ldrb	r8, [r9]
   12308:	b	121f0 <__lxstat64@plt+0x13cc>
   1230c:	ldr	r3, [sp, #4]
   12310:	orr	r3, r3, fp
   12314:	str	r3, [sp, #4]
   12318:	ldr	r0, [sp, #4]
   1231c:	add	sp, sp, #12
   12320:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12324:	ldr	r3, [sp, #4]
   12328:	orr	r3, r3, fp
   1232c:	str	r3, [sp, #4]
   12330:	ldr	r1, [pc, #60]	; 12374 <__lxstat64@plt+0x1550>
   12334:	mov	r0, r4
   12338:	bl	10bfc <strcmp@plt>
   1233c:	cmp	r0, #0
   12340:	bne	12318 <__lxstat64@plt+0x14f4>
   12344:	mov	r0, #0
   12348:	bl	11288 <__lxstat64@plt+0x464>
   1234c:	mov	fp, #1
   12350:	b	12294 <__lxstat64@plt+0x1470>
   12354:	mov	r4, #0
   12358:	b	122fc <__lxstat64@plt+0x14d8>
   1235c:	andeq	r7, r2, ip, lsr r1
   12360:	andeq	r5, r1, r4, lsl #29
   12364:	andeq	r5, r1, r8, lsl #29
   12368:	muleq	r1, r4, lr
   1236c:	andeq	r5, r1, r8, lsr #28
   12370:	andeq	r5, r1, ip, lsr #29
   12374:			; <UNDEFINED> instruction: 0x00015eb0
   12378:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1237c:	ldr	r3, [pc, #284]	; 124a0 <__lxstat64@plt+0x167c>
   12380:	ldr	r4, [r3]
   12384:	ldr	r8, [r3, #4]
   12388:	add	r6, r8, #1
   1238c:	ldr	r5, [r4, r6, lsl #2]
   12390:	mov	r0, r5
   12394:	bl	10f84 <__lxstat64@plt+0x160>
   12398:	cmp	r0, #0
   1239c:	bne	12434 <__lxstat64@plt+0x1610>
   123a0:	lsl	r7, r6, #2
   123a4:	add	r3, r4, r7
   123a8:	ldr	r9, [r3, #-4]
   123ac:	ldr	r1, [pc, #240]	; 124a4 <__lxstat64@plt+0x1680>
   123b0:	mov	r0, r9
   123b4:	bl	10bfc <strcmp@plt>
   123b8:	cmp	r0, #0
   123bc:	beq	12444 <__lxstat64@plt+0x1620>
   123c0:	ldr	r1, [pc, #224]	; 124a8 <__lxstat64@plt+0x1684>
   123c4:	mov	r0, r9
   123c8:	bl	10bfc <strcmp@plt>
   123cc:	cmp	r0, #0
   123d0:	bne	123ec <__lxstat64@plt+0x15c8>
   123d4:	add	r7, r4, r7
   123d8:	ldr	r1, [pc, #204]	; 124ac <__lxstat64@plt+0x1688>
   123dc:	ldr	r0, [r7, #4]
   123e0:	bl	10bfc <strcmp@plt>
   123e4:	cmp	r0, #0
   123e8:	beq	1245c <__lxstat64@plt+0x1638>
   123ec:	ldr	r1, [pc, #188]	; 124b0 <__lxstat64@plt+0x168c>
   123f0:	mov	r0, r5
   123f4:	bl	10bfc <strcmp@plt>
   123f8:	cmp	r0, #0
   123fc:	beq	12414 <__lxstat64@plt+0x15f0>
   12400:	ldr	r1, [pc, #172]	; 124b4 <__lxstat64@plt+0x1690>
   12404:	mov	r0, r5
   12408:	bl	10bfc <strcmp@plt>
   1240c:	cmp	r0, #0
   12410:	bne	12478 <__lxstat64@plt+0x1654>
   12414:	ldr	r3, [pc, #132]	; 124a0 <__lxstat64@plt+0x167c>
   12418:	ldr	r3, [r3, #8]
   1241c:	cmp	r8, r3
   12420:	bge	12474 <__lxstat64@plt+0x1650>
   12424:	bl	12054 <__lxstat64@plt+0x1230>
   12428:	mov	r4, r0
   1242c:	mov	r0, r4
   12430:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   12434:	mov	r0, #0
   12438:	bl	112e0 <__lxstat64@plt+0x4bc>
   1243c:	mov	r4, r0
   12440:	b	1242c <__lxstat64@plt+0x1608>
   12444:	mov	r0, #1
   12448:	bl	11288 <__lxstat64@plt+0x464>
   1244c:	bl	11ed0 <__lxstat64@plt+0x10ac>
   12450:	eor	r0, r0, #1
   12454:	uxtb	r4, r0
   12458:	b	1242c <__lxstat64@plt+0x1608>
   1245c:	bl	11288 <__lxstat64@plt+0x464>
   12460:	bl	10f58 <__lxstat64@plt+0x134>
   12464:	mov	r4, r0
   12468:	mov	r0, #0
   1246c:	bl	11288 <__lxstat64@plt+0x464>
   12470:	b	1242c <__lxstat64@plt+0x1608>
   12474:	bl	11244 <__lxstat64@plt+0x420>
   12478:	mov	r2, #5
   1247c:	ldr	r1, [pc, #52]	; 124b8 <__lxstat64@plt+0x1694>
   12480:	mov	r0, #0
   12484:	bl	10c5c <dcgettext@plt>
   12488:	mov	r5, r0
   1248c:	ldr	r0, [r4, r6, lsl #2]
   12490:	bl	146f8 <__lxstat64@plt+0x38d4>
   12494:	mov	r1, r0
   12498:	mov	r0, r5
   1249c:	bl	11144 <__lxstat64@plt+0x320>
   124a0:	andeq	r7, r2, ip, lsr r1
   124a4:	andeq	r5, r1, ip, ror lr
   124a8:	andeq	r5, r1, r0, lsl #29
   124ac:	andeq	r5, r1, r4, lsl #29
   124b0:	andeq	r5, r1, ip, lsr #29
   124b4:			; <UNDEFINED> instruction: 0x00015eb0
   124b8:			; <UNDEFINED> instruction: 0x00015eb4
   124bc:	push	{lr}		; (str lr, [sp, #-4]!)
   124c0:	sub	sp, sp, #60	; 0x3c
   124c4:	subs	r6, r0, #0
   124c8:	beq	12504 <__lxstat64@plt+0x16e0>
   124cc:	ldr	r3, [pc, #1008]	; 128c4 <__lxstat64@plt+0x1aa0>
   124d0:	ldr	r4, [r3]
   124d4:	mov	r2, #5
   124d8:	ldr	r1, [pc, #1000]	; 128c8 <__lxstat64@plt+0x1aa4>
   124dc:	mov	r0, #0
   124e0:	bl	10c5c <dcgettext@plt>
   124e4:	ldr	r3, [pc, #992]	; 128cc <__lxstat64@plt+0x1aa8>
   124e8:	ldr	r3, [r3]
   124ec:	mov	r2, r0
   124f0:	mov	r1, #1
   124f4:	mov	r0, r4
   124f8:	bl	10d94 <__fprintf_chk@plt>
   124fc:	mov	r0, r6
   12500:	bl	10d34 <exit@plt>
   12504:	mov	r2, #5
   12508:	ldr	r1, [pc, #960]	; 128d0 <__lxstat64@plt+0x1aac>
   1250c:	mov	r0, #0
   12510:	bl	10c5c <dcgettext@plt>
   12514:	ldr	r4, [pc, #952]	; 128d4 <__lxstat64@plt+0x1ab0>
   12518:	ldr	r1, [r4]
   1251c:	bl	10be4 <fputs_unlocked@plt>
   12520:	mov	r2, #5
   12524:	ldr	r1, [pc, #940]	; 128d8 <__lxstat64@plt+0x1ab4>
   12528:	mov	r0, #0
   1252c:	bl	10c5c <dcgettext@plt>
   12530:	ldr	r1, [r4]
   12534:	bl	10be4 <fputs_unlocked@plt>
   12538:	mov	r2, #5
   1253c:	ldr	r1, [pc, #920]	; 128dc <__lxstat64@plt+0x1ab8>
   12540:	mov	r0, #0
   12544:	bl	10c5c <dcgettext@plt>
   12548:	ldr	r1, [r4]
   1254c:	bl	10be4 <fputs_unlocked@plt>
   12550:	mov	r2, #5
   12554:	ldr	r1, [pc, #900]	; 128e0 <__lxstat64@plt+0x1abc>
   12558:	mov	r0, #0
   1255c:	bl	10c5c <dcgettext@plt>
   12560:	ldr	r1, [r4]
   12564:	bl	10be4 <fputs_unlocked@plt>
   12568:	mov	r2, #5
   1256c:	ldr	r1, [pc, #880]	; 128e4 <__lxstat64@plt+0x1ac0>
   12570:	mov	r0, #0
   12574:	bl	10c5c <dcgettext@plt>
   12578:	ldr	r1, [r4]
   1257c:	bl	10be4 <fputs_unlocked@plt>
   12580:	mov	r2, #5
   12584:	ldr	r1, [pc, #860]	; 128e8 <__lxstat64@plt+0x1ac4>
   12588:	mov	r0, #0
   1258c:	bl	10c5c <dcgettext@plt>
   12590:	ldr	r1, [r4]
   12594:	bl	10be4 <fputs_unlocked@plt>
   12598:	mov	r2, #5
   1259c:	ldr	r1, [pc, #840]	; 128ec <__lxstat64@plt+0x1ac8>
   125a0:	mov	r0, #0
   125a4:	bl	10c5c <dcgettext@plt>
   125a8:	ldr	r1, [r4]
   125ac:	bl	10be4 <fputs_unlocked@plt>
   125b0:	mov	r2, #5
   125b4:	ldr	r1, [pc, #820]	; 128f0 <__lxstat64@plt+0x1acc>
   125b8:	mov	r0, #0
   125bc:	bl	10c5c <dcgettext@plt>
   125c0:	ldr	r1, [r4]
   125c4:	bl	10be4 <fputs_unlocked@plt>
   125c8:	mov	r2, #5
   125cc:	ldr	r1, [pc, #800]	; 128f4 <__lxstat64@plt+0x1ad0>
   125d0:	mov	r0, #0
   125d4:	bl	10c5c <dcgettext@plt>
   125d8:	ldr	r1, [r4]
   125dc:	bl	10be4 <fputs_unlocked@plt>
   125e0:	mov	r2, #5
   125e4:	ldr	r1, [pc, #780]	; 128f8 <__lxstat64@plt+0x1ad4>
   125e8:	mov	r0, #0
   125ec:	bl	10c5c <dcgettext@plt>
   125f0:	ldr	r1, [r4]
   125f4:	bl	10be4 <fputs_unlocked@plt>
   125f8:	mov	r2, #5
   125fc:	ldr	r1, [pc, #760]	; 128fc <__lxstat64@plt+0x1ad8>
   12600:	mov	r0, #0
   12604:	bl	10c5c <dcgettext@plt>
   12608:	ldr	r1, [r4]
   1260c:	bl	10be4 <fputs_unlocked@plt>
   12610:	mov	r2, #5
   12614:	ldr	r1, [pc, #740]	; 12900 <__lxstat64@plt+0x1adc>
   12618:	mov	r0, #0
   1261c:	bl	10c5c <dcgettext@plt>
   12620:	ldr	r1, [r4]
   12624:	bl	10be4 <fputs_unlocked@plt>
   12628:	mov	r2, #5
   1262c:	ldr	r1, [pc, #720]	; 12904 <__lxstat64@plt+0x1ae0>
   12630:	mov	r0, #0
   12634:	bl	10c5c <dcgettext@plt>
   12638:	ldr	r1, [r4]
   1263c:	bl	10be4 <fputs_unlocked@plt>
   12640:	mov	r2, #5
   12644:	ldr	r1, [pc, #700]	; 12908 <__lxstat64@plt+0x1ae4>
   12648:	mov	r0, #0
   1264c:	bl	10c5c <dcgettext@plt>
   12650:	ldr	r1, [r4]
   12654:	bl	10be4 <fputs_unlocked@plt>
   12658:	mov	r2, #5
   1265c:	ldr	r1, [pc, #680]	; 1290c <__lxstat64@plt+0x1ae8>
   12660:	mov	r0, #0
   12664:	bl	10c5c <dcgettext@plt>
   12668:	ldr	r1, [r4]
   1266c:	bl	10be4 <fputs_unlocked@plt>
   12670:	mov	r2, #5
   12674:	ldr	r1, [pc, #660]	; 12910 <__lxstat64@plt+0x1aec>
   12678:	mov	r0, #0
   1267c:	bl	10c5c <dcgettext@plt>
   12680:	ldr	r1, [r4]
   12684:	bl	10be4 <fputs_unlocked@plt>
   12688:	mov	r2, #5
   1268c:	ldr	r1, [pc, #640]	; 12914 <__lxstat64@plt+0x1af0>
   12690:	mov	r0, #0
   12694:	bl	10c5c <dcgettext@plt>
   12698:	mov	r4, r0
   1269c:	mov	r2, #5
   126a0:	ldr	r1, [pc, #624]	; 12918 <__lxstat64@plt+0x1af4>
   126a4:	mov	r0, #0
   126a8:	bl	10c5c <dcgettext@plt>
   126ac:	mov	r2, r0
   126b0:	mov	r1, r4
   126b4:	mov	r0, #1
   126b8:	bl	10d7c <__printf_chk@plt>
   126bc:	mov	ip, sp
   126c0:	ldr	lr, [pc, #596]	; 1291c <__lxstat64@plt+0x1af8>
   126c4:	ldm	lr!, {r0, r1, r2, r3}
   126c8:	stmia	ip!, {r0, r1, r2, r3}
   126cc:	ldm	lr!, {r0, r1, r2, r3}
   126d0:	stmia	ip!, {r0, r1, r2, r3}
   126d4:	ldm	lr!, {r0, r1, r2, r3}
   126d8:	stmia	ip!, {r0, r1, r2, r3}
   126dc:	ldm	lr, {r0, r1}
   126e0:	stm	ip, {r0, r1}
   126e4:	ldr	r1, [sp]
   126e8:	cmp	r1, #0
   126ec:	moveq	r4, sp
   126f0:	beq	12718 <__lxstat64@plt+0x18f4>
   126f4:	mov	r4, sp
   126f8:	ldr	r5, [pc, #544]	; 12920 <__lxstat64@plt+0x1afc>
   126fc:	mov	r0, r5
   12700:	bl	10bfc <strcmp@plt>
   12704:	cmp	r0, #0
   12708:	beq	12718 <__lxstat64@plt+0x18f4>
   1270c:	ldr	r1, [r4, #8]!
   12710:	cmp	r1, #0
   12714:	bne	126fc <__lxstat64@plt+0x18d8>
   12718:	ldr	r4, [r4, #4]
   1271c:	cmp	r4, #0
   12720:	beq	12834 <__lxstat64@plt+0x1a10>
   12724:	mov	r2, #5
   12728:	ldr	r1, [pc, #500]	; 12924 <__lxstat64@plt+0x1b00>
   1272c:	mov	r0, #0
   12730:	bl	10c5c <dcgettext@plt>
   12734:	ldr	r3, [pc, #492]	; 12928 <__lxstat64@plt+0x1b04>
   12738:	ldr	r2, [pc, #492]	; 1292c <__lxstat64@plt+0x1b08>
   1273c:	mov	r1, r0
   12740:	mov	r0, #1
   12744:	bl	10d7c <__printf_chk@plt>
   12748:	mov	r1, #0
   1274c:	mov	r0, #5
   12750:	bl	10db8 <setlocale@plt>
   12754:	cmp	r0, #0
   12758:	beq	12770 <__lxstat64@plt+0x194c>
   1275c:	mov	r2, #3
   12760:	ldr	r1, [pc, #456]	; 12930 <__lxstat64@plt+0x1b0c>
   12764:	bl	10e0c <strncmp@plt>
   12768:	cmp	r0, #0
   1276c:	bne	127d0 <__lxstat64@plt+0x19ac>
   12770:	mov	r2, #5
   12774:	ldr	r1, [pc, #440]	; 12934 <__lxstat64@plt+0x1b10>
   12778:	mov	r0, #0
   1277c:	bl	10c5c <dcgettext@plt>
   12780:	ldr	r5, [pc, #408]	; 12920 <__lxstat64@plt+0x1afc>
   12784:	mov	r3, r5
   12788:	ldr	r2, [pc, #408]	; 12928 <__lxstat64@plt+0x1b04>
   1278c:	mov	r1, r0
   12790:	mov	r0, #1
   12794:	bl	10d7c <__printf_chk@plt>
   12798:	mov	r2, #5
   1279c:	ldr	r1, [pc, #404]	; 12938 <__lxstat64@plt+0x1b14>
   127a0:	mov	r0, #0
   127a4:	bl	10c5c <dcgettext@plt>
   127a8:	mov	r1, r0
   127ac:	ldr	r2, [pc, #392]	; 1293c <__lxstat64@plt+0x1b18>
   127b0:	ldr	r3, [pc, #392]	; 12940 <__lxstat64@plt+0x1b1c>
   127b4:	cmp	r4, r5
   127b8:	movne	r3, r2
   127bc:	mov	r2, r4
   127c0:	mov	r0, #1
   127c4:	bl	10d7c <__printf_chk@plt>
   127c8:	b	124fc <__lxstat64@plt+0x16d8>
   127cc:	ldr	r4, [pc, #332]	; 12920 <__lxstat64@plt+0x1afc>
   127d0:	mov	r2, #5
   127d4:	ldr	r1, [pc, #360]	; 12944 <__lxstat64@plt+0x1b20>
   127d8:	mov	r0, #0
   127dc:	bl	10c5c <dcgettext@plt>
   127e0:	ldr	r3, [pc, #236]	; 128d4 <__lxstat64@plt+0x1ab0>
   127e4:	ldr	r1, [r3]
   127e8:	bl	10be4 <fputs_unlocked@plt>
   127ec:	b	12770 <__lxstat64@plt+0x194c>
   127f0:	mov	r2, #5
   127f4:	ldr	r1, [pc, #312]	; 12934 <__lxstat64@plt+0x1b10>
   127f8:	mov	r0, #0
   127fc:	bl	10c5c <dcgettext@plt>
   12800:	ldr	r4, [pc, #280]	; 12920 <__lxstat64@plt+0x1afc>
   12804:	mov	r3, r4
   12808:	ldr	r2, [pc, #280]	; 12928 <__lxstat64@plt+0x1b04>
   1280c:	mov	r1, r0
   12810:	mov	r0, #1
   12814:	bl	10d7c <__printf_chk@plt>
   12818:	mov	r2, #5
   1281c:	ldr	r1, [pc, #276]	; 12938 <__lxstat64@plt+0x1b14>
   12820:	mov	r0, #0
   12824:	bl	10c5c <dcgettext@plt>
   12828:	mov	r1, r0
   1282c:	ldr	r3, [pc, #268]	; 12940 <__lxstat64@plt+0x1b1c>
   12830:	b	127bc <__lxstat64@plt+0x1998>
   12834:	mov	r2, #5
   12838:	ldr	r1, [pc, #228]	; 12924 <__lxstat64@plt+0x1b00>
   1283c:	mov	r0, #0
   12840:	bl	10c5c <dcgettext@plt>
   12844:	ldr	r3, [pc, #220]	; 12928 <__lxstat64@plt+0x1b04>
   12848:	ldr	r2, [pc, #220]	; 1292c <__lxstat64@plt+0x1b08>
   1284c:	mov	r1, r0
   12850:	mov	r0, #1
   12854:	bl	10d7c <__printf_chk@plt>
   12858:	mov	r1, #0
   1285c:	mov	r0, #5
   12860:	bl	10db8 <setlocale@plt>
   12864:	cmp	r0, #0
   12868:	beq	127f0 <__lxstat64@plt+0x19cc>
   1286c:	mov	r2, #3
   12870:	ldr	r1, [pc, #184]	; 12930 <__lxstat64@plt+0x1b0c>
   12874:	bl	10e0c <strncmp@plt>
   12878:	cmp	r0, #0
   1287c:	bne	127cc <__lxstat64@plt+0x19a8>
   12880:	mov	r2, #5
   12884:	ldr	r1, [pc, #168]	; 12934 <__lxstat64@plt+0x1b10>
   12888:	mov	r0, #0
   1288c:	bl	10c5c <dcgettext@plt>
   12890:	ldr	r4, [pc, #136]	; 12920 <__lxstat64@plt+0x1afc>
   12894:	mov	r3, r4
   12898:	ldr	r2, [pc, #136]	; 12928 <__lxstat64@plt+0x1b04>
   1289c:	mov	r1, r0
   128a0:	mov	r0, #1
   128a4:	bl	10d7c <__printf_chk@plt>
   128a8:	mov	r2, #5
   128ac:	ldr	r1, [pc, #132]	; 12938 <__lxstat64@plt+0x1b14>
   128b0:	mov	r0, #0
   128b4:	bl	10c5c <dcgettext@plt>
   128b8:	mov	r1, r0
   128bc:	ldr	r3, [pc, #124]	; 12940 <__lxstat64@plt+0x1b1c>
   128c0:	b	127bc <__lxstat64@plt+0x1998>
   128c4:	andeq	r7, r2, r0, lsr r1
   128c8:	ldrdeq	r5, [r1], -ip
   128cc:	andeq	r7, r2, r0, asr r1
   128d0:	andeq	r5, r1, r4, lsl #30
   128d4:	andeq	r7, r2, r4, lsr r1
   128d8:	andeq	r5, r1, ip, asr pc
   128dc:	muleq	r1, r0, pc	; <UNPREDICTABLE>
   128e0:	andeq	r5, r1, r0, asr #31
   128e4:	strdeq	r5, [r1], -r8
   128e8:	andeq	r6, r1, r0, ror r0
   128ec:	andeq	r6, r1, ip, ror #2
   128f0:	andeq	r6, r1, r8, ror #4
   128f4:	andeq	r6, r1, r0, ror #7
   128f8:	andeq	r6, r1, r0, lsr #9
   128fc:	andeq	r6, r1, ip, asr #10
   12900:	andeq	r6, r1, r0, ror #12
   12904:	andeq	r6, r1, r8, asr #15
   12908:	andeq	r6, r1, r8, ror #17
   1290c:	andeq	r6, r1, ip, asr #19
   12910:	andeq	r6, r1, r8, asr #20
   12914:	ldrdeq	r6, [r1], -r0
   12918:	muleq	r1, r0, fp
   1291c:	andeq	r5, r1, r4, ror #26
   12920:	ldrdeq	r5, [r1], -r4
   12924:	andeq	r6, r1, r0, lsr #23
   12928:			; <UNDEFINED> instruction: 0x00016bb8
   1292c:	andeq	r6, r1, r0, ror #23
   12930:	strdeq	r6, [r1], -r0
   12934:	andeq	r6, r1, ip, lsr ip
   12938:	andeq	r6, r1, r8, asr ip
   1293c:	andeq	r5, r1, ip, lsl #31
   12940:			; <UNDEFINED> instruction: 0x00016cbc
   12944:	strdeq	r6, [r1], -r4
   12948:	push	{r4, r5, r6, lr}
   1294c:	mov	r4, r0
   12950:	mov	r5, r1
   12954:	ldr	r0, [r1]
   12958:	bl	12ba8 <__lxstat64@plt+0x1d84>
   1295c:	ldr	r1, [pc, #172]	; 12a10 <__lxstat64@plt+0x1bec>
   12960:	mov	r0, #6
   12964:	bl	10db8 <setlocale@plt>
   12968:	ldr	r6, [pc, #164]	; 12a14 <__lxstat64@plt+0x1bf0>
   1296c:	ldr	r1, [pc, #164]	; 12a18 <__lxstat64@plt+0x1bf4>
   12970:	mov	r0, r6
   12974:	bl	10de8 <bindtextdomain@plt>
   12978:	mov	r0, r6
   1297c:	bl	10c74 <textdomain@plt>
   12980:	mov	r2, #2
   12984:	ldr	r3, [pc, #144]	; 12a1c <__lxstat64@plt+0x1bf8>
   12988:	str	r2, [r3]
   1298c:	ldr	r0, [pc, #140]	; 12a20 <__lxstat64@plt+0x1bfc>
   12990:	bl	15d40 <__lxstat64@plt+0x4f1c>
   12994:	ldr	r3, [pc, #136]	; 12a24 <__lxstat64@plt+0x1c00>
   12998:	str	r5, [r3]
   1299c:	str	r4, [r3, #8]
   129a0:	mov	r2, #1
   129a4:	str	r2, [r3, #4]
   129a8:	cmp	r4, r2
   129ac:	ble	12a08 <__lxstat64@plt+0x1be4>
   129b0:	sub	r0, r4, #1
   129b4:	bl	11f44 <__lxstat64@plt+0x1120>
   129b8:	ldr	r3, [pc, #100]	; 12a24 <__lxstat64@plt+0x1c00>
   129bc:	ldr	r4, [r3, #4]
   129c0:	ldr	r3, [r3, #8]
   129c4:	cmp	r4, r3
   129c8:	bne	129d8 <__lxstat64@plt+0x1bb4>
   129cc:	eor	r0, r0, #1
   129d0:	uxtb	r0, r0
   129d4:	pop	{r4, r5, r6, pc}
   129d8:	mov	r2, #5
   129dc:	ldr	r1, [pc, #68]	; 12a28 <__lxstat64@plt+0x1c04>
   129e0:	mov	r0, #0
   129e4:	bl	10c5c <dcgettext@plt>
   129e8:	mov	r5, r0
   129ec:	ldr	r3, [pc, #48]	; 12a24 <__lxstat64@plt+0x1c00>
   129f0:	ldr	r3, [r3]
   129f4:	ldr	r0, [r3, r4, lsl #2]
   129f8:	bl	146f8 <__lxstat64@plt+0x38d4>
   129fc:	mov	r1, r0
   12a00:	mov	r0, r5
   12a04:	bl	11144 <__lxstat64@plt+0x320>
   12a08:	mov	r0, #1
   12a0c:	pop	{r4, r5, r6, pc}
   12a10:	andeq	r5, r1, ip, lsl #31
   12a14:	andeq	r6, r1, r4, ror #23
   12a18:	andeq	r6, r1, ip, lsl #25
   12a1c:	andeq	r7, r2, r0, ror #1
   12a20:	andeq	r2, r1, ip, asr #20
   12a24:	andeq	r7, r2, ip, lsr r1
   12a28:	andeq	r6, r1, r4, lsr #25
   12a2c:	ldr	r3, [pc, #4]	; 12a38 <__lxstat64@plt+0x1c14>
   12a30:	str	r0, [r3]
   12a34:	bx	lr
   12a38:	andeq	r7, r2, r8, asr #2
   12a3c:	ldr	r3, [pc, #4]	; 12a48 <__lxstat64@plt+0x1c24>
   12a40:	strb	r0, [r3, #4]
   12a44:	bx	lr
   12a48:	andeq	r7, r2, r8, asr #2
   12a4c:	push	{r4, r5, r6, lr}
   12a50:	sub	sp, sp, #8
   12a54:	ldr	r3, [pc, #200]	; 12b24 <__lxstat64@plt+0x1d00>
   12a58:	ldr	r0, [r3]
   12a5c:	bl	152b8 <__lxstat64@plt+0x4494>
   12a60:	cmp	r0, #0
   12a64:	beq	12a88 <__lxstat64@plt+0x1c64>
   12a68:	ldr	r3, [pc, #184]	; 12b28 <__lxstat64@plt+0x1d04>
   12a6c:	ldrb	r3, [r3, #4]
   12a70:	cmp	r3, #0
   12a74:	beq	12aa4 <__lxstat64@plt+0x1c80>
   12a78:	bl	10d4c <__errno_location@plt>
   12a7c:	ldr	r3, [r0]
   12a80:	cmp	r3, #32
   12a84:	bne	12aa4 <__lxstat64@plt+0x1c80>
   12a88:	ldr	r3, [pc, #156]	; 12b2c <__lxstat64@plt+0x1d08>
   12a8c:	ldr	r0, [r3]
   12a90:	bl	152b8 <__lxstat64@plt+0x4494>
   12a94:	cmp	r0, #0
   12a98:	bne	12b18 <__lxstat64@plt+0x1cf4>
   12a9c:	add	sp, sp, #8
   12aa0:	pop	{r4, r5, r6, pc}
   12aa4:	mov	r2, #5
   12aa8:	ldr	r1, [pc, #128]	; 12b30 <__lxstat64@plt+0x1d0c>
   12aac:	mov	r0, #0
   12ab0:	bl	10c5c <dcgettext@plt>
   12ab4:	mov	r4, r0
   12ab8:	ldr	r3, [pc, #104]	; 12b28 <__lxstat64@plt+0x1d04>
   12abc:	ldr	r5, [r3]
   12ac0:	cmp	r5, #0
   12ac4:	beq	12afc <__lxstat64@plt+0x1cd8>
   12ac8:	bl	10d4c <__errno_location@plt>
   12acc:	ldr	r6, [r0]
   12ad0:	mov	r0, r5
   12ad4:	bl	14570 <__lxstat64@plt+0x374c>
   12ad8:	str	r4, [sp]
   12adc:	mov	r3, r0
   12ae0:	ldr	r2, [pc, #76]	; 12b34 <__lxstat64@plt+0x1d10>
   12ae4:	mov	r1, r6
   12ae8:	mov	r0, #0
   12aec:	bl	10ce0 <error@plt>
   12af0:	ldr	r3, [pc, #64]	; 12b38 <__lxstat64@plt+0x1d14>
   12af4:	ldr	r0, [r3]
   12af8:	bl	10c2c <_exit@plt>
   12afc:	bl	10d4c <__errno_location@plt>
   12b00:	mov	r3, r4
   12b04:	ldr	r2, [pc, #48]	; 12b3c <__lxstat64@plt+0x1d18>
   12b08:	ldr	r1, [r0]
   12b0c:	mov	r0, #0
   12b10:	bl	10ce0 <error@plt>
   12b14:	b	12af0 <__lxstat64@plt+0x1ccc>
   12b18:	ldr	r3, [pc, #24]	; 12b38 <__lxstat64@plt+0x1d14>
   12b1c:	ldr	r0, [r3]
   12b20:	bl	10c2c <_exit@plt>
   12b24:	andeq	r7, r2, r4, lsr r1
   12b28:	andeq	r7, r2, r8, asr #2
   12b2c:	andeq	r7, r2, r0, lsr r1
   12b30:	andeq	r6, r1, r0, lsr #26
   12b34:	andeq	r6, r1, ip, lsr #26
   12b38:	andeq	r7, r2, r0, ror #1
   12b3c:	andeq	r6, r1, r0, lsr sp
   12b40:	push	{r4, r5, r6, r8, r9, lr}
   12b44:	mov	r4, r0
   12b48:	mov	r5, r1
   12b4c:	add	r6, r2, #20
   12b50:	mov	r3, #0
   12b54:	strb	r3, [r2, #20]
   12b58:	mov	r8, #10
   12b5c:	mov	r9, #0
   12b60:	mov	r2, r8
   12b64:	mov	r3, r9
   12b68:	mov	r0, r4
   12b6c:	mov	r1, r5
   12b70:	bl	15b68 <__lxstat64@plt+0x4d44>
   12b74:	add	r2, r2, #48	; 0x30
   12b78:	strb	r2, [r6, #-1]!
   12b7c:	mov	r2, r8
   12b80:	mov	r3, r9
   12b84:	mov	r0, r4
   12b88:	mov	r1, r5
   12b8c:	bl	15b68 <__lxstat64@plt+0x4d44>
   12b90:	mov	r4, r0
   12b94:	mov	r5, r1
   12b98:	orrs	r3, r4, r5
   12b9c:	bne	12b60 <__lxstat64@plt+0x1d3c>
   12ba0:	mov	r0, r6
   12ba4:	pop	{r4, r5, r6, r8, r9, pc}
   12ba8:	push	{r4, r5, r6, lr}
   12bac:	subs	r4, r0, #0
   12bb0:	beq	12c28 <__lxstat64@plt+0x1e04>
   12bb4:	mov	r1, #47	; 0x2f
   12bb8:	mov	r0, r4
   12bbc:	bl	10dc4 <strrchr@plt>
   12bc0:	cmp	r0, #0
   12bc4:	addne	r5, r0, #1
   12bc8:	moveq	r5, r4
   12bcc:	sub	r3, r5, r4
   12bd0:	cmp	r3, #6
   12bd4:	ble	12c14 <__lxstat64@plt+0x1df0>
   12bd8:	mov	r2, #7
   12bdc:	ldr	r1, [pc, #96]	; 12c44 <__lxstat64@plt+0x1e20>
   12be0:	sub	r0, r5, #7
   12be4:	bl	10e0c <strncmp@plt>
   12be8:	cmp	r0, #0
   12bec:	bne	12c14 <__lxstat64@plt+0x1df0>
   12bf0:	mov	r2, #3
   12bf4:	ldr	r1, [pc, #76]	; 12c48 <__lxstat64@plt+0x1e24>
   12bf8:	mov	r0, r5
   12bfc:	bl	10e0c <strncmp@plt>
   12c00:	cmp	r0, #0
   12c04:	addeq	r4, r5, #3
   12c08:	ldreq	r3, [pc, #60]	; 12c4c <__lxstat64@plt+0x1e28>
   12c0c:	streq	r4, [r3]
   12c10:	movne	r4, r5
   12c14:	ldr	r3, [pc, #52]	; 12c50 <__lxstat64@plt+0x1e2c>
   12c18:	str	r4, [r3]
   12c1c:	ldr	r3, [pc, #48]	; 12c54 <__lxstat64@plt+0x1e30>
   12c20:	str	r4, [r3]
   12c24:	pop	{r4, r5, r6, pc}
   12c28:	ldr	r3, [pc, #40]	; 12c58 <__lxstat64@plt+0x1e34>
   12c2c:	ldr	r3, [r3]
   12c30:	mov	r2, #55	; 0x37
   12c34:	mov	r1, #1
   12c38:	ldr	r0, [pc, #28]	; 12c5c <__lxstat64@plt+0x1e38>
   12c3c:	bl	10ca4 <fwrite@plt>
   12c40:	bl	10e18 <abort@plt>
   12c44:	andeq	r6, r1, ip, ror #26
   12c48:	andeq	r6, r1, r4, ror sp
   12c4c:	andeq	r7, r2, r8, lsr #2
   12c50:	andeq	r7, r2, r0, asr r1
   12c54:	andeq	r7, r2, ip, lsr #2
   12c58:	andeq	r7, r2, r0, lsr r1
   12c5c:	andeq	r6, r1, r4, lsr sp
   12c60:	push	{r4, r5, r6, lr}
   12c64:	mov	r5, r0
   12c68:	mov	r4, r1
   12c6c:	mov	r2, #48	; 0x30
   12c70:	mov	r1, #0
   12c74:	bl	10d70 <memset@plt>
   12c78:	cmp	r4, #10
   12c7c:	beq	12c8c <__lxstat64@plt+0x1e68>
   12c80:	str	r4, [r5]
   12c84:	mov	r0, r5
   12c88:	pop	{r4, r5, r6, pc}
   12c8c:	bl	10e18 <abort@plt>
   12c90:	push	{r4, r5, r6, lr}
   12c94:	mov	r4, r0
   12c98:	mov	r5, r1
   12c9c:	mov	r2, #5
   12ca0:	mov	r1, r0
   12ca4:	mov	r0, #0
   12ca8:	bl	10c5c <dcgettext@plt>
   12cac:	cmp	r4, r0
   12cb0:	popne	{r4, r5, r6, pc}
   12cb4:	bl	1553c <__lxstat64@plt+0x4718>
   12cb8:	ldrb	r3, [r0]
   12cbc:	bic	r3, r3, #32
   12cc0:	cmp	r3, #85	; 0x55
   12cc4:	beq	12d40 <__lxstat64@plt+0x1f1c>
   12cc8:	cmp	r3, #71	; 0x47
   12ccc:	bne	12d9c <__lxstat64@plt+0x1f78>
   12cd0:	ldrb	r3, [r0, #1]
   12cd4:	bic	r3, r3, #32
   12cd8:	cmp	r3, #66	; 0x42
   12cdc:	bne	12d9c <__lxstat64@plt+0x1f78>
   12ce0:	ldrb	r3, [r0, #2]
   12ce4:	cmp	r3, #49	; 0x31
   12ce8:	bne	12d9c <__lxstat64@plt+0x1f78>
   12cec:	ldrb	r3, [r0, #3]
   12cf0:	cmp	r3, #56	; 0x38
   12cf4:	bne	12d9c <__lxstat64@plt+0x1f78>
   12cf8:	ldrb	r3, [r0, #4]
   12cfc:	cmp	r3, #48	; 0x30
   12d00:	bne	12d9c <__lxstat64@plt+0x1f78>
   12d04:	ldrb	r3, [r0, #5]
   12d08:	cmp	r3, #51	; 0x33
   12d0c:	bne	12d9c <__lxstat64@plt+0x1f78>
   12d10:	ldrb	r3, [r0, #6]
   12d14:	cmp	r3, #48	; 0x30
   12d18:	bne	12d9c <__lxstat64@plt+0x1f78>
   12d1c:	ldrb	r3, [r0, #7]
   12d20:	cmp	r3, #0
   12d24:	bne	12d9c <__lxstat64@plt+0x1f78>
   12d28:	ldrb	r2, [r4]
   12d2c:	ldr	r3, [pc, #124]	; 12db0 <__lxstat64@plt+0x1f8c>
   12d30:	ldr	r0, [pc, #124]	; 12db4 <__lxstat64@plt+0x1f90>
   12d34:	cmp	r2, #96	; 0x60
   12d38:	movne	r0, r3
   12d3c:	pop	{r4, r5, r6, pc}
   12d40:	ldrb	r3, [r0, #1]
   12d44:	bic	r3, r3, #32
   12d48:	cmp	r3, #84	; 0x54
   12d4c:	bne	12d9c <__lxstat64@plt+0x1f78>
   12d50:	ldrb	r3, [r0, #2]
   12d54:	bic	r3, r3, #32
   12d58:	cmp	r3, #70	; 0x46
   12d5c:	bne	12d9c <__lxstat64@plt+0x1f78>
   12d60:	ldrb	r3, [r0, #3]
   12d64:	cmp	r3, #45	; 0x2d
   12d68:	bne	12d9c <__lxstat64@plt+0x1f78>
   12d6c:	ldrb	r3, [r0, #4]
   12d70:	cmp	r3, #56	; 0x38
   12d74:	bne	12d9c <__lxstat64@plt+0x1f78>
   12d78:	ldrb	r3, [r0, #5]
   12d7c:	cmp	r3, #0
   12d80:	bne	12d9c <__lxstat64@plt+0x1f78>
   12d84:	ldrb	r2, [r4]
   12d88:	ldr	r3, [pc, #40]	; 12db8 <__lxstat64@plt+0x1f94>
   12d8c:	ldr	r0, [pc, #40]	; 12dbc <__lxstat64@plt+0x1f98>
   12d90:	cmp	r2, #96	; 0x60
   12d94:	movne	r0, r3
   12d98:	pop	{r4, r5, r6, pc}
   12d9c:	ldr	r3, [pc, #28]	; 12dc0 <__lxstat64@plt+0x1f9c>
   12da0:	ldr	r0, [pc, #28]	; 12dc4 <__lxstat64@plt+0x1fa0>
   12da4:	cmp	r5, #9
   12da8:	movne	r0, r3
   12dac:	pop	{r4, r5, r6, pc}
   12db0:	ldrdeq	r6, [r1], -r0
   12db4:	ldrdeq	r6, [r1], -ip
   12db8:	andeq	r6, r1, ip, asr #27
   12dbc:	andeq	r6, r1, r0, ror #27
   12dc0:	ldrdeq	r6, [r1], -r4
   12dc4:	ldrdeq	r6, [r1], -r8
   12dc8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12dcc:	sub	sp, sp, #116	; 0x74
   12dd0:	str	r0, [sp, #36]	; 0x24
   12dd4:	mov	sl, r1
   12dd8:	str	r2, [sp, #52]	; 0x34
   12ddc:	str	r3, [sp, #28]
   12de0:	ldr	r8, [sp, #152]	; 0x98
   12de4:	bl	10cbc <__ctype_get_mb_cur_max@plt>
   12de8:	str	r0, [sp, #84]	; 0x54
   12dec:	ldr	r3, [sp, #156]	; 0x9c
   12df0:	lsr	r3, r3, #1
   12df4:	and	r3, r3, #1
   12df8:	str	r3, [sp, #32]
   12dfc:	mov	r3, #1
   12e00:	str	r3, [sp, #40]	; 0x28
   12e04:	mov	r3, #0
   12e08:	str	r3, [sp, #80]	; 0x50
   12e0c:	str	r3, [sp, #44]	; 0x2c
   12e10:	str	r3, [sp, #48]	; 0x30
   12e14:	str	r3, [sp, #60]	; 0x3c
   12e18:	str	r3, [sp, #72]	; 0x48
   12e1c:	str	r3, [sp, #76]	; 0x4c
   12e20:	mov	r7, sl
   12e24:	mov	sl, r8
   12e28:	cmp	sl, #10
   12e2c:	ldrls	pc, [pc, sl, lsl #2]
   12e30:	b	12fe8 <__lxstat64@plt+0x21c4>
   12e34:	muleq	r1, r8, lr
   12e38:	andeq	r2, r1, r8, ror #28
   12e3c:	andeq	r2, r1, r4, asr #31
   12e40:	andeq	r2, r1, r0, ror #28
   12e44:	andeq	r2, r1, r8, ror pc
   12e48:	andeq	r2, r1, r8, lsr #29
   12e4c:	andeq	r3, r1, r4, lsl pc
   12e50:	andeq	r2, r1, ip, ror #31
   12e54:	andeq	r2, r1, r4, ror #29
   12e58:	andeq	r2, r1, r4, ror #29
   12e5c:	andeq	r2, r1, r4, ror #29
   12e60:	mov	r3, #1
   12e64:	str	r3, [sp, #48]	; 0x30
   12e68:	mov	r3, #1
   12e6c:	str	r3, [sp, #32]
   12e70:	str	r3, [sp, #60]	; 0x3c
   12e74:	ldr	r3, [pc, #4068]	; 13e60 <__lxstat64@plt+0x303c>
   12e78:	str	r3, [sp, #72]	; 0x48
   12e7c:	mov	fp, #0
   12e80:	mov	sl, #2
   12e84:	mov	r6, #0
   12e88:	ldr	r3, [sp, #48]	; 0x30
   12e8c:	eor	r3, r3, #1
   12e90:	str	r3, [sp, #68]	; 0x44
   12e94:	b	1377c <__lxstat64@plt+0x2958>
   12e98:	mov	r3, #0
   12e9c:	str	r3, [sp, #32]
   12ea0:	mov	fp, r3
   12ea4:	b	12e84 <__lxstat64@plt+0x2060>
   12ea8:	ldr	r3, [sp, #32]
   12eac:	cmp	r3, #0
   12eb0:	bne	13004 <__lxstat64@plt+0x21e0>
   12eb4:	cmp	r7, #0
   12eb8:	beq	13024 <__lxstat64@plt+0x2200>
   12ebc:	ldr	r3, [sp, #36]	; 0x24
   12ec0:	mov	r2, #34	; 0x22
   12ec4:	strb	r2, [r3]
   12ec8:	mov	r3, #1
   12ecc:	str	r3, [sp, #48]	; 0x30
   12ed0:	str	r3, [sp, #60]	; 0x3c
   12ed4:	ldr	r3, [pc, #3980]	; 13e68 <__lxstat64@plt+0x3044>
   12ed8:	str	r3, [sp, #72]	; 0x48
   12edc:	mov	fp, #1
   12ee0:	b	12e84 <__lxstat64@plt+0x2060>
   12ee4:	cmp	sl, #10
   12ee8:	beq	12f0c <__lxstat64@plt+0x20e8>
   12eec:	mov	r1, sl
   12ef0:	ldr	r0, [pc, #3948]	; 13e64 <__lxstat64@plt+0x3040>
   12ef4:	bl	12c90 <__lxstat64@plt+0x1e6c>
   12ef8:	str	r0, [sp, #164]	; 0xa4
   12efc:	mov	r1, sl
   12f00:	ldr	r0, [pc, #3928]	; 13e60 <__lxstat64@plt+0x303c>
   12f04:	bl	12c90 <__lxstat64@plt+0x1e6c>
   12f08:	str	r0, [sp, #168]	; 0xa8
   12f0c:	ldr	r3, [sp, #32]
   12f10:	cmp	r3, #0
   12f14:	movne	fp, #0
   12f18:	bne	12f50 <__lxstat64@plt+0x212c>
   12f1c:	ldr	r3, [sp, #164]	; 0xa4
   12f20:	ldrb	r3, [r3]
   12f24:	cmp	r3, #0
   12f28:	beq	12f70 <__lxstat64@plt+0x214c>
   12f2c:	ldr	r2, [sp, #164]	; 0xa4
   12f30:	mov	fp, #0
   12f34:	ldr	r1, [sp, #36]	; 0x24
   12f38:	cmp	r7, fp
   12f3c:	strbhi	r3, [r1, fp]
   12f40:	add	fp, fp, #1
   12f44:	ldrb	r3, [r2, #1]!
   12f48:	cmp	r3, #0
   12f4c:	bne	12f38 <__lxstat64@plt+0x2114>
   12f50:	ldr	r0, [sp, #168]	; 0xa8
   12f54:	bl	10d40 <strlen@plt>
   12f58:	str	r0, [sp, #60]	; 0x3c
   12f5c:	ldr	r3, [sp, #168]	; 0xa8
   12f60:	str	r3, [sp, #72]	; 0x48
   12f64:	mov	r3, #1
   12f68:	str	r3, [sp, #48]	; 0x30
   12f6c:	b	12e84 <__lxstat64@plt+0x2060>
   12f70:	mov	fp, #0
   12f74:	b	12f50 <__lxstat64@plt+0x212c>
   12f78:	ldr	r3, [sp, #32]
   12f7c:	cmp	r3, #0
   12f80:	bne	13040 <__lxstat64@plt+0x221c>
   12f84:	mov	r3, #1
   12f88:	str	r3, [sp, #48]	; 0x30
   12f8c:	cmp	r7, #0
   12f90:	beq	1305c <__lxstat64@plt+0x2238>
   12f94:	ldr	r3, [sp, #36]	; 0x24
   12f98:	mov	r2, #39	; 0x27
   12f9c:	strb	r2, [r3]
   12fa0:	mov	r3, #0
   12fa4:	str	r3, [sp, #32]
   12fa8:	mov	r3, #1
   12fac:	str	r3, [sp, #60]	; 0x3c
   12fb0:	ldr	r3, [pc, #3752]	; 13e60 <__lxstat64@plt+0x303c>
   12fb4:	str	r3, [sp, #72]	; 0x48
   12fb8:	mov	fp, #1
   12fbc:	mov	sl, #2
   12fc0:	b	12e84 <__lxstat64@plt+0x2060>
   12fc4:	ldr	r3, [sp, #32]
   12fc8:	cmp	r3, #0
   12fcc:	beq	12f8c <__lxstat64@plt+0x2168>
   12fd0:	mov	r3, #1
   12fd4:	str	r3, [sp, #60]	; 0x3c
   12fd8:	ldr	r3, [pc, #3712]	; 13e60 <__lxstat64@plt+0x303c>
   12fdc:	str	r3, [sp, #72]	; 0x48
   12fe0:	mov	fp, #0
   12fe4:	b	12e84 <__lxstat64@plt+0x2060>
   12fe8:	bl	10e18 <abort@plt>
   12fec:	mov	r3, #0
   12ff0:	str	r3, [sp, #32]
   12ff4:	mov	r3, #1
   12ff8:	str	r3, [sp, #48]	; 0x30
   12ffc:	mov	fp, #0
   13000:	b	12e84 <__lxstat64@plt+0x2060>
   13004:	ldr	r3, [sp, #32]
   13008:	str	r3, [sp, #48]	; 0x30
   1300c:	mov	r3, #1
   13010:	str	r3, [sp, #60]	; 0x3c
   13014:	ldr	r3, [pc, #3660]	; 13e68 <__lxstat64@plt+0x3044>
   13018:	str	r3, [sp, #72]	; 0x48
   1301c:	mov	fp, #0
   13020:	b	12e84 <__lxstat64@plt+0x2060>
   13024:	mov	r3, #1
   13028:	str	r3, [sp, #48]	; 0x30
   1302c:	str	r3, [sp, #60]	; 0x3c
   13030:	ldr	r3, [pc, #3632]	; 13e68 <__lxstat64@plt+0x3044>
   13034:	str	r3, [sp, #72]	; 0x48
   13038:	mov	fp, #1
   1303c:	b	12e84 <__lxstat64@plt+0x2060>
   13040:	mov	r3, #1
   13044:	str	r3, [sp, #60]	; 0x3c
   13048:	ldr	r3, [pc, #3600]	; 13e60 <__lxstat64@plt+0x303c>
   1304c:	str	r3, [sp, #72]	; 0x48
   13050:	mov	fp, #0
   13054:	mov	sl, #2
   13058:	b	12e84 <__lxstat64@plt+0x2060>
   1305c:	mov	r3, #0
   13060:	str	r3, [sp, #32]
   13064:	mov	r3, #1
   13068:	str	r3, [sp, #60]	; 0x3c
   1306c:	ldr	r3, [pc, #3564]	; 13e60 <__lxstat64@plt+0x303c>
   13070:	str	r3, [sp, #72]	; 0x48
   13074:	mov	fp, #1
   13078:	mov	sl, #2
   1307c:	b	12e84 <__lxstat64@plt+0x2060>
   13080:	mov	r3, #0
   13084:	str	r3, [sp, #56]	; 0x38
   13088:	ldr	r3, [sp, #52]	; 0x34
   1308c:	add	r2, r3, r6
   13090:	str	r2, [sp, #64]	; 0x40
   13094:	ldrb	r4, [r3, r6]
   13098:	cmp	r4, #126	; 0x7e
   1309c:	ldrls	pc, [pc, r4, lsl #2]
   130a0:	b	138dc <__lxstat64@plt+0x2ab8>
   130a4:			; <UNDEFINED> instruction: 0x000132bc
   130a8:	ldrdeq	r3, [r1], -ip
   130ac:	ldrdeq	r3, [r1], -ip
   130b0:	ldrdeq	r3, [r1], -ip
   130b4:	ldrdeq	r3, [r1], -ip
   130b8:	ldrdeq	r3, [r1], -ip
   130bc:	ldrdeq	r3, [r1], -ip
   130c0:	andeq	r3, r1, r8, lsl r6
   130c4:			; <UNDEFINED> instruction: 0x000132b4
   130c8:	ldrdeq	r3, [r1], -r0
   130cc:	andeq	r3, r1, r8, asr #11
   130d0:	andeq	r3, r1, r8, lsr r5
   130d4:	andeq	r3, r1, r0, lsr r5
   130d8:	andeq	r3, r1, ip, lsr #5
   130dc:	ldrdeq	r3, [r1], -ip
   130e0:	ldrdeq	r3, [r1], -ip
   130e4:	ldrdeq	r3, [r1], -ip
   130e8:	ldrdeq	r3, [r1], -ip
   130ec:	ldrdeq	r3, [r1], -ip
   130f0:	ldrdeq	r3, [r1], -ip
   130f4:	ldrdeq	r3, [r1], -ip
   130f8:	ldrdeq	r3, [r1], -ip
   130fc:	ldrdeq	r3, [r1], -ip
   13100:	ldrdeq	r3, [r1], -ip
   13104:	ldrdeq	r3, [r1], -ip
   13108:	ldrdeq	r3, [r1], -ip
   1310c:	ldrdeq	r3, [r1], -ip
   13110:	ldrdeq	r3, [r1], -ip
   13114:	ldrdeq	r3, [r1], -ip
   13118:	ldrdeq	r3, [r1], -ip
   1311c:	ldrdeq	r3, [r1], -ip
   13120:	ldrdeq	r3, [r1], -ip
   13124:	andeq	r3, r1, ip, ror #12
   13128:	andeq	r3, r1, r8, ror #12
   1312c:	andeq	r3, r1, r8, ror #12
   13130:	andeq	r3, r1, r0, asr #12
   13134:	andeq	r3, r1, r8, ror #12
   13138:			; <UNDEFINED> instruction: 0x00013cb0
   1313c:	andeq	r3, r1, r8, ror #12
   13140:	andeq	r3, r1, r0, asr #16
   13144:	andeq	r3, r1, r8, ror #12
   13148:	andeq	r3, r1, r8, ror #12
   1314c:	andeq	r3, r1, r8, ror #12
   13150:			; <UNDEFINED> instruction: 0x00013cb0
   13154:			; <UNDEFINED> instruction: 0x00013cb0
   13158:			; <UNDEFINED> instruction: 0x00013cb0
   1315c:			; <UNDEFINED> instruction: 0x00013cb0
   13160:			; <UNDEFINED> instruction: 0x00013cb0
   13164:			; <UNDEFINED> instruction: 0x00013cb0
   13168:			; <UNDEFINED> instruction: 0x00013cb0
   1316c:			; <UNDEFINED> instruction: 0x00013cb0
   13170:			; <UNDEFINED> instruction: 0x00013cb0
   13174:			; <UNDEFINED> instruction: 0x00013cb0
   13178:			; <UNDEFINED> instruction: 0x00013cb0
   1317c:			; <UNDEFINED> instruction: 0x00013cb0
   13180:			; <UNDEFINED> instruction: 0x00013cb0
   13184:			; <UNDEFINED> instruction: 0x00013cb0
   13188:			; <UNDEFINED> instruction: 0x00013cb0
   1318c:			; <UNDEFINED> instruction: 0x00013cb0
   13190:	andeq	r3, r1, r8, ror #12
   13194:	andeq	r3, r1, r8, ror #12
   13198:	andeq	r3, r1, r8, ror #12
   1319c:	andeq	r3, r1, r8, ror #12
   131a0:	andeq	r3, r1, r4, asr #7
   131a4:	ldrdeq	r3, [r1], -ip
   131a8:			; <UNDEFINED> instruction: 0x00013cb0
   131ac:			; <UNDEFINED> instruction: 0x00013cb0
   131b0:			; <UNDEFINED> instruction: 0x00013cb0
   131b4:			; <UNDEFINED> instruction: 0x00013cb0
   131b8:			; <UNDEFINED> instruction: 0x00013cb0
   131bc:			; <UNDEFINED> instruction: 0x00013cb0
   131c0:			; <UNDEFINED> instruction: 0x00013cb0
   131c4:			; <UNDEFINED> instruction: 0x00013cb0
   131c8:			; <UNDEFINED> instruction: 0x00013cb0
   131cc:			; <UNDEFINED> instruction: 0x00013cb0
   131d0:			; <UNDEFINED> instruction: 0x00013cb0
   131d4:			; <UNDEFINED> instruction: 0x00013cb0
   131d8:			; <UNDEFINED> instruction: 0x00013cb0
   131dc:			; <UNDEFINED> instruction: 0x00013cb0
   131e0:			; <UNDEFINED> instruction: 0x00013cb0
   131e4:			; <UNDEFINED> instruction: 0x00013cb0
   131e8:			; <UNDEFINED> instruction: 0x00013cb0
   131ec:			; <UNDEFINED> instruction: 0x00013cb0
   131f0:			; <UNDEFINED> instruction: 0x00013cb0
   131f4:			; <UNDEFINED> instruction: 0x00013cb0
   131f8:			; <UNDEFINED> instruction: 0x00013cb0
   131fc:			; <UNDEFINED> instruction: 0x00013cb0
   13200:			; <UNDEFINED> instruction: 0x00013cb0
   13204:			; <UNDEFINED> instruction: 0x00013cb0
   13208:			; <UNDEFINED> instruction: 0x00013cb0
   1320c:			; <UNDEFINED> instruction: 0x00013cb0
   13210:	andeq	r3, r1, r8, ror #12
   13214:	andeq	r3, r1, r0, asr #10
   13218:			; <UNDEFINED> instruction: 0x00013cb0
   1321c:	andeq	r3, r1, r8, ror #12
   13220:			; <UNDEFINED> instruction: 0x00013cb0
   13224:	andeq	r3, r1, r8, ror #12
   13228:			; <UNDEFINED> instruction: 0x00013cb0
   1322c:			; <UNDEFINED> instruction: 0x00013cb0
   13230:			; <UNDEFINED> instruction: 0x00013cb0
   13234:			; <UNDEFINED> instruction: 0x00013cb0
   13238:			; <UNDEFINED> instruction: 0x00013cb0
   1323c:			; <UNDEFINED> instruction: 0x00013cb0
   13240:			; <UNDEFINED> instruction: 0x00013cb0
   13244:			; <UNDEFINED> instruction: 0x00013cb0
   13248:			; <UNDEFINED> instruction: 0x00013cb0
   1324c:			; <UNDEFINED> instruction: 0x00013cb0
   13250:			; <UNDEFINED> instruction: 0x00013cb0
   13254:			; <UNDEFINED> instruction: 0x00013cb0
   13258:			; <UNDEFINED> instruction: 0x00013cb0
   1325c:			; <UNDEFINED> instruction: 0x00013cb0
   13260:			; <UNDEFINED> instruction: 0x00013cb0
   13264:			; <UNDEFINED> instruction: 0x00013cb0
   13268:			; <UNDEFINED> instruction: 0x00013cb0
   1326c:			; <UNDEFINED> instruction: 0x00013cb0
   13270:			; <UNDEFINED> instruction: 0x00013cb0
   13274:			; <UNDEFINED> instruction: 0x00013cb0
   13278:			; <UNDEFINED> instruction: 0x00013cb0
   1327c:			; <UNDEFINED> instruction: 0x00013cb0
   13280:			; <UNDEFINED> instruction: 0x00013cb0
   13284:			; <UNDEFINED> instruction: 0x00013cb0
   13288:			; <UNDEFINED> instruction: 0x00013cb0
   1328c:			; <UNDEFINED> instruction: 0x00013cb0
   13290:	andeq	r3, r1, r0, lsr #12
   13294:	andeq	r3, r1, r8, ror #12
   13298:	andeq	r3, r1, r0, lsr #12
   1329c:	andeq	r3, r1, r0, asr #12
   132a0:	mov	r3, #0
   132a4:	str	r3, [sp, #56]	; 0x38
   132a8:	b	13088 <__lxstat64@plt+0x2264>
   132ac:	mov	r3, #114	; 0x72
   132b0:	b	135d4 <__lxstat64@plt+0x27b0>
   132b4:	mov	r3, #98	; 0x62
   132b8:	b	135ec <__lxstat64@plt+0x27c8>
   132bc:	ldr	r3, [sp, #48]	; 0x30
   132c0:	cmp	r3, #0
   132c4:	beq	133ac <__lxstat64@plt+0x2588>
   132c8:	ldr	r3, [sp, #32]
   132cc:	cmp	r3, #0
   132d0:	bne	13e34 <__lxstat64@plt+0x3010>
   132d4:	ldr	r3, [sp, #44]	; 0x2c
   132d8:	eor	r3, r3, #1
   132dc:	cmp	sl, #2
   132e0:	movne	r3, #0
   132e4:	andeq	r3, r3, #1
   132e8:	cmp	r3, #0
   132ec:	moveq	r2, fp
   132f0:	beq	13334 <__lxstat64@plt+0x2510>
   132f4:	cmp	r7, fp
   132f8:	ldrhi	r2, [sp, #36]	; 0x24
   132fc:	movhi	r1, #39	; 0x27
   13300:	strbhi	r1, [r2, fp]
   13304:	add	r2, fp, #1
   13308:	cmp	r7, r2
   1330c:	ldrhi	r1, [sp, #36]	; 0x24
   13310:	movhi	r0, #36	; 0x24
   13314:	strbhi	r0, [r1, r2]
   13318:	add	r2, fp, #2
   1331c:	cmp	r7, r2
   13320:	ldrhi	r1, [sp, #36]	; 0x24
   13324:	movhi	r0, #39	; 0x27
   13328:	strbhi	r0, [r1, r2]
   1332c:	add	r2, fp, #3
   13330:	str	r3, [sp, #44]	; 0x2c
   13334:	cmp	r7, r2
   13338:	ldrhi	r3, [sp, #36]	; 0x24
   1333c:	movhi	r1, #92	; 0x5c
   13340:	strbhi	r1, [r3, r2]
   13344:	add	fp, r2, #1
   13348:	cmp	r5, #0
   1334c:	beq	13cb8 <__lxstat64@plt+0x2e94>
   13350:	add	r3, r6, #1
   13354:	ldr	r1, [sp, #28]
   13358:	cmp	r1, r3
   1335c:	bls	13cc8 <__lxstat64@plt+0x2ea4>
   13360:	ldr	r1, [sp, #52]	; 0x34
   13364:	ldrb	r3, [r1, r3]
   13368:	sub	r3, r3, #48	; 0x30
   1336c:	uxtb	r3, r3
   13370:	cmp	r3, #9
   13374:	bhi	13cd4 <__lxstat64@plt+0x2eb0>
   13378:	cmp	r7, fp
   1337c:	movhi	r3, #48	; 0x30
   13380:	ldrhi	r1, [sp, #36]	; 0x24
   13384:	strbhi	r3, [r1, fp]
   13388:	add	r3, r2, #2
   1338c:	cmp	r7, r3
   13390:	movhi	r1, #48	; 0x30
   13394:	ldrhi	r0, [sp, #36]	; 0x24
   13398:	strbhi	r1, [r0, r3]
   1339c:	add	fp, r2, #3
   133a0:	ldr	r8, [sp, #32]
   133a4:	mov	r4, #48	; 0x30
   133a8:	b	13684 <__lxstat64@plt+0x2860>
   133ac:	ldr	r3, [sp, #156]	; 0x9c
   133b0:	tst	r3, #1
   133b4:	bne	13778 <__lxstat64@plt+0x2954>
   133b8:	ldr	r5, [sp, #48]	; 0x30
   133bc:	mov	r8, r5
   133c0:	b	13684 <__lxstat64@plt+0x2860>
   133c4:	cmp	sl, #2
   133c8:	beq	133e0 <__lxstat64@plt+0x25bc>
   133cc:	cmp	sl, #5
   133d0:	beq	133f8 <__lxstat64@plt+0x25d4>
   133d4:	mov	r8, #0
   133d8:	mov	r5, r8
   133dc:	b	13684 <__lxstat64@plt+0x2860>
   133e0:	ldr	r3, [sp, #32]
   133e4:	cmp	r3, #0
   133e8:	bne	13e48 <__lxstat64@plt+0x3024>
   133ec:	mov	r8, r3
   133f0:	mov	r5, r3
   133f4:	b	13684 <__lxstat64@plt+0x2860>
   133f8:	ldr	r3, [sp, #156]	; 0x9c
   133fc:	tst	r3, #4
   13400:	beq	13ce0 <__lxstat64@plt+0x2ebc>
   13404:	add	r3, r6, #2
   13408:	ldr	r2, [sp, #28]
   1340c:	cmp	r2, r3
   13410:	bls	13cec <__lxstat64@plt+0x2ec8>
   13414:	ldr	r2, [sp, #52]	; 0x34
   13418:	add	r2, r2, r6
   1341c:	ldrb	r2, [r2, #1]
   13420:	cmp	r2, #63	; 0x3f
   13424:	movne	r8, #0
   13428:	movne	r5, r8
   1342c:	bne	13684 <__lxstat64@plt+0x2860>
   13430:	ldr	r2, [sp, #52]	; 0x34
   13434:	ldrb	r2, [r2, r3]
   13438:	sub	r1, r2, #33	; 0x21
   1343c:	cmp	r1, #29
   13440:	ldrls	pc, [pc, r1, lsl #2]
   13444:	b	13cf8 <__lxstat64@plt+0x2ed4>
   13448:	andeq	r3, r1, r0, asr #9
   1344c:	strdeq	r3, [r1], -r8
   13450:	strdeq	r3, [r1], -r8
   13454:	strdeq	r3, [r1], -r8
   13458:	strdeq	r3, [r1], -r8
   1345c:	strdeq	r3, [r1], -r8
   13460:	andeq	r3, r1, r0, asr #9
   13464:	andeq	r3, r1, r0, asr #9
   13468:	andeq	r3, r1, r0, asr #9
   1346c:	strdeq	r3, [r1], -r8
   13470:	strdeq	r3, [r1], -r8
   13474:	strdeq	r3, [r1], -r8
   13478:	andeq	r3, r1, r0, asr #9
   1347c:	strdeq	r3, [r1], -r8
   13480:	andeq	r3, r1, r0, asr #9
   13484:	strdeq	r3, [r1], -r8
   13488:	strdeq	r3, [r1], -r8
   1348c:	strdeq	r3, [r1], -r8
   13490:	strdeq	r3, [r1], -r8
   13494:	strdeq	r3, [r1], -r8
   13498:	strdeq	r3, [r1], -r8
   1349c:	strdeq	r3, [r1], -r8
   134a0:	strdeq	r3, [r1], -r8
   134a4:	strdeq	r3, [r1], -r8
   134a8:	strdeq	r3, [r1], -r8
   134ac:	strdeq	r3, [r1], -r8
   134b0:	strdeq	r3, [r1], -r8
   134b4:	andeq	r3, r1, r0, asr #9
   134b8:	andeq	r3, r1, r0, asr #9
   134bc:	andeq	r3, r1, r0, asr #9
   134c0:	ldr	r1, [sp, #32]
   134c4:	cmp	r1, #0
   134c8:	bne	13f08 <__lxstat64@plt+0x30e4>
   134cc:	cmp	r7, fp
   134d0:	movhi	r1, #63	; 0x3f
   134d4:	ldrhi	r0, [sp, #36]	; 0x24
   134d8:	strbhi	r1, [r0, fp]
   134dc:	add	r1, fp, #1
   134e0:	cmp	r7, r1
   134e4:	ldrhi	r0, [sp, #36]	; 0x24
   134e8:	movhi	ip, #34	; 0x22
   134ec:	strbhi	ip, [r0, r1]
   134f0:	add	r1, fp, #2
   134f4:	cmp	r7, r1
   134f8:	ldrhi	r0, [sp, #36]	; 0x24
   134fc:	movhi	ip, #34	; 0x22
   13500:	strbhi	ip, [r0, r1]
   13504:	add	r1, fp, #3
   13508:	cmp	r7, r1
   1350c:	movhi	r0, #63	; 0x3f
   13510:	ldrhi	ip, [sp, #36]	; 0x24
   13514:	strbhi	r0, [ip, r1]
   13518:	add	fp, fp, #4
   1351c:	ldr	r5, [sp, #32]
   13520:	mov	r8, r5
   13524:	mov	r4, r2
   13528:	mov	r6, r3
   1352c:	b	13684 <__lxstat64@plt+0x2860>
   13530:	mov	r3, #102	; 0x66
   13534:	b	135ec <__lxstat64@plt+0x27c8>
   13538:	mov	r3, #118	; 0x76
   1353c:	b	135ec <__lxstat64@plt+0x27c8>
   13540:	cmp	sl, #2
   13544:	beq	135b0 <__lxstat64@plt+0x278c>
   13548:	ldr	r3, [sp, #48]	; 0x30
   1354c:	ldr	r2, [sp, #32]
   13550:	and	r3, r3, r2
   13554:	tst	r9, r3
   13558:	moveq	r3, r4
   1355c:	beq	135ec <__lxstat64@plt+0x27c8>
   13560:	mov	r8, #0
   13564:	mov	r5, r8
   13568:	eor	r5, r5, #1
   1356c:	ldr	r3, [sp, #44]	; 0x2c
   13570:	and	r5, r5, r3
   13574:	tst	r5, #255	; 0xff
   13578:	beq	13758 <__lxstat64@plt+0x2934>
   1357c:	cmp	r7, fp
   13580:	ldrhi	r3, [sp, #36]	; 0x24
   13584:	movhi	r2, #39	; 0x27
   13588:	strbhi	r2, [r3, fp]
   1358c:	add	r3, fp, #1
   13590:	cmp	r7, r3
   13594:	ldrhi	r2, [sp, #36]	; 0x24
   13598:	movhi	r1, #39	; 0x27
   1359c:	strbhi	r1, [r2, r3]
   135a0:	add	fp, fp, #2
   135a4:	mov	r3, #0
   135a8:	str	r3, [sp, #44]	; 0x2c
   135ac:	b	13758 <__lxstat64@plt+0x2934>
   135b0:	ldr	r3, [sp, #32]
   135b4:	cmp	r3, #0
   135b8:	bne	13e54 <__lxstat64@plt+0x3030>
   135bc:	mov	r8, r3
   135c0:	mov	r5, r3
   135c4:	b	13568 <__lxstat64@plt+0x2744>
   135c8:	mov	r3, #110	; 0x6e
   135cc:	b	135d4 <__lxstat64@plt+0x27b0>
   135d0:	mov	r3, #116	; 0x74
   135d4:	ldr	r2, [sp, #32]
   135d8:	cmp	sl, #2
   135dc:	movne	r2, #0
   135e0:	andeq	r2, r2, #1
   135e4:	cmp	r2, #0
   135e8:	bne	1360c <__lxstat64@plt+0x27e8>
   135ec:	ldr	r2, [sp, #48]	; 0x30
   135f0:	cmp	r2, #0
   135f4:	moveq	r8, r2
   135f8:	moveq	r5, r2
   135fc:	beq	13684 <__lxstat64@plt+0x2860>
   13600:	mov	r4, r3
   13604:	mov	r8, #0
   13608:	b	136dc <__lxstat64@plt+0x28b8>
   1360c:	mov	r8, sl
   13610:	mov	sl, r7
   13614:	b	13e80 <__lxstat64@plt+0x305c>
   13618:	mov	r3, #97	; 0x61
   1361c:	b	135ec <__lxstat64@plt+0x27c8>
   13620:	ldr	r3, [sp, #28]
   13624:	cmn	r3, #1
   13628:	beq	13654 <__lxstat64@plt+0x2830>
   1362c:	ldr	r3, [sp, #28]
   13630:	subs	r3, r3, #1
   13634:	movne	r3, #1
   13638:	cmp	r3, #0
   1363c:	bne	13d04 <__lxstat64@plt+0x2ee0>
   13640:	cmp	r6, #0
   13644:	beq	1366c <__lxstat64@plt+0x2848>
   13648:	mov	r8, #0
   1364c:	mov	r5, r8
   13650:	b	13684 <__lxstat64@plt+0x2860>
   13654:	ldr	r3, [sp, #52]	; 0x34
   13658:	ldrb	r3, [r3, #1]
   1365c:	adds	r3, r3, #0
   13660:	movne	r3, #1
   13664:	b	13638 <__lxstat64@plt+0x2814>
   13668:	mov	r8, #0
   1366c:	ldr	r5, [sp, #32]
   13670:	cmp	sl, #2
   13674:	movne	r5, #0
   13678:	andeq	r5, r5, #1
   1367c:	cmp	r5, #0
   13680:	bne	13834 <__lxstat64@plt+0x2a10>
   13684:	ldr	r3, [sp, #68]	; 0x44
   13688:	cmp	sl, #2
   1368c:	orreq	r3, r3, #1
   13690:	eor	r3, r3, #1
   13694:	ldr	r2, [sp, #32]
   13698:	orr	r3, r2, r3
   1369c:	tst	r3, #255	; 0xff
   136a0:	beq	136d0 <__lxstat64@plt+0x28ac>
   136a4:	ldr	r3, [sp, #160]	; 0xa0
   136a8:	cmp	r3, #0
   136ac:	beq	136d0 <__lxstat64@plt+0x28ac>
   136b0:	lsr	r2, r4, #5
   136b4:	uxtb	r2, r2
   136b8:	and	r3, r4, #31
   136bc:	ldr	r1, [sp, #160]	; 0xa0
   136c0:	ldr	r2, [r1, r2, lsl #2]
   136c4:	lsr	r3, r2, r3
   136c8:	tst	r3, #1
   136cc:	bne	136dc <__lxstat64@plt+0x28b8>
   136d0:	ldr	r3, [sp, #56]	; 0x38
   136d4:	cmp	r3, #0
   136d8:	beq	13568 <__lxstat64@plt+0x2744>
   136dc:	ldr	r3, [sp, #32]
   136e0:	cmp	r3, #0
   136e4:	bne	13ef0 <__lxstat64@plt+0x30cc>
   136e8:	ldr	r3, [sp, #44]	; 0x2c
   136ec:	eor	r3, r3, #1
   136f0:	cmp	sl, #2
   136f4:	movne	r3, #0
   136f8:	andeq	r3, r3, #1
   136fc:	cmp	r3, #0
   13700:	beq	13744 <__lxstat64@plt+0x2920>
   13704:	cmp	r7, fp
   13708:	ldrhi	r2, [sp, #36]	; 0x24
   1370c:	movhi	r1, #39	; 0x27
   13710:	strbhi	r1, [r2, fp]
   13714:	add	r2, fp, #1
   13718:	cmp	r7, r2
   1371c:	ldrhi	r1, [sp, #36]	; 0x24
   13720:	movhi	r0, #36	; 0x24
   13724:	strbhi	r0, [r1, r2]
   13728:	add	r2, fp, #2
   1372c:	cmp	r7, r2
   13730:	ldrhi	r1, [sp, #36]	; 0x24
   13734:	movhi	r0, #39	; 0x27
   13738:	strbhi	r0, [r1, r2]
   1373c:	add	fp, fp, #3
   13740:	str	r3, [sp, #44]	; 0x2c
   13744:	cmp	r7, fp
   13748:	ldrhi	r3, [sp, #36]	; 0x24
   1374c:	movhi	r2, #92	; 0x5c
   13750:	strbhi	r2, [r3, fp]
   13754:	add	fp, fp, #1
   13758:	cmp	fp, r7
   1375c:	ldrcc	r3, [sp, #36]	; 0x24
   13760:	strbcc	r4, [r3, fp]
   13764:	add	fp, fp, #1
   13768:	ldr	r3, [sp, #40]	; 0x28
   1376c:	cmp	r8, #0
   13770:	moveq	r3, #0
   13774:	str	r3, [sp, #40]	; 0x28
   13778:	add	r6, r6, #1
   1377c:	ldr	r3, [sp, #28]
   13780:	cmn	r3, #1
   13784:	beq	13d10 <__lxstat64@plt+0x2eec>
   13788:	ldr	r3, [sp, #28]
   1378c:	subs	r8, r3, r6
   13790:	movne	r8, #1
   13794:	cmp	r8, #0
   13798:	beq	13d24 <__lxstat64@plt+0x2f00>
   1379c:	ldr	r5, [sp, #48]	; 0x30
   137a0:	cmp	sl, #2
   137a4:	moveq	r5, #0
   137a8:	andne	r5, r5, #1
   137ac:	ldr	r3, [sp, #60]	; 0x3c
   137b0:	adds	r9, r3, #0
   137b4:	movne	r9, #1
   137b8:	ands	r2, r5, r9
   137bc:	str	r2, [sp, #56]	; 0x38
   137c0:	beq	13088 <__lxstat64@plt+0x2264>
   137c4:	add	r4, r6, r3
   137c8:	ldr	r2, [sp, #28]
   137cc:	cmp	r3, #1
   137d0:	movls	r3, #0
   137d4:	movhi	r3, #1
   137d8:	cmn	r2, #1
   137dc:	movne	r3, #0
   137e0:	cmp	r3, #0
   137e4:	beq	137f4 <__lxstat64@plt+0x29d0>
   137e8:	ldr	r0, [sp, #52]	; 0x34
   137ec:	bl	10d40 <strlen@plt>
   137f0:	str	r0, [sp, #28]
   137f4:	ldr	r3, [sp, #28]
   137f8:	cmp	r3, r4
   137fc:	bcc	13080 <__lxstat64@plt+0x225c>
   13800:	ldr	r2, [sp, #60]	; 0x3c
   13804:	ldr	r1, [sp, #72]	; 0x48
   13808:	ldr	r3, [sp, #52]	; 0x34
   1380c:	add	r0, r3, r6
   13810:	bl	10c50 <memcmp@plt>
   13814:	cmp	r0, #0
   13818:	bne	132a0 <__lxstat64@plt+0x247c>
   1381c:	ldr	r3, [sp, #32]
   13820:	cmp	r3, #0
   13824:	beq	13088 <__lxstat64@plt+0x2264>
   13828:	mov	r8, sl
   1382c:	mov	sl, r7
   13830:	b	13e80 <__lxstat64@plt+0x305c>
   13834:	mov	r8, sl
   13838:	mov	sl, r7
   1383c:	b	13e80 <__lxstat64@plt+0x305c>
   13840:	cmp	sl, #2
   13844:	strne	r8, [sp, #80]	; 0x50
   13848:	movne	r5, #0
   1384c:	bne	13684 <__lxstat64@plt+0x2860>
   13850:	ldr	r3, [sp, #32]
   13854:	cmp	r3, #0
   13858:	bne	13e6c <__lxstat64@plt+0x3048>
   1385c:	ldr	r2, [sp, #76]	; 0x4c
   13860:	adds	r3, r7, #0
   13864:	movne	r3, #1
   13868:	cmp	r2, #0
   1386c:	movne	r3, #0
   13870:	cmp	r3, #0
   13874:	movne	r3, #0
   13878:	bne	138a8 <__lxstat64@plt+0x2a84>
   1387c:	cmp	r7, fp
   13880:	ldrhi	r3, [sp, #36]	; 0x24
   13884:	movhi	r2, #39	; 0x27
   13888:	strbhi	r2, [r3, fp]
   1388c:	add	r3, fp, #1
   13890:	cmp	r7, r3
   13894:	ldrhi	r2, [sp, #36]	; 0x24
   13898:	movhi	r1, #92	; 0x5c
   1389c:	strbhi	r1, [r2, r3]
   138a0:	mov	r3, r7
   138a4:	ldr	r7, [sp, #76]	; 0x4c
   138a8:	add	r2, fp, #2
   138ac:	cmp	r2, r3
   138b0:	ldrcc	r1, [sp, #36]	; 0x24
   138b4:	movcc	r0, #39	; 0x27
   138b8:	strbcc	r0, [r1, r2]
   138bc:	add	fp, fp, #3
   138c0:	ldr	r2, [sp, #32]
   138c4:	mov	r5, r2
   138c8:	str	r8, [sp, #80]	; 0x50
   138cc:	str	r2, [sp, #44]	; 0x2c
   138d0:	str	r7, [sp, #76]	; 0x4c
   138d4:	mov	r7, r3
   138d8:	b	13684 <__lxstat64@plt+0x2860>
   138dc:	ldr	r5, [sp, #84]	; 0x54
   138e0:	cmp	r5, #1
   138e4:	beq	13914 <__lxstat64@plt+0x2af0>
   138e8:	mov	r3, #0
   138ec:	str	r3, [sp, #104]	; 0x68
   138f0:	str	r3, [sp, #108]	; 0x6c
   138f4:	ldr	r3, [sp, #28]
   138f8:	cmn	r3, #1
   138fc:	beq	13948 <__lxstat64@plt+0x2b24>
   13900:	mov	r3, #0
   13904:	str	r4, [sp, #88]	; 0x58
   13908:	str	fp, [sp, #92]	; 0x5c
   1390c:	mov	fp, r3
   13910:	b	13a70 <__lxstat64@plt+0x2c4c>
   13914:	bl	10d28 <__ctype_b_loc@plt>
   13918:	ldr	r2, [r0]
   1391c:	lsl	r3, r4, #1
   13920:	ldrh	r8, [r2, r3]
   13924:	lsr	r8, r8, #14
   13928:	and	r8, r8, #1
   1392c:	mov	r2, r5
   13930:	eor	r5, r8, #1
   13934:	ldr	r3, [sp, #48]	; 0x30
   13938:	and	r5, r5, r3
   1393c:	ands	r5, r5, #255	; 0xff
   13940:	beq	13684 <__lxstat64@plt+0x2860>
   13944:	b	13b08 <__lxstat64@plt+0x2ce4>
   13948:	ldr	r0, [sp, #52]	; 0x34
   1394c:	bl	10d40 <strlen@plt>
   13950:	str	r0, [sp, #28]
   13954:	b	13900 <__lxstat64@plt+0x2adc>
   13958:	mov	r2, fp
   1395c:	mov	r1, r4
   13960:	ldr	r4, [sp, #88]	; 0x58
   13964:	ldr	fp, [sp, #92]	; 0x5c
   13968:	ldr	r0, [sp, #28]
   1396c:	cmp	r0, r5
   13970:	bls	13b3c <__lxstat64@plt+0x2d18>
   13974:	ldrb	r3, [r1]
   13978:	cmp	r3, #0
   1397c:	beq	13b44 <__lxstat64@plt+0x2d20>
   13980:	mov	r3, r1
   13984:	add	r2, r2, #1
   13988:	add	r1, r6, r2
   1398c:	cmp	r0, r1
   13990:	bls	13b4c <__lxstat64@plt+0x2d28>
   13994:	ldrb	r1, [r3, #1]!
   13998:	cmp	r1, #0
   1399c:	bne	13984 <__lxstat64@plt+0x2b60>
   139a0:	mov	r8, #0
   139a4:	b	13b00 <__lxstat64@plt+0x2cdc>
   139a8:	cmp	r4, r5
   139ac:	beq	13a4c <__lxstat64@plt+0x2c28>
   139b0:	ldrb	r3, [r4, #1]!
   139b4:	sub	r3, r3, #91	; 0x5b
   139b8:	cmp	r3, #33	; 0x21
   139bc:	ldrls	pc, [pc, r3, lsl #2]
   139c0:	b	139a8 <__lxstat64@plt+0x2b84>
   139c4:	andeq	r3, r1, r8, ror lr
   139c8:	andeq	r3, r1, r8, ror lr
   139cc:	andeq	r3, r1, r8, lsr #19
   139d0:	andeq	r3, r1, r8, ror lr
   139d4:	andeq	r3, r1, r8, lsr #19
   139d8:	andeq	r3, r1, r8, ror lr
   139dc:	andeq	r3, r1, r8, lsr #19
   139e0:	andeq	r3, r1, r8, lsr #19
   139e4:	andeq	r3, r1, r8, lsr #19
   139e8:	andeq	r3, r1, r8, lsr #19
   139ec:	andeq	r3, r1, r8, lsr #19
   139f0:	andeq	r3, r1, r8, lsr #19
   139f4:	andeq	r3, r1, r8, lsr #19
   139f8:	andeq	r3, r1, r8, lsr #19
   139fc:	andeq	r3, r1, r8, lsr #19
   13a00:	andeq	r3, r1, r8, lsr #19
   13a04:	andeq	r3, r1, r8, lsr #19
   13a08:	andeq	r3, r1, r8, lsr #19
   13a0c:	andeq	r3, r1, r8, lsr #19
   13a10:	andeq	r3, r1, r8, lsr #19
   13a14:	andeq	r3, r1, r8, lsr #19
   13a18:	andeq	r3, r1, r8, lsr #19
   13a1c:	andeq	r3, r1, r8, lsr #19
   13a20:	andeq	r3, r1, r8, lsr #19
   13a24:	andeq	r3, r1, r8, lsr #19
   13a28:	andeq	r3, r1, r8, lsr #19
   13a2c:	andeq	r3, r1, r8, lsr #19
   13a30:	andeq	r3, r1, r8, lsr #19
   13a34:	andeq	r3, r1, r8, lsr #19
   13a38:	andeq	r3, r1, r8, lsr #19
   13a3c:	andeq	r3, r1, r8, lsr #19
   13a40:	andeq	r3, r1, r8, lsr #19
   13a44:	andeq	r3, r1, r8, lsr #19
   13a48:	andeq	r3, r1, r8, ror lr
   13a4c:	ldr	r0, [sp, #100]	; 0x64
   13a50:	bl	10c8c <iswprint@plt>
   13a54:	cmp	r0, #0
   13a58:	moveq	r8, #0
   13a5c:	add	fp, fp, r9
   13a60:	add	r0, sp, #104	; 0x68
   13a64:	bl	10c44 <mbsinit@plt>
   13a68:	cmp	r0, #0
   13a6c:	bne	13ae0 <__lxstat64@plt+0x2cbc>
   13a70:	add	r5, r6, fp
   13a74:	ldr	r3, [sp, #52]	; 0x34
   13a78:	add	r4, r3, r5
   13a7c:	add	r3, sp, #104	; 0x68
   13a80:	ldr	r2, [sp, #28]
   13a84:	sub	r2, r2, r5
   13a88:	mov	r1, r4
   13a8c:	add	r0, sp, #100	; 0x64
   13a90:	bl	15570 <__lxstat64@plt+0x474c>
   13a94:	subs	r9, r0, #0
   13a98:	beq	13b54 <__lxstat64@plt+0x2d30>
   13a9c:	cmn	r9, #1
   13aa0:	beq	13af0 <__lxstat64@plt+0x2ccc>
   13aa4:	cmn	r9, #2
   13aa8:	beq	13958 <__lxstat64@plt+0x2b34>
   13aac:	ldr	r3, [sp, #32]
   13ab0:	cmp	sl, #2
   13ab4:	movne	r3, #0
   13ab8:	andeq	r3, r3, #1
   13abc:	cmp	r3, #0
   13ac0:	beq	13a4c <__lxstat64@plt+0x2c28>
   13ac4:	cmp	r9, #1
   13ac8:	bls	13a4c <__lxstat64@plt+0x2c28>
   13acc:	sub	r3, r9, #1
   13ad0:	add	r5, r3, r5
   13ad4:	ldr	r3, [sp, #52]	; 0x34
   13ad8:	add	r5, r3, r5
   13adc:	b	139b0 <__lxstat64@plt+0x2b8c>
   13ae0:	ldr	r4, [sp, #88]	; 0x58
   13ae4:	mov	r2, fp
   13ae8:	ldr	fp, [sp, #92]	; 0x5c
   13aec:	b	13b00 <__lxstat64@plt+0x2cdc>
   13af0:	ldr	r4, [sp, #88]	; 0x58
   13af4:	mov	r2, fp
   13af8:	ldr	fp, [sp, #92]	; 0x5c
   13afc:	mov	r8, #0
   13b00:	cmp	r2, #1
   13b04:	bls	13930 <__lxstat64@plt+0x2b0c>
   13b08:	add	r1, r6, r2
   13b0c:	ldr	ip, [sp, #64]	; 0x40
   13b10:	mov	r5, #0
   13b14:	eor	r3, r8, #1
   13b18:	ldr	r2, [sp, #48]	; 0x30
   13b1c:	and	r3, r3, r2
   13b20:	uxtb	r3, r3
   13b24:	ldr	r9, [sp, #32]
   13b28:	ldr	lr, [sp, #44]	; 0x2c
   13b2c:	ldr	r2, [sp, #56]	; 0x38
   13b30:	str	r8, [sp, #56]	; 0x38
   13b34:	ldr	r0, [sp, #36]	; 0x24
   13b38:	b	13bd4 <__lxstat64@plt+0x2db0>
   13b3c:	mov	r8, #0
   13b40:	b	13b00 <__lxstat64@plt+0x2cdc>
   13b44:	mov	r8, #0
   13b48:	b	13b00 <__lxstat64@plt+0x2cdc>
   13b4c:	mov	r8, #0
   13b50:	b	13b00 <__lxstat64@plt+0x2cdc>
   13b54:	ldr	r4, [sp, #88]	; 0x58
   13b58:	mov	r2, fp
   13b5c:	ldr	fp, [sp, #92]	; 0x5c
   13b60:	b	13b00 <__lxstat64@plt+0x2cdc>
   13b64:	cmp	r2, #0
   13b68:	beq	13b7c <__lxstat64@plt+0x2d58>
   13b6c:	cmp	r7, fp
   13b70:	movhi	r2, #92	; 0x5c
   13b74:	strbhi	r2, [r0, fp]
   13b78:	add	fp, fp, #1
   13b7c:	add	r8, r6, #1
   13b80:	cmp	r1, r8
   13b84:	bls	13c8c <__lxstat64@plt+0x2e68>
   13b88:	eor	r2, r5, #1
   13b8c:	and	r2, r2, lr
   13b90:	ands	r2, r2, #255	; 0xff
   13b94:	beq	13ca8 <__lxstat64@plt+0x2e84>
   13b98:	cmp	r7, fp
   13b9c:	movhi	r2, #39	; 0x27
   13ba0:	strbhi	r2, [r0, fp]
   13ba4:	add	r2, fp, #1
   13ba8:	cmp	r7, r2
   13bac:	movhi	lr, #39	; 0x27
   13bb0:	strbhi	lr, [r0, r2]
   13bb4:	add	fp, fp, #2
   13bb8:	mov	r6, r8
   13bbc:	mov	r2, r3
   13bc0:	mov	lr, r3
   13bc4:	cmp	r7, fp
   13bc8:	strbhi	r4, [r0, fp]
   13bcc:	add	fp, fp, #1
   13bd0:	ldrb	r4, [ip, #1]!
   13bd4:	cmp	r3, #0
   13bd8:	beq	13b64 <__lxstat64@plt+0x2d40>
   13bdc:	cmp	r9, #0
   13be0:	bne	13ee4 <__lxstat64@plt+0x30c0>
   13be4:	eor	r5, lr, #1
   13be8:	cmp	sl, #2
   13bec:	movne	r5, #0
   13bf0:	andeq	r5, r5, #1
   13bf4:	cmp	r5, #0
   13bf8:	beq	13c30 <__lxstat64@plt+0x2e0c>
   13bfc:	cmp	r7, fp
   13c00:	movhi	lr, #39	; 0x27
   13c04:	strbhi	lr, [r0, fp]
   13c08:	add	lr, fp, #1
   13c0c:	cmp	r7, lr
   13c10:	movhi	r8, #36	; 0x24
   13c14:	strbhi	r8, [r0, lr]
   13c18:	add	lr, fp, #2
   13c1c:	cmp	r7, lr
   13c20:	movhi	r8, #39	; 0x27
   13c24:	strbhi	r8, [r0, lr]
   13c28:	add	fp, fp, #3
   13c2c:	mov	lr, r5
   13c30:	cmp	r7, fp
   13c34:	movhi	r5, #92	; 0x5c
   13c38:	strbhi	r5, [r0, fp]
   13c3c:	add	r5, fp, #1
   13c40:	cmp	r7, r5
   13c44:	lsrhi	r8, r4, #6
   13c48:	addhi	r8, r8, #48	; 0x30
   13c4c:	strbhi	r8, [r0, r5]
   13c50:	add	r8, fp, #2
   13c54:	cmp	r7, r8
   13c58:	lsrhi	r5, r4, #3
   13c5c:	andhi	r5, r5, #7
   13c60:	addhi	r5, r5, #48	; 0x30
   13c64:	strbhi	r5, [r0, r8]
   13c68:	add	fp, fp, #3
   13c6c:	and	r4, r4, #7
   13c70:	add	r4, r4, #48	; 0x30
   13c74:	add	r5, r6, #1
   13c78:	cmp	r1, r5
   13c7c:	bls	13c98 <__lxstat64@plt+0x2e74>
   13c80:	mov	r6, r5
   13c84:	mov	r5, r3
   13c88:	b	13bc4 <__lxstat64@plt+0x2da0>
   13c8c:	str	lr, [sp, #44]	; 0x2c
   13c90:	ldr	r8, [sp, #56]	; 0x38
   13c94:	b	13568 <__lxstat64@plt+0x2744>
   13c98:	str	lr, [sp, #44]	; 0x2c
   13c9c:	ldr	r8, [sp, #56]	; 0x38
   13ca0:	mov	r5, r3
   13ca4:	b	13568 <__lxstat64@plt+0x2744>
   13ca8:	mov	r6, r8
   13cac:	b	13bc4 <__lxstat64@plt+0x2da0>
   13cb0:	mov	r5, #0
   13cb4:	b	13684 <__lxstat64@plt+0x2860>
   13cb8:	mov	r8, r5
   13cbc:	ldr	r5, [sp, #48]	; 0x30
   13cc0:	mov	r4, #48	; 0x30
   13cc4:	b	13684 <__lxstat64@plt+0x2860>
   13cc8:	ldr	r8, [sp, #32]
   13ccc:	mov	r4, #48	; 0x30
   13cd0:	b	13684 <__lxstat64@plt+0x2860>
   13cd4:	ldr	r8, [sp, #32]
   13cd8:	mov	r4, #48	; 0x30
   13cdc:	b	13684 <__lxstat64@plt+0x2860>
   13ce0:	mov	r8, #0
   13ce4:	mov	r5, r8
   13ce8:	b	13684 <__lxstat64@plt+0x2860>
   13cec:	mov	r8, #0
   13cf0:	mov	r5, r8
   13cf4:	b	13684 <__lxstat64@plt+0x2860>
   13cf8:	mov	r8, #0
   13cfc:	mov	r5, r8
   13d00:	b	13684 <__lxstat64@plt+0x2860>
   13d04:	mov	r8, #0
   13d08:	mov	r5, r8
   13d0c:	b	13684 <__lxstat64@plt+0x2860>
   13d10:	ldr	r3, [sp, #52]	; 0x34
   13d14:	ldrb	r8, [r3, r6]
   13d18:	adds	r8, r8, #0
   13d1c:	movne	r8, #1
   13d20:	b	13794 <__lxstat64@plt+0x2970>
   13d24:	cmp	sl, #2
   13d28:	movne	r3, #0
   13d2c:	moveq	r3, #1
   13d30:	ldr	r1, [sp, #32]
   13d34:	mov	r2, r1
   13d38:	and	r2, r2, r3
   13d3c:	cmp	fp, #0
   13d40:	movne	r2, #0
   13d44:	andeq	r2, r2, #1
   13d48:	cmp	r2, #0
   13d4c:	bne	13efc <__lxstat64@plt+0x30d8>
   13d50:	eor	r2, r1, #1
   13d54:	and	r3, r3, r2
   13d58:	ldr	r1, [sp, #80]	; 0x50
   13d5c:	tst	r1, r3
   13d60:	beq	13dd8 <__lxstat64@plt+0x2fb4>
   13d64:	ldr	r3, [sp, #40]	; 0x28
   13d68:	cmp	r3, #0
   13d6c:	bne	13d94 <__lxstat64@plt+0x2f70>
   13d70:	ldr	r1, [sp, #76]	; 0x4c
   13d74:	clz	r3, r7
   13d78:	lsr	r3, r3, #5
   13d7c:	cmp	r1, #0
   13d80:	moveq	r3, #0
   13d84:	cmp	r3, #0
   13d88:	beq	13dd8 <__lxstat64@plt+0x2fb4>
   13d8c:	ldr	r7, [sp, #76]	; 0x4c
   13d90:	b	12e28 <__lxstat64@plt+0x2004>
   13d94:	ldr	r3, [sp, #168]	; 0xa8
   13d98:	str	r3, [sp, #16]
   13d9c:	ldr	r3, [sp, #164]	; 0xa4
   13da0:	str	r3, [sp, #12]
   13da4:	ldr	r3, [sp, #160]	; 0xa0
   13da8:	str	r3, [sp, #8]
   13dac:	ldr	r3, [sp, #156]	; 0x9c
   13db0:	str	r3, [sp, #4]
   13db4:	mov	r3, #5
   13db8:	str	r3, [sp]
   13dbc:	ldr	r3, [sp, #28]
   13dc0:	ldr	r2, [sp, #52]	; 0x34
   13dc4:	ldr	r1, [sp, #76]	; 0x4c
   13dc8:	ldr	r0, [sp, #36]	; 0x24
   13dcc:	bl	12dc8 <__lxstat64@plt+0x1fa4>
   13dd0:	mov	fp, r0
   13dd4:	b	13ed8 <__lxstat64@plt+0x30b4>
   13dd8:	mov	sl, r7
   13ddc:	ldr	r3, [sp, #72]	; 0x48
   13de0:	cmp	r3, #0
   13de4:	moveq	r2, #0
   13de8:	andne	r2, r2, #1
   13dec:	cmp	r2, #0
   13df0:	beq	13e20 <__lxstat64@plt+0x2ffc>
   13df4:	mov	r2, r3
   13df8:	ldrb	r3, [r3]
   13dfc:	cmp	r3, #0
   13e00:	beq	13e20 <__lxstat64@plt+0x2ffc>
   13e04:	ldr	r1, [sp, #36]	; 0x24
   13e08:	cmp	sl, fp
   13e0c:	strbhi	r3, [r1, fp]
   13e10:	add	fp, fp, #1
   13e14:	ldrb	r3, [r2, #1]!
   13e18:	cmp	r3, #0
   13e1c:	bne	13e08 <__lxstat64@plt+0x2fe4>
   13e20:	cmp	sl, fp
   13e24:	movhi	r3, #0
   13e28:	ldrhi	r2, [sp, #36]	; 0x24
   13e2c:	strbhi	r3, [r2, fp]
   13e30:	b	13ed8 <__lxstat64@plt+0x30b4>
   13e34:	mov	r8, sl
   13e38:	mov	sl, r7
   13e3c:	ldr	r3, [sp, #32]
   13e40:	str	r3, [sp, #48]	; 0x30
   13e44:	b	13e80 <__lxstat64@plt+0x305c>
   13e48:	mov	r8, sl
   13e4c:	mov	sl, r7
   13e50:	b	13e80 <__lxstat64@plt+0x305c>
   13e54:	mov	r8, sl
   13e58:	mov	sl, r7
   13e5c:	b	13e80 <__lxstat64@plt+0x305c>
   13e60:	ldrdeq	r6, [r1], -r4
   13e64:	andeq	r6, r1, r4, ror #27
   13e68:	ldrdeq	r6, [r1], -r8
   13e6c:	mov	r8, sl
   13e70:	mov	sl, r7
   13e74:	b	13e80 <__lxstat64@plt+0x305c>
   13e78:	mov	r8, sl
   13e7c:	mov	sl, r7
   13e80:	ldr	r3, [sp, #48]	; 0x30
   13e84:	cmp	r8, #2
   13e88:	movne	r3, #0
   13e8c:	andeq	r3, r3, #1
   13e90:	cmp	r3, #0
   13e94:	movne	r8, #4
   13e98:	ldr	r3, [sp, #168]	; 0xa8
   13e9c:	str	r3, [sp, #16]
   13ea0:	ldr	r3, [sp, #164]	; 0xa4
   13ea4:	str	r3, [sp, #12]
   13ea8:	mov	r3, #0
   13eac:	str	r3, [sp, #8]
   13eb0:	ldr	r3, [sp, #156]	; 0x9c
   13eb4:	bic	r3, r3, #2
   13eb8:	str	r3, [sp, #4]
   13ebc:	str	r8, [sp]
   13ec0:	ldr	r3, [sp, #28]
   13ec4:	ldr	r2, [sp, #52]	; 0x34
   13ec8:	mov	r1, sl
   13ecc:	ldr	r0, [sp, #36]	; 0x24
   13ed0:	bl	12dc8 <__lxstat64@plt+0x1fa4>
   13ed4:	mov	fp, r0
   13ed8:	mov	r0, fp
   13edc:	add	sp, sp, #116	; 0x74
   13ee0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13ee4:	mov	r8, sl
   13ee8:	mov	sl, r7
   13eec:	b	13e80 <__lxstat64@plt+0x305c>
   13ef0:	mov	r8, sl
   13ef4:	mov	sl, r7
   13ef8:	b	13e80 <__lxstat64@plt+0x305c>
   13efc:	mov	r8, sl
   13f00:	mov	sl, r7
   13f04:	b	13e80 <__lxstat64@plt+0x305c>
   13f08:	mov	r8, sl
   13f0c:	mov	sl, r7
   13f10:	b	13e98 <__lxstat64@plt+0x3074>
   13f14:	mov	r3, #1
   13f18:	str	r3, [sp, #32]
   13f1c:	str	r3, [sp, #48]	; 0x30
   13f20:	str	r3, [sp, #60]	; 0x3c
   13f24:	ldr	r3, [pc, #-196]	; 13e68 <__lxstat64@plt+0x3044>
   13f28:	str	r3, [sp, #72]	; 0x48
   13f2c:	mov	fp, #0
   13f30:	mov	sl, #5
   13f34:	b	12e84 <__lxstat64@plt+0x2060>
   13f38:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13f3c:	sub	sp, sp, #52	; 0x34
   13f40:	mov	r5, r0
   13f44:	str	r1, [sp, #24]
   13f48:	str	r2, [sp, #28]
   13f4c:	mov	r4, r3
   13f50:	bl	10d4c <__errno_location@plt>
   13f54:	str	r0, [sp, #32]
   13f58:	ldr	r3, [r0]
   13f5c:	str	r3, [sp, #36]	; 0x24
   13f60:	ldr	r3, [pc, #396]	; 140f4 <__lxstat64@plt+0x32d0>
   13f64:	ldr	r6, [r3]
   13f68:	cmn	r5, #-2147483647	; 0x80000001
   13f6c:	movne	r3, #0
   13f70:	moveq	r3, #1
   13f74:	orrs	r3, r3, r5, lsr #31
   13f78:	bne	140b8 <__lxstat64@plt+0x3294>
   13f7c:	ldr	r3, [pc, #368]	; 140f4 <__lxstat64@plt+0x32d0>
   13f80:	ldr	r2, [r3, #4]
   13f84:	cmp	r5, r2
   13f88:	blt	13ff0 <__lxstat64@plt+0x31cc>
   13f8c:	str	r2, [sp, #44]	; 0x2c
   13f90:	add	r3, r3, #8
   13f94:	cmp	r6, r3
   13f98:	beq	140bc <__lxstat64@plt+0x3298>
   13f9c:	sub	r2, r5, r2
   13fa0:	mov	r3, #8
   13fa4:	str	r3, [sp]
   13fa8:	mvn	r3, #-2147483648	; 0x80000000
   13fac:	add	r2, r2, #1
   13fb0:	add	r1, sp, #44	; 0x2c
   13fb4:	mov	r0, r6
   13fb8:	bl	14c20 <__lxstat64@plt+0x3dfc>
   13fbc:	mov	r6, r0
   13fc0:	ldr	r3, [pc, #300]	; 140f4 <__lxstat64@plt+0x32d0>
   13fc4:	str	r0, [r3]
   13fc8:	ldr	r7, [pc, #292]	; 140f4 <__lxstat64@plt+0x32d0>
   13fcc:	ldr	r0, [r7, #4]
   13fd0:	ldr	r2, [sp, #44]	; 0x2c
   13fd4:	sub	r2, r2, r0
   13fd8:	lsl	r2, r2, #3
   13fdc:	mov	r1, #0
   13fe0:	add	r0, r6, r0, lsl #3
   13fe4:	bl	10d70 <memset@plt>
   13fe8:	ldr	r3, [sp, #44]	; 0x2c
   13fec:	str	r3, [r7, #4]
   13ff0:	add	fp, r6, r5, lsl #3
   13ff4:	ldr	r8, [r6, r5, lsl #3]
   13ff8:	ldr	r7, [fp, #4]
   13ffc:	ldr	r9, [r4, #4]
   14000:	orr	r9, r9, #1
   14004:	add	sl, r4, #8
   14008:	ldr	r3, [r4, #44]	; 0x2c
   1400c:	str	r3, [sp, #16]
   14010:	ldr	r3, [r4, #40]	; 0x28
   14014:	str	r3, [sp, #12]
   14018:	str	sl, [sp, #8]
   1401c:	str	r9, [sp, #4]
   14020:	ldr	r3, [r4]
   14024:	str	r3, [sp]
   14028:	ldr	r3, [sp, #28]
   1402c:	ldr	r2, [sp, #24]
   14030:	mov	r1, r8
   14034:	mov	r0, r7
   14038:	bl	12dc8 <__lxstat64@plt+0x1fa4>
   1403c:	cmp	r8, r0
   14040:	bhi	140a0 <__lxstat64@plt+0x327c>
   14044:	add	r8, r0, #1
   14048:	str	r8, [r6, r5, lsl #3]
   1404c:	ldr	r3, [pc, #164]	; 140f8 <__lxstat64@plt+0x32d4>
   14050:	cmp	r7, r3
   14054:	beq	14060 <__lxstat64@plt+0x323c>
   14058:	mov	r0, r7
   1405c:	bl	1543c <__lxstat64@plt+0x4618>
   14060:	mov	r0, r8
   14064:	bl	14a9c <__lxstat64@plt+0x3c78>
   14068:	mov	r7, r0
   1406c:	str	r0, [fp, #4]
   14070:	ldr	r3, [r4, #44]	; 0x2c
   14074:	str	r3, [sp, #16]
   14078:	ldr	r3, [r4, #40]	; 0x28
   1407c:	str	r3, [sp, #12]
   14080:	str	sl, [sp, #8]
   14084:	str	r9, [sp, #4]
   14088:	ldr	r3, [r4]
   1408c:	str	r3, [sp]
   14090:	ldr	r3, [sp, #28]
   14094:	ldr	r2, [sp, #24]
   14098:	mov	r1, r8
   1409c:	bl	12dc8 <__lxstat64@plt+0x1fa4>
   140a0:	ldr	r3, [sp, #32]
   140a4:	ldr	r2, [sp, #36]	; 0x24
   140a8:	str	r2, [r3]
   140ac:	mov	r0, r7
   140b0:	add	sp, sp, #52	; 0x34
   140b4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   140b8:	bl	10e18 <abort@plt>
   140bc:	sub	r2, r5, r2
   140c0:	mov	r3, #8
   140c4:	str	r3, [sp]
   140c8:	mvn	r3, #-2147483648	; 0x80000000
   140cc:	add	r2, r2, #1
   140d0:	add	r1, sp, #44	; 0x2c
   140d4:	mov	r0, #0
   140d8:	bl	14c20 <__lxstat64@plt+0x3dfc>
   140dc:	mov	r6, r0
   140e0:	ldr	r3, [pc, #12]	; 140f4 <__lxstat64@plt+0x32d0>
   140e4:	str	r0, [r3], #8
   140e8:	ldm	r3, {r0, r1}
   140ec:	stm	r6, {r0, r1}
   140f0:	b	13fc8 <__lxstat64@plt+0x31a4>
   140f4:	andeq	r7, r2, r4, ror #1
   140f8:	andeq	r7, r2, r4, asr r1
   140fc:	push	{r4, r5, r6, lr}
   14100:	mov	r4, r0
   14104:	bl	10d4c <__errno_location@plt>
   14108:	mov	r5, r0
   1410c:	ldr	r6, [r0]
   14110:	cmp	r4, #0
   14114:	ldr	r3, [pc, #20]	; 14130 <__lxstat64@plt+0x330c>
   14118:	moveq	r4, r3
   1411c:	mov	r1, #48	; 0x30
   14120:	mov	r0, r4
   14124:	bl	14f88 <__lxstat64@plt+0x4164>
   14128:	str	r6, [r5]
   1412c:	pop	{r4, r5, r6, pc}
   14130:	andeq	r7, r2, r4, asr r2
   14134:	subs	r3, r0, #0
   14138:	ldr	r2, [pc, #8]	; 14148 <__lxstat64@plt+0x3324>
   1413c:	moveq	r3, r2
   14140:	ldr	r0, [r3]
   14144:	bx	lr
   14148:	andeq	r7, r2, r4, asr r2
   1414c:	subs	r3, r0, #0
   14150:	ldr	r2, [pc, #8]	; 14160 <__lxstat64@plt+0x333c>
   14154:	moveq	r3, r2
   14158:	str	r1, [r3]
   1415c:	bx	lr
   14160:	andeq	r7, r2, r4, asr r2
   14164:	push	{lr}		; (str lr, [sp, #-4]!)
   14168:	subs	r3, r0, #0
   1416c:	ldr	r0, [pc, #44]	; 141a0 <__lxstat64@plt+0x337c>
   14170:	moveq	r3, r0
   14174:	add	r3, r3, #8
   14178:	lsr	lr, r1, #5
   1417c:	and	r1, r1, #31
   14180:	ldr	ip, [r3, lr, lsl #2]
   14184:	lsr	r0, ip, r1
   14188:	eor	r2, r2, r0
   1418c:	and	r2, r2, #1
   14190:	eor	r1, ip, r2, lsl r1
   14194:	str	r1, [r3, lr, lsl #2]
   14198:	and	r0, r0, #1
   1419c:	pop	{pc}		; (ldr pc, [sp], #4)
   141a0:	andeq	r7, r2, r4, asr r2
   141a4:	subs	r3, r0, #0
   141a8:	ldr	r2, [pc, #12]	; 141bc <__lxstat64@plt+0x3398>
   141ac:	moveq	r3, r2
   141b0:	ldr	r0, [r3, #4]
   141b4:	str	r1, [r3, #4]
   141b8:	bx	lr
   141bc:	andeq	r7, r2, r4, asr r2
   141c0:	subs	r3, r0, #0
   141c4:	ldr	r0, [pc, #40]	; 141f4 <__lxstat64@plt+0x33d0>
   141c8:	moveq	r3, r0
   141cc:	mov	r0, #10
   141d0:	str	r0, [r3]
   141d4:	cmp	r2, #0
   141d8:	cmpne	r1, #0
   141dc:	beq	141ec <__lxstat64@plt+0x33c8>
   141e0:	str	r1, [r3, #40]	; 0x28
   141e4:	str	r2, [r3, #44]	; 0x2c
   141e8:	bx	lr
   141ec:	push	{r4, lr}
   141f0:	bl	10e18 <abort@plt>
   141f4:	andeq	r7, r2, r4, asr r2
   141f8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   141fc:	sub	sp, sp, #24
   14200:	mov	r7, r0
   14204:	mov	r8, r1
   14208:	mov	r9, r2
   1420c:	mov	sl, r3
   14210:	ldr	r4, [sp, #56]	; 0x38
   14214:	cmp	r4, #0
   14218:	ldr	r3, [pc, #84]	; 14274 <__lxstat64@plt+0x3450>
   1421c:	moveq	r4, r3
   14220:	bl	10d4c <__errno_location@plt>
   14224:	mov	r5, r0
   14228:	ldr	r6, [r0]
   1422c:	ldr	r3, [r4, #44]	; 0x2c
   14230:	str	r3, [sp, #16]
   14234:	ldr	r3, [r4, #40]	; 0x28
   14238:	str	r3, [sp, #12]
   1423c:	add	r3, r4, #8
   14240:	str	r3, [sp, #8]
   14244:	ldr	r3, [r4, #4]
   14248:	str	r3, [sp, #4]
   1424c:	ldr	r3, [r4]
   14250:	str	r3, [sp]
   14254:	mov	r3, sl
   14258:	mov	r2, r9
   1425c:	mov	r1, r8
   14260:	mov	r0, r7
   14264:	bl	12dc8 <__lxstat64@plt+0x1fa4>
   14268:	str	r6, [r5]
   1426c:	add	sp, sp, #24
   14270:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   14274:	andeq	r7, r2, r4, asr r2
   14278:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1427c:	sub	sp, sp, #44	; 0x2c
   14280:	str	r0, [sp, #28]
   14284:	str	r1, [sp, #32]
   14288:	mov	r6, r2
   1428c:	subs	r4, r3, #0
   14290:	ldr	r3, [pc, #172]	; 14344 <__lxstat64@plt+0x3520>
   14294:	moveq	r4, r3
   14298:	bl	10d4c <__errno_location@plt>
   1429c:	mov	r7, r0
   142a0:	ldr	fp, [r0]
   142a4:	ldr	r5, [r4, #4]
   142a8:	cmp	r6, #0
   142ac:	orreq	r5, r5, #1
   142b0:	add	r9, r4, #8
   142b4:	ldr	r3, [r4, #44]	; 0x2c
   142b8:	str	r3, [sp, #16]
   142bc:	ldr	r3, [r4, #40]	; 0x28
   142c0:	str	r3, [sp, #12]
   142c4:	str	r9, [sp, #8]
   142c8:	str	r5, [sp, #4]
   142cc:	ldr	r3, [r4]
   142d0:	str	r3, [sp]
   142d4:	ldr	r3, [sp, #32]
   142d8:	ldr	r2, [sp, #28]
   142dc:	mov	r1, #0
   142e0:	mov	r0, r1
   142e4:	bl	12dc8 <__lxstat64@plt+0x1fa4>
   142e8:	mov	sl, r0
   142ec:	add	r8, r0, #1
   142f0:	mov	r0, r8
   142f4:	bl	14a9c <__lxstat64@plt+0x3c78>
   142f8:	str	r0, [sp, #36]	; 0x24
   142fc:	ldr	r3, [r4, #44]	; 0x2c
   14300:	str	r3, [sp, #16]
   14304:	ldr	r3, [r4, #40]	; 0x28
   14308:	str	r3, [sp, #12]
   1430c:	str	r9, [sp, #8]
   14310:	str	r5, [sp, #4]
   14314:	ldr	r3, [r4]
   14318:	str	r3, [sp]
   1431c:	ldr	r3, [sp, #32]
   14320:	ldr	r2, [sp, #28]
   14324:	mov	r1, r8
   14328:	bl	12dc8 <__lxstat64@plt+0x1fa4>
   1432c:	str	fp, [r7]
   14330:	cmp	r6, #0
   14334:	strne	sl, [r6]
   14338:	ldr	r0, [sp, #36]	; 0x24
   1433c:	add	sp, sp, #44	; 0x2c
   14340:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14344:	andeq	r7, r2, r4, asr r2
   14348:	push	{r4, lr}
   1434c:	mov	r3, r2
   14350:	mov	r2, #0
   14354:	bl	14278 <__lxstat64@plt+0x3454>
   14358:	pop	{r4, pc}
   1435c:	push	{r4, r5, r6, r7, r8, lr}
   14360:	ldr	r3, [pc, #140]	; 143f4 <__lxstat64@plt+0x35d0>
   14364:	ldr	r7, [r3]
   14368:	ldr	r3, [r3, #4]
   1436c:	cmp	r3, #1
   14370:	ble	1439c <__lxstat64@plt+0x3578>
   14374:	mov	r5, r7
   14378:	mov	r4, #1
   1437c:	ldr	r6, [pc, #112]	; 143f4 <__lxstat64@plt+0x35d0>
   14380:	ldr	r0, [r5, #12]
   14384:	bl	1543c <__lxstat64@plt+0x4618>
   14388:	add	r4, r4, #1
   1438c:	add	r5, r5, #8
   14390:	ldr	r3, [r6, #4]
   14394:	cmp	r3, r4
   14398:	bgt	14380 <__lxstat64@plt+0x355c>
   1439c:	ldr	r0, [r7, #4]
   143a0:	ldr	r3, [pc, #80]	; 143f8 <__lxstat64@plt+0x35d4>
   143a4:	cmp	r0, r3
   143a8:	beq	143c4 <__lxstat64@plt+0x35a0>
   143ac:	bl	1543c <__lxstat64@plt+0x4618>
   143b0:	ldr	r3, [pc, #60]	; 143f4 <__lxstat64@plt+0x35d0>
   143b4:	mov	r2, #256	; 0x100
   143b8:	str	r2, [r3, #8]
   143bc:	ldr	r2, [pc, #52]	; 143f8 <__lxstat64@plt+0x35d4>
   143c0:	str	r2, [r3, #12]
   143c4:	ldr	r3, [pc, #48]	; 143fc <__lxstat64@plt+0x35d8>
   143c8:	cmp	r7, r3
   143cc:	beq	143e4 <__lxstat64@plt+0x35c0>
   143d0:	mov	r0, r7
   143d4:	bl	1543c <__lxstat64@plt+0x4618>
   143d8:	ldr	r3, [pc, #20]	; 143f4 <__lxstat64@plt+0x35d0>
   143dc:	add	r2, r3, #8
   143e0:	str	r2, [r3]
   143e4:	mov	r2, #1
   143e8:	ldr	r3, [pc, #4]	; 143f4 <__lxstat64@plt+0x35d0>
   143ec:	str	r2, [r3, #4]
   143f0:	pop	{r4, r5, r6, r7, r8, pc}
   143f4:	andeq	r7, r2, r4, ror #1
   143f8:	andeq	r7, r2, r4, asr r1
   143fc:	andeq	r7, r2, ip, ror #1
   14400:	push	{r4, lr}
   14404:	ldr	r3, [pc, #8]	; 14414 <__lxstat64@plt+0x35f0>
   14408:	mvn	r2, #0
   1440c:	bl	13f38 <__lxstat64@plt+0x3114>
   14410:	pop	{r4, pc}
   14414:	andeq	r7, r2, r4, asr r2
   14418:	push	{r4, lr}
   1441c:	ldr	r3, [pc, #4]	; 14428 <__lxstat64@plt+0x3604>
   14420:	bl	13f38 <__lxstat64@plt+0x3114>
   14424:	pop	{r4, pc}
   14428:	andeq	r7, r2, r4, asr r2
   1442c:	push	{r4, lr}
   14430:	mov	r1, r0
   14434:	mov	r0, #0
   14438:	bl	14400 <__lxstat64@plt+0x35dc>
   1443c:	pop	{r4, pc}
   14440:	push	{r4, lr}
   14444:	mov	r2, r1
   14448:	mov	r1, r0
   1444c:	mov	r0, #0
   14450:	bl	14418 <__lxstat64@plt+0x35f4>
   14454:	pop	{r4, pc}
   14458:	push	{r4, r5, lr}
   1445c:	sub	sp, sp, #52	; 0x34
   14460:	mov	r4, r0
   14464:	mov	r5, r2
   14468:	mov	r0, sp
   1446c:	bl	12c60 <__lxstat64@plt+0x1e3c>
   14470:	mov	r3, sp
   14474:	mvn	r2, #0
   14478:	mov	r1, r5
   1447c:	mov	r0, r4
   14480:	bl	13f38 <__lxstat64@plt+0x3114>
   14484:	add	sp, sp, #52	; 0x34
   14488:	pop	{r4, r5, pc}
   1448c:	push	{r4, r5, r6, lr}
   14490:	sub	sp, sp, #48	; 0x30
   14494:	mov	r4, r0
   14498:	mov	r5, r2
   1449c:	mov	r6, r3
   144a0:	mov	r0, sp
   144a4:	bl	12c60 <__lxstat64@plt+0x1e3c>
   144a8:	mov	r3, sp
   144ac:	mov	r2, r6
   144b0:	mov	r1, r5
   144b4:	mov	r0, r4
   144b8:	bl	13f38 <__lxstat64@plt+0x3114>
   144bc:	add	sp, sp, #48	; 0x30
   144c0:	pop	{r4, r5, r6, pc}
   144c4:	push	{r4, lr}
   144c8:	mov	r2, r1
   144cc:	mov	r1, r0
   144d0:	mov	r0, #0
   144d4:	bl	14458 <__lxstat64@plt+0x3634>
   144d8:	pop	{r4, pc}
   144dc:	push	{r4, lr}
   144e0:	mov	r3, r2
   144e4:	mov	r2, r1
   144e8:	mov	r1, r0
   144ec:	mov	r0, #0
   144f0:	bl	1448c <__lxstat64@plt+0x3668>
   144f4:	pop	{r4, pc}
   144f8:	push	{r4, r5, r6, lr}
   144fc:	sub	sp, sp, #48	; 0x30
   14500:	mov	r4, r0
   14504:	mov	r5, r1
   14508:	mov	r6, r2
   1450c:	mov	ip, sp
   14510:	ldr	lr, [pc, #64]	; 14558 <__lxstat64@plt+0x3734>
   14514:	ldm	lr!, {r0, r1, r2, r3}
   14518:	stmia	ip!, {r0, r1, r2, r3}
   1451c:	ldm	lr!, {r0, r1, r2, r3}
   14520:	stmia	ip!, {r0, r1, r2, r3}
   14524:	ldm	lr, {r0, r1, r2, r3}
   14528:	stm	ip, {r0, r1, r2, r3}
   1452c:	mov	r2, #1
   14530:	mov	r1, r6
   14534:	mov	r0, sp
   14538:	bl	14164 <__lxstat64@plt+0x3340>
   1453c:	mov	r3, sp
   14540:	mov	r2, r5
   14544:	mov	r1, r4
   14548:	mov	r0, #0
   1454c:	bl	13f38 <__lxstat64@plt+0x3114>
   14550:	add	sp, sp, #48	; 0x30
   14554:	pop	{r4, r5, r6, pc}
   14558:	andeq	r7, r2, r4, asr r2
   1455c:	push	{r4, lr}
   14560:	mov	r2, r1
   14564:	mvn	r1, #0
   14568:	bl	144f8 <__lxstat64@plt+0x36d4>
   1456c:	pop	{r4, pc}
   14570:	push	{r4, lr}
   14574:	mov	r1, #58	; 0x3a
   14578:	bl	1455c <__lxstat64@plt+0x3738>
   1457c:	pop	{r4, pc}
   14580:	push	{r4, lr}
   14584:	mov	r2, #58	; 0x3a
   14588:	bl	144f8 <__lxstat64@plt+0x36d4>
   1458c:	pop	{r4, pc}
   14590:	push	{r4, r5, lr}
   14594:	sub	sp, sp, #100	; 0x64
   14598:	mov	r4, r0
   1459c:	mov	r5, r2
   145a0:	mov	r0, sp
   145a4:	bl	12c60 <__lxstat64@plt+0x1e3c>
   145a8:	add	lr, sp, #48	; 0x30
   145ac:	mov	ip, sp
   145b0:	ldm	ip!, {r0, r1, r2, r3}
   145b4:	stmia	lr!, {r0, r1, r2, r3}
   145b8:	ldm	ip!, {r0, r1, r2, r3}
   145bc:	stmia	lr!, {r0, r1, r2, r3}
   145c0:	ldm	ip, {r0, r1, r2, r3}
   145c4:	stm	lr, {r0, r1, r2, r3}
   145c8:	mov	r2, #1
   145cc:	mov	r1, #58	; 0x3a
   145d0:	add	r0, sp, #48	; 0x30
   145d4:	bl	14164 <__lxstat64@plt+0x3340>
   145d8:	add	r3, sp, #48	; 0x30
   145dc:	mvn	r2, #0
   145e0:	mov	r1, r5
   145e4:	mov	r0, r4
   145e8:	bl	13f38 <__lxstat64@plt+0x3114>
   145ec:	add	sp, sp, #100	; 0x64
   145f0:	pop	{r4, r5, pc}
   145f4:	push	{r4, r5, r6, r7, lr}
   145f8:	sub	sp, sp, #52	; 0x34
   145fc:	mov	r4, r0
   14600:	mov	r6, r1
   14604:	mov	r7, r2
   14608:	mov	r5, r3
   1460c:	mov	ip, sp
   14610:	ldr	lr, [pc, #64]	; 14658 <__lxstat64@plt+0x3834>
   14614:	ldm	lr!, {r0, r1, r2, r3}
   14618:	stmia	ip!, {r0, r1, r2, r3}
   1461c:	ldm	lr!, {r0, r1, r2, r3}
   14620:	stmia	ip!, {r0, r1, r2, r3}
   14624:	ldm	lr, {r0, r1, r2, r3}
   14628:	stm	ip, {r0, r1, r2, r3}
   1462c:	mov	r2, r7
   14630:	mov	r1, r6
   14634:	mov	r0, sp
   14638:	bl	141c0 <__lxstat64@plt+0x339c>
   1463c:	mov	r3, sp
   14640:	ldr	r2, [sp, #72]	; 0x48
   14644:	mov	r1, r5
   14648:	mov	r0, r4
   1464c:	bl	13f38 <__lxstat64@plt+0x3114>
   14650:	add	sp, sp, #52	; 0x34
   14654:	pop	{r4, r5, r6, r7, pc}
   14658:	andeq	r7, r2, r4, asr r2
   1465c:	push	{lr}		; (str lr, [sp, #-4]!)
   14660:	sub	sp, sp, #12
   14664:	mvn	ip, #0
   14668:	str	ip, [sp]
   1466c:	bl	145f4 <__lxstat64@plt+0x37d0>
   14670:	add	sp, sp, #12
   14674:	pop	{pc}		; (ldr pc, [sp], #4)
   14678:	push	{r4, lr}
   1467c:	mov	r3, r2
   14680:	mov	r2, r1
   14684:	mov	r1, r0
   14688:	mov	r0, #0
   1468c:	bl	1465c <__lxstat64@plt+0x3838>
   14690:	pop	{r4, pc}
   14694:	push	{lr}		; (str lr, [sp, #-4]!)
   14698:	sub	sp, sp, #12
   1469c:	str	r3, [sp]
   146a0:	mov	r3, r2
   146a4:	mov	r2, r1
   146a8:	mov	r1, r0
   146ac:	mov	r0, #0
   146b0:	bl	145f4 <__lxstat64@plt+0x37d0>
   146b4:	add	sp, sp, #12
   146b8:	pop	{pc}		; (ldr pc, [sp], #4)
   146bc:	push	{r4, lr}
   146c0:	ldr	r3, [pc, #4]	; 146cc <__lxstat64@plt+0x38a8>
   146c4:	bl	13f38 <__lxstat64@plt+0x3114>
   146c8:	pop	{r4, pc}
   146cc:	strdeq	r7, [r2], -r4
   146d0:	push	{r4, lr}
   146d4:	mov	r2, r1
   146d8:	mov	r1, r0
   146dc:	mov	r0, #0
   146e0:	bl	146bc <__lxstat64@plt+0x3898>
   146e4:	pop	{r4, pc}
   146e8:	push	{r4, lr}
   146ec:	mvn	r2, #0
   146f0:	bl	146bc <__lxstat64@plt+0x3898>
   146f4:	pop	{r4, pc}
   146f8:	push	{r4, lr}
   146fc:	mov	r1, r0
   14700:	mov	r0, #0
   14704:	bl	146e8 <__lxstat64@plt+0x38c4>
   14708:	pop	{r4, pc}
   1470c:	push	{r4, lr}
   14710:	ldrb	lr, [r0]
   14714:	ldrb	ip, [r1]
   14718:	cmp	lr, #45	; 0x2d
   1471c:	beq	14794 <__lxstat64@plt+0x3970>
   14720:	cmp	ip, #45	; 0x2d
   14724:	beq	148a8 <__lxstat64@plt+0x3a84>
   14728:	cmp	lr, #48	; 0x30
   1472c:	bne	1473c <__lxstat64@plt+0x3918>
   14730:	ldrb	lr, [r0, #1]!
   14734:	cmp	lr, #48	; 0x30
   14738:	beq	14730 <__lxstat64@plt+0x390c>
   1473c:	cmp	ip, #48	; 0x30
   14740:	bne	14750 <__lxstat64@plt+0x392c>
   14744:	ldrb	ip, [r1, #1]!
   14748:	cmp	ip, #48	; 0x30
   1474c:	beq	14744 <__lxstat64@plt+0x3920>
   14750:	cmp	ip, lr
   14754:	bne	148ec <__lxstat64@plt+0x3ac8>
   14758:	sub	r3, ip, #48	; 0x30
   1475c:	cmp	r3, #9
   14760:	bhi	148e8 <__lxstat64@plt+0x3ac4>
   14764:	ldrb	lr, [r0, #1]!
   14768:	ldrb	ip, [r1, #1]!
   1476c:	cmp	lr, ip
   14770:	bne	148ec <__lxstat64@plt+0x3ac8>
   14774:	sub	r3, lr, #48	; 0x30
   14778:	cmp	r3, #9
   1477c:	bls	14764 <__lxstat64@plt+0x3940>
   14780:	mov	r3, lr
   14784:	mov	lr, ip
   14788:	mov	ip, r3
   1478c:	mov	r4, #0
   14790:	b	14914 <__lxstat64@plt+0x3af0>
   14794:	ldrb	lr, [r0, #1]!
   14798:	cmp	lr, #48	; 0x30
   1479c:	beq	14794 <__lxstat64@plt+0x3970>
   147a0:	cmp	ip, #45	; 0x2d
   147a4:	beq	147dc <__lxstat64@plt+0x39b8>
   147a8:	sub	r0, lr, #48	; 0x30
   147ac:	cmp	r0, #9
   147b0:	bls	14968 <__lxstat64@plt+0x3b44>
   147b4:	cmp	ip, #48	; 0x30
   147b8:	bne	147c8 <__lxstat64@plt+0x39a4>
   147bc:	ldrb	ip, [r1, #1]!
   147c0:	cmp	ip, #48	; 0x30
   147c4:	beq	147bc <__lxstat64@plt+0x3998>
   147c8:	sub	ip, ip, #48	; 0x30
   147cc:	cmp	ip, #9
   147d0:	movhi	r0, #0
   147d4:	mvnls	r0, #0
   147d8:	pop	{r4, pc}
   147dc:	ldrb	r4, [r1, #1]!
   147e0:	cmp	r4, #48	; 0x30
   147e4:	beq	147dc <__lxstat64@plt+0x39b8>
   147e8:	cmp	lr, r4
   147ec:	bne	1482c <__lxstat64@plt+0x3a08>
   147f0:	sub	r3, lr, #48	; 0x30
   147f4:	cmp	r3, #9
   147f8:	bhi	1482c <__lxstat64@plt+0x3a08>
   147fc:	ldrb	lr, [r0, #1]!
   14800:	ldrb	r4, [r1, #1]!
   14804:	cmp	lr, r4
   14808:	bne	1482c <__lxstat64@plt+0x3a08>
   1480c:	sub	r3, lr, #48	; 0x30
   14810:	cmp	r3, #9
   14814:	bls	147fc <__lxstat64@plt+0x39d8>
   14818:	mov	r3, lr
   1481c:	mov	lr, r4
   14820:	mov	r4, r3
   14824:	mov	r3, #0
   14828:	b	14854 <__lxstat64@plt+0x3a30>
   1482c:	sub	r3, lr, #48	; 0x30
   14830:	cmp	r3, #9
   14834:	bhi	14890 <__lxstat64@plt+0x3a6c>
   14838:	mov	r2, r0
   1483c:	add	r2, r2, #1
   14840:	sub	r3, r2, r0
   14844:	ldrb	ip, [r2]
   14848:	sub	ip, ip, #48	; 0x30
   1484c:	cmp	ip, #9
   14850:	bls	1483c <__lxstat64@plt+0x3a18>
   14854:	sub	r2, r4, #48	; 0x30
   14858:	cmp	r2, #9
   1485c:	bhi	14988 <__lxstat64@plt+0x3b64>
   14860:	mov	r2, r1
   14864:	add	r2, r2, #1
   14868:	sub	ip, r2, r1
   1486c:	ldrb	r0, [r2]
   14870:	sub	r0, r0, #48	; 0x30
   14874:	cmp	r0, #9
   14878:	bls	14864 <__lxstat64@plt+0x3a40>
   1487c:	cmp	r3, ip
   14880:	beq	14898 <__lxstat64@plt+0x3a74>
   14884:	movcc	r0, #1
   14888:	mvncs	r0, #0
   1488c:	pop	{r4, pc}
   14890:	mov	r3, #0
   14894:	b	14854 <__lxstat64@plt+0x3a30>
   14898:	cmp	ip, #0
   1489c:	beq	14970 <__lxstat64@plt+0x3b4c>
   148a0:	sub	r0, r4, lr
   148a4:	pop	{r4, pc}
   148a8:	ldrb	r3, [r1, #1]!
   148ac:	cmp	r3, #48	; 0x30
   148b0:	beq	148a8 <__lxstat64@plt+0x3a84>
   148b4:	sub	r3, r3, #48	; 0x30
   148b8:	cmp	r3, #9
   148bc:	bls	14978 <__lxstat64@plt+0x3b54>
   148c0:	cmp	lr, #48	; 0x30
   148c4:	bne	148d4 <__lxstat64@plt+0x3ab0>
   148c8:	ldrb	lr, [r0, #1]!
   148cc:	cmp	lr, #48	; 0x30
   148d0:	beq	148c8 <__lxstat64@plt+0x3aa4>
   148d4:	sub	lr, lr, #48	; 0x30
   148d8:	cmp	lr, #9
   148dc:	movhi	r0, #0
   148e0:	movls	r0, #1
   148e4:	pop	{r4, pc}
   148e8:	mov	lr, ip
   148ec:	sub	r3, lr, #48	; 0x30
   148f0:	cmp	r3, #9
   148f4:	bhi	14950 <__lxstat64@plt+0x3b2c>
   148f8:	mov	r3, r0
   148fc:	add	r3, r3, #1
   14900:	sub	r4, r3, r0
   14904:	ldrb	r2, [r3]
   14908:	sub	r2, r2, #48	; 0x30
   1490c:	cmp	r2, #9
   14910:	bls	148fc <__lxstat64@plt+0x3ad8>
   14914:	sub	r3, ip, #48	; 0x30
   14918:	cmp	r3, #9
   1491c:	bhi	14994 <__lxstat64@plt+0x3b70>
   14920:	mov	r3, r1
   14924:	add	r3, r3, #1
   14928:	sub	r0, r3, r1
   1492c:	ldrb	r2, [r3]
   14930:	sub	r2, r2, #48	; 0x30
   14934:	cmp	r2, #9
   14938:	bls	14924 <__lxstat64@plt+0x3b00>
   1493c:	cmp	r0, r4
   14940:	beq	14958 <__lxstat64@plt+0x3b34>
   14944:	mvnhi	r0, #0
   14948:	movls	r0, #1
   1494c:	pop	{r4, pc}
   14950:	mov	r4, #0
   14954:	b	14914 <__lxstat64@plt+0x3af0>
   14958:	cmp	r4, #0
   1495c:	beq	14980 <__lxstat64@plt+0x3b5c>
   14960:	sub	r0, lr, ip
   14964:	pop	{r4, pc}
   14968:	mvn	r0, #0
   1496c:	pop	{r4, pc}
   14970:	mov	r0, #0
   14974:	pop	{r4, pc}
   14978:	mov	r0, #1
   1497c:	pop	{r4, pc}
   14980:	mov	r0, #0
   14984:	pop	{r4, pc}
   14988:	adds	r0, r3, #0
   1498c:	mvnne	r0, #0
   14990:	pop	{r4, pc}
   14994:	adds	r0, r4, #0
   14998:	movne	r0, #1
   1499c:	pop	{r4, pc}
   149a0:	push	{r4, r5, r6, r7, r8, lr}
   149a4:	sub	sp, sp, #8
   149a8:	mov	r6, r0
   149ac:	mov	r7, r1
   149b0:	mov	r5, r2
   149b4:	mov	r8, r3
   149b8:	ldr	r1, [sp, #36]	; 0x24
   149bc:	ldr	r0, [sp, #32]
   149c0:	bl	15140 <__lxstat64@plt+0x431c>
   149c4:	subs	r4, r0, #0
   149c8:	beq	14a1c <__lxstat64@plt+0x3bf8>
   149cc:	cmp	r5, #0
   149d0:	beq	14a04 <__lxstat64@plt+0x3be0>
   149d4:	str	r4, [sp, #4]
   149d8:	ldr	r3, [pc, #104]	; 14a48 <__lxstat64@plt+0x3c24>
   149dc:	str	r3, [sp]
   149e0:	mov	r3, r8
   149e4:	mov	r2, r5
   149e8:	mov	r1, r7
   149ec:	mov	r0, r6
   149f0:	bl	10cf8 <error_at_line@plt>
   149f4:	mov	r0, r4
   149f8:	bl	1543c <__lxstat64@plt+0x4618>
   149fc:	add	sp, sp, #8
   14a00:	pop	{r4, r5, r6, r7, r8, pc}
   14a04:	mov	r3, r4
   14a08:	ldr	r2, [pc, #56]	; 14a48 <__lxstat64@plt+0x3c24>
   14a0c:	mov	r1, r7
   14a10:	mov	r0, r6
   14a14:	bl	10ce0 <error@plt>
   14a18:	b	149f4 <__lxstat64@plt+0x3bd0>
   14a1c:	bl	10d4c <__errno_location@plt>
   14a20:	ldr	r4, [r0]
   14a24:	mov	r2, #5
   14a28:	ldr	r1, [pc, #28]	; 14a4c <__lxstat64@plt+0x3c28>
   14a2c:	mov	r0, #0
   14a30:	bl	10c5c <dcgettext@plt>
   14a34:	mov	r2, r0
   14a38:	mov	r1, r4
   14a3c:	mov	r0, #0
   14a40:	bl	10ce0 <error@plt>
   14a44:	bl	10e18 <abort@plt>
   14a48:	andeq	r6, r1, r0, lsr sp
   14a4c:	andeq	r6, r1, r0, asr lr
   14a50:	push	{lr}		; (str lr, [sp, #-4]!)
   14a54:	sub	sp, sp, #12
   14a58:	str	r3, [sp, #4]
   14a5c:	str	r2, [sp]
   14a60:	mov	r3, #0
   14a64:	mov	r2, r3
   14a68:	bl	149a0 <__lxstat64@plt+0x3b7c>
   14a6c:	add	sp, sp, #12
   14a70:	pop	{pc}		; (ldr pc, [sp], #4)
   14a74:	push	{r4, lr}
   14a78:	bl	15238 <__lxstat64@plt+0x4414>
   14a7c:	cmp	r0, #0
   14a80:	popne	{r4, pc}
   14a84:	bl	15018 <__lxstat64@plt+0x41f4>
   14a88:	push	{r4, lr}
   14a8c:	bl	15238 <__lxstat64@plt+0x4414>
   14a90:	cmp	r0, #0
   14a94:	popne	{r4, pc}
   14a98:	bl	15018 <__lxstat64@plt+0x41f4>
   14a9c:	push	{r4, lr}
   14aa0:	bl	14a74 <__lxstat64@plt+0x3c50>
   14aa4:	pop	{r4, pc}
   14aa8:	push	{r4, r5, r6, lr}
   14aac:	mov	r5, r0
   14ab0:	mov	r4, r1
   14ab4:	bl	15268 <__lxstat64@plt+0x4444>
   14ab8:	cmp	r0, #0
   14abc:	popne	{r4, r5, r6, pc}
   14ac0:	adds	r4, r4, #0
   14ac4:	movne	r4, #1
   14ac8:	cmp	r5, #0
   14acc:	orreq	r4, r4, #1
   14ad0:	cmp	r4, #0
   14ad4:	popeq	{r4, r5, r6, pc}
   14ad8:	bl	15018 <__lxstat64@plt+0x41f4>
   14adc:	push	{r4, lr}
   14ae0:	cmp	r1, #0
   14ae4:	orreq	r1, r1, #1
   14ae8:	bl	15268 <__lxstat64@plt+0x4444>
   14aec:	cmp	r0, #0
   14af0:	popne	{r4, pc}
   14af4:	bl	15018 <__lxstat64@plt+0x41f4>
   14af8:	push	{r4, r5, r6, lr}
   14afc:	mov	r6, r0
   14b00:	mov	r5, r1
   14b04:	mov	r4, r2
   14b08:	bl	155c8 <__lxstat64@plt+0x47a4>
   14b0c:	cmp	r0, #0
   14b10:	popne	{r4, r5, r6, pc}
   14b14:	cmp	r6, #0
   14b18:	beq	14b28 <__lxstat64@plt+0x3d04>
   14b1c:	cmp	r5, #0
   14b20:	cmpne	r4, #0
   14b24:	popeq	{r4, r5, r6, pc}
   14b28:	bl	15018 <__lxstat64@plt+0x41f4>
   14b2c:	push	{r4, lr}
   14b30:	bl	14af8 <__lxstat64@plt+0x3cd4>
   14b34:	pop	{r4, pc}
   14b38:	push	{r4, lr}
   14b3c:	mov	ip, r1
   14b40:	mov	r3, r2
   14b44:	cmp	r2, #0
   14b48:	cmpne	r1, #0
   14b4c:	moveq	r3, #1
   14b50:	moveq	ip, r3
   14b54:	mov	r2, r3
   14b58:	mov	r1, ip
   14b5c:	bl	155c8 <__lxstat64@plt+0x47a4>
   14b60:	cmp	r0, #0
   14b64:	popne	{r4, pc}
   14b68:	bl	15018 <__lxstat64@plt+0x41f4>
   14b6c:	push	{r4, lr}
   14b70:	mov	r2, r1
   14b74:	mov	r1, r0
   14b78:	mov	r0, #0
   14b7c:	bl	14af8 <__lxstat64@plt+0x3cd4>
   14b80:	pop	{r4, pc}
   14b84:	push	{r4, lr}
   14b88:	mov	r2, r1
   14b8c:	mov	r1, r0
   14b90:	mov	r0, #0
   14b94:	bl	14b38 <__lxstat64@plt+0x3d14>
   14b98:	pop	{r4, pc}
   14b9c:	push	{r4, r5, r6, r7, r8, lr}
   14ba0:	mov	r5, r1
   14ba4:	mov	r6, r2
   14ba8:	ldr	r4, [r1]
   14bac:	subs	r7, r0, #0
   14bb0:	beq	14bcc <__lxstat64@plt+0x3da8>
   14bb4:	lsr	r2, r4, #1
   14bb8:	add	r3, r2, #1
   14bbc:	mvn	r3, r3
   14bc0:	cmp	r4, r3
   14bc4:	bls	14bf0 <__lxstat64@plt+0x3dcc>
   14bc8:	bl	15018 <__lxstat64@plt+0x41f4>
   14bcc:	cmp	r4, #0
   14bd0:	bne	14bf8 <__lxstat64@plt+0x3dd4>
   14bd4:	mov	r1, r2
   14bd8:	mov	r0, #64	; 0x40
   14bdc:	bl	1571c <__lxstat64@plt+0x48f8>
   14be0:	cmp	r0, #0
   14be4:	movne	r4, r0
   14be8:	addeq	r4, r0, #1
   14bec:	b	14bf8 <__lxstat64@plt+0x3dd4>
   14bf0:	add	r4, r4, #1
   14bf4:	add	r4, r4, r2
   14bf8:	mov	r2, r6
   14bfc:	mov	r1, r4
   14c00:	mov	r0, r7
   14c04:	bl	14af8 <__lxstat64@plt+0x3cd4>
   14c08:	str	r4, [r5]
   14c0c:	pop	{r4, r5, r6, r7, r8, pc}
   14c10:	push	{r4, lr}
   14c14:	mov	r2, #1
   14c18:	bl	14b9c <__lxstat64@plt+0x3d78>
   14c1c:	pop	{r4, pc}
   14c20:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14c24:	sub	sp, sp, #12
   14c28:	mov	fp, r0
   14c2c:	mov	sl, r1
   14c30:	mov	r9, r2
   14c34:	mov	r7, r3
   14c38:	ldr	r6, [sp, #48]	; 0x30
   14c3c:	ldr	r5, [r1]
   14c40:	asrs	r4, r5, #1
   14c44:	bmi	14da0 <__lxstat64@plt+0x3f7c>
   14c48:	cmp	r5, #0
   14c4c:	blt	14db4 <__lxstat64@plt+0x3f90>
   14c50:	mvn	r3, #-2147483648	; 0x80000000
   14c54:	sub	r3, r3, r4
   14c58:	cmp	r5, r3
   14c5c:	movle	r3, #0
   14c60:	movgt	r3, #1
   14c64:	cmp	r3, #0
   14c68:	addeq	r4, r4, r5
   14c6c:	mvnne	r4, #-2147483648	; 0x80000000
   14c70:	mvn	r8, r7
   14c74:	lsr	r8, r8, #31
   14c78:	cmp	r7, r4
   14c7c:	movge	r3, #0
   14c80:	andlt	r3, r8, #1
   14c84:	cmp	r3, #0
   14c88:	movne	r4, r7
   14c8c:	cmp	r6, #0
   14c90:	blt	14dc8 <__lxstat64@plt+0x3fa4>
   14c94:	cmp	r6, #0
   14c98:	beq	14e74 <__lxstat64@plt+0x4050>
   14c9c:	cmp	r4, #0
   14ca0:	blt	14e24 <__lxstat64@plt+0x4000>
   14ca4:	mov	r1, r6
   14ca8:	mvn	r0, #-2147483648	; 0x80000000
   14cac:	bl	15928 <__lxstat64@plt+0x4b04>
   14cb0:	cmp	r0, r4
   14cb4:	movge	r0, #0
   14cb8:	movlt	r0, #1
   14cbc:	cmp	r0, #0
   14cc0:	mvnne	r3, #-2147483648	; 0x80000000
   14cc4:	strne	r3, [sp, #4]
   14cc8:	beq	14e5c <__lxstat64@plt+0x4038>
   14ccc:	mov	r1, r6
   14cd0:	ldr	r0, [sp, #4]
   14cd4:	bl	15928 <__lxstat64@plt+0x4b04>
   14cd8:	mov	r4, r0
   14cdc:	mov	r1, r6
   14ce0:	ldr	r0, [sp, #4]
   14ce4:	bl	15b48 <__lxstat64@plt+0x4d24>
   14ce8:	ldr	r3, [sp, #4]
   14cec:	sub	r1, r3, r1
   14cf0:	cmp	fp, #0
   14cf4:	moveq	r3, #0
   14cf8:	streq	r3, [sl]
   14cfc:	sub	r3, r4, r5
   14d00:	cmp	r3, r9
   14d04:	bge	14d8c <__lxstat64@plt+0x3f68>
   14d08:	cmp	r9, #0
   14d0c:	blt	14e80 <__lxstat64@plt+0x405c>
   14d10:	cmp	r5, #0
   14d14:	blt	14e94 <__lxstat64@plt+0x4070>
   14d18:	mvn	r3, #-2147483648	; 0x80000000
   14d1c:	sub	r3, r3, r9
   14d20:	cmp	r5, r3
   14d24:	movle	r3, #0
   14d28:	movgt	r3, #1
   14d2c:	cmp	r3, #0
   14d30:	bne	14f3c <__lxstat64@plt+0x4118>
   14d34:	add	r5, r5, r9
   14d38:	mov	r4, r5
   14d3c:	cmp	r7, r5
   14d40:	movge	r7, #0
   14d44:	andlt	r7, r8, #1
   14d48:	cmp	r7, #0
   14d4c:	bne	14f3c <__lxstat64@plt+0x4118>
   14d50:	cmp	r6, #0
   14d54:	blt	14ea8 <__lxstat64@plt+0x4084>
   14d58:	cmp	r6, #0
   14d5c:	beq	14d88 <__lxstat64@plt+0x3f64>
   14d60:	cmp	r5, #0
   14d64:	blt	14f04 <__lxstat64@plt+0x40e0>
   14d68:	mov	r1, r6
   14d6c:	mvn	r0, #-2147483648	; 0x80000000
   14d70:	bl	15928 <__lxstat64@plt+0x4b04>
   14d74:	cmp	r5, r0
   14d78:	movle	r0, #0
   14d7c:	movgt	r0, #1
   14d80:	cmp	r0, #0
   14d84:	bne	14f3c <__lxstat64@plt+0x4118>
   14d88:	mul	r1, r5, r6
   14d8c:	mov	r0, fp
   14d90:	bl	14aa8 <__lxstat64@plt+0x3c84>
   14d94:	str	r4, [sl]
   14d98:	add	sp, sp, #12
   14d9c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14da0:	rsb	r3, r4, #-2147483648	; 0x80000000
   14da4:	cmp	r5, r3
   14da8:	movge	r3, #0
   14dac:	movlt	r3, #1
   14db0:	b	14c64 <__lxstat64@plt+0x3e40>
   14db4:	rsb	r3, r5, #-2147483648	; 0x80000000
   14db8:	cmp	r4, r3
   14dbc:	movge	r3, #0
   14dc0:	movlt	r3, #1
   14dc4:	b	14c64 <__lxstat64@plt+0x3e40>
   14dc8:	cmp	r4, #0
   14dcc:	blt	14df4 <__lxstat64@plt+0x3fd0>
   14dd0:	cmn	r6, #1
   14dd4:	beq	14e10 <__lxstat64@plt+0x3fec>
   14dd8:	mov	r1, r6
   14ddc:	mov	r0, #-2147483648	; 0x80000000
   14de0:	bl	15928 <__lxstat64@plt+0x4b04>
   14de4:	cmp	r0, r4
   14de8:	movge	r0, #0
   14dec:	movlt	r0, #1
   14df0:	b	14cbc <__lxstat64@plt+0x3e98>
   14df4:	mov	r1, r6
   14df8:	mvn	r0, #-2147483648	; 0x80000000
   14dfc:	bl	15928 <__lxstat64@plt+0x4b04>
   14e00:	cmp	r0, r4
   14e04:	movle	r0, #0
   14e08:	movgt	r0, #1
   14e0c:	b	14cbc <__lxstat64@plt+0x3e98>
   14e10:	add	r0, r4, #-2147483648	; 0x80000000
   14e14:	cmp	r0, #0
   14e18:	movle	r0, #0
   14e1c:	movgt	r0, #1
   14e20:	b	14cbc <__lxstat64@plt+0x3e98>
   14e24:	cmn	r4, #1
   14e28:	beq	14e48 <__lxstat64@plt+0x4024>
   14e2c:	mov	r1, r4
   14e30:	mov	r0, #-2147483648	; 0x80000000
   14e34:	bl	15928 <__lxstat64@plt+0x4b04>
   14e38:	cmp	r6, r0
   14e3c:	movle	r0, #0
   14e40:	movgt	r0, #1
   14e44:	b	14cbc <__lxstat64@plt+0x3e98>
   14e48:	add	r0, r6, #-2147483648	; 0x80000000
   14e4c:	cmp	r0, #0
   14e50:	movle	r0, #0
   14e54:	movgt	r0, #1
   14e58:	b	14cbc <__lxstat64@plt+0x3e98>
   14e5c:	mul	r1, r6, r4
   14e60:	cmp	r1, #63	; 0x3f
   14e64:	movle	r3, #64	; 0x40
   14e68:	strle	r3, [sp, #4]
   14e6c:	bgt	14cf0 <__lxstat64@plt+0x3ecc>
   14e70:	b	14ccc <__lxstat64@plt+0x3ea8>
   14e74:	mov	r3, #64	; 0x40
   14e78:	str	r3, [sp, #4]
   14e7c:	b	14ccc <__lxstat64@plt+0x3ea8>
   14e80:	rsb	r3, r9, #-2147483648	; 0x80000000
   14e84:	cmp	r5, r3
   14e88:	movge	r3, #0
   14e8c:	movlt	r3, #1
   14e90:	b	14d2c <__lxstat64@plt+0x3f08>
   14e94:	rsb	r3, r5, #-2147483648	; 0x80000000
   14e98:	cmp	r9, r3
   14e9c:	movge	r3, #0
   14ea0:	movlt	r3, #1
   14ea4:	b	14d2c <__lxstat64@plt+0x3f08>
   14ea8:	cmp	r5, #0
   14eac:	blt	14ed4 <__lxstat64@plt+0x40b0>
   14eb0:	cmn	r6, #1
   14eb4:	beq	14ef0 <__lxstat64@plt+0x40cc>
   14eb8:	mov	r1, r6
   14ebc:	mov	r0, #-2147483648	; 0x80000000
   14ec0:	bl	15928 <__lxstat64@plt+0x4b04>
   14ec4:	cmp	r5, r0
   14ec8:	movle	r0, #0
   14ecc:	movgt	r0, #1
   14ed0:	b	14d80 <__lxstat64@plt+0x3f5c>
   14ed4:	mov	r1, r6
   14ed8:	mvn	r0, #-2147483648	; 0x80000000
   14edc:	bl	15928 <__lxstat64@plt+0x4b04>
   14ee0:	cmp	r5, r0
   14ee4:	movge	r0, #0
   14ee8:	movlt	r0, #1
   14eec:	b	14d80 <__lxstat64@plt+0x3f5c>
   14ef0:	add	r0, r5, #-2147483648	; 0x80000000
   14ef4:	cmp	r0, #0
   14ef8:	movle	r0, #0
   14efc:	movgt	r0, #1
   14f00:	b	14d80 <__lxstat64@plt+0x3f5c>
   14f04:	cmn	r5, #1
   14f08:	beq	14f28 <__lxstat64@plt+0x4104>
   14f0c:	mov	r1, r5
   14f10:	mov	r0, #-2147483648	; 0x80000000
   14f14:	bl	15928 <__lxstat64@plt+0x4b04>
   14f18:	cmp	r6, r0
   14f1c:	movle	r0, #0
   14f20:	movgt	r0, #1
   14f24:	b	14d80 <__lxstat64@plt+0x3f5c>
   14f28:	add	r0, r6, #-2147483648	; 0x80000000
   14f2c:	cmp	r0, #0
   14f30:	movle	r0, #0
   14f34:	movgt	r0, #1
   14f38:	b	14d80 <__lxstat64@plt+0x3f5c>
   14f3c:	bl	15018 <__lxstat64@plt+0x41f4>
   14f40:	push	{r4, lr}
   14f44:	bl	151e8 <__lxstat64@plt+0x43c4>
   14f48:	cmp	r0, #0
   14f4c:	popne	{r4, pc}
   14f50:	bl	15018 <__lxstat64@plt+0x41f4>
   14f54:	push	{r4, lr}
   14f58:	mov	r1, #1
   14f5c:	bl	14f40 <__lxstat64@plt+0x411c>
   14f60:	pop	{r4, pc}
   14f64:	push	{r4, lr}
   14f68:	bl	151e8 <__lxstat64@plt+0x43c4>
   14f6c:	cmp	r0, #0
   14f70:	popne	{r4, pc}
   14f74:	bl	15018 <__lxstat64@plt+0x41f4>
   14f78:	push	{r4, lr}
   14f7c:	mov	r1, #1
   14f80:	bl	14f64 <__lxstat64@plt+0x4140>
   14f84:	pop	{r4, pc}
   14f88:	push	{r4, r5, r6, lr}
   14f8c:	mov	r5, r0
   14f90:	mov	r4, r1
   14f94:	mov	r0, r1
   14f98:	bl	14a74 <__lxstat64@plt+0x3c50>
   14f9c:	mov	r2, r4
   14fa0:	mov	r1, r5
   14fa4:	bl	10c38 <memcpy@plt>
   14fa8:	pop	{r4, r5, r6, pc}
   14fac:	push	{r4, r5, r6, lr}
   14fb0:	mov	r5, r0
   14fb4:	mov	r4, r1
   14fb8:	mov	r0, r1
   14fbc:	bl	14a88 <__lxstat64@plt+0x3c64>
   14fc0:	mov	r2, r4
   14fc4:	mov	r1, r5
   14fc8:	bl	10c38 <memcpy@plt>
   14fcc:	pop	{r4, r5, r6, pc}
   14fd0:	push	{r4, r5, r6, lr}
   14fd4:	mov	r5, r0
   14fd8:	mov	r4, r1
   14fdc:	add	r0, r1, #1
   14fe0:	bl	14a88 <__lxstat64@plt+0x3c64>
   14fe4:	mov	r2, #0
   14fe8:	strb	r2, [r0, r4]
   14fec:	mov	r2, r4
   14ff0:	mov	r1, r5
   14ff4:	bl	10c38 <memcpy@plt>
   14ff8:	pop	{r4, r5, r6, pc}
   14ffc:	push	{r4, lr}
   15000:	mov	r4, r0
   15004:	bl	10d40 <strlen@plt>
   15008:	add	r1, r0, #1
   1500c:	mov	r0, r4
   15010:	bl	14f88 <__lxstat64@plt+0x4164>
   15014:	pop	{r4, pc}
   15018:	push	{r4, lr}
   1501c:	ldr	r3, [pc, #40]	; 1504c <__lxstat64@plt+0x4228>
   15020:	ldr	r4, [r3]
   15024:	mov	r2, #5
   15028:	ldr	r1, [pc, #32]	; 15050 <__lxstat64@plt+0x422c>
   1502c:	mov	r0, #0
   15030:	bl	10c5c <dcgettext@plt>
   15034:	mov	r3, r0
   15038:	ldr	r2, [pc, #20]	; 15054 <__lxstat64@plt+0x4230>
   1503c:	mov	r1, #0
   15040:	mov	r0, r4
   15044:	bl	10ce0 <error@plt>
   15048:	bl	10e18 <abort@plt>
   1504c:	andeq	r7, r2, r0, ror #1
   15050:	andeq	r6, r1, r0, ror lr
   15054:	andeq	r6, r1, r0, lsr sp
   15058:	push	{r4, r5, r6, r7, r8, r9, lr}
   1505c:	sub	sp, sp, #12
   15060:	str	r1, [sp, #4]
   15064:	subs	r6, r0, #0
   15068:	beq	1512c <__lxstat64@plt+0x4308>
   1506c:	mov	r8, r1
   15070:	ldr	r3, [sp, #4]
   15074:	add	r2, r3, #4
   15078:	str	r2, [sp, #4]
   1507c:	ldr	r0, [r3]
   15080:	bl	10d40 <strlen@plt>
   15084:	mov	r5, r0
   15088:	mov	r4, r6
   1508c:	b	150b4 <__lxstat64@plt+0x4290>
   15090:	ldr	r3, [sp, #4]
   15094:	add	r2, r3, #4
   15098:	str	r2, [sp, #4]
   1509c:	ldr	r0, [r3]
   150a0:	bl	10d40 <strlen@plt>
   150a4:	add	r0, r0, r5
   150a8:	cmp	r0, r5
   150ac:	movcs	r5, r0
   150b0:	mvncc	r5, #0
   150b4:	subs	r4, r4, #1
   150b8:	bne	15090 <__lxstat64@plt+0x426c>
   150bc:	cmp	r5, #0
   150c0:	blt	15118 <__lxstat64@plt+0x42f4>
   150c4:	add	r0, r5, #1
   150c8:	bl	14a74 <__lxstat64@plt+0x3c50>
   150cc:	mov	r9, r0
   150d0:	sub	r8, r8, #4
   150d4:	mov	r4, r0
   150d8:	ldr	r7, [r8, #4]!
   150dc:	mov	r0, r7
   150e0:	bl	10d40 <strlen@plt>
   150e4:	mov	r5, r0
   150e8:	mov	r2, r0
   150ec:	mov	r1, r7
   150f0:	mov	r0, r4
   150f4:	bl	10c38 <memcpy@plt>
   150f8:	add	r4, r4, r5
   150fc:	subs	r6, r6, #1
   15100:	bne	150d8 <__lxstat64@plt+0x42b4>
   15104:	mov	r3, #0
   15108:	strb	r3, [r4]
   1510c:	mov	r0, r9
   15110:	add	sp, sp, #12
   15114:	pop	{r4, r5, r6, r7, r8, r9, pc}
   15118:	bl	10d4c <__errno_location@plt>
   1511c:	mov	r3, #75	; 0x4b
   15120:	str	r3, [r0]
   15124:	mov	r9, #0
   15128:	b	1510c <__lxstat64@plt+0x42e8>
   1512c:	mov	r0, #1
   15130:	bl	14a74 <__lxstat64@plt+0x3c50>
   15134:	mov	r4, r0
   15138:	mov	r9, r0
   1513c:	b	15104 <__lxstat64@plt+0x42e0>
   15140:	push	{r4, lr}
   15144:	sub	sp, sp, #8
   15148:	ldrb	r2, [r0]
   1514c:	cmp	r2, #0
   15150:	beq	151c0 <__lxstat64@plt+0x439c>
   15154:	cmp	r2, #37	; 0x25
   15158:	bne	15198 <__lxstat64@plt+0x4374>
   1515c:	ldrb	r3, [r0, #1]
   15160:	cmp	r3, #115	; 0x73
   15164:	bne	15198 <__lxstat64@plt+0x4374>
   15168:	mov	ip, r0
   1516c:	mov	r4, #0
   15170:	add	r4, r4, #1
   15174:	ldrb	lr, [ip, #2]
   15178:	cmp	lr, #0
   1517c:	beq	151c4 <__lxstat64@plt+0x43a0>
   15180:	cmp	lr, #37	; 0x25
   15184:	bne	15198 <__lxstat64@plt+0x4374>
   15188:	add	ip, ip, #2
   1518c:	ldrb	lr, [ip, #1]
   15190:	cmp	lr, #115	; 0x73
   15194:	beq	15170 <__lxstat64@plt+0x434c>
   15198:	mov	r3, r1
   1519c:	mov	r2, r0
   151a0:	mov	r1, #1
   151a4:	add	r0, sp, #4
   151a8:	bl	10d64 <__vasprintf_chk@plt>
   151ac:	cmp	r0, #0
   151b0:	ldrge	r0, [sp, #4]
   151b4:	blt	151d0 <__lxstat64@plt+0x43ac>
   151b8:	add	sp, sp, #8
   151bc:	pop	{r4, pc}
   151c0:	mov	r4, #0
   151c4:	mov	r0, r4
   151c8:	bl	15058 <__lxstat64@plt+0x4234>
   151cc:	b	151b8 <__lxstat64@plt+0x4394>
   151d0:	bl	10d4c <__errno_location@plt>
   151d4:	ldr	r3, [r0]
   151d8:	cmp	r3, #12
   151dc:	movne	r0, #0
   151e0:	bne	151b8 <__lxstat64@plt+0x4394>
   151e4:	bl	15018 <__lxstat64@plt+0x41f4>
   151e8:	push	{r4, lr}
   151ec:	mov	r2, r0
   151f0:	mov	r3, r1
   151f4:	cmp	r1, #0
   151f8:	cmpne	r0, #0
   151fc:	moveq	r3, #1
   15200:	moveq	r2, r3
   15204:	umull	r0, r1, r2, r3
   15208:	cmp	r0, #0
   1520c:	cmpge	r1, #0
   15210:	bne	15224 <__lxstat64@plt+0x4400>
   15214:	mov	r1, r3
   15218:	mov	r0, r2
   1521c:	bl	10bd8 <calloc@plt>
   15220:	pop	{r4, pc}
   15224:	bl	10d4c <__errno_location@plt>
   15228:	mov	r3, #12
   1522c:	str	r3, [r0]
   15230:	mov	r0, #0
   15234:	pop	{r4, pc}
   15238:	push	{r4, lr}
   1523c:	cmp	r0, #0
   15240:	moveq	r0, #1
   15244:	cmp	r0, #0
   15248:	blt	15254 <__lxstat64@plt+0x4430>
   1524c:	bl	10cec <malloc@plt>
   15250:	pop	{r4, pc}
   15254:	bl	10d4c <__errno_location@plt>
   15258:	mov	r3, #12
   1525c:	str	r3, [r0]
   15260:	mov	r0, #0
   15264:	pop	{r4, pc}
   15268:	push	{r4, lr}
   1526c:	cmp	r0, #0
   15270:	beq	1528c <__lxstat64@plt+0x4468>
   15274:	cmp	r1, #0
   15278:	beq	15298 <__lxstat64@plt+0x4474>
   1527c:	cmp	r1, #0
   15280:	blt	152a4 <__lxstat64@plt+0x4480>
   15284:	bl	10c68 <realloc@plt>
   15288:	pop	{r4, pc}
   1528c:	mov	r0, r1
   15290:	bl	15238 <__lxstat64@plt+0x4414>
   15294:	pop	{r4, pc}
   15298:	bl	1543c <__lxstat64@plt+0x4618>
   1529c:	mov	r0, #0
   152a0:	pop	{r4, pc}
   152a4:	bl	10d4c <__errno_location@plt>
   152a8:	mov	r3, #12
   152ac:	str	r3, [r0]
   152b0:	mov	r0, #0
   152b4:	pop	{r4, pc}
   152b8:	push	{r4, r5, r6, lr}
   152bc:	mov	r5, r0
   152c0:	bl	10cc8 <__fpending@plt>
   152c4:	mov	r6, r0
   152c8:	ldr	r4, [r5]
   152cc:	and	r4, r4, #32
   152d0:	mov	r0, r5
   152d4:	bl	15330 <__lxstat64@plt+0x450c>
   152d8:	cmp	r4, #0
   152dc:	bne	15304 <__lxstat64@plt+0x44e0>
   152e0:	cmp	r0, #0
   152e4:	popeq	{r4, r5, r6, pc}
   152e8:	cmp	r6, #0
   152ec:	bne	15320 <__lxstat64@plt+0x44fc>
   152f0:	bl	10d4c <__errno_location@plt>
   152f4:	ldr	r0, [r0]
   152f8:	subs	r0, r0, #9
   152fc:	mvnne	r0, #0
   15300:	pop	{r4, r5, r6, pc}
   15304:	cmp	r0, #0
   15308:	bne	15328 <__lxstat64@plt+0x4504>
   1530c:	bl	10d4c <__errno_location@plt>
   15310:	mov	r3, #0
   15314:	str	r3, [r0]
   15318:	mvn	r0, #0
   1531c:	pop	{r4, r5, r6, pc}
   15320:	mvn	r0, #0
   15324:	pop	{r4, r5, r6, pc}
   15328:	mvn	r0, #0
   1532c:	pop	{r4, r5, r6, pc}
   15330:	push	{r4, r5, r6, lr}
   15334:	sub	sp, sp, #8
   15338:	mov	r4, r0
   1533c:	bl	10d88 <fileno@plt>
   15340:	cmp	r0, #0
   15344:	blt	153bc <__lxstat64@plt+0x4598>
   15348:	mov	r0, r4
   1534c:	bl	10d10 <__freading@plt>
   15350:	cmp	r0, #0
   15354:	beq	15388 <__lxstat64@plt+0x4564>
   15358:	mov	r0, r4
   1535c:	bl	10d88 <fileno@plt>
   15360:	mov	r3, #1
   15364:	str	r3, [sp]
   15368:	mov	r2, #0
   1536c:	mov	r3, #0
   15370:	bl	10cb0 <lseek64@plt>
   15374:	mvn	r2, #0
   15378:	mvn	r3, #0
   1537c:	cmp	r1, r3
   15380:	cmpeq	r0, r2
   15384:	beq	153c8 <__lxstat64@plt+0x45a4>
   15388:	mov	r0, r4
   1538c:	bl	153d8 <__lxstat64@plt+0x45b4>
   15390:	cmp	r0, #0
   15394:	beq	153c8 <__lxstat64@plt+0x45a4>
   15398:	bl	10d4c <__errno_location@plt>
   1539c:	mov	r5, r0
   153a0:	ldr	r6, [r0]
   153a4:	mov	r0, r4
   153a8:	bl	10da0 <fclose@plt>
   153ac:	cmp	r6, #0
   153b0:	strne	r6, [r5]
   153b4:	mvnne	r0, #0
   153b8:	b	153d0 <__lxstat64@plt+0x45ac>
   153bc:	mov	r0, r4
   153c0:	bl	10da0 <fclose@plt>
   153c4:	b	153d0 <__lxstat64@plt+0x45ac>
   153c8:	mov	r0, r4
   153cc:	bl	10da0 <fclose@plt>
   153d0:	add	sp, sp, #8
   153d4:	pop	{r4, r5, r6, pc}
   153d8:	push	{r4, lr}
   153dc:	sub	sp, sp, #8
   153e0:	subs	r4, r0, #0
   153e4:	beq	153f8 <__lxstat64@plt+0x45d4>
   153e8:	mov	r0, r4
   153ec:	bl	10d10 <__freading@plt>
   153f0:	cmp	r0, #0
   153f4:	bne	15408 <__lxstat64@plt+0x45e4>
   153f8:	mov	r0, r4
   153fc:	bl	10c14 <fflush@plt>
   15400:	add	sp, sp, #8
   15404:	pop	{r4, pc}
   15408:	ldr	r3, [r4]
   1540c:	tst	r3, #256	; 0x100
   15410:	bne	15420 <__lxstat64@plt+0x45fc>
   15414:	mov	r0, r4
   15418:	bl	10c14 <fflush@plt>
   1541c:	b	15400 <__lxstat64@plt+0x45dc>
   15420:	mov	r3, #1
   15424:	str	r3, [sp]
   15428:	mov	r2, #0
   1542c:	mov	r3, #0
   15430:	mov	r0, r4
   15434:	bl	15494 <__lxstat64@plt+0x4670>
   15438:	b	15414 <__lxstat64@plt+0x45f0>
   1543c:	push	{r4, r5, lr}
   15440:	sub	sp, sp, #12
   15444:	mov	r5, r0
   15448:	bl	10d4c <__errno_location@plt>
   1544c:	mov	r4, r0
   15450:	ldr	r3, [r0]
   15454:	str	r3, [sp]
   15458:	str	r3, [sp, #4]
   1545c:	mov	r3, #0
   15460:	str	r3, [r0]
   15464:	mov	r0, r5
   15468:	bl	10c20 <free@plt>
   1546c:	ldr	r3, [r4]
   15470:	cmp	r3, #0
   15474:	moveq	r3, #4
   15478:	movne	r3, #0
   1547c:	add	r2, sp, #8
   15480:	add	r3, r2, r3
   15484:	ldr	r3, [r3, #-8]
   15488:	str	r3, [r4]
   1548c:	add	sp, sp, #12
   15490:	pop	{r4, r5, pc}
   15494:	push	{r4, r5, r6, r7, lr}
   15498:	sub	sp, sp, #12
   1549c:	mov	r4, r0
   154a0:	mov	r6, r2
   154a4:	mov	r7, r3
   154a8:	ldr	r5, [sp, #32]
   154ac:	ldr	r2, [r0, #8]
   154b0:	ldr	r3, [r0, #4]
   154b4:	cmp	r2, r3
   154b8:	beq	154d8 <__lxstat64@plt+0x46b4>
   154bc:	str	r5, [sp]
   154c0:	mov	r2, r6
   154c4:	mov	r3, r7
   154c8:	mov	r0, r4
   154cc:	bl	10dac <fseeko64@plt>
   154d0:	add	sp, sp, #12
   154d4:	pop	{r4, r5, r6, r7, pc}
   154d8:	ldr	r2, [r0, #20]
   154dc:	ldr	r3, [r0, #16]
   154e0:	cmp	r2, r3
   154e4:	bne	154bc <__lxstat64@plt+0x4698>
   154e8:	ldr	r3, [r0, #36]	; 0x24
   154ec:	cmp	r3, #0
   154f0:	bne	154bc <__lxstat64@plt+0x4698>
   154f4:	bl	10d88 <fileno@plt>
   154f8:	str	r5, [sp]
   154fc:	mov	r2, r6
   15500:	mov	r3, r7
   15504:	bl	10cb0 <lseek64@plt>
   15508:	mvn	r2, #0
   1550c:	mvn	r3, #0
   15510:	cmp	r1, r3
   15514:	cmpeq	r0, r2
   15518:	beq	15534 <__lxstat64@plt+0x4710>
   1551c:	ldr	r3, [r4]
   15520:	bic	r3, r3, #16
   15524:	str	r3, [r4]
   15528:	strd	r0, [r4, #80]	; 0x50
   1552c:	mov	r0, #0
   15530:	b	154d0 <__lxstat64@plt+0x46ac>
   15534:	mvn	r0, #0
   15538:	b	154d0 <__lxstat64@plt+0x46ac>
   1553c:	push	{r4, lr}
   15540:	mov	r0, #14
   15544:	bl	10dd0 <nl_langinfo@plt>
   15548:	cmp	r0, #0
   1554c:	beq	15564 <__lxstat64@plt+0x4740>
   15550:	ldrb	r2, [r0]
   15554:	ldr	r3, [pc, #16]	; 1556c <__lxstat64@plt+0x4748>
   15558:	cmp	r2, #0
   1555c:	moveq	r0, r3
   15560:	pop	{r4, pc}
   15564:	ldr	r0, [pc]	; 1556c <__lxstat64@plt+0x4748>
   15568:	pop	{r4, pc}
   1556c:	andeq	r6, r1, r4, lsl #29
   15570:	push	{r4, r5, r6, r7, lr}
   15574:	sub	sp, sp, #12
   15578:	mov	r7, r1
   1557c:	mov	r5, r2
   15580:	subs	r6, r0, #0
   15584:	addeq	r6, sp, #4
   15588:	mov	r0, r6
   1558c:	bl	10cd4 <mbrtowc@plt>
   15590:	mov	r4, r0
   15594:	cmp	r5, #0
   15598:	cmnne	r0, #3
   1559c:	bhi	155ac <__lxstat64@plt+0x4788>
   155a0:	mov	r0, r4
   155a4:	add	sp, sp, #12
   155a8:	pop	{r4, r5, r6, r7, pc}
   155ac:	mov	r0, #0
   155b0:	bl	15614 <__lxstat64@plt+0x47f0>
   155b4:	cmp	r0, #0
   155b8:	ldrbeq	r3, [r7]
   155bc:	streq	r3, [r6]
   155c0:	moveq	r4, #1
   155c4:	b	155a0 <__lxstat64@plt+0x477c>
   155c8:	push	{r4, r5, r6, lr}
   155cc:	mov	r6, r0
   155d0:	mov	r5, r1
   155d4:	subs	r4, r2, #0
   155d8:	beq	15604 <__lxstat64@plt+0x47e0>
   155dc:	mov	r1, r4
   155e0:	mvn	r0, #0
   155e4:	bl	1571c <__lxstat64@plt+0x48f8>
   155e8:	cmp	r0, r5
   155ec:	bcs	15604 <__lxstat64@plt+0x47e0>
   155f0:	bl	10d4c <__errno_location@plt>
   155f4:	mov	r3, #12
   155f8:	str	r3, [r0]
   155fc:	mov	r0, #0
   15600:	pop	{r4, r5, r6, pc}
   15604:	mul	r1, r5, r4
   15608:	mov	r0, r6
   1560c:	bl	15268 <__lxstat64@plt+0x4444>
   15610:	pop	{r4, r5, r6, pc}
   15614:	push	{lr}		; (str lr, [sp, #-4]!)
   15618:	sub	sp, sp, #268	; 0x10c
   1561c:	ldr	r2, [pc, #68]	; 15668 <__lxstat64@plt+0x4844>
   15620:	add	r1, sp, #4
   15624:	bl	15674 <__lxstat64@plt+0x4850>
   15628:	cmp	r0, #0
   1562c:	movne	r0, #0
   15630:	bne	15660 <__lxstat64@plt+0x483c>
   15634:	ldr	r1, [pc, #48]	; 1566c <__lxstat64@plt+0x4848>
   15638:	add	r0, sp, #4
   1563c:	bl	10bfc <strcmp@plt>
   15640:	cmp	r0, #0
   15644:	moveq	r0, #0
   15648:	beq	15660 <__lxstat64@plt+0x483c>
   1564c:	ldr	r1, [pc, #28]	; 15670 <__lxstat64@plt+0x484c>
   15650:	add	r0, sp, #4
   15654:	bl	10bfc <strcmp@plt>
   15658:	adds	r0, r0, #0
   1565c:	movne	r0, #1
   15660:	add	sp, sp, #268	; 0x10c
   15664:	pop	{pc}		; (ldr pc, [sp], #4)
   15668:	andeq	r0, r0, r1, lsl #2
   1566c:	andeq	r6, r1, ip, lsl #29
   15670:	muleq	r1, r0, lr
   15674:	push	{r4, r5, r6, lr}
   15678:	mov	r6, r1
   1567c:	mov	r4, r2
   15680:	mov	r1, #0
   15684:	bl	10db8 <setlocale@plt>
   15688:	subs	r5, r0, #0
   1568c:	beq	156b0 <__lxstat64@plt+0x488c>
   15690:	mov	r0, r5
   15694:	bl	10d40 <strlen@plt>
   15698:	cmp	r4, r0
   1569c:	bhi	156c8 <__lxstat64@plt+0x48a4>
   156a0:	cmp	r4, #0
   156a4:	bne	156e0 <__lxstat64@plt+0x48bc>
   156a8:	mov	r0, #34	; 0x22
   156ac:	pop	{r4, r5, r6, pc}
   156b0:	cmp	r4, #0
   156b4:	beq	15704 <__lxstat64@plt+0x48e0>
   156b8:	mov	r3, #0
   156bc:	strb	r3, [r6]
   156c0:	mov	r0, #22
   156c4:	pop	{r4, r5, r6, pc}
   156c8:	add	r2, r0, #1
   156cc:	mov	r1, r5
   156d0:	mov	r0, r6
   156d4:	bl	10c38 <memcpy@plt>
   156d8:	mov	r0, #0
   156dc:	pop	{r4, r5, r6, pc}
   156e0:	sub	r4, r4, #1
   156e4:	mov	r2, r4
   156e8:	mov	r1, r5
   156ec:	mov	r0, r6
   156f0:	bl	10c38 <memcpy@plt>
   156f4:	mov	r3, #0
   156f8:	strb	r3, [r6, r4]
   156fc:	mov	r0, #34	; 0x22
   15700:	pop	{r4, r5, r6, pc}
   15704:	mov	r0, #22
   15708:	pop	{r4, r5, r6, pc}
   1570c:	push	{r4, lr}
   15710:	mov	r1, #0
   15714:	bl	10db8 <setlocale@plt>
   15718:	pop	{r4, pc}
   1571c:	subs	r2, r1, #1
   15720:	bxeq	lr
   15724:	bcc	158fc <__lxstat64@plt+0x4ad8>
   15728:	cmp	r0, r1
   1572c:	bls	158e0 <__lxstat64@plt+0x4abc>
   15730:	tst	r1, r2
   15734:	beq	158ec <__lxstat64@plt+0x4ac8>
   15738:	clz	r3, r0
   1573c:	clz	r2, r1
   15740:	sub	r3, r2, r3
   15744:	rsbs	r3, r3, #31
   15748:	addne	r3, r3, r3, lsl #1
   1574c:	mov	r2, #0
   15750:	addne	pc, pc, r3, lsl #2
   15754:	nop			; (mov r0, r0)
   15758:	cmp	r0, r1, lsl #31
   1575c:	adc	r2, r2, r2
   15760:	subcs	r0, r0, r1, lsl #31
   15764:	cmp	r0, r1, lsl #30
   15768:	adc	r2, r2, r2
   1576c:	subcs	r0, r0, r1, lsl #30
   15770:	cmp	r0, r1, lsl #29
   15774:	adc	r2, r2, r2
   15778:	subcs	r0, r0, r1, lsl #29
   1577c:	cmp	r0, r1, lsl #28
   15780:	adc	r2, r2, r2
   15784:	subcs	r0, r0, r1, lsl #28
   15788:	cmp	r0, r1, lsl #27
   1578c:	adc	r2, r2, r2
   15790:	subcs	r0, r0, r1, lsl #27
   15794:	cmp	r0, r1, lsl #26
   15798:	adc	r2, r2, r2
   1579c:	subcs	r0, r0, r1, lsl #26
   157a0:	cmp	r0, r1, lsl #25
   157a4:	adc	r2, r2, r2
   157a8:	subcs	r0, r0, r1, lsl #25
   157ac:	cmp	r0, r1, lsl #24
   157b0:	adc	r2, r2, r2
   157b4:	subcs	r0, r0, r1, lsl #24
   157b8:	cmp	r0, r1, lsl #23
   157bc:	adc	r2, r2, r2
   157c0:	subcs	r0, r0, r1, lsl #23
   157c4:	cmp	r0, r1, lsl #22
   157c8:	adc	r2, r2, r2
   157cc:	subcs	r0, r0, r1, lsl #22
   157d0:	cmp	r0, r1, lsl #21
   157d4:	adc	r2, r2, r2
   157d8:	subcs	r0, r0, r1, lsl #21
   157dc:	cmp	r0, r1, lsl #20
   157e0:	adc	r2, r2, r2
   157e4:	subcs	r0, r0, r1, lsl #20
   157e8:	cmp	r0, r1, lsl #19
   157ec:	adc	r2, r2, r2
   157f0:	subcs	r0, r0, r1, lsl #19
   157f4:	cmp	r0, r1, lsl #18
   157f8:	adc	r2, r2, r2
   157fc:	subcs	r0, r0, r1, lsl #18
   15800:	cmp	r0, r1, lsl #17
   15804:	adc	r2, r2, r2
   15808:	subcs	r0, r0, r1, lsl #17
   1580c:	cmp	r0, r1, lsl #16
   15810:	adc	r2, r2, r2
   15814:	subcs	r0, r0, r1, lsl #16
   15818:	cmp	r0, r1, lsl #15
   1581c:	adc	r2, r2, r2
   15820:	subcs	r0, r0, r1, lsl #15
   15824:	cmp	r0, r1, lsl #14
   15828:	adc	r2, r2, r2
   1582c:	subcs	r0, r0, r1, lsl #14
   15830:	cmp	r0, r1, lsl #13
   15834:	adc	r2, r2, r2
   15838:	subcs	r0, r0, r1, lsl #13
   1583c:	cmp	r0, r1, lsl #12
   15840:	adc	r2, r2, r2
   15844:	subcs	r0, r0, r1, lsl #12
   15848:	cmp	r0, r1, lsl #11
   1584c:	adc	r2, r2, r2
   15850:	subcs	r0, r0, r1, lsl #11
   15854:	cmp	r0, r1, lsl #10
   15858:	adc	r2, r2, r2
   1585c:	subcs	r0, r0, r1, lsl #10
   15860:	cmp	r0, r1, lsl #9
   15864:	adc	r2, r2, r2
   15868:	subcs	r0, r0, r1, lsl #9
   1586c:	cmp	r0, r1, lsl #8
   15870:	adc	r2, r2, r2
   15874:	subcs	r0, r0, r1, lsl #8
   15878:	cmp	r0, r1, lsl #7
   1587c:	adc	r2, r2, r2
   15880:	subcs	r0, r0, r1, lsl #7
   15884:	cmp	r0, r1, lsl #6
   15888:	adc	r2, r2, r2
   1588c:	subcs	r0, r0, r1, lsl #6
   15890:	cmp	r0, r1, lsl #5
   15894:	adc	r2, r2, r2
   15898:	subcs	r0, r0, r1, lsl #5
   1589c:	cmp	r0, r1, lsl #4
   158a0:	adc	r2, r2, r2
   158a4:	subcs	r0, r0, r1, lsl #4
   158a8:	cmp	r0, r1, lsl #3
   158ac:	adc	r2, r2, r2
   158b0:	subcs	r0, r0, r1, lsl #3
   158b4:	cmp	r0, r1, lsl #2
   158b8:	adc	r2, r2, r2
   158bc:	subcs	r0, r0, r1, lsl #2
   158c0:	cmp	r0, r1, lsl #1
   158c4:	adc	r2, r2, r2
   158c8:	subcs	r0, r0, r1, lsl #1
   158cc:	cmp	r0, r1
   158d0:	adc	r2, r2, r2
   158d4:	subcs	r0, r0, r1
   158d8:	mov	r0, r2
   158dc:	bx	lr
   158e0:	moveq	r0, #1
   158e4:	movne	r0, #0
   158e8:	bx	lr
   158ec:	clz	r2, r1
   158f0:	rsb	r2, r2, #31
   158f4:	lsr	r0, r0, r2
   158f8:	bx	lr
   158fc:	cmp	r0, #0
   15900:	mvnne	r0, #0
   15904:	b	15ba4 <__lxstat64@plt+0x4d80>
   15908:	cmp	r1, #0
   1590c:	beq	158fc <__lxstat64@plt+0x4ad8>
   15910:	push	{r0, r1, lr}
   15914:	bl	1571c <__lxstat64@plt+0x48f8>
   15918:	pop	{r1, r2, lr}
   1591c:	mul	r3, r2, r0
   15920:	sub	r1, r1, r3
   15924:	bx	lr
   15928:	cmp	r1, #0
   1592c:	beq	15b38 <__lxstat64@plt+0x4d14>
   15930:	eor	ip, r0, r1
   15934:	rsbmi	r1, r1, #0
   15938:	subs	r2, r1, #1
   1593c:	beq	15b04 <__lxstat64@plt+0x4ce0>
   15940:	movs	r3, r0
   15944:	rsbmi	r3, r0, #0
   15948:	cmp	r3, r1
   1594c:	bls	15b10 <__lxstat64@plt+0x4cec>
   15950:	tst	r1, r2
   15954:	beq	15b20 <__lxstat64@plt+0x4cfc>
   15958:	clz	r2, r3
   1595c:	clz	r0, r1
   15960:	sub	r2, r0, r2
   15964:	rsbs	r2, r2, #31
   15968:	addne	r2, r2, r2, lsl #1
   1596c:	mov	r0, #0
   15970:	addne	pc, pc, r2, lsl #2
   15974:	nop			; (mov r0, r0)
   15978:	cmp	r3, r1, lsl #31
   1597c:	adc	r0, r0, r0
   15980:	subcs	r3, r3, r1, lsl #31
   15984:	cmp	r3, r1, lsl #30
   15988:	adc	r0, r0, r0
   1598c:	subcs	r3, r3, r1, lsl #30
   15990:	cmp	r3, r1, lsl #29
   15994:	adc	r0, r0, r0
   15998:	subcs	r3, r3, r1, lsl #29
   1599c:	cmp	r3, r1, lsl #28
   159a0:	adc	r0, r0, r0
   159a4:	subcs	r3, r3, r1, lsl #28
   159a8:	cmp	r3, r1, lsl #27
   159ac:	adc	r0, r0, r0
   159b0:	subcs	r3, r3, r1, lsl #27
   159b4:	cmp	r3, r1, lsl #26
   159b8:	adc	r0, r0, r0
   159bc:	subcs	r3, r3, r1, lsl #26
   159c0:	cmp	r3, r1, lsl #25
   159c4:	adc	r0, r0, r0
   159c8:	subcs	r3, r3, r1, lsl #25
   159cc:	cmp	r3, r1, lsl #24
   159d0:	adc	r0, r0, r0
   159d4:	subcs	r3, r3, r1, lsl #24
   159d8:	cmp	r3, r1, lsl #23
   159dc:	adc	r0, r0, r0
   159e0:	subcs	r3, r3, r1, lsl #23
   159e4:	cmp	r3, r1, lsl #22
   159e8:	adc	r0, r0, r0
   159ec:	subcs	r3, r3, r1, lsl #22
   159f0:	cmp	r3, r1, lsl #21
   159f4:	adc	r0, r0, r0
   159f8:	subcs	r3, r3, r1, lsl #21
   159fc:	cmp	r3, r1, lsl #20
   15a00:	adc	r0, r0, r0
   15a04:	subcs	r3, r3, r1, lsl #20
   15a08:	cmp	r3, r1, lsl #19
   15a0c:	adc	r0, r0, r0
   15a10:	subcs	r3, r3, r1, lsl #19
   15a14:	cmp	r3, r1, lsl #18
   15a18:	adc	r0, r0, r0
   15a1c:	subcs	r3, r3, r1, lsl #18
   15a20:	cmp	r3, r1, lsl #17
   15a24:	adc	r0, r0, r0
   15a28:	subcs	r3, r3, r1, lsl #17
   15a2c:	cmp	r3, r1, lsl #16
   15a30:	adc	r0, r0, r0
   15a34:	subcs	r3, r3, r1, lsl #16
   15a38:	cmp	r3, r1, lsl #15
   15a3c:	adc	r0, r0, r0
   15a40:	subcs	r3, r3, r1, lsl #15
   15a44:	cmp	r3, r1, lsl #14
   15a48:	adc	r0, r0, r0
   15a4c:	subcs	r3, r3, r1, lsl #14
   15a50:	cmp	r3, r1, lsl #13
   15a54:	adc	r0, r0, r0
   15a58:	subcs	r3, r3, r1, lsl #13
   15a5c:	cmp	r3, r1, lsl #12
   15a60:	adc	r0, r0, r0
   15a64:	subcs	r3, r3, r1, lsl #12
   15a68:	cmp	r3, r1, lsl #11
   15a6c:	adc	r0, r0, r0
   15a70:	subcs	r3, r3, r1, lsl #11
   15a74:	cmp	r3, r1, lsl #10
   15a78:	adc	r0, r0, r0
   15a7c:	subcs	r3, r3, r1, lsl #10
   15a80:	cmp	r3, r1, lsl #9
   15a84:	adc	r0, r0, r0
   15a88:	subcs	r3, r3, r1, lsl #9
   15a8c:	cmp	r3, r1, lsl #8
   15a90:	adc	r0, r0, r0
   15a94:	subcs	r3, r3, r1, lsl #8
   15a98:	cmp	r3, r1, lsl #7
   15a9c:	adc	r0, r0, r0
   15aa0:	subcs	r3, r3, r1, lsl #7
   15aa4:	cmp	r3, r1, lsl #6
   15aa8:	adc	r0, r0, r0
   15aac:	subcs	r3, r3, r1, lsl #6
   15ab0:	cmp	r3, r1, lsl #5
   15ab4:	adc	r0, r0, r0
   15ab8:	subcs	r3, r3, r1, lsl #5
   15abc:	cmp	r3, r1, lsl #4
   15ac0:	adc	r0, r0, r0
   15ac4:	subcs	r3, r3, r1, lsl #4
   15ac8:	cmp	r3, r1, lsl #3
   15acc:	adc	r0, r0, r0
   15ad0:	subcs	r3, r3, r1, lsl #3
   15ad4:	cmp	r3, r1, lsl #2
   15ad8:	adc	r0, r0, r0
   15adc:	subcs	r3, r3, r1, lsl #2
   15ae0:	cmp	r3, r1, lsl #1
   15ae4:	adc	r0, r0, r0
   15ae8:	subcs	r3, r3, r1, lsl #1
   15aec:	cmp	r3, r1
   15af0:	adc	r0, r0, r0
   15af4:	subcs	r3, r3, r1
   15af8:	cmp	ip, #0
   15afc:	rsbmi	r0, r0, #0
   15b00:	bx	lr
   15b04:	teq	ip, r0
   15b08:	rsbmi	r0, r0, #0
   15b0c:	bx	lr
   15b10:	movcc	r0, #0
   15b14:	asreq	r0, ip, #31
   15b18:	orreq	r0, r0, #1
   15b1c:	bx	lr
   15b20:	clz	r2, r1
   15b24:	rsb	r2, r2, #31
   15b28:	cmp	ip, #0
   15b2c:	lsr	r0, r3, r2
   15b30:	rsbmi	r0, r0, #0
   15b34:	bx	lr
   15b38:	cmp	r0, #0
   15b3c:	mvngt	r0, #-2147483648	; 0x80000000
   15b40:	movlt	r0, #-2147483648	; 0x80000000
   15b44:	b	15ba4 <__lxstat64@plt+0x4d80>
   15b48:	cmp	r1, #0
   15b4c:	beq	15b38 <__lxstat64@plt+0x4d14>
   15b50:	push	{r0, r1, lr}
   15b54:	bl	15930 <__lxstat64@plt+0x4b0c>
   15b58:	pop	{r1, r2, lr}
   15b5c:	mul	r3, r2, r0
   15b60:	sub	r1, r1, r3
   15b64:	bx	lr
   15b68:	cmp	r3, #0
   15b6c:	cmpeq	r2, #0
   15b70:	bne	15b88 <__lxstat64@plt+0x4d64>
   15b74:	cmp	r1, #0
   15b78:	cmpeq	r0, #0
   15b7c:	mvnne	r1, #0
   15b80:	mvnne	r0, #0
   15b84:	b	15ba4 <__lxstat64@plt+0x4d80>
   15b88:	sub	sp, sp, #8
   15b8c:	push	{sp, lr}
   15b90:	bl	15bb4 <__lxstat64@plt+0x4d90>
   15b94:	ldr	lr, [sp, #4]
   15b98:	add	sp, sp, #8
   15b9c:	pop	{r2, r3}
   15ba0:	bx	lr
   15ba4:	push	{r1, lr}
   15ba8:	mov	r0, #8
   15bac:	bl	10bf0 <raise@plt>
   15bb0:	pop	{r1, pc}
   15bb4:	cmp	r1, r3
   15bb8:	push	{r4, r5, r6, r7, r8, r9, lr}
   15bbc:	cmpeq	r0, r2
   15bc0:	mov	r4, r0
   15bc4:	mov	r5, r1
   15bc8:	ldr	r9, [sp, #28]
   15bcc:	movcc	r0, #0
   15bd0:	movcc	r1, #0
   15bd4:	bcc	15ccc <__lxstat64@plt+0x4ea8>
   15bd8:	cmp	r3, #0
   15bdc:	clzeq	ip, r2
   15be0:	clzne	ip, r3
   15be4:	addeq	ip, ip, #32
   15be8:	cmp	r5, #0
   15bec:	clzeq	r1, r4
   15bf0:	addeq	r1, r1, #32
   15bf4:	clzne	r1, r5
   15bf8:	sub	ip, ip, r1
   15bfc:	sub	lr, ip, #32
   15c00:	lsl	r7, r3, ip
   15c04:	rsb	r8, ip, #32
   15c08:	orr	r7, r7, r2, lsl lr
   15c0c:	orr	r7, r7, r2, lsr r8
   15c10:	lsl	r6, r2, ip
   15c14:	cmp	r5, r7
   15c18:	cmpeq	r4, r6
   15c1c:	movcc	r0, #0
   15c20:	movcc	r1, #0
   15c24:	bcc	15c40 <__lxstat64@plt+0x4e1c>
   15c28:	mov	r3, #1
   15c2c:	subs	r4, r4, r6
   15c30:	lsl	r1, r3, lr
   15c34:	lsl	r0, r3, ip
   15c38:	orr	r1, r1, r3, lsr r8
   15c3c:	sbc	r5, r5, r7
   15c40:	cmp	ip, #0
   15c44:	beq	15ccc <__lxstat64@plt+0x4ea8>
   15c48:	lsrs	r3, r7, #1
   15c4c:	rrx	r2, r6
   15c50:	mov	r6, ip
   15c54:	b	15c78 <__lxstat64@plt+0x4e54>
   15c58:	subs	r4, r4, r2
   15c5c:	sbc	r5, r5, r3
   15c60:	adds	r4, r4, r4
   15c64:	adc	r5, r5, r5
   15c68:	adds	r4, r4, #1
   15c6c:	adc	r5, r5, #0
   15c70:	subs	r6, r6, #1
   15c74:	beq	15c94 <__lxstat64@plt+0x4e70>
   15c78:	cmp	r5, r3
   15c7c:	cmpeq	r4, r2
   15c80:	bcs	15c58 <__lxstat64@plt+0x4e34>
   15c84:	adds	r4, r4, r4
   15c88:	adc	r5, r5, r5
   15c8c:	subs	r6, r6, #1
   15c90:	bne	15c78 <__lxstat64@plt+0x4e54>
   15c94:	lsr	r6, r4, ip
   15c98:	lsr	r7, r5, ip
   15c9c:	orr	r6, r6, r5, lsl r8
   15ca0:	adds	r2, r0, r4
   15ca4:	orr	r6, r6, r5, lsr lr
   15ca8:	adc	r3, r1, r5
   15cac:	lsl	r1, r7, ip
   15cb0:	orr	r1, r1, r6, lsl lr
   15cb4:	lsl	r0, r6, ip
   15cb8:	orr	r1, r1, r6, lsr r8
   15cbc:	subs	r0, r2, r0
   15cc0:	mov	r4, r6
   15cc4:	mov	r5, r7
   15cc8:	sbc	r1, r3, r1
   15ccc:	cmp	r9, #0
   15cd0:	popeq	{r4, r5, r6, r7, r8, r9, pc}
   15cd4:	strd	r4, [r9]
   15cd8:	pop	{r4, r5, r6, r7, r8, r9, pc}
   15cdc:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   15ce0:	mov	r7, r0
   15ce4:	ldr	r6, [pc, #72]	; 15d34 <__lxstat64@plt+0x4f10>
   15ce8:	ldr	r5, [pc, #72]	; 15d38 <__lxstat64@plt+0x4f14>
   15cec:	add	r6, pc, r6
   15cf0:	add	r5, pc, r5
   15cf4:	sub	r6, r6, r5
   15cf8:	mov	r8, r1
   15cfc:	mov	r9, r2
   15d00:	bl	10bb8 <calloc@plt-0x20>
   15d04:	asrs	r6, r6, #2
   15d08:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   15d0c:	mov	r4, #0
   15d10:	add	r4, r4, #1
   15d14:	ldr	r3, [r5], #4
   15d18:	mov	r2, r9
   15d1c:	mov	r1, r8
   15d20:	mov	r0, r7
   15d24:	blx	r3
   15d28:	cmp	r6, r4
   15d2c:	bne	15d10 <__lxstat64@plt+0x4eec>
   15d30:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   15d34:	andeq	r1, r1, ip, lsl r2
   15d38:	andeq	r1, r1, r4, lsl r2
   15d3c:	bx	lr
   15d40:	ldr	r3, [pc, #12]	; 15d54 <__lxstat64@plt+0x4f30>
   15d44:	mov	r1, #0
   15d48:	add	r3, pc, r3
   15d4c:	ldr	r2, [r3]
   15d50:	b	10d58 <__cxa_atexit@plt>
   15d54:	andeq	r1, r1, ip, lsl #7

Disassembly of section .fini:

00015d58 <.fini>:
   15d58:	push	{r3, lr}
   15d5c:	pop	{r3, pc}
