Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate D:\cinnabon\cinnabon_qsys.qsys --block-symbol-file --output-directory=D:\cinnabon\cinnabon_qsys --family="Cyclone IV GX" --part=EP4CGX150DF31C7
Progress: Loading cinnabon/cinnabon_qsys.qsys
Progress: Reading input file
Progress: Adding clk_50 [clock_source 18.1]
Progress: Parameterizing module clk_50
Progress: Adding onchip_memory [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory
Progress: Adding pcie_ip [altera_pcie_hard_ip 18.1]
Progress: Parameterizing module pcie_ip
Progress: Adding sgdma [altera_avalon_sgdma 18.1]
Progress: Parameterizing module sgdma
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: cinnabon_qsys.pcie_ip:  Rx Master BAR 1_0 mapped to 18 -bit Avalon-MM address
Info: cinnabon_qsys.pcie_ip:  Rx Master BAR 2 mapped to 15 -bit Avalon-MM address
Warning: cinnabon_qsys.pcie_ip.pcie_ip: Module dependency loop involving: "pcie_internal_hip" (altera_pcie_internal_hard_ip_qsys 18.1)
Warning: cinnabon_qsys.pcie_ip.pcie_ip: Module dependency loop involving: "pcie_internal_hip" (altera_pcie_internal_hard_ip_qsys 18.1), "avalon_clk" (altera_clock_bridge 18.1)
Info: cinnabon_qsys.pcie_ip.pcie_internal_hip:  Txs Address width is 31
Info: cinnabon_qsys.pcie_ip.pcie_internal_hip: Application clock frequency is 125 Mhz 
Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip.app_msi_ack: Interface has no signals
Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip.app_msi_num: Interface has no signals
Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip.app_msi_req: Interface has no signals
Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip.test_out_export: Interface has no signals
Info: cinnabon_qsys.pcie_ip.altgx_internal: Family: Cyclone IV GX
Info: cinnabon_qsys.pcie_ip.altgx_internal: Lanes: 1
Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.pcie_core_clk cannot be both connected and exported
Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.app_msi_ack must be exported, or connected to a matching conduit.
Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.rc_rx_analogreset must be exported, or connected to a matching conduit.
Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.rc_rx_digitalreset must be exported, or connected to a matching conduit.
Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.app_msi_num must be exported, or connected to a matching conduit.
Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.app_msi_req must be exported, or connected to a matching conduit.
Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.msi_interface_export must be exported, or connected to a matching conduit.
Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.tx_deemph_0 must be exported, or connected to a matching conduit.
Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.tx_margin_0 must be exported, or connected to a matching conduit.
Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.test_out_export must be exported, or connected to a matching conduit.
Warning: cinnabon_qsys.pcie_ip.pipe_interface_internal: pipe_interface_internal.pll_powerdown_pcs must be exported, or connected to a matching conduit.
Warning: cinnabon_qsys.pcie_ip.pipe_interface_internal: pipe_interface_internal.rateswitch_pcs must be exported, or connected to a matching conduit.
Warning: cinnabon_qsys.pcie_ip.pipe_interface_internal: pipe_interface_internal.rateswitchbaseclock_pcs must be exported, or connected to a matching conduit.
Warning: cinnabon_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_2 must be exported, or connected to a matching conduit.
Warning: cinnabon_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_3 must be exported, or connected to a matching conduit.
Warning: cinnabon_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_4 must be exported, or connected to a matching conduit.
Warning: cinnabon_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_5 must be exported, or connected to a matching conduit.
Warning: cinnabon_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_6 must be exported, or connected to a matching conduit.
Warning: cinnabon_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_7 must be exported, or connected to a matching conduit.
Warning: cinnabon_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_8 must be exported, or connected to a matching conduit.
Warning: cinnabon_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_9 must be exported, or connected to a matching conduit.
Warning: cinnabon_qsys.pcie_ip.reset_controller_internal: reset_controller_internal.reset_n_out cannot be both connected and exported
Info: cinnabon_qsys.sgdma: Scatter-Gather DMA Controller will only be supported in Quartus Prime Standard Edition in the future release.
Warning: cinnabon_qsys.pcie_ip: pcie_ip.powerdown must be exported, or connected to a matching conduit.
Warning: cinnabon_qsys.pcie_ip: Interrupt sender pcie_ip.cra_irq is not connected to an interrupt receiver
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\cinnabon\cinnabon_qsys.qsys --synthesis=VERILOG --output-directory=D:\cinnabon\cinnabon_qsys\synthesis --family="Cyclone IV GX" --part=EP4CGX150DF31C7
Progress: Loading cinnabon/cinnabon_qsys.qsys
Progress: Reading input file
Progress: Adding clk_50 [clock_source 18.1]
Progress: Parameterizing module clk_50
Progress: Adding onchip_memory [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory
Progress: Adding pcie_ip [altera_pcie_hard_ip 18.1]
Progress: Parameterizing module pcie_ip
Progress: Adding sgdma [altera_avalon_sgdma 18.1]
Progress: Parameterizing module sgdma
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: cinnabon_qsys.pcie_ip:  Rx Master BAR 1_0 mapped to 18 -bit Avalon-MM address
Info: cinnabon_qsys.pcie_ip:  Rx Master BAR 2 mapped to 15 -bit Avalon-MM address
Warning: cinnabon_qsys.pcie_ip.pcie_ip: Module dependency loop involving: "pcie_internal_hip" (altera_pcie_internal_hard_ip_qsys 18.1)
Warning: cinnabon_qsys.pcie_ip.pcie_ip: Module dependency loop involving: "pcie_internal_hip" (altera_pcie_internal_hard_ip_qsys 18.1), "avalon_clk" (altera_clock_bridge 18.1)
Info: cinnabon_qsys.pcie_ip.pcie_internal_hip:  Txs Address width is 31
Info: cinnabon_qsys.pcie_ip.pcie_internal_hip: Application clock frequency is 125 Mhz 
Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip.app_msi_ack: Interface has no signals
Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip.app_msi_num: Interface has no signals
Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip.app_msi_req: Interface has no signals
Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip.test_out_export: Interface has no signals
Info: cinnabon_qsys.pcie_ip.altgx_internal: Family: Cyclone IV GX
Info: cinnabon_qsys.pcie_ip.altgx_internal: Lanes: 1
Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.pcie_core_clk cannot be both connected and exported
Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.app_msi_ack must be exported, or connected to a matching conduit.
Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.rc_rx_analogreset must be exported, or connected to a matching conduit.
Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.rc_rx_digitalreset must be exported, or connected to a matching conduit.
Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.app_msi_num must be exported, or connected to a matching conduit.
Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.app_msi_req must be exported, or connected to a matching conduit.
Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.msi_interface_export must be exported, or connected to a matching conduit.
Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.tx_deemph_0 must be exported, or connected to a matching conduit.
Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.tx_margin_0 must be exported, or connected to a matching conduit.
Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.test_out_export must be exported, or connected to a matching conduit.
Warning: cinnabon_qsys.pcie_ip.pipe_interface_internal: pipe_interface_internal.pll_powerdown_pcs must be exported, or connected to a matching conduit.
Warning: cinnabon_qsys.pcie_ip.pipe_interface_internal: pipe_interface_internal.rateswitch_pcs must be exported, or connected to a matching conduit.
Warning: cinnabon_qsys.pcie_ip.pipe_interface_internal: pipe_interface_internal.rateswitchbaseclock_pcs must be exported, or connected to a matching conduit.
Warning: cinnabon_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_2 must be exported, or connected to a matching conduit.
Warning: cinnabon_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_3 must be exported, or connected to a matching conduit.
Warning: cinnabon_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_4 must be exported, or connected to a matching conduit.
Warning: cinnabon_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_5 must be exported, or connected to a matching conduit.
Warning: cinnabon_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_6 must be exported, or connected to a matching conduit.
Warning: cinnabon_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_7 must be exported, or connected to a matching conduit.
Warning: cinnabon_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_8 must be exported, or connected to a matching conduit.
Warning: cinnabon_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_9 must be exported, or connected to a matching conduit.
Warning: cinnabon_qsys.pcie_ip.reset_controller_internal: reset_controller_internal.reset_n_out cannot be both connected and exported
Info: cinnabon_qsys.sgdma: Scatter-Gather DMA Controller will only be supported in Quartus Prime Standard Edition in the future release.
Warning: cinnabon_qsys.pcie_ip: pcie_ip.powerdown must be exported, or connected to a matching conduit.
Warning: cinnabon_qsys.pcie_ip: Interrupt sender pcie_ip.cra_irq is not connected to an interrupt receiver
Info: cinnabon_qsys: Generating cinnabon_qsys "cinnabon_qsys" for QUARTUS_SYNTH
Info: onchip_memory: Starting RTL generation for module 'cinnabon_qsys_onchip_memory'
Info: onchip_memory:   Generation command is [exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=cinnabon_qsys_onchip_memory --dir=C:/Users/KLUTC_~1/AppData/Local/Temp/alt8282_6887080184197517051.dir/0003_onchip_memory_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/KLUTC_~1/AppData/Local/Temp/alt8282_6887080184197517051.dir/0003_onchip_memory_gen//cinnabon_qsys_onchip_memory_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory: Done RTL generation for module 'cinnabon_qsys_onchip_memory'
Info: onchip_memory: "cinnabon_qsys" instantiated altera_avalon_onchip_memory2 "onchip_memory"
Info: pcie_ip: "cinnabon_qsys" instantiated altera_pcie_hard_ip "pcie_ip"
Info: sgdma: Starting RTL generation for module 'cinnabon_qsys_sgdma'
Info: sgdma:   Generation command is [exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma/generate_rtl.pl --name=cinnabon_qsys_sgdma --dir=C:/Users/KLUTC_~1/AppData/Local/Temp/alt8282_6887080184197517051.dir/0004_sgdma_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/KLUTC_~1/AppData/Local/Temp/alt8282_6887080184197517051.dir/0004_sgdma_gen//cinnabon_qsys_sgdma_component_configuration.pl  --do_build_sim=0  ]
Info: sgdma: Done RTL generation for module 'cinnabon_qsys_sgdma'
Info: sgdma: "cinnabon_qsys" instantiated altera_avalon_sgdma "sgdma"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "cinnabon_qsys" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_1: "cinnabon_qsys" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: irq_mapper: "cinnabon_qsys" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "cinnabon_qsys" instantiated altera_reset_controller "rst_controller"
Info: pcie_internal_hip: "pcie_ip" instantiated altera_pcie_internal_hard_ip_qsys "pcie_internal_hip"
Info: altgx_internal: Family: Cyclone IV GX
Info: altgx_internal: Subprotocol: Gen 1-x1
Info: altgx_internal: qmegawiz -silent module=alt_c3gxb LOCKDOWN_EXCL=PCIE IP_MODE=PCIE_HIP_8 gxb_analog_power=AUTO tx_analog_power=AUTO elec_idle_infer_enable=false tx_allow_polarity_inversion=false rx_cdrctrl_enable=true hip_tx_clkout rx_elecidleinfersel fixedclk enable_0ppm=false pll_powerdown intended_device_family=cycloneiv starting_channel_number=84   deviceFamily="Cyclone IV GX"  wiz_subprotocol="Gen 1-x1"  OPTIONAL_FILES=NONE cinnabon_qsys_pcie_ip_altgx_internal.v
Info: altgx_internal: "pcie_ip" instantiated altera_pcie_internal_altgx "altgx_internal"
Info: reset_controller_internal: "pcie_ip" instantiated altera_pcie_internal_reset_controller_qsys "reset_controller_internal"
Info: pipe_interface_internal: "pcie_ip" instantiated altera_pcie_internal_pipe_interface_qsys "pipe_interface_internal"
Info: pcie_ip_bar1_0_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "pcie_ip_bar1_0_translator"
Info: onchip_memory_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "onchip_memory_s1_translator"
Info: pcie_ip_bar1_0_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "pcie_ip_bar1_0_agent"
Info: onchip_memory_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "onchip_memory_s1_agent"
Info: onchip_memory_s1_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "onchip_memory_s1_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info: sgdma_m_read_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "sgdma_m_read_limiter"
Info: Reusing file D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_avalon_sc_fifo.v
Info: onchip_memory_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "onchip_memory_s1_burst_adapter"
Info: Reusing file D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: sgdma_descriptor_read_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "sgdma_descriptor_read_rsp_width_adapter"
Info: Reusing file D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_1" instantiated altera_merlin_router "router_001"
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_1" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: cinnabon_qsys: Done "cinnabon_qsys" with 44 modules, 84 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
