// Seed: 3017568962
module module_0 (
    output tri id_0,
    output supply1 id_1,
    output supply0 id_2,
    output tri0 id_3,
    input wire id_4,
    input wor id_5,
    input wire id_6,
    output wand id_7,
    output tri0 id_8,
    input tri1 id_9,
    input tri1 id_10
    , id_18,
    input supply1 id_11,
    input supply0 id_12,
    input wand id_13,
    input tri1 id_14,
    input supply1 id_15
    , id_19,
    output wand id_16
);
  always @(posedge id_6 or 1) begin
    id_16 = 1;
  end
endmodule
module module_1 (
    input supply0 id_0,
    input supply1 id_1
    , id_15,
    input supply1 id_2,
    input wand id_3,
    input supply1 id_4,
    input supply0 id_5
    , id_16,
    input wor id_6,
    output tri id_7,
    output wor id_8,
    output logic id_9,
    input tri1 id_10,
    input tri id_11,
    output wand id_12,
    output supply1 id_13
);
  initial begin
    id_15 = id_0 == id_4;
    if (1) id_9 <= 1;
  end
  module_0(
      id_12,
      id_12,
      id_8,
      id_8,
      id_1,
      id_3,
      id_11,
      id_12,
      id_12,
      id_11,
      id_3,
      id_6,
      id_6,
      id_10,
      id_1,
      id_11,
      id_12
  );
endmodule
