// Seed: 1940605507
`timescale 1 ps / 1 ps
module module_0;
  reg   id_0;
  reg   id_1;
  logic id_2;
  reg   id_3;
  assign id_2 = id_2;
  logic id_4 = id_2;
  initial begin
    id_0 <= id_1;
    if (1 + 1) begin
      id_3 <= !id_0;
    end
    id_3 = id_0;
  end
endmodule
